<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PMIK: Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PMIK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_bd09ff09a9c7d83a4c030dbdaee94d76.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_d21952a90114fc86c250d1e94e45c8f9.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea9cefa8af0ea91d7388c22d57deabc7.html">ST</a></li><li class="navelem"><a class="el" href="dir_e960970896f0528bcce5c2af1fd987f8.html">STM32F4xx</a></li><li class="navelem"><a class="el" href="dir_2e854220bf8b279e35f836b7c95c83f7.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">stm32f401xe.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>CMSIS STM32F401xE Device Peripheral Access Layer Header File.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="system__stm32f4xx_8h_source.html">system_stm32f4xx.h</a>&quot;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32f401xe.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f401xe_8h__incl.png" border="0" usemap="#_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_f4xx_2_include_2stm32f401xe_8h" alt=""/></div>
<map name="_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_f4xx_2_include_2stm32f401xe_8h" id="_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_f4xx_2_include_2stm32f401xe_8h">
<area shape="rect" title="CMSIS STM32F401xE Device Peripheral Access Layer Header File." alt="" coords="245,5,407,61"/>
<area shape="rect" href="core__cm4_8h.html" title="CMSIS Cortex&#45;M4 Core Peripheral Access Layer Header File." alt="" coords="109,109,199,136"/>
<area shape="rect" title=" " alt="" coords="193,259,259,285"/>
<area shape="rect" href="system__stm32f4xx_8h.html" title="CMSIS Cortex&#45;M4 Device System Source File for STM32F4xx devices." alt="" coords="364,109,507,136"/>
<area shape="rect" href="cmsis__version_8h.html" title="CMSIS Core(M) Version definitions." alt="" coords="25,184,139,211"/>
<area shape="rect" href="cmsis__compiler_8h.html" title="CMSIS compiler generic header file." alt="" coords="164,184,288,211"/>
</map>
</div>
</div>
<p><a href="stm32f401xe_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog to Digital Converter <br  />
  <a href="struct_a_d_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC calculation unit.  <a href="struct_c_r_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug MCU.  <a href="struct_d_b_g_m_c_u___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Controller.  <a href="struct_d_m_a___stream___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt/Event Controller.  <a href="struct_e_x_t_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH Registers.  <a href="struct_f_l_a_s_h___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose I/O.  <a href="struct_g_p_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration controller.  <a href="struct_s_y_s_c_f_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-integrated Circuit Interface.  <a href="struct_i2_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent WATCHDOG.  <a href="struct_i_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="struct_p_w_r___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset and Clock Control.  <a href="struct_r_c_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Clock.  <a href="struct_r_t_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SD host Interface.  <a href="struct_s_d_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface.  <a href="struct_s_p_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM.  <a href="struct_t_i_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Synchronous Asynchronous Receiver Transmitter.  <a href="struct_u_s_a_r_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window WATCHDOG.  <a href="struct_w_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB_OTG_Core_Registers.  <a href="struct_u_s_b___o_t_g___global_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___o_t_g___device_type_def.html">USB_OTG_DeviceTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB_OTG_device_Registers.  <a href="struct_u_s_b___o_t_g___device_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html">USB_OTG_INEndpointTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB_OTG_IN_Endpoint-Specific_Register.  <a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html">USB_OTG_OUTEndpointTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB_OTG_OUT_Endpoint-Specific_Registers.  <a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___o_t_g___host_type_def.html">USB_OTG_HostTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB_OTG_Host_Mode_Register_Structures.  <a href="struct_u_s_b___o_t_g___host_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___o_t_g___host_channel_type_def.html">USB_OTG_HostChannelTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB_OTG_Host_Channel_Specific_Registers.  <a href="struct_u_s_b___o_t_g___host_channel_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga45a97e4bb8b6ce7c334acc5f45ace3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">__CM4_REV</a>&#160;&#160;&#160;0x0001U</td></tr>
<tr class="memdesc:ga45a97e4bb8b6ce7c334acc5f45ace3ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration of the Cortex-M4 Processor and Core Peripherals.  <a href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">More...</a><br /></td></tr>
<tr class="separator:ga45a97e4bb8b6ce7c334acc5f45ace3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4127d1b31aaf336fab3d7329d117f448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</a>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:ga4127d1b31aaf336fab3d7329d117f448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fe3587d5100c787e02102ce3944460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:gae3fe3587d5100c787e02102ce3944460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ba8a48ca926bddc88be9bfd7d42641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">__FPU_PRESENT</a>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:gac1ba8a48ca926bddc88be9bfd7d42641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;0x08000000UL</td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d0fbfb8894012dbbb96754b95e562cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</a>&#160;&#160;&#160;0x20000000UL</td></tr>
<tr class="separator:ga7d0fbfb8894012dbbb96754b95e562cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;0x40000000UL</td></tr>
<tr class="separator:ga9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c4f61082e4b168f29d9cf97dc3ca5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</a>&#160;&#160;&#160;0x22000000UL</td></tr>
<tr class="separator:gac4c4f61082e4b168f29d9cf97dc3ca5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7efc100877000845c236ccdc9e144a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a>&#160;&#160;&#160;0x42000000UL</td></tr>
<tr class="separator:gaed7efc100877000845c236ccdc9e144a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee19a30c9fa326bb10b547e4eaf4e250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaee19a30c9fa326bb10b547e4eaf4e250">BKPSRAM_BB_BASE</a>&#160;&#160;&#160;0x42480000UL</td></tr>
<tr class="separator:gaee19a30c9fa326bb10b547e4eaf4e250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8be554f354e5aa65370f6db63d4f3ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8be554f354e5aa65370f6db63d4f3ee4">FLASH_END</a>&#160;&#160;&#160;0x0807FFFFUL</td></tr>
<tr class="separator:ga8be554f354e5aa65370f6db63d4f3ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d296a67aec0da8f31c368cbc0eea94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga91d296a67aec0da8f31c368cbc0eea94">FLASH_OTP_BASE</a>&#160;&#160;&#160;0x1FFF7800UL</td></tr>
<tr class="separator:ga91d296a67aec0da8f31c368cbc0eea94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bec9c5a91e312fca36f256f508ceee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga5bec9c5a91e312fca36f256f508ceee1">FLASH_OTP_END</a>&#160;&#160;&#160;0x1FFF7A0FUL</td></tr>
<tr class="separator:ga5bec9c5a91e312fca36f256f508ceee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</a></td></tr>
<tr class="separator:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3548b6e2f017f39d399358f3ac98454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</a></td></tr>
<tr class="separator:gad3548b6e2f017f39d399358f3ac98454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></td></tr>
<tr class="separator:ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b99d6065f1c8f751e78f43ade652cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00010000UL)</td></tr>
<tr class="separator:ga25b99d6065f1c8f751e78f43ade652cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811a9a4ca17f0a50354a9169541d56c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00020000UL)</td></tr>
<tr class="separator:ga811a9a4ca17f0a50354a9169541d56c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedaa71d22a1948492365e2cd26cfd46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x10000000UL)</td></tr>
<tr class="separator:gaeedaa71d22a1948492365e2cd26cfd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0000UL)</td></tr>
<tr class="separator:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c34a518f87e1e505cd2332e989564a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0400UL)</td></tr>
<tr class="separator:gaf0c34a518f87e1e505cd2332e989564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e2d44b0002f316527b8913866a370d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0800UL)</td></tr>
<tr class="separator:ga56e2d44b0002f316527b8913866a370d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1671477190d065ba7c944558336d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0C00UL)</td></tr>
<tr class="separator:ga3e1671477190d065ba7c944558336d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4265e665d56225412e57a61d87417022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2800UL)</td></tr>
<tr class="separator:ga4265e665d56225412e57a61d87417022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2C00UL)</td></tr>
<tr class="separator:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8543ee4997296af5536b007cd4748f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3000UL)</td></tr>
<tr class="separator:ga8543ee4997296af5536b007cd4748f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f7b241ed5b756decd835300c9e7bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaa5f7b241ed5b756decd835300c9e7bc9">I2S2ext_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3400UL)</td></tr>
<tr class="separator:gaa5f7b241ed5b756decd835300c9e7bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3800UL)</td></tr>
<tr class="separator:gac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae634fe8faa6922690e90fbec2fc86162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3C00UL)</td></tr>
<tr class="separator:gae634fe8faa6922690e90fbec2fc86162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b61d6e6b09e94f3fccb7bef34e0263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga89b61d6e6b09e94f3fccb7bef34e0263">I2S3ext_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4000UL)</td></tr>
<tr class="separator:ga89b61d6e6b09e94f3fccb7bef34e0263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade83162a04bca0b15b39018a8e8ec090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4400UL)</td></tr>
<tr class="separator:gade83162a04bca0b15b39018a8e8ec090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5400UL)</td></tr>
<tr class="separator:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5800UL)</td></tr>
<tr class="separator:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8b9198748235a1729e1e8f8f24983b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4e8b9198748235a1729e1e8f8f24983b">I2C3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5C00UL)</td></tr>
<tr class="separator:ga4e8b9198748235a1729e1e8f8f24983b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac691ec23dace8b7a649a25acb110217a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7000UL)</td></tr>
<tr class="separator:gac691ec23dace8b7a649a25acb110217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8aa324ca5011b8173ab16585ed7324a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0000UL)</td></tr>
<tr class="separator:gaf8aa324ca5011b8173ab16585ed7324a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86162ab3f740db9026c1320d46938b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x1000UL)</td></tr>
<tr class="separator:ga86162ab3f740db9026c1320d46938b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4d3907fd0387ee832f426f52d568bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gade4d3907fd0387ee832f426f52d568bb">USART6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x1400UL)</td></tr>
<tr class="separator:gade4d3907fd0387ee832f426f52d568bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2000UL)</td></tr>
<tr class="separator:ga695c9a2f892363a1c942405c8d351b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef44c8e4398bd3b3fbb0c981657f3d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga1ef44c8e4398bd3b3fbb0c981657f3d0">ADC1_COMMON_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2300UL)</td></tr>
<tr class="separator:ga1ef44c8e4398bd3b3fbb0c981657f3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06cb9e5985bd216a376f26f22303cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga1ef44c8e4398bd3b3fbb0c981657f3d0">ADC1_COMMON_BASE</a></td></tr>
<tr class="separator:gad06cb9e5985bd216a376f26f22303cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95dd0abbc6767893b4b02935fa846f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga95dd0abbc6767893b4b02935fa846f52">SDIO_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2C00UL)</td></tr>
<tr class="separator:ga95dd0abbc6767893b4b02935fa846f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3000UL)</td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5cfaedf263cee1e79554665f921c708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac5cfaedf263cee1e79554665f921c708">SPI4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3400UL)</td></tr>
<tr class="separator:gac5cfaedf263cee1e79554665f921c708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3800UL)</td></tr>
<tr class="separator:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87371508b3bcdcd98cd1ec629be29061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3C00UL)</td></tr>
<tr class="separator:ga87371508b3bcdcd98cd1ec629be29061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ae902be7902560939223dd765ece08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08">TIM9_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x4000UL)</td></tr>
<tr class="separator:ga92ae902be7902560939223dd765ece08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eff32f3801db31fb4b61d5618cad54a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x4400UL)</td></tr>
<tr class="separator:ga3eff32f3801db31fb4b61d5618cad54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4a06bb84c703084f0509e105ffaf1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x4800UL)</td></tr>
<tr class="separator:ga3a4a06bb84c703084f0509e105ffaf1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0000UL)</td></tr>
<tr class="separator:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac944a89eb789000ece920c0f89cb6a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0400UL)</td></tr>
<tr class="separator:gac944a89eb789000ece920c0f89cb6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f267dc35338eef219544c51f1e6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0800UL)</td></tr>
<tr class="separator:ga26f267dc35338eef219544c51f1e6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a93ab27129f04064089616910c296ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0C00UL)</td></tr>
<tr class="separator:ga1a93ab27129f04064089616910c296ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1000UL)</td></tr>
<tr class="separator:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4716389f3a1c727495375b76645608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1C00UL)</td></tr>
<tr class="separator:gaee4716389f3a1c727495375b76645608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656a447589e785594cbf2f45c835ad7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x3000UL)</td></tr>
<tr class="separator:ga656a447589e785594cbf2f45c835ad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e681b03f364532055d88f63fec0d99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x3800UL)</td></tr>
<tr class="separator:ga0e681b03f364532055d88f63fec0d99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e21f4845015730c5731763169ec0e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x3C00UL)</td></tr>
<tr class="separator:ga8e21f4845015730c5731763169ec0e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x6000UL)</td></tr>
<tr class="separator:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3c52aa35dcc68f78b704dfde57ba95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x010UL)</td></tr>
<tr class="separator:ga0d3c52aa35dcc68f78b704dfde57ba95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4152cef577e37eccc9311d8bdbf3c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x028UL)</td></tr>
<tr class="separator:ga5b4152cef577e37eccc9311d8bdbf3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48a551ee91d3f07dd74347fdb35c703d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x040UL)</td></tr>
<tr class="separator:ga48a551ee91d3f07dd74347fdb35c703d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac51deb54ff7cfe1290dfcf517ae67127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x058UL)</td></tr>
<tr class="separator:gac51deb54ff7cfe1290dfcf517ae67127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757a3c0d866c0fe68c6176156065a26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x070UL)</td></tr>
<tr class="separator:ga757a3c0d866c0fe68c6176156065a26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ded7bed8969fe2e2d616e7f90eb7654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x088UL)</td></tr>
<tr class="separator:ga0ded7bed8969fe2e2d616e7f90eb7654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58998ddc40adb6361704d6c9dad08125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0A0UL)</td></tr>
<tr class="separator:ga58998ddc40adb6361704d6c9dad08125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82186dd6d3f60995d428b34c041919d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0B8UL)</td></tr>
<tr class="separator:ga82186dd6d3f60995d428b34c041919d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72a9ae145053ee13d1d491fb5c1df64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x6400UL)</td></tr>
<tr class="separator:gab72a9ae145053ee13d1d491fb5c1df64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c67b24726ba6b94d03adb351bcec4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x010UL)</td></tr>
<tr class="separator:gac4c67b24726ba6b94d03adb351bcec4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35512bdc3f5e9df4557c2fbe7935d0b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x028UL)</td></tr>
<tr class="separator:ga35512bdc3f5e9df4557c2fbe7935d0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed33a06f08188466f2ede06160984e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x040UL)</td></tr>
<tr class="separator:gaed33a06f08188466f2ede06160984e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3a9480e08c6ae94f4482e0cdaebdd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x058UL)</td></tr>
<tr class="separator:gaf3a9480e08c6ae94f4482e0cdaebdd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e67740e6301233473f64638145dd1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x070UL)</td></tr>
<tr class="separator:gad1e67740e6301233473f64638145dd1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1460fdc407b6decfbffccb0260d0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x088UL)</td></tr>
<tr class="separator:gaed1460fdc407b6decfbffccb0260d0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e81174c96fd204fa7c82c815e85c8e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0A0UL)</td></tr>
<tr class="separator:ga5e81174c96fd204fa7c82c815e85c8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9faa708ad2440d24eb1064cba9bb06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0B8UL)</td></tr>
<tr class="separator:gaa9faa708ad2440d24eb1064cba9bb06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>&#160;&#160;&#160;0xE0042000UL</td></tr>
<tr class="separator:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86d4c80849a74938924e73937b904e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaa86d4c80849a74938924e73937b904e7">USB_OTG_FS_PERIPH_BASE</a>&#160;&#160;&#160;0x50000000UL</td></tr>
<tr class="separator:gaa86d4c80849a74938924e73937b904e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga044aa4388e72d9d47a03f387fb8926fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga044aa4388e72d9d47a03f387fb8926fb">USB_OTG_GLOBAL_BASE</a>&#160;&#160;&#160;0x000UL</td></tr>
<tr class="separator:ga044aa4388e72d9d47a03f387fb8926fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d74a337597a77b1fca978202b519a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4d74a337597a77b1fca978202b519a18">USB_OTG_DEVICE_BASE</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga4d74a337597a77b1fca978202b519a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f69041452615aeb3948600e3882246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad8f69041452615aeb3948600e3882246">USB_OTG_IN_ENDPOINT_BASE</a>&#160;&#160;&#160;0x900UL</td></tr>
<tr class="separator:gad8f69041452615aeb3948600e3882246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e972b8f028ecf44a652029efbd4642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf0e972b8f028ecf44a652029efbd4642">USB_OTG_OUT_ENDPOINT_BASE</a>&#160;&#160;&#160;0xB00UL</td></tr>
<tr class="separator:gaf0e972b8f028ecf44a652029efbd4642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdb7429ad88e2d69440d6ecc4f4199e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga6fdb7429ad88e2d69440d6ecc4f4199e">USB_OTG_EP_REG_SIZE</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga6fdb7429ad88e2d69440d6ecc4f4199e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb2dd6c82eefd8587b6146ba36ae071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga3bb2dd6c82eefd8587b6146ba36ae071">USB_OTG_HOST_BASE</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga3bb2dd6c82eefd8587b6146ba36ae071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f433cb79ca69f09972e690fda6737a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga42f433cb79ca69f09972e690fda6737a">USB_OTG_HOST_PORT_BASE</a>&#160;&#160;&#160;0x440UL</td></tr>
<tr class="separator:ga42f433cb79ca69f09972e690fda6737a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga942c8c5241b80fbcf638fea0fa18bebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga942c8c5241b80fbcf638fea0fa18bebd">USB_OTG_HOST_CHANNEL_BASE</a>&#160;&#160;&#160;0x500UL</td></tr>
<tr class="separator:ga942c8c5241b80fbcf638fea0fa18bebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga266cb1dbb50faf447f9c15d2ee93a522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga266cb1dbb50faf447f9c15d2ee93a522">USB_OTG_HOST_CHANNEL_SIZE</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga266cb1dbb50faf447f9c15d2ee93a522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9766975aca084c257730879568bc7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaa9766975aca084c257730879568bc7cf">USB_OTG_PCGCCTL_BASE</a>&#160;&#160;&#160;0xE00UL</td></tr>
<tr class="separator:gaa9766975aca084c257730879568bc7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace340350802904868673f0e839c4fa04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gace340350802904868673f0e839c4fa04">USB_OTG_FIFO_BASE</a>&#160;&#160;&#160;0x1000UL</td></tr>
<tr class="separator:gace340350802904868673f0e839c4fa04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8781c4b2406c740d9fe540737a6a0188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8781c4b2406c740d9fe540737a6a0188">USB_OTG_FIFO_SIZE</a>&#160;&#160;&#160;0x1000UL</td></tr>
<tr class="separator:ga8781c4b2406c740d9fe540737a6a0188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664eda42b83c919b153b07b23348be67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">UID_BASE</a>&#160;&#160;&#160;0x1FFF7A10UL</td></tr>
<tr class="separator:ga664eda42b83c919b153b07b23348be67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776d985f2d4d40b588ef6ca9d573af78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">FLASHSIZE_BASE</a>&#160;&#160;&#160;0x1FFF7A22UL</td></tr>
<tr class="separator:ga776d985f2d4d40b588ef6ca9d573af78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88fc8a2912bd1ac72c6eddb456f0b096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096">PACKAGE_BASE</a>&#160;&#160;&#160;0x1FFF7BF0UL</td></tr>
<tr class="separator:ga88fc8a2912bd1ac72c6eddb456f0b096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>)</td></tr>
<tr class="separator:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ee4c391385607d7af432b63905fcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>)</td></tr>
<tr class="separator:ga61ee4c391385607d7af432b63905fcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</a>)</td></tr>
<tr class="separator:ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5125ff6a23a2ed66e2e19bd196128c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</a>)</td></tr>
<tr class="separator:ga5125ff6a23a2ed66e2e19bd196128c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td></tr>
<tr class="separator:ga5359a088f5d8b20ce74d920e46059304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9821fd01757986612ddb8982e2fe27f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">WWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>)</td></tr>
<tr class="separator:ga9821fd01757986612ddb8982e2fe27f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">IWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>)</td></tr>
<tr class="separator:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9efe6de71871a01dd38abcb229f30c02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga9efe6de71871a01dd38abcb229f30c02">I2S2ext</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa5f7b241ed5b756decd835300c9e7bc9">I2S2ext_BASE</a>)</td></tr>
<tr class="separator:ga9efe6de71871a01dd38abcb229f30c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2339cbf25502bf562b19208b1b257fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gab2339cbf25502bf562b19208b1b257fc">SPI3</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:gab2339cbf25502bf562b19208b1b257fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b3a03302ed53911099c5216da0b1cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga15b3a03302ed53911099c5216da0b1cf">I2S3ext</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga89b61d6e6b09e94f3fccb7bef34e0263">I2S3ext_BASE</a>)</td></tr>
<tr class="separator:ga15b3a03302ed53911099c5216da0b1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf114a9eab03ca08a6fb720e511595930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">USART2</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:gaf114a9eab03ca08a6fb720e511595930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td></tr>
<tr class="separator:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16">I2C2</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>)</td></tr>
<tr class="separator:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1489b37ed2bca9d9c659119590583bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga1489b37ed2bca9d9c659119590583bda">I2C3</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4e8b9198748235a1729e1e8f8f24983b">I2C3_BASE</a>)</td></tr>
<tr class="separator:ga1489b37ed2bca9d9c659119590583bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04651c526497822a859942b928e57f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>)</td></tr>
<tr class="separator:ga04651c526497822a859942b928e57f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>)</td></tr>
<tr class="separator:ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92871691058ff7ccffd7635930cb08da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:ga92871691058ff7ccffd7635930cb08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dab39a19ce3dd05fe360dcbb7b5dc84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2dab39a19ce3dd05fe360dcbb7b5dc84">USART6</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gade4d3907fd0387ee832f426f52d568bb">USART6_BASE</a>)</td></tr>
<tr class="separator:ga2dab39a19ce3dd05fe360dcbb7b5dc84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1919c64fc774aab31190346fd5457e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2">ADC1_COMMON</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga1ef44c8e4398bd3b3fbb0c981657f3d0">ADC1_COMMON_BASE</a>)</td></tr>
<tr class="separator:gaf1919c64fc774aab31190346fd5457e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d148b91f3d356713f7e367a2243bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2">ADC1_COMMON</a></td></tr>
<tr class="separator:ga54d148b91f3d356713f7e367a2243bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8149aa2760fffac16bc75216d5fd9331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga8149aa2760fffac16bc75216d5fd9331">SDIO</a>&#160;&#160;&#160;((<a class="el" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga95dd0abbc6767893b4b02935fa846f52">SDIO_BASE</a>)</td></tr>
<tr class="separator:ga8149aa2760fffac16bc75216d5fd9331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2e6edef68cfe1946f39a5033da2301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2a2e6edef68cfe1946f39a5033da2301">SPI4</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac5cfaedf263cee1e79554665f921c708">SPI4_BASE</a>)</td></tr>
<tr class="separator:ga2a2e6edef68cfe1946f39a5033da2301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>&#160;&#160;&#160;((<a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>)</td></tr>
<tr class="separator:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9189e770cd9b63dadd36683eb9843cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>)</td></tr>
<tr class="separator:ga9189e770cd9b63dadd36683eb9843cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52b4b4c36110a0addfa98059f54a50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e">TIM9</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08">TIM9_BASE</a>)</td></tr>
<tr class="separator:gaf52b4b4c36110a0addfa98059f54a50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b2ad3f5f506f0f8df0d2ec3e767267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267">TIM10</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</a>)</td></tr>
<tr class="separator:ga46b2ad3f5f506f0f8df0d2ec3e767267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd11ef966c7165f57e2cebe0abc71ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad">TIM11</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</a>)</td></tr>
<tr class="separator:gacfd11ef966c7165f57e2cebe0abc71ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td></tr>
<tr class="separator:gac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td></tr>
<tr class="separator:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td></tr>
<tr class="separator:ga2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td></tr>
<tr class="separator:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td></tr>
<tr class="separator:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeacbb43ae86c879945afe98c679b285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>)</td></tr>
<tr class="separator:gadeacbb43ae86c879945afe98c679b285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>)</td></tr>
<tr class="separator:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>)</td></tr>
<tr class="separator:ga74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>)</td></tr>
<tr class="separator:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</td></tr>
<tr class="separator:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61247dd5d594289c404dd8774202dfd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a>)</td></tr>
<tr class="separator:ga61247dd5d594289c404dd8774202dfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d82f110f19982d483eebc465d222b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a>)</td></tr>
<tr class="separator:gaf7d82f110f19982d483eebc465d222b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e2140b8eeec3594035f1a7bf2a7250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a>)</td></tr>
<tr class="separator:gad0e2140b8eeec3594035f1a7bf2a7250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ac1af7a92469fe86a9fbdec091f25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a>)</td></tr>
<tr class="separator:ga96ac1af7a92469fe86a9fbdec091f25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87df45f4b82e0b3a8c1b17f1a77aecdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a>)</td></tr>
<tr class="separator:ga87df45f4b82e0b3a8c1b17f1a77aecdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3abc20f80e25c19b02104ad34eae652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a>)</td></tr>
<tr class="separator:gac3abc20f80e25c19b02104ad34eae652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac95127480470900755953f1cfe68567d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac95127480470900755953f1cfe68567d">DMA1_Stream6</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a>)</td></tr>
<tr class="separator:gac95127480470900755953f1cfe68567d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a>)</td></tr>
<tr class="separator:ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506520140eec1708bc7570c49bdf972d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>)</td></tr>
<tr class="separator:ga506520140eec1708bc7570c49bdf972d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2efe5fd7a7a79be3b08a1670bbd016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</a>)</td></tr>
<tr class="separator:ga3a2efe5fd7a7a79be3b08a1670bbd016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae96f15d34d3c41c16fce69bc2878151a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</a>)</td></tr>
<tr class="separator:gae96f15d34d3c41c16fce69bc2878151a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bb410664b861ff0520f08976e24ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</a>)</td></tr>
<tr class="separator:ga71bb410664b861ff0520f08976e24ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ead6a5ca6b8df70b5505aaeec6fd2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</a>)</td></tr>
<tr class="separator:gaa6ead6a5ca6b8df70b5505aaeec6fd2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae32674772021620800275dd3b6d62c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</a>)</td></tr>
<tr class="separator:gae32674772021620800275dd3b6d62c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40f58718761251875b5a897287efd83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac40f58718761251875b5a897287efd83">DMA2_Stream5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</a>)</td></tr>
<tr class="separator:gac40f58718761251875b5a897287efd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a00b283e0911cd427e277e5a314ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</a>)</td></tr>
<tr class="separator:ga11a00b283e0911cd427e277e5a314ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc135dbca0eca67d5aa0abc555f053ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</a>)</td></tr>
<tr class="separator:gacc135dbca0eca67d5aa0abc555f053ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a>&#160;&#160;&#160;((<a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>)</td></tr>
<tr class="separator:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebb053ee138fb47cdfede0e3371123d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga9ebb053ee138fb47cdfede0e3371123d">USB_OTG_FS</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa86d4c80849a74938924e73937b904e7">USB_OTG_FS_PERIPH_BASE</a>)</td></tr>
<tr class="separator:ga9ebb053ee138fb47cdfede0e3371123d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1c2e0f2c5f57df27447e2c4055d1a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1c2e0f2c5f57df27447e2c4055d1a3b">ADC_SR_AWD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa1c2e0f2c5f57df27447e2c4055d1a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f5cef448ce47b4bf2e3d71ed7debf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1f5cef448ce47b4bf2e3d71ed7debf3">ADC_SR_AWD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1c2e0f2c5f57df27447e2c4055d1a3b">ADC_SR_AWD_Pos</a>)</td></tr>
<tr class="separator:gad1f5cef448ce47b4bf2e3d71ed7debf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7f27694281e4cad956da567e5583b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1f5cef448ce47b4bf2e3d71ed7debf3">ADC_SR_AWD_Msk</a></td></tr>
<tr class="separator:ga8b7f27694281e4cad956da567e5583b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a468d077f5722ce97ae2d5d907b6fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a468d077f5722ce97ae2d5d907b6fc5">ADC_SR_EOC_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4a468d077f5722ce97ae2d5d907b6fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370d791b736d2b691df00221dbd3041a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga370d791b736d2b691df00221dbd3041a">ADC_SR_EOC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a468d077f5722ce97ae2d5d907b6fc5">ADC_SR_EOC_Pos</a>)</td></tr>
<tr class="separator:ga370d791b736d2b691df00221dbd3041a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc295c5253743aeb2cda582953b7b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53">ADC_SR_EOC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga370d791b736d2b691df00221dbd3041a">ADC_SR_EOC_Msk</a></td></tr>
<tr class="separator:ga3dc295c5253743aeb2cda582953b7b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45ea3ec6ba328fe2eb3d57cc061fcf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf45ea3ec6ba328fe2eb3d57cc061fcf6">ADC_SR_JEOC_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaf45ea3ec6ba328fe2eb3d57cc061fcf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e5d245721d37e76b53660c9d2094000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e5d245721d37e76b53660c9d2094000">ADC_SR_JEOC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf45ea3ec6ba328fe2eb3d57cc061fcf6">ADC_SR_JEOC_Pos</a>)</td></tr>
<tr class="separator:ga2e5d245721d37e76b53660c9d2094000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9f07589bb1a4e398781df372389b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56">ADC_SR_JEOC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e5d245721d37e76b53660c9d2094000">ADC_SR_JEOC_Msk</a></td></tr>
<tr class="separator:gabc9f07589bb1a4e398781df372389b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b7ea4bf6dc5c2b0406d52f5c728716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b7ea4bf6dc5c2b0406d52f5c728716">ADC_SR_JSTRT_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga66b7ea4bf6dc5c2b0406d52f5c728716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72dec61b0a9eaf8380b4ba19e8bd3750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72dec61b0a9eaf8380b4ba19e8bd3750">ADC_SR_JSTRT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga66b7ea4bf6dc5c2b0406d52f5c728716">ADC_SR_JSTRT_Pos</a>)</td></tr>
<tr class="separator:ga72dec61b0a9eaf8380b4ba19e8bd3750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7340a01ffec051c06e80a037eee58a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72dec61b0a9eaf8380b4ba19e8bd3750">ADC_SR_JSTRT_Msk</a></td></tr>
<tr class="separator:ga7340a01ffec051c06e80a037eee58a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a6327becffbd34525a0960e7be990e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21a6327becffbd34525a0960e7be990e">ADC_SR_STRT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga21a6327becffbd34525a0960e7be990e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabffe4cd9e85d28f2e29d16acf305c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabffe4cd9e85d28f2e29d16acf305c48">ADC_SR_STRT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21a6327becffbd34525a0960e7be990e">ADC_SR_STRT_Pos</a>)</td></tr>
<tr class="separator:gaabffe4cd9e85d28f2e29d16acf305c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45eb11ad986d8220cde9fa47a91ed222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabffe4cd9e85d28f2e29d16acf305c48">ADC_SR_STRT_Msk</a></td></tr>
<tr class="separator:ga45eb11ad986d8220cde9fa47a91ed222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c7432adead5e587179e4c67713f193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c7432adead5e587179e4c67713f193">ADC_SR_OVR_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga50c7432adead5e587179e4c67713f193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f963f57c46a01cd982b88b3a71574eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f963f57c46a01cd982b88b3a71574eb">ADC_SR_OVR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga50c7432adead5e587179e4c67713f193">ADC_SR_OVR_Pos</a>)</td></tr>
<tr class="separator:ga3f963f57c46a01cd982b88b3a71574eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">ADC_SR_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f963f57c46a01cd982b88b3a71574eb">ADC_SR_OVR_Msk</a></td></tr>
<tr class="separator:ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593a52bc26648e0eceef061f5a8c32e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga593a52bc26648e0eceef061f5a8c32e0">ADC_CR1_AWDCH_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga593a52bc26648e0eceef061f5a8c32e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc3a347eb0150e7f476f67df64e2276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cc3a347eb0150e7f476f67df64e2276">ADC_CR1_AWDCH_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga593a52bc26648e0eceef061f5a8c32e0">ADC_CR1_AWDCH_Pos</a>)</td></tr>
<tr class="separator:ga0cc3a347eb0150e7f476f67df64e2276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8bb755c7059bb2d4f5e2e999d2a2677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cc3a347eb0150e7f476f67df64e2276">ADC_CR1_AWDCH_Msk</a></td></tr>
<tr class="separator:gad8bb755c7059bb2d4f5e2e999d2a2677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18725d77c35c173cdb5bdab658d9dace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga593a52bc26648e0eceef061f5a8c32e0">ADC_CR1_AWDCH_Pos</a>)</td></tr>
<tr class="separator:ga18725d77c35c173cdb5bdab658d9dace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd37244d74db7c9a34a4f08b94301ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga593a52bc26648e0eceef061f5a8c32e0">ADC_CR1_AWDCH_Pos</a>)</td></tr>
<tr class="separator:gafcd37244d74db7c9a34a4f08b94301ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625eebdc95937325cad90a151853f5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga593a52bc26648e0eceef061f5a8c32e0">ADC_CR1_AWDCH_Pos</a>)</td></tr>
<tr class="separator:ga625eebdc95937325cad90a151853f5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb768d4aafbabc114d4650cf962392ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga593a52bc26648e0eceef061f5a8c32e0">ADC_CR1_AWDCH_Pos</a>)</td></tr>
<tr class="separator:gafb768d4aafbabc114d4650cf962392ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37f3c0d7c72192803d0772e076cf8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga593a52bc26648e0eceef061f5a8c32e0">ADC_CR1_AWDCH_Pos</a>)</td></tr>
<tr class="separator:gaf37f3c0d7c72192803d0772e076cf8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14738c525ee769e8971601f631ef594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac14738c525ee769e8971601f631ef594">ADC_CR1_EOCIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gac14738c525ee769e8971601f631ef594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cb8db4061b4ebb927dbf6bef84e9ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cb8db4061b4ebb927dbf6bef84e9ae0">ADC_CR1_EOCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac14738c525ee769e8971601f631ef594">ADC_CR1_EOCIE_Pos</a>)</td></tr>
<tr class="separator:ga4cb8db4061b4ebb927dbf6bef84e9ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa39fee2e812a7ca45998cccf32e90aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cb8db4061b4ebb927dbf6bef84e9ae0">ADC_CR1_EOCIE_Msk</a></td></tr>
<tr class="separator:gaa39fee2e812a7ca45998cccf32e90aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga553aa50487015ce07880bd3c62887698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga553aa50487015ce07880bd3c62887698">ADC_CR1_AWDIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga553aa50487015ce07880bd3c62887698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34c5eb25f1b9dc807fabc06c90fe9df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34c5eb25f1b9dc807fabc06c90fe9df6">ADC_CR1_AWDIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553aa50487015ce07880bd3c62887698">ADC_CR1_AWDIE_Pos</a>)</td></tr>
<tr class="separator:ga34c5eb25f1b9dc807fabc06c90fe9df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd44f86b189696d5a3780342516de722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34c5eb25f1b9dc807fabc06c90fe9df6">ADC_CR1_AWDIE_Msk</a></td></tr>
<tr class="separator:gacd44f86b189696d5a3780342516de722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89dc37165238a2b3a31bad4bf2241b12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89dc37165238a2b3a31bad4bf2241b12">ADC_CR1_JEOCIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga89dc37165238a2b3a31bad4bf2241b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c41e259f643939c71619ce4f743554a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c41e259f643939c71619ce4f743554a">ADC_CR1_JEOCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga89dc37165238a2b3a31bad4bf2241b12">ADC_CR1_JEOCIE_Pos</a>)</td></tr>
<tr class="separator:ga4c41e259f643939c71619ce4f743554a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c41e259f643939c71619ce4f743554a">ADC_CR1_JEOCIE_Msk</a></td></tr>
<tr class="separator:ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dcc7aec82792bc0439ebf0eaa871d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dcc7aec82792bc0439ebf0eaa871d5c">ADC_CR1_SCAN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4dcc7aec82792bc0439ebf0eaa871d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae87fc99e54856233fe19c05947821d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae87fc99e54856233fe19c05947821d">ADC_CR1_SCAN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4dcc7aec82792bc0439ebf0eaa871d5c">ADC_CR1_SCAN_Pos</a>)</td></tr>
<tr class="separator:ga3ae87fc99e54856233fe19c05947821d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeab75ece0c73dd97e8f21911ed22d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae87fc99e54856233fe19c05947821d">ADC_CR1_SCAN_Msk</a></td></tr>
<tr class="separator:gaaeab75ece0c73dd97e8f21911ed22d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc219fd4025d88bd77dfb2824e4a42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc219fd4025d88bd77dfb2824e4a42b">ADC_CR1_AWDSGL_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1cc219fd4025d88bd77dfb2824e4a42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a58382bba04769e4baef8f36390f648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a58382bba04769e4baef8f36390f648">ADC_CR1_AWDSGL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc219fd4025d88bd77dfb2824e4a42b">ADC_CR1_AWDSGL_Pos</a>)</td></tr>
<tr class="separator:ga2a58382bba04769e4baef8f36390f648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9fc31f19c04033dfa98e982519c451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a58382bba04769e4baef8f36390f648">ADC_CR1_AWDSGL_Msk</a></td></tr>
<tr class="separator:ga5c9fc31f19c04033dfa98e982519c451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65ab808d9f67501a3e032f6e093baa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65ab808d9f67501a3e032f6e093baa7">ADC_CR1_JAUTO_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gac65ab808d9f67501a3e032f6e093baa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cfa0d38cd6dfd5ed09673558ccadacf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cfa0d38cd6dfd5ed09673558ccadacf">ADC_CR1_JAUTO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac65ab808d9f67501a3e032f6e093baa7">ADC_CR1_JAUTO_Pos</a>)</td></tr>
<tr class="separator:ga7cfa0d38cd6dfd5ed09673558ccadacf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6353cb0d564410358b3a086dd0241f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cfa0d38cd6dfd5ed09673558ccadacf">ADC_CR1_JAUTO_Msk</a></td></tr>
<tr class="separator:ga6353cb0d564410358b3a086dd0241f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394271f323587db3ea21731046b69004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394271f323587db3ea21731046b69004">ADC_CR1_DISCEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga394271f323587db3ea21731046b69004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad69e1c5ba0421fe9b33109a3789be1a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad69e1c5ba0421fe9b33109a3789be1a5">ADC_CR1_DISCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga394271f323587db3ea21731046b69004">ADC_CR1_DISCEN_Pos</a>)</td></tr>
<tr class="separator:gad69e1c5ba0421fe9b33109a3789be1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd690297fc73fca40d797f4c90800b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad69e1c5ba0421fe9b33109a3789be1a5">ADC_CR1_DISCEN_Msk</a></td></tr>
<tr class="separator:gabd690297fc73fca40d797f4c90800b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e2019ed8fe62389fe06843f9bbc265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2e2019ed8fe62389fe06843f9bbc265">ADC_CR1_JDISCEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad2e2019ed8fe62389fe06843f9bbc265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5059f8684f70119fff571d8c79bbaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae5059f8684f70119fff571d8c79bbaf">ADC_CR1_JDISCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad2e2019ed8fe62389fe06843f9bbc265">ADC_CR1_JDISCEN_Pos</a>)</td></tr>
<tr class="separator:gaae5059f8684f70119fff571d8c79bbaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd06a2840346bf45ff335707db0b6e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae5059f8684f70119fff571d8c79bbaf">ADC_CR1_JDISCEN_Msk</a></td></tr>
<tr class="separator:gacd06a2840346bf45ff335707db0b6e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga418d84715b6f383cea1ca241d0c76194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga418d84715b6f383cea1ca241d0c76194">ADC_CR1_DISCNUM_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga418d84715b6f383cea1ca241d0c76194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee42b4ef0f4cb5b0ab45fc78f3e27f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee42b4ef0f4cb5b0ab45fc78f3e27f9">ADC_CR1_DISCNUM_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga418d84715b6f383cea1ca241d0c76194">ADC_CR1_DISCNUM_Pos</a>)</td></tr>
<tr class="separator:gafee42b4ef0f4cb5b0ab45fc78f3e27f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa416a291023449ae82e7ef39844075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafee42b4ef0f4cb5b0ab45fc78f3e27f9">ADC_CR1_DISCNUM_Msk</a></td></tr>
<tr class="separator:gaeaa416a291023449ae82e7ef39844075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ff81db7def261f0e84d5dbb6cca1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga418d84715b6f383cea1ca241d0c76194">ADC_CR1_DISCNUM_Pos</a>)</td></tr>
<tr class="separator:ga59ff81db7def261f0e84d5dbb6cca1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39940d3611126052f4f748934c629ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga418d84715b6f383cea1ca241d0c76194">ADC_CR1_DISCNUM_Pos</a>)</td></tr>
<tr class="separator:ga39940d3611126052f4f748934c629ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73d5fdf276f5ef3965afdda78ac9e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga418d84715b6f383cea1ca241d0c76194">ADC_CR1_DISCNUM_Pos</a>)</td></tr>
<tr class="separator:gab73d5fdf276f5ef3965afdda78ac9e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cb5899a747da3e5013ad44934b5c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78cb5899a747da3e5013ad44934b5c7d">ADC_CR1_JAWDEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga78cb5899a747da3e5013ad44934b5c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a30d56ef1ba75b52db631e367b13bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29a30d56ef1ba75b52db631e367b13bb">ADC_CR1_JAWDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78cb5899a747da3e5013ad44934b5c7d">ADC_CR1_JAWDEN_Pos</a>)</td></tr>
<tr class="separator:ga29a30d56ef1ba75b52db631e367b13bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4886de74bcd3a1e545094089f76fd0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29a30d56ef1ba75b52db631e367b13bb">ADC_CR1_JAWDEN_Msk</a></td></tr>
<tr class="separator:ga4886de74bcd3a1e545094089f76fd0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4078327f9219b87d0627ad53f27e25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4078327f9219b87d0627ad53f27e25a">ADC_CR1_AWDEN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaf4078327f9219b87d0627ad53f27e25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815cfd0e3ad3eed4424caf312550da16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga815cfd0e3ad3eed4424caf312550da16">ADC_CR1_AWDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4078327f9219b87d0627ad53f27e25a">ADC_CR1_AWDEN_Pos</a>)</td></tr>
<tr class="separator:ga815cfd0e3ad3eed4424caf312550da16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e006d43fcb9fe1306745c95a1bdd651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga815cfd0e3ad3eed4424caf312550da16">ADC_CR1_AWDEN_Msk</a></td></tr>
<tr class="separator:ga6e006d43fcb9fe1306745c95a1bdd651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae7156287b4fc60bc71114529b7b868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacae7156287b4fc60bc71114529b7b868">ADC_CR1_RES_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gacae7156287b4fc60bc71114529b7b868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5645a309568931b9f783dbca969ff487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5645a309568931b9f783dbca969ff487">ADC_CR1_RES_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacae7156287b4fc60bc71114529b7b868">ADC_CR1_RES_Pos</a>)</td></tr>
<tr class="separator:ga5645a309568931b9f783dbca969ff487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71e4a4c233895a2e7b6dd3ca6ca849e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5645a309568931b9f783dbca969ff487">ADC_CR1_RES_Msk</a></td></tr>
<tr class="separator:ga71e4a4c233895a2e7b6dd3ca6ca849e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfc432ddbd2140a92d877f6d9dc52417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfc432ddbd2140a92d877f6d9dc52417">ADC_CR1_RES_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacae7156287b4fc60bc71114529b7b868">ADC_CR1_RES_Pos</a>)</td></tr>
<tr class="separator:gacfc432ddbd2140a92d877f6d9dc52417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga674904864f540043692a5b5ead9fae10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10">ADC_CR1_RES_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacae7156287b4fc60bc71114529b7b868">ADC_CR1_RES_Pos</a>)</td></tr>
<tr class="separator:ga674904864f540043692a5b5ead9fae10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c72d6e0c41f98ea9b378d8455de2f13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c72d6e0c41f98ea9b378d8455de2f13">ADC_CR1_OVRIE_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga0c72d6e0c41f98ea9b378d8455de2f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada4ec8e732a43f37a4568049593aa146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada4ec8e732a43f37a4568049593aa146">ADC_CR1_OVRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c72d6e0c41f98ea9b378d8455de2f13">ADC_CR1_OVRIE_Pos</a>)</td></tr>
<tr class="separator:gada4ec8e732a43f37a4568049593aa146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa892fda7c204bf18a33a059f28be0fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba">ADC_CR1_OVRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada4ec8e732a43f37a4568049593aa146">ADC_CR1_OVRIE_Msk</a></td></tr>
<tr class="separator:gaa892fda7c204bf18a33a059f28be0fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234ecbd845e8f7b48fab4b3f1e12e788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga234ecbd845e8f7b48fab4b3f1e12e788">ADC_CR2_ADON_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga234ecbd845e8f7b48fab4b3f1e12e788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga523c9c51b9eefe42cc33dec9dbcd7091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga523c9c51b9eefe42cc33dec9dbcd7091">ADC_CR2_ADON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga234ecbd845e8f7b48fab4b3f1e12e788">ADC_CR2_ADON_Pos</a>)</td></tr>
<tr class="separator:ga523c9c51b9eefe42cc33dec9dbcd7091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b646f092b052d8488d2016f6290f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga523c9c51b9eefe42cc33dec9dbcd7091">ADC_CR2_ADON_Msk</a></td></tr>
<tr class="separator:ga89b646f092b052d8488d2016f6290f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4401869d89774c7f187aa72c3f9fae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4401869d89774c7f187aa72c3f9fae2">ADC_CR2_CONT_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gab4401869d89774c7f187aa72c3f9fae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a1c4bf40a36bd05804f1083f745914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69a1c4bf40a36bd05804f1083f745914">ADC_CR2_CONT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab4401869d89774c7f187aa72c3f9fae2">ADC_CR2_CONT_Pos</a>)</td></tr>
<tr class="separator:ga69a1c4bf40a36bd05804f1083f745914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49bb71a868c9d88a0f7bbe48918b2140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69a1c4bf40a36bd05804f1083f745914">ADC_CR2_CONT_Msk</a></td></tr>
<tr class="separator:ga49bb71a868c9d88a0f7bbe48918b2140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8edaebc5ec9c7cf465e7810189052ffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8edaebc5ec9c7cf465e7810189052ffd">ADC_CR2_DMA_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8edaebc5ec9c7cf465e7810189052ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9bfa1dd15f4531ef79131a4a2810342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9bfa1dd15f4531ef79131a4a2810342">ADC_CR2_DMA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8edaebc5ec9c7cf465e7810189052ffd">ADC_CR2_DMA_Pos</a>)</td></tr>
<tr class="separator:gad9bfa1dd15f4531ef79131a4a2810342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017309ac4b532bc8c607388f4e2cbbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9bfa1dd15f4531ef79131a4a2810342">ADC_CR2_DMA_Msk</a></td></tr>
<tr class="separator:ga017309ac4b532bc8c607388f4e2cbbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25e88283dda37ac8153f8f2d5aa8fd4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25e88283dda37ac8153f8f2d5aa8fd4b">ADC_CR2_DDS_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga25e88283dda37ac8153f8f2d5aa8fd4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fbc51781aa1e2cb18d72ac67e748fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96fbc51781aa1e2cb18d72ac67e748fe">ADC_CR2_DDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25e88283dda37ac8153f8f2d5aa8fd4b">ADC_CR2_DDS_Pos</a>)</td></tr>
<tr class="separator:ga96fbc51781aa1e2cb18d72ac67e748fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96fbc51781aa1e2cb18d72ac67e748fe">ADC_CR2_DDS_Msk</a></td></tr>
<tr class="separator:ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375e2be253b645381365c90ae8c4cb1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga375e2be253b645381365c90ae8c4cb1f">ADC_CR2_EOCS_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga375e2be253b645381365c90ae8c4cb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee54d4669ca3fd1c2e760cbe1a0dcbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacee54d4669ca3fd1c2e760cbe1a0dcbd">ADC_CR2_EOCS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga375e2be253b645381365c90ae8c4cb1f">ADC_CR2_EOCS_Pos</a>)</td></tr>
<tr class="separator:gacee54d4669ca3fd1c2e760cbe1a0dcbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9dac2004ab20295e04012060ab24aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacee54d4669ca3fd1c2e760cbe1a0dcbd">ADC_CR2_EOCS_Msk</a></td></tr>
<tr class="separator:gaf9dac2004ab20295e04012060ab24aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6422927e869ce87e289e796dcf0067c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6422927e869ce87e289e796dcf0067c2">ADC_CR2_ALIGN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga6422927e869ce87e289e796dcf0067c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0bca3543546c0f5c893a4a99a4ddcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0bca3543546c0f5c893a4a99a4ddcc">ADC_CR2_ALIGN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6422927e869ce87e289e796dcf0067c2">ADC_CR2_ALIGN_Pos</a>)</td></tr>
<tr class="separator:gada0bca3543546c0f5c893a4a99a4ddcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5950b5a7438a447584f6dd86c343362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada0bca3543546c0f5c893a4a99a4ddcc">ADC_CR2_ALIGN_Msk</a></td></tr>
<tr class="separator:gaf5950b5a7438a447584f6dd86c343362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d64811b8292d3145622b767f859e3b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d64811b8292d3145622b767f859e3b0">ADC_CR2_JEXTSEL_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6d64811b8292d3145622b767f859e3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57147ca3b182775bc6708bd7edad0a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57147ca3b182775bc6708bd7edad0a8d">ADC_CR2_JEXTSEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d64811b8292d3145622b767f859e3b0">ADC_CR2_JEXTSEL_Pos</a>)</td></tr>
<tr class="separator:ga57147ca3b182775bc6708bd7edad0a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3aa5d0e2a4b77960ec8f3b425a3eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57147ca3b182775bc6708bd7edad0a8d">ADC_CR2_JEXTSEL_Msk</a></td></tr>
<tr class="separator:gaab3aa5d0e2a4b77960ec8f3b425a3eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70c1f30e2101e2177ce564440203ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d64811b8292d3145622b767f859e3b0">ADC_CR2_JEXTSEL_Pos</a>)</td></tr>
<tr class="separator:gaa70c1f30e2101e2177ce564440203ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fa4a240d34ce231d6d0543bac7fd9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d64811b8292d3145622b767f859e3b0">ADC_CR2_JEXTSEL_Pos</a>)</td></tr>
<tr class="separator:ga99fa4a240d34ce231d6d0543bac7fd9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga571bb97f950181fedbc0d4756482713d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d64811b8292d3145622b767f859e3b0">ADC_CR2_JEXTSEL_Pos</a>)</td></tr>
<tr class="separator:ga571bb97f950181fedbc0d4756482713d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34f5dda7a153ffd927c9cd38999f822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d64811b8292d3145622b767f859e3b0">ADC_CR2_JEXTSEL_Pos</a>)</td></tr>
<tr class="separator:gae34f5dda7a153ffd927c9cd38999f822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf91b9e9943eb12821746a1fe4a68988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf91b9e9943eb12821746a1fe4a68988">ADC_CR2_JEXTEN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gacf91b9e9943eb12821746a1fe4a68988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac444a034ccfbea8f0a0a1b3a40abb600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac444a034ccfbea8f0a0a1b3a40abb600">ADC_CR2_JEXTEN_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf91b9e9943eb12821746a1fe4a68988">ADC_CR2_JEXTEN_Pos</a>)</td></tr>
<tr class="separator:gac444a034ccfbea8f0a0a1b3a40abb600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07330f702208792faca3a563dc4fd9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac444a034ccfbea8f0a0a1b3a40abb600">ADC_CR2_JEXTEN_Msk</a></td></tr>
<tr class="separator:ga07330f702208792faca3a563dc4fd9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3c99510de210ff3137ff8de328889b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b">ADC_CR2_JEXTEN_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf91b9e9943eb12821746a1fe4a68988">ADC_CR2_JEXTEN_Pos</a>)</td></tr>
<tr class="separator:ga0b3c99510de210ff3137ff8de328889b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949c70fdf36a32a6afcbf44fec123832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832">ADC_CR2_JEXTEN_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf91b9e9943eb12821746a1fe4a68988">ADC_CR2_JEXTEN_Pos</a>)</td></tr>
<tr class="separator:ga949c70fdf36a32a6afcbf44fec123832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5de0a53e5697dcb16759a12c47c7a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c5de0a53e5697dcb16759a12c47c7a4">ADC_CR2_JSWSTART_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga3c5de0a53e5697dcb16759a12c47c7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1555cd00a88accf874a2bda2c0ac8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1555cd00a88accf874a2bda2c0ac8d4">ADC_CR2_JSWSTART_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c5de0a53e5697dcb16759a12c47c7a4">ADC_CR2_JSWSTART_Pos</a>)</td></tr>
<tr class="separator:gac1555cd00a88accf874a2bda2c0ac8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12fe8a6cc24eef2ed2e1f1525855678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1555cd00a88accf874a2bda2c0ac8d4">ADC_CR2_JSWSTART_Msk</a></td></tr>
<tr class="separator:gac12fe8a6cc24eef2ed2e1f1525855678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98246071e8135d0b92366024e474511c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98246071e8135d0b92366024e474511c">ADC_CR2_EXTSEL_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga98246071e8135d0b92366024e474511c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4979d74537d34ce18573d072e33408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef4979d74537d34ce18573d072e33408">ADC_CR2_EXTSEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga98246071e8135d0b92366024e474511c">ADC_CR2_EXTSEL_Pos</a>)</td></tr>
<tr class="separator:gaef4979d74537d34ce18573d072e33408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1054d6cd017e305cf6e8a864ce96c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef4979d74537d34ce18573d072e33408">ADC_CR2_EXTSEL_Msk</a></td></tr>
<tr class="separator:ga6d1054d6cd017e305cf6e8a864ce96c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9410c7fd93f6d0b157ede745ee269d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga98246071e8135d0b92366024e474511c">ADC_CR2_EXTSEL_Pos</a>)</td></tr>
<tr class="separator:ga9410c7fd93f6d0b157ede745ee269d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6725419743a8d01b4a223609952893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga98246071e8135d0b92366024e474511c">ADC_CR2_EXTSEL_Pos</a>)</td></tr>
<tr class="separator:ga5a6725419743a8d01b4a223609952893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2322988b5fff19d012d9179d412ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga98246071e8135d0b92366024e474511c">ADC_CR2_EXTSEL_Pos</a>)</td></tr>
<tr class="separator:ga5c2322988b5fff19d012d9179d412ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387de6160834197888efa43e164c2db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga98246071e8135d0b92366024e474511c">ADC_CR2_EXTSEL_Pos</a>)</td></tr>
<tr class="separator:ga387de6160834197888efa43e164c2db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga902a845718958f3db26c7d56e9c3a286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga902a845718958f3db26c7d56e9c3a286">ADC_CR2_EXTEN_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga902a845718958f3db26c7d56e9c3a286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac97138f7c2e3ecbb31756679589c9b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac97138f7c2e3ecbb31756679589c9b62">ADC_CR2_EXTEN_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga902a845718958f3db26c7d56e9c3a286">ADC_CR2_EXTEN_Pos</a>)</td></tr>
<tr class="separator:gac97138f7c2e3ecbb31756679589c9b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574b4d8e90655d0432882d620e629234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac97138f7c2e3ecbb31756679589c9b62">ADC_CR2_EXTEN_Msk</a></td></tr>
<tr class="separator:ga574b4d8e90655d0432882d620e629234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3519da0cc6fbd31444a16244c70232e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6">ADC_CR2_EXTEN_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga902a845718958f3db26c7d56e9c3a286">ADC_CR2_EXTEN_Pos</a>)</td></tr>
<tr class="separator:ga3519da0cc6fbd31444a16244c70232e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e37edddbb6ad791bffb350cca23d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d">ADC_CR2_EXTEN_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga902a845718958f3db26c7d56e9c3a286">ADC_CR2_EXTEN_Pos</a>)</td></tr>
<tr class="separator:ga17e37edddbb6ad791bffb350cca23d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf78afe48fe6fdadf00d3c37cfed860a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf78afe48fe6fdadf00d3c37cfed860a7">ADC_CR2_SWSTART_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaf78afe48fe6fdadf00d3c37cfed860a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c16a177295208be4bed45f350c315e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c16a177295208be4bed45f350c315e">ADC_CR2_SWSTART_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf78afe48fe6fdadf00d3c37cfed860a7">ADC_CR2_SWSTART_Pos</a>)</td></tr>
<tr class="separator:gaa5c16a177295208be4bed45f350c315e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eae65bad1a6c975e1911eb5ba117468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c16a177295208be4bed45f350c315e">ADC_CR2_SWSTART_Msk</a></td></tr>
<tr class="separator:ga5eae65bad1a6c975e1911eb5ba117468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d3f858e16869682edb4fd672167f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2d3f858e16869682edb4fd672167f9e">ADC_SMPR1_SMP10_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad2d3f858e16869682edb4fd672167f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa436e3f99d6260a7c0d93c2c7b9e06e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa436e3f99d6260a7c0d93c2c7b9e06e0">ADC_SMPR1_SMP10_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad2d3f858e16869682edb4fd672167f9e">ADC_SMPR1_SMP10_Pos</a>)</td></tr>
<tr class="separator:gaa436e3f99d6260a7c0d93c2c7b9e06e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32242a2c2156a012a7343bcb43d490d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0">ADC_SMPR1_SMP10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa436e3f99d6260a7c0d93c2c7b9e06e0">ADC_SMPR1_SMP10_Msk</a></td></tr>
<tr class="separator:ga32242a2c2156a012a7343bcb43d490d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8996c53042759f01e966fb00351ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf">ADC_SMPR1_SMP10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad2d3f858e16869682edb4fd672167f9e">ADC_SMPR1_SMP10_Pos</a>)</td></tr>
<tr class="separator:ga8a8996c53042759f01e966fb00351ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b96f058436c8bdcfabe1e08c7edd61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61">ADC_SMPR1_SMP10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad2d3f858e16869682edb4fd672167f9e">ADC_SMPR1_SMP10_Pos</a>)</td></tr>
<tr class="separator:ga42b96f058436c8bdcfabe1e08c7edd61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289d89b4d92d7f685a8e44aeb9ddcded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded">ADC_SMPR1_SMP10_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad2d3f858e16869682edb4fd672167f9e">ADC_SMPR1_SMP10_Pos</a>)</td></tr>
<tr class="separator:ga289d89b4d92d7f685a8e44aeb9ddcded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0f3653aea6b1db3875f59d5c3bdc74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0f3653aea6b1db3875f59d5c3bdc74">ADC_SMPR1_SMP11_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga6b0f3653aea6b1db3875f59d5c3bdc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bed6ca83db1864feb7eb926d8228c85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bed6ca83db1864feb7eb926d8228c85">ADC_SMPR1_SMP11_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0f3653aea6b1db3875f59d5c3bdc74">ADC_SMPR1_SMP11_Pos</a>)</td></tr>
<tr class="separator:ga2bed6ca83db1864feb7eb926d8228c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c74d559f2a70a2e8c807b7bcaccd800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800">ADC_SMPR1_SMP11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bed6ca83db1864feb7eb926d8228c85">ADC_SMPR1_SMP11_Msk</a></td></tr>
<tr class="separator:ga4c74d559f2a70a2e8c807b7bcaccd800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60780d613953f48a2dfc8debce72fb28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28">ADC_SMPR1_SMP11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0f3653aea6b1db3875f59d5c3bdc74">ADC_SMPR1_SMP11_Pos</a>)</td></tr>
<tr class="separator:ga60780d613953f48a2dfc8debce72fb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61e1dbafcae3e1c8eae4320a6e5ec5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d">ADC_SMPR1_SMP11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0f3653aea6b1db3875f59d5c3bdc74">ADC_SMPR1_SMP11_Pos</a>)</td></tr>
<tr class="separator:gaa61e1dbafcae3e1c8eae4320a6e5ec5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a876a9a6d90cd30456433b7e38c3f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2">ADC_SMPR1_SMP11_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0f3653aea6b1db3875f59d5c3bdc74">ADC_SMPR1_SMP11_Pos</a>)</td></tr>
<tr class="separator:ga93a876a9a6d90cd30456433b7e38c3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb6169f9cd1e9c488526140dcbf464c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb6169f9cd1e9c488526140dcbf464c2">ADC_SMPR1_SMP12_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaeb6169f9cd1e9c488526140dcbf464c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18d279a21d7ce940d6969500a25a13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae18d279a21d7ce940d6969500a25a13b">ADC_SMPR1_SMP12_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb6169f9cd1e9c488526140dcbf464c2">ADC_SMPR1_SMP12_Pos</a>)</td></tr>
<tr class="separator:gae18d279a21d7ce940d6969500a25a13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433b5a7d944666fb7abed3b107c352fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc">ADC_SMPR1_SMP12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae18d279a21d7ce940d6969500a25a13b">ADC_SMPR1_SMP12_Msk</a></td></tr>
<tr class="separator:ga433b5a7d944666fb7abed3b107c352fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaac6ae97c00276d7472bc92a9edd6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2">ADC_SMPR1_SMP12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb6169f9cd1e9c488526140dcbf464c2">ADC_SMPR1_SMP12_Pos</a>)</td></tr>
<tr class="separator:gaaaac6ae97c00276d7472bc92a9edd6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6020f9d742e15650ad919aaccaf2ff6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c">ADC_SMPR1_SMP12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb6169f9cd1e9c488526140dcbf464c2">ADC_SMPR1_SMP12_Pos</a>)</td></tr>
<tr class="separator:ga6020f9d742e15650ad919aaccaf2ff6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb59adb544d416e91ea0c12d4f39ccc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9">ADC_SMPR1_SMP12_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb6169f9cd1e9c488526140dcbf464c2">ADC_SMPR1_SMP12_Pos</a>)</td></tr>
<tr class="separator:gadb59adb544d416e91ea0c12d4f39ccc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9093533a0a301bae03822d9f8bfc7597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9093533a0a301bae03822d9f8bfc7597">ADC_SMPR1_SMP13_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga9093533a0a301bae03822d9f8bfc7597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b2a1ff66bccc991c783ceca1d69cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b2a1ff66bccc991c783ceca1d69cfd">ADC_SMPR1_SMP13_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9093533a0a301bae03822d9f8bfc7597">ADC_SMPR1_SMP13_Pos</a>)</td></tr>
<tr class="separator:gaa0b2a1ff66bccc991c783ceca1d69cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df120cd93a177ea17946a656259129e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e">ADC_SMPR1_SMP13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b2a1ff66bccc991c783ceca1d69cfd">ADC_SMPR1_SMP13_Msk</a></td></tr>
<tr class="separator:ga2df120cd93a177ea17946a656259129e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49e7444d6cf630eccfd52fb4155bd553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553">ADC_SMPR1_SMP13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9093533a0a301bae03822d9f8bfc7597">ADC_SMPR1_SMP13_Pos</a>)</td></tr>
<tr class="separator:ga49e7444d6cf630eccfd52fb4155bd553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d5ad9d8d08feaee18d1f2d8d6787a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1">ADC_SMPR1_SMP13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9093533a0a301bae03822d9f8bfc7597">ADC_SMPR1_SMP13_Pos</a>)</td></tr>
<tr class="separator:gad5d5ad9d8d08feaee18d1f2d8d6787a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4cd285d46485136deb6223377d0b17c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c">ADC_SMPR1_SMP13_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9093533a0a301bae03822d9f8bfc7597">ADC_SMPR1_SMP13_Pos</a>)</td></tr>
<tr class="separator:gac4cd285d46485136deb6223377d0b17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da550ca91822740c151e660e6725475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2da550ca91822740c151e660e6725475">ADC_SMPR1_SMP14_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2da550ca91822740c151e660e6725475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410946d711bfd8069e7eb95d6d83e832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410946d711bfd8069e7eb95d6d83e832">ADC_SMPR1_SMP14_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2da550ca91822740c151e660e6725475">ADC_SMPR1_SMP14_Pos</a>)</td></tr>
<tr class="separator:ga410946d711bfd8069e7eb95d6d83e832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1574fc02a40f22fc751073e02ebb781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781">ADC_SMPR1_SMP14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga410946d711bfd8069e7eb95d6d83e832">ADC_SMPR1_SMP14_Msk</a></td></tr>
<tr class="separator:gab1574fc02a40f22fc751073e02ebb781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9243898272b1d27018c971eecfa57f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78">ADC_SMPR1_SMP14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2da550ca91822740c151e660e6725475">ADC_SMPR1_SMP14_Pos</a>)</td></tr>
<tr class="separator:ga9243898272b1d27018c971eecfa57f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1016b8ca359247491a2a0a5d77aa1c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22">ADC_SMPR1_SMP14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2da550ca91822740c151e660e6725475">ADC_SMPR1_SMP14_Pos</a>)</td></tr>
<tr class="separator:ga1016b8ca359247491a2a0a5d77aa1c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e658a8b72bac244bf919a874690e49e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e">ADC_SMPR1_SMP14_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2da550ca91822740c151e660e6725475">ADC_SMPR1_SMP14_Pos</a>)</td></tr>
<tr class="separator:ga8e658a8b72bac244bf919a874690e49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a9dac15edbf7dbc2fa521e57cd0929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a9dac15edbf7dbc2fa521e57cd0929">ADC_SMPR1_SMP15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaf4a9dac15edbf7dbc2fa521e57cd0929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd307278f68d42fad28c9a549cee495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bd307278f68d42fad28c9a549cee495">ADC_SMPR1_SMP15_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a9dac15edbf7dbc2fa521e57cd0929">ADC_SMPR1_SMP15_Pos</a>)</td></tr>
<tr class="separator:ga2bd307278f68d42fad28c9a549cee495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae0043ad863f7710834217bc82c8ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf">ADC_SMPR1_SMP15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bd307278f68d42fad28c9a549cee495">ADC_SMPR1_SMP15_Msk</a></td></tr>
<tr class="separator:ga5ae0043ad863f7710834217bc82c8ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f8e555f5ece2ee632dd9d6c60d9584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584">ADC_SMPR1_SMP15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a9dac15edbf7dbc2fa521e57cd0929">ADC_SMPR1_SMP15_Pos</a>)</td></tr>
<tr class="separator:gac5f8e555f5ece2ee632dd9d6c60d9584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab978e10b7dcfe6c1b88dd4fef50498ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac">ADC_SMPR1_SMP15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a9dac15edbf7dbc2fa521e57cd0929">ADC_SMPR1_SMP15_Pos</a>)</td></tr>
<tr class="separator:gab978e10b7dcfe6c1b88dd4fef50498ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045285e1c5ab9ae570e37fe627b0e117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117">ADC_SMPR1_SMP15_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a9dac15edbf7dbc2fa521e57cd0929">ADC_SMPR1_SMP15_Pos</a>)</td></tr>
<tr class="separator:ga045285e1c5ab9ae570e37fe627b0e117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad299a50233bbf403f796758fbce28a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad299a50233bbf403f796758fbce28a27">ADC_SMPR1_SMP16_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gad299a50233bbf403f796758fbce28a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf22b25f0b78dab59b1f8d2e1bbceeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbf22b25f0b78dab59b1f8d2e1bbceeb">ADC_SMPR1_SMP16_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad299a50233bbf403f796758fbce28a27">ADC_SMPR1_SMP16_Pos</a>)</td></tr>
<tr class="separator:gabbf22b25f0b78dab59b1f8d2e1bbceeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2925d05347e46e9c6a970214fa76bbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec">ADC_SMPR1_SMP16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbf22b25f0b78dab59b1f8d2e1bbceeb">ADC_SMPR1_SMP16_Msk</a></td></tr>
<tr class="separator:ga2925d05347e46e9c6a970214fa76bbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a7d0ef695bd2017bcda3949f0134be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be">ADC_SMPR1_SMP16_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad299a50233bbf403f796758fbce28a27">ADC_SMPR1_SMP16_Pos</a>)</td></tr>
<tr class="separator:gae1a7d0ef695bd2017bcda3949f0134be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793ff2f46f51e1d485a9bd728687bf15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15">ADC_SMPR1_SMP16_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad299a50233bbf403f796758fbce28a27">ADC_SMPR1_SMP16_Pos</a>)</td></tr>
<tr class="separator:ga793ff2f46f51e1d485a9bd728687bf15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade321fdbf74f830e54951ccfca285686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686">ADC_SMPR1_SMP16_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad299a50233bbf403f796758fbce28a27">ADC_SMPR1_SMP16_Pos</a>)</td></tr>
<tr class="separator:gade321fdbf74f830e54951ccfca285686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f0af7a5db877331daa8770222909d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f0af7a5db877331daa8770222909d4d">ADC_SMPR1_SMP17_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga5f0af7a5db877331daa8770222909d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ca754667b1437b01fb0da560d36e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9ca754667b1437b01fb0da560d36e10">ADC_SMPR1_SMP17_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f0af7a5db877331daa8770222909d4d">ADC_SMPR1_SMP17_Pos</a>)</td></tr>
<tr class="separator:gac9ca754667b1437b01fb0da560d36e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9867370ecef7b99c32b8ecb44ad9e581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581">ADC_SMPR1_SMP17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9ca754667b1437b01fb0da560d36e10">ADC_SMPR1_SMP17_Msk</a></td></tr>
<tr class="separator:ga9867370ecef7b99c32b8ecb44ad9e581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b004d74f288cb191bfc6a327f94480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480">ADC_SMPR1_SMP17_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f0af7a5db877331daa8770222909d4d">ADC_SMPR1_SMP17_Pos</a>)</td></tr>
<tr class="separator:ga42b004d74f288cb191bfc6a327f94480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ac4c21586d6a353c208a5175906ecc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1">ADC_SMPR1_SMP17_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f0af7a5db877331daa8770222909d4d">ADC_SMPR1_SMP17_Pos</a>)</td></tr>
<tr class="separator:ga3ac4c21586d6a353c208a5175906ecc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81ceec799a7da2def4f33339bd5e273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273">ADC_SMPR1_SMP17_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f0af7a5db877331daa8770222909d4d">ADC_SMPR1_SMP17_Pos</a>)</td></tr>
<tr class="separator:gac81ceec799a7da2def4f33339bd5e273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d49003824f10f93348569e720865899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d49003824f10f93348569e720865899">ADC_SMPR1_SMP18_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga6d49003824f10f93348569e720865899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c670627d1f5c73fae79914ba1f04475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c670627d1f5c73fae79914ba1f04475">ADC_SMPR1_SMP18_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d49003824f10f93348569e720865899">ADC_SMPR1_SMP18_Pos</a>)</td></tr>
<tr class="separator:ga4c670627d1f5c73fae79914ba1f04475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3c7d84a92899d950de236fe9d14df2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3c7d84a92899d950de236fe9d14df2c">ADC_SMPR1_SMP18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c670627d1f5c73fae79914ba1f04475">ADC_SMPR1_SMP18_Msk</a></td></tr>
<tr class="separator:gac3c7d84a92899d950de236fe9d14df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6862168bb7688638764defc72120716b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6862168bb7688638764defc72120716b">ADC_SMPR1_SMP18_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d49003824f10f93348569e720865899">ADC_SMPR1_SMP18_Pos</a>)</td></tr>
<tr class="separator:ga6862168bb7688638764defc72120716b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a01c59a0a785b18235641b36735090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72a01c59a0a785b18235641b36735090">ADC_SMPR1_SMP18_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d49003824f10f93348569e720865899">ADC_SMPR1_SMP18_Pos</a>)</td></tr>
<tr class="separator:ga72a01c59a0a785b18235641b36735090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1addc9c417b4b7693768817b058059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec1addc9c417b4b7693768817b058059">ADC_SMPR1_SMP18_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d49003824f10f93348569e720865899">ADC_SMPR1_SMP18_Pos</a>)</td></tr>
<tr class="separator:gaec1addc9c417b4b7693768817b058059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8509ff53fa9599b3e2756b0029701a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8509ff53fa9599b3e2756b0029701a12">ADC_SMPR2_SMP0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8509ff53fa9599b3e2756b0029701a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46fc7c440c9969355b4fd542b9a6447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa46fc7c440c9969355b4fd542b9a6447">ADC_SMPR2_SMP0_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8509ff53fa9599b3e2756b0029701a12">ADC_SMPR2_SMP0_Pos</a>)</td></tr>
<tr class="separator:gaa46fc7c440c9969355b4fd542b9a6447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a13b3c652e5759e2d8bc7e38889bc5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa46fc7c440c9969355b4fd542b9a6447">ADC_SMPR2_SMP0_Msk</a></td></tr>
<tr class="separator:ga5a13b3c652e5759e2d8bc7e38889bc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bde59fce56980a59a3dfdb0da7ebe0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c">ADC_SMPR2_SMP0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8509ff53fa9599b3e2756b0029701a12">ADC_SMPR2_SMP0_Pos</a>)</td></tr>
<tr class="separator:ga1bde59fce56980a59a3dfdb0da7ebe0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5b6e025d8e70767914c144793b93e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6">ADC_SMPR2_SMP0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8509ff53fa9599b3e2756b0029701a12">ADC_SMPR2_SMP0_Pos</a>)</td></tr>
<tr class="separator:ga1d5b6e025d8e70767914c144793b93e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361de56c56c45834fc837df349f155dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc">ADC_SMPR2_SMP0_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8509ff53fa9599b3e2756b0029701a12">ADC_SMPR2_SMP0_Pos</a>)</td></tr>
<tr class="separator:ga361de56c56c45834fc837df349f155dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a7d6076724526beda6cb481eb3ea5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a7d6076724526beda6cb481eb3ea5e7">ADC_SMPR2_SMP1_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3a7d6076724526beda6cb481eb3ea5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b8904a2aa672a622471712507c39c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39b8904a2aa672a622471712507c39c7">ADC_SMPR2_SMP1_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a7d6076724526beda6cb481eb3ea5e7">ADC_SMPR2_SMP1_Pos</a>)</td></tr>
<tr class="separator:ga39b8904a2aa672a622471712507c39c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b85dd0b1708cdf1bf403b07ad51da36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36">ADC_SMPR2_SMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39b8904a2aa672a622471712507c39c7">ADC_SMPR2_SMP1_Msk</a></td></tr>
<tr class="separator:ga5b85dd0b1708cdf1bf403b07ad51da36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa99de1a2d2bbe8921353114d03cb7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6">ADC_SMPR2_SMP1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a7d6076724526beda6cb481eb3ea5e7">ADC_SMPR2_SMP1_Pos</a>)</td></tr>
<tr class="separator:gaaa99de1a2d2bbe8921353114d03cb7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ceb41e5e3cb6ae7da28070bc0b07d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2">ADC_SMPR2_SMP1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a7d6076724526beda6cb481eb3ea5e7">ADC_SMPR2_SMP1_Pos</a>)</td></tr>
<tr class="separator:gaf6ceb41e5e3cb6ae7da28070bc0b07d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9efc8f9488d389301c4a6f9ef4427a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a">ADC_SMPR2_SMP1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a7d6076724526beda6cb481eb3ea5e7">ADC_SMPR2_SMP1_Pos</a>)</td></tr>
<tr class="separator:ga8b9efc8f9488d389301c4a6f9ef4427a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3716b7531126383d5f4f26c55b17a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3716b7531126383d5f4f26c55b17a0">ADC_SMPR2_SMP2_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8f3716b7531126383d5f4f26c55b17a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47f3ef6dad5ad4ab6a70f7256cce7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf47f3ef6dad5ad4ab6a70f7256cce7bf">ADC_SMPR2_SMP2_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3716b7531126383d5f4f26c55b17a0">ADC_SMPR2_SMP2_Pos</a>)</td></tr>
<tr class="separator:gaf47f3ef6dad5ad4ab6a70f7256cce7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea6e1e298372596bcdcdf93e763b3683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683">ADC_SMPR2_SMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf47f3ef6dad5ad4ab6a70f7256cce7bf">ADC_SMPR2_SMP2_Msk</a></td></tr>
<tr class="separator:gaea6e1e298372596bcdcdf93e763b3683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018">ADC_SMPR2_SMP2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3716b7531126383d5f4f26c55b17a0">ADC_SMPR2_SMP2_Pos</a>)</td></tr>
<tr class="separator:ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83fe79e3e10b689a209dc5a724f89199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199">ADC_SMPR2_SMP2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3716b7531126383d5f4f26c55b17a0">ADC_SMPR2_SMP2_Pos</a>)</td></tr>
<tr class="separator:ga83fe79e3e10b689a209dc5a724f89199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad580d376e0a0bcb34183a6d6735b3122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122">ADC_SMPR2_SMP2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3716b7531126383d5f4f26c55b17a0">ADC_SMPR2_SMP2_Pos</a>)</td></tr>
<tr class="separator:gad580d376e0a0bcb34183a6d6735b3122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46bbf950a5d9f629a48b7f9faebbcc55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46bbf950a5d9f629a48b7f9faebbcc55">ADC_SMPR2_SMP3_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga46bbf950a5d9f629a48b7f9faebbcc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305cad42f0aae469c0f63a79de6bbf2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga305cad42f0aae469c0f63a79de6bbf2a">ADC_SMPR2_SMP3_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46bbf950a5d9f629a48b7f9faebbcc55">ADC_SMPR2_SMP3_Pos</a>)</td></tr>
<tr class="separator:ga305cad42f0aae469c0f63a79de6bbf2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081c3d61e5311a11cb046d56630e1fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0">ADC_SMPR2_SMP3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga305cad42f0aae469c0f63a79de6bbf2a">ADC_SMPR2_SMP3_Msk</a></td></tr>
<tr class="separator:ga081c3d61e5311a11cb046d56630e1fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1679a42f67ca4b9b9496dd6000fec01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01">ADC_SMPR2_SMP3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46bbf950a5d9f629a48b7f9faebbcc55">ADC_SMPR2_SMP3_Pos</a>)</td></tr>
<tr class="separator:gaa1679a42f67ca4b9b9496dd6000fec01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf92b0a67dcec9b3c325d58e7e517b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0">ADC_SMPR2_SMP3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46bbf950a5d9f629a48b7f9faebbcc55">ADC_SMPR2_SMP3_Pos</a>)</td></tr>
<tr class="separator:ga1bf92b0a67dcec9b3c325d58e7e517b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40682268fa8534bd369eb64a329bdf46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46">ADC_SMPR2_SMP3_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46bbf950a5d9f629a48b7f9faebbcc55">ADC_SMPR2_SMP3_Pos</a>)</td></tr>
<tr class="separator:ga40682268fa8534bd369eb64a329bdf46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8fe44c9dc72211b7255b4355462f680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8fe44c9dc72211b7255b4355462f680">ADC_SMPR2_SMP4_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad8fe44c9dc72211b7255b4355462f680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41d006fba68f1e84ff3bd0ec21f61233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41d006fba68f1e84ff3bd0ec21f61233">ADC_SMPR2_SMP4_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad8fe44c9dc72211b7255b4355462f680">ADC_SMPR2_SMP4_Pos</a>)</td></tr>
<tr class="separator:ga41d006fba68f1e84ff3bd0ec21f61233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab838fcf0aace87b2163b96d208bb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64">ADC_SMPR2_SMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41d006fba68f1e84ff3bd0ec21f61233">ADC_SMPR2_SMP4_Msk</a></td></tr>
<tr class="separator:gaeab838fcf0aace87b2163b96d208bb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4123bce64dc4f1831f992b09d6db4f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2">ADC_SMPR2_SMP4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad8fe44c9dc72211b7255b4355462f680">ADC_SMPR2_SMP4_Pos</a>)</td></tr>
<tr class="separator:gae4123bce64dc4f1831f992b09d6db4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3edf57b459804d17d5a588dd446c763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763">ADC_SMPR2_SMP4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad8fe44c9dc72211b7255b4355462f680">ADC_SMPR2_SMP4_Pos</a>)</td></tr>
<tr class="separator:gad3edf57b459804d17d5a588dd446c763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a2fd74311c4ffcaed4a8d1a3be2245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245">ADC_SMPR2_SMP4_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad8fe44c9dc72211b7255b4355462f680">ADC_SMPR2_SMP4_Pos</a>)</td></tr>
<tr class="separator:gac2a2fd74311c4ffcaed4a8d1a3be2245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdd88f74dea228c26eeb5bcbd9513012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdd88f74dea228c26eeb5bcbd9513012">ADC_SMPR2_SMP5_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gafdd88f74dea228c26eeb5bcbd9513012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8b4a18f347d72459aa84fd6a2629a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b8b4a18f347d72459aa84fd6a2629a8">ADC_SMPR2_SMP5_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdd88f74dea228c26eeb5bcbd9513012">ADC_SMPR2_SMP5_Pos</a>)</td></tr>
<tr class="separator:ga9b8b4a18f347d72459aa84fd6a2629a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9500281fa740994b9cfa6a7df8227849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849">ADC_SMPR2_SMP5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b8b4a18f347d72459aa84fd6a2629a8">ADC_SMPR2_SMP5_Msk</a></td></tr>
<tr class="separator:ga9500281fa740994b9cfa6a7df8227849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc">ADC_SMPR2_SMP5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdd88f74dea228c26eeb5bcbd9513012">ADC_SMPR2_SMP5_Pos</a>)</td></tr>
<tr class="separator:ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4de4f6c62646be62d0710dc46eb5e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88">ADC_SMPR2_SMP5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdd88f74dea228c26eeb5bcbd9513012">ADC_SMPR2_SMP5_Pos</a>)</td></tr>
<tr class="separator:gab4de4f6c62646be62d0710dc46eb5e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c19081d82f2c6478c6aefc207778e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e">ADC_SMPR2_SMP5_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdd88f74dea228c26eeb5bcbd9513012">ADC_SMPR2_SMP5_Pos</a>)</td></tr>
<tr class="separator:ga6c19081d82f2c6478c6aefc207778e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ad6181795d9407c499d6c5d87c7056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7ad6181795d9407c499d6c5d87c7056">ADC_SMPR2_SMP6_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac7ad6181795d9407c499d6c5d87c7056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63b337299939afb7336f2579bd3a727c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63b337299939afb7336f2579bd3a727c">ADC_SMPR2_SMP6_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac7ad6181795d9407c499d6c5d87c7056">ADC_SMPR2_SMP6_Pos</a>)</td></tr>
<tr class="separator:ga63b337299939afb7336f2579bd3a727c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64cd99c27d07298913541dbdc31aa8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae">ADC_SMPR2_SMP6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63b337299939afb7336f2579bd3a727c">ADC_SMPR2_SMP6_Msk</a></td></tr>
<tr class="separator:ga64cd99c27d07298913541dbdc31aa8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbebc0a7f368e5846408d768603d9b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44">ADC_SMPR2_SMP6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac7ad6181795d9407c499d6c5d87c7056">ADC_SMPR2_SMP6_Pos</a>)</td></tr>
<tr class="separator:gadbebc0a7f368e5846408d768603d9b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f59166864f7cd0a5e8e6b4450e72d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3">ADC_SMPR2_SMP6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac7ad6181795d9407c499d6c5d87c7056">ADC_SMPR2_SMP6_Pos</a>)</td></tr>
<tr class="separator:ga27f59166864f7cd0a5e8e6b4450e72d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4139fac7e8ba3e604e35ba906880f909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909">ADC_SMPR2_SMP6_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac7ad6181795d9407c499d6c5d87c7056">ADC_SMPR2_SMP6_Pos</a>)</td></tr>
<tr class="separator:ga4139fac7e8ba3e604e35ba906880f909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb68d22ee2b8a9a6238d08b3c5f0417c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb68d22ee2b8a9a6238d08b3c5f0417c">ADC_SMPR2_SMP7_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaeb68d22ee2b8a9a6238d08b3c5f0417c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f8b7b73b7ac647dd48d114f683afc55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f8b7b73b7ac647dd48d114f683afc55">ADC_SMPR2_SMP7_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb68d22ee2b8a9a6238d08b3c5f0417c">ADC_SMPR2_SMP7_Pos</a>)</td></tr>
<tr class="separator:ga8f8b7b73b7ac647dd48d114f683afc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec6ee971fc8b2d1890858df94a5c500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500">ADC_SMPR2_SMP7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f8b7b73b7ac647dd48d114f683afc55">ADC_SMPR2_SMP7_Msk</a></td></tr>
<tr class="separator:ga6ec6ee971fc8b2d1890858df94a5c500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f30003c59ab6c232d73aa446c77651a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a">ADC_SMPR2_SMP7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb68d22ee2b8a9a6238d08b3c5f0417c">ADC_SMPR2_SMP7_Pos</a>)</td></tr>
<tr class="separator:ga6f30003c59ab6c232d73aa446c77651a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c8708fc97082257b43fa4534c721068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068">ADC_SMPR2_SMP7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb68d22ee2b8a9a6238d08b3c5f0417c">ADC_SMPR2_SMP7_Pos</a>)</td></tr>
<tr class="separator:ga0c8708fc97082257b43fa4534c721068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e42897bdc25951a73bac060a7a065ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca">ADC_SMPR2_SMP7_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb68d22ee2b8a9a6238d08b3c5f0417c">ADC_SMPR2_SMP7_Pos</a>)</td></tr>
<tr class="separator:ga2e42897bdc25951a73bac060a7a065ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45620208290dbe572341227dd291c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab45620208290dbe572341227dd291c5d">ADC_SMPR2_SMP8_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gab45620208290dbe572341227dd291c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0390786a9cb491305c18fe615acfd13f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0390786a9cb491305c18fe615acfd13f">ADC_SMPR2_SMP8_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab45620208290dbe572341227dd291c5d">ADC_SMPR2_SMP8_Pos</a>)</td></tr>
<tr class="separator:ga0390786a9cb491305c18fe615acfd13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0695c289e658b772070a7f29797e9cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3">ADC_SMPR2_SMP8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0390786a9cb491305c18fe615acfd13f">ADC_SMPR2_SMP8_Msk</a></td></tr>
<tr class="separator:ga0695c289e658b772070a7f29797e9cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f1d2290107eda2dfee33810779b0f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6">ADC_SMPR2_SMP8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab45620208290dbe572341227dd291c5d">ADC_SMPR2_SMP8_Pos</a>)</td></tr>
<tr class="separator:gab5f1d2290107eda2dfee33810779b0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9ce9d71f989bad0ed686caf4dd5250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250">ADC_SMPR2_SMP8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab45620208290dbe572341227dd291c5d">ADC_SMPR2_SMP8_Pos</a>)</td></tr>
<tr class="separator:gabb9ce9d71f989bad0ed686caf4dd5250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3756c6141f55c60da0bcd4d599e7d60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d">ADC_SMPR2_SMP8_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab45620208290dbe572341227dd291c5d">ADC_SMPR2_SMP8_Pos</a>)</td></tr>
<tr class="separator:ga3756c6141f55c60da0bcd4d599e7d60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39bc8143f781965172d5e6e023529abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39bc8143f781965172d5e6e023529abc">ADC_SMPR2_SMP9_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga39bc8143f781965172d5e6e023529abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b124d3d088448db3cd97db242b125cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b124d3d088448db3cd97db242b125cf">ADC_SMPR2_SMP9_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga39bc8143f781965172d5e6e023529abc">ADC_SMPR2_SMP9_Pos</a>)</td></tr>
<tr class="separator:ga1b124d3d088448db3cd97db242b125cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5348f83daaa38060702d7b9cfe2e4005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005">ADC_SMPR2_SMP9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b124d3d088448db3cd97db242b125cf">ADC_SMPR2_SMP9_Msk</a></td></tr>
<tr class="separator:ga5348f83daaa38060702d7b9cfe2e4005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892f18c89fbaafc74b7d67db74b41423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423">ADC_SMPR2_SMP9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga39bc8143f781965172d5e6e023529abc">ADC_SMPR2_SMP9_Pos</a>)</td></tr>
<tr class="separator:ga892f18c89fbaafc74b7d67db74b41423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6949e61c5845a7ff2331b64cb579bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc">ADC_SMPR2_SMP9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga39bc8143f781965172d5e6e023529abc">ADC_SMPR2_SMP9_Pos</a>)</td></tr>
<tr class="separator:ga3a6949e61c5845a7ff2331b64cb579bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070135017850599b1e19766c6aa31cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1">ADC_SMPR2_SMP9_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga39bc8143f781965172d5e6e023529abc">ADC_SMPR2_SMP9_Pos</a>)</td></tr>
<tr class="separator:ga070135017850599b1e19766c6aa31cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593196324c441869e2b7629db926aafd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga593196324c441869e2b7629db926aafd">ADC_JOFR1_JOFFSET1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga593196324c441869e2b7629db926aafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aeb01e5e14a55e3de62770ff3b3d0fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb01e5e14a55e3de62770ff3b3d0fd">ADC_JOFR1_JOFFSET1_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga593196324c441869e2b7629db926aafd">ADC_JOFR1_JOFFSET1_Pos</a>)</td></tr>
<tr class="separator:ga4aeb01e5e14a55e3de62770ff3b3d0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad76f97130b391455094605a6c803026c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb01e5e14a55e3de62770ff3b3d0fd">ADC_JOFR1_JOFFSET1_Msk</a></td></tr>
<tr class="separator:gad76f97130b391455094605a6c803026c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e0dc116f3623901fdda1e743838334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15e0dc116f3623901fdda1e743838334">ADC_JOFR2_JOFFSET2_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga15e0dc116f3623901fdda1e743838334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ef3d2ed0de640e567ecefb4c902df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21ef3d2ed0de640e567ecefb4c902df4">ADC_JOFR2_JOFFSET2_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15e0dc116f3623901fdda1e743838334">ADC_JOFR2_JOFFSET2_Pos</a>)</td></tr>
<tr class="separator:ga21ef3d2ed0de640e567ecefb4c902df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b15a9e9ce10303e233059c1de6d956c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c">ADC_JOFR2_JOFFSET2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21ef3d2ed0de640e567ecefb4c902df4">ADC_JOFR2_JOFFSET2_Msk</a></td></tr>
<tr class="separator:ga1b15a9e9ce10303e233059c1de6d956c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad339e95766c1c4dd3ec3ef2fa5856f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad339e95766c1c4dd3ec3ef2fa5856f8b">ADC_JOFR3_JOFFSET3_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad339e95766c1c4dd3ec3ef2fa5856f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e742777e82d2e3a58f789f7785fa530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e742777e82d2e3a58f789f7785fa530">ADC_JOFR3_JOFFSET3_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad339e95766c1c4dd3ec3ef2fa5856f8b">ADC_JOFR3_JOFFSET3_Pos</a>)</td></tr>
<tr class="separator:ga8e742777e82d2e3a58f789f7785fa530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga743e4c3a7cefc1a193146e77791c3985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985">ADC_JOFR3_JOFFSET3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e742777e82d2e3a58f789f7785fa530">ADC_JOFR3_JOFFSET3_Msk</a></td></tr>
<tr class="separator:ga743e4c3a7cefc1a193146e77791c3985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb1f1ccebbb9c41f3b6bae1f8c587618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb1f1ccebbb9c41f3b6bae1f8c587618">ADC_JOFR4_JOFFSET4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeb1f1ccebbb9c41f3b6bae1f8c587618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983eba37929e630bc6bec3c1ab411db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983eba37929e630bc6bec3c1ab411db5">ADC_JOFR4_JOFFSET4_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb1f1ccebbb9c41f3b6bae1f8c587618">ADC_JOFR4_JOFFSET4_Pos</a>)</td></tr>
<tr class="separator:ga983eba37929e630bc6bec3c1ab411db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0937f2f6a64bd6b7531ad553471b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d">ADC_JOFR4_JOFFSET4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga983eba37929e630bc6bec3c1ab411db5">ADC_JOFR4_JOFFSET4_Msk</a></td></tr>
<tr class="separator:gada0937f2f6a64bd6b7531ad553471b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a635538ea4e4daa6b302e0d2d5c0932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a635538ea4e4daa6b302e0d2d5c0932">ADC_HTR_HT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4a635538ea4e4daa6b302e0d2d5c0932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9097907041c9d3893ab46b359ade4b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9097907041c9d3893ab46b359ade4b00">ADC_HTR_HT_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a635538ea4e4daa6b302e0d2d5c0932">ADC_HTR_HT_Pos</a>)</td></tr>
<tr class="separator:ga9097907041c9d3893ab46b359ade4b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad685f031174465e636ef75a5bd7b637d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9097907041c9d3893ab46b359ade4b00">ADC_HTR_HT_Msk</a></td></tr>
<tr class="separator:gad685f031174465e636ef75a5bd7b637d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga309e0c5c17cfe008132dbc95924ba0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga309e0c5c17cfe008132dbc95924ba0cd">ADC_LTR_LT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga309e0c5c17cfe008132dbc95924ba0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c59cf6098c3ba86d00ff2eabbee680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1c59cf6098c3ba86d00ff2eabbee680">ADC_LTR_LT_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga309e0c5c17cfe008132dbc95924ba0cd">ADC_LTR_LT_Pos</a>)</td></tr>
<tr class="separator:gad1c59cf6098c3ba86d00ff2eabbee680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ac18b970378acf726f04ae68232c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1c59cf6098c3ba86d00ff2eabbee680">ADC_LTR_LT_Msk</a></td></tr>
<tr class="separator:gac7ac18b970378acf726f04ae68232c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881b03d9be116c006dab51c6c46aee4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga881b03d9be116c006dab51c6c46aee4e">ADC_SQR1_SQ13_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga881b03d9be116c006dab51c6c46aee4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e9c7dc59718bbfbf1a3db4eba22f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08e9c7dc59718bbfbf1a3db4eba22f86">ADC_SQR1_SQ13_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga881b03d9be116c006dab51c6c46aee4e">ADC_SQR1_SQ13_Pos</a>)</td></tr>
<tr class="separator:ga08e9c7dc59718bbfbf1a3db4eba22f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae1998c0dd11275958e7347a92852fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc">ADC_SQR1_SQ13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08e9c7dc59718bbfbf1a3db4eba22f86">ADC_SQR1_SQ13_Msk</a></td></tr>
<tr class="separator:ga1ae1998c0dd11275958e7347a92852fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d24ddd458198e7731d5abf9d15fc08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08">ADC_SQR1_SQ13_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga881b03d9be116c006dab51c6c46aee4e">ADC_SQR1_SQ13_Pos</a>)</td></tr>
<tr class="separator:ga40d24ddd458198e7731d5abf9d15fc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccdca8b0f3cab9f62ae2ffbb9c30546f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f">ADC_SQR1_SQ13_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga881b03d9be116c006dab51c6c46aee4e">ADC_SQR1_SQ13_Pos</a>)</td></tr>
<tr class="separator:gaccdca8b0f3cab9f62ae2ffbb9c30546f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e8723bfdc43da0b86e40a49b78c9ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad">ADC_SQR1_SQ13_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga881b03d9be116c006dab51c6c46aee4e">ADC_SQR1_SQ13_Pos</a>)</td></tr>
<tr class="separator:ga37e8723bfdc43da0b86e40a49b78c9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412374f7ce1f62ee187c819391898778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778">ADC_SQR1_SQ13_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga881b03d9be116c006dab51c6c46aee4e">ADC_SQR1_SQ13_Pos</a>)</td></tr>
<tr class="separator:ga412374f7ce1f62ee187c819391898778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ca5e303f844f512c9a9cb5df9a1028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028">ADC_SQR1_SQ13_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga881b03d9be116c006dab51c6c46aee4e">ADC_SQR1_SQ13_Pos</a>)</td></tr>
<tr class="separator:ga05ca5e303f844f512c9a9cb5df9a1028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca511d19962e09ad2294844874a00de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca511d19962e09ad2294844874a00de">ADC_SQR1_SQ14_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga6ca511d19962e09ad2294844874a00de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16eaf610307245433e59aee05bfe254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac16eaf610307245433e59aee05bfe254">ADC_SQR1_SQ14_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca511d19962e09ad2294844874a00de">ADC_SQR1_SQ14_Pos</a>)</td></tr>
<tr class="separator:gac16eaf610307245433e59aee05bfe254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0251199146cb3d0d2c1c0608fbca585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585">ADC_SQR1_SQ14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac16eaf610307245433e59aee05bfe254">ADC_SQR1_SQ14_Msk</a></td></tr>
<tr class="separator:gab0251199146cb3d0d2c1c0608fbca585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde3a6d9e94aa1c2399e335911fd6212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212">ADC_SQR1_SQ14_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca511d19962e09ad2294844874a00de">ADC_SQR1_SQ14_Pos</a>)</td></tr>
<tr class="separator:gacde3a6d9e94aa1c2399e335911fd6212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4">ADC_SQR1_SQ14_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca511d19962e09ad2294844874a00de">ADC_SQR1_SQ14_Pos</a>)</td></tr>
<tr class="separator:ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea616e444521cd58c5d8d574c47ccf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0">ADC_SQR1_SQ14_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca511d19962e09ad2294844874a00de">ADC_SQR1_SQ14_Pos</a>)</td></tr>
<tr class="separator:gaeea616e444521cd58c5d8d574c47ccf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0c9439633fb5c67c8f2138c9d2efae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae">ADC_SQR1_SQ14_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca511d19962e09ad2294844874a00de">ADC_SQR1_SQ14_Pos</a>)</td></tr>
<tr class="separator:ga0e0c9439633fb5c67c8f2138c9d2efae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea22b4dd0fbb26d2a0babbc483778b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e">ADC_SQR1_SQ14_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca511d19962e09ad2294844874a00de">ADC_SQR1_SQ14_Pos</a>)</td></tr>
<tr class="separator:gaea22b4dd0fbb26d2a0babbc483778b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21eb97eeceffa9eb2cd4aea37af8b13f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21eb97eeceffa9eb2cd4aea37af8b13f">ADC_SQR1_SQ15_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga21eb97eeceffa9eb2cd4aea37af8b13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dcdc56b5476a5cbed60e74735574831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dcdc56b5476a5cbed60e74735574831">ADC_SQR1_SQ15_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21eb97eeceffa9eb2cd4aea37af8b13f">ADC_SQR1_SQ15_Pos</a>)</td></tr>
<tr class="separator:ga2dcdc56b5476a5cbed60e74735574831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23222c591c6d926f7a741bc9346f1d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f">ADC_SQR1_SQ15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dcdc56b5476a5cbed60e74735574831">ADC_SQR1_SQ15_Msk</a></td></tr>
<tr class="separator:ga23222c591c6d926f7a741bc9346f1d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbfbc70f67ce1d8f227e17a7f19c123b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b">ADC_SQR1_SQ15_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21eb97eeceffa9eb2cd4aea37af8b13f">ADC_SQR1_SQ15_Pos</a>)</td></tr>
<tr class="separator:gacbfbc70f67ce1d8f227e17a7f19c123b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00e343ff0dd8f1f29e897148e3e070a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a">ADC_SQR1_SQ15_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21eb97eeceffa9eb2cd4aea37af8b13f">ADC_SQR1_SQ15_Pos</a>)</td></tr>
<tr class="separator:gac00e343ff0dd8f1f29e897148e3e070a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab63443b0c5a2eca60a8c9714f6f31c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03">ADC_SQR1_SQ15_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21eb97eeceffa9eb2cd4aea37af8b13f">ADC_SQR1_SQ15_Pos</a>)</td></tr>
<tr class="separator:gab63443b0c5a2eca60a8c9714f6f31c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf676d45ba227a2dc641b2afadfa7852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852">ADC_SQR1_SQ15_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21eb97eeceffa9eb2cd4aea37af8b13f">ADC_SQR1_SQ15_Pos</a>)</td></tr>
<tr class="separator:gadf676d45ba227a2dc641b2afadfa7852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dbc07d0904f60abcc15827ccab1a8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2">ADC_SQR1_SQ15_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21eb97eeceffa9eb2cd4aea37af8b13f">ADC_SQR1_SQ15_Pos</a>)</td></tr>
<tr class="separator:ga7dbc07d0904f60abcc15827ccab1a8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga175666e476ceceebaa0f3267aeb6ea09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga175666e476ceceebaa0f3267aeb6ea09">ADC_SQR1_SQ16_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga175666e476ceceebaa0f3267aeb6ea09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabddb795f3c7a42aba72d3961e19cc7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddb795f3c7a42aba72d3961e19cc7fc">ADC_SQR1_SQ16_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga175666e476ceceebaa0f3267aeb6ea09">ADC_SQR1_SQ16_Pos</a>)</td></tr>
<tr class="separator:gabddb795f3c7a42aba72d3961e19cc7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafecb33099669a080cede6ce0236389e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7">ADC_SQR1_SQ16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabddb795f3c7a42aba72d3961e19cc7fc">ADC_SQR1_SQ16_Msk</a></td></tr>
<tr class="separator:gafecb33099669a080cede6ce0236389e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3404d0bf04b8561bf93455d968b77ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9">ADC_SQR1_SQ16_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga175666e476ceceebaa0f3267aeb6ea09">ADC_SQR1_SQ16_Pos</a>)</td></tr>
<tr class="separator:ga3404d0bf04b8561bf93455d968b77ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea6af777051f14be5cf166dd4ae69d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1">ADC_SQR1_SQ16_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga175666e476ceceebaa0f3267aeb6ea09">ADC_SQR1_SQ16_Pos</a>)</td></tr>
<tr class="separator:ga7ea6af777051f14be5cf166dd4ae69d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf59e4a113346ac3daf6829c3321444f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5">ADC_SQR1_SQ16_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga175666e476ceceebaa0f3267aeb6ea09">ADC_SQR1_SQ16_Pos</a>)</td></tr>
<tr class="separator:gaf59e4a113346ac3daf6829c3321444f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6052517e5fcab3f58c42b59fb3ffee55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55">ADC_SQR1_SQ16_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga175666e476ceceebaa0f3267aeb6ea09">ADC_SQR1_SQ16_Pos</a>)</td></tr>
<tr class="separator:ga6052517e5fcab3f58c42b59fb3ffee55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af851b5898b4421958e7a100602c8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd">ADC_SQR1_SQ16_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga175666e476ceceebaa0f3267aeb6ea09">ADC_SQR1_SQ16_Pos</a>)</td></tr>
<tr class="separator:ga7af851b5898b4421958e7a100602c8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58db108cdbc75716bedb45ba9fabe727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58db108cdbc75716bedb45ba9fabe727">ADC_SQR1_L_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga58db108cdbc75716bedb45ba9fabe727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11490606e7ecc26985deed271f7ff57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57">ADC_SQR1_L_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58db108cdbc75716bedb45ba9fabe727">ADC_SQR1_L_Pos</a>)</td></tr>
<tr class="separator:gac11490606e7ecc26985deed271f7ff57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57">ADC_SQR1_L_Msk</a></td></tr>
<tr class="separator:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ec56fbf232492ec12c954e27d03c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58db108cdbc75716bedb45ba9fabe727">ADC_SQR1_L_Pos</a>)</td></tr>
<tr class="separator:ga00ec56fbf232492ec12c954e27d03c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52708c6570da08c295603e5b52461ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58db108cdbc75716bedb45ba9fabe727">ADC_SQR1_L_Pos</a>)</td></tr>
<tr class="separator:ga52708c6570da08c295603e5b52461ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b914eeb128157c4acf6f6b9a4be5558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58db108cdbc75716bedb45ba9fabe727">ADC_SQR1_L_Pos</a>)</td></tr>
<tr class="separator:ga8b914eeb128157c4acf6f6b9a4be5558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffdd34daa55da53d18055417ae895c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58db108cdbc75716bedb45ba9fabe727">ADC_SQR1_L_Pos</a>)</td></tr>
<tr class="separator:gaffdd34daa55da53d18055417ae895c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589d869844063982a6fc59daa2d49aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga589d869844063982a6fc59daa2d49aee">ADC_SQR2_SQ7_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga589d869844063982a6fc59daa2d49aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee89c65015de91a4fc92b922bcef81fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe">ADC_SQR2_SQ7_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga589d869844063982a6fc59daa2d49aee">ADC_SQR2_SQ7_Pos</a>)</td></tr>
<tr class="separator:gaee89c65015de91a4fc92b922bcef81fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f66f702fc124040956117f20ef8df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe">ADC_SQR2_SQ7_Msk</a></td></tr>
<tr class="separator:gaa9f66f702fc124040956117f20ef8df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12bbc822c10582a80f7e20a11038ce96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96">ADC_SQR2_SQ7_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga589d869844063982a6fc59daa2d49aee">ADC_SQR2_SQ7_Pos</a>)</td></tr>
<tr class="separator:ga12bbc822c10582a80f7e20a11038ce96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0d7daf3b6db6ff4fa382495f6127c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6">ADC_SQR2_SQ7_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga589d869844063982a6fc59daa2d49aee">ADC_SQR2_SQ7_Pos</a>)</td></tr>
<tr class="separator:ga3d0d7daf3b6db6ff4fa382495f6127c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74bda24f18a95261661a944cecf45a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52">ADC_SQR2_SQ7_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga589d869844063982a6fc59daa2d49aee">ADC_SQR2_SQ7_Pos</a>)</td></tr>
<tr class="separator:ga74bda24f18a95261661a944cecf45a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2697675d008dda4e6a4905fc0f8d22af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af">ADC_SQR2_SQ7_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga589d869844063982a6fc59daa2d49aee">ADC_SQR2_SQ7_Pos</a>)</td></tr>
<tr class="separator:ga2697675d008dda4e6a4905fc0f8d22af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c46dd0f30ef85094ca0cde2e8c00dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac">ADC_SQR2_SQ7_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga589d869844063982a6fc59daa2d49aee">ADC_SQR2_SQ7_Pos</a>)</td></tr>
<tr class="separator:ga2c46dd0f30ef85094ca0cde2e8c00dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab83e34058c7c593c58b4fc8f7d27084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab83e34058c7c593c58b4fc8f7d27084">ADC_SQR2_SQ8_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaab83e34058c7c593c58b4fc8f7d27084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9152be162b9262d76b7a59b4c0f25956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956">ADC_SQR2_SQ8_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab83e34058c7c593c58b4fc8f7d27084">ADC_SQR2_SQ8_Pos</a>)</td></tr>
<tr class="separator:ga9152be162b9262d76b7a59b4c0f25956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308ec58a8d20dcb3a348c30c332a0a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956">ADC_SQR2_SQ8_Msk</a></td></tr>
<tr class="separator:ga308ec58a8d20dcb3a348c30c332a0a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga858717a28d6c26612ad4ced46863ba13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13">ADC_SQR2_SQ8_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab83e34058c7c593c58b4fc8f7d27084">ADC_SQR2_SQ8_Pos</a>)</td></tr>
<tr class="separator:ga858717a28d6c26612ad4ced46863ba13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d06168a43b4845409f2fb9193ee474a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a">ADC_SQR2_SQ8_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab83e34058c7c593c58b4fc8f7d27084">ADC_SQR2_SQ8_Pos</a>)</td></tr>
<tr class="separator:ga2d06168a43b4845409f2fb9193ee474a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5eaea65d6719a8199639ec30bb8a07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b">ADC_SQR2_SQ8_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab83e34058c7c593c58b4fc8f7d27084">ADC_SQR2_SQ8_Pos</a>)</td></tr>
<tr class="separator:gaa5eaea65d6719a8199639ec30bb8a07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e22da18926dd107adc69282a445412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412">ADC_SQR2_SQ8_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab83e34058c7c593c58b4fc8f7d27084">ADC_SQR2_SQ8_Pos</a>)</td></tr>
<tr class="separator:ga23e22da18926dd107adc69282a445412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadd092f31f37bb129065be175673c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63">ADC_SQR2_SQ8_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab83e34058c7c593c58b4fc8f7d27084">ADC_SQR2_SQ8_Pos</a>)</td></tr>
<tr class="separator:gacadd092f31f37bb129065be175673c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8585b815abcb076901d4f1a4c8d6c80b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8585b815abcb076901d4f1a4c8d6c80b">ADC_SQR2_SQ9_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga8585b815abcb076901d4f1a4c8d6c80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03bc5dff92603b8e5dfe5ac87552f40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a">ADC_SQR2_SQ9_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8585b815abcb076901d4f1a4c8d6c80b">ADC_SQR2_SQ9_Pos</a>)</td></tr>
<tr class="separator:ga03bc5dff92603b8e5dfe5ac87552f40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d91ecfc3d40cc6b1960544e526eb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a">ADC_SQR2_SQ9_Msk</a></td></tr>
<tr class="separator:gaf5d91ecfc3d40cc6b1960544e526eb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace032949b436d9af8a20ea10a349d55b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b">ADC_SQR2_SQ9_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8585b815abcb076901d4f1a4c8d6c80b">ADC_SQR2_SQ9_Pos</a>)</td></tr>
<tr class="separator:gace032949b436d9af8a20ea10a349d55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf43f1c5de0e73d6159fabc3681b891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891">ADC_SQR2_SQ9_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8585b815abcb076901d4f1a4c8d6c80b">ADC_SQR2_SQ9_Pos</a>)</td></tr>
<tr class="separator:ga5cf43f1c5de0e73d6159fabc3681b891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3389c07a9de242151ffa434908fee39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d">ADC_SQR2_SQ9_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8585b815abcb076901d4f1a4c8d6c80b">ADC_SQR2_SQ9_Pos</a>)</td></tr>
<tr class="separator:ga3389c07a9de242151ffa434908fee39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f30540b9f2d33640ea7d9652dc3c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71">ADC_SQR2_SQ9_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8585b815abcb076901d4f1a4c8d6c80b">ADC_SQR2_SQ9_Pos</a>)</td></tr>
<tr class="separator:ga13f30540b9f2d33640ea7d9652dc3c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910e5bda9852d49117b76b0d9f420ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2">ADC_SQR2_SQ9_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8585b815abcb076901d4f1a4c8d6c80b">ADC_SQR2_SQ9_Pos</a>)</td></tr>
<tr class="separator:ga910e5bda9852d49117b76b0d9f420ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d10816801feffec06a224ee726a97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d10816801feffec06a224ee726a97e">ADC_SQR2_SQ10_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga48d10816801feffec06a224ee726a97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a438cb8cfa6116018759eca4d2c2fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a438cb8cfa6116018759eca4d2c2fbb">ADC_SQR2_SQ10_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48d10816801feffec06a224ee726a97e">ADC_SQR2_SQ10_Pos</a>)</td></tr>
<tr class="separator:ga8a438cb8cfa6116018759eca4d2c2fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e474b65f217ac21137b1d3f3cbb6bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb">ADC_SQR2_SQ10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a438cb8cfa6116018759eca4d2c2fbb">ADC_SQR2_SQ10_Msk</a></td></tr>
<tr class="separator:ga22e474b65f217ac21137b1d3f3cbb6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a36056dbfce703d22387432ac12262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262">ADC_SQR2_SQ10_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48d10816801feffec06a224ee726a97e">ADC_SQR2_SQ10_Pos</a>)</td></tr>
<tr class="separator:gab5a36056dbfce703d22387432ac12262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a1de734fe67156af26edf3b8a61044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044">ADC_SQR2_SQ10_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48d10816801feffec06a224ee726a97e">ADC_SQR2_SQ10_Pos</a>)</td></tr>
<tr class="separator:ga09a1de734fe67156af26edf3b8a61044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1d6ad0a40e7171d40a964b361d1eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9">ADC_SQR2_SQ10_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48d10816801feffec06a224ee726a97e">ADC_SQR2_SQ10_Pos</a>)</td></tr>
<tr class="separator:ga3b1d6ad0a40e7171d40a964b361d1eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d63e60eabad897aa9b19dbe56da71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e">ADC_SQR2_SQ10_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48d10816801feffec06a224ee726a97e">ADC_SQR2_SQ10_Pos</a>)</td></tr>
<tr class="separator:ga24d63e60eabad897aa9b19dbe56da71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df899f74116e6cb3205af2767840cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb">ADC_SQR2_SQ10_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48d10816801feffec06a224ee726a97e">ADC_SQR2_SQ10_Pos</a>)</td></tr>
<tr class="separator:ga7df899f74116e6cb3205af2767840cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6148bba86967003cb581b42e6eaa29e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6148bba86967003cb581b42e6eaa29e5">ADC_SQR2_SQ11_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga6148bba86967003cb581b42e6eaa29e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f72a350259ac99fdcda7a97eb6fe2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f72a350259ac99fdcda7a97eb6fe2a8">ADC_SQR2_SQ11_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6148bba86967003cb581b42e6eaa29e5">ADC_SQR2_SQ11_Pos</a>)</td></tr>
<tr class="separator:ga0f72a350259ac99fdcda7a97eb6fe2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf491b9c1542fb0d0b83fc96166362e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e">ADC_SQR2_SQ11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f72a350259ac99fdcda7a97eb6fe2a8">ADC_SQR2_SQ11_Msk</a></td></tr>
<tr class="separator:ga7bf491b9c1542fb0d0b83fc96166362e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc91fec2ef468c5d39d19beda9ecd3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e">ADC_SQR2_SQ11_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6148bba86967003cb581b42e6eaa29e5">ADC_SQR2_SQ11_Pos</a>)</td></tr>
<tr class="separator:ga5bc91fec2ef468c5d39d19beda9ecd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e142789d2bd0584480e923754544ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5">ADC_SQR2_SQ11_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6148bba86967003cb581b42e6eaa29e5">ADC_SQR2_SQ11_Pos</a>)</td></tr>
<tr class="separator:ga3e142789d2bd0584480e923754544ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b844fe698c16437e91c9e05a367a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c">ADC_SQR2_SQ11_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6148bba86967003cb581b42e6eaa29e5">ADC_SQR2_SQ11_Pos</a>)</td></tr>
<tr class="separator:gad6b844fe698c16437e91c9e05a367a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8127191e3c48f4e0952bdb5e196225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225">ADC_SQR2_SQ11_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6148bba86967003cb581b42e6eaa29e5">ADC_SQR2_SQ11_Pos</a>)</td></tr>
<tr class="separator:ga1a8127191e3c48f4e0952bdb5e196225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8a39f645505ef84cb94bbc8d21b8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0">ADC_SQR2_SQ11_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6148bba86967003cb581b42e6eaa29e5">ADC_SQR2_SQ11_Pos</a>)</td></tr>
<tr class="separator:ga5e8a39f645505ef84cb94bbc8d21b8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2490bed33c8e2523dd8fd0f48cf1ab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2490bed33c8e2523dd8fd0f48cf1ab4">ADC_SQR2_SQ12_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gac2490bed33c8e2523dd8fd0f48cf1ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8e8248a0fe8bbf43de3e6f06984a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8e8248a0fe8bbf43de3e6f06984a85">ADC_SQR2_SQ12_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2490bed33c8e2523dd8fd0f48cf1ab4">ADC_SQR2_SQ12_Pos</a>)</td></tr>
<tr class="separator:ga3a8e8248a0fe8bbf43de3e6f06984a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8731660b1710e63d5423cd31c11be184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184">ADC_SQR2_SQ12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8e8248a0fe8bbf43de3e6f06984a85">ADC_SQR2_SQ12_Msk</a></td></tr>
<tr class="separator:ga8731660b1710e63d5423cd31c11be184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b2da909e54f8f6f61bf2bd2cd3e93e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0">ADC_SQR2_SQ12_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2490bed33c8e2523dd8fd0f48cf1ab4">ADC_SQR2_SQ12_Pos</a>)</td></tr>
<tr class="separator:ga5b2da909e54f8f6f61bf2bd2cd3e93e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5930c4a07d594aa23bc868526b42601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601">ADC_SQR2_SQ12_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2490bed33c8e2523dd8fd0f48cf1ab4">ADC_SQR2_SQ12_Pos</a>)</td></tr>
<tr class="separator:gab5930c4a07d594aa23bc868526b42601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga377805a21e7da2a66a3913a77bcc1e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66">ADC_SQR2_SQ12_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2490bed33c8e2523dd8fd0f48cf1ab4">ADC_SQR2_SQ12_Pos</a>)</td></tr>
<tr class="separator:ga377805a21e7da2a66a3913a77bcc1e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3b45cac9aeb68d33b31a0914692857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857">ADC_SQR2_SQ12_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2490bed33c8e2523dd8fd0f48cf1ab4">ADC_SQR2_SQ12_Pos</a>)</td></tr>
<tr class="separator:ga2e3b45cac9aeb68d33b31a0914692857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6043d31a6cb9bd7c1542c3d41eb296c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7">ADC_SQR2_SQ12_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2490bed33c8e2523dd8fd0f48cf1ab4">ADC_SQR2_SQ12_Pos</a>)</td></tr>
<tr class="separator:ga6043d31a6cb9bd7c1542c3d41eb296c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac825474ea3bcec005557a9fe47526a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac825474ea3bcec005557a9fe47526a4f">ADC_SQR3_SQ1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac825474ea3bcec005557a9fe47526a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158e02c01bc2ee902ff9d4ca8c767184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga158e02c01bc2ee902ff9d4ca8c767184">ADC_SQR3_SQ1_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac825474ea3bcec005557a9fe47526a4f">ADC_SQR3_SQ1_Pos</a>)</td></tr>
<tr class="separator:ga158e02c01bc2ee902ff9d4ca8c767184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52491114e8394648559004f3bae718d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9">ADC_SQR3_SQ1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga158e02c01bc2ee902ff9d4ca8c767184">ADC_SQR3_SQ1_Msk</a></td></tr>
<tr class="separator:ga52491114e8394648559004f3bae718d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d3bb1c8bb48c7bcb0f7409db69f7b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4">ADC_SQR3_SQ1_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac825474ea3bcec005557a9fe47526a4f">ADC_SQR3_SQ1_Pos</a>)</td></tr>
<tr class="separator:ga53d3bb1c8bb48c7bcb0f7409db69f7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb9af3a3b23a103fbc34c4f422fd2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af">ADC_SQR3_SQ1_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac825474ea3bcec005557a9fe47526a4f">ADC_SQR3_SQ1_Pos</a>)</td></tr>
<tr class="separator:gaddb9af3a3b23a103fbc34c4f422fd2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf591f43a15c0c2c5afae2598b8f2afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc">ADC_SQR3_SQ1_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac825474ea3bcec005557a9fe47526a4f">ADC_SQR3_SQ1_Pos</a>)</td></tr>
<tr class="separator:gadf591f43a15c0c2c5afae2598b8f2afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05cfde0ef0e6a8dd6311f5cd7a806556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556">ADC_SQR3_SQ1_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac825474ea3bcec005557a9fe47526a4f">ADC_SQR3_SQ1_Pos</a>)</td></tr>
<tr class="separator:ga05cfde0ef0e6a8dd6311f5cd7a806556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9981512f99a6c41ce107a9428d9cfdd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0">ADC_SQR3_SQ1_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac825474ea3bcec005557a9fe47526a4f">ADC_SQR3_SQ1_Pos</a>)</td></tr>
<tr class="separator:ga9981512f99a6c41ce107a9428d9cfdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d0269f674151ea3e8e38760675099c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92d0269f674151ea3e8e38760675099c">ADC_SQR3_SQ2_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga92d0269f674151ea3e8e38760675099c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5a7d30b953796355d6e134aefa7fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5a7d30b953796355d6e134aefa7fc3">ADC_SQR3_SQ2_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92d0269f674151ea3e8e38760675099c">ADC_SQR3_SQ2_Pos</a>)</td></tr>
<tr class="separator:ga1e5a7d30b953796355d6e134aefa7fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60637fb25c099f8da72a8a36211f7a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c">ADC_SQR3_SQ2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5a7d30b953796355d6e134aefa7fc3">ADC_SQR3_SQ2_Msk</a></td></tr>
<tr class="separator:ga60637fb25c099f8da72a8a36211f7a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede0302eb64f023913c7a9e588d77937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937">ADC_SQR3_SQ2_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92d0269f674151ea3e8e38760675099c">ADC_SQR3_SQ2_Pos</a>)</td></tr>
<tr class="separator:gaede0302eb64f023913c7a9e588d77937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158ab7429a864634a46c81fdb51d7508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508">ADC_SQR3_SQ2_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92d0269f674151ea3e8e38760675099c">ADC_SQR3_SQ2_Pos</a>)</td></tr>
<tr class="separator:ga158ab7429a864634a46c81fdb51d7508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae729e21d590271c59c0d653300d5581c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c">ADC_SQR3_SQ2_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92d0269f674151ea3e8e38760675099c">ADC_SQR3_SQ2_Pos</a>)</td></tr>
<tr class="separator:gae729e21d590271c59c0d653300d5581c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf65c33275178a8777fa8fed8a01f7389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389">ADC_SQR3_SQ2_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92d0269f674151ea3e8e38760675099c">ADC_SQR3_SQ2_Pos</a>)</td></tr>
<tr class="separator:gaf65c33275178a8777fa8fed8a01f7389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990aeb689b7cc8f0bebb3dd6af7b27a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6">ADC_SQR3_SQ2_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92d0269f674151ea3e8e38760675099c">ADC_SQR3_SQ2_Pos</a>)</td></tr>
<tr class="separator:ga990aeb689b7cc8f0bebb3dd6af7b27a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ca80250d365fa475d9afed6d03ca8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70ca80250d365fa475d9afed6d03ca8b">ADC_SQR3_SQ3_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga70ca80250d365fa475d9afed6d03ca8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea87ead7a01cad5a05b3212eb1b5ce35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea87ead7a01cad5a05b3212eb1b5ce35">ADC_SQR3_SQ3_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70ca80250d365fa475d9afed6d03ca8b">ADC_SQR3_SQ3_Pos</a>)</td></tr>
<tr class="separator:gaea87ead7a01cad5a05b3212eb1b5ce35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601f21b7c1e571fb8c5ff310aca021e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1">ADC_SQR3_SQ3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea87ead7a01cad5a05b3212eb1b5ce35">ADC_SQR3_SQ3_Msk</a></td></tr>
<tr class="separator:ga601f21b7c1e571fb8c5ff310aca021e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd2c154b5852cb08ce60b4adfa36313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313">ADC_SQR3_SQ3_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70ca80250d365fa475d9afed6d03ca8b">ADC_SQR3_SQ3_Pos</a>)</td></tr>
<tr class="separator:ga7fd2c154b5852cb08ce60b4adfa36313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214580377dd3a424ad819f14f6b025d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4">ADC_SQR3_SQ3_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70ca80250d365fa475d9afed6d03ca8b">ADC_SQR3_SQ3_Pos</a>)</td></tr>
<tr class="separator:ga214580377dd3a424ad819f14f6b025d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae2353b109c9cda2a176ea1f44db4fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe">ADC_SQR3_SQ3_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70ca80250d365fa475d9afed6d03ca8b">ADC_SQR3_SQ3_Pos</a>)</td></tr>
<tr class="separator:gabae2353b109c9cda2a176ea1f44db4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2f00d3372bd1d64bf4eb2271277ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0">ADC_SQR3_SQ3_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70ca80250d365fa475d9afed6d03ca8b">ADC_SQR3_SQ3_Pos</a>)</td></tr>
<tr class="separator:ga7d2f00d3372bd1d64bf4eb2271277ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5279e505b1a59b223f30e5be139d5042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042">ADC_SQR3_SQ3_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70ca80250d365fa475d9afed6d03ca8b">ADC_SQR3_SQ3_Pos</a>)</td></tr>
<tr class="separator:ga5279e505b1a59b223f30e5be139d5042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01430f2ace37e28c2c79a923632d094a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01430f2ace37e28c2c79a923632d094a">ADC_SQR3_SQ4_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga01430f2ace37e28c2c79a923632d094a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6ee00d27c507e9b088b1f6b825ab55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6ee00d27c507e9b088b1f6b825ab55">ADC_SQR3_SQ4_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01430f2ace37e28c2c79a923632d094a">ADC_SQR3_SQ4_Pos</a>)</td></tr>
<tr class="separator:ga2f6ee00d27c507e9b088b1f6b825ab55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc43f70bb3c67c639678b91d852390b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b">ADC_SQR3_SQ4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6ee00d27c507e9b088b1f6b825ab55">ADC_SQR3_SQ4_Msk</a></td></tr>
<tr class="separator:ga3fc43f70bb3c67c639678b91d852390b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a501b20cf758a7353efcb3f95a3a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93">ADC_SQR3_SQ4_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01430f2ace37e28c2c79a923632d094a">ADC_SQR3_SQ4_Pos</a>)</td></tr>
<tr class="separator:gab2a501b20cf758a7353efcb3f95a3a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffafa27fd561e4c7d419e3f665d80f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c">ADC_SQR3_SQ4_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01430f2ace37e28c2c79a923632d094a">ADC_SQR3_SQ4_Pos</a>)</td></tr>
<tr class="separator:gaffafa27fd561e4c7d419e3f665d80f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0251fa70e400ee74f442d8fba2b1afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb">ADC_SQR3_SQ4_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01430f2ace37e28c2c79a923632d094a">ADC_SQR3_SQ4_Pos</a>)</td></tr>
<tr class="separator:gad0251fa70e400ee74f442d8fba2b1afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc48c3c6b304517261486d8a63637ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae">ADC_SQR3_SQ4_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01430f2ace37e28c2c79a923632d094a">ADC_SQR3_SQ4_Pos</a>)</td></tr>
<tr class="separator:ga3dc48c3c6b304517261486d8a63637ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe23b9e640df96ca84eab4b6b4f44083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083">ADC_SQR3_SQ4_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01430f2ace37e28c2c79a923632d094a">ADC_SQR3_SQ4_Pos</a>)</td></tr>
<tr class="separator:gafe23b9e640df96ca84eab4b6b4f44083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834a04bad696f9b1a363e828441e5d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga834a04bad696f9b1a363e828441e5d6a">ADC_SQR3_SQ5_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga834a04bad696f9b1a363e828441e5d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaade1e4985264c9bc583a6803cc54e7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaade1e4985264c9bc583a6803cc54e7cf">ADC_SQR3_SQ5_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga834a04bad696f9b1a363e828441e5d6a">ADC_SQR3_SQ5_Pos</a>)</td></tr>
<tr class="separator:gaade1e4985264c9bc583a6803cc54e7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae841d68049442e4568b86322ed4be6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f">ADC_SQR3_SQ5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaade1e4985264c9bc583a6803cc54e7cf">ADC_SQR3_SQ5_Msk</a></td></tr>
<tr class="separator:gaae841d68049442e4568b86322ed4be6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1de9fc24755b715c700c6442f4a396b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b">ADC_SQR3_SQ5_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga834a04bad696f9b1a363e828441e5d6a">ADC_SQR3_SQ5_Pos</a>)</td></tr>
<tr class="separator:gaa1de9fc24755b715c700c6442f4a396b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f704feb58eecb39bc7f199577064172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172">ADC_SQR3_SQ5_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga834a04bad696f9b1a363e828441e5d6a">ADC_SQR3_SQ5_Pos</a>)</td></tr>
<tr class="separator:ga3f704feb58eecb39bc7f199577064172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a7994f637a75d105cc5975b154c373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373">ADC_SQR3_SQ5_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga834a04bad696f9b1a363e828441e5d6a">ADC_SQR3_SQ5_Pos</a>)</td></tr>
<tr class="separator:ga88a7994f637a75d105cc5975b154c373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c6fce8f01e75c68124124061f67f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e">ADC_SQR3_SQ5_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga834a04bad696f9b1a363e828441e5d6a">ADC_SQR3_SQ5_Pos</a>)</td></tr>
<tr class="separator:ga31c6fce8f01e75c68124124061f67f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0cad694c068ea8874b6504bd6ae885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885">ADC_SQR3_SQ5_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga834a04bad696f9b1a363e828441e5d6a">ADC_SQR3_SQ5_Pos</a>)</td></tr>
<tr class="separator:ga6b0cad694c068ea8874b6504bd6ae885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972ec9142a3fdc4969c91b9743372a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga972ec9142a3fdc4969c91b9743372a9c">ADC_SQR3_SQ6_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga972ec9142a3fdc4969c91b9743372a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab01b48333516c485500fcf186f861bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab01b48333516c485500fcf186f861bf3">ADC_SQR3_SQ6_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga972ec9142a3fdc4969c91b9743372a9c">ADC_SQR3_SQ6_Pos</a>)</td></tr>
<tr class="separator:gab01b48333516c485500fcf186f861bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723792274b16b342d16d6a02fce74ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6">ADC_SQR3_SQ6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab01b48333516c485500fcf186f861bf3">ADC_SQR3_SQ6_Msk</a></td></tr>
<tr class="separator:ga723792274b16b342d16d6a02fce74ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b8b5293abd0601c543c13a0b53b335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335">ADC_SQR3_SQ6_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga972ec9142a3fdc4969c91b9743372a9c">ADC_SQR3_SQ6_Pos</a>)</td></tr>
<tr class="separator:ga91b8b5293abd0601c543c13a0b53b335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab29847362a613b43eeeda6db758d781e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e">ADC_SQR3_SQ6_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga972ec9142a3fdc4969c91b9743372a9c">ADC_SQR3_SQ6_Pos</a>)</td></tr>
<tr class="separator:gab29847362a613b43eeeda6db758d781e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92c8ea1bfb42ed80622770ae2dc41ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab">ADC_SQR3_SQ6_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga972ec9142a3fdc4969c91b9743372a9c">ADC_SQR3_SQ6_Pos</a>)</td></tr>
<tr class="separator:gaa92c8ea1bfb42ed80622770ae2dc41ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2d7edb11fb84b02c175acff305a922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922">ADC_SQR3_SQ6_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga972ec9142a3fdc4969c91b9743372a9c">ADC_SQR3_SQ6_Pos</a>)</td></tr>
<tr class="separator:gaed2d7edb11fb84b02c175acff305a922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f9e51811549a6797ecfe1468def4ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff">ADC_SQR3_SQ6_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga972ec9142a3fdc4969c91b9743372a9c">ADC_SQR3_SQ6_Pos</a>)</td></tr>
<tr class="separator:ga78f9e51811549a6797ecfe1468def4ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c01f684cb7d1dc5db5d91d29706d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e">ADC_JSQR_JSQ1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab9c01f684cb7d1dc5db5d91d29706d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d51f520a176b598792f5019ef4e1f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e">ADC_JSQR_JSQ1_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e">ADC_JSQR_JSQ1_Pos</a>)</td></tr>
<tr class="separator:ga3d51f520a176b598792f5019ef4e1f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e">ADC_JSQR_JSQ1_Msk</a></td></tr>
<tr class="separator:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ea38b080462c4571524b5fcbfed292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292">ADC_JSQR_JSQ1_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e">ADC_JSQR_JSQ1_Pos</a>)</td></tr>
<tr class="separator:gaf3ea38b080462c4571524b5fcbfed292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae36d7655fb1dce11e60ffa8e57b509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509">ADC_JSQR_JSQ1_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e">ADC_JSQR_JSQ1_Pos</a>)</td></tr>
<tr class="separator:gabae36d7655fb1dce11e60ffa8e57b509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e7a96d33f640444b40b70e9ee28671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671">ADC_JSQR_JSQ1_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e">ADC_JSQR_JSQ1_Pos</a>)</td></tr>
<tr class="separator:gad3e7a96d33f640444b40b70e9ee28671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6066a6aef47f317a5df0c9bbf59121fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb">ADC_JSQR_JSQ1_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e">ADC_JSQR_JSQ1_Pos</a>)</td></tr>
<tr class="separator:ga6066a6aef47f317a5df0c9bbf59121fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c4baf98380a477cebb01be3e8f0594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594">ADC_JSQR_JSQ1_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e">ADC_JSQR_JSQ1_Pos</a>)</td></tr>
<tr class="separator:gaf2c4baf98380a477cebb01be3e8f0594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086dad3b0d75e5a34736717f639f54bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc">ADC_JSQR_JSQ2_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga086dad3b0d75e5a34736717f639f54bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb22b426f041225a2383fbb9a014c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74">ADC_JSQR_JSQ2_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc">ADC_JSQR_JSQ2_Pos</a>)</td></tr>
<tr class="separator:ga1fb22b426f041225a2383fbb9a014c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8446a5857e5379cff8cadf822e15d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74">ADC_JSQR_JSQ2_Msk</a></td></tr>
<tr class="separator:ga3e8446a5857e5379cff8cadf822e15d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf0889d056b56e4a113142b3694166d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d">ADC_JSQR_JSQ2_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc">ADC_JSQR_JSQ2_Pos</a>)</td></tr>
<tr class="separator:gaabf0889d056b56e4a113142b3694166d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048f97e9e332adb21eca27b647af1378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378">ADC_JSQR_JSQ2_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc">ADC_JSQR_JSQ2_Pos</a>)</td></tr>
<tr class="separator:ga048f97e9e332adb21eca27b647af1378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18bee187ed94e73b16eeea7501394581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581">ADC_JSQR_JSQ2_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc">ADC_JSQR_JSQ2_Pos</a>)</td></tr>
<tr class="separator:ga18bee187ed94e73b16eeea7501394581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b031d11b56e49b2c28c1a79136b48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a">ADC_JSQR_JSQ2_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc">ADC_JSQR_JSQ2_Pos</a>)</td></tr>
<tr class="separator:ga78b031d11b56e49b2c28c1a79136b48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064d6ccde30a22430c658b8efc431e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59">ADC_JSQR_JSQ2_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc">ADC_JSQR_JSQ2_Pos</a>)</td></tr>
<tr class="separator:ga064d6ccde30a22430c658b8efc431e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af86c6e6cd2d134f389580a03449e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e">ADC_JSQR_JSQ3_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9af86c6e6cd2d134f389580a03449e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b87c9c110f68556c6d266cd9808165b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b">ADC_JSQR_JSQ3_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e">ADC_JSQR_JSQ3_Pos</a>)</td></tr>
<tr class="separator:ga4b87c9c110f68556c6d266cd9808165b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b">ADC_JSQR_JSQ3_Msk</a></td></tr>
<tr class="separator:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fbc27c3543f23125f632dfa60fdc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98">ADC_JSQR_JSQ3_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e">ADC_JSQR_JSQ3_Pos</a>)</td></tr>
<tr class="separator:ga12fbc27c3543f23125f632dfa60fdc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169ec7d371e3ee897b73c3ad84b6ed32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32">ADC_JSQR_JSQ3_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e">ADC_JSQR_JSQ3_Pos</a>)</td></tr>
<tr class="separator:ga169ec7d371e3ee897b73c3ad84b6ed32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693542d5a536304f364476589ba0bec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9">ADC_JSQR_JSQ3_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e">ADC_JSQR_JSQ3_Pos</a>)</td></tr>
<tr class="separator:ga693542d5a536304f364476589ba0bec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139ddd01c0faf219dca844477453149e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e">ADC_JSQR_JSQ3_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e">ADC_JSQR_JSQ3_Pos</a>)</td></tr>
<tr class="separator:ga139ddd01c0faf219dca844477453149e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1452b8cf4acc90fb522d90751043aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac">ADC_JSQR_JSQ3_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e">ADC_JSQR_JSQ3_Pos</a>)</td></tr>
<tr class="separator:gac1452b8cf4acc90fb522d90751043aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24746201bf3845f70dc4e442d61d470a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a">ADC_JSQR_JSQ4_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga24746201bf3845f70dc4e442d61d470a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c43ea620dd89338b58bf89feab30fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd">ADC_JSQR_JSQ4_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a">ADC_JSQR_JSQ4_Pos</a>)</td></tr>
<tr class="separator:gaa3c43ea620dd89338b58bf89feab30fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a279051ef198ee34cad73743b996f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd">ADC_JSQR_JSQ4_Msk</a></td></tr>
<tr class="separator:ga39a279051ef198ee34cad73743b996f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e250d329673c02f7a0d24d25e83649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649">ADC_JSQR_JSQ4_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a">ADC_JSQR_JSQ4_Pos</a>)</td></tr>
<tr class="separator:ga13e250d329673c02f7a0d24d25e83649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30dad81d708c35136e2da4e96cfe07b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7">ADC_JSQR_JSQ4_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a">ADC_JSQR_JSQ4_Pos</a>)</td></tr>
<tr class="separator:ga30dad81d708c35136e2da4e96cfe07b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ceab97acb95b31cb7448c9da38fc11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a">ADC_JSQR_JSQ4_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a">ADC_JSQR_JSQ4_Pos</a>)</td></tr>
<tr class="separator:ga6ceab97acb95b31cb7448c9da38fc11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f6571e7efed6a0f72df19c66d3c917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917">ADC_JSQR_JSQ4_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a">ADC_JSQR_JSQ4_Pos</a>)</td></tr>
<tr class="separator:ga52f6571e7efed6a0f72df19c66d3c917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede3a17ef541039943d9dcd85df223ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca">ADC_JSQR_JSQ4_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a">ADC_JSQR_JSQ4_Pos</a>)</td></tr>
<tr class="separator:gaede3a17ef541039943d9dcd85df223ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1dd38cefe9e4ca58d8535c9b2386cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1dd38cefe9e4ca58d8535c9b2386cb1">ADC_JSQR_JL_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gab1dd38cefe9e4ca58d8535c9b2386cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11fbbdaa929d9ecf3054aaaed0285b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05">ADC_JSQR_JL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1dd38cefe9e4ca58d8535c9b2386cb1">ADC_JSQR_JL_Pos</a>)</td></tr>
<tr class="separator:ga11fbbdaa929d9ecf3054aaaed0285b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624d1fe34014b88873e2dfa91f79232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05">ADC_JSQR_JL_Msk</a></td></tr>
<tr class="separator:gaa624d1fe34014b88873e2dfa91f79232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117a6719241f20dbd765bc34f9ffcd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1dd38cefe9e4ca58d8535c9b2386cb1">ADC_JSQR_JL_Pos</a>)</td></tr>
<tr class="separator:ga117a6719241f20dbd765bc34f9ffcd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f82ef3b6e6350b9e52e622daeaa3e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1dd38cefe9e4ca58d8535c9b2386cb1">ADC_JSQR_JL_Pos</a>)</td></tr>
<tr class="separator:ga1f82ef3b6e6350b9e52e622daeaa3e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0c0f7960a790d485b1ae99aed0e8c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb0c0f7960a790d485b1ae99aed0e8c7">ADC_JDR1_JDATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadb0c0f7960a790d485b1ae99aed0e8c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6440d03419f23870bf5bf1a38a57c79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d">ADC_JDR1_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb0c0f7960a790d485b1ae99aed0e8c7">ADC_JDR1_JDATA_Pos</a>)</td></tr>
<tr class="separator:ga6440d03419f23870bf5bf1a38a57c79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02fcd8fd97b2f7d70a5a04fed60b558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d">ADC_JDR1_JDATA_Msk</a></td></tr>
<tr class="separator:gad02fcd8fd97b2f7d70a5a04fed60b558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e02f5dbe30f9da55c112634b5636b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e02f5dbe30f9da55c112634b5636b3d">ADC_JDR2_JDATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2e02f5dbe30f9da55c112634b5636b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ff8b95da1c11baf16aa35dd8672670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670">ADC_JDR2_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e02f5dbe30f9da55c112634b5636b3d">ADC_JDR2_JDATA_Pos</a>)</td></tr>
<tr class="separator:gad0ff8b95da1c11baf16aa35dd8672670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbd8801b9c60269ca477062985a08e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8">ADC_JDR2_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670">ADC_JDR2_JDATA_Msk</a></td></tr>
<tr class="separator:ga9fbd8801b9c60269ca477062985a08e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382b9639cc85f4dc0c4603b83e4e3246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga382b9639cc85f4dc0c4603b83e4e3246">ADC_JDR3_JDATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga382b9639cc85f4dc0c4603b83e4e3246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0994ddf4fa21f7e6cedc0c3d599683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683">ADC_JDR3_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga382b9639cc85f4dc0c4603b83e4e3246">ADC_JDR3_JDATA_Pos</a>)</td></tr>
<tr class="separator:gaee0994ddf4fa21f7e6cedc0c3d599683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae84e9e5928bb9ed1aef6c83089fb5ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef">ADC_JDR3_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683">ADC_JDR3_JDATA_Msk</a></td></tr>
<tr class="separator:gaae84e9e5928bb9ed1aef6c83089fb5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa993f3df2df14e7be95b96543bd4873f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa993f3df2df14e7be95b96543bd4873f">ADC_JDR4_JDATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa993f3df2df14e7be95b96543bd4873f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42adbc5ae1c70cdc1926642fcc2baef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef">ADC_JDR4_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa993f3df2df14e7be95b96543bd4873f">ADC_JDR4_JDATA_Pos</a>)</td></tr>
<tr class="separator:gad42adbc5ae1c70cdc1926642fcc2baef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d8fafdad1fb1bb0f761fd833e7b0c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1">ADC_JDR4_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef">ADC_JDR4_JDATA_Msk</a></td></tr>
<tr class="separator:ga48d8fafdad1fb1bb0f761fd833e7b0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84a231db4b53876ee3823b0ea3c92a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga84a231db4b53876ee3823b0ea3c92a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ec9cca38cafd77f3d56fdf80f84eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7">ADC_DR_DATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:ga85ec9cca38cafd77f3d56fdf80f84eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada596183c4087696c486546e88176038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7">ADC_DR_DATA_Msk</a></td></tr>
<tr class="separator:gada596183c4087696c486546e88176038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6fdf317d06706f2a57b4aca8334eb37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6fdf317d06706f2a57b4aca8334eb37">ADC_DR_ADC2DATA_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gad6fdf317d06706f2a57b4aca8334eb37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86da874944121326b9f268295d8ce9b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86da874944121326b9f268295d8ce9b9">ADC_DR_ADC2DATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad6fdf317d06706f2a57b4aca8334eb37">ADC_DR_ADC2DATA_Pos</a>)</td></tr>
<tr class="separator:ga86da874944121326b9f268295d8ce9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c396288ac97bfab2d37017bd536b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98">ADC_DR_ADC2DATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86da874944121326b9f268295d8ce9b9">ADC_DR_ADC2DATA_Msk</a></td></tr>
<tr class="separator:ga67c396288ac97bfab2d37017bd536b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf05dcdb9f298564bf23c2c012e0471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf05dcdb9f298564bf23c2c012e0471">ADC_CSR_AWD1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaabf05dcdb9f298564bf23c2c012e0471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc1dc3f69bc55d0dc278a8cfe172200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc1dc3f69bc55d0dc278a8cfe172200">ADC_CSR_AWD1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaabf05dcdb9f298564bf23c2c012e0471">ADC_CSR_AWD1_Pos</a>)</td></tr>
<tr class="separator:ga8fc1dc3f69bc55d0dc278a8cfe172200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e640f7443f14d01a37e29cff004223f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e640f7443f14d01a37e29cff004223f">ADC_CSR_AWD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc1dc3f69bc55d0dc278a8cfe172200">ADC_CSR_AWD1_Msk</a></td></tr>
<tr class="separator:ga3e640f7443f14d01a37e29cff004223f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193522f6fdf87c39545d2697f3650547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga193522f6fdf87c39545d2697f3650547">ADC_CSR_EOC1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga193522f6fdf87c39545d2697f3650547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaca4cc88bbeca3aee454610c500d2fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaca4cc88bbeca3aee454610c500d2fc">ADC_CSR_EOC1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga193522f6fdf87c39545d2697f3650547">ADC_CSR_EOC1_Pos</a>)</td></tr>
<tr class="separator:gacaca4cc88bbeca3aee454610c500d2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715bcb019d713187aacd46f4482fa5f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga715bcb019d713187aacd46f4482fa5f9">ADC_CSR_EOC1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaca4cc88bbeca3aee454610c500d2fc">ADC_CSR_EOC1_Msk</a></td></tr>
<tr class="separator:ga715bcb019d713187aacd46f4482fa5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff4c4fa606c1a8c035b453d95da53fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabff4c4fa606c1a8c035b453d95da53fd">ADC_CSR_JEOC1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gabff4c4fa606c1a8c035b453d95da53fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga954441bd559cdbe9da94c7ff0172c859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga954441bd559cdbe9da94c7ff0172c859">ADC_CSR_JEOC1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabff4c4fa606c1a8c035b453d95da53fd">ADC_CSR_JEOC1_Pos</a>)</td></tr>
<tr class="separator:ga954441bd559cdbe9da94c7ff0172c859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8a134d8b946f3549390294ef94b8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6">ADC_CSR_JEOC1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga954441bd559cdbe9da94c7ff0172c859">ADC_CSR_JEOC1_Msk</a></td></tr>
<tr class="separator:ga1a8a134d8b946f3549390294ef94b8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa094512686f5c37d85ec4c41b9fe1d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa094512686f5c37d85ec4c41b9fe1d21">ADC_CSR_JSTRT1_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaa094512686f5c37d85ec4c41b9fe1d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e0c41a114f966849054e2e43ee9b115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e0c41a114f966849054e2e43ee9b115">ADC_CSR_JSTRT1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa094512686f5c37d85ec4c41b9fe1d21">ADC_CSR_JSTRT1_Pos</a>)</td></tr>
<tr class="separator:ga6e0c41a114f966849054e2e43ee9b115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1e6578b14d71c6d972c6d6f6d48eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e6578b14d71c6d972c6d6f6d48eaa">ADC_CSR_JSTRT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e0c41a114f966849054e2e43ee9b115">ADC_CSR_JSTRT1_Msk</a></td></tr>
<tr class="separator:ga3f1e6578b14d71c6d972c6d6f6d48eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186066448c230ab12a99cd67a22aaea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga186066448c230ab12a99cd67a22aaea5">ADC_CSR_STRT1_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga186066448c230ab12a99cd67a22aaea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d9691131e58b26068e792ad4b458bd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d9691131e58b26068e792ad4b458bd6">ADC_CSR_STRT1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga186066448c230ab12a99cd67a22aaea5">ADC_CSR_STRT1_Pos</a>)</td></tr>
<tr class="separator:ga1d9691131e58b26068e792ad4b458bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78ff468cfaa299ef62ab7b8b9910e142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78ff468cfaa299ef62ab7b8b9910e142">ADC_CSR_STRT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d9691131e58b26068e792ad4b458bd6">ADC_CSR_STRT1_Msk</a></td></tr>
<tr class="separator:ga78ff468cfaa299ef62ab7b8b9910e142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e77ef740b6a1dccec74746261be4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94e77ef740b6a1dccec74746261be4f1">ADC_CSR_OVR1_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga94e77ef740b6a1dccec74746261be4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab0daf58c1ac552862c36465fc864cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab0daf58c1ac552862c36465fc864cc">ADC_CSR_OVR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga94e77ef740b6a1dccec74746261be4f1">ADC_CSR_OVR1_Pos</a>)</td></tr>
<tr class="separator:ga7ab0daf58c1ac552862c36465fc864cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c109fe013835222183c22b26d6edec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52c109fe013835222183c22b26d6edec">ADC_CSR_OVR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab0daf58c1ac552862c36465fc864cc">ADC_CSR_OVR1_Msk</a></td></tr>
<tr class="separator:ga52c109fe013835222183c22b26d6edec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321ed2ccdf98d3a3307947056a8c401a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga321ed2ccdf98d3a3307947056a8c401a">ADC_CSR_DOVR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52c109fe013835222183c22b26d6edec">ADC_CSR_OVR1</a></td></tr>
<tr class="separator:ga321ed2ccdf98d3a3307947056a8c401a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9e95bcdc01cb070e8b42441839b517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9e95bcdc01cb070e8b42441839b517">ADC_CCR_MULTI_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9f9e95bcdc01cb070e8b42441839b517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga535eaa79d3a77403b2e0981641f10f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga535eaa79d3a77403b2e0981641f10f81">ADC_CCR_MULTI_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9e95bcdc01cb070e8b42441839b517">ADC_CCR_MULTI_Pos</a>)</td></tr>
<tr class="separator:ga535eaa79d3a77403b2e0981641f10f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf70ab04667c7c7da0f29c0e5a6c48e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf70ab04667c7c7da0f29c0e5a6c48e68">ADC_CCR_MULTI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga535eaa79d3a77403b2e0981641f10f81">ADC_CCR_MULTI_Msk</a></td></tr>
<tr class="separator:gaf70ab04667c7c7da0f29c0e5a6c48e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e7104ce01e3a79b8f6138d87dc3684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4e7104ce01e3a79b8f6138d87dc3684">ADC_CCR_MULTI_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9e95bcdc01cb070e8b42441839b517">ADC_CCR_MULTI_Pos</a>)</td></tr>
<tr class="separator:gae4e7104ce01e3a79b8f6138d87dc3684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8781dec7f076b475b85f8470aee94d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8781dec7f076b475b85f8470aee94d06">ADC_CCR_MULTI_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9e95bcdc01cb070e8b42441839b517">ADC_CCR_MULTI_Pos</a>)</td></tr>
<tr class="separator:ga8781dec7f076b475b85f8470aee94d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a5be6cff1227431b8d54dffcc1ce88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6a5be6cff1227431b8d54dffcc1ce88">ADC_CCR_MULTI_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9e95bcdc01cb070e8b42441839b517">ADC_CCR_MULTI_Pos</a>)</td></tr>
<tr class="separator:gae6a5be6cff1227431b8d54dffcc1ce88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55be7b911b4c0272543f98a0dba5f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae55be7b911b4c0272543f98a0dba5f20">ADC_CCR_MULTI_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9e95bcdc01cb070e8b42441839b517">ADC_CCR_MULTI_Pos</a>)</td></tr>
<tr class="separator:gae55be7b911b4c0272543f98a0dba5f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5087b3cb0d4570b80b3138c277bcbf6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5087b3cb0d4570b80b3138c277bcbf6c">ADC_CCR_MULTI_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9e95bcdc01cb070e8b42441839b517">ADC_CCR_MULTI_Pos</a>)</td></tr>
<tr class="separator:ga5087b3cb0d4570b80b3138c277bcbf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702c581a6341f08b3198cd41b0cb69a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga702c581a6341f08b3198cd41b0cb69a3">ADC_CCR_DELAY_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga702c581a6341f08b3198cd41b0cb69a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c1c63139684661c857ece4937a72415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c1c63139684661c857ece4937a72415">ADC_CCR_DELAY_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702c581a6341f08b3198cd41b0cb69a3">ADC_CCR_DELAY_Pos</a>)</td></tr>
<tr class="separator:ga7c1c63139684661c857ece4937a72415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c13aa04949ed520cf92613d3a619198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c1c63139684661c857ece4937a72415">ADC_CCR_DELAY_Msk</a></td></tr>
<tr class="separator:ga9c13aa04949ed520cf92613d3a619198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b71e9df8b1fca93802ad602341eb0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702c581a6341f08b3198cd41b0cb69a3">ADC_CCR_DELAY_Pos</a>)</td></tr>
<tr class="separator:ga22b71e9df8b1fca93802ad602341eb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0d5785cb6c75e700517e88af188573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702c581a6341f08b3198cd41b0cb69a3">ADC_CCR_DELAY_Pos</a>)</td></tr>
<tr class="separator:ga6d0d5785cb6c75e700517e88af188573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17f85cbda5dcf9a392a29befb73c6ceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702c581a6341f08b3198cd41b0cb69a3">ADC_CCR_DELAY_Pos</a>)</td></tr>
<tr class="separator:ga17f85cbda5dcf9a392a29befb73c6ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0216de7d6fcfa507c9aa1400972d862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702c581a6341f08b3198cd41b0cb69a3">ADC_CCR_DELAY_Pos</a>)</td></tr>
<tr class="separator:gae0216de7d6fcfa507c9aa1400972d862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27c6d297e452d728c075a6f9b953d0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27c6d297e452d728c075a6f9b953d0a5">ADC_CCR_DDS_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga27c6d297e452d728c075a6f9b953d0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41720d885d32a33cb04782a2a2a74f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad41720d885d32a33cb04782a2a2a74f9">ADC_CCR_DDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27c6d297e452d728c075a6f9b953d0a5">ADC_CCR_DDS_Pos</a>)</td></tr>
<tr class="separator:gad41720d885d32a33cb04782a2a2a74f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e745513bbc2e5e5a76ae999d5d535af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e745513bbc2e5e5a76ae999d5d535af">ADC_CCR_DDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad41720d885d32a33cb04782a2a2a74f9">ADC_CCR_DDS_Msk</a></td></tr>
<tr class="separator:ga7e745513bbc2e5e5a76ae999d5d535af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdf117dd6f678b5d2121253b4e452c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdf117dd6f678b5d2121253b4e452c6">ADC_CCR_DMA_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2cdf117dd6f678b5d2121253b4e452c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7933afb88d395724816248ec8fa9b76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7933afb88d395724816248ec8fa9b76">ADC_CCR_DMA_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdf117dd6f678b5d2121253b4e452c6">ADC_CCR_DMA_Pos</a>)</td></tr>
<tr class="separator:gab7933afb88d395724816248ec8fa9b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e346b21afcaeced784e6c80b3aa1fb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e346b21afcaeced784e6c80b3aa1fb4">ADC_CCR_DMA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7933afb88d395724816248ec8fa9b76">ADC_CCR_DMA_Msk</a></td></tr>
<tr class="separator:ga9e346b21afcaeced784e6c80b3aa1fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a42ee6ec5115244aef8f60d35abcc47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a42ee6ec5115244aef8f60d35abcc47">ADC_CCR_DMA_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdf117dd6f678b5d2121253b4e452c6">ADC_CCR_DMA_Pos</a>)</td></tr>
<tr class="separator:ga3a42ee6ec5115244aef8f60d35abcc47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc9d29cafdd54e5c0dd752c358e1bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdc9d29cafdd54e5c0dd752c358e1bc8">ADC_CCR_DMA_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdf117dd6f678b5d2121253b4e452c6">ADC_CCR_DMA_Pos</a>)</td></tr>
<tr class="separator:gacdc9d29cafdd54e5c0dd752c358e1bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafceea99dc2287c360b275732f9862bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafceea99dc2287c360b275732f9862bca">ADC_CCR_ADCPRE_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gafceea99dc2287c360b275732f9862bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2458ab94917987a44a275e1ed886e825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2458ab94917987a44a275e1ed886e825">ADC_CCR_ADCPRE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafceea99dc2287c360b275732f9862bca">ADC_CCR_ADCPRE_Pos</a>)</td></tr>
<tr class="separator:ga2458ab94917987a44a275e1ed886e825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2ee019aef4c64fffc72141f7aaab2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c">ADC_CCR_ADCPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2458ab94917987a44a275e1ed886e825">ADC_CCR_ADCPRE_Msk</a></td></tr>
<tr class="separator:ga3a2ee019aef4c64fffc72141f7aaab2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3108cc8fb81f6efd1e93fa5f82ac313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313">ADC_CCR_ADCPRE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafceea99dc2287c360b275732f9862bca">ADC_CCR_ADCPRE_Pos</a>)</td></tr>
<tr class="separator:gaf3108cc8fb81f6efd1e93fa5f82ac313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa090830d2d359db04f365d46c6644d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5">ADC_CCR_ADCPRE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafceea99dc2287c360b275732f9862bca">ADC_CCR_ADCPRE_Pos</a>)</td></tr>
<tr class="separator:gafa090830d2d359db04f365d46c6644d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ece9c9847db39ff9782d07ed5104bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ece9c9847db39ff9782d07ed5104bbf">ADC_CCR_VBATE_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga8ece9c9847db39ff9782d07ed5104bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d86d837c7c40d14882728116a3722b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3d86d837c7c40d14882728116a3722b">ADC_CCR_VBATE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ece9c9847db39ff9782d07ed5104bbf">ADC_CCR_VBATE_Pos</a>)</td></tr>
<tr class="separator:gac3d86d837c7c40d14882728116a3722b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519645e42dcf6b19af9c05dc40300abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga519645e42dcf6b19af9c05dc40300abb">ADC_CCR_VBATE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3d86d837c7c40d14882728116a3722b">ADC_CCR_VBATE_Msk</a></td></tr>
<tr class="separator:ga519645e42dcf6b19af9c05dc40300abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9741df391649af046f8310352ca3b3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9741df391649af046f8310352ca3b3be">ADC_CCR_TSVREFE_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga9741df391649af046f8310352ca3b3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1a3df0d33a0c78197ad8c161c22a7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1a3df0d33a0c78197ad8c161c22a7a">ADC_CCR_TSVREFE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9741df391649af046f8310352ca3b3be">ADC_CCR_TSVREFE_Pos</a>)</td></tr>
<tr class="separator:ga5e1a3df0d33a0c78197ad8c161c22a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc020d85a8740491ce3f218a0706f1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc">ADC_CCR_TSVREFE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1a3df0d33a0c78197ad8c161c22a7a">ADC_CCR_TSVREFE_Msk</a></td></tr>
<tr class="separator:gafc020d85a8740491ce3f218a0706f1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14929dd3fe8ae466d2ad41c395ca2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa14929dd3fe8ae466d2ad41c395ca2c1">ADC_CDR_DATA1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa14929dd3fe8ae466d2ad41c395ca2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4c80caea7b29ec5b2b863e84288cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb4c80caea7b29ec5b2b863e84288cf1">ADC_CDR_DATA1_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa14929dd3fe8ae466d2ad41c395ca2c1">ADC_CDR_DATA1_Pos</a>)</td></tr>
<tr class="separator:gadb4c80caea7b29ec5b2b863e84288cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d7a0a18c77816c45c5682c3884e3d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7a0a18c77816c45c5682c3884e3d56">ADC_CDR_DATA1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb4c80caea7b29ec5b2b863e84288cf1">ADC_CDR_DATA1_Msk</a></td></tr>
<tr class="separator:ga6d7a0a18c77816c45c5682c3884e3d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab562b2adbf577b621d81758fa806e5fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab562b2adbf577b621d81758fa806e5fc">ADC_CDR_DATA2_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gab562b2adbf577b621d81758fa806e5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e8ac90ba8958b4d858c24e2896f7733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e8ac90ba8958b4d858c24e2896f7733">ADC_CDR_DATA2_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab562b2adbf577b621d81758fa806e5fc">ADC_CDR_DATA2_Pos</a>)</td></tr>
<tr class="separator:ga2e8ac90ba8958b4d858c24e2896f7733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55f0776b9bf2612c194c1ab478d8a371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55f0776b9bf2612c194c1ab478d8a371">ADC_CDR_DATA2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e8ac90ba8958b4d858c24e2896f7733">ADC_CDR_DATA2_Msk</a></td></tr>
<tr class="separator:ga55f0776b9bf2612c194c1ab478d8a371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588fd6c0f172ca0e7683bb54034564fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588fd6c0f172ca0e7683bb54034564fe">ADC_CDR_RDATA_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7a0a18c77816c45c5682c3884e3d56">ADC_CDR_DATA1</a></td></tr>
<tr class="separator:ga588fd6c0f172ca0e7683bb54034564fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad582026e4b62991d8281b51494902a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad582026e4b62991d8281b51494902a33">ADC_CDR_RDATA_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55f0776b9bf2612c194c1ab478d8a371">ADC_CDR_DATA2</a></td></tr>
<tr class="separator:gad582026e4b62991d8281b51494902a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3deebcf1cf5fae1957476154502b1fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3deebcf1cf5fae1957476154502b1fb5">CRC_DR_DR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3deebcf1cf5fae1957476154502b1fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd43c14689d281daa4e9a32bf8ec89e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3deebcf1cf5fae1957476154502b1fb5">CRC_DR_DR_Pos</a>)</td></tr>
<tr class="separator:gadd43c14689d281daa4e9a32bf8ec89e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf4701d3b15924e657942ce3caa4105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</a></td></tr>
<tr class="separator:ga2bf4701d3b15924e657942ce3caa4105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab63759809b1cd1cfdf46d92becc60f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab63759809b1cd1cfdf46d92becc60f85">CRC_IDR_IDR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab63759809b1cd1cfdf46d92becc60f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306789258d5416a44e545aa2ad6b2f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a">CRC_IDR_IDR_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab63759809b1cd1cfdf46d92becc60f85">CRC_IDR_IDR_Pos</a>)</td></tr>
<tr class="separator:ga306789258d5416a44e545aa2ad6b2f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a">CRC_IDR_IDR_Msk</a></td></tr>
<tr class="separator:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a12ab5306d6320069e08e63cd9a56f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a12ab5306d6320069e08e63cd9a56f1">CRC_CR_RESET_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7a12ab5306d6320069e08e63cd9a56f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d46dadb6b31660c4ef0af2b00053f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a12ab5306d6320069e08e63cd9a56f1">CRC_CR_RESET_Pos</a>)</td></tr>
<tr class="separator:ga04d46dadb6b31660c4ef0af2b00053f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d57481fb891a0964b40f721354c56d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</a></td></tr>
<tr class="separator:ga7d57481fb891a0964b40f721354c56d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79fe8c72b18021aec9a18b68b9df324c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79fe8c72b18021aec9a18b68b9df324c">DMA_SxCR_CHSEL_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga79fe8c72b18021aec9a18b68b9df324c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27c7e607fbf7db7b5515bacbb9070346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27c7e607fbf7db7b5515bacbb9070346">DMA_SxCR_CHSEL_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga79fe8c72b18021aec9a18b68b9df324c">DMA_SxCR_CHSEL_Pos</a>)</td></tr>
<tr class="separator:ga27c7e607fbf7db7b5515bacbb9070346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf353426d72702c7801416ba36d53dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27c7e607fbf7db7b5515bacbb9070346">DMA_SxCR_CHSEL_Msk</a></td></tr>
<tr class="separator:gadf353426d72702c7801416ba36d53dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d34dad5c7bdb97fdcadaebfed80d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d34dad5c7bdb97fdcadaebfed80d90">DMA_SxCR_CHSEL_0</a>&#160;&#160;&#160;0x02000000U</td></tr>
<tr class="separator:ga17d34dad5c7bdb97fdcadaebfed80d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa59d7ef4d7e0895f18ca4ef1210edae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa59d7ef4d7e0895f18ca4ef1210edae">DMA_SxCR_CHSEL_1</a>&#160;&#160;&#160;0x04000000U</td></tr>
<tr class="separator:gafa59d7ef4d7e0895f18ca4ef1210edae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae001e60d3fd84c18bb5e2f96b695af38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae001e60d3fd84c18bb5e2f96b695af38">DMA_SxCR_CHSEL_2</a>&#160;&#160;&#160;0x08000000U</td></tr>
<tr class="separator:gae001e60d3fd84c18bb5e2f96b695af38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9bf6407dc86ae23902425ed20d90421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9bf6407dc86ae23902425ed20d90421">DMA_SxCR_MBURST_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaf9bf6407dc86ae23902425ed20d90421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa451942408f8a368a57eb9c45e43e7c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa451942408f8a368a57eb9c45e43e7c8">DMA_SxCR_MBURST_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9bf6407dc86ae23902425ed20d90421">DMA_SxCR_MBURST_Pos</a>)</td></tr>
<tr class="separator:gaa451942408f8a368a57eb9c45e43e7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1174bff38faf5d87b71521bce8f84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa451942408f8a368a57eb9c45e43e7c8">DMA_SxCR_MBURST_Msk</a></td></tr>
<tr class="separator:ga5c1174bff38faf5d87b71521bce8f84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e3931a8f14ffe008b8717e1b3232fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e3931a8f14ffe008b8717e1b3232fca">DMA_SxCR_MBURST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9bf6407dc86ae23902425ed20d90421">DMA_SxCR_MBURST_Pos</a>)</td></tr>
<tr class="separator:ga1e3931a8f14ffe008b8717e1b3232fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28eac7212392083bbf1b3d475022b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9bf6407dc86ae23902425ed20d90421">DMA_SxCR_MBURST_Pos</a>)</td></tr>
<tr class="separator:gaf28eac7212392083bbf1b3d475022b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga596bbd1719434d9b94dc57641788484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga596bbd1719434d9b94dc57641788484e">DMA_SxCR_PBURST_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga596bbd1719434d9b94dc57641788484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0522a557e1c258b7973e76da59cb7bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0522a557e1c258b7973e76da59cb7bbb">DMA_SxCR_PBURST_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga596bbd1719434d9b94dc57641788484e">DMA_SxCR_PBURST_Pos</a>)</td></tr>
<tr class="separator:ga0522a557e1c258b7973e76da59cb7bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502380abb155eb3b37a2ca9359e2da2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0522a557e1c258b7973e76da59cb7bbb">DMA_SxCR_PBURST_Msk</a></td></tr>
<tr class="separator:ga502380abb155eb3b37a2ca9359e2da2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0eee1ad1788868a194f95107057a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf0eee1ad1788868a194f95107057a16">DMA_SxCR_PBURST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga596bbd1719434d9b94dc57641788484e">DMA_SxCR_PBURST_Pos</a>)</td></tr>
<tr class="separator:gadf0eee1ad1788868a194f95107057a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061207b2c654a0dd62e40187c9557eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga061207b2c654a0dd62e40187c9557eda">DMA_SxCR_PBURST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga596bbd1719434d9b94dc57641788484e">DMA_SxCR_PBURST_Pos</a>)</td></tr>
<tr class="separator:ga061207b2c654a0dd62e40187c9557eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae631c89765d8c92dde7eece6b28c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae631c89765d8c92dde7eece6b28c58">DMA_SxCR_CT_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga5ae631c89765d8c92dde7eece6b28c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3ef149321f19c6fdda5eea2d622b78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3ef149321f19c6fdda5eea2d622b78e">DMA_SxCR_CT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae631c89765d8c92dde7eece6b28c58">DMA_SxCR_CT_Pos</a>)</td></tr>
<tr class="separator:gaa3ef149321f19c6fdda5eea2d622b78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd36c677ee53f56dc408cd549e64cf7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3ef149321f19c6fdda5eea2d622b78e">DMA_SxCR_CT_Msk</a></td></tr>
<tr class="separator:gadd36c677ee53f56dc408cd549e64cf7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d74a7510babe49319a47e4fccaceba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d74a7510babe49319a47e4fccaceba7">DMA_SxCR_DBM_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga9d74a7510babe49319a47e4fccaceba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460b7d274a9e54d2ddabddc9832425b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460b7d274a9e54d2ddabddc9832425b4">DMA_SxCR_DBM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d74a7510babe49319a47e4fccaceba7">DMA_SxCR_DBM_Pos</a>)</td></tr>
<tr class="separator:ga460b7d274a9e54d2ddabddc9832425b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a1cde736b2afc5a394a67849f0c497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga460b7d274a9e54d2ddabddc9832425b4">DMA_SxCR_DBM_Msk</a></td></tr>
<tr class="separator:ga53a1cde736b2afc5a394a67849f0c497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0df2c0e1e3fa3614d74ee91cefa8173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0df2c0e1e3fa3614d74ee91cefa8173">DMA_SxCR_PL_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf0df2c0e1e3fa3614d74ee91cefa8173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc66d05a0b6c646926e155f584c2164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc66d05a0b6c646926e155f584c2164">DMA_SxCR_PL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0df2c0e1e3fa3614d74ee91cefa8173">DMA_SxCR_PL_Pos</a>)</td></tr>
<tr class="separator:ga3dc66d05a0b6c646926e155f584c2164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14c115d71a4e3b3c4da360108288154c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc66d05a0b6c646926e155f584c2164">DMA_SxCR_PL_Msk</a></td></tr>
<tr class="separator:ga14c115d71a4e3b3c4da360108288154c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b1b2f7bd6f0af932ff0fb7df9336b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b1b2f7bd6f0af932ff0fb7df9336b6">DMA_SxCR_PL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0df2c0e1e3fa3614d74ee91cefa8173">DMA_SxCR_PL_Pos</a>)</td></tr>
<tr class="separator:ga41b1b2f7bd6f0af932ff0fb7df9336b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81817adc8c0ee54dea0f67a1a9e8eb77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81817adc8c0ee54dea0f67a1a9e8eb77">DMA_SxCR_PL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0df2c0e1e3fa3614d74ee91cefa8173">DMA_SxCR_PL_Pos</a>)</td></tr>
<tr class="separator:ga81817adc8c0ee54dea0f67a1a9e8eb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2c688c88288e3f899e47c4d11ca4fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2c688c88288e3f899e47c4d11ca4fa">DMA_SxCR_PINCOS_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5e2c688c88288e3f899e47c4d11ca4fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78df7ff746fecc4afaa5e980f11de4d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78df7ff746fecc4afaa5e980f11de4d6">DMA_SxCR_PINCOS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2c688c88288e3f899e47c4d11ca4fa">DMA_SxCR_PINCOS_Pos</a>)</td></tr>
<tr class="separator:ga78df7ff746fecc4afaa5e980f11de4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb929908d2e7fdef2136c20c93377c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78df7ff746fecc4afaa5e980f11de4d6">DMA_SxCR_PINCOS_Msk</a></td></tr>
<tr class="separator:gaeb929908d2e7fdef2136c20c93377c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55693651f2994a1c09f7b47455638a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55693651f2994a1c09f7b47455638a6a">DMA_SxCR_MSIZE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga55693651f2994a1c09f7b47455638a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769dd95d6aa84f0bc0080891094cd5bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769dd95d6aa84f0bc0080891094cd5bd">DMA_SxCR_MSIZE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55693651f2994a1c09f7b47455638a6a">DMA_SxCR_MSIZE_Pos</a>)</td></tr>
<tr class="separator:ga769dd95d6aa84f0bc0080891094cd5bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a98cb706a722d726d8ec6e9fe4a773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga769dd95d6aa84f0bc0080891094cd5bd">DMA_SxCR_MSIZE_Msk</a></td></tr>
<tr class="separator:gae9a98cb706a722d726d8ec6e9fe4a773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39adb60b3394b61366691b45b8c2b80f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39adb60b3394b61366691b45b8c2b80f">DMA_SxCR_MSIZE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55693651f2994a1c09f7b47455638a6a">DMA_SxCR_MSIZE_Pos</a>)</td></tr>
<tr class="separator:ga39adb60b3394b61366691b45b8c2b80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c2ef08ab52de52b4e1fd785f60e263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c2ef08ab52de52b4e1fd785f60e263">DMA_SxCR_MSIZE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55693651f2994a1c09f7b47455638a6a">DMA_SxCR_MSIZE_Pos</a>)</td></tr>
<tr class="separator:gaa5c2ef08ab52de52b4e1fd785f60e263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56479851c087f5fe7ea9656862ad35e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56479851c087f5fe7ea9656862ad35e1">DMA_SxCR_PSIZE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga56479851c087f5fe7ea9656862ad35e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddb21769dcff3c41c4bb61e66d8459a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ddb21769dcff3c41c4bb61e66d8459a">DMA_SxCR_PSIZE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56479851c087f5fe7ea9656862ad35e1">DMA_SxCR_PSIZE_Pos</a>)</td></tr>
<tr class="separator:ga1ddb21769dcff3c41c4bb61e66d8459a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea0808f979c27b7b68d79ad511e95ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ddb21769dcff3c41c4bb61e66d8459a">DMA_SxCR_PSIZE_Msk</a></td></tr>
<tr class="separator:gaea0808f979c27b7b68d79ad511e95ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05cf3e3f7c9edae5c70d59b3b75b14f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab05cf3e3f7c9edae5c70d59b3b75b14f">DMA_SxCR_PSIZE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56479851c087f5fe7ea9656862ad35e1">DMA_SxCR_PSIZE_Pos</a>)</td></tr>
<tr class="separator:gab05cf3e3f7c9edae5c70d59b3b75b14f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f376d0900380a3045cbeadd6a037302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f376d0900380a3045cbeadd6a037302">DMA_SxCR_PSIZE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56479851c087f5fe7ea9656862ad35e1">DMA_SxCR_PSIZE_Pos</a>)</td></tr>
<tr class="separator:ga8f376d0900380a3045cbeadd6a037302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d90925c956a5196f58cf3fc89aa56f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d90925c956a5196f58cf3fc89aa56f">DMA_SxCR_MINC_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga11d90925c956a5196f58cf3fc89aa56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9b94c796c25b6dac673c711f74eb48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b9b94c796c25b6dac673c711f74eb48">DMA_SxCR_MINC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga11d90925c956a5196f58cf3fc89aa56f">DMA_SxCR_MINC_Pos</a>)</td></tr>
<tr class="separator:ga3b9b94c796c25b6dac673c711f74eb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga771a295832a584a3777ede523a691719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b9b94c796c25b6dac673c711f74eb48">DMA_SxCR_MINC_Msk</a></td></tr>
<tr class="separator:ga771a295832a584a3777ede523a691719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2a2143daf87c92d37da6503762f7c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f2a2143daf87c92d37da6503762f7c5">DMA_SxCR_PINC_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6f2a2143daf87c92d37da6503762f7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0829e862db027069781244f9820113ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0829e862db027069781244f9820113ab">DMA_SxCR_PINC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f2a2143daf87c92d37da6503762f7c5">DMA_SxCR_PINC_Pos</a>)</td></tr>
<tr class="separator:ga0829e862db027069781244f9820113ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c5d5c559dd14646fdc170e74f1f03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0829e862db027069781244f9820113ab">DMA_SxCR_PINC_Msk</a></td></tr>
<tr class="separator:ga29c5d5c559dd14646fdc170e74f1f03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34774d3e38a7f910c9eb723208457a83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34774d3e38a7f910c9eb723208457a83">DMA_SxCR_CIRC_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga34774d3e38a7f910c9eb723208457a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga873f1581fb2b88c20d6621143a5751ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga873f1581fb2b88c20d6621143a5751ac">DMA_SxCR_CIRC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34774d3e38a7f910c9eb723208457a83">DMA_SxCR_CIRC_Pos</a>)</td></tr>
<tr class="separator:ga873f1581fb2b88c20d6621143a5751ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc248dbc519cc580621cdadcdd8741fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga873f1581fb2b88c20d6621143a5751ac">DMA_SxCR_CIRC_Msk</a></td></tr>
<tr class="separator:gadc248dbc519cc580621cdadcdd8741fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8302200753a3788a5b45462513a84b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8302200753a3788a5b45462513a84b6b">DMA_SxCR_DIR_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8302200753a3788a5b45462513a84b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c4f77554490fc06ecbd63e0e81a696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6c4f77554490fc06ecbd63e0e81a696">DMA_SxCR_DIR_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8302200753a3788a5b45462513a84b6b">DMA_SxCR_DIR_Pos</a>)</td></tr>
<tr class="separator:gab6c4f77554490fc06ecbd63e0e81a696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16bc78076551c42cbdc084e9d0006bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6c4f77554490fc06ecbd63e0e81a696">DMA_SxCR_DIR_Msk</a></td></tr>
<tr class="separator:ga16bc78076551c42cbdc084e9d0006bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadca9547536f3d2f76577275964b4875e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadca9547536f3d2f76577275964b4875e">DMA_SxCR_DIR_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8302200753a3788a5b45462513a84b6b">DMA_SxCR_DIR_Pos</a>)</td></tr>
<tr class="separator:gadca9547536f3d2f76577275964b4875e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac52c8d6ecad03bfe531867fa7457f2ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac52c8d6ecad03bfe531867fa7457f2ae">DMA_SxCR_DIR_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8302200753a3788a5b45462513a84b6b">DMA_SxCR_DIR_Pos</a>)</td></tr>
<tr class="separator:gac52c8d6ecad03bfe531867fa7457f2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b6e1601b8fe4d4315dabeb21d87871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9b6e1601b8fe4d4315dabeb21d87871">DMA_SxCR_PFCTRL_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gac9b6e1601b8fe4d4315dabeb21d87871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab67e3396d4689bc81191afda92e1864c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab67e3396d4689bc81191afda92e1864c">DMA_SxCR_PFCTRL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac9b6e1601b8fe4d4315dabeb21d87871">DMA_SxCR_PFCTRL_Pos</a>)</td></tr>
<tr class="separator:gab67e3396d4689bc81191afda92e1864c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f412d256043bec3e01ceef7f2099f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab67e3396d4689bc81191afda92e1864c">DMA_SxCR_PFCTRL_Msk</a></td></tr>
<tr class="separator:ga11f412d256043bec3e01ceef7f2099f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d5934cc3988e035dcb1bf40f6e755a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d5934cc3988e035dcb1bf40f6e755a">DMA_SxCR_TCIE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga04d5934cc3988e035dcb1bf40f6e755a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e6592b451e33103e1d6d119046a5e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86e6592b451e33103e1d6d119046a5e3">DMA_SxCR_TCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga04d5934cc3988e035dcb1bf40f6e755a">DMA_SxCR_TCIE_Pos</a>)</td></tr>
<tr class="separator:ga86e6592b451e33103e1d6d119046a5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae47cc2cd2e985d29cb6b0bb65da1d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86e6592b451e33103e1d6d119046a5e3">DMA_SxCR_TCIE_Msk</a></td></tr>
<tr class="separator:ga6ae47cc2cd2e985d29cb6b0bb65da1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed0223ba349ffb6e55d16415be0a92e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed0223ba349ffb6e55d16415be0a92e">DMA_SxCR_HTIE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga7ed0223ba349ffb6e55d16415be0a92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2b5b47a0da93f112effd85edf7e27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b2b5b47a0da93f112effd85edf7e27b">DMA_SxCR_HTIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed0223ba349ffb6e55d16415be0a92e">DMA_SxCR_HTIE_Pos</a>)</td></tr>
<tr class="separator:ga1b2b5b47a0da93f112effd85edf7e27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a7fe097608bc5031d42ba69effed20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b2b5b47a0da93f112effd85edf7e27b">DMA_SxCR_HTIE_Msk</a></td></tr>
<tr class="separator:ga13a7fe097608bc5031d42ba69effed20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3416da006a6a698c8f95f91e0b9b4b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3416da006a6a698c8f95f91e0b9b4b5f">DMA_SxCR_TEIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3416da006a6a698c8f95f91e0b9b4b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e7331240fc8545d3dba92568b243039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e7331240fc8545d3dba92568b243039">DMA_SxCR_TEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3416da006a6a698c8f95f91e0b9b4b5f">DMA_SxCR_TEIE_Pos</a>)</td></tr>
<tr class="separator:ga7e7331240fc8545d3dba92568b243039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee99c36ba3ea56cdb4f73a0b01fb602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e7331240fc8545d3dba92568b243039">DMA_SxCR_TEIE_Msk</a></td></tr>
<tr class="separator:gaeee99c36ba3ea56cdb4f73a0b01fb602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d77b99e19ffb0ce8533726db577011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d77b99e19ffb0ce8533726db577011">DMA_SxCR_DMEIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga90d77b99e19ffb0ce8533726db577011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga640f196b45fc4e81ac468cbc3503148b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga640f196b45fc4e81ac468cbc3503148b">DMA_SxCR_DMEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga90d77b99e19ffb0ce8533726db577011">DMA_SxCR_DMEIE_Pos</a>)</td></tr>
<tr class="separator:ga640f196b45fc4e81ac468cbc3503148b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaecc56f94a9af756d077cf7df1b6c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga640f196b45fc4e81ac468cbc3503148b">DMA_SxCR_DMEIE_Msk</a></td></tr>
<tr class="separator:gacaecc56f94a9af756d077cf7df1b6c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae3e4666ee54b89bca73e5ce40032a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae3e4666ee54b89bca73e5ce40032a8">DMA_SxCR_EN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0ae3e4666ee54b89bca73e5ce40032a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga038999913cf4b5608f4b06bde0f5b6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga038999913cf4b5608f4b06bde0f5b6f1">DMA_SxCR_EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae3e4666ee54b89bca73e5ce40032a8">DMA_SxCR_EN_Pos</a>)</td></tr>
<tr class="separator:ga038999913cf4b5608f4b06bde0f5b6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf69fe92e9a44167535365b0fe4ea9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga038999913cf4b5608f4b06bde0f5b6f1">DMA_SxCR_EN_Msk</a></td></tr>
<tr class="separator:gaabf69fe92e9a44167535365b0fe4ea9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c9d3fe3ecd436e1e33bf246a8a1d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4c9d3fe3ecd436e1e33bf246a8a1d81">DMA_SxCR_ACK_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gad4c9d3fe3ecd436e1e33bf246a8a1d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae03b6c12b1fc9d635ce6abac4b15006e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae03b6c12b1fc9d635ce6abac4b15006e">DMA_SxCR_ACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad4c9d3fe3ecd436e1e33bf246a8a1d81">DMA_SxCR_ACK_Pos</a>)</td></tr>
<tr class="separator:gae03b6c12b1fc9d635ce6abac4b15006e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f597f58faf86d2b78ad931079f57305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f597f58faf86d2b78ad931079f57305">DMA_SxCR_ACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae03b6c12b1fc9d635ce6abac4b15006e">DMA_SxCR_ACK_Msk</a></td></tr>
<tr class="separator:ga4f597f58faf86d2b78ad931079f57305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba02a9fd02f498e258e93837b511cdd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaba02a9fd02f498e258e93837b511cdd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9525ced3fadc78d4d5bb8234d226a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9525ced3fadc78d4d5bb8234d226a52">DMA_SxNDT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="separator:gad9525ced3fadc78d4d5bb8234d226a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e0e1a1121885de705e618855ba83b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62e0e1a1121885de705e618855ba83b0">DMA_SxNDT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9525ced3fadc78d4d5bb8234d226a52">DMA_SxNDT_Msk</a></td></tr>
<tr class="separator:ga62e0e1a1121885de705e618855ba83b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae52f0e22e621d60861143ca6027852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ae52f0e22e621d60861143ca6027852">DMA_SxNDT_0</a>&#160;&#160;&#160;(0x0001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="separator:ga9ae52f0e22e621d60861143ca6027852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c4223f0a871ccfee403988befa42d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c4223f0a871ccfee403988befa42d94">DMA_SxNDT_1</a>&#160;&#160;&#160;(0x0002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="separator:ga4c4223f0a871ccfee403988befa42d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4766cc41262f7b530351ecc5939fc222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4766cc41262f7b530351ecc5939fc222">DMA_SxNDT_2</a>&#160;&#160;&#160;(0x0004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="separator:ga4766cc41262f7b530351ecc5939fc222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa43d96546fce4a436e4478a99ac0394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa43d96546fce4a436e4478a99ac0394">DMA_SxNDT_3</a>&#160;&#160;&#160;(0x0008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="separator:gaaa43d96546fce4a436e4478a99ac0394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81412c27b9d192be6c8c251b3a750e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81412c27b9d192be6c8c251b3a750e3c">DMA_SxNDT_4</a>&#160;&#160;&#160;(0x0010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="separator:ga81412c27b9d192be6c8c251b3a750e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff6beaa117fca4b6d1bbd87de34f674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeff6beaa117fca4b6d1bbd87de34f674">DMA_SxNDT_5</a>&#160;&#160;&#160;(0x0020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="separator:gaeff6beaa117fca4b6d1bbd87de34f674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7533a77655a960f82d08edfd2f4bf7ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7533a77655a960f82d08edfd2f4bf7ee">DMA_SxNDT_6</a>&#160;&#160;&#160;(0x0040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="separator:ga7533a77655a960f82d08edfd2f4bf7ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2791b19fcf8586ffd28204bab2f2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b2791b19fcf8586ffd28204bab2f2b4">DMA_SxNDT_7</a>&#160;&#160;&#160;(0x0080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="separator:ga4b2791b19fcf8586ffd28204bab2f2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d77fc0aa9e027fc906f70f8e6a4aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6d77fc0aa9e027fc906f70f8e6a4aca">DMA_SxNDT_8</a>&#160;&#160;&#160;(0x0100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="separator:gaa6d77fc0aa9e027fc906f70f8e6a4aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b4f096ed9b7f778e5b6beec36ca9698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b4f096ed9b7f778e5b6beec36ca9698">DMA_SxNDT_9</a>&#160;&#160;&#160;(0x0200UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="separator:ga4b4f096ed9b7f778e5b6beec36ca9698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a0c2548db60b344bbbda72b53089ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64a0c2548db60b344bbbda72b53089ca">DMA_SxNDT_10</a>&#160;&#160;&#160;(0x0400UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="separator:ga64a0c2548db60b344bbbda72b53089ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e37fe0da3a0c2e6ac94f999c8455187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e37fe0da3a0c2e6ac94f999c8455187">DMA_SxNDT_11</a>&#160;&#160;&#160;(0x0800UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="separator:ga6e37fe0da3a0c2e6ac94f999c8455187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27c8ece8e904ef16ea45be9f7733103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa27c8ece8e904ef16ea45be9f7733103">DMA_SxNDT_12</a>&#160;&#160;&#160;(0x1000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="separator:gaa27c8ece8e904ef16ea45be9f7733103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f320a375482fe097d3f1579925013bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f320a375482fe097d3f1579925013bb">DMA_SxNDT_13</a>&#160;&#160;&#160;(0x2000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="separator:ga8f320a375482fe097d3f1579925013bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8882d292259d683b075bf6c4e009b3ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8882d292259d683b075bf6c4e009b3ae">DMA_SxNDT_14</a>&#160;&#160;&#160;(0x4000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="separator:ga8882d292259d683b075bf6c4e009b3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386a1a2048a470bed80654cd548dea65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga386a1a2048a470bed80654cd548dea65">DMA_SxNDT_15</a>&#160;&#160;&#160;(0x8000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="separator:ga386a1a2048a470bed80654cd548dea65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10b0f3097f54eff7dd2d43bb1c31f736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10b0f3097f54eff7dd2d43bb1c31f736">DMA_SxFCR_FEIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga10b0f3097f54eff7dd2d43bb1c31f736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff36ebec91293d8106a40bbf580be00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadff36ebec91293d8106a40bbf580be00">DMA_SxFCR_FEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga10b0f3097f54eff7dd2d43bb1c31f736">DMA_SxFCR_FEIE_Pos</a>)</td></tr>
<tr class="separator:gadff36ebec91293d8106a40bbf580be00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9ca2264bc381abe0f4183729ab1fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadff36ebec91293d8106a40bbf580be00">DMA_SxFCR_FEIE_Msk</a></td></tr>
<tr class="separator:gaba9ca2264bc381abe0f4183729ab1fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6719968db5f4e50b30015434339db896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6719968db5f4e50b30015434339db896">DMA_SxFCR_FS_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga6719968db5f4e50b30015434339db896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46ecd57c9b56be53a38263c02d25c50f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46ecd57c9b56be53a38263c02d25c50f">DMA_SxFCR_FS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6719968db5f4e50b30015434339db896">DMA_SxFCR_FS_Pos</a>)</td></tr>
<tr class="separator:ga46ecd57c9b56be53a38263c02d25c50f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56094479dc9b173b00ccfb199d8a2853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46ecd57c9b56be53a38263c02d25c50f">DMA_SxFCR_FS_Msk</a></td></tr>
<tr class="separator:ga56094479dc9b173b00ccfb199d8a2853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf0cb1a99fb8265535b15fc6a428060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0cb1a99fb8265535b15fc6a428060">DMA_SxFCR_FS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6719968db5f4e50b30015434339db896">DMA_SxFCR_FS_Pos</a>)</td></tr>
<tr class="separator:gaccf0cb1a99fb8265535b15fc6a428060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5dd8e40fe393762866522caa0ab842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b5dd8e40fe393762866522caa0ab842">DMA_SxFCR_FS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6719968db5f4e50b30015434339db896">DMA_SxFCR_FS_Pos</a>)</td></tr>
<tr class="separator:ga6b5dd8e40fe393762866522caa0ab842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51558a53d17a6deeed3937c15787361c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51558a53d17a6deeed3937c15787361c">DMA_SxFCR_FS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6719968db5f4e50b30015434339db896">DMA_SxFCR_FS_Pos</a>)</td></tr>
<tr class="separator:ga51558a53d17a6deeed3937c15787361c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562b4b1bcd309931c42bfe7793044e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562b4b1bcd309931c42bfe7793044e91">DMA_SxFCR_DMDIS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga562b4b1bcd309931c42bfe7793044e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadedd400be2f182737e484d52be6b80c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadedd400be2f182737e484d52be6b80c1">DMA_SxFCR_DMDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga562b4b1bcd309931c42bfe7793044e91">DMA_SxFCR_DMDIS_Pos</a>)</td></tr>
<tr class="separator:gadedd400be2f182737e484d52be6b80c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89406bb954742665691c0ac2f8d95ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadedd400be2f182737e484d52be6b80c1">DMA_SxFCR_DMDIS_Msk</a></td></tr>
<tr class="separator:ga89406bb954742665691c0ac2f8d95ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6876e8621d30962774d2b72dbc720ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6876e8621d30962774d2b72dbc720ec">DMA_SxFCR_FTH_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae6876e8621d30962774d2b72dbc720ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e436952c24ada5a0c553043092285e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e436952c24ada5a0c553043092285e7">DMA_SxFCR_FTH_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6876e8621d30962774d2b72dbc720ec">DMA_SxFCR_FTH_Pos</a>)</td></tr>
<tr class="separator:ga5e436952c24ada5a0c553043092285e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c16978164026a81f5b07280e800e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e436952c24ada5a0c553043092285e7">DMA_SxFCR_FTH_Msk</a></td></tr>
<tr class="separator:ga44c16978164026a81f5b07280e800e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63716e11d34bca95927671055aa63fe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63716e11d34bca95927671055aa63fe8">DMA_SxFCR_FTH_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6876e8621d30962774d2b72dbc720ec">DMA_SxFCR_FTH_Pos</a>)</td></tr>
<tr class="separator:ga63716e11d34bca95927671055aa63fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d780fc1222a183071c73e62a0524a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d780fc1222a183071c73e62a0524a1">DMA_SxFCR_FTH_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6876e8621d30962774d2b72dbc720ec">DMA_SxFCR_FTH_Pos</a>)</td></tr>
<tr class="separator:gae3d780fc1222a183071c73e62a0524a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1917ec61d4f0b063c4d63c94d00f104c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1917ec61d4f0b063c4d63c94d00f104c">DMA_LISR_TCIF3_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga1917ec61d4f0b063c4d63c94d00f104c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcbb22f764dbcd84f9f7679ba140fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fcbb22f764dbcd84f9f7679ba140fd8">DMA_LISR_TCIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1917ec61d4f0b063c4d63c94d00f104c">DMA_LISR_TCIF3_Pos</a>)</td></tr>
<tr class="separator:ga9fcbb22f764dbcd84f9f7679ba140fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e5bf8adbb2646d325cba8d5dd670d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fcbb22f764dbcd84f9f7679ba140fd8">DMA_LISR_TCIF3_Msk</a></td></tr>
<tr class="separator:ga44e5bf8adbb2646d325cba8d5dd670d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc365b9d116f7bf0fb0bdb4a36b025f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc365b9d116f7bf0fb0bdb4a36b025f0">DMA_LISR_HTIF3_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gabc365b9d116f7bf0fb0bdb4a36b025f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga202e6ae73e145494851e4c40f5c2eb2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga202e6ae73e145494851e4c40f5c2eb2e">DMA_LISR_HTIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabc365b9d116f7bf0fb0bdb4a36b025f0">DMA_LISR_HTIF3_Pos</a>)</td></tr>
<tr class="separator:ga202e6ae73e145494851e4c40f5c2eb2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10c891ee2ec333b7f87eea5886d574f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga202e6ae73e145494851e4c40f5c2eb2e">DMA_LISR_HTIF3_Msk</a></td></tr>
<tr class="separator:gaa10c891ee2ec333b7f87eea5886d574f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb3514f45c12c124807ea04b5e5206d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eb3514f45c12c124807ea04b5e5206d">DMA_LISR_TEIF3_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga3eb3514f45c12c124807ea04b5e5206d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga770b6645dff14ef5d2950aff2995ec72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga770b6645dff14ef5d2950aff2995ec72">DMA_LISR_TEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3eb3514f45c12c124807ea04b5e5206d">DMA_LISR_TEIF3_Pos</a>)</td></tr>
<tr class="separator:ga770b6645dff14ef5d2950aff2995ec72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dfaba3a5db7cdcbddf9ee5974b44c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f">DMA_LISR_TEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga770b6645dff14ef5d2950aff2995ec72">DMA_LISR_TEIF3_Msk</a></td></tr>
<tr class="separator:ga5dfaba3a5db7cdcbddf9ee5974b44c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f039fe3193408bc81d812149996ea9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f039fe3193408bc81d812149996ea9f">DMA_LISR_DMEIF3_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga9f039fe3193408bc81d812149996ea9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4331e1ec530a0dc0cbee400d5950b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4331e1ec530a0dc0cbee400d5950b3a">DMA_LISR_DMEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f039fe3193408bc81d812149996ea9f">DMA_LISR_DMEIF3_Pos</a>)</td></tr>
<tr class="separator:gad4331e1ec530a0dc0cbee400d5950b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01fd1397b41221f5bdf6f107cb92e196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4331e1ec530a0dc0cbee400d5950b3a">DMA_LISR_DMEIF3_Msk</a></td></tr>
<tr class="separator:ga01fd1397b41221f5bdf6f107cb92e196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace4ae0196dace02aceafe1fe77b6e6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace4ae0196dace02aceafe1fe77b6e6d7">DMA_LISR_FEIF3_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gace4ae0196dace02aceafe1fe77b6e6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46bd312d438cb54d4b68b189cf120fd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46bd312d438cb54d4b68b189cf120fd1">DMA_LISR_FEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace4ae0196dace02aceafe1fe77b6e6d7">DMA_LISR_FEIF3_Pos</a>)</td></tr>
<tr class="separator:ga46bd312d438cb54d4b68b189cf120fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5367443a1378eef82aed62ca22763952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46bd312d438cb54d4b68b189cf120fd1">DMA_LISR_FEIF3_Msk</a></td></tr>
<tr class="separator:ga5367443a1378eef82aed62ca22763952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d0716b2ad4127572e8b69fb92652f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d0716b2ad4127572e8b69fb92652f19">DMA_LISR_TCIF2_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga7d0716b2ad4127572e8b69fb92652f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae271580139c8f7d241532d0c833afe06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae271580139c8f7d241532d0c833afe06">DMA_LISR_TCIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d0716b2ad4127572e8b69fb92652f19">DMA_LISR_TCIF2_Pos</a>)</td></tr>
<tr class="separator:gae271580139c8f7d241532d0c833afe06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21350cce8c4cb5d7c6fcf5edc930cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae271580139c8f7d241532d0c833afe06">DMA_LISR_TCIF2_Msk</a></td></tr>
<tr class="separator:gaf21350cce8c4cb5d7c6fcf5edc930cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2700c5fdeaa7186a38c920f5ec85ea49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2700c5fdeaa7186a38c920f5ec85ea49">DMA_LISR_HTIF2_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga2700c5fdeaa7186a38c920f5ec85ea49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83c87fe2679a6130003dd72b363e9c53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83c87fe2679a6130003dd72b363e9c53">DMA_LISR_HTIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2700c5fdeaa7186a38c920f5ec85ea49">DMA_LISR_HTIF2_Pos</a>)</td></tr>
<tr class="separator:ga83c87fe2679a6130003dd72b363e9c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca25185d14a1f0c208ec8ceadc787a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83c87fe2679a6130003dd72b363e9c53">DMA_LISR_HTIF2_Msk</a></td></tr>
<tr class="separator:ga6ca25185d14a1f0c208ec8ceadc787a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01bf79870cef24f0875200fba8ab778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac01bf79870cef24f0875200fba8ab778">DMA_LISR_TEIF2_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gac01bf79870cef24f0875200fba8ab778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f9f609e2612044dd911f853c401ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64f9f609e2612044dd911f853c401ce9">DMA_LISR_TEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac01bf79870cef24f0875200fba8ab778">DMA_LISR_TEIF2_Pos</a>)</td></tr>
<tr class="separator:ga64f9f609e2612044dd911f853c401ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d540802cadde42bdd6debae5d8ab89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74d540802cadde42bdd6debae5d8ab89">DMA_LISR_TEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64f9f609e2612044dd911f853c401ce9">DMA_LISR_TEIF2_Msk</a></td></tr>
<tr class="separator:ga74d540802cadde42bdd6debae5d8ab89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad852ffba4cb1b34e1cc77ba3f5075c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad852ffba4cb1b34e1cc77ba3f5075c03">DMA_LISR_DMEIF2_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gad852ffba4cb1b34e1cc77ba3f5075c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7a3d352057475b51e9627d497bf8d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f7a3d352057475b51e9627d497bf8d5">DMA_LISR_DMEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad852ffba4cb1b34e1cc77ba3f5075c03">DMA_LISR_DMEIF2_Pos</a>)</td></tr>
<tr class="separator:ga6f7a3d352057475b51e9627d497bf8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7edcd7404f0dcf19a724dfad22026a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f7a3d352057475b51e9627d497bf8d5">DMA_LISR_DMEIF2_Msk</a></td></tr>
<tr class="separator:gabc7edcd7404f0dcf19a724dfad22026a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53433f2c39d945b72231cff33c0b6ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53433f2c39d945b72231cff33c0b6ccb">DMA_LISR_FEIF2_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga53433f2c39d945b72231cff33c0b6ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4c97aa0bf50b5ff36e271bde6b2285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d4c97aa0bf50b5ff36e271bde6b2285">DMA_LISR_FEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53433f2c39d945b72231cff33c0b6ccb">DMA_LISR_FEIF2_Pos</a>)</td></tr>
<tr class="separator:ga2d4c97aa0bf50b5ff36e271bde6b2285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99c42b194213872753460ef9b7745213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d4c97aa0bf50b5ff36e271bde6b2285">DMA_LISR_FEIF2_Msk</a></td></tr>
<tr class="separator:ga99c42b194213872753460ef9b7745213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03abe37d6a707015bd502285aa4ab71c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03abe37d6a707015bd502285aa4ab71c">DMA_LISR_TCIF1_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga03abe37d6a707015bd502285aa4ab71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338a63d76a175d0ef90bd5469232cc69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga338a63d76a175d0ef90bd5469232cc69">DMA_LISR_TCIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga03abe37d6a707015bd502285aa4ab71c">DMA_LISR_TCIF1_Pos</a>)</td></tr>
<tr class="separator:ga338a63d76a175d0ef90bd5469232cc69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae02aec39ded937b3ce816d3df4520d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga338a63d76a175d0ef90bd5469232cc69">DMA_LISR_TCIF1_Msk</a></td></tr>
<tr class="separator:gae02aec39ded937b3ce816d3df4520d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c7637307de891e63bc8ca8cb7750f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00c7637307de891e63bc8ca8cb7750f4">DMA_LISR_HTIF1_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga00c7637307de891e63bc8ca8cb7750f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9343cd010bd919a13bf32f9a8d998f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c9343cd010bd919a13bf32f9a8d998f">DMA_LISR_HTIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga00c7637307de891e63bc8ca8cb7750f4">DMA_LISR_HTIF1_Pos</a>)</td></tr>
<tr class="separator:ga3c9343cd010bd919a13bf32f9a8d998f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04304a9f8891e325247c0aaa4c9fac72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c9343cd010bd919a13bf32f9a8d998f">DMA_LISR_HTIF1_Msk</a></td></tr>
<tr class="separator:ga04304a9f8891e325247c0aaa4c9fac72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e7b142424b2a4901007ea232482931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81e7b142424b2a4901007ea232482931">DMA_LISR_TEIF1_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga81e7b142424b2a4901007ea232482931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014420a4087c5f7fa521536fed95a57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga014420a4087c5f7fa521536fed95a57b">DMA_LISR_TEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81e7b142424b2a4901007ea232482931">DMA_LISR_TEIF1_Pos</a>)</td></tr>
<tr class="separator:ga014420a4087c5f7fa521536fed95a57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cd826db0b9ea5544d1a93beb90f8972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cd826db0b9ea5544d1a93beb90f8972">DMA_LISR_TEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga014420a4087c5f7fa521536fed95a57b">DMA_LISR_TEIF1_Msk</a></td></tr>
<tr class="separator:ga0cd826db0b9ea5544d1a93beb90f8972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga863200d27b1112aa53312c17b3130fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga863200d27b1112aa53312c17b3130fb9">DMA_LISR_DMEIF1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga863200d27b1112aa53312c17b3130fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71ddcdc61bbf235161b59b2fa356fa3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71ddcdc61bbf235161b59b2fa356fa3b">DMA_LISR_DMEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga863200d27b1112aa53312c17b3130fb9">DMA_LISR_DMEIF1_Pos</a>)</td></tr>
<tr class="separator:ga71ddcdc61bbf235161b59b2fa356fa3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4903814bfc12dd6193416374fbddf8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71ddcdc61bbf235161b59b2fa356fa3b">DMA_LISR_DMEIF1_Msk</a></td></tr>
<tr class="separator:gaa4903814bfc12dd6193416374fbddf8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8b90ddc0ba4459e396755e1fcc156f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f8b90ddc0ba4459e396755e1fcc156f">DMA_LISR_FEIF1_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga4f8b90ddc0ba4459e396755e1fcc156f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa932a51d97ae0952a1cf37b876ac9cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa932a51d97ae0952a1cf37b876ac9cbc">DMA_LISR_FEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f8b90ddc0ba4459e396755e1fcc156f">DMA_LISR_FEIF1_Pos</a>)</td></tr>
<tr class="separator:gaa932a51d97ae0952a1cf37b876ac9cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc4fecde60c09e12f10113a156bb922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa932a51d97ae0952a1cf37b876ac9cbc">DMA_LISR_FEIF1_Msk</a></td></tr>
<tr class="separator:gafbc4fecde60c09e12f10113a156bb922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca6a950eb06d3526feab88473965afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ca6a950eb06d3526feab88473965afe">DMA_LISR_TCIF0_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga7ca6a950eb06d3526feab88473965afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a6dc2ab51b3f572bf7dba9ee25354b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0a6dc2ab51b3f572bf7dba9ee25354b">DMA_LISR_TCIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ca6a950eb06d3526feab88473965afe">DMA_LISR_TCIF0_Pos</a>)</td></tr>
<tr class="separator:gae0a6dc2ab51b3f572bf7dba9ee25354b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc3f7e52c0688bed4b71fa37666901d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0a6dc2ab51b3f572bf7dba9ee25354b">DMA_LISR_TCIF0_Msk</a></td></tr>
<tr class="separator:gadbc3f7e52c0688bed4b71fa37666901d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e84488e6b41b533d99b63e3a08008da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e84488e6b41b533d99b63e3a08008da">DMA_LISR_HTIF0_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3e84488e6b41b533d99b63e3a08008da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5a05c426a6fc95eee5f6b387139293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5a05c426a6fc95eee5f6b387139293">DMA_LISR_HTIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e84488e6b41b533d99b63e3a08008da">DMA_LISR_HTIF0_Pos</a>)</td></tr>
<tr class="separator:ga8c5a05c426a6fc95eee5f6b387139293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6181727d13abbc46283ff22ce359e3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5a05c426a6fc95eee5f6b387139293">DMA_LISR_HTIF0_Msk</a></td></tr>
<tr class="separator:ga6181727d13abbc46283ff22ce359e3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ce7d8c40ff5bece107011e99d86e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0ce7d8c40ff5bece107011e99d86e16">DMA_LISR_TEIF0_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae0ce7d8c40ff5bece107011e99d86e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8213385927a3d6b07c3e035b331fead4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8213385927a3d6b07c3e035b331fead4">DMA_LISR_TEIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae0ce7d8c40ff5bece107011e99d86e16">DMA_LISR_TEIF0_Pos</a>)</td></tr>
<tr class="separator:ga8213385927a3d6b07c3e035b331fead4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43cdafa5acfcd683b7a2ee8976dd8ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8213385927a3d6b07c3e035b331fead4">DMA_LISR_TEIF0_Msk</a></td></tr>
<tr class="separator:gad43cdafa5acfcd683b7a2ee8976dd8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga143abdc2acba3fb3ff2e3bc76f8cbf9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga143abdc2acba3fb3ff2e3bc76f8cbf9d">DMA_LISR_DMEIF0_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga143abdc2acba3fb3ff2e3bc76f8cbf9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66347e1824698903c1533784c2413f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66347e1824698903c1533784c2413f84">DMA_LISR_DMEIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga143abdc2acba3fb3ff2e3bc76f8cbf9d">DMA_LISR_DMEIF0_Pos</a>)</td></tr>
<tr class="separator:ga66347e1824698903c1533784c2413f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72de97ebc9d063dceb38bada91c44878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66347e1824698903c1533784c2413f84">DMA_LISR_DMEIF0_Msk</a></td></tr>
<tr class="separator:ga72de97ebc9d063dceb38bada91c44878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b4469def09a256f7ce049de364650a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b4469def09a256f7ce049de364650a">DMA_LISR_FEIF0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf0b4469def09a256f7ce049de364650a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ecaf3690c72bee4bd08746779615dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4ecaf3690c72bee4bd08746779615dd">DMA_LISR_FEIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b4469def09a256f7ce049de364650a">DMA_LISR_FEIF0_Pos</a>)</td></tr>
<tr class="separator:gac4ecaf3690c72bee4bd08746779615dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79bcc3f8e773206a66aba95c6f889d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4ecaf3690c72bee4bd08746779615dd">DMA_LISR_FEIF0_Msk</a></td></tr>
<tr class="separator:ga79bcc3f8e773206a66aba95c6f889d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de32d4d0c47fc9ee420f6f94e02f275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6de32d4d0c47fc9ee420f6f94e02f275">DMA_HISR_TCIF7_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga6de32d4d0c47fc9ee420f6f94e02f275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cecdf83cc7589761412e00b3d71e657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cecdf83cc7589761412e00b3d71e657">DMA_HISR_TCIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6de32d4d0c47fc9ee420f6f94e02f275">DMA_HISR_TCIF7_Pos</a>)</td></tr>
<tr class="separator:ga7cecdf83cc7589761412e00b3d71e657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20a0a5e103def436d4e329fc0888482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cecdf83cc7589761412e00b3d71e657">DMA_HISR_TCIF7_Msk</a></td></tr>
<tr class="separator:gad20a0a5e103def436d4e329fc0888482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d1b08aa592736655c679f9f57275ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1b08aa592736655c679f9f57275ecd">DMA_HISR_HTIF7_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga2d1b08aa592736655c679f9f57275ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a223400ca195866f036f2a3cdf2029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32a223400ca195866f036f2a3cdf2029">DMA_HISR_HTIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1b08aa592736655c679f9f57275ecd">DMA_HISR_HTIF7_Pos</a>)</td></tr>
<tr class="separator:ga32a223400ca195866f036f2a3cdf2029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf535d1a3209d2e2e0e616e2d7501525d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32a223400ca195866f036f2a3cdf2029">DMA_HISR_HTIF7_Msk</a></td></tr>
<tr class="separator:gaf535d1a3209d2e2e0e616e2d7501525d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f7912fe43718644df70d92495a2fe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9f7912fe43718644df70d92495a2fe8">DMA_HISR_TEIF7_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gac9f7912fe43718644df70d92495a2fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2754f465bbced1dec2e45bbb8fc9a3c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2754f465bbced1dec2e45bbb8fc9a3c4">DMA_HISR_TEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac9f7912fe43718644df70d92495a2fe8">DMA_HISR_TEIF7_Pos</a>)</td></tr>
<tr class="separator:ga2754f465bbced1dec2e45bbb8fc9a3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960f094539b5afc7f9d5e45b7909afe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga960f094539b5afc7f9d5e45b7909afe6">DMA_HISR_TEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2754f465bbced1dec2e45bbb8fc9a3c4">DMA_HISR_TEIF7_Msk</a></td></tr>
<tr class="separator:ga960f094539b5afc7f9d5e45b7909afe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3c0b6526917df4addd70f13f7b9417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3c0b6526917df4addd70f13f7b9417">DMA_HISR_DMEIF7_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga9e3c0b6526917df4addd70f13f7b9417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c027560b6bf31fb7926439500c32d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c027560b6bf31fb7926439500c32d6c">DMA_HISR_DMEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3c0b6526917df4addd70f13f7b9417">DMA_HISR_DMEIF7_Pos</a>)</td></tr>
<tr class="separator:ga6c027560b6bf31fb7926439500c32d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb23848f8a022a47ab4abd5aa9b7d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c027560b6bf31fb7926439500c32d6c">DMA_HISR_DMEIF7_Msk</a></td></tr>
<tr class="separator:ga3bb23848f8a022a47ab4abd5aa9b7d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419c7042fb7439840a04e5fd445731d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga419c7042fb7439840a04e5fd445731d2">DMA_HISR_FEIF7_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga419c7042fb7439840a04e5fd445731d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe1e3a74167419160edbbc759ca3789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe1e3a74167419160edbbc759ca3789">DMA_HISR_FEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga419c7042fb7439840a04e5fd445731d2">DMA_HISR_FEIF7_Pos</a>)</td></tr>
<tr class="separator:ga4fe1e3a74167419160edbbc759ca3789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea53385fca360f16c4474db1cf18bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe1e3a74167419160edbbc759ca3789">DMA_HISR_FEIF7_Msk</a></td></tr>
<tr class="separator:gadea53385fca360f16c4474db1cf18bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6ca1e8f590dcd64fae7d0aab508111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d6ca1e8f590dcd64fae7d0aab508111">DMA_HISR_TCIF6_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga9d6ca1e8f590dcd64fae7d0aab508111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8504bd4d44054ecc0974a59578f6f6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8504bd4d44054ecc0974a59578f6f6ce">DMA_HISR_TCIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d6ca1e8f590dcd64fae7d0aab508111">DMA_HISR_TCIF6_Pos</a>)</td></tr>
<tr class="separator:ga8504bd4d44054ecc0974a59578f6f6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad29468aa609150e241d9ae62c477cf45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8504bd4d44054ecc0974a59578f6f6ce">DMA_HISR_TCIF6_Msk</a></td></tr>
<tr class="separator:gad29468aa609150e241d9ae62c477cf45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27460df561ea71167eb046d7993a3763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27460df561ea71167eb046d7993a3763">DMA_HISR_HTIF6_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga27460df561ea71167eb046d7993a3763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722b24166ff10769a7f325a6bda26272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga722b24166ff10769a7f325a6bda26272">DMA_HISR_HTIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27460df561ea71167eb046d7993a3763">DMA_HISR_HTIF6_Pos</a>)</td></tr>
<tr class="separator:ga722b24166ff10769a7f325a6bda26272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d39c14138e9ff216c203b288137144b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga722b24166ff10769a7f325a6bda26272">DMA_HISR_HTIF6_Msk</a></td></tr>
<tr class="separator:ga0d39c14138e9ff216c203b288137144b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a1443bc4b15ef4c44d26611688b2d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a1443bc4b15ef4c44d26611688b2d4">DMA_HISR_TEIF6_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga83a1443bc4b15ef4c44d26611688b2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6d3a65ce374edd183b14be4f40356e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6d3a65ce374edd183b14be4f40356e2">DMA_HISR_TEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83a1443bc4b15ef4c44d26611688b2d4">DMA_HISR_TEIF6_Pos</a>)</td></tr>
<tr class="separator:gac6d3a65ce374edd183b14be4f40356e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a7ec01955fb504a5aa4f9f16a9ac52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c">DMA_HISR_TEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6d3a65ce374edd183b14be4f40356e2">DMA_HISR_TEIF6_Msk</a></td></tr>
<tr class="separator:ga1a7ec01955fb504a5aa4f9f16a9ac52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf94b5e23736cdcfd2980ed8339ea346c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf94b5e23736cdcfd2980ed8339ea346c">DMA_HISR_DMEIF6_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaf94b5e23736cdcfd2980ed8339ea346c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903b58a651a1aaf08e3058d9aefb2e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903b58a651a1aaf08e3058d9aefb2e76">DMA_HISR_DMEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf94b5e23736cdcfd2980ed8339ea346c">DMA_HISR_DMEIF6_Pos</a>)</td></tr>
<tr class="separator:ga903b58a651a1aaf08e3058d9aefb2e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b58e7ba316d3fc296f4433b3e62c38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga903b58a651a1aaf08e3058d9aefb2e76">DMA_HISR_DMEIF6_Msk</a></td></tr>
<tr class="separator:gab7b58e7ba316d3fc296f4433b3e62c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5e631133a8a3dbcdad903d73cccb160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5e631133a8a3dbcdad903d73cccb160">DMA_HISR_FEIF6_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaa5e631133a8a3dbcdad903d73cccb160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1736288bfd961d56e8571bdc91bd65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1736288bfd961d56e8571bdc91bd65b">DMA_HISR_FEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5e631133a8a3dbcdad903d73cccb160">DMA_HISR_FEIF6_Pos</a>)</td></tr>
<tr class="separator:gaa1736288bfd961d56e8571bdc91bd65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb297f94bde8d1aea580683d466ca8ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1736288bfd961d56e8571bdc91bd65b">DMA_HISR_FEIF6_Msk</a></td></tr>
<tr class="separator:gafb297f94bde8d1aea580683d466ca8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ec95df27557b62d73eb337ef879433"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9ec95df27557b62d73eb337ef879433">DMA_HISR_TCIF5_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gad9ec95df27557b62d73eb337ef879433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57c25c3b163cfb7c292d5ebce785a2b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57c25c3b163cfb7c292d5ebce785a2b7">DMA_HISR_TCIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9ec95df27557b62d73eb337ef879433">DMA_HISR_TCIF5_Pos</a>)</td></tr>
<tr class="separator:ga57c25c3b163cfb7c292d5ebce785a2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f15eaf1dd30450d1d35ee517507321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57c25c3b163cfb7c292d5ebce785a2b7">DMA_HISR_TCIF5_Msk</a></td></tr>
<tr class="separator:ga64f15eaf1dd30450d1d35ee517507321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga922891bcfc085c0d080ce473b8515655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga922891bcfc085c0d080ce473b8515655">DMA_HISR_HTIF5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga922891bcfc085c0d080ce473b8515655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad021f5ec7b128f0493f3f0989ad154ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad021f5ec7b128f0493f3f0989ad154ce">DMA_HISR_HTIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga922891bcfc085c0d080ce473b8515655">DMA_HISR_HTIF5_Pos</a>)</td></tr>
<tr class="separator:gad021f5ec7b128f0493f3f0989ad154ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8617bf8160d1027879ffd354e04908d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad021f5ec7b128f0493f3f0989ad154ce">DMA_HISR_HTIF5_Msk</a></td></tr>
<tr class="separator:ga8617bf8160d1027879ffd354e04908d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e505b2a29cc145b957dd8ea1c9c63f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6e505b2a29cc145b957dd8ea1c9c63f">DMA_HISR_TEIF5_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaa6e505b2a29cc145b957dd8ea1c9c63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706c81ee1877cd6f10dd96fd1668d0f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga706c81ee1877cd6f10dd96fd1668d0f8">DMA_HISR_TEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6e505b2a29cc145b957dd8ea1c9c63f">DMA_HISR_TEIF5_Pos</a>)</td></tr>
<tr class="separator:ga706c81ee1877cd6f10dd96fd1668d0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16fb0e5d87f704c89824f961bfb7637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf16fb0e5d87f704c89824f961bfb7637">DMA_HISR_TEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga706c81ee1877cd6f10dd96fd1668d0f8">DMA_HISR_TEIF5_Msk</a></td></tr>
<tr class="separator:gaf16fb0e5d87f704c89824f961bfb7637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327eb55ab7770ef13a50436627bc5edf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga327eb55ab7770ef13a50436627bc5edf">DMA_HISR_DMEIF5_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga327eb55ab7770ef13a50436627bc5edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae170cce8a55fc679cc5a50b1b947969d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae170cce8a55fc679cc5a50b1b947969d">DMA_HISR_DMEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga327eb55ab7770ef13a50436627bc5edf">DMA_HISR_DMEIF5_Pos</a>)</td></tr>
<tr class="separator:gae170cce8a55fc679cc5a50b1b947969d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ee964eee9c88fa28d32ce3ea6478f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae170cce8a55fc679cc5a50b1b947969d">DMA_HISR_DMEIF5_Msk</a></td></tr>
<tr class="separator:gac5ee964eee9c88fa28d32ce3ea6478f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d536ac56c423089622de3d22968843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24d536ac56c423089622de3d22968843">DMA_HISR_FEIF5_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga24d536ac56c423089622de3d22968843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc4fff852e4fcf19079f79234caf9ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bc4fff852e4fcf19079f79234caf9ae">DMA_HISR_FEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24d536ac56c423089622de3d22968843">DMA_HISR_FEIF5_Pos</a>)</td></tr>
<tr class="separator:ga0bc4fff852e4fcf19079f79234caf9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d62494b31bb830433ddd683f4872519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bc4fff852e4fcf19079f79234caf9ae">DMA_HISR_FEIF5_Msk</a></td></tr>
<tr class="separator:ga0d62494b31bb830433ddd683f4872519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98b35dac75c8a374912b8e99af926c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98b35dac75c8a374912b8e99af926c97">DMA_HISR_TCIF4_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga98b35dac75c8a374912b8e99af926c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0436cbb07d44b1049a8c9ff1e5438c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0436cbb07d44b1049a8c9ff1e5438c48">DMA_HISR_TCIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga98b35dac75c8a374912b8e99af926c97">DMA_HISR_TCIF4_Pos</a>)</td></tr>
<tr class="separator:ga0436cbb07d44b1049a8c9ff1e5438c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcce25c245499f9e62cb757e1871d973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0436cbb07d44b1049a8c9ff1e5438c48">DMA_HISR_TCIF4_Msk</a></td></tr>
<tr class="separator:gafcce25c245499f9e62cb757e1871d973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf39dc71e13779a10a6855de4801528a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf39dc71e13779a10a6855de4801528a2">DMA_HISR_HTIF4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf39dc71e13779a10a6855de4801528a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6117628ef3e354f4e6ce4ac3656bcd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6117628ef3e354f4e6ce4ac3656bcd70">DMA_HISR_HTIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf39dc71e13779a10a6855de4801528a2">DMA_HISR_HTIF4_Pos</a>)</td></tr>
<tr class="separator:ga6117628ef3e354f4e6ce4ac3656bcd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba8d24329c676d70560eda0b8c1e5b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6117628ef3e354f4e6ce4ac3656bcd70">DMA_HISR_HTIF4_Msk</a></td></tr>
<tr class="separator:gadba8d24329c676d70560eda0b8c1e5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga792ee749e2d12f4aa0cf3daca6b35057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga792ee749e2d12f4aa0cf3daca6b35057">DMA_HISR_TEIF4_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga792ee749e2d12f4aa0cf3daca6b35057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac851827ca11788591231f3d29f4ecc1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac851827ca11788591231f3d29f4ecc1c">DMA_HISR_TEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga792ee749e2d12f4aa0cf3daca6b35057">DMA_HISR_TEIF4_Pos</a>)</td></tr>
<tr class="separator:gac851827ca11788591231f3d29f4ecc1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9005d4b958193fbd701c879eede467c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9005d4b958193fbd701c879eede467c1">DMA_HISR_TEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac851827ca11788591231f3d29f4ecc1c">DMA_HISR_TEIF4_Msk</a></td></tr>
<tr class="separator:ga9005d4b958193fbd701c879eede467c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c83f6ccfd101de6926df1d9112fb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88c83f6ccfd101de6926df1d9112fb4a">DMA_HISR_DMEIF4_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga88c83f6ccfd101de6926df1d9112fb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3bcb3c175f9e00b37de22d0d5cc041d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3bcb3c175f9e00b37de22d0d5cc041d">DMA_HISR_DMEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga88c83f6ccfd101de6926df1d9112fb4a">DMA_HISR_DMEIF4_Pos</a>)</td></tr>
<tr class="separator:gae3bcb3c175f9e00b37de22d0d5cc041d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf716f1bc12ea70f49802d84fb77646e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3bcb3c175f9e00b37de22d0d5cc041d">DMA_HISR_DMEIF4_Msk</a></td></tr>
<tr class="separator:gaf716f1bc12ea70f49802d84fb77646e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d7e45dd9031bcf619e6ca233a56a2db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d7e45dd9031bcf619e6ca233a56a2db">DMA_HISR_FEIF4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7d7e45dd9031bcf619e6ca233a56a2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd4eb12e7b05343a0bddd0dd413ba4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dd4eb12e7b05343a0bddd0dd413ba4c">DMA_HISR_FEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d7e45dd9031bcf619e6ca233a56a2db">DMA_HISR_FEIF4_Pos</a>)</td></tr>
<tr class="separator:ga2dd4eb12e7b05343a0bddd0dd413ba4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab90057201b1da9774308ff3fb6cfa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dd4eb12e7b05343a0bddd0dd413ba4c">DMA_HISR_FEIF4_Msk</a></td></tr>
<tr class="separator:gacab90057201b1da9774308ff3fb6cfa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2297c4815dff938a02b0af13da8c42cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2297c4815dff938a02b0af13da8c42cd">DMA_LIFCR_CTCIF3_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga2297c4815dff938a02b0af13da8c42cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae2b6bed517a5d5f1f39e8fdd5ff18a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ae2b6bed517a5d5f1f39e8fdd5ff18a">DMA_LIFCR_CTCIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2297c4815dff938a02b0af13da8c42cd">DMA_LIFCR_CTCIF3_Pos</a>)</td></tr>
<tr class="separator:ga9ae2b6bed517a5d5f1f39e8fdd5ff18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5210736d34dc24eb9507975921233137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5210736d34dc24eb9507975921233137">DMA_LIFCR_CTCIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ae2b6bed517a5d5f1f39e8fdd5ff18a">DMA_LIFCR_CTCIF3_Msk</a></td></tr>
<tr class="separator:ga5210736d34dc24eb9507975921233137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879918dd49c563c83d9b0baf39f608c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga879918dd49c563c83d9b0baf39f608c8">DMA_LIFCR_CHTIF3_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga879918dd49c563c83d9b0baf39f608c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f893f7c820962403289cc0f05e58bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36f893f7c820962403289cc0f05e58bd">DMA_LIFCR_CHTIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga879918dd49c563c83d9b0baf39f608c8">DMA_LIFCR_CHTIF3_Pos</a>)</td></tr>
<tr class="separator:ga36f893f7c820962403289cc0f05e58bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ed3ab4e5d7975f985eb25dc65f99be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed3ab4e5d7975f985eb25dc65f99be3">DMA_LIFCR_CHTIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36f893f7c820962403289cc0f05e58bd">DMA_LIFCR_CHTIF3_Msk</a></td></tr>
<tr class="separator:ga0ed3ab4e5d7975f985eb25dc65f99be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga200a4cd37d937325c0f891cd99b879a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga200a4cd37d937325c0f891cd99b879a5">DMA_LIFCR_CTEIF3_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga200a4cd37d937325c0f891cd99b879a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeab970135917ddac9a49e5c5d246188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeab970135917ddac9a49e5c5d246188">DMA_LIFCR_CTEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga200a4cd37d937325c0f891cd99b879a5">DMA_LIFCR_CTEIF3_Pos</a>)</td></tr>
<tr class="separator:gafeab970135917ddac9a49e5c5d246188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a51c601387d1ae49333d5ace8ae86ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a51c601387d1ae49333d5ace8ae86ee">DMA_LIFCR_CTEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafeab970135917ddac9a49e5c5d246188">DMA_LIFCR_CTEIF3_Msk</a></td></tr>
<tr class="separator:ga0a51c601387d1ae49333d5ace8ae86ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5766d430a30ebb01d926b73c4838ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5766d430a30ebb01d926b73c4838ee7">DMA_LIFCR_CDMEIF3_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gae5766d430a30ebb01d926b73c4838ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87881333fb961788c6b31d08a9705cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87881333fb961788c6b31d08a9705cc5">DMA_LIFCR_CDMEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae5766d430a30ebb01d926b73c4838ee7">DMA_LIFCR_CDMEIF3_Pos</a>)</td></tr>
<tr class="separator:ga87881333fb961788c6b31d08a9705cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea10cdf2d3b0773b4e6b7fc9422f361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabea10cdf2d3b0773b4e6b7fc9422f361">DMA_LIFCR_CDMEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87881333fb961788c6b31d08a9705cc5">DMA_LIFCR_CDMEIF3_Msk</a></td></tr>
<tr class="separator:gabea10cdf2d3b0773b4e6b7fc9422f361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce98c26903f04095ebeb872ab8599e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce98c26903f04095ebeb872ab8599e2">DMA_LIFCR_CFEIF3_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga6ce98c26903f04095ebeb872ab8599e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1733762b49e7da8c32a4d27044966872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1733762b49e7da8c32a4d27044966872">DMA_LIFCR_CFEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce98c26903f04095ebeb872ab8599e2">DMA_LIFCR_CFEIF3_Pos</a>)</td></tr>
<tr class="separator:ga1733762b49e7da8c32a4d27044966872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9432964145dc55af9186aea425e9963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9432964145dc55af9186aea425e9963">DMA_LIFCR_CFEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1733762b49e7da8c32a4d27044966872">DMA_LIFCR_CFEIF3_Msk</a></td></tr>
<tr class="separator:gad9432964145dc55af9186aea425e9963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80de3a47390cdc24fdbb7a1c101d52df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80de3a47390cdc24fdbb7a1c101d52df">DMA_LIFCR_CTCIF2_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga80de3a47390cdc24fdbb7a1c101d52df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e090383d9196956fa52d732415263d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19e090383d9196956fa52d732415263d">DMA_LIFCR_CTCIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80de3a47390cdc24fdbb7a1c101d52df">DMA_LIFCR_CTCIF2_Pos</a>)</td></tr>
<tr class="separator:ga19e090383d9196956fa52d732415263d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d6df2b5ab2b43da273a702fe139b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52d6df2b5ab2b43da273a702fe139b59">DMA_LIFCR_CTCIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19e090383d9196956fa52d732415263d">DMA_LIFCR_CTCIF2_Msk</a></td></tr>
<tr class="separator:ga52d6df2b5ab2b43da273a702fe139b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54fe74158bbf9ebfc8905b256c16b1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54fe74158bbf9ebfc8905b256c16b1aa">DMA_LIFCR_CHTIF2_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga54fe74158bbf9ebfc8905b256c16b1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac756f07e62c4b7f720924d67b42b9af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac756f07e62c4b7f720924d67b42b9af7">DMA_LIFCR_CHTIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54fe74158bbf9ebfc8905b256c16b1aa">DMA_LIFCR_CHTIF2_Pos</a>)</td></tr>
<tr class="separator:gac756f07e62c4b7f720924d67b42b9af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19254e8ad726a73c6edc01bc7cf2cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae19254e8ad726a73c6edc01bc7cf2cfa">DMA_LIFCR_CHTIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac756f07e62c4b7f720924d67b42b9af7">DMA_LIFCR_CHTIF2_Msk</a></td></tr>
<tr class="separator:gae19254e8ad726a73c6edc01bc7cf2cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4b3f5d3bbfba08a7716e8e14c7c7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e4b3f5d3bbfba08a7716e8e14c7c7b2">DMA_LIFCR_CTEIF2_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga8e4b3f5d3bbfba08a7716e8e14c7c7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d209fe8a4bec205b32f36435895a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27d209fe8a4bec205b32f36435895a3a">DMA_LIFCR_CTEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e4b3f5d3bbfba08a7716e8e14c7c7b2">DMA_LIFCR_CTEIF2_Pos</a>)</td></tr>
<tr class="separator:ga27d209fe8a4bec205b32f36435895a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d761752657a3d268da5434a04c6c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9d761752657a3d268da5434a04c6c6a">DMA_LIFCR_CTEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27d209fe8a4bec205b32f36435895a3a">DMA_LIFCR_CTEIF2_Msk</a></td></tr>
<tr class="separator:gaa9d761752657a3d268da5434a04c6c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc5081ac74c4a7cd7b9294d8be92251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefc5081ac74c4a7cd7b9294d8be92251">DMA_LIFCR_CDMEIF2_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaefc5081ac74c4a7cd7b9294d8be92251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacac8f0e26e7170255fb9d9fd31b1ccbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacac8f0e26e7170255fb9d9fd31b1ccbe">DMA_LIFCR_CDMEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaefc5081ac74c4a7cd7b9294d8be92251">DMA_LIFCR_CDMEIF2_Pos</a>)</td></tr>
<tr class="separator:gacac8f0e26e7170255fb9d9fd31b1ccbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7680fc5f5e6c0032044f1d8ab7766de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7680fc5f5e6c0032044f1d8ab7766de8">DMA_LIFCR_CDMEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacac8f0e26e7170255fb9d9fd31b1ccbe">DMA_LIFCR_CDMEIF2_Msk</a></td></tr>
<tr class="separator:ga7680fc5f5e6c0032044f1d8ab7766de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf455eeb40c690897a63399e06b980a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf455eeb40c690897a63399e06b980a">DMA_LIFCR_CFEIF2_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga5cf455eeb40c690897a63399e06b980a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117212472340bb8a793f05a4dcb98f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga117212472340bb8a793f05a4dcb98f03">DMA_LIFCR_CFEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf455eeb40c690897a63399e06b980a">DMA_LIFCR_CFEIF2_Pos</a>)</td></tr>
<tr class="separator:ga117212472340bb8a793f05a4dcb98f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f58173c721a4cee3f3885b352fa2a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0f58173c721a4cee3f3885b352fa2a3">DMA_LIFCR_CFEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga117212472340bb8a793f05a4dcb98f03">DMA_LIFCR_CFEIF2_Msk</a></td></tr>
<tr class="separator:gae0f58173c721a4cee3f3885b352fa2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2be6c298222759f49d71995f225a9c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2be6c298222759f49d71995f225a9c8">DMA_LIFCR_CTCIF1_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gab2be6c298222759f49d71995f225a9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81fc3bbc2471af2fc722698c394b5595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81fc3bbc2471af2fc722698c394b5595">DMA_LIFCR_CTCIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab2be6c298222759f49d71995f225a9c8">DMA_LIFCR_CTCIF1_Pos</a>)</td></tr>
<tr class="separator:ga81fc3bbc2471af2fc722698c394b5595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7494c54901b8f5bcb4894d20b8cfafed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7494c54901b8f5bcb4894d20b8cfafed">DMA_LIFCR_CTCIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81fc3bbc2471af2fc722698c394b5595">DMA_LIFCR_CTCIF1_Msk</a></td></tr>
<tr class="separator:ga7494c54901b8f5bcb4894d20b8cfafed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cceed053af9c55ee130b9cac3dfa40f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cceed053af9c55ee130b9cac3dfa40f">DMA_LIFCR_CHTIF1_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga2cceed053af9c55ee130b9cac3dfa40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c3edca2d07701c0b50a844454593d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c3edca2d07701c0b50a844454593d54">DMA_LIFCR_CHTIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cceed053af9c55ee130b9cac3dfa40f">DMA_LIFCR_CHTIF1_Pos</a>)</td></tr>
<tr class="separator:ga4c3edca2d07701c0b50a844454593d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2f38b0c141a9afb3943276dacdcb969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2f38b0c141a9afb3943276dacdcb969">DMA_LIFCR_CHTIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c3edca2d07701c0b50a844454593d54">DMA_LIFCR_CHTIF1_Msk</a></td></tr>
<tr class="separator:gad2f38b0c141a9afb3943276dacdcb969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e5563a90f78b2aa62d4cc65fd2ea2e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e5563a90f78b2aa62d4cc65fd2ea2e8">DMA_LIFCR_CTEIF1_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga4e5563a90f78b2aa62d4cc65fd2ea2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf08b5acf028d011d3ccf519066f4e58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf08b5acf028d011d3ccf519066f4e58e">DMA_LIFCR_CTEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e5563a90f78b2aa62d4cc65fd2ea2e8">DMA_LIFCR_CTEIF1_Pos</a>)</td></tr>
<tr class="separator:gaf08b5acf028d011d3ccf519066f4e58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6d8adf52567aee2969492db65d448d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6d8adf52567aee2969492db65d448d4">DMA_LIFCR_CTEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf08b5acf028d011d3ccf519066f4e58e">DMA_LIFCR_CTEIF1_Msk</a></td></tr>
<tr class="separator:gaf6d8adf52567aee2969492db65d448d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f3844824818f2a180921ec71e10165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f3844824818f2a180921ec71e10165">DMA_LIFCR_CDMEIF1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf7f3844824818f2a180921ec71e10165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5941929a8582fdaf1e413063b56728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5941929a8582fdaf1e413063b56728">DMA_LIFCR_CDMEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f3844824818f2a180921ec71e10165">DMA_LIFCR_CDMEIF1_Pos</a>)</td></tr>
<tr class="separator:ga4d5941929a8582fdaf1e413063b56728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5aea54a390886f7de82e87e6dfc936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a5aea54a390886f7de82e87e6dfc936">DMA_LIFCR_CDMEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5941929a8582fdaf1e413063b56728">DMA_LIFCR_CDMEIF1_Msk</a></td></tr>
<tr class="separator:ga9a5aea54a390886f7de82e87e6dfc936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7449839b8ccb071b0297c04b3f308374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7449839b8ccb071b0297c04b3f308374">DMA_LIFCR_CFEIF1_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga7449839b8ccb071b0297c04b3f308374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0809a566feea19caa99820c0beb7593a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0809a566feea19caa99820c0beb7593a">DMA_LIFCR_CFEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7449839b8ccb071b0297c04b3f308374">DMA_LIFCR_CFEIF1_Pos</a>)</td></tr>
<tr class="separator:ga0809a566feea19caa99820c0beb7593a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cea0049553ab806bbc956f52528c37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96cea0049553ab806bbc956f52528c37">DMA_LIFCR_CFEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0809a566feea19caa99820c0beb7593a">DMA_LIFCR_CFEIF1_Msk</a></td></tr>
<tr class="separator:ga96cea0049553ab806bbc956f52528c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee1c266c0c7d8ae75506988c24f197a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee1c266c0c7d8ae75506988c24f197a">DMA_LIFCR_CTCIF0_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gafee1c266c0c7d8ae75506988c24f197a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a99e08422f2f1ab8858824e873f0a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a99e08422f2f1ab8858824e873f0a5d">DMA_LIFCR_CTCIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafee1c266c0c7d8ae75506988c24f197a">DMA_LIFCR_CTCIF0_Pos</a>)</td></tr>
<tr class="separator:ga5a99e08422f2f1ab8858824e873f0a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7a0b2cc41c63504195714614e59dc8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7a0b2cc41c63504195714614e59dc8e">DMA_LIFCR_CTCIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a99e08422f2f1ab8858824e873f0a5d">DMA_LIFCR_CTCIF0_Msk</a></td></tr>
<tr class="separator:gab7a0b2cc41c63504195714614e59dc8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4745b0ea4d34ffb750b377de2865dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4745b0ea4d34ffb750b377de2865dee">DMA_LIFCR_CHTIF0_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae4745b0ea4d34ffb750b377de2865dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca0f3b2beb4ae475024f013bfbe7813e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca0f3b2beb4ae475024f013bfbe7813e">DMA_LIFCR_CHTIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae4745b0ea4d34ffb750b377de2865dee">DMA_LIFCR_CHTIF0_Pos</a>)</td></tr>
<tr class="separator:gaca0f3b2beb4ae475024f013bfbe7813e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f83ba08feb98240a553403d977b8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44f83ba08feb98240a553403d977b8d1">DMA_LIFCR_CHTIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca0f3b2beb4ae475024f013bfbe7813e">DMA_LIFCR_CHTIF0_Msk</a></td></tr>
<tr class="separator:ga44f83ba08feb98240a553403d977b8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20301e14197382e7e5f532fe6d3c21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac20301e14197382e7e5f532fe6d3c21f">DMA_LIFCR_CTEIF0_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac20301e14197382e7e5f532fe6d3c21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e2bd6764a2c823750659f82e6ab82e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e2bd6764a2c823750659f82e6ab82e4">DMA_LIFCR_CTEIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac20301e14197382e7e5f532fe6d3c21f">DMA_LIFCR_CTEIF0_Pos</a>)</td></tr>
<tr class="separator:ga1e2bd6764a2c823750659f82e6ab82e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5824a64683ce2039260c952d989bf420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5824a64683ce2039260c952d989bf420">DMA_LIFCR_CTEIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e2bd6764a2c823750659f82e6ab82e4">DMA_LIFCR_CTEIF0_Msk</a></td></tr>
<tr class="separator:ga5824a64683ce2039260c952d989bf420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9328d47385259284470fe88126f161c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9328d47385259284470fe88126f161c1">DMA_LIFCR_CDMEIF0_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga9328d47385259284470fe88126f161c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad09384dd4e933d5ae8490599f09b60f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad09384dd4e933d5ae8490599f09b60f">DMA_LIFCR_CDMEIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9328d47385259284470fe88126f161c1">DMA_LIFCR_CDMEIF0_Pos</a>)</td></tr>
<tr class="separator:gaad09384dd4e933d5ae8490599f09b60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe80a122bf0537e8c95877ccf2b7b6d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe80a122bf0537e8c95877ccf2b7b6d9">DMA_LIFCR_CDMEIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad09384dd4e933d5ae8490599f09b60f">DMA_LIFCR_CDMEIF0_Msk</a></td></tr>
<tr class="separator:gafe80a122bf0537e8c95877ccf2b7b6d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89140d2a2a82950d5cbd470e264fb525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89140d2a2a82950d5cbd470e264fb525">DMA_LIFCR_CFEIF0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga89140d2a2a82950d5cbd470e264fb525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e3b1026a57f00f382879e844835e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5e3b1026a57f00f382879e844835e95">DMA_LIFCR_CFEIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga89140d2a2a82950d5cbd470e264fb525">DMA_LIFCR_CFEIF0_Pos</a>)</td></tr>
<tr class="separator:gac5e3b1026a57f00f382879e844835e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6b8892189f3779f7fecf529ed87c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6b8892189f3779f7fecf529ed87c74">DMA_LIFCR_CFEIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5e3b1026a57f00f382879e844835e95">DMA_LIFCR_CFEIF0_Msk</a></td></tr>
<tr class="separator:gadf6b8892189f3779f7fecf529ed87c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d3e6cfd2eef1e3d12e677af584447e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42d3e6cfd2eef1e3d12e677af584447e">DMA_HIFCR_CTCIF7_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga42d3e6cfd2eef1e3d12e677af584447e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1f557e9a94cd3841f22f0955ab2a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade1f557e9a94cd3841f22f0955ab2a43">DMA_HIFCR_CTCIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga42d3e6cfd2eef1e3d12e677af584447e">DMA_HIFCR_CTCIF7_Pos</a>)</td></tr>
<tr class="separator:gade1f557e9a94cd3841f22f0955ab2a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8056629f4948fb236b4339e213cc69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf8056629f4948fb236b4339e213cc69">DMA_HIFCR_CTCIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade1f557e9a94cd3841f22f0955ab2a43">DMA_HIFCR_CTCIF7_Msk</a></td></tr>
<tr class="separator:gadf8056629f4948fb236b4339e213cc69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6f40f4c574d22ec8527d8c27e78b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade6f40f4c574d22ec8527d8c27e78b58">DMA_HIFCR_CHTIF7_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gade6f40f4c574d22ec8527d8c27e78b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga256a0e76673c186a39f9f717af2e2287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga256a0e76673c186a39f9f717af2e2287">DMA_HIFCR_CHTIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade6f40f4c574d22ec8527d8c27e78b58">DMA_HIFCR_CHTIF7_Pos</a>)</td></tr>
<tr class="separator:ga256a0e76673c186a39f9f717af2e2287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e9989cbd70b18d833bb4cfcb8afce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e9989cbd70b18d833bb4cfcb8afce9">DMA_HIFCR_CHTIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga256a0e76673c186a39f9f717af2e2287">DMA_HIFCR_CHTIF7_Msk</a></td></tr>
<tr class="separator:ga95e9989cbd70b18d833bb4cfcb8afce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae9da1fff2402f645b428368a4aea14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafae9da1fff2402f645b428368a4aea14">DMA_HIFCR_CTEIF7_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gafae9da1fff2402f645b428368a4aea14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c1daec30b9644c55db577867afe491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08c1daec30b9644c55db577867afe491">DMA_HIFCR_CTEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafae9da1fff2402f645b428368a4aea14">DMA_HIFCR_CTEIF7_Pos</a>)</td></tr>
<tr class="separator:ga08c1daec30b9644c55db577867afe491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ab215e0b217547745beefb65dfefdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84ab215e0b217547745beefb65dfefdf">DMA_HIFCR_CTEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08c1daec30b9644c55db577867afe491">DMA_HIFCR_CTEIF7_Msk</a></td></tr>
<tr class="separator:ga84ab215e0b217547745beefb65dfefdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4cf4a690ee458370ce8482e3a9b1b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4cf4a690ee458370ce8482e3a9b1b9">DMA_HIFCR_CDMEIF7_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga6f4cf4a690ee458370ce8482e3a9b1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb5c753438fac42cee45e0e9a34fab6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb5c753438fac42cee45e0e9a34fab6c">DMA_HIFCR_CDMEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4cf4a690ee458370ce8482e3a9b1b9">DMA_HIFCR_CDMEIF7_Pos</a>)</td></tr>
<tr class="separator:gabb5c753438fac42cee45e0e9a34fab6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad70bf852fd8c24d79fcc104c950a589f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad70bf852fd8c24d79fcc104c950a589f">DMA_HIFCR_CDMEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb5c753438fac42cee45e0e9a34fab6c">DMA_HIFCR_CDMEIF7_Msk</a></td></tr>
<tr class="separator:gad70bf852fd8c24d79fcc104c950a589f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913da2290fb4ba8484a69b34e71840c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga913da2290fb4ba8484a69b34e71840c7">DMA_HIFCR_CFEIF7_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga913da2290fb4ba8484a69b34e71840c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962da3b48acc29b53beae6ae483f5331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga962da3b48acc29b53beae6ae483f5331">DMA_HIFCR_CFEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga913da2290fb4ba8484a69b34e71840c7">DMA_HIFCR_CFEIF7_Pos</a>)</td></tr>
<tr class="separator:ga962da3b48acc29b53beae6ae483f5331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50332abe2e7b5a4f9cffd65d9a29382a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50332abe2e7b5a4f9cffd65d9a29382a">DMA_HIFCR_CFEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga962da3b48acc29b53beae6ae483f5331">DMA_HIFCR_CFEIF7_Msk</a></td></tr>
<tr class="separator:ga50332abe2e7b5a4f9cffd65d9a29382a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194f6a4be6fd796e114fb77ea2f15220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga194f6a4be6fd796e114fb77ea2f15220">DMA_HIFCR_CTCIF6_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga194f6a4be6fd796e114fb77ea2f15220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8367ef52cfc4bb3dd4e1bbf8c01fc189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8367ef52cfc4bb3dd4e1bbf8c01fc189">DMA_HIFCR_CTCIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga194f6a4be6fd796e114fb77ea2f15220">DMA_HIFCR_CTCIF6_Pos</a>)</td></tr>
<tr class="separator:ga8367ef52cfc4bb3dd4e1bbf8c01fc189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd88be16962491e41e586f5109014bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd88be16962491e41e586f5109014bc6">DMA_HIFCR_CTCIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8367ef52cfc4bb3dd4e1bbf8c01fc189">DMA_HIFCR_CTCIF6_Msk</a></td></tr>
<tr class="separator:gacd88be16962491e41e586f5109014bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4768327967dc957b842d2433d2cc5c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4768327967dc957b842d2433d2cc5c2">DMA_HIFCR_CHTIF6_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gae4768327967dc957b842d2433d2cc5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6464e076a7b905e1b4a73e367fb4488e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6464e076a7b905e1b4a73e367fb4488e">DMA_HIFCR_CHTIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae4768327967dc957b842d2433d2cc5c2">DMA_HIFCR_CHTIF6_Pos</a>)</td></tr>
<tr class="separator:ga6464e076a7b905e1b4a73e367fb4488e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7cbbbc0602d00e101e3f57aa3b696a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed7cbbbc0602d00e101e3f57aa3b696a">DMA_HIFCR_CHTIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6464e076a7b905e1b4a73e367fb4488e">DMA_HIFCR_CHTIF6_Msk</a></td></tr>
<tr class="separator:gaed7cbbbc0602d00e101e3f57aa3b696a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0f6b1fd4902396d59d0d9865bd329e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0f6b1fd4902396d59d0d9865bd329e">DMA_HIFCR_CTEIF6_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga8e0f6b1fd4902396d59d0d9865bd329e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4328c04dd38fc2360b7333d6e22d8f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4328c04dd38fc2360b7333d6e22d8f73">DMA_HIFCR_CTEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0f6b1fd4902396d59d0d9865bd329e">DMA_HIFCR_CTEIF6_Pos</a>)</td></tr>
<tr class="separator:ga4328c04dd38fc2360b7333d6e22d8f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e01e2f6a5cd1c800321e4121f8e788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69e01e2f6a5cd1c800321e4121f8e788">DMA_HIFCR_CTEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4328c04dd38fc2360b7333d6e22d8f73">DMA_HIFCR_CTEIF6_Msk</a></td></tr>
<tr class="separator:ga69e01e2f6a5cd1c800321e4121f8e788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a658f3e303a31be475cb1ea9957dc2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a658f3e303a31be475cb1ea9957dc2e">DMA_HIFCR_CDMEIF6_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga2a658f3e303a31be475cb1ea9957dc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga798be301c7de50d3015965037a8ec2bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga798be301c7de50d3015965037a8ec2bd">DMA_HIFCR_CDMEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a658f3e303a31be475cb1ea9957dc2e">DMA_HIFCR_CDMEIF6_Pos</a>)</td></tr>
<tr class="separator:ga798be301c7de50d3015965037a8ec2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f73fa93a4e01fbf279e920eca139807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f73fa93a4e01fbf279e920eca139807">DMA_HIFCR_CDMEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga798be301c7de50d3015965037a8ec2bd">DMA_HIFCR_CDMEIF6_Msk</a></td></tr>
<tr class="separator:ga7f73fa93a4e01fbf279e920eca139807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cbdd122358aad1b832dcc0a7a4405af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cbdd122358aad1b832dcc0a7a4405af">DMA_HIFCR_CFEIF6_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1cbdd122358aad1b832dcc0a7a4405af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4bb45a54e669718435808019bd2b9fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4bb45a54e669718435808019bd2b9fb">DMA_HIFCR_CFEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1cbdd122358aad1b832dcc0a7a4405af">DMA_HIFCR_CFEIF6_Pos</a>)</td></tr>
<tr class="separator:gaf4bb45a54e669718435808019bd2b9fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a0a7f42498f71dedae8140483b7ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a0a7f42498f71dedae8140483b7ced">DMA_HIFCR_CFEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4bb45a54e669718435808019bd2b9fb">DMA_HIFCR_CFEIF6_Msk</a></td></tr>
<tr class="separator:ga39a0a7f42498f71dedae8140483b7ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2ab5fecba1f2673c14bc21e9052dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2ab5fecba1f2673c14bc21e9052dc9">DMA_HIFCR_CTCIF5_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga9e2ab5fecba1f2673c14bc21e9052dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bec2f8ae9244ef971aed8aa9253f7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bec2f8ae9244ef971aed8aa9253f7fe">DMA_HIFCR_CTCIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2ab5fecba1f2673c14bc21e9052dc9">DMA_HIFCR_CTCIF5_Pos</a>)</td></tr>
<tr class="separator:ga0bec2f8ae9244ef971aed8aa9253f7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa55d19705147a6ee16effe9ec1012a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa55d19705147a6ee16effe9ec1012a72">DMA_HIFCR_CTCIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bec2f8ae9244ef971aed8aa9253f7fe">DMA_HIFCR_CTCIF5_Msk</a></td></tr>
<tr class="separator:gaa55d19705147a6ee16effe9ec1012a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5d41d4856f8ff464ce01e96e9f6e3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5d41d4856f8ff464ce01e96e9f6e3f">DMA_HIFCR_CHTIF5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga3f5d41d4856f8ff464ce01e96e9f6e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1ff3abfbb813d2e7c030d9b16786d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1ff3abfbb813d2e7c030d9b16786d00">DMA_HIFCR_CHTIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5d41d4856f8ff464ce01e96e9f6e3f">DMA_HIFCR_CHTIF5_Pos</a>)</td></tr>
<tr class="separator:gaa1ff3abfbb813d2e7c030d9b16786d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cef7eeccd11737c1ebf5735284046cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cef7eeccd11737c1ebf5735284046cc">DMA_HIFCR_CHTIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1ff3abfbb813d2e7c030d9b16786d00">DMA_HIFCR_CHTIF5_Msk</a></td></tr>
<tr class="separator:ga2cef7eeccd11737c1ebf5735284046cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42493eb990d42aa17c178842ecef08bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42493eb990d42aa17c178842ecef08bd">DMA_HIFCR_CTEIF5_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga42493eb990d42aa17c178842ecef08bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca104c26dd5e9190434023a88d0dc4ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca104c26dd5e9190434023a88d0dc4ac">DMA_HIFCR_CTEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga42493eb990d42aa17c178842ecef08bd">DMA_HIFCR_CTEIF5_Pos</a>)</td></tr>
<tr class="separator:gaca104c26dd5e9190434023a88d0dc4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33394fe20a3567c8baaeb15ad9aab586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33394fe20a3567c8baaeb15ad9aab586">DMA_HIFCR_CTEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca104c26dd5e9190434023a88d0dc4ac">DMA_HIFCR_CTEIF5_Msk</a></td></tr>
<tr class="separator:ga33394fe20a3567c8baaeb15ad9aab586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f259d0788bd3ae21521c574d0d1a00b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f259d0788bd3ae21521c574d0d1a00b">DMA_HIFCR_CDMEIF5_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1f259d0788bd3ae21521c574d0d1a00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b99d7b4f3c6346ccafa79d425ee6873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b99d7b4f3c6346ccafa79d425ee6873">DMA_HIFCR_CDMEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f259d0788bd3ae21521c574d0d1a00b">DMA_HIFCR_CDMEIF5_Pos</a>)</td></tr>
<tr class="separator:ga3b99d7b4f3c6346ccafa79d425ee6873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b404d9e1601cf3627cbf0163b50221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15b404d9e1601cf3627cbf0163b50221">DMA_HIFCR_CDMEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b99d7b4f3c6346ccafa79d425ee6873">DMA_HIFCR_CDMEIF5_Msk</a></td></tr>
<tr class="separator:ga15b404d9e1601cf3627cbf0163b50221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60dbe00935c13e0ef57c08970f711a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60dbe00935c13e0ef57c08970f711a6a">DMA_HIFCR_CFEIF5_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga60dbe00935c13e0ef57c08970f711a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48755800a0d03cf51f6c69848c6e1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab48755800a0d03cf51f6c69848c6e1ce">DMA_HIFCR_CFEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga60dbe00935c13e0ef57c08970f711a6a">DMA_HIFCR_CFEIF5_Pos</a>)</td></tr>
<tr class="separator:gab48755800a0d03cf51f6c69848c6e1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4e90af967fa0a76c842384264e0e52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a4e90af967fa0a76c842384264e0e52">DMA_HIFCR_CFEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab48755800a0d03cf51f6c69848c6e1ce">DMA_HIFCR_CFEIF5_Msk</a></td></tr>
<tr class="separator:ga9a4e90af967fa0a76c842384264e0e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf0336605023f5db079294ebe4ea822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaf0336605023f5db079294ebe4ea822">DMA_HIFCR_CTCIF4_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaeaf0336605023f5db079294ebe4ea822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae02d30716d6c3e975c13073ae65f69e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae02d30716d6c3e975c13073ae65f69e5">DMA_HIFCR_CTCIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeaf0336605023f5db079294ebe4ea822">DMA_HIFCR_CTCIF4_Pos</a>)</td></tr>
<tr class="separator:gae02d30716d6c3e975c13073ae65f69e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e529507a40f0dc4c16da7cc6d659db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42e529507a40f0dc4c16da7cc6d659db">DMA_HIFCR_CTCIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae02d30716d6c3e975c13073ae65f69e5">DMA_HIFCR_CTCIF4_Msk</a></td></tr>
<tr class="separator:ga42e529507a40f0dc4c16da7cc6d659db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3415c8fd19bcb513fc96363d287784a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3415c8fd19bcb513fc96363d287784a4">DMA_HIFCR_CHTIF4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3415c8fd19bcb513fc96363d287784a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa1aa9781098072d161c20890c3d1918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa1aa9781098072d161c20890c3d1918">DMA_HIFCR_CHTIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3415c8fd19bcb513fc96363d287784a4">DMA_HIFCR_CHTIF4_Pos</a>)</td></tr>
<tr class="separator:gafa1aa9781098072d161c20890c3d1918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8f0afa9a6526f7f4413766417a56be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8f0afa9a6526f7f4413766417a56be8">DMA_HIFCR_CHTIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa1aa9781098072d161c20890c3d1918">DMA_HIFCR_CHTIF4_Msk</a></td></tr>
<tr class="separator:gaf8f0afa9a6526f7f4413766417a56be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d1ac1b86e7505eceef920910bd930e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d1ac1b86e7505eceef920910bd930e2">DMA_HIFCR_CTEIF4_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga9d1ac1b86e7505eceef920910bd930e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa004e3db2fb6845a6678bd30d9a604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aa004e3db2fb6845a6678bd30d9a604">DMA_HIFCR_CTEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d1ac1b86e7505eceef920910bd930e2">DMA_HIFCR_CTEIF4_Pos</a>)</td></tr>
<tr class="separator:ga5aa004e3db2fb6845a6678bd30d9a604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e05ff4fc6bace9cc6c0f0d4ec7b3314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e05ff4fc6bace9cc6c0f0d4ec7b3314">DMA_HIFCR_CTEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aa004e3db2fb6845a6678bd30d9a604">DMA_HIFCR_CTEIF4_Msk</a></td></tr>
<tr class="separator:ga9e05ff4fc6bace9cc6c0f0d4ec7b3314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465e500de4458c78f26aa483d8f61ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga465e500de4458c78f26aa483d8f61ee7">DMA_HIFCR_CDMEIF4_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga465e500de4458c78f26aa483d8f61ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5757329dbf0633cbe2ff33591b7f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c5757329dbf0633cbe2ff33591b7f2d">DMA_HIFCR_CDMEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga465e500de4458c78f26aa483d8f61ee7">DMA_HIFCR_CDMEIF4_Pos</a>)</td></tr>
<tr class="separator:ga3c5757329dbf0633cbe2ff33591b7f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d70d58a4423ac8973c30ddbc7404b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d70d58a4423ac8973c30ddbc7404b44">DMA_HIFCR_CDMEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c5757329dbf0633cbe2ff33591b7f2d">DMA_HIFCR_CDMEIF4_Msk</a></td></tr>
<tr class="separator:ga0d70d58a4423ac8973c30ddbc7404b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348534b63d5c5d29a3fdd8b080866566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga348534b63d5c5d29a3fdd8b080866566">DMA_HIFCR_CFEIF4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga348534b63d5c5d29a3fdd8b080866566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6d4a4e8764fa0406a1c9dd1bc4535f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd6d4a4e8764fa0406a1c9dd1bc4535f">DMA_HIFCR_CFEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga348534b63d5c5d29a3fdd8b080866566">DMA_HIFCR_CFEIF4_Pos</a>)</td></tr>
<tr class="separator:gadd6d4a4e8764fa0406a1c9dd1bc4535f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5ea118900178d4fa2d19656c1b48ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5ea118900178d4fa2d19656c1b48ff">DMA_HIFCR_CFEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd6d4a4e8764fa0406a1c9dd1bc4535f">DMA_HIFCR_CFEIF4_Msk</a></td></tr>
<tr class="separator:ga1e5ea118900178d4fa2d19656c1b48ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga323024ac58e46cdcb78e207f1749775c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga323024ac58e46cdcb78e207f1749775c">DMA_SxPAR_PA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga323024ac58e46cdcb78e207f1749775c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19727ba46d26c121b0133381ceb4b521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19727ba46d26c121b0133381ceb4b521">DMA_SxPAR_PA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga323024ac58e46cdcb78e207f1749775c">DMA_SxPAR_PA_Pos</a>)</td></tr>
<tr class="separator:ga19727ba46d26c121b0133381ceb4b521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ea0d30f566ad469a7794e088b93ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ea0d30f566ad469a7794e088b93ecf">DMA_SxPAR_PA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19727ba46d26c121b0133381ceb4b521">DMA_SxPAR_PA_Msk</a></td></tr>
<tr class="separator:ga05ea0d30f566ad469a7794e088b93ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade05cbad452eb0b6e0a2627ff70c0145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade05cbad452eb0b6e0a2627ff70c0145">DMA_SxM0AR_M0A_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gade05cbad452eb0b6e0a2627ff70c0145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9675f5a5f6306fe441e0ee395b055d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9675f5a5f6306fe441e0ee395b055d36">DMA_SxM0AR_M0A_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade05cbad452eb0b6e0a2627ff70c0145">DMA_SxM0AR_M0A_Pos</a>)</td></tr>
<tr class="separator:ga9675f5a5f6306fe441e0ee395b055d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad87688b73616d4ff9503421a820f1cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad87688b73616d4ff9503421a820f1cf">DMA_SxM0AR_M0A</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9675f5a5f6306fe441e0ee395b055d36">DMA_SxM0AR_M0A_Msk</a></td></tr>
<tr class="separator:gaad87688b73616d4ff9503421a820f1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61888c070a3873c9fb8ee1486772e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa61888c070a3873c9fb8ee1486772e3a">DMA_SxM1AR_M1A_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa61888c070a3873c9fb8ee1486772e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73d1e5bcfadadcb890897b907225cd73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73d1e5bcfadadcb890897b907225cd73">DMA_SxM1AR_M1A_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa61888c070a3873c9fb8ee1486772e3a">DMA_SxM1AR_M1A_Pos</a>)</td></tr>
<tr class="separator:ga73d1e5bcfadadcb890897b907225cd73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae057bfb6e5d7b553b668a050fcdb152d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae057bfb6e5d7b553b668a050fcdb152d">DMA_SxM1AR_M1A</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73d1e5bcfadadcb890897b907225cd73">DMA_SxM1AR_M1A_Msk</a></td></tr>
<tr class="separator:gae057bfb6e5d7b553b668a050fcdb152d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4702ca255bab973cffa5dd240594a7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4702ca255bab973cffa5dd240594a7a3">EXTI_IMR_MR0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4702ca255bab973cffa5dd240594a7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1117a400c80d740d3dbb7fbea0f8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce">EXTI_IMR_MR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4702ca255bab973cffa5dd240594a7a3">EXTI_IMR_MR0_Pos</a>)</td></tr>
<tr class="separator:gaaf1117a400c80d740d3dbb7fbea0f8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03b2ba6cde99065627fccabd54ac097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce">EXTI_IMR_MR0_Msk</a></td></tr>
<tr class="separator:gad03b2ba6cde99065627fccabd54ac097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27eb2217e842fa69573590793a1e6b38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27eb2217e842fa69573590793a1e6b38">EXTI_IMR_MR1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga27eb2217e842fa69573590793a1e6b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadc6566dd71406d2d516785c4b776bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd">EXTI_IMR_MR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27eb2217e842fa69573590793a1e6b38">EXTI_IMR_MR1_Pos</a>)</td></tr>
<tr class="separator:gacadc6566dd71406d2d516785c4b776bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf3f9a86c620149893db38c83f8ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd">EXTI_IMR_MR1_Msk</a></td></tr>
<tr class="separator:gaaaf3f9a86c620149893db38c83f8ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58855e17d769f246e7422b3f875c85a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58855e17d769f246e7422b3f875c85a2">EXTI_IMR_MR2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga58855e17d769f246e7422b3f875c85a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183b9b9663a6aeec66f0238abbbf282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f">EXTI_IMR_MR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58855e17d769f246e7422b3f875c85a2">EXTI_IMR_MR2_Pos</a>)</td></tr>
<tr class="separator:ga183b9b9663a6aeec66f0238abbbf282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f">EXTI_IMR_MR2_Msk</a></td></tr>
<tr class="separator:ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0b0d4c04570bfe939843d7cb5bf15f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0b0d4c04570bfe939843d7cb5bf15f6">EXTI_IMR_MR3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad0b0d4c04570bfe939843d7cb5bf15f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6badc25c27d6185c0e560454384a90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90">EXTI_IMR_MR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad0b0d4c04570bfe939843d7cb5bf15f6">EXTI_IMR_MR3_Pos</a>)</td></tr>
<tr class="separator:ga9f6badc25c27d6185c0e560454384a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90">EXTI_IMR_MR3_Msk</a></td></tr>
<tr class="separator:ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18a7ef85db4597309170659c7ff1e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae18a7ef85db4597309170659c7ff1e6c">EXTI_IMR_MR4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae18a7ef85db4597309170659c7ff1e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64dbc3def48abe258dd1e1ecce481086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086">EXTI_IMR_MR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae18a7ef85db4597309170659c7ff1e6c">EXTI_IMR_MR4_Pos</a>)</td></tr>
<tr class="separator:ga64dbc3def48abe258dd1e1ecce481086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e920ad334439cd2ad4d683054914e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086">EXTI_IMR_MR4_Msk</a></td></tr>
<tr class="separator:ga23e920ad334439cd2ad4d683054914e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f6ecdcfdf234180e99e7d9c02affc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f6ecdcfdf234180e99e7d9c02affc7">EXTI_IMR_MR5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga01f6ecdcfdf234180e99e7d9c02affc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ca0d16b43ed78d36f52dd5ab0c21c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2">EXTI_IMR_MR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01f6ecdcfdf234180e99e7d9c02affc7">EXTI_IMR_MR5_Pos</a>)</td></tr>
<tr class="separator:ga18ca0d16b43ed78d36f52dd5ab0c21c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2">EXTI_IMR_MR5_Msk</a></td></tr>
<tr class="separator:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc6874ec52a6b876dd48842a28d219ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc6874ec52a6b876dd48842a28d219ba">EXTI_IMR_MR6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gabc6874ec52a6b876dd48842a28d219ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dcc5b70b0a599e944d99f53ac071e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a">EXTI_IMR_MR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabc6874ec52a6b876dd48842a28d219ba">EXTI_IMR_MR6_Pos</a>)</td></tr>
<tr class="separator:ga6dcc5b70b0a599e944d99f53ac071e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5533c8ec796e3bbc9dc4474376056e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a">EXTI_IMR_MR6_Msk</a></td></tr>
<tr class="separator:ga5533c8ec796e3bbc9dc4474376056e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b52dd9408a254ec3ba436ede0e42fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b52dd9408a254ec3ba436ede0e42fa">EXTI_IMR_MR7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad1b52dd9408a254ec3ba436ede0e42fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41e117f93d5e426758ee40bd7d45755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755">EXTI_IMR_MR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad1b52dd9408a254ec3ba436ede0e42fa">EXTI_IMR_MR7_Pos</a>)</td></tr>
<tr class="separator:gae41e117f93d5e426758ee40bd7d45755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab620165d3fea1c564fcf1016805a1a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755">EXTI_IMR_MR7_Msk</a></td></tr>
<tr class="separator:gab620165d3fea1c564fcf1016805a1a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ad8042623ea52664eb00b43e35dcb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1ad8042623ea52664eb00b43e35dcb7">EXTI_IMR_MR8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad1ad8042623ea52664eb00b43e35dcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a618dd052d47d30cadf578ee58e416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416">EXTI_IMR_MR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad1ad8042623ea52664eb00b43e35dcb7">EXTI_IMR_MR8_Pos</a>)</td></tr>
<tr class="separator:ga02a618dd052d47d30cadf578ee58e416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416">EXTI_IMR_MR8_Msk</a></td></tr>
<tr class="separator:ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9b5e7500420b3ce5a2b711ed73fa50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9b5e7500420b3ce5a2b711ed73fa50">EXTI_IMR_MR9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga8b9b5e7500420b3ce5a2b711ed73fa50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7433c8c28acd006d4a71e803f6d95de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3">EXTI_IMR_MR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9b5e7500420b3ce5a2b711ed73fa50">EXTI_IMR_MR9_Pos</a>)</td></tr>
<tr class="separator:ga7433c8c28acd006d4a71e803f6d95de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3">EXTI_IMR_MR9_Msk</a></td></tr>
<tr class="separator:gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8a8f8245716f96dde7049e27435f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f8a8f8245716f96dde7049e27435f9a">EXTI_IMR_MR10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0f8a8f8245716f96dde7049e27435f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530c1c2659363a1edaba4af52c7e6a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d">EXTI_IMR_MR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f8a8f8245716f96dde7049e27435f9a">EXTI_IMR_MR10_Pos</a>)</td></tr>
<tr class="separator:ga530c1c2659363a1edaba4af52c7e6a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d">EXTI_IMR_MR10_Msk</a></td></tr>
<tr class="separator:ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29cc04d8d5116420b5b63c2f7c6b98e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29cc04d8d5116420b5b63c2f7c6b98e3">EXTI_IMR_MR11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga29cc04d8d5116420b5b63c2f7c6b98e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a00372781fec24bbabb7d2aeca82bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd">EXTI_IMR_MR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29cc04d8d5116420b5b63c2f7c6b98e3">EXTI_IMR_MR11_Pos</a>)</td></tr>
<tr class="separator:ga25a00372781fec24bbabb7d2aeca82bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd">EXTI_IMR_MR11_Msk</a></td></tr>
<tr class="separator:ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddd5fe4e39d5ff13ad5d3a051ffd2b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddd5fe4e39d5ff13ad5d3a051ffd2b73">EXTI_IMR_MR12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaddd5fe4e39d5ff13ad5d3a051ffd2b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c26fd0b40d6d66aec7cc5fff86f6720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720">EXTI_IMR_MR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaddd5fe4e39d5ff13ad5d3a051ffd2b73">EXTI_IMR_MR12_Pos</a>)</td></tr>
<tr class="separator:ga7c26fd0b40d6d66aec7cc5fff86f6720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21caf923d2083fb106852493667c16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720">EXTI_IMR_MR12_Msk</a></td></tr>
<tr class="separator:gad21caf923d2083fb106852493667c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3658584854eb1f7c9ad43934e5cb9f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3658584854eb1f7c9ad43934e5cb9f2a">EXTI_IMR_MR13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga3658584854eb1f7c9ad43934e5cb9f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4095ebf9c75696a62d7bead70cc5cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc">EXTI_IMR_MR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3658584854eb1f7c9ad43934e5cb9f2a">EXTI_IMR_MR13_Pos</a>)</td></tr>
<tr class="separator:gadf4095ebf9c75696a62d7bead70cc5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc">EXTI_IMR_MR13_Msk</a></td></tr>
<tr class="separator:ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05cb292831097d4790e00b89987cf5bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05cb292831097d4790e00b89987cf5bb">EXTI_IMR_MR14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga05cb292831097d4790e00b89987cf5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052609a42da3b6c6895f006e50c12ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6">EXTI_IMR_MR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga05cb292831097d4790e00b89987cf5bb">EXTI_IMR_MR14_Pos</a>)</td></tr>
<tr class="separator:ga052609a42da3b6c6895f006e50c12ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8827cee06670f256bc8f6301bea9cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6">EXTI_IMR_MR14_Msk</a></td></tr>
<tr class="separator:gab8827cee06670f256bc8f6301bea9cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e87a9c94dd2cdf7ea1851c2af7727b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84e87a9c94dd2cdf7ea1851c2af7727b">EXTI_IMR_MR15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga84e87a9c94dd2cdf7ea1851c2af7727b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27011a5c7488ed0273c821804ef6a27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b">EXTI_IMR_MR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84e87a9c94dd2cdf7ea1851c2af7727b">EXTI_IMR_MR15_Pos</a>)</td></tr>
<tr class="separator:ga27011a5c7488ed0273c821804ef6a27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d9990be7f8f9e530a9f930a365fa44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b">EXTI_IMR_MR15_Msk</a></td></tr>
<tr class="separator:ga88d9990be7f8f9e530a9f930a365fa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc8dc837cd6326f1fb7fae42e56ef74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc8dc837cd6326f1fb7fae42e56ef74">EXTI_IMR_MR16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6fc8dc837cd6326f1fb7fae42e56ef74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155179198c3735dd1e35baf733f1542e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e">EXTI_IMR_MR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc8dc837cd6326f1fb7fae42e56ef74">EXTI_IMR_MR16_Pos</a>)</td></tr>
<tr class="separator:ga155179198c3735dd1e35baf733f1542e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7419f78ed9044bdd237b452ef49e1b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e">EXTI_IMR_MR16_Msk</a></td></tr>
<tr class="separator:ga7419f78ed9044bdd237b452ef49e1b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc90bbbbc4137c8af29df2fc0162ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbc90bbbbc4137c8af29df2fc0162ae5">EXTI_IMR_MR17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gabbc90bbbbc4137c8af29df2fc0162ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6eb3bf08d4a51133e62dd719f2e48b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8">EXTI_IMR_MR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabbc90bbbbc4137c8af29df2fc0162ae5">EXTI_IMR_MR17_Pos</a>)</td></tr>
<tr class="separator:gad6eb3bf08d4a51133e62dd719f2e48b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4489fa85d1552b8f40faed93483a5d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8">EXTI_IMR_MR17_Msk</a></td></tr>
<tr class="separator:ga4489fa85d1552b8f40faed93483a5d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9084142db0eac80226038ced74846aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9084142db0eac80226038ced74846aa8">EXTI_IMR_MR18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga9084142db0eac80226038ced74846aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a2709f4f9d2ccb8d63c36958517b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26">EXTI_IMR_MR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9084142db0eac80226038ced74846aa8">EXTI_IMR_MR18_Pos</a>)</td></tr>
<tr class="separator:ga52a2709f4f9d2ccb8d63c36958517b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e16f2cda40cca58a45458cc44d510f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26">EXTI_IMR_MR18_Msk</a></td></tr>
<tr class="separator:ga05e16f2cda40cca58a45458cc44d510f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d1beae3a87cd1515fd1104bb2e0ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92d1beae3a87cd1515fd1104bb2e0ac5">EXTI_IMR_MR19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga92d1beae3a87cd1515fd1104bb2e0ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55fbb64891a3120b3d5c53984abe6ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab55fbb64891a3120b3d5c53984abe6ca">EXTI_IMR_MR19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92d1beae3a87cd1515fd1104bb2e0ac5">EXTI_IMR_MR19_Pos</a>)</td></tr>
<tr class="separator:gab55fbb64891a3120b3d5c53984abe6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47f7a023cbba165dfb95845d3c8c55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab55fbb64891a3120b3d5c53984abe6ca">EXTI_IMR_MR19_Msk</a></td></tr>
<tr class="separator:gad47f7a023cbba165dfb95845d3c8c55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a252b7afd91a453cd613fca4792aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8a252b7afd91a453cd613fca4792aed">EXTI_IMR_MR20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gae8a252b7afd91a453cd613fca4792aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e9bb3e1445d27d46816b0be57cbfbbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e9bb3e1445d27d46816b0be57cbfbbd">EXTI_IMR_MR20_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8a252b7afd91a453cd613fca4792aed">EXTI_IMR_MR20_Pos</a>)</td></tr>
<tr class="separator:ga8e9bb3e1445d27d46816b0be57cbfbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aee679baf5820e1666b60e48a64cafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa">EXTI_IMR_MR20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e9bb3e1445d27d46816b0be57cbfbbd">EXTI_IMR_MR20_Msk</a></td></tr>
<tr class="separator:ga4aee679baf5820e1666b60e48a64cafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777cbe130041b394e728de96fac11175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga777cbe130041b394e728de96fac11175">EXTI_IMR_MR21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga777cbe130041b394e728de96fac11175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae66e025fa607e21af5498613c7ec7ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae66e025fa607e21af5498613c7ec7ebf">EXTI_IMR_MR21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga777cbe130041b394e728de96fac11175">EXTI_IMR_MR21_Pos</a>)</td></tr>
<tr class="separator:gae66e025fa607e21af5498613c7ec7ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc7e64c45d273ca7396ac1e0ce38c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36">EXTI_IMR_MR21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae66e025fa607e21af5498613c7ec7ebf">EXTI_IMR_MR21_Msk</a></td></tr>
<tr class="separator:ga3cc7e64c45d273ca7396ac1e0ce38c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83efcf05bd49c293779334f366a3e342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83efcf05bd49c293779334f366a3e342">EXTI_IMR_MR22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga83efcf05bd49c293779334f366a3e342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20c62ffabf9a216bc5d682fc0f1ad5f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20c62ffabf9a216bc5d682fc0f1ad5f6">EXTI_IMR_MR22_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83efcf05bd49c293779334f366a3e342">EXTI_IMR_MR22_Pos</a>)</td></tr>
<tr class="separator:ga20c62ffabf9a216bc5d682fc0f1ad5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aec84941d816be18a1607b6ee25acb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1">EXTI_IMR_MR22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20c62ffabf9a216bc5d682fc0f1ad5f6">EXTI_IMR_MR22_Msk</a></td></tr>
<tr class="separator:ga2aec84941d816be18a1607b6ee25acb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae43e6abdba2e7d7b7eaa07b268f288b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae43e6abdba2e7d7b7eaa07b268f288b3">EXTI_IMR_IM0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a></td></tr>
<tr class="separator:gae43e6abdba2e7d7b7eaa07b268f288b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1498c6a9cb8eb9842b83a2e91b3c290d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1498c6a9cb8eb9842b83a2e91b3c290d">EXTI_IMR_IM1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a></td></tr>
<tr class="separator:ga1498c6a9cb8eb9842b83a2e91b3c290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10013221a5de01374bb63623ca68d5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10013221a5de01374bb63623ca68d5a5">EXTI_IMR_IM2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a></td></tr>
<tr class="separator:ga10013221a5de01374bb63623ca68d5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7e8e899926ae962ae34dc9d143fd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7e8e899926ae962ae34dc9d143fd09">EXTI_IMR_IM3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a></td></tr>
<tr class="separator:ga7a7e8e899926ae962ae34dc9d143fd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad3c244ed0a107b5c4f96470a914348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadad3c244ed0a107b5c4f96470a914348">EXTI_IMR_IM4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a></td></tr>
<tr class="separator:gadad3c244ed0a107b5c4f96470a914348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91070bca3731cbe48e7bc97de97631a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91070bca3731cbe48e7bc97de97631a5">EXTI_IMR_IM5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a></td></tr>
<tr class="separator:ga91070bca3731cbe48e7bc97de97631a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab55682980062f57cdb981aa649fbf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ab55682980062f57cdb981aa649fbf3">EXTI_IMR_IM6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a></td></tr>
<tr class="separator:ga2ab55682980062f57cdb981aa649fbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6ee214b24d450efe0c52d0b1dae0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd6ee214b24d450efe0c52d0b1dae0f4">EXTI_IMR_IM7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a></td></tr>
<tr class="separator:gabd6ee214b24d450efe0c52d0b1dae0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc41defd6bd026adde49d44ad1e8a5c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc41defd6bd026adde49d44ad1e8a5c4">EXTI_IMR_IM8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a></td></tr>
<tr class="separator:gacc41defd6bd026adde49d44ad1e8a5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a43b1d5d7f5dabbc44b03bdab7a6c3e">EXTI_IMR_IM9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a></td></tr>
<tr class="separator:ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e31c6dd167542dc8660c7dd6f31e0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e31c6dd167542dc8660c7dd6f31e0e9">EXTI_IMR_IM10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a></td></tr>
<tr class="separator:ga6e31c6dd167542dc8660c7dd6f31e0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5441a9f074c104d67a7629467724f3a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5441a9f074c104d67a7629467724f3a0">EXTI_IMR_IM11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a></td></tr>
<tr class="separator:ga5441a9f074c104d67a7629467724f3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab736b78d54e4ae9b5f1ee0bebbda1e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab736b78d54e4ae9b5f1ee0bebbda1e4d">EXTI_IMR_IM12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a></td></tr>
<tr class="separator:gab736b78d54e4ae9b5f1ee0bebbda1e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b835eee91599273c334d6bed80bdaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b835eee91599273c334d6bed80bdaca">EXTI_IMR_IM13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a></td></tr>
<tr class="separator:ga1b835eee91599273c334d6bed80bdaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933e1e28d08958b9800cbfbea953b9e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga933e1e28d08958b9800cbfbea953b9e6">EXTI_IMR_IM14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a></td></tr>
<tr class="separator:ga933e1e28d08958b9800cbfbea953b9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ac63565a42896a10eb5b56d45df7f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16ac63565a42896a10eb5b56d45df7f1">EXTI_IMR_IM15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a></td></tr>
<tr class="separator:ga16ac63565a42896a10eb5b56d45df7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e28d73aacdcc55491fe44c2e840398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33e28d73aacdcc55491fe44c2e840398">EXTI_IMR_IM16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a></td></tr>
<tr class="separator:ga33e28d73aacdcc55491fe44c2e840398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db46755679e595721057e90574b1434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0db46755679e595721057e90574b1434">EXTI_IMR_IM17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a></td></tr>
<tr class="separator:ga0db46755679e595721057e90574b1434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0a2063e564c44ba51733e0fcf25745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f0a2063e564c44ba51733e0fcf25745">EXTI_IMR_IM18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a></td></tr>
<tr class="separator:ga0f0a2063e564c44ba51733e0fcf25745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc8bc70fd30f54311218abe6c52c21c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc8bc70fd30f54311218abe6c52c21c">EXTI_IMR_IM19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</a></td></tr>
<tr class="separator:ga8cc8bc70fd30f54311218abe6c52c21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec4f917392fcd3b64bfae4d17fe1808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ec4f917392fcd3b64bfae4d17fe1808">EXTI_IMR_IM20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa">EXTI_IMR_MR20</a></td></tr>
<tr class="separator:ga8ec4f917392fcd3b64bfae4d17fe1808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9539fd6427a262f7cdbd42cd68a10eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9539fd6427a262f7cdbd42cd68a10eca">EXTI_IMR_IM21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36">EXTI_IMR_MR21</a></td></tr>
<tr class="separator:ga9539fd6427a262f7cdbd42cd68a10eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05cb948001efcf6d1cf4968160f3aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab05cb948001efcf6d1cf4968160f3aa5">EXTI_IMR_IM22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1">EXTI_IMR_MR22</a></td></tr>
<tr class="separator:gab05cb948001efcf6d1cf4968160f3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe01103a449e5f81a25c733a3c1a03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fe01103a449e5f81a25c733a3c1a03c">EXTI_IMR_IM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1fe01103a449e5f81a25c733a3c1a03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06eeb49b799d40a72140618195e6a55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d">EXTI_IMR_IM_Msk</a>&#160;&#160;&#160;(0x7FFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fe01103a449e5f81a25c733a3c1a03c">EXTI_IMR_IM_Pos</a>)</td></tr>
<tr class="separator:ga06eeb49b799d40a72140618195e6a55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4f23236f2d0bb9ed886556064714c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50">EXTI_IMR_IM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d">EXTI_IMR_IM_Msk</a></td></tr>
<tr class="separator:gae4f23236f2d0bb9ed886556064714c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10ad3eba24a4fadc9e58e9b81c17494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf10ad3eba24a4fadc9e58e9b81c17494">EXTI_EMR_MR0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf10ad3eba24a4fadc9e58e9b81c17494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016c23b6c1164758878753e14201fdbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc">EXTI_EMR_MR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf10ad3eba24a4fadc9e58e9b81c17494">EXTI_EMR_MR0_Pos</a>)</td></tr>
<tr class="separator:ga016c23b6c1164758878753e14201fdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc">EXTI_EMR_MR0_Msk</a></td></tr>
<tr class="separator:ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2891b4a57f827defecd2ebb2cac457b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2891b4a57f827defecd2ebb2cac457b">EXTI_EMR_MR1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gab2891b4a57f827defecd2ebb2cac457b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa419f81a443fd7eac16ac340c971dc63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63">EXTI_EMR_MR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab2891b4a57f827defecd2ebb2cac457b">EXTI_EMR_MR1_Pos</a>)</td></tr>
<tr class="separator:gaa419f81a443fd7eac16ac340c971dc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63">EXTI_EMR_MR1_Msk</a></td></tr>
<tr class="separator:ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e8782d37f1f13cc30d86c2c3a02576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e8782d37f1f13cc30d86c2c3a02576">EXTI_EMR_MR2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga09e8782d37f1f13cc30d86c2c3a02576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546cba14a3e8a8172d5652e670ac9ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3">EXTI_EMR_MR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga09e8782d37f1f13cc30d86c2c3a02576">EXTI_EMR_MR2_Pos</a>)</td></tr>
<tr class="separator:ga546cba14a3e8a8172d5652e670ac9ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3">EXTI_EMR_MR2_Msk</a></td></tr>
<tr class="separator:ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeac760511bc46050ceb4ece479ead54b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeac760511bc46050ceb4ece479ead54b">EXTI_EMR_MR3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaeac760511bc46050ceb4ece479ead54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14290334e49a34a93a3ce229bd5ecf74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74">EXTI_EMR_MR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeac760511bc46050ceb4ece479ead54b">EXTI_EMR_MR3_Pos</a>)</td></tr>
<tr class="separator:ga14290334e49a34a93a3ce229bd5ecf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73944983ce5a6bde9dc172b4f483898c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74">EXTI_EMR_MR3_Msk</a></td></tr>
<tr class="separator:ga73944983ce5a6bde9dc172b4f483898c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a337713821f1ea29a953eee7a2a6d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a337713821f1ea29a953eee7a2a6d2f">EXTI_EMR_MR4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4a337713821f1ea29a953eee7a2a6d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478ee1f30cf0d4ef71d512507fcb9cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7">EXTI_EMR_MR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a337713821f1ea29a953eee7a2a6d2f">EXTI_EMR_MR4_Pos</a>)</td></tr>
<tr class="separator:ga478ee1f30cf0d4ef71d512507fcb9cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80f809ead83e747677a31c80c6aae03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7">EXTI_EMR_MR4_Msk</a></td></tr>
<tr class="separator:gab80f809ead83e747677a31c80c6aae03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e7760224986ab31fc06f5d84aa3b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e7760224986ab31fc06f5d84aa3b7f">EXTI_EMR_MR5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga79e7760224986ab31fc06f5d84aa3b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e60a767b0307626c3cd4cbd01d10304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304">EXTI_EMR_MR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga79e7760224986ab31fc06f5d84aa3b7f">EXTI_EMR_MR5_Pos</a>)</td></tr>
<tr class="separator:ga3e60a767b0307626c3cd4cbd01d10304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65976f75b703f740dea3562ba3b8db59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304">EXTI_EMR_MR5_Msk</a></td></tr>
<tr class="separator:ga65976f75b703f740dea3562ba3b8db59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3210ae740c584799c07b1e7995e4252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3210ae740c584799c07b1e7995e4252">EXTI_EMR_MR6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf3210ae740c584799c07b1e7995e4252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca40f93d86d921adecd19479b7ab5c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6">EXTI_EMR_MR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3210ae740c584799c07b1e7995e4252">EXTI_EMR_MR6_Pos</a>)</td></tr>
<tr class="separator:ga9ca40f93d86d921adecd19479b7ab5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6">EXTI_EMR_MR6_Msk</a></td></tr>
<tr class="separator:gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafafbf203c2dae41123f2eaf6565bb2f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafafbf203c2dae41123f2eaf6565bb2f4">EXTI_EMR_MR7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gafafbf203c2dae41123f2eaf6565bb2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6755a5d4b361648f0b2c76a0b32282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282">EXTI_EMR_MR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafafbf203c2dae41123f2eaf6565bb2f4">EXTI_EMR_MR7_Pos</a>)</td></tr>
<tr class="separator:gace6755a5d4b361648f0b2c76a0b32282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb27ff8664928994ef96f87052d14be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282">EXTI_EMR_MR7_Msk</a></td></tr>
<tr class="separator:gadbb27ff8664928994ef96f87052d14be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3349563ae0947ec6c441fe912fb0ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3349563ae0947ec6c441fe912fb0ede">EXTI_EMR_MR8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae3349563ae0947ec6c441fe912fb0ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00700896523030015c081b6caa3b72b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5">EXTI_EMR_MR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3349563ae0947ec6c441fe912fb0ede">EXTI_EMR_MR8_Pos</a>)</td></tr>
<tr class="separator:ga00700896523030015c081b6caa3b72b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed4b371da871ffd0cc12ee00147282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5">EXTI_EMR_MR8_Msk</a></td></tr>
<tr class="separator:ga4ed4b371da871ffd0cc12ee00147282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42d64759efd55a329c207a31c7e3033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42d64759efd55a329c207a31c7e3033">EXTI_EMR_MR9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gac42d64759efd55a329c207a31c7e3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c54d6a078dcc8b9aec22e327785fdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd">EXTI_EMR_MR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac42d64759efd55a329c207a31c7e3033">EXTI_EMR_MR9_Pos</a>)</td></tr>
<tr class="separator:ga47c54d6a078dcc8b9aec22e327785fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga109af342179fff1fccfdde582834867a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd">EXTI_EMR_MR9_Msk</a></td></tr>
<tr class="separator:ga109af342179fff1fccfdde582834867a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaead96297678ea28e56765731de3f8511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaead96297678ea28e56765731de3f8511">EXTI_EMR_MR10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaead96297678ea28e56765731de3f8511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef7af204b6807cb09f10a11f774889e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e">EXTI_EMR_MR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaead96297678ea28e56765731de3f8511">EXTI_EMR_MR10_Pos</a>)</td></tr>
<tr class="separator:ga3ef7af204b6807cb09f10a11f774889e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e">EXTI_EMR_MR10_Msk</a></td></tr>
<tr class="separator:gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga744443e18392efb9d31ceeabc2ba9786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga744443e18392efb9d31ceeabc2ba9786">EXTI_EMR_MR11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga744443e18392efb9d31ceeabc2ba9786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1a0c32eb56c845232f07d6e1498633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633">EXTI_EMR_MR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga744443e18392efb9d31ceeabc2ba9786">EXTI_EMR_MR11_Pos</a>)</td></tr>
<tr class="separator:gabb1a0c32eb56c845232f07d6e1498633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec516af1de770c82c3c9c458cbc0172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633">EXTI_EMR_MR11_Msk</a></td></tr>
<tr class="separator:ga9ec516af1de770c82c3c9c458cbc0172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf200c3d4abdc44356ff3bfc66c136e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdf200c3d4abdc44356ff3bfc66c136e">EXTI_EMR_MR12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gacdf200c3d4abdc44356ff3bfc66c136e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988ba6ff638ee9d2bc8a2dec8ef8ea32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32">EXTI_EMR_MR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacdf200c3d4abdc44356ff3bfc66c136e">EXTI_EMR_MR12_Pos</a>)</td></tr>
<tr class="separator:ga988ba6ff638ee9d2bc8a2dec8ef8ea32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15732553e5b0de9f58180a0b024d4cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32">EXTI_EMR_MR12_Msk</a></td></tr>
<tr class="separator:ga15732553e5b0de9f58180a0b024d4cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf17cbe9663809770d498fe8d28a6e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacf17cbe9663809770d498fe8d28a6e5">EXTI_EMR_MR13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaacf17cbe9663809770d498fe8d28a6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06991d09dc3fd7373da2375b7e196452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452">EXTI_EMR_MR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaacf17cbe9663809770d498fe8d28a6e5">EXTI_EMR_MR13_Pos</a>)</td></tr>
<tr class="separator:ga06991d09dc3fd7373da2375b7e196452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452">EXTI_EMR_MR13_Msk</a></td></tr>
<tr class="separator:ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0dd6f7d71f00964f930cba3e7fc9d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0dd6f7d71f00964f930cba3e7fc9d14">EXTI_EMR_MR14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae0dd6f7d71f00964f930cba3e7fc9d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56cd35406916f89cc00f5c4c153f7f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b">EXTI_EMR_MR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae0dd6f7d71f00964f930cba3e7fc9d14">EXTI_EMR_MR14_Pos</a>)</td></tr>
<tr class="separator:ga56cd35406916f89cc00f5c4c153f7f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf5890ea71eea034ec1cd9e96284f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b">EXTI_EMR_MR14_Msk</a></td></tr>
<tr class="separator:gaecf5890ea71eea034ec1cd9e96284f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee0004caa46c2946bb05305cd93baa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ee0004caa46c2946bb05305cd93baa1">EXTI_EMR_MR15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4ee0004caa46c2946bb05305cd93baa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1778406979e6566a10b085f1146a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28">EXTI_EMR_MR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ee0004caa46c2946bb05305cd93baa1">EXTI_EMR_MR15_Pos</a>)</td></tr>
<tr class="separator:gaaa1778406979e6566a10b085f1146a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28">EXTI_EMR_MR15_Msk</a></td></tr>
<tr class="separator:ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga112b3657ea27bac2cfe0676dfa893157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga112b3657ea27bac2cfe0676dfa893157">EXTI_EMR_MR16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga112b3657ea27bac2cfe0676dfa893157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb43eaaa268ddc9d407c5edcfb05ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4">EXTI_EMR_MR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga112b3657ea27bac2cfe0676dfa893157">EXTI_EMR_MR16_Pos</a>)</td></tr>
<tr class="separator:ga3cb43eaaa268ddc9d407c5edcfb05ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b1a6934265da759bc061f73d5d1374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4">EXTI_EMR_MR16_Msk</a></td></tr>
<tr class="separator:ga34b1a6934265da759bc061f73d5d1374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad853ef0d4af0ed5b68581464a067e1ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad853ef0d4af0ed5b68581464a067e1ab">EXTI_EMR_MR17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gad853ef0d4af0ed5b68581464a067e1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga889175528233c464f6c0a5f8a901a06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d">EXTI_EMR_MR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad853ef0d4af0ed5b68581464a067e1ab">EXTI_EMR_MR17_Pos</a>)</td></tr>
<tr class="separator:ga889175528233c464f6c0a5f8a901a06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a30aa20cf475eecf7e15171e83035e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d">EXTI_EMR_MR17_Msk</a></td></tr>
<tr class="separator:ga6a30aa20cf475eecf7e15171e83035e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7edb364e6ab767686e3c40b177489f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7edb364e6ab767686e3c40b177489f00">EXTI_EMR_MR18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga7edb364e6ab767686e3c40b177489f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6e89686fa4e8fe58365b684331f398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398">EXTI_EMR_MR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7edb364e6ab767686e3c40b177489f00">EXTI_EMR_MR18_Pos</a>)</td></tr>
<tr class="separator:ga3e6e89686fa4e8fe58365b684331f398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25eee729b57b4c78a0613c184fc539e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398">EXTI_EMR_MR18_Msk</a></td></tr>
<tr class="separator:ga25eee729b57b4c78a0613c184fc539e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8990f832c2588cb200a51d52c5dc8c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8990f832c2588cb200a51d52c5dc8c8a">EXTI_EMR_MR19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga8990f832c2588cb200a51d52c5dc8c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514f26dc55f8e37ec8ac8bef9dfcadd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga514f26dc55f8e37ec8ac8bef9dfcadd4">EXTI_EMR_MR19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8990f832c2588cb200a51d52c5dc8c8a">EXTI_EMR_MR19_Pos</a>)</td></tr>
<tr class="separator:ga514f26dc55f8e37ec8ac8bef9dfcadd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeababa85e5ebe6aa93d011d83fd7994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga514f26dc55f8e37ec8ac8bef9dfcadd4">EXTI_EMR_MR19_Msk</a></td></tr>
<tr class="separator:gaaeababa85e5ebe6aa93d011d83fd7994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67b8f9a15a25b5d2bc93d72082652bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa67b8f9a15a25b5d2bc93d72082652bd">EXTI_EMR_MR20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaa67b8f9a15a25b5d2bc93d72082652bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae190c58438ea386748cb39b06fc2d62c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae190c58438ea386748cb39b06fc2d62c">EXTI_EMR_MR20_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa67b8f9a15a25b5d2bc93d72082652bd">EXTI_EMR_MR20_Pos</a>)</td></tr>
<tr class="separator:gae190c58438ea386748cb39b06fc2d62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047743f042d00f058dd8cf199c92fbfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa">EXTI_EMR_MR20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae190c58438ea386748cb39b06fc2d62c">EXTI_EMR_MR20_Msk</a></td></tr>
<tr class="separator:ga047743f042d00f058dd8cf199c92fbfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a62823a85e5c8543646c7c6b273e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75a62823a85e5c8543646c7c6b273e2f">EXTI_EMR_MR21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga75a62823a85e5c8543646c7c6b273e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525d06c52556b824cbf29d85a8925532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga525d06c52556b824cbf29d85a8925532">EXTI_EMR_MR21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga75a62823a85e5c8543646c7c6b273e2f">EXTI_EMR_MR21_Pos</a>)</td></tr>
<tr class="separator:ga525d06c52556b824cbf29d85a8925532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935956e41524c1f96d208f63a699377a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a">EXTI_EMR_MR21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga525d06c52556b824cbf29d85a8925532">EXTI_EMR_MR21_Msk</a></td></tr>
<tr class="separator:ga935956e41524c1f96d208f63a699377a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae52ca7f79c4b6092d6e2b781f0355bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae52ca7f79c4b6092d6e2b781f0355bd8">EXTI_EMR_MR22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gae52ca7f79c4b6092d6e2b781f0355bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c121c40bb976f66094ced0a851419a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79c121c40bb976f66094ced0a851419a">EXTI_EMR_MR22_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae52ca7f79c4b6092d6e2b781f0355bd8">EXTI_EMR_MR22_Pos</a>)</td></tr>
<tr class="separator:ga79c121c40bb976f66094ced0a851419a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbc202d80be3899d867a0b74abad813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813">EXTI_EMR_MR22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79c121c40bb976f66094ced0a851419a">EXTI_EMR_MR22_Msk</a></td></tr>
<tr class="separator:ga8fbc202d80be3899d867a0b74abad813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf972d7547ed83843150667c301a9d348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf972d7547ed83843150667c301a9d348">EXTI_EMR_EM0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a></td></tr>
<tr class="separator:gaf972d7547ed83843150667c301a9d348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07843e6ff5b4ddd02bcf6c66a08cac93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07843e6ff5b4ddd02bcf6c66a08cac93">EXTI_EMR_EM1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a></td></tr>
<tr class="separator:ga07843e6ff5b4ddd02bcf6c66a08cac93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703c31569533b3b6d76f99da69b4d168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga703c31569533b3b6d76f99da69b4d168">EXTI_EMR_EM2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a></td></tr>
<tr class="separator:ga703c31569533b3b6d76f99da69b4d168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2bd51b6a0981492a29436ef2b53344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f2bd51b6a0981492a29436ef2b53344">EXTI_EMR_EM3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a></td></tr>
<tr class="separator:ga6f2bd51b6a0981492a29436ef2b53344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3f176db76b4eb2cc1400f76afc967a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3f176db76b4eb2cc1400f76afc967a">EXTI_EMR_EM4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a></td></tr>
<tr class="separator:ga7a3f176db76b4eb2cc1400f76afc967a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0210d29dceb5682d01786b6fcf47fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc0210d29dceb5682d01786b6fcf47fe">EXTI_EMR_EM5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a></td></tr>
<tr class="separator:gacc0210d29dceb5682d01786b6fcf47fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c05702eec349cbbcce9b7bc825e2fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c05702eec349cbbcce9b7bc825e2fd8">EXTI_EMR_EM6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a></td></tr>
<tr class="separator:ga1c05702eec349cbbcce9b7bc825e2fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04b9ef7548fb0564beae69739bdea72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf04b9ef7548fb0564beae69739bdea72">EXTI_EMR_EM7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a></td></tr>
<tr class="separator:gaf04b9ef7548fb0564beae69739bdea72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af57b60f4623e5a65011519dd707991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7af57b60f4623e5a65011519dd707991">EXTI_EMR_EM8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a></td></tr>
<tr class="separator:ga7af57b60f4623e5a65011519dd707991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3757f0da147b7bb49719cb69096b5bc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3757f0da147b7bb49719cb69096b5bc7">EXTI_EMR_EM9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a></td></tr>
<tr class="separator:ga3757f0da147b7bb49719cb69096b5bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad548185c3c99b69f3eaec50067999112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad548185c3c99b69f3eaec50067999112">EXTI_EMR_EM10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a></td></tr>
<tr class="separator:gad548185c3c99b69f3eaec50067999112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d0782c45b8b0951c8bbb5e7037a52b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d0782c45b8b0951c8bbb5e7037a52b">EXTI_EMR_EM11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a></td></tr>
<tr class="separator:gad5d0782c45b8b0951c8bbb5e7037a52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9eaec30663289e66b9d9b40682910f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef9eaec30663289e66b9d9b40682910f">EXTI_EMR_EM12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a></td></tr>
<tr class="separator:gaef9eaec30663289e66b9d9b40682910f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fc88afc4ba8231f4368527cc983d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2fc88afc4ba8231f4368527cc983d50">EXTI_EMR_EM13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a></td></tr>
<tr class="separator:gad2fc88afc4ba8231f4368527cc983d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3c10c55ef88bb255f899d0d0939c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf3c10c55ef88bb255f899d0d0939c98">EXTI_EMR_EM14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a></td></tr>
<tr class="separator:gaaf3c10c55ef88bb255f899d0d0939c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3690bd10db8f6505368f84d1d360d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3690bd10db8f6505368f84d1d360d83">EXTI_EMR_EM15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a></td></tr>
<tr class="separator:gaa3690bd10db8f6505368f84d1d360d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadea424b2e5e1e8733e5f8ba76b16c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadea424b2e5e1e8733e5f8ba76b16c6c">EXTI_EMR_EM16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a></td></tr>
<tr class="separator:gaadea424b2e5e1e8733e5f8ba76b16c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f640eaa67ff0f9e3e849fdc65f7f34e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f640eaa67ff0f9e3e849fdc65f7f34e">EXTI_EMR_EM17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a></td></tr>
<tr class="separator:ga0f640eaa67ff0f9e3e849fdc65f7f34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7162c4422ad98bec692f15dda4e011eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7162c4422ad98bec692f15dda4e011eb">EXTI_EMR_EM18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a></td></tr>
<tr class="separator:ga7162c4422ad98bec692f15dda4e011eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96076632bf23a1dfb53cfada4008d7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96076632bf23a1dfb53cfada4008d7b3">EXTI_EMR_EM19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</a></td></tr>
<tr class="separator:ga96076632bf23a1dfb53cfada4008d7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a88ab99418d93b7277f19736c14c6c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a88ab99418d93b7277f19736c14c6c2">EXTI_EMR_EM20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa">EXTI_EMR_MR20</a></td></tr>
<tr class="separator:ga2a88ab99418d93b7277f19736c14c6c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17512ecb4d8572e8b73ab1a427fd500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf17512ecb4d8572e8b73ab1a427fd500">EXTI_EMR_EM21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a">EXTI_EMR_MR21</a></td></tr>
<tr class="separator:gaf17512ecb4d8572e8b73ab1a427fd500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b9e9ec368a547f58ab7f6359c58bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31b9e9ec368a547f58ab7f6359c58bdf">EXTI_EMR_EM22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813">EXTI_EMR_MR22</a></td></tr>
<tr class="separator:ga31b9e9ec368a547f58ab7f6359c58bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa359160d5aba50c4aff40330fd99d426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa359160d5aba50c4aff40330fd99d426">EXTI_RTSR_TR0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa359160d5aba50c4aff40330fd99d426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3f74a67ed2871290e5cee5ec27e487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487">EXTI_RTSR_TR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa359160d5aba50c4aff40330fd99d426">EXTI_RTSR_TR0_Pos</a>)</td></tr>
<tr class="separator:ga2b3f74a67ed2871290e5cee5ec27e487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1823a87cd797a6066681a3256cecc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487">EXTI_RTSR_TR0_Msk</a></td></tr>
<tr class="separator:gadb1823a87cd797a6066681a3256cecc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099233be3061fa5c0e44cbf3e20b6394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga099233be3061fa5c0e44cbf3e20b6394">EXTI_RTSR_TR1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga099233be3061fa5c0e44cbf3e20b6394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ba4871b93492e5e8c846f2833f9da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1">EXTI_RTSR_TR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga099233be3061fa5c0e44cbf3e20b6394">EXTI_RTSR_TR1_Pos</a>)</td></tr>
<tr class="separator:ga57ba4871b93492e5e8c846f2833f9da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c42cc3763c52d1061b32219fc441566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1">EXTI_RTSR_TR1_Msk</a></td></tr>
<tr class="separator:ga1c42cc3763c52d1061b32219fc441566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b2187bec09d19b2b79382c25ff3b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22b2187bec09d19b2b79382c25ff3b4b">EXTI_RTSR_TR2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga22b2187bec09d19b2b79382c25ff3b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbecd9a805326155030f357bc2d70046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046">EXTI_RTSR_TR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga22b2187bec09d19b2b79382c25ff3b4b">EXTI_RTSR_TR2_Pos</a>)</td></tr>
<tr class="separator:gadbecd9a805326155030f357bc2d70046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c073b519f09b130e4ab4039823e290c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046">EXTI_RTSR_TR2_Msk</a></td></tr>
<tr class="separator:ga1c073b519f09b130e4ab4039823e290c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae95954e4c5e25f225d3cad0e2b2362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeae95954e4c5e25f225d3cad0e2b2362">EXTI_RTSR_TR3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaeae95954e4c5e25f225d3cad0e2b2362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560d856b177ddb7b90e101caf3ce66be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be">EXTI_RTSR_TR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeae95954e4c5e25f225d3cad0e2b2362">EXTI_RTSR_TR3_Pos</a>)</td></tr>
<tr class="separator:ga560d856b177ddb7b90e101caf3ce66be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090f295579a774c215585a55e5066b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be">EXTI_RTSR_TR3_Msk</a></td></tr>
<tr class="separator:ga090f295579a774c215585a55e5066b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa95865d62fde25381efad4f0c38cd8bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa95865d62fde25381efad4f0c38cd8bd">EXTI_RTSR_TR4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa95865d62fde25381efad4f0c38cd8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga795eff3140a1d0c0e1fcfc03b2fa5860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860">EXTI_RTSR_TR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa95865d62fde25381efad4f0c38cd8bd">EXTI_RTSR_TR4_Pos</a>)</td></tr>
<tr class="separator:ga795eff3140a1d0c0e1fcfc03b2fa5860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860">EXTI_RTSR_TR4_Msk</a></td></tr>
<tr class="separator:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29eade4e6218042bad165fd8cb162662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29eade4e6218042bad165fd8cb162662">EXTI_RTSR_TR5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga29eade4e6218042bad165fd8cb162662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a7c4c35c85b3e922e1df8447dd8e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d">EXTI_RTSR_TR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29eade4e6218042bad165fd8cb162662">EXTI_RTSR_TR5_Pos</a>)</td></tr>
<tr class="separator:ga65a7c4c35c85b3e922e1df8447dd8e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57b970ebc88f7bb015119ece9dd32de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d">EXTI_RTSR_TR5_Msk</a></td></tr>
<tr class="separator:gac57b970ebc88f7bb015119ece9dd32de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a5fd949f067c605127932367ba4dad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a5fd949f067c605127932367ba4dad5">EXTI_RTSR_TR6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga7a5fd949f067c605127932367ba4dad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d1a629b7cde96375b82803c46cfcb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4">EXTI_RTSR_TR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a5fd949f067c605127932367ba4dad5">EXTI_RTSR_TR6_Pos</a>)</td></tr>
<tr class="separator:ga85d1a629b7cde96375b82803c46cfcb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4">EXTI_RTSR_TR6_Msk</a></td></tr>
<tr class="separator:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f320ed539b225c1e4f50e3cfb43100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79f320ed539b225c1e4f50e3cfb43100">EXTI_RTSR_TR7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga79f320ed539b225c1e4f50e3cfb43100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc9d6a9f75fdff045e4806edad97b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47">EXTI_RTSR_TR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga79f320ed539b225c1e4f50e3cfb43100">EXTI_RTSR_TR7_Pos</a>)</td></tr>
<tr class="separator:gadbc9d6a9f75fdff045e4806edad97b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47">EXTI_RTSR_TR7_Msk</a></td></tr>
<tr class="separator:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9bcf9229eced0f5101842fd9585e40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9bcf9229eced0f5101842fd9585e40">EXTI_RTSR_TR8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1f9bcf9229eced0f5101842fd9585e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c3b77b33079caf74151ade9fbc3b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82">EXTI_RTSR_TR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9bcf9229eced0f5101842fd9585e40">EXTI_RTSR_TR8_Pos</a>)</td></tr>
<tr class="separator:ga16c3b77b33079caf74151ade9fbc3b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82">EXTI_RTSR_TR8_Msk</a></td></tr>
<tr class="separator:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3c856ba7076de4742cea9494d2d97b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3c856ba7076de4742cea9494d2d97b">EXTI_RTSR_TR9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga3f3c856ba7076de4742cea9494d2d97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394b28a010f7937178112dd11c7edf7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b">EXTI_RTSR_TR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3c856ba7076de4742cea9494d2d97b">EXTI_RTSR_TR9_Pos</a>)</td></tr>
<tr class="separator:ga394b28a010f7937178112dd11c7edf7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3127246b2db3571b00c6af2453941d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b">EXTI_RTSR_TR9_Msk</a></td></tr>
<tr class="separator:ga3127246b2db3571b00c6af2453941d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf19c55236009d4d88273be1fe6d17b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf19c55236009d4d88273be1fe6d17b69">EXTI_RTSR_TR10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf19c55236009d4d88273be1fe6d17b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12717df4fef207dd689f240bbb23cedf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf">EXTI_RTSR_TR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf19c55236009d4d88273be1fe6d17b69">EXTI_RTSR_TR10_Pos</a>)</td></tr>
<tr class="separator:ga12717df4fef207dd689f240bbb23cedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf">EXTI_RTSR_TR10_Msk</a></td></tr>
<tr class="separator:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f11477d08556852c4cf210f75d11920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f11477d08556852c4cf210f75d11920">EXTI_RTSR_TR11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga7f11477d08556852c4cf210f75d11920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a3f679be0d89926b127c4b293111e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2">EXTI_RTSR_TR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f11477d08556852c4cf210f75d11920">EXTI_RTSR_TR11_Pos</a>)</td></tr>
<tr class="separator:ga36a3f679be0d89926b127c4b293111e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2">EXTI_RTSR_TR11_Msk</a></td></tr>
<tr class="separator:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b0314682ff50f85bd8d5570fb6935a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b0314682ff50f85bd8d5570fb6935a">EXTI_RTSR_TR12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf8b0314682ff50f85bd8d5570fb6935a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4507125ae8a435b97fe643f73e6492e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e">EXTI_RTSR_TR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b0314682ff50f85bd8d5570fb6935a">EXTI_RTSR_TR12_Pos</a>)</td></tr>
<tr class="separator:gab4507125ae8a435b97fe643f73e6492e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0423be12bfb13f34eec9656d6d274e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e">EXTI_RTSR_TR12_Msk</a></td></tr>
<tr class="separator:ga0423be12bfb13f34eec9656d6d274e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20176d8fa4181b22a833e1598e96b153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20176d8fa4181b22a833e1598e96b153">EXTI_RTSR_TR13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga20176d8fa4181b22a833e1598e96b153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799f99b4edc9604b38ab1f12e0cf9cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae">EXTI_RTSR_TR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20176d8fa4181b22a833e1598e96b153">EXTI_RTSR_TR13_Pos</a>)</td></tr>
<tr class="separator:ga799f99b4edc9604b38ab1f12e0cf9cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae">EXTI_RTSR_TR13_Msk</a></td></tr>
<tr class="separator:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e76cfdc7657907d423ba90dcac7bc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e76cfdc7657907d423ba90dcac7bc90">EXTI_RTSR_TR14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2e76cfdc7657907d423ba90dcac7bc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42533490cce0d8d3ff55a2d6ad8c24ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee">EXTI_RTSR_TR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e76cfdc7657907d423ba90dcac7bc90">EXTI_RTSR_TR14_Pos</a>)</td></tr>
<tr class="separator:ga42533490cce0d8d3ff55a2d6ad8c24ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b0d883fa0fbc49105bda5596463cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee">EXTI_RTSR_TR14_Msk</a></td></tr>
<tr class="separator:ga95b0d883fa0fbc49105bda5596463cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62a698b0b47384cd72f49ebb9f17f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa62a698b0b47384cd72f49ebb9f17f4c">EXTI_RTSR_TR15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa62a698b0b47384cd72f49ebb9f17f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffbcdf64f7de2427560316706ddc8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1">EXTI_RTSR_TR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa62a698b0b47384cd72f49ebb9f17f4c">EXTI_RTSR_TR15_Pos</a>)</td></tr>
<tr class="separator:ga3ffbcdf64f7de2427560316706ddc8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe54b09102a18676829c0bafb0aead2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1">EXTI_RTSR_TR15_Msk</a></td></tr>
<tr class="separator:ga4fe54b09102a18676829c0bafb0aead2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c280314b145321c6a62ce2764d1fd59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c280314b145321c6a62ce2764d1fd59">EXTI_RTSR_TR16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga5c280314b145321c6a62ce2764d1fd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad883a3a53902664492c684a6dd435d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33">EXTI_RTSR_TR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c280314b145321c6a62ce2764d1fd59">EXTI_RTSR_TR16_Pos</a>)</td></tr>
<tr class="separator:gad883a3a53902664492c684a6dd435d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33">EXTI_RTSR_TR16_Msk</a></td></tr>
<tr class="separator:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fa1d5d96ea124413c3b81b9c10f75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47fa1d5d96ea124413c3b81b9c10f75f">EXTI_RTSR_TR17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga47fa1d5d96ea124413c3b81b9c10f75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42283a804716a4de1910afd032b87681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681">EXTI_RTSR_TR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga47fa1d5d96ea124413c3b81b9c10f75f">EXTI_RTSR_TR17_Pos</a>)</td></tr>
<tr class="separator:ga42283a804716a4de1910afd032b87681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681">EXTI_RTSR_TR17_Msk</a></td></tr>
<tr class="separator:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49afa76eab5b3a7d5e5640fced73047c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49afa76eab5b3a7d5e5640fced73047c">EXTI_RTSR_TR18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga49afa76eab5b3a7d5e5640fced73047c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga708076360f04650ae4bfdd6695caa617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga708076360f04650ae4bfdd6695caa617">EXTI_RTSR_TR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga49afa76eab5b3a7d5e5640fced73047c">EXTI_RTSR_TR18_Pos</a>)</td></tr>
<tr class="separator:ga708076360f04650ae4bfdd6695caa617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4223b8c4bc8726ac96ec64837f7b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga708076360f04650ae4bfdd6695caa617">EXTI_RTSR_TR18_Msk</a></td></tr>
<tr class="separator:gaca4223b8c4bc8726ac96ec64837f7b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9bfa9cb8df10ec1e3c2dd50235231c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef9bfa9cb8df10ec1e3c2dd50235231c">EXTI_RTSR_TR19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaef9bfa9cb8df10ec1e3c2dd50235231c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab40d59af38c6adbe9621b8ab68dbdbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab40d59af38c6adbe9621b8ab68dbdbe">EXTI_RTSR_TR19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef9bfa9cb8df10ec1e3c2dd50235231c">EXTI_RTSR_TR19_Pos</a>)</td></tr>
<tr class="separator:gaab40d59af38c6adbe9621b8ab68dbdbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a722b0c36e832f619b2136f1510b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab40d59af38c6adbe9621b8ab68dbdbe">EXTI_RTSR_TR19_Msk</a></td></tr>
<tr class="separator:ga40a722b0c36e832f619b2136f1510b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga825c9ea20abb9a733bc90b94440fbc63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga825c9ea20abb9a733bc90b94440fbc63">EXTI_RTSR_TR20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga825c9ea20abb9a733bc90b94440fbc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3497416ddbe940f3f87bdbe94dcb423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3497416ddbe940f3f87bdbe94dcb423">EXTI_RTSR_TR20_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga825c9ea20abb9a733bc90b94440fbc63">EXTI_RTSR_TR20_Pos</a>)</td></tr>
<tr class="separator:gaf3497416ddbe940f3f87bdbe94dcb423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076319b89121213ea97b4767182b17bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd">EXTI_RTSR_TR20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3497416ddbe940f3f87bdbe94dcb423">EXTI_RTSR_TR20_Msk</a></td></tr>
<tr class="separator:ga076319b89121213ea97b4767182b17bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a92f33d68f20f61d92563404305ba35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a92f33d68f20f61d92563404305ba35">EXTI_RTSR_TR21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga6a92f33d68f20f61d92563404305ba35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0acfd045c5ef66801c4f70a7a529a210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0acfd045c5ef66801c4f70a7a529a210">EXTI_RTSR_TR21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a92f33d68f20f61d92563404305ba35">EXTI_RTSR_TR21_Pos</a>)</td></tr>
<tr class="separator:ga0acfd045c5ef66801c4f70a7a529a210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1fd6472c3739cb5d21ba25bb6f745d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d">EXTI_RTSR_TR21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0acfd045c5ef66801c4f70a7a529a210">EXTI_RTSR_TR21_Msk</a></td></tr>
<tr class="separator:ga5b1fd6472c3739cb5d21ba25bb6f745d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b6c8e3b151388284c11fad135c06f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9b6c8e3b151388284c11fad135c06f3">EXTI_RTSR_TR22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gad9b6c8e3b151388284c11fad135c06f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcf74a99ed3d1bc23d06f4e6d634b46f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcf74a99ed3d1bc23d06f4e6d634b46f">EXTI_RTSR_TR22_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9b6c8e3b151388284c11fad135c06f3">EXTI_RTSR_TR22_Pos</a>)</td></tr>
<tr class="separator:gadcf74a99ed3d1bc23d06f4e6d634b46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca577c5c1742e043ed5e0a2ffcc88f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82">EXTI_RTSR_TR22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcf74a99ed3d1bc23d06f4e6d634b46f">EXTI_RTSR_TR22_Msk</a></td></tr>
<tr class="separator:gaca577c5c1742e043ed5e0a2ffcc88f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a92993932aa377be10ff0376f600b9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a92993932aa377be10ff0376f600b9f">EXTI_FTSR_TR0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0a92993932aa377be10ff0376f600b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd5afa140faff4e562142dc289387cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc">EXTI_FTSR_TR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a92993932aa377be10ff0376f600b9f">EXTI_FTSR_TR0_Pos</a>)</td></tr>
<tr class="separator:ga6fd5afa140faff4e562142dc289387cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc">EXTI_FTSR_TR0_Msk</a></td></tr>
<tr class="separator:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf26d85ea048d7c483094a9eebaa7aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf26d85ea048d7c483094a9eebaa7aba">EXTI_FTSR_TR1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadf26d85ea048d7c483094a9eebaa7aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01090491a062f3b8b4a80b0b66690ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8">EXTI_FTSR_TR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf26d85ea048d7c483094a9eebaa7aba">EXTI_FTSR_TR1_Pos</a>)</td></tr>
<tr class="separator:ga01090491a062f3b8b4a80b0b66690ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8">EXTI_FTSR_TR1_Msk</a></td></tr>
<tr class="separator:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425e560479e3bcf114aca570bd170079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga425e560479e3bcf114aca570bd170079">EXTI_FTSR_TR2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga425e560479e3bcf114aca570bd170079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bfd75475e3d65a3bee0a4ccd41e0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3">EXTI_FTSR_TR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga425e560479e3bcf114aca570bd170079">EXTI_FTSR_TR2_Pos</a>)</td></tr>
<tr class="separator:ga71bfd75475e3d65a3bee0a4ccd41e0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4503803cbe1933cd35519cfc809041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3">EXTI_FTSR_TR2_Msk</a></td></tr>
<tr class="separator:ga9c4503803cbe1933cd35519cfc809041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7f91925c2ac9c267480ed6b9fc1a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7f91925c2ac9c267480ed6b9fc1a04">EXTI_FTSR_TR3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaaf7f91925c2ac9c267480ed6b9fc1a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b35fe3af253035fe6c7a8702ef8e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e">EXTI_FTSR_TR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7f91925c2ac9c267480ed6b9fc1a04">EXTI_FTSR_TR3_Pos</a>)</td></tr>
<tr class="separator:ga71b35fe3af253035fe6c7a8702ef8e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e">EXTI_FTSR_TR3_Msk</a></td></tr>
<tr class="separator:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa295a76e5ee487856be1dde365373f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa295a76e5ee487856be1dde365373f5d">EXTI_FTSR_TR4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa295a76e5ee487856be1dde365373f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabecb16c1706cb6cad8ec0a8e06ac2475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475">EXTI_FTSR_TR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa295a76e5ee487856be1dde365373f5d">EXTI_FTSR_TR4_Pos</a>)</td></tr>
<tr class="separator:gabecb16c1706cb6cad8ec0a8e06ac2475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475">EXTI_FTSR_TR4_Msk</a></td></tr>
<tr class="separator:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3affd9eee854acf6d5e1d820421532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3affd9eee854acf6d5e1d820421532">EXTI_FTSR_TR5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga8f3affd9eee854acf6d5e1d820421532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeffba32b6b0854a232493dc2e2634d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4">EXTI_FTSR_TR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3affd9eee854acf6d5e1d820421532">EXTI_FTSR_TR5_Pos</a>)</td></tr>
<tr class="separator:gafeffba32b6b0854a232493dc2e2634d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4">EXTI_FTSR_TR5_Msk</a></td></tr>
<tr class="separator:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5995bc6ec7301b6623c8014fd9db711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5995bc6ec7301b6623c8014fd9db711">EXTI_FTSR_TR6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac5995bc6ec7301b6623c8014fd9db711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6590e0e011792337a19831a0ea2df2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c">EXTI_FTSR_TR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5995bc6ec7301b6623c8014fd9db711">EXTI_FTSR_TR6_Pos</a>)</td></tr>
<tr class="separator:gaa6590e0e011792337a19831a0ea2df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c">EXTI_FTSR_TR6_Msk</a></td></tr>
<tr class="separator:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf100b4a2a76bcfdc3f7d0da8d39cc8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf100b4a2a76bcfdc3f7d0da8d39cc8b1">EXTI_FTSR_TR7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf100b4a2a76bcfdc3f7d0da8d39cc8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d1347ed594a5d5bb5e0a69f31cbfb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20">EXTI_FTSR_TR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf100b4a2a76bcfdc3f7d0da8d39cc8b1">EXTI_FTSR_TR7_Pos</a>)</td></tr>
<tr class="separator:ga0d1347ed594a5d5bb5e0a69f31cbfb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf408315e497b902922a9bf40a4c6f567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20">EXTI_FTSR_TR7_Msk</a></td></tr>
<tr class="separator:gaf408315e497b902922a9bf40a4c6f567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1e5c22b9a7b2b53fbcc3d50a7ac80a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb1e5c22b9a7b2b53fbcc3d50a7ac80a">EXTI_FTSR_TR8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gadb1e5c22b9a7b2b53fbcc3d50a7ac80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b6b9ab34a5724cebedd0ccbf1ad65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e">EXTI_FTSR_TR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb1e5c22b9a7b2b53fbcc3d50a7ac80a">EXTI_FTSR_TR8_Pos</a>)</td></tr>
<tr class="separator:gaf0b6b9ab34a5724cebedd0ccbf1ad65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f1bded4d121e21116627b8e80784fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e">EXTI_FTSR_TR8_Msk</a></td></tr>
<tr class="separator:ga00f1bded4d121e21116627b8e80784fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165ac2e2e46e32debc7efd99e258e608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga165ac2e2e46e32debc7efd99e258e608">EXTI_FTSR_TR9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga165ac2e2e46e32debc7efd99e258e608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898047db88343aeac8c05f39c4bc63e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0">EXTI_FTSR_TR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga165ac2e2e46e32debc7efd99e258e608">EXTI_FTSR_TR9_Pos</a>)</td></tr>
<tr class="separator:ga898047db88343aeac8c05f39c4bc63e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0">EXTI_FTSR_TR9_Msk</a></td></tr>
<tr class="separator:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0592581c7bd1ea908087aa319528fdae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0592581c7bd1ea908087aa319528fdae">EXTI_FTSR_TR10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0592581c7bd1ea908087aa319528fdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6991a6c2f7e8fd99992d7623a31093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093">EXTI_FTSR_TR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0592581c7bd1ea908087aa319528fdae">EXTI_FTSR_TR10_Pos</a>)</td></tr>
<tr class="separator:ga8e6991a6c2f7e8fd99992d7623a31093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a2b80699a213f0d2b03658f21ad643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093">EXTI_FTSR_TR10_Msk</a></td></tr>
<tr class="separator:gac9a2b80699a213f0d2b03658f21ad643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ce99e8292f13831e1c8eaa79dc3554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32ce99e8292f13831e1c8eaa79dc3554">EXTI_FTSR_TR11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga32ce99e8292f13831e1c8eaa79dc3554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac985e7db4d6a853c4411544878fd0551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551">EXTI_FTSR_TR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga32ce99e8292f13831e1c8eaa79dc3554">EXTI_FTSR_TR11_Pos</a>)</td></tr>
<tr class="separator:gac985e7db4d6a853c4411544878fd0551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551">EXTI_FTSR_TR11_Msk</a></td></tr>
<tr class="separator:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f1f39d43c981697a040fc94abbbfc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f1f39d43c981697a040fc94abbbfc1">EXTI_FTSR_TR12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga49f1f39d43c981697a040fc94abbbfc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1c99fa4436d7a5fad4632366db4462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462">EXTI_FTSR_TR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga49f1f39d43c981697a040fc94abbbfc1">EXTI_FTSR_TR12_Pos</a>)</td></tr>
<tr class="separator:ga3f1c99fa4436d7a5fad4632366db4462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3992511ec1785bdf107873b139d74245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462">EXTI_FTSR_TR12_Msk</a></td></tr>
<tr class="separator:ga3992511ec1785bdf107873b139d74245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd86158859c108fbe911aff6498eb15b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd86158859c108fbe911aff6498eb15b">EXTI_FTSR_TR13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gabd86158859c108fbe911aff6498eb15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89275d329ff466aee9a8b226376eb9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7">EXTI_FTSR_TR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabd86158859c108fbe911aff6498eb15b">EXTI_FTSR_TR13_Pos</a>)</td></tr>
<tr class="separator:ga89275d329ff466aee9a8b226376eb9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0714519a1edcba4695f92f1bba70e825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7">EXTI_FTSR_TR13_Msk</a></td></tr>
<tr class="separator:ga0714519a1edcba4695f92f1bba70e825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd9b96b99f65602a7d5285d62b8c0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffd9b96b99f65602a7d5285d62b8c0ac">EXTI_FTSR_TR14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaffd9b96b99f65602a7d5285d62b8c0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2e56c2bfea3a94e5bc8905b5008dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0">EXTI_FTSR_TR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaffd9b96b99f65602a7d5285d62b8c0ac">EXTI_FTSR_TR14_Pos</a>)</td></tr>
<tr class="separator:ga4e2e56c2bfea3a94e5bc8905b5008dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0">EXTI_FTSR_TR14_Msk</a></td></tr>
<tr class="separator:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a3ca20b1ac9fdf5794fe609a3fe333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a3ca20b1ac9fdf5794fe609a3fe333">EXTI_FTSR_TR15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa5a3ca20b1ac9fdf5794fe609a3fe333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b78c01259464833376dbc4755fefc21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21">EXTI_FTSR_TR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a3ca20b1ac9fdf5794fe609a3fe333">EXTI_FTSR_TR15_Pos</a>)</td></tr>
<tr class="separator:ga7b78c01259464833376dbc4755fefc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21">EXTI_FTSR_TR15_Msk</a></td></tr>
<tr class="separator:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b123b9f8f09d0d1fcb29f846279ce21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b123b9f8f09d0d1fcb29f846279ce21">EXTI_FTSR_TR16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga5b123b9f8f09d0d1fcb29f846279ce21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43c9167b3d4af750254db5efaf97aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4">EXTI_FTSR_TR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b123b9f8f09d0d1fcb29f846279ce21">EXTI_FTSR_TR16_Pos</a>)</td></tr>
<tr class="separator:gad43c9167b3d4af750254db5efaf97aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4">EXTI_FTSR_TR16_Msk</a></td></tr>
<tr class="separator:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5a7f78ce681c3f1b7afbaf3471d1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf5a7f78ce681c3f1b7afbaf3471d1f4">EXTI_FTSR_TR17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gacf5a7f78ce681c3f1b7afbaf3471d1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3170e25ad439045d2372d1e052cea88c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c">EXTI_FTSR_TR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf5a7f78ce681c3f1b7afbaf3471d1f4">EXTI_FTSR_TR17_Pos</a>)</td></tr>
<tr class="separator:ga3170e25ad439045d2372d1e052cea88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009e618c9563b3a8dcaec493006115c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c">EXTI_FTSR_TR17_Msk</a></td></tr>
<tr class="separator:ga009e618c9563b3a8dcaec493006115c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a49bf16fd86f2e5f0c0cd439be375f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52a49bf16fd86f2e5f0c0cd439be375f">EXTI_FTSR_TR18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga52a49bf16fd86f2e5f0c0cd439be375f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac793e138d33f0b8106662bb5783b0eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac793e138d33f0b8106662bb5783b0eaf">EXTI_FTSR_TR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga52a49bf16fd86f2e5f0c0cd439be375f">EXTI_FTSR_TR18_Pos</a>)</td></tr>
<tr class="separator:gac793e138d33f0b8106662bb5783b0eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405285cdc474ee20085b17ef1f61517e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac793e138d33f0b8106662bb5783b0eaf">EXTI_FTSR_TR18_Msk</a></td></tr>
<tr class="separator:ga405285cdc474ee20085b17ef1f61517e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf317413191ad372394192996edebfcb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf317413191ad372394192996edebfcb3">EXTI_FTSR_TR19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaf317413191ad372394192996edebfcb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1a59ec9892e009f734e6c7703af85c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a59ec9892e009f734e6c7703af85c4">EXTI_FTSR_TR19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf317413191ad372394192996edebfcb3">EXTI_FTSR_TR19_Pos</a>)</td></tr>
<tr class="separator:gaa1a59ec9892e009f734e6c7703af85c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1277527e2fa727fdec2dcc7a300ea1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a59ec9892e009f734e6c7703af85c4">EXTI_FTSR_TR19_Msk</a></td></tr>
<tr class="separator:ga1277527e2fa727fdec2dcc7a300ea1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159e0d936264a23e36e44430355412c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga159e0d936264a23e36e44430355412c3">EXTI_FTSR_TR20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga159e0d936264a23e36e44430355412c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f627753cee5eab2cc5111bc5698fd36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f627753cee5eab2cc5111bc5698fd36">EXTI_FTSR_TR20_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga159e0d936264a23e36e44430355412c3">EXTI_FTSR_TR20_Pos</a>)</td></tr>
<tr class="separator:ga0f627753cee5eab2cc5111bc5698fd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae185289c161b407cdcd5ca185aca5477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477">EXTI_FTSR_TR20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f627753cee5eab2cc5111bc5698fd36">EXTI_FTSR_TR20_Msk</a></td></tr>
<tr class="separator:gae185289c161b407cdcd5ca185aca5477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53324986eef8e0f233b9d7c7650f88f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53324986eef8e0f233b9d7c7650f88f8">EXTI_FTSR_TR21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga53324986eef8e0f233b9d7c7650f88f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb39db3d5a47c3e7baf4240b5738064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb39db3d5a47c3e7baf4240b5738064">EXTI_FTSR_TR21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53324986eef8e0f233b9d7c7650f88f8">EXTI_FTSR_TR21_Pos</a>)</td></tr>
<tr class="separator:ga3bb39db3d5a47c3e7baf4240b5738064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04957f9a7aa38bc50d6ac9340697a826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826">EXTI_FTSR_TR21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb39db3d5a47c3e7baf4240b5738064">EXTI_FTSR_TR21_Msk</a></td></tr>
<tr class="separator:ga04957f9a7aa38bc50d6ac9340697a826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf272ea16ee6c30f486255e71179f34d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf272ea16ee6c30f486255e71179f34d">EXTI_FTSR_TR22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gabf272ea16ee6c30f486255e71179f34d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf39fdb81f4c5e0e4a566369b17b1a88a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf39fdb81f4c5e0e4a566369b17b1a88a">EXTI_FTSR_TR22_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf272ea16ee6c30f486255e71179f34d">EXTI_FTSR_TR22_Pos</a>)</td></tr>
<tr class="separator:gaf39fdb81f4c5e0e4a566369b17b1a88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7931f3a5864584bc80de7ab3455517e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e">EXTI_FTSR_TR22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf39fdb81f4c5e0e4a566369b17b1a88a">EXTI_FTSR_TR22_Msk</a></td></tr>
<tr class="separator:gaa7931f3a5864584bc80de7ab3455517e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47cfabfaaaf3453afad037f2b4ee959d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47cfabfaaaf3453afad037f2b4ee959d">EXTI_SWIER_SWIER0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga47cfabfaaaf3453afad037f2b4ee959d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded47468bc0aade2a8c36333d64a3fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7">EXTI_SWIER_SWIER0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga47cfabfaaaf3453afad037f2b4ee959d">EXTI_SWIER_SWIER0_Pos</a>)</td></tr>
<tr class="separator:gaded47468bc0aade2a8c36333d64a3fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7">EXTI_SWIER_SWIER0_Msk</a></td></tr>
<tr class="separator:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf7afd1d1f63c7a76bae06e5c5d86e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf7afd1d1f63c7a76bae06e5c5d86e96">EXTI_SWIER_SWIER1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadf7afd1d1f63c7a76bae06e5c5d86e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b28416d9efdd9464c175f594ff0490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490">EXTI_SWIER_SWIER1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf7afd1d1f63c7a76bae06e5c5d86e96">EXTI_SWIER_SWIER1_Pos</a>)</td></tr>
<tr class="separator:ga43b28416d9efdd9464c175f594ff0490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490">EXTI_SWIER_SWIER1_Msk</a></td></tr>
<tr class="separator:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc778d2738c9f6b76c560c98c0995c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc778d2738c9f6b76c560c98c0995c6">EXTI_SWIER_SWIER2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6bc778d2738c9f6b76c560c98c0995c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701fc135a83a7a43ca6a977fa51087e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1">EXTI_SWIER_SWIER2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc778d2738c9f6b76c560c98c0995c6">EXTI_SWIER_SWIER2_Pos</a>)</td></tr>
<tr class="separator:ga701fc135a83a7a43ca6a977fa51087e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bea1dbaf71e830dd357135524166f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1">EXTI_SWIER_SWIER2_Msk</a></td></tr>
<tr class="separator:ga6bea1dbaf71e830dd357135524166f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadaa259d663aebd65a50639e1907e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaadaa259d663aebd65a50639e1907e5c">EXTI_SWIER_SWIER3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaaadaa259d663aebd65a50639e1907e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1adab50a513d2ffc1c7ec8c245bb4ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce">EXTI_SWIER_SWIER3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaadaa259d663aebd65a50639e1907e5c">EXTI_SWIER_SWIER3_Pos</a>)</td></tr>
<tr class="separator:gaf1adab50a513d2ffc1c7ec8c245bb4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce">EXTI_SWIER_SWIER3_Msk</a></td></tr>
<tr class="separator:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c17eacb283557123595fb08107d9f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93c17eacb283557123595fb08107d9f5">EXTI_SWIER_SWIER4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga93c17eacb283557123595fb08107d9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb85edd29e2bbdbb0ec3021c8f80e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72">EXTI_SWIER_SWIER4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93c17eacb283557123595fb08107d9f5">EXTI_SWIER_SWIER4_Pos</a>)</td></tr>
<tr class="separator:ga0cb85edd29e2bbdbb0ec3021c8f80e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72">EXTI_SWIER_SWIER4_Msk</a></td></tr>
<tr class="separator:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626a1b735d1a60ffd3490c307dce91e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga626a1b735d1a60ffd3490c307dce91e5">EXTI_SWIER_SWIER5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga626a1b735d1a60ffd3490c307dce91e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9bb6ac1da4531f229770893e8803226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226">EXTI_SWIER_SWIER5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga626a1b735d1a60ffd3490c307dce91e5">EXTI_SWIER_SWIER5_Pos</a>)</td></tr>
<tr class="separator:gab9bb6ac1da4531f229770893e8803226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b4ace22acacac13ce106b2063a3977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226">EXTI_SWIER_SWIER5_Msk</a></td></tr>
<tr class="separator:gaa5b4ace22acacac13ce106b2063a3977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5de035fe3b407ebd937d15b85bb8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5de035fe3b407ebd937d15b85bb8a6">EXTI_SWIER_SWIER6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaac5de035fe3b407ebd937d15b85bb8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga820d4fc8485a8c681dd9deddccf85c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64">EXTI_SWIER_SWIER6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaac5de035fe3b407ebd937d15b85bb8a6">EXTI_SWIER_SWIER6_Pos</a>)</td></tr>
<tr class="separator:ga820d4fc8485a8c681dd9deddccf85c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ad0142288597993852e4cf350f61ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64">EXTI_SWIER_SWIER6_Msk</a></td></tr>
<tr class="separator:gad8ad0142288597993852e4cf350f61ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9dd65850bb89ff5205240324494035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9dd65850bb89ff5205240324494035">EXTI_SWIER_SWIER7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga0d9dd65850bb89ff5205240324494035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac444748417965f0a263e4a3f99c81c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22">EXTI_SWIER_SWIER7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9dd65850bb89ff5205240324494035">EXTI_SWIER_SWIER7_Pos</a>)</td></tr>
<tr class="separator:gac444748417965f0a263e4a3f99c81c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22">EXTI_SWIER_SWIER7_Msk</a></td></tr>
<tr class="separator:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606f473204836b050515446b252877c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga606f473204836b050515446b252877c5">EXTI_SWIER_SWIER8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga606f473204836b050515446b252877c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584d2b8877c26e45231b2194baba055a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a">EXTI_SWIER_SWIER8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga606f473204836b050515446b252877c5">EXTI_SWIER_SWIER8_Pos</a>)</td></tr>
<tr class="separator:ga584d2b8877c26e45231b2194baba055a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e83a373926804449d500b115e9090ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a">EXTI_SWIER_SWIER8_Msk</a></td></tr>
<tr class="separator:ga5e83a373926804449d500b115e9090ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7f6e0def3861e207f4affc4f9755d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d7f6e0def3861e207f4affc4f9755d4">EXTI_SWIER_SWIER9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1d7f6e0def3861e207f4affc4f9755d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b275083074cfd7a32fc9af85b56509b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b">EXTI_SWIER_SWIER9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d7f6e0def3861e207f4affc4f9755d4">EXTI_SWIER_SWIER9_Pos</a>)</td></tr>
<tr class="separator:ga2b275083074cfd7a32fc9af85b56509b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab102aa929ffe463ffe9f2db651704a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b">EXTI_SWIER_SWIER9_Msk</a></td></tr>
<tr class="separator:gab102aa929ffe463ffe9f2db651704a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5b7316b4b5dde162c9acd4e1d1a441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea5b7316b4b5dde162c9acd4e1d1a441">EXTI_SWIER_SWIER10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaea5b7316b4b5dde162c9acd4e1d1a441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64deb2466771c956d1e912ea09166925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925">EXTI_SWIER_SWIER10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaea5b7316b4b5dde162c9acd4e1d1a441">EXTI_SWIER_SWIER10_Pos</a>)</td></tr>
<tr class="separator:ga64deb2466771c956d1e912ea09166925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925">EXTI_SWIER_SWIER10_Msk</a></td></tr>
<tr class="separator:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37276792859bdf50b5bc358b78d4fbbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37276792859bdf50b5bc358b78d4fbbd">EXTI_SWIER_SWIER11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga37276792859bdf50b5bc358b78d4fbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace4933cca50b04988d34d48c7b659c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3">EXTI_SWIER_SWIER11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga37276792859bdf50b5bc358b78d4fbbd">EXTI_SWIER_SWIER11_Pos</a>)</td></tr>
<tr class="separator:gaace4933cca50b04988d34d48c7b659c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3">EXTI_SWIER_SWIER11_Msk</a></td></tr>
<tr class="separator:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28ccd43920facdbbb974c9e37c40961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab28ccd43920facdbbb974c9e37c40961">EXTI_SWIER_SWIER12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gab28ccd43920facdbbb974c9e37c40961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4daf940040b81b93f70afed1ec62e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1">EXTI_SWIER_SWIER12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab28ccd43920facdbbb974c9e37c40961">EXTI_SWIER_SWIER12_Pos</a>)</td></tr>
<tr class="separator:ga7d4daf940040b81b93f70afed1ec62e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d67869db50c848f57633ebf00566539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1">EXTI_SWIER_SWIER12_Msk</a></td></tr>
<tr class="separator:ga5d67869db50c848f57633ebf00566539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73603dbe0418523c2c83957265e7e65d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73603dbe0418523c2c83957265e7e65d">EXTI_SWIER_SWIER13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga73603dbe0418523c2c83957265e7e65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa747f781753f3db0d1731ce24ad4ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd">EXTI_SWIER_SWIER13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73603dbe0418523c2c83957265e7e65d">EXTI_SWIER_SWIER13_Pos</a>)</td></tr>
<tr class="separator:gafa747f781753f3db0d1731ce24ad4ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930a1d03fe3c32bd65a336ccee418826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd">EXTI_SWIER_SWIER13_Msk</a></td></tr>
<tr class="separator:ga930a1d03fe3c32bd65a336ccee418826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4295bced15121047e453c21f0b32c4de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4295bced15121047e453c21f0b32c4de">EXTI_SWIER_SWIER14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga4295bced15121047e453c21f0b32c4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405d264956ba9e06788545e2ad87413e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e">EXTI_SWIER_SWIER14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4295bced15121047e453c21f0b32c4de">EXTI_SWIER_SWIER14_Pos</a>)</td></tr>
<tr class="separator:ga405d264956ba9e06788545e2ad87413e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d645db667cd63d1a9b91963c543a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e">EXTI_SWIER_SWIER14_Msk</a></td></tr>
<tr class="separator:gad5d645db667cd63d1a9b91963c543a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3550ed355b125e7e32503596d47d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe3550ed355b125e7e32503596d47d3b">EXTI_SWIER_SWIER15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gafe3550ed355b125e7e32503596d47d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677582734fb712a69ae2d6fb3a3329b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6">EXTI_SWIER_SWIER15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe3550ed355b125e7e32503596d47d3b">EXTI_SWIER_SWIER15_Pos</a>)</td></tr>
<tr class="separator:ga677582734fb712a69ae2d6fb3a3329b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6">EXTI_SWIER_SWIER15_Msk</a></td></tr>
<tr class="separator:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2a375858bd09f73db412291d9672c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb2a375858bd09f73db412291d9672c5">EXTI_SWIER_SWIER16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gabb2a375858bd09f73db412291d9672c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c201ce487fab3e1b835a718ee9f11bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf">EXTI_SWIER_SWIER16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabb2a375858bd09f73db412291d9672c5">EXTI_SWIER_SWIER16_Pos</a>)</td></tr>
<tr class="separator:ga0c201ce487fab3e1b835a718ee9f11bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf">EXTI_SWIER_SWIER16_Msk</a></td></tr>
<tr class="separator:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0e994273bfe6b3bdf630b68c673ce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0e994273bfe6b3bdf630b68c673ce7">EXTI_SWIER_SWIER17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga9a0e994273bfe6b3bdf630b68c673ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46bf902143efb4e89c7e20de1ed4f108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108">EXTI_SWIER_SWIER17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0e994273bfe6b3bdf630b68c673ce7">EXTI_SWIER_SWIER17_Pos</a>)</td></tr>
<tr class="separator:ga46bf902143efb4e89c7e20de1ed4f108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0da944251419887af3a87c86080fb455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108">EXTI_SWIER_SWIER17_Msk</a></td></tr>
<tr class="separator:ga0da944251419887af3a87c86080fb455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf33aa36748aefb6e66d4c2094a94518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf33aa36748aefb6e66d4c2094a94518">EXTI_SWIER_SWIER18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gabf33aa36748aefb6e66d4c2094a94518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db116e94a090f461d8551591f829002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9db116e94a090f461d8551591f829002">EXTI_SWIER_SWIER18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf33aa36748aefb6e66d4c2094a94518">EXTI_SWIER_SWIER18_Pos</a>)</td></tr>
<tr class="separator:ga9db116e94a090f461d8551591f829002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07aefbb7a8a18c9338b49d3b10ff068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9db116e94a090f461d8551591f829002">EXTI_SWIER_SWIER18_Msk</a></td></tr>
<tr class="separator:gab07aefbb7a8a18c9338b49d3b10ff068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87df3a3d69a14c70b19e1d69c00a7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab87df3a3d69a14c70b19e1d69c00a7c6">EXTI_SWIER_SWIER19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gab87df3a3d69a14c70b19e1d69c00a7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fddcdc43381e5daa122589d1a769c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fddcdc43381e5daa122589d1a769c41">EXTI_SWIER_SWIER19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab87df3a3d69a14c70b19e1d69c00a7c6">EXTI_SWIER_SWIER19_Pos</a>)</td></tr>
<tr class="separator:ga5fddcdc43381e5daa122589d1a769c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7c48ac5522385cdb1d7882985f909b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fddcdc43381e5daa122589d1a769c41">EXTI_SWIER_SWIER19_Msk</a></td></tr>
<tr class="separator:gaab7c48ac5522385cdb1d7882985f909b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a016281fe0bb15bc0ca4ba9b11f97f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2a016281fe0bb15bc0ca4ba9b11f97f">EXTI_SWIER_SWIER20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gac2a016281fe0bb15bc0ca4ba9b11f97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed39df1c85fd5856af03e80a5f42e445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed39df1c85fd5856af03e80a5f42e445">EXTI_SWIER_SWIER20_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2a016281fe0bb15bc0ca4ba9b11f97f">EXTI_SWIER_SWIER20_Pos</a>)</td></tr>
<tr class="separator:gaed39df1c85fd5856af03e80a5f42e445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac71bf967ecd31eaa57ba4064877a75b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b">EXTI_SWIER_SWIER20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed39df1c85fd5856af03e80a5f42e445">EXTI_SWIER_SWIER20_Msk</a></td></tr>
<tr class="separator:gaac71bf967ecd31eaa57ba4064877a75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34163f6b2b814470372c81f5591efc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34163f6b2b814470372c81f5591efc8a">EXTI_SWIER_SWIER21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga34163f6b2b814470372c81f5591efc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab53e7b09746e33f833ad4143bfeb4977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab53e7b09746e33f833ad4143bfeb4977">EXTI_SWIER_SWIER21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34163f6b2b814470372c81f5591efc8a">EXTI_SWIER_SWIER21_Pos</a>)</td></tr>
<tr class="separator:gab53e7b09746e33f833ad4143bfeb4977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b409de4bca55f1f16cd309e58e88e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6">EXTI_SWIER_SWIER21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab53e7b09746e33f833ad4143bfeb4977">EXTI_SWIER_SWIER21_Msk</a></td></tr>
<tr class="separator:ga23b409de4bca55f1f16cd309e58e88e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaedc6a73eb5e640541c1b13a822a315a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaedc6a73eb5e640541c1b13a822a315a">EXTI_SWIER_SWIER22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaaedc6a73eb5e640541c1b13a822a315a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58cca6423fc2497df3e6a9ff5942ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf58cca6423fc2497df3e6a9ff5942ff3">EXTI_SWIER_SWIER22_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaedc6a73eb5e640541c1b13a822a315a">EXTI_SWIER_SWIER22_Pos</a>)</td></tr>
<tr class="separator:gaf58cca6423fc2497df3e6a9ff5942ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6bd7759b8d48c722f05ea3d2e64fc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02">EXTI_SWIER_SWIER22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf58cca6423fc2497df3e6a9ff5942ff3">EXTI_SWIER_SWIER22_Msk</a></td></tr>
<tr class="separator:gad6bd7759b8d48c722f05ea3d2e64fc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad67b1832b8c6ebd37c07d774bf7b79c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad67b1832b8c6ebd37c07d774bf7b79c8">EXTI_PR_PR0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad67b1832b8c6ebd37c07d774bf7b79c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e52c51a9d888231a788288e42bb8596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596">EXTI_PR_PR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad67b1832b8c6ebd37c07d774bf7b79c8">EXTI_PR_PR0_Pos</a>)</td></tr>
<tr class="separator:ga6e52c51a9d888231a788288e42bb8596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596">EXTI_PR_PR0_Msk</a></td></tr>
<tr class="separator:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7adebcc32984cb835d47179d34206eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7adebcc32984cb835d47179d34206eb">EXTI_PR_PR1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac7adebcc32984cb835d47179d34206eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ea95730ba8514076cc76945a01d850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850">EXTI_PR_PR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac7adebcc32984cb835d47179d34206eb">EXTI_PR_PR1_Pos</a>)</td></tr>
<tr class="separator:gaa0ea95730ba8514076cc76945a01d850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850">EXTI_PR_PR1_Msk</a></td></tr>
<tr class="separator:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa65f5976eeb883b977b391e3fbb690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefa65f5976eeb883b977b391e3fbb690">EXTI_PR_PR2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaefa65f5976eeb883b977b391e3fbb690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa105697635cbab9ccf5f96efc9feec0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d">EXTI_PR_PR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaefa65f5976eeb883b977b391e3fbb690">EXTI_PR_PR2_Pos</a>)</td></tr>
<tr class="separator:gaa105697635cbab9ccf5f96efc9feec0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085d2105381752a0aadc9be5a93ea665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d">EXTI_PR_PR2_Msk</a></td></tr>
<tr class="separator:ga085d2105381752a0aadc9be5a93ea665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56d3f9d10fd4c75bf4ba756e3778ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad56d3f9d10fd4c75bf4ba756e3778ea0">EXTI_PR_PR3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad56d3f9d10fd4c75bf4ba756e3778ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe8a3ee648b4cf47f51e435b8644cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee">EXTI_PR_PR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad56d3f9d10fd4c75bf4ba756e3778ea0">EXTI_PR_PR3_Pos</a>)</td></tr>
<tr class="separator:gacbe8a3ee648b4cf47f51e435b8644cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064dab3e0d5689b92125713100555ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee">EXTI_PR_PR3_Msk</a></td></tr>
<tr class="separator:ga064dab3e0d5689b92125713100555ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58443521d982443a49db3fb2c273f5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58443521d982443a49db3fb2c273f5e4">EXTI_PR_PR4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga58443521d982443a49db3fb2c273f5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9465307df267001826deb47a946dab61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61">EXTI_PR_PR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58443521d982443a49db3fb2c273f5e4">EXTI_PR_PR4_Pos</a>)</td></tr>
<tr class="separator:ga9465307df267001826deb47a946dab61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61">EXTI_PR_PR4_Msk</a></td></tr>
<tr class="separator:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab011cd54f79dd8093ed093c53f9a69f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab011cd54f79dd8093ed093c53f9a69f5">EXTI_PR_PR5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab011cd54f79dd8093ed093c53f9a69f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b096f7d09eed26b05531f8b0dbe239c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c">EXTI_PR_PR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab011cd54f79dd8093ed093c53f9a69f5">EXTI_PR_PR5_Pos</a>)</td></tr>
<tr class="separator:ga7b096f7d09eed26b05531f8b0dbe239c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319e167fa6e112061997d9a8d79f02f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c">EXTI_PR_PR5_Msk</a></td></tr>
<tr class="separator:ga319e167fa6e112061997d9a8d79f02f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348bfafc8c5751e74b93c27f2ddce116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga348bfafc8c5751e74b93c27f2ddce116">EXTI_PR_PR6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga348bfafc8c5751e74b93c27f2ddce116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae216f090307338513e0c48b792ff4380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380">EXTI_PR_PR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga348bfafc8c5751e74b93c27f2ddce116">EXTI_PR_PR6_Pos</a>)</td></tr>
<tr class="separator:gae216f090307338513e0c48b792ff4380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f47cd1f602692258985784ed5e8e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380">EXTI_PR_PR6_Msk</a></td></tr>
<tr class="separator:gaf6f47cd1f602692258985784ed5e8e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fd7463743a65921d47e3e888e22fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41fd7463743a65921d47e3e888e22fbf">EXTI_PR_PR7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga41fd7463743a65921d47e3e888e22fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bf1c350de28d01e9d252a2a7907a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c">EXTI_PR_PR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga41fd7463743a65921d47e3e888e22fbf">EXTI_PR_PR7_Pos</a>)</td></tr>
<tr class="separator:ga81bf1c350de28d01e9d252a2a7907a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c">EXTI_PR_PR7_Msk</a></td></tr>
<tr class="separator:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e264ce486fde316beef4d01b07377d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06e264ce486fde316beef4d01b07377d">EXTI_PR_PR8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga06e264ce486fde316beef4d01b07377d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf15f6df00912ea82ed99154c1824543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543">EXTI_PR_PR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga06e264ce486fde316beef4d01b07377d">EXTI_PR_PR8_Pos</a>)</td></tr>
<tr class="separator:gabf15f6df00912ea82ed99154c1824543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543">EXTI_PR_PR8_Msk</a></td></tr>
<tr class="separator:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74df770efeeac2a51b21229994b265e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74df770efeeac2a51b21229994b265e8">EXTI_PR_PR9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga74df770efeeac2a51b21229994b265e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c48dd0cba2bfc3f1cbae965d145019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019">EXTI_PR_PR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga74df770efeeac2a51b21229994b265e8">EXTI_PR_PR9_Pos</a>)</td></tr>
<tr class="separator:gaf5c48dd0cba2bfc3f1cbae965d145019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fcc64f03d79af531febc077f45c48eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019">EXTI_PR_PR9_Msk</a></td></tr>
<tr class="separator:ga2fcc64f03d79af531febc077f45c48eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f38ede7f65d599654716b9c70119997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f38ede7f65d599654716b9c70119997">EXTI_PR_PR10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga3f38ede7f65d599654716b9c70119997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19900075592fba3fc4a6641c5a44a4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4">EXTI_PR_PR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f38ede7f65d599654716b9c70119997">EXTI_PR_PR10_Pos</a>)</td></tr>
<tr class="separator:ga19900075592fba3fc4a6641c5a44a4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef8e9c691b95763007ed228e98fa108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4">EXTI_PR_PR10_Msk</a></td></tr>
<tr class="separator:ga1ef8e9c691b95763007ed228e98fa108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b7515b407f5831dc120540379ab0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b7515b407f5831dc120540379ab0ee">EXTI_PR_PR11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf0b7515b407f5831dc120540379ab0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e7dba5b45bb3fa090607a33ea4b4b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7">EXTI_PR_PR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b7515b407f5831dc120540379ab0ee">EXTI_PR_PR11_Pos</a>)</td></tr>
<tr class="separator:ga80e7dba5b45bb3fa090607a33ea4b4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7">EXTI_PR_PR11_Msk</a></td></tr>
<tr class="separator:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe319cbf2bf25f1854993b7e9a88c02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe319cbf2bf25f1854993b7e9a88c02e">EXTI_PR_PR12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gabe319cbf2bf25f1854993b7e9a88c02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a607029be3ca6159090afbf66b84d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88">EXTI_PR_PR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabe319cbf2bf25f1854993b7e9a88c02e">EXTI_PR_PR12_Pos</a>)</td></tr>
<tr class="separator:ga0a607029be3ca6159090afbf66b84d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a68025056b8c84bb13635af5e2a07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88">EXTI_PR_PR12_Msk</a></td></tr>
<tr class="separator:gae1a68025056b8c84bb13635af5e2a07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74c6b6143b3874744573c9ab8f30f65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa74c6b6143b3874744573c9ab8f30f65">EXTI_PR_PR13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaa74c6b6143b3874744573c9ab8f30f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b3cd3e008be5d766a085378dbde61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e">EXTI_PR_PR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa74c6b6143b3874744573c9ab8f30f65">EXTI_PR_PR13_Pos</a>)</td></tr>
<tr class="separator:ga46b3cd3e008be5d766a085378dbde61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3471c79d5b19813785387504a1a5f0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e">EXTI_PR_PR13_Msk</a></td></tr>
<tr class="separator:ga3471c79d5b19813785387504a1a5f0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada52a67e5e44c06a2e40c3d4c721b345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada52a67e5e44c06a2e40c3d4c721b345">EXTI_PR_PR14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gada52a67e5e44c06a2e40c3d4c721b345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845983f32b8eccfafede2ece6a9371a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1">EXTI_PR_PR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada52a67e5e44c06a2e40c3d4c721b345">EXTI_PR_PR14_Pos</a>)</td></tr>
<tr class="separator:ga845983f32b8eccfafede2ece6a9371a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5396ec2dbbee9d7585224fa12273598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1">EXTI_PR_PR14_Msk</a></td></tr>
<tr class="separator:gae5396ec2dbbee9d7585224fa12273598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d396fd4e0a34ebb0d44d2eb53daa753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d396fd4e0a34ebb0d44d2eb53daa753">EXTI_PR_PR15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga9d396fd4e0a34ebb0d44d2eb53daa753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac665a7df31dbb829ee5e8c92b35d1e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94">EXTI_PR_PR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d396fd4e0a34ebb0d44d2eb53daa753">EXTI_PR_PR15_Pos</a>)</td></tr>
<tr class="separator:gac665a7df31dbb829ee5e8c92b35d1e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149f9d9d6c1aab867734b59db1117c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94">EXTI_PR_PR15_Msk</a></td></tr>
<tr class="separator:ga149f9d9d6c1aab867734b59db1117c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71810ea68a9e4297e245dacdfe77855a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71810ea68a9e4297e245dacdfe77855a">EXTI_PR_PR16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga71810ea68a9e4297e245dacdfe77855a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1577079526c7f1959e2e0c6c3dd8a4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4">EXTI_PR_PR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71810ea68a9e4297e245dacdfe77855a">EXTI_PR_PR16_Pos</a>)</td></tr>
<tr class="separator:ga1577079526c7f1959e2e0c6c3dd8a4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47e5b07d5a407198e09f05262f18bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4">EXTI_PR_PR16_Msk</a></td></tr>
<tr class="separator:gaa47e5b07d5a407198e09f05262f18bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c42d3340997c553862f81db64944af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c42d3340997c553862f81db64944af9">EXTI_PR_PR17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga6c42d3340997c553862f81db64944af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b0021b076cb2e50a546abdc74ff497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497">EXTI_PR_PR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c42d3340997c553862f81db64944af9">EXTI_PR_PR17_Pos</a>)</td></tr>
<tr class="separator:ga60b0021b076cb2e50a546abdc74ff497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497">EXTI_PR_PR17_Msk</a></td></tr>
<tr class="separator:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65cfa57b6c19a9a31eb05adfbb24399a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65cfa57b6c19a9a31eb05adfbb24399a">EXTI_PR_PR18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga65cfa57b6c19a9a31eb05adfbb24399a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09184330e3d3e7839d58dec6b07c284a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09184330e3d3e7839d58dec6b07c284a">EXTI_PR_PR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65cfa57b6c19a9a31eb05adfbb24399a">EXTI_PR_PR18_Pos</a>)</td></tr>
<tr class="separator:ga09184330e3d3e7839d58dec6b07c284a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541810a93fbf4cdd9b39f2717f37240d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09184330e3d3e7839d58dec6b07c284a">EXTI_PR_PR18_Msk</a></td></tr>
<tr class="separator:ga541810a93fbf4cdd9b39f2717f37240d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a38e5f6a0896bb0c6c2f3e32a5d51f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a38e5f6a0896bb0c6c2f3e32a5d51f8">EXTI_PR_PR19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga9a38e5f6a0896bb0c6c2f3e32a5d51f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b3167c29bb083e4c0e025846069a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2b3167c29bb083e4c0e025846069a78">EXTI_PR_PR19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a38e5f6a0896bb0c6c2f3e32a5d51f8">EXTI_PR_PR19_Pos</a>)</td></tr>
<tr class="separator:gae2b3167c29bb083e4c0e025846069a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e43af631a30492e09e5fd5c50f47f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2b3167c29bb083e4c0e025846069a78">EXTI_PR_PR19_Msk</a></td></tr>
<tr class="separator:ga41e43af631a30492e09e5fd5c50f47f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d5ef04e855f2eb705305eba6cf00b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3d5ef04e855f2eb705305eba6cf00b9">EXTI_PR_PR20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gac3d5ef04e855f2eb705305eba6cf00b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac02bf4106a2d978a81fc825c808eace4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac02bf4106a2d978a81fc825c808eace4">EXTI_PR_PR20_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3d5ef04e855f2eb705305eba6cf00b9">EXTI_PR_PR20_Pos</a>)</td></tr>
<tr class="separator:gac02bf4106a2d978a81fc825c808eace4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39358e6261a245eba447dfc1a1842e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32">EXTI_PR_PR20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac02bf4106a2d978a81fc825c808eace4">EXTI_PR_PR20_Msk</a></td></tr>
<tr class="separator:ga39358e6261a245eba447dfc1a1842e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad693094b03aec71eeca641ef0739d950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad693094b03aec71eeca641ef0739d950">EXTI_PR_PR21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gad693094b03aec71eeca641ef0739d950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3b7c51abb06113eb6b53ca2c963fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe3b7c51abb06113eb6b53ca2c963fba">EXTI_PR_PR21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad693094b03aec71eeca641ef0739d950">EXTI_PR_PR21_Pos</a>)</td></tr>
<tr class="separator:gabe3b7c51abb06113eb6b53ca2c963fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14b609a68b5c4cb4a20fb24e34954df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df">EXTI_PR_PR21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe3b7c51abb06113eb6b53ca2c963fba">EXTI_PR_PR21_Msk</a></td></tr>
<tr class="separator:gac14b609a68b5c4cb4a20fb24e34954df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d26bbce3e69e8c80b67e81db99cc2ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d26bbce3e69e8c80b67e81db99cc2ff">EXTI_PR_PR22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga9d26bbce3e69e8c80b67e81db99cc2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13b7a89ed2d6deef9017757d311e52a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa13b7a89ed2d6deef9017757d311e52a">EXTI_PR_PR22_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d26bbce3e69e8c80b67e81db99cc2ff">EXTI_PR_PR22_Pos</a>)</td></tr>
<tr class="separator:gaa13b7a89ed2d6deef9017757d311e52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8199f21c468deeb2685865c26770ac07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07">EXTI_PR_PR22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa13b7a89ed2d6deef9017757d311e52a">EXTI_PR_PR22_Msk</a></td></tr>
<tr class="separator:ga8199f21c468deeb2685865c26770ac07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd27f57311268ed1ad0ddb1a207ce9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd27f57311268ed1ad0ddb1a207ce9a4">FLASH_ACR_LATENCY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacd27f57311268ed1ad0ddb1a207ce9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdcd07c55bf5197e31d5ad9ab61747a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3">FLASH_ACR_LATENCY_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd27f57311268ed1ad0ddb1a207ce9a4">FLASH_ACR_LATENCY_Pos</a>)</td></tr>
<tr class="separator:gabdcd07c55bf5197e31d5ad9ab61747a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5e44cbb084160a6004ca9951ec7318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3">FLASH_ACR_LATENCY_Msk</a></td></tr>
<tr class="separator:gaef5e44cbb084160a6004ca9951ec7318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga936324709ea40109331b76849da2c8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga936324709ea40109331b76849da2c8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec66af244e6afb5bbf9816d7c76e1621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec66af244e6afb5bbf9816d7c76e1621">FLASH_ACR_LATENCY_1WS</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:gaec66af244e6afb5bbf9816d7c76e1621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b09ca8db6df455d0b8f810f8521257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9b09ca8db6df455d0b8f810f8521257">FLASH_ACR_LATENCY_2WS</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:gad9b09ca8db6df455d0b8f810f8521257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3437dcee177845a407919d3b2d9bd063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3437dcee177845a407919d3b2d9bd063">FLASH_ACR_LATENCY_3WS</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="separator:ga3437dcee177845a407919d3b2d9bd063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3594f2a9e12213efe75cd7df646e1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3594f2a9e12213efe75cd7df646e1ad">FLASH_ACR_LATENCY_4WS</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:gad3594f2a9e12213efe75cd7df646e1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e55ca49f028a701d0c81420a6e2918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67e55ca49f028a701d0c81420a6e2918">FLASH_ACR_LATENCY_5WS</a>&#160;&#160;&#160;0x00000005U</td></tr>
<tr class="separator:ga67e55ca49f028a701d0c81420a6e2918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3019ff197b4fd698e9625c9abb67f4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3019ff197b4fd698e9625c9abb67f4be">FLASH_ACR_LATENCY_6WS</a>&#160;&#160;&#160;0x00000006U</td></tr>
<tr class="separator:ga3019ff197b4fd698e9625c9abb67f4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa164c6e6fdfcae274a84dc87ca87b95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa164c6e6fdfcae274a84dc87ca87b95e">FLASH_ACR_LATENCY_7WS</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="separator:gaa164c6e6fdfcae274a84dc87ca87b95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1b922e6400999bfabcde78d1c6f59b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1b922e6400999bfabcde78d1c6f59b">FLASH_ACR_PRFTEN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaf1b922e6400999bfabcde78d1c6f59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga727504c465ce30a499631159bc419179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179">FLASH_ACR_PRFTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1b922e6400999bfabcde78d1c6f59b">FLASH_ACR_PRFTEN_Pos</a>)</td></tr>
<tr class="separator:ga727504c465ce30a499631159bc419179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga082e7e91fffee86db39676396d01a8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179">FLASH_ACR_PRFTEN_Msk</a></td></tr>
<tr class="separator:ga082e7e91fffee86db39676396d01a8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2045375967b3774ee2a00f3f3de10ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2045375967b3774ee2a00f3f3de10ad">FLASH_ACR_ICEN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf2045375967b3774ee2a00f3f3de10ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b43999203bce2ccdea6eba1f9925b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b43999203bce2ccdea6eba1f9925b9">FLASH_ACR_ICEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2045375967b3774ee2a00f3f3de10ad">FLASH_ACR_ICEN_Pos</a>)</td></tr>
<tr class="separator:ga95b43999203bce2ccdea6eba1f9925b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d8b1dd2c46942d377c579a38dce711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711">FLASH_ACR_ICEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95b43999203bce2ccdea6eba1f9925b9">FLASH_ACR_ICEN_Msk</a></td></tr>
<tr class="separator:ga51d8b1dd2c46942d377c579a38dce711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168563c4043c04251fc1524f6780a18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga168563c4043c04251fc1524f6780a18e">FLASH_ACR_DCEN_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga168563c4043c04251fc1524f6780a18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d8386ca0c38a2a5546714a068e63d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d8386ca0c38a2a5546714a068e63d5">FLASH_ACR_DCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga168563c4043c04251fc1524f6780a18e">FLASH_ACR_DCEN_Pos</a>)</td></tr>
<tr class="separator:gac4d8386ca0c38a2a5546714a068e63d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9a5cc3aa05dc62264addab1008c896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a9a5cc3aa05dc62264addab1008c896">FLASH_ACR_DCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4d8386ca0c38a2a5546714a068e63d5">FLASH_ACR_DCEN_Msk</a></td></tr>
<tr class="separator:ga5a9a5cc3aa05dc62264addab1008c896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8676f7e028638743d0097921be11e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8676f7e028638743d0097921be11e5">FLASH_ACR_ICRST_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga5a8676f7e028638743d0097921be11e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009d7ec202f2ec4e6322d6051731dcea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009d7ec202f2ec4e6322d6051731dcea">FLASH_ACR_ICRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8676f7e028638743d0097921be11e5">FLASH_ACR_ICRST_Pos</a>)</td></tr>
<tr class="separator:ga009d7ec202f2ec4e6322d6051731dcea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923ff88475799eea9285f77f5383ced5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923ff88475799eea9285f77f5383ced5">FLASH_ACR_ICRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga009d7ec202f2ec4e6322d6051731dcea">FLASH_ACR_ICRST_Msk</a></td></tr>
<tr class="separator:ga923ff88475799eea9285f77f5383ced5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab97b6c3668fe60543b9d5a4f14e18f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab97b6c3668fe60543b9d5a4f14e18f06">FLASH_ACR_DCRST_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gab97b6c3668fe60543b9d5a4f14e18f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab292276bf617270acde9e91828cbaede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab292276bf617270acde9e91828cbaede">FLASH_ACR_DCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab97b6c3668fe60543b9d5a4f14e18f06">FLASH_ACR_DCRST_Pos</a>)</td></tr>
<tr class="separator:gab292276bf617270acde9e91828cbaede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53d7c85551a9829014d6027d67ce6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac53d7c85551a9829014d6027d67ce6c7">FLASH_ACR_DCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab292276bf617270acde9e91828cbaede">FLASH_ACR_DCRST_Msk</a></td></tr>
<tr class="separator:gac53d7c85551a9829014d6027d67ce6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35bb342e6db09c1515b40635275212b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa35bb342e6db09c1515b40635275212b">FLASH_ACR_BYTE0_ADDRESS_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaa35bb342e6db09c1515b40635275212b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e53f8ca7c06552c5383884a01908a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e53f8ca7c06552c5383884a01908a58">FLASH_ACR_BYTE0_ADDRESS_Msk</a>&#160;&#160;&#160;(0x10008FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa35bb342e6db09c1515b40635275212b">FLASH_ACR_BYTE0_ADDRESS_Pos</a>)</td></tr>
<tr class="separator:ga8e53f8ca7c06552c5383884a01908a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga277876cbec14426a7a70ed6b3ead6d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga277876cbec14426a7a70ed6b3ead6d49">FLASH_ACR_BYTE0_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e53f8ca7c06552c5383884a01908a58">FLASH_ACR_BYTE0_ADDRESS_Msk</a></td></tr>
<tr class="separator:ga277876cbec14426a7a70ed6b3ead6d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c66a942588ae72bc8f5d54bea5e3bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c66a942588ae72bc8f5d54bea5e3bf2">FLASH_ACR_BYTE2_ADDRESS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5c66a942588ae72bc8f5d54bea5e3bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb60f05f974d5fa62cea9de4dc907d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb60f05f974d5fa62cea9de4dc907d1">FLASH_ACR_BYTE2_ADDRESS_Msk</a>&#160;&#160;&#160;(0x40023C03UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c66a942588ae72bc8f5d54bea5e3bf2">FLASH_ACR_BYTE2_ADDRESS_Pos</a>)</td></tr>
<tr class="separator:ga5bb60f05f974d5fa62cea9de4dc907d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c5712edb158a725d8647c6af19544e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7c5712edb158a725d8647c6af19544e">FLASH_ACR_BYTE2_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb60f05f974d5fa62cea9de4dc907d1">FLASH_ACR_BYTE2_ADDRESS_Msk</a></td></tr>
<tr class="separator:gac7c5712edb158a725d8647c6af19544e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2013e875c4c210b820e502feea6c9fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2013e875c4c210b820e502feea6c9fb1">FLASH_SR_EOP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2013e875c4c210b820e502feea6c9fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386f68b5d2c3622b29811577932360ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed">FLASH_SR_EOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2013e875c4c210b820e502feea6c9fb1">FLASH_SR_EOP_Pos</a>)</td></tr>
<tr class="separator:ga386f68b5d2c3622b29811577932360ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1301c6b487cfefa247c54a576a0c12b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b">FLASH_SR_EOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed">FLASH_SR_EOP_Msk</a></td></tr>
<tr class="separator:gae1301c6b487cfefa247c54a576a0c12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af97243ceb7ddfa34b7c3882c41b306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4af97243ceb7ddfa34b7c3882c41b306">FLASH_SR_SOP_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4af97243ceb7ddfa34b7c3882c41b306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd0272b01aaf5f6f7d69cd5906f3d755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd0272b01aaf5f6f7d69cd5906f3d755">FLASH_SR_SOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4af97243ceb7ddfa34b7c3882c41b306">FLASH_SR_SOP_Pos</a>)</td></tr>
<tr class="separator:gadd0272b01aaf5f6f7d69cd5906f3d755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab779aa8b88258e15c183041744a846ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab779aa8b88258e15c183041744a846ff">FLASH_SR_SOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd0272b01aaf5f6f7d69cd5906f3d755">FLASH_SR_SOP_Msk</a></td></tr>
<tr class="separator:gab779aa8b88258e15c183041744a846ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace591108151f52fd0f18273c00403b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace591108151f52fd0f18273c00403b80">FLASH_SR_WRPERR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gace591108151f52fd0f18273c00403b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a2ec1cfe4fece014bacf2c1332e659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659">FLASH_SR_WRPERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace591108151f52fd0f18273c00403b80">FLASH_SR_WRPERR_Pos</a>)</td></tr>
<tr class="separator:ga65a2ec1cfe4fece014bacf2c1332e659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6f52f59b01530928d747cf32bd4d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01">FLASH_SR_WRPERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659">FLASH_SR_WRPERR_Msk</a></td></tr>
<tr class="separator:gabf6f52f59b01530928d747cf32bd4d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e91ef00a66f31c28b41f990b0a5b57f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91ef00a66f31c28b41f990b0a5b57f">FLASH_SR_PGAERR_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga1e91ef00a66f31c28b41f990b0a5b57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433ad5d791f6ffcb202165a0131d00de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de">FLASH_SR_PGAERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91ef00a66f31c28b41f990b0a5b57f">FLASH_SR_PGAERR_Pos</a>)</td></tr>
<tr class="separator:ga433ad5d791f6ffcb202165a0131d00de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98c2458e114e7f419f3222673878ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98c2458e114e7f419f3222673878ce0">FLASH_SR_PGAERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de">FLASH_SR_PGAERR_Msk</a></td></tr>
<tr class="separator:gac98c2458e114e7f419f3222673878ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07140ebffc87a7d5c0e006e9753bc12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac07140ebffc87a7d5c0e006e9753bc12">FLASH_SR_PGPERR_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac07140ebffc87a7d5c0e006e9753bc12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6caf6ab98ec1dd59205297dcf582c945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6caf6ab98ec1dd59205297dcf582c945">FLASH_SR_PGPERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac07140ebffc87a7d5c0e006e9753bc12">FLASH_SR_PGPERR_Pos</a>)</td></tr>
<tr class="separator:ga6caf6ab98ec1dd59205297dcf582c945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd2704724528be959f82089f67e3869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fd2704724528be959f82089f67e3869">FLASH_SR_PGPERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6caf6ab98ec1dd59205297dcf582c945">FLASH_SR_PGPERR_Msk</a></td></tr>
<tr class="separator:ga7fd2704724528be959f82089f67e3869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa714dc154587b83701170e6795646f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa714dc154587b83701170e6795646f36">FLASH_SR_PGSERR_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaa714dc154587b83701170e6795646f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf315476e1c4d69765908a72e0d1946be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf315476e1c4d69765908a72e0d1946be">FLASH_SR_PGSERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa714dc154587b83701170e6795646f36">FLASH_SR_PGSERR_Pos</a>)</td></tr>
<tr class="separator:gaf315476e1c4d69765908a72e0d1946be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d76ad3629a288bee0136b8b34f274f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d76ad3629a288bee0136b8b34f274f4">FLASH_SR_PGSERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf315476e1c4d69765908a72e0d1946be">FLASH_SR_PGSERR_Msk</a></td></tr>
<tr class="separator:ga5d76ad3629a288bee0136b8b34f274f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f9df04f2a8711d3a14d2ce54c732a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f9df04f2a8711d3a14d2ce54c732a7">FLASH_SR_RDERR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga13f9df04f2a8711d3a14d2ce54c732a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d0e0debbd78e7ce2553cea4f904fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6d0e0debbd78e7ce2553cea4f904fd8">FLASH_SR_RDERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga13f9df04f2a8711d3a14d2ce54c732a7">FLASH_SR_RDERR_Pos</a>)</td></tr>
<tr class="separator:gae6d0e0debbd78e7ce2553cea4f904fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaee278396daaec501ff5a98bb68bd01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaee278396daaec501ff5a98bb68bd01">FLASH_SR_RDERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6d0e0debbd78e7ce2553cea4f904fd8">FLASH_SR_RDERR_Msk</a></td></tr>
<tr class="separator:gacaee278396daaec501ff5a98bb68bd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fff488dcd0ba14694a05d8c061441e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fff488dcd0ba14694a05d8c061441e0">FLASH_SR_BSY_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1fff488dcd0ba14694a05d8c061441e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3564806c8fbd6e0b6ddde539c3e37045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045">FLASH_SR_BSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fff488dcd0ba14694a05d8c061441e0">FLASH_SR_BSY_Pos</a>)</td></tr>
<tr class="separator:ga3564806c8fbd6e0b6ddde539c3e37045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368">FLASH_SR_BSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045">FLASH_SR_BSY_Msk</a></td></tr>
<tr class="separator:ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5addaa1ee5049b0c99023d91dd4a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a5addaa1ee5049b0c99023d91dd4a70">FLASH_CR_PG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0a5addaa1ee5049b0c99023d91dd4a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc468bdb6b58e9db0f91752dea96b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a">FLASH_CR_PG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a5addaa1ee5049b0c99023d91dd4a70">FLASH_CR_PG_Pos</a>)</td></tr>
<tr class="separator:ga8bc468bdb6b58e9db0f91752dea96b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47754b39bd7a7c79c251d6376f97f661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661">FLASH_CR_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a">FLASH_CR_PG_Msk</a></td></tr>
<tr class="separator:ga47754b39bd7a7c79c251d6376f97f661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8aa46dd6b3ec7eac3981210966235e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b8aa46dd6b3ec7eac3981210966235e">FLASH_CR_SER_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9b8aa46dd6b3ec7eac3981210966235e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6479f79813e55ff738208840dd3abfeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6479f79813e55ff738208840dd3abfeb">FLASH_CR_SER_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b8aa46dd6b3ec7eac3981210966235e">FLASH_CR_SER_Pos</a>)</td></tr>
<tr class="separator:ga6479f79813e55ff738208840dd3abfeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e561d67b381c4bd8714cd6a9c15f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0e561d67b381c4bd8714cd6a9c15f56">FLASH_CR_SER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6479f79813e55ff738208840dd3abfeb">FLASH_CR_SER_Msk</a></td></tr>
<tr class="separator:gae0e561d67b381c4bd8714cd6a9c15f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0627fa13f9e31a0250d6917e4d2ecbc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0627fa13f9e31a0250d6917e4d2ecbc1">FLASH_CR_MER_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga0627fa13f9e31a0250d6917e4d2ecbc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1b8b67a6173c11f950347f09e63888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888">FLASH_CR_MER_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0627fa13f9e31a0250d6917e4d2ecbc1">FLASH_CR_MER_Pos</a>)</td></tr>
<tr class="separator:ga3f1b8b67a6173c11f950347f09e63888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a287aa5a625125301306a02fb69c53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a">FLASH_CR_MER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888">FLASH_CR_MER_Msk</a></td></tr>
<tr class="separator:ga4a287aa5a625125301306a02fb69c53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab657376caa866d7aebcb539c12d943bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab657376caa866d7aebcb539c12d943bb">FLASH_CR_SNB_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gab657376caa866d7aebcb539c12d943bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d162f1700e851ee1f94a541f761c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67d162f1700e851ee1f94a541f761c7d">FLASH_CR_SNB_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab657376caa866d7aebcb539c12d943bb">FLASH_CR_SNB_Pos</a>)</td></tr>
<tr class="separator:ga67d162f1700e851ee1f94a541f761c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4375b021000bd1acdecab7f72240f57d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4375b021000bd1acdecab7f72240f57d">FLASH_CR_SNB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67d162f1700e851ee1f94a541f761c7d">FLASH_CR_SNB_Msk</a></td></tr>
<tr class="separator:ga4375b021000bd1acdecab7f72240f57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9937f2386c7127f9855f68e2ec121448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9937f2386c7127f9855f68e2ec121448">FLASH_CR_SNB_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab657376caa866d7aebcb539c12d943bb">FLASH_CR_SNB_Pos</a>)</td></tr>
<tr class="separator:ga9937f2386c7127f9855f68e2ec121448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70c4abfe231ffeab3f34a97c171427b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c4abfe231ffeab3f34a97c171427b">FLASH_CR_SNB_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab657376caa866d7aebcb539c12d943bb">FLASH_CR_SNB_Pos</a>)</td></tr>
<tr class="separator:gaa70c4abfe231ffeab3f34a97c171427b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c44361d3aaf062fc6b288b1d44b988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23c44361d3aaf062fc6b288b1d44b988">FLASH_CR_SNB_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab657376caa866d7aebcb539c12d943bb">FLASH_CR_SNB_Pos</a>)</td></tr>
<tr class="separator:ga23c44361d3aaf062fc6b288b1d44b988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga417708b5b7aabfe219fb671f2955af31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga417708b5b7aabfe219fb671f2955af31">FLASH_CR_SNB_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab657376caa866d7aebcb539c12d943bb">FLASH_CR_SNB_Pos</a>)</td></tr>
<tr class="separator:ga417708b5b7aabfe219fb671f2955af31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga734972442e2704a86bfb69c5707b33a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga734972442e2704a86bfb69c5707b33a1">FLASH_CR_SNB_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab657376caa866d7aebcb539c12d943bb">FLASH_CR_SNB_Pos</a>)</td></tr>
<tr class="separator:ga734972442e2704a86bfb69c5707b33a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0242af989594850be999d37750caa5c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0242af989594850be999d37750caa5c5">FLASH_CR_PSIZE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0242af989594850be999d37750caa5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f6b8486e155b78a7617fe046bade831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6b8486e155b78a7617fe046bade831">FLASH_CR_PSIZE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0242af989594850be999d37750caa5c5">FLASH_CR_PSIZE_Pos</a>)</td></tr>
<tr class="separator:ga4f6b8486e155b78a7617fe046bade831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948ebea4921be9f981292b6e6733b00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga948ebea4921be9f981292b6e6733b00f">FLASH_CR_PSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6b8486e155b78a7617fe046bade831">FLASH_CR_PSIZE_Msk</a></td></tr>
<tr class="separator:ga948ebea4921be9f981292b6e6733b00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadbc673f47f1ed33ca4144e9eee91ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadbc673f47f1ed33ca4144e9eee91ad6">FLASH_CR_PSIZE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0242af989594850be999d37750caa5c5">FLASH_CR_PSIZE_Pos</a>)</td></tr>
<tr class="separator:gaadbc673f47f1ed33ca4144e9eee91ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga196dca8b265486bf05782e6bbe81d854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga196dca8b265486bf05782e6bbe81d854">FLASH_CR_PSIZE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0242af989594850be999d37750caa5c5">FLASH_CR_PSIZE_Pos</a>)</td></tr>
<tr class="separator:ga196dca8b265486bf05782e6bbe81d854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7925df36a4d15838d8cb457f671e7532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7925df36a4d15838d8cb457f671e7532">FLASH_CR_STRT_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga7925df36a4d15838d8cb457f671e7532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce773f84ec7782c408a8d9cef09f496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496">FLASH_CR_STRT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7925df36a4d15838d8cb457f671e7532">FLASH_CR_STRT_Pos</a>)</td></tr>
<tr class="separator:ga1ce773f84ec7782c408a8d9cef09f496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4dd28134f93f52b1d4ec5b36a99864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864">FLASH_CR_STRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496">FLASH_CR_STRT_Msk</a></td></tr>
<tr class="separator:gafe4dd28134f93f52b1d4ec5b36a99864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e162a7fa45cb85ba0df0942a2519478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e162a7fa45cb85ba0df0942a2519478">FLASH_CR_EOPIE_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga4e162a7fa45cb85ba0df0942a2519478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0866e1ddcbf0e7a895ca9a4794db4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd">FLASH_CR_EOPIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e162a7fa45cb85ba0df0942a2519478">FLASH_CR_EOPIE_Pos</a>)</td></tr>
<tr class="separator:gab0866e1ddcbf0e7a895ca9a4794db4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e69856f654ec430a42791a34799db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0">FLASH_CR_EOPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd">FLASH_CR_EOPIE_Msk</a></td></tr>
<tr class="separator:gab9e69856f654ec430a42791a34799db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74509adc6db3db66803966b25423cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa74509adc6db3db66803966b25423cae">FLASH_CR_LOCK_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaa74509adc6db3db66803966b25423cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7954a2bc4dd25495e8c164454817a966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966">FLASH_CR_LOCK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa74509adc6db3db66803966b25423cae">FLASH_CR_LOCK_Pos</a>)</td></tr>
<tr class="separator:ga7954a2bc4dd25495e8c164454817a966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab25f1fa4127fa015361b61a6f3180784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784">FLASH_CR_LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966">FLASH_CR_LOCK_Msk</a></td></tr>
<tr class="separator:gab25f1fa4127fa015361b61a6f3180784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf12a3ac81fbc65a12d83ed398b6ef28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf12a3ac81fbc65a12d83ed398b6ef28">FLASH_OPTCR_OPTLOCK_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaaf12a3ac81fbc65a12d83ed398b6ef28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4fb506626a51c8b29c864573f6c2835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4fb506626a51c8b29c864573f6c2835">FLASH_OPTCR_OPTLOCK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf12a3ac81fbc65a12d83ed398b6ef28">FLASH_OPTCR_OPTLOCK_Pos</a>)</td></tr>
<tr class="separator:gac4fb506626a51c8b29c864573f6c2835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c1da080e341fca41ce7f7d661cc4904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c1da080e341fca41ce7f7d661cc4904">FLASH_OPTCR_OPTLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4fb506626a51c8b29c864573f6c2835">FLASH_OPTCR_OPTLOCK_Msk</a></td></tr>
<tr class="separator:ga4c1da080e341fca41ce7f7d661cc4904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a4a90f9f76098cdca63d9931bc79d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a4a90f9f76098cdca63d9931bc79d7">FLASH_OPTCR_OPTSTRT_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga83a4a90f9f76098cdca63d9931bc79d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf93699ed3b5dc9bb83833f2bf1610b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf93699ed3b5dc9bb83833f2bf1610b11">FLASH_OPTCR_OPTSTRT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83a4a90f9f76098cdca63d9931bc79d7">FLASH_OPTCR_OPTSTRT_Pos</a>)</td></tr>
<tr class="separator:gaf93699ed3b5dc9bb83833f2bf1610b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0858d561d4790c86b64a60204a09a3b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0858d561d4790c86b64a60204a09a3b5">FLASH_OPTCR_OPTSTRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf93699ed3b5dc9bb83833f2bf1610b11">FLASH_OPTCR_OPTSTRT_Msk</a></td></tr>
<tr class="separator:ga0858d561d4790c86b64a60204a09a3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf842eaac29efd86925c9431a8eb99b27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf842eaac29efd86925c9431a8eb99b27">FLASH_OPTCR_BOR_LEV_0</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:gaf842eaac29efd86925c9431a8eb99b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2971824f63351f09ad3db521d6a5b212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2971824f63351f09ad3db521d6a5b212">FLASH_OPTCR_BOR_LEV_1</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="separator:ga2971824f63351f09ad3db521d6a5b212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664b8edfc20be3140e72411130fd9c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga664b8edfc20be3140e72411130fd9c2c">FLASH_OPTCR_BOR_LEV_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga664b8edfc20be3140e72411130fd9c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bbb4145b4e60c9aba5a41b52ca7de42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bbb4145b4e60c9aba5a41b52ca7de42">FLASH_OPTCR_BOR_LEV_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga664b8edfc20be3140e72411130fd9c2c">FLASH_OPTCR_BOR_LEV_Pos</a>)</td></tr>
<tr class="separator:ga0bbb4145b4e60c9aba5a41b52ca7de42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62cadc42caa03753ab8733da2b957ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62cadc42caa03753ab8733da2b957ead">FLASH_OPTCR_BOR_LEV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bbb4145b4e60c9aba5a41b52ca7de42">FLASH_OPTCR_BOR_LEV_Msk</a></td></tr>
<tr class="separator:ga62cadc42caa03753ab8733da2b957ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga135a90817c765ba7f80a463cd48b8dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga135a90817c765ba7f80a463cd48b8dd2">FLASH_OPTCR_WDG_SW_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga135a90817c765ba7f80a463cd48b8dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a820fdb171a46fddcc020aa769a7b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a820fdb171a46fddcc020aa769a7b87">FLASH_OPTCR_WDG_SW_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga135a90817c765ba7f80a463cd48b8dd2">FLASH_OPTCR_WDG_SW_Pos</a>)</td></tr>
<tr class="separator:ga5a820fdb171a46fddcc020aa769a7b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38cbe85e3a2c30dbe6ccb3b3e636504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf38cbe85e3a2c30dbe6ccb3b3e636504">FLASH_OPTCR_WDG_SW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a820fdb171a46fddcc020aa769a7b87">FLASH_OPTCR_WDG_SW_Msk</a></td></tr>
<tr class="separator:gaf38cbe85e3a2c30dbe6ccb3b3e636504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df94d9b6c39215d53adeb12124ffe2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0df94d9b6c39215d53adeb12124ffe2a">FLASH_OPTCR_nRST_STOP_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga0df94d9b6c39215d53adeb12124ffe2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203b0fae4100b7cb942d38ab22459793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga203b0fae4100b7cb942d38ab22459793">FLASH_OPTCR_nRST_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0df94d9b6c39215d53adeb12124ffe2a">FLASH_OPTCR_nRST_STOP_Pos</a>)</td></tr>
<tr class="separator:ga203b0fae4100b7cb942d38ab22459793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b1ec98e521815433b3eec1e4136fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12b1ec98e521815433b3eec1e4136fd2">FLASH_OPTCR_nRST_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga203b0fae4100b7cb942d38ab22459793">FLASH_OPTCR_nRST_STOP_Msk</a></td></tr>
<tr class="separator:ga12b1ec98e521815433b3eec1e4136fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1240d379a33450a4a5fd676f13cd4db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1240d379a33450a4a5fd676f13cd4db2">FLASH_OPTCR_nRST_STDBY_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga1240d379a33450a4a5fd676f13cd4db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c3e4e48e88b93407109e671e8aaf0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02c3e4e48e88b93407109e671e8aaf0e">FLASH_OPTCR_nRST_STDBY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1240d379a33450a4a5fd676f13cd4db2">FLASH_OPTCR_nRST_STDBY_Pos</a>)</td></tr>
<tr class="separator:ga02c3e4e48e88b93407109e671e8aaf0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82102d640fe1d3e6e9f9c6a3e0adb56f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82102d640fe1d3e6e9f9c6a3e0adb56f">FLASH_OPTCR_nRST_STDBY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02c3e4e48e88b93407109e671e8aaf0e">FLASH_OPTCR_nRST_STDBY_Msk</a></td></tr>
<tr class="separator:ga82102d640fe1d3e6e9f9c6a3e0adb56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e06896e31b4fbbbffaa2865c16a607e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2e06896e31b4fbbbffaa2865c16a607e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bc4c590daea652ce57f3a44a6a67d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bc4c590daea652ce57f3a44a6a67d84">FLASH_OPTCR_RDP_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>)</td></tr>
<tr class="separator:ga3bc4c590daea652ce57f3a44a6a67d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa180c5732c34b271618aa58695c8ff5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa180c5732c34b271618aa58695c8ff5a">FLASH_OPTCR_RDP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bc4c590daea652ce57f3a44a6a67d84">FLASH_OPTCR_RDP_Msk</a></td></tr>
<tr class="separator:gaa180c5732c34b271618aa58695c8ff5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd79ca0fb8dd121074f40b83b2313d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd79ca0fb8dd121074f40b83b2313d12">FLASH_OPTCR_RDP_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>)</td></tr>
<tr class="separator:gafd79ca0fb8dd121074f40b83b2313d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935fe4b6ea955b3dc26110f19e894e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga935fe4b6ea955b3dc26110f19e894e60">FLASH_OPTCR_RDP_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>)</td></tr>
<tr class="separator:ga935fe4b6ea955b3dc26110f19e894e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ba844244e374fe8105a7cad59ad523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02ba844244e374fe8105a7cad59ad523">FLASH_OPTCR_RDP_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>)</td></tr>
<tr class="separator:ga02ba844244e374fe8105a7cad59ad523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844d4d62b7de476c90dd5f971f5e9041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga844d4d62b7de476c90dd5f971f5e9041">FLASH_OPTCR_RDP_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>)</td></tr>
<tr class="separator:ga844d4d62b7de476c90dd5f971f5e9041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73bffe5ebb8d12020ebf3f2875f4a709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73bffe5ebb8d12020ebf3f2875f4a709">FLASH_OPTCR_RDP_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>)</td></tr>
<tr class="separator:ga73bffe5ebb8d12020ebf3f2875f4a709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67fef54b7b6c44afcc50e4f20ba461fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67fef54b7b6c44afcc50e4f20ba461fd">FLASH_OPTCR_RDP_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>)</td></tr>
<tr class="separator:ga67fef54b7b6c44afcc50e4f20ba461fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18946cdea0f463f1e5386f42986f7e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18946cdea0f463f1e5386f42986f7e67">FLASH_OPTCR_RDP_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>)</td></tr>
<tr class="separator:ga18946cdea0f463f1e5386f42986f7e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad00a8584a84d18d76e147e4873740b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad00a8584a84d18d76e147e4873740b4d">FLASH_OPTCR_RDP_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>)</td></tr>
<tr class="separator:gad00a8584a84d18d76e147e4873740b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb898dd74f16687db438fac87e762e40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb898dd74f16687db438fac87e762e40">FLASH_OPTCR_nWRP_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gabb898dd74f16687db438fac87e762e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae33aa677769879cad328db0ee92829df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae33aa677769879cad328db0ee92829df">FLASH_OPTCR_nWRP_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabb898dd74f16687db438fac87e762e40">FLASH_OPTCR_nWRP_Pos</a>)</td></tr>
<tr class="separator:gae33aa677769879cad328db0ee92829df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2bbd885cff2e6c16662a014f3125e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2bbd885cff2e6c16662a014f3125e1">FLASH_OPTCR_nWRP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae33aa677769879cad328db0ee92829df">FLASH_OPTCR_nWRP_Msk</a></td></tr>
<tr class="separator:ga2c2bbd885cff2e6c16662a014f3125e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga823e5c42b89e152a8394c3fa6c8811ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga823e5c42b89e152a8394c3fa6c8811ca">FLASH_OPTCR_nWRP_0</a>&#160;&#160;&#160;0x00010000U</td></tr>
<tr class="separator:ga823e5c42b89e152a8394c3fa6c8811ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d0ef7c876b297706a26dda017441f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d0ef7c876b297706a26dda017441f9c">FLASH_OPTCR_nWRP_1</a>&#160;&#160;&#160;0x00020000U</td></tr>
<tr class="separator:ga4d0ef7c876b297706a26dda017441f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c5b96918f1871febfb31a026028522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c5b96918f1871febfb31a026028522">FLASH_OPTCR_nWRP_2</a>&#160;&#160;&#160;0x00040000U</td></tr>
<tr class="separator:ga96c5b96918f1871febfb31a026028522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0fa51cc0e95dcc79b74f451898f634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb0fa51cc0e95dcc79b74f451898f634">FLASH_OPTCR_nWRP_3</a>&#160;&#160;&#160;0x00080000U</td></tr>
<tr class="separator:gabb0fa51cc0e95dcc79b74f451898f634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad936542dd4c587babd790e92783d90fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad936542dd4c587babd790e92783d90fb">FLASH_OPTCR_nWRP_4</a>&#160;&#160;&#160;0x00100000U</td></tr>
<tr class="separator:gad936542dd4c587babd790e92783d90fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20268ac71dad90ee983642bb328e8ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20268ac71dad90ee983642bb328e8ca">FLASH_OPTCR_nWRP_5</a>&#160;&#160;&#160;0x00200000U</td></tr>
<tr class="separator:gae20268ac71dad90ee983642bb328e8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947616eac2be3f26ae1a3d748e70cac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga947616eac2be3f26ae1a3d748e70cac8">FLASH_OPTCR_nWRP_6</a>&#160;&#160;&#160;0x00400000U</td></tr>
<tr class="separator:ga947616eac2be3f26ae1a3d748e70cac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d248e42a97e1c852cbea42b25598e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4d248e42a97e1c852cbea42b25598e1">FLASH_OPTCR_nWRP_7</a>&#160;&#160;&#160;0x00800000U</td></tr>
<tr class="separator:gaa4d248e42a97e1c852cbea42b25598e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb38a3c5a67d67160a33d1762ed0f51f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb38a3c5a67d67160a33d1762ed0f51f">FLASH_OPTCR_nWRP_8</a>&#160;&#160;&#160;0x01000000U</td></tr>
<tr class="separator:gadb38a3c5a67d67160a33d1762ed0f51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e186dbacd1587760b167b9ae4166c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e186dbacd1587760b167b9ae4166c5c">FLASH_OPTCR_nWRP_9</a>&#160;&#160;&#160;0x02000000U</td></tr>
<tr class="separator:ga5e186dbacd1587760b167b9ae4166c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f22bae03f31d60f0c6aded7cd29ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38f22bae03f31d60f0c6aded7cd29ead">FLASH_OPTCR_nWRP_10</a>&#160;&#160;&#160;0x04000000U</td></tr>
<tr class="separator:ga38f22bae03f31d60f0c6aded7cd29ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11ce7f6df6922142fc54fb8d376e239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11ce7f6df6922142fc54fb8d376e239">FLASH_OPTCR_nWRP_11</a>&#160;&#160;&#160;0x08000000U</td></tr>
<tr class="separator:gac11ce7f6df6922142fc54fb8d376e239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5258f37e33f2705635abfcfa1e7caf8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga5258f37e33f2705635abfcfa1e7caf8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584b3c849783bc64b9fde5f4f15090b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga584b3c849783bc64b9fde5f4f15090b6">FLASH_OPTCR1_nWRP_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="separator:ga584b3c849783bc64b9fde5f4f15090b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166b108d44b55fef7da25bb1a9696d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166b108d44b55fef7da25bb1a9696d4a">FLASH_OPTCR1_nWRP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga584b3c849783bc64b9fde5f4f15090b6">FLASH_OPTCR1_nWRP_Msk</a></td></tr>
<tr class="separator:ga166b108d44b55fef7da25bb1a9696d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8704f7d9b4f2ed666a36fd524200393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8704f7d9b4f2ed666a36fd524200393">FLASH_OPTCR1_nWRP_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="separator:gab8704f7d9b4f2ed666a36fd524200393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dbe2ea161a6b8f8f9410097b56e7f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dbe2ea161a6b8f8f9410097b56e7f37">FLASH_OPTCR1_nWRP_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="separator:ga5dbe2ea161a6b8f8f9410097b56e7f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95055e7aee08960157182164896ab53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95055e7aee08960157182164896ab53e">FLASH_OPTCR1_nWRP_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="separator:ga95055e7aee08960157182164896ab53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga215ec5e70d6f8e9bcfc23e808720b7b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga215ec5e70d6f8e9bcfc23e808720b7b5">FLASH_OPTCR1_nWRP_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="separator:ga215ec5e70d6f8e9bcfc23e808720b7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552186f19bc88ebbceb4b20fd17fa15c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga552186f19bc88ebbceb4b20fd17fa15c">FLASH_OPTCR1_nWRP_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="separator:ga552186f19bc88ebbceb4b20fd17fa15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4370733a7b56759492f1af72272d086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4370733a7b56759492f1af72272d086">FLASH_OPTCR1_nWRP_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="separator:gaa4370733a7b56759492f1af72272d086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeecb61b8efdc36c40fce01e4cd1d5907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeecb61b8efdc36c40fce01e4cd1d5907">FLASH_OPTCR1_nWRP_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="separator:gaeecb61b8efdc36c40fce01e4cd1d5907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e3446bcd7be06c230bc6cbceadae5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e3446bcd7be06c230bc6cbceadae5cf">FLASH_OPTCR1_nWRP_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="separator:ga7e3446bcd7be06c230bc6cbceadae5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97aac6b31d856505401e3bef486df10f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97aac6b31d856505401e3bef486df10f">FLASH_OPTCR1_nWRP_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="separator:ga97aac6b31d856505401e3bef486df10f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab067bd8ab9645c93e6acf3b839dd8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ab067bd8ab9645c93e6acf3b839dd8d">FLASH_OPTCR1_nWRP_9</a>&#160;&#160;&#160;(0x200UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="separator:ga0ab067bd8ab9645c93e6acf3b839dd8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf08f9db2b0ca30861faac54b6df672e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf08f9db2b0ca30861faac54b6df672e">FLASH_OPTCR1_nWRP_10</a>&#160;&#160;&#160;(0x400UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="separator:gaaf08f9db2b0ca30861faac54b6df672e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga244656eb3ca465d38aba14e92f8c5870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga244656eb3ca465d38aba14e92f8c5870">FLASH_OPTCR1_nWRP_11</a>&#160;&#160;&#160;(0x800UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="separator:ga244656eb3ca465d38aba14e92f8c5870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2244aa753f0340359098d15944602258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2244aa753f0340359098d15944602258">GPIO_MODER_MODER0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2244aa753f0340359098d15944602258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c7a73f891cc60cb11c8dc122fde9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd">GPIO_MODER_MODER0_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2244aa753f0340359098d15944602258">GPIO_MODER_MODER0_Pos</a>)</td></tr>
<tr class="separator:ga44c7a73f891cc60cb11c8dc122fde9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b64d47643f8d3c08c2be0722ff23b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b64d47643f8d3c08c2be0722ff23b93">GPIO_MODER_MODER0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd">GPIO_MODER_MODER0_Msk</a></td></tr>
<tr class="separator:ga7b64d47643f8d3c08c2be0722ff23b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9547fc54057db093f9ee4b846fcc4723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723">GPIO_MODER_MODER0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2244aa753f0340359098d15944602258">GPIO_MODER_MODER0_Pos</a>)</td></tr>
<tr class="separator:ga9547fc54057db093f9ee4b846fcc4723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e77a3bc750fe2ea8e06da301c65d6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef">GPIO_MODER_MODER0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2244aa753f0340359098d15944602258">GPIO_MODER_MODER0_Pos</a>)</td></tr>
<tr class="separator:ga9e77a3bc750fe2ea8e06da301c65d6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1030dee3583ca3e42adbdfe515ff542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1030dee3583ca3e42adbdfe515ff542">GPIO_MODER_MODER1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae1030dee3583ca3e42adbdfe515ff542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b96dc64bbedb58b5a6fdcc3c97eab1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d">GPIO_MODER_MODER1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae1030dee3583ca3e42adbdfe515ff542">GPIO_MODER_MODER1_Pos</a>)</td></tr>
<tr class="separator:ga3b96dc64bbedb58b5a6fdcc3c97eab1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0597b084c911728ee92b5fc4a2ae5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e0597b084c911728ee92b5fc4a2ae5a">GPIO_MODER_MODER1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d">GPIO_MODER_MODER1_Msk</a></td></tr>
<tr class="separator:ga2e0597b084c911728ee92b5fc4a2ae5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d85123ad7c77e052b542f2df47a1371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371">GPIO_MODER_MODER1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae1030dee3583ca3e42adbdfe515ff542">GPIO_MODER_MODER1_Pos</a>)</td></tr>
<tr class="separator:ga5d85123ad7c77e052b542f2df47a1371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f16759689b9ac61d9c68842ac49746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746">GPIO_MODER_MODER1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae1030dee3583ca3e42adbdfe515ff542">GPIO_MODER_MODER1_Pos</a>)</td></tr>
<tr class="separator:gad9f16759689b9ac61d9c68842ac49746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945f52c8af561a1c9a3358b0e8605ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga945f52c8af561a1c9a3358b0e8605ffc">GPIO_MODER_MODER2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga945f52c8af561a1c9a3358b0e8605ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c01a65d00f6b648984e34f71ce0b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83">GPIO_MODER_MODER2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga945f52c8af561a1c9a3358b0e8605ffc">GPIO_MODER_MODER2_Pos</a>)</td></tr>
<tr class="separator:gaf6c01a65d00f6b648984e34f71ce0b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06865341707bb4dd9671ce464d99ab2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06865341707bb4dd9671ce464d99ab2c">GPIO_MODER_MODER2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83">GPIO_MODER_MODER2_Msk</a></td></tr>
<tr class="separator:ga06865341707bb4dd9671ce464d99ab2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e9f9713b7a822784cd2c0fa79dcff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0">GPIO_MODER_MODER2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga945f52c8af561a1c9a3358b0e8605ffc">GPIO_MODER_MODER2_Pos</a>)</td></tr>
<tr class="separator:ga06e9f9713b7a822784cd2c0fa79dcff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f7959265384b2621288c8340990665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665">GPIO_MODER_MODER2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga945f52c8af561a1c9a3358b0e8605ffc">GPIO_MODER_MODER2_Pos</a>)</td></tr>
<tr class="separator:ga97f7959265384b2621288c8340990665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df2c02569d6b84757d70cd5ab99d262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0df2c02569d6b84757d70cd5ab99d262">GPIO_MODER_MODER3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga0df2c02569d6b84757d70cd5ab99d262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga053851b8f1df3d358a7b07fe8f720a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25">GPIO_MODER_MODER3_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0df2c02569d6b84757d70cd5ab99d262">GPIO_MODER_MODER3_Pos</a>)</td></tr>
<tr class="separator:ga053851b8f1df3d358a7b07fe8f720a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae06c9d07a091fb64ab53d0c899a9dda5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae06c9d07a091fb64ab53d0c899a9dda5">GPIO_MODER_MODER3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25">GPIO_MODER_MODER3_Msk</a></td></tr>
<tr class="separator:gae06c9d07a091fb64ab53d0c899a9dda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aeeac804c07e25aeff31bebf3a639f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6">GPIO_MODER_MODER3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0df2c02569d6b84757d70cd5ab99d262">GPIO_MODER_MODER3_Pos</a>)</td></tr>
<tr class="separator:ga4aeeac804c07e25aeff31bebf3a639f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc09e4958f306ddcb6107942504b45e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0">GPIO_MODER_MODER3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0df2c02569d6b84757d70cd5ab99d262">GPIO_MODER_MODER3_Pos</a>)</td></tr>
<tr class="separator:gafc09e4958f306ddcb6107942504b45e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7866ff150289c04d52c808607dabbf9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7866ff150289c04d52c808607dabbf9e">GPIO_MODER_MODER4_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga7866ff150289c04d52c808607dabbf9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0678135cc7fb1e00fe0de880d822fde5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5">GPIO_MODER_MODER4_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7866ff150289c04d52c808607dabbf9e">GPIO_MODER_MODER4_Pos</a>)</td></tr>
<tr class="separator:ga0678135cc7fb1e00fe0de880d822fde5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52cf9361d90c863c107cdeb859bd8b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52cf9361d90c863c107cdeb859bd8b41">GPIO_MODER_MODER4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5">GPIO_MODER_MODER4_Msk</a></td></tr>
<tr class="separator:ga52cf9361d90c863c107cdeb859bd8b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67276f1aa615d1af388fef7232483795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795">GPIO_MODER_MODER4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7866ff150289c04d52c808607dabbf9e">GPIO_MODER_MODER4_Pos</a>)</td></tr>
<tr class="separator:ga67276f1aa615d1af388fef7232483795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5203150980865199911d58af22f49567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567">GPIO_MODER_MODER4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7866ff150289c04d52c808607dabbf9e">GPIO_MODER_MODER4_Pos</a>)</td></tr>
<tr class="separator:ga5203150980865199911d58af22f49567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84f88cbf25e1defb5f9b99c95797f7ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84f88cbf25e1defb5f9b99c95797f7ab">GPIO_MODER_MODER5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga84f88cbf25e1defb5f9b99c95797f7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1827fce38f560f895e4486f1aacaac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac">GPIO_MODER_MODER5_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84f88cbf25e1defb5f9b99c95797f7ab">GPIO_MODER_MODER5_Pos</a>)</td></tr>
<tr class="separator:ga9f1827fce38f560f895e4486f1aacaac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94ab55c126ff24572bbff0da5a3f360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94ab55c126ff24572bbff0da5a3f360">GPIO_MODER_MODER5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac">GPIO_MODER_MODER5_Msk</a></td></tr>
<tr class="separator:gae94ab55c126ff24572bbff0da5a3f360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62665be9bddb711eedf99c85e37bb5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad">GPIO_MODER_MODER5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84f88cbf25e1defb5f9b99c95797f7ab">GPIO_MODER_MODER5_Pos</a>)</td></tr>
<tr class="separator:ga62665be9bddb711eedf99c85e37bb5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5096355e22b25bd4e6324399d5764630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630">GPIO_MODER_MODER5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84f88cbf25e1defb5f9b99c95797f7ab">GPIO_MODER_MODER5_Pos</a>)</td></tr>
<tr class="separator:ga5096355e22b25bd4e6324399d5764630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c3fdecd37cce14983b42d28fc46d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3fdecd37cce14983b42d28fc46d27">GPIO_MODER_MODER6_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga81c3fdecd37cce14983b42d28fc46d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a6d2a5dbd3f6f8447e0082c0e8d6ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab">GPIO_MODER_MODER6_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3fdecd37cce14983b42d28fc46d27">GPIO_MODER_MODER6_Pos</a>)</td></tr>
<tr class="separator:ga83a6d2a5dbd3f6f8447e0082c0e8d6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a85a1bb88cf8f730e0de38cb664282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a85a1bb88cf8f730e0de38cb664282">GPIO_MODER_MODER6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab">GPIO_MODER_MODER6_Msk</a></td></tr>
<tr class="separator:ga97a85a1bb88cf8f730e0de38cb664282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45f41af21a000ab66da5b99b998deb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3">GPIO_MODER_MODER6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3fdecd37cce14983b42d28fc46d27">GPIO_MODER_MODER6_Pos</a>)</td></tr>
<tr class="separator:gaf45f41af21a000ab66da5b99b998deb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dfd1f39fe849fe3707ebf2ac0d8371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371">GPIO_MODER_MODER6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3fdecd37cce14983b42d28fc46d27">GPIO_MODER_MODER6_Pos</a>)</td></tr>
<tr class="separator:ga41dfd1f39fe849fe3707ebf2ac0d8371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf586709481b1450208dae7d9e53b9057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf586709481b1450208dae7d9e53b9057">GPIO_MODER_MODER7_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaf586709481b1450208dae7d9e53b9057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae685da5b1c5c085e69be64ecf0b65ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5">GPIO_MODER_MODER7_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf586709481b1450208dae7d9e53b9057">GPIO_MODER_MODER7_Pos</a>)</td></tr>
<tr class="separator:gae685da5b1c5c085e69be64ecf0b65ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22dc08ecc39bceba020d8e5949b658e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22dc08ecc39bceba020d8e5949b658e0">GPIO_MODER_MODER7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5">GPIO_MODER_MODER7_Msk</a></td></tr>
<tr class="separator:ga22dc08ecc39bceba020d8e5949b658e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585ab6cb29e3763ab8c1e997c55f2b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43">GPIO_MODER_MODER7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf586709481b1450208dae7d9e53b9057">GPIO_MODER_MODER7_Pos</a>)</td></tr>
<tr class="separator:ga585ab6cb29e3763ab8c1e997c55f2b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5cca014fc55f64cdbbb42ea0515e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05">GPIO_MODER_MODER7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf586709481b1450208dae7d9e53b9057">GPIO_MODER_MODER7_Pos</a>)</td></tr>
<tr class="separator:ga2b5cca014fc55f64cdbbb42ea0515e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e5f1f7c986ee7f31178901cab442ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80e5f1f7c986ee7f31178901cab442ab">GPIO_MODER_MODER8_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga80e5f1f7c986ee7f31178901cab442ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaddfeb2d4f139bd00fdcd2ce538f2087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaddfeb2d4f139bd00fdcd2ce538f2087">GPIO_MODER_MODER8_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80e5f1f7c986ee7f31178901cab442ab">GPIO_MODER_MODER8_Pos</a>)</td></tr>
<tr class="separator:gaaddfeb2d4f139bd00fdcd2ce538f2087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41f2174ef4444c685ea92da1258c678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac41f2174ef4444c685ea92da1258c678">GPIO_MODER_MODER8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaddfeb2d4f139bd00fdcd2ce538f2087">GPIO_MODER_MODER8_Msk</a></td></tr>
<tr class="separator:gac41f2174ef4444c685ea92da1258c678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdb8e55aa223af568ae12d316a22f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d">GPIO_MODER_MODER8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80e5f1f7c986ee7f31178901cab442ab">GPIO_MODER_MODER8_Pos</a>)</td></tr>
<tr class="separator:ga2cdb8e55aa223af568ae12d316a22f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0729411ccd74a91cdd0f23adada25782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782">GPIO_MODER_MODER8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80e5f1f7c986ee7f31178901cab442ab">GPIO_MODER_MODER8_Pos</a>)</td></tr>
<tr class="separator:ga0729411ccd74a91cdd0f23adada25782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf310164aef074cbdda2af5b0af223139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf310164aef074cbdda2af5b0af223139">GPIO_MODER_MODER9_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaf310164aef074cbdda2af5b0af223139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdcb7c58d623c51ababeb5917430132b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b">GPIO_MODER_MODER9_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf310164aef074cbdda2af5b0af223139">GPIO_MODER_MODER9_Pos</a>)</td></tr>
<tr class="separator:gafdcb7c58d623c51ababeb5917430132b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4ed9018bf72565bab1d08c476fed20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d4ed9018bf72565bab1d08c476fed20">GPIO_MODER_MODER9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b">GPIO_MODER_MODER9_Msk</a></td></tr>
<tr class="separator:ga5d4ed9018bf72565bab1d08c476fed20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7c7ec787b1ee1ae7e0b4da216eb418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418">GPIO_MODER_MODER9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf310164aef074cbdda2af5b0af223139">GPIO_MODER_MODER9_Pos</a>)</td></tr>
<tr class="separator:gaea7c7ec787b1ee1ae7e0b4da216eb418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5cd33689071b7af70ece64a371645df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df">GPIO_MODER_MODER9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf310164aef074cbdda2af5b0af223139">GPIO_MODER_MODER9_Pos</a>)</td></tr>
<tr class="separator:gaa5cd33689071b7af70ece64a371645df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf36ddfa8971a143e722ca9897d6a554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf36ddfa8971a143e722ca9897d6a554">GPIO_MODER_MODER10_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gacf36ddfa8971a143e722ca9897d6a554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af602f158627d6d61a2fcf7149a6178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178">GPIO_MODER_MODER10_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf36ddfa8971a143e722ca9897d6a554">GPIO_MODER_MODER10_Pos</a>)</td></tr>
<tr class="separator:ga9af602f158627d6d61a2fcf7149a6178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacbdb241d7bebde85d7d0b42c2f35563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacbdb241d7bebde85d7d0b42c2f35563">GPIO_MODER_MODER10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178">GPIO_MODER_MODER10_Msk</a></td></tr>
<tr class="separator:gaacbdb241d7bebde85d7d0b42c2f35563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4d2b18e57e7b2f600e4f5d9b17bd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95">GPIO_MODER_MODER10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf36ddfa8971a143e722ca9897d6a554">GPIO_MODER_MODER10_Pos</a>)</td></tr>
<tr class="separator:ga6f4d2b18e57e7b2f600e4f5d9b17bd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dcae08e0f7afc002658a4ef4a764dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4">GPIO_MODER_MODER10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf36ddfa8971a143e722ca9897d6a554">GPIO_MODER_MODER10_Pos</a>)</td></tr>
<tr class="separator:ga9dcae08e0f7afc002658a4ef4a764dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60a554e688d63d15bce7240549d2ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac60a554e688d63d15bce7240549d2ccb">GPIO_MODER_MODER11_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gac60a554e688d63d15bce7240549d2ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a8fa719e9f98d2a7b4fd00ad41927d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d">GPIO_MODER_MODER11_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac60a554e688d63d15bce7240549d2ccb">GPIO_MODER_MODER11_Pos</a>)</td></tr>
<tr class="separator:ga82a8fa719e9f98d2a7b4fd00ad41927d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18bc295f7195fc050221287c4564474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18bc295f7195fc050221287c4564474">GPIO_MODER_MODER11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d">GPIO_MODER_MODER11_Msk</a></td></tr>
<tr class="separator:gaf18bc295f7195fc050221287c4564474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4082cd576f50cd2687e45557b70d458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458">GPIO_MODER_MODER11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac60a554e688d63d15bce7240549d2ccb">GPIO_MODER_MODER11_Pos</a>)</td></tr>
<tr class="separator:gaf4082cd576f50cd2687e45557b70d458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2f611ae75f3441bad03866550f6263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263">GPIO_MODER_MODER11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac60a554e688d63d15bce7240549d2ccb">GPIO_MODER_MODER11_Pos</a>)</td></tr>
<tr class="separator:ga1b2f611ae75f3441bad03866550f6263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec7b868a25af299e046b49b017c1114f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec7b868a25af299e046b49b017c1114f">GPIO_MODER_MODER12_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaec7b868a25af299e046b49b017c1114f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6d6390219a23c8420cc152901ca9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd">GPIO_MODER_MODER12_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaec7b868a25af299e046b49b017c1114f">GPIO_MODER_MODER12_Pos</a>)</td></tr>
<tr class="separator:gabd6d6390219a23c8420cc152901ca9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63101c5c410b55b668ec190422dc3597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63101c5c410b55b668ec190422dc3597">GPIO_MODER_MODER12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd">GPIO_MODER_MODER12_Msk</a></td></tr>
<tr class="separator:ga63101c5c410b55b668ec190422dc3597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89cd8ed328ed0116cbf51810fcd8788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788">GPIO_MODER_MODER12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaec7b868a25af299e046b49b017c1114f">GPIO_MODER_MODER12_Pos</a>)</td></tr>
<tr class="separator:gaa89cd8ed328ed0116cbf51810fcd8788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f91bdd676e477e4c19d30d3ea5c4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8">GPIO_MODER_MODER12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaec7b868a25af299e046b49b017c1114f">GPIO_MODER_MODER12_Pos</a>)</td></tr>
<tr class="separator:ga74f91bdd676e477e4c19d30d3ea5c4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e91d26a428aa90b419bf51324491246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91d26a428aa90b419bf51324491246">GPIO_MODER_MODER13_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga1e91d26a428aa90b419bf51324491246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae7344fb7e360c013ae484a7b3ce06e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e">GPIO_MODER_MODER13_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91d26a428aa90b419bf51324491246">GPIO_MODER_MODER13_Pos</a>)</td></tr>
<tr class="separator:ga3ae7344fb7e360c013ae484a7b3ce06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga353af246bef5dca5aadfe6fe3fd695c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga353af246bef5dca5aadfe6fe3fd695c3">GPIO_MODER_MODER13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e">GPIO_MODER_MODER13_Msk</a></td></tr>
<tr class="separator:ga353af246bef5dca5aadfe6fe3fd695c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc01e2e6cf45e8ec27d3a66ff36c2cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa">GPIO_MODER_MODER13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91d26a428aa90b419bf51324491246">GPIO_MODER_MODER13_Pos</a>)</td></tr>
<tr class="separator:gabc01e2e6cf45e8ec27d3a66ff36c2cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a30088f5475ae8774404ae7d41872e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e">GPIO_MODER_MODER13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91d26a428aa90b419bf51324491246">GPIO_MODER_MODER13_Pos</a>)</td></tr>
<tr class="separator:ga71a30088f5475ae8774404ae7d41872e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac67c9470dc741033d3254a4041e3d320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac67c9470dc741033d3254a4041e3d320">GPIO_MODER_MODER14_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gac67c9470dc741033d3254a4041e3d320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd4d1526a36e0838bc8c9bab621aba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0">GPIO_MODER_MODER14_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac67c9470dc741033d3254a4041e3d320">GPIO_MODER_MODER14_Pos</a>)</td></tr>
<tr class="separator:ga1fd4d1526a36e0838bc8c9bab621aba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a722f9682045c1d2460fedf32b02b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18a722f9682045c1d2460fedf32b02b1">GPIO_MODER_MODER14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0">GPIO_MODER_MODER14_Msk</a></td></tr>
<tr class="separator:ga18a722f9682045c1d2460fedf32b02b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad295063c22bd981239bc1b26f2e7f9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0">GPIO_MODER_MODER14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac67c9470dc741033d3254a4041e3d320">GPIO_MODER_MODER14_Pos</a>)</td></tr>
<tr class="separator:gad295063c22bd981239bc1b26f2e7f9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff3a914796db9625d86996b6f6f5288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288">GPIO_MODER_MODER14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac67c9470dc741033d3254a4041e3d320">GPIO_MODER_MODER14_Pos</a>)</td></tr>
<tr class="separator:ga0ff3a914796db9625d86996b6f6f5288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b">GPIO_MODER_MODER15_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ba0885b9dda0bec8202305bf9cf0ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad">GPIO_MODER_MODER15_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b">GPIO_MODER_MODER15_Pos</a>)</td></tr>
<tr class="separator:ga97ba0885b9dda0bec8202305bf9cf0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc40e6fae78c1c5c857346793f9d4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefc40e6fae78c1c5c857346793f9d4c8">GPIO_MODER_MODER15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad">GPIO_MODER_MODER15_Msk</a></td></tr>
<tr class="separator:gaefc40e6fae78c1c5c857346793f9d4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c4b7f270eb99d851b84b9917fe49564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564">GPIO_MODER_MODER15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b">GPIO_MODER_MODER15_Pos</a>)</td></tr>
<tr class="separator:ga6c4b7f270eb99d851b84b9917fe49564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9297c041f5f74aec73e6f4dd89ad819c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c">GPIO_MODER_MODER15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b">GPIO_MODER_MODER15_Pos</a>)</td></tr>
<tr class="separator:ga9297c041f5f74aec73e6f4dd89ad819c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3903d8ae31585af4d8e0a4a980a53f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f3903d8ae31585af4d8e0a4a980a53f">GPIO_MODER_MODE0_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2244aa753f0340359098d15944602258">GPIO_MODER_MODER0_Pos</a></td></tr>
<tr class="separator:ga6f3903d8ae31585af4d8e0a4a980a53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cff105dfdd73e5a1705a3a52bfe4953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cff105dfdd73e5a1705a3a52bfe4953">GPIO_MODER_MODE0_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd">GPIO_MODER_MODER0_Msk</a></td></tr>
<tr class="separator:ga9cff105dfdd73e5a1705a3a52bfe4953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad45500839e6f801c64ee9474e4da33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabad45500839e6f801c64ee9474e4da33">GPIO_MODER_MODE0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b64d47643f8d3c08c2be0722ff23b93">GPIO_MODER_MODER0</a></td></tr>
<tr class="separator:gabad45500839e6f801c64ee9474e4da33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac21859652224406f970f4c99d5198d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac21859652224406f970f4c99d5198d16">GPIO_MODER_MODE0_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723">GPIO_MODER_MODER0_0</a></td></tr>
<tr class="separator:gac21859652224406f970f4c99d5198d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a47a04b8e25a1de3250bd4921eeddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7a47a04b8e25a1de3250bd4921eeddc">GPIO_MODER_MODE0_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef">GPIO_MODER_MODER0_1</a></td></tr>
<tr class="separator:gae7a47a04b8e25a1de3250bd4921eeddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd114563c35dd9bc117884af80acda8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd114563c35dd9bc117884af80acda8">GPIO_MODER_MODE1_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1030dee3583ca3e42adbdfe515ff542">GPIO_MODER_MODER1_Pos</a></td></tr>
<tr class="separator:gadcd114563c35dd9bc117884af80acda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d7601c96266dc29ab8d67804154b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d7601c96266dc29ab8d67804154b3f">GPIO_MODER_MODE1_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d">GPIO_MODER_MODER1_Msk</a></td></tr>
<tr class="separator:ga30d7601c96266dc29ab8d67804154b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d7c80c5afbf9bf5aada55d91d59ecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76d7c80c5afbf9bf5aada55d91d59ecb">GPIO_MODER_MODE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e0597b084c911728ee92b5fc4a2ae5a">GPIO_MODER_MODER1</a></td></tr>
<tr class="separator:ga76d7c80c5afbf9bf5aada55d91d59ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd2690fbea56b2d7dd8af222370cc95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdd2690fbea56b2d7dd8af222370cc95">GPIO_MODER_MODE1_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371">GPIO_MODER_MODER1_0</a></td></tr>
<tr class="separator:gabdd2690fbea56b2d7dd8af222370cc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a240f6f0b335fe9595019531b4607b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a240f6f0b335fe9595019531b4607b9">GPIO_MODER_MODE1_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746">GPIO_MODER_MODER1_1</a></td></tr>
<tr class="separator:ga1a240f6f0b335fe9595019531b4607b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6405d97990f322ac711f5d50d69c41f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6405d97990f322ac711f5d50d69c41f">GPIO_MODER_MODE2_Pos</a>&#160;&#160;&#160;GPIO_MODER_MODER2_PoS</td></tr>
<tr class="separator:gaf6405d97990f322ac711f5d50d69c41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a188e7809bffb5a963302debcc602bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a188e7809bffb5a963302debcc602bf">GPIO_MODER_MODE2_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83">GPIO_MODER_MODER2_Msk</a></td></tr>
<tr class="separator:ga7a188e7809bffb5a963302debcc602bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90970df916fe323664322ecbe516993d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90970df916fe323664322ecbe516993d">GPIO_MODER_MODE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06865341707bb4dd9671ce464d99ab2c">GPIO_MODER_MODER2</a></td></tr>
<tr class="separator:ga90970df916fe323664322ecbe516993d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a90c798fa54047f30b83f3eec1821b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a90c798fa54047f30b83f3eec1821b">GPIO_MODER_MODE2_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0">GPIO_MODER_MODER2_0</a></td></tr>
<tr class="separator:ga66a90c798fa54047f30b83f3eec1821b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae88847b33d3c78142f99e5d1753451e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae88847b33d3c78142f99e5d1753451e">GPIO_MODER_MODE2_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665">GPIO_MODER_MODER2_1</a></td></tr>
<tr class="separator:gaae88847b33d3c78142f99e5d1753451e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d6572d265c72f92e2005c141202422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d6572d265c72f92e2005c141202422">GPIO_MODER_MODE3_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0df2c02569d6b84757d70cd5ab99d262">GPIO_MODER_MODER3_Pos</a></td></tr>
<tr class="separator:gaf3d6572d265c72f92e2005c141202422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4eaea23a16c4fb39e27d295ce0e5b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4eaea23a16c4fb39e27d295ce0e5b94">GPIO_MODER_MODE3_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25">GPIO_MODER_MODER3_Msk</a></td></tr>
<tr class="separator:gad4eaea23a16c4fb39e27d295ce0e5b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9062e2f2d10271c05e5f963be522db96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9062e2f2d10271c05e5f963be522db96">GPIO_MODER_MODE3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae06c9d07a091fb64ab53d0c899a9dda5">GPIO_MODER_MODER3</a></td></tr>
<tr class="separator:ga9062e2f2d10271c05e5f963be522db96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908f28256ab03cf88ed6e2fce3a2a70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908f28256ab03cf88ed6e2fce3a2a70d">GPIO_MODER_MODE3_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6">GPIO_MODER_MODER3_0</a></td></tr>
<tr class="separator:ga908f28256ab03cf88ed6e2fce3a2a70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99db34fd563915c2fc4eb16ef2505c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99db34fd563915c2fc4eb16ef2505c98">GPIO_MODER_MODE3_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0">GPIO_MODER_MODER3_1</a></td></tr>
<tr class="separator:ga99db34fd563915c2fc4eb16ef2505c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14bbd003834724332b11c3a33eba1a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab14bbd003834724332b11c3a33eba1a6">GPIO_MODER_MODE4_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7866ff150289c04d52c808607dabbf9e">GPIO_MODER_MODER4_Pos</a></td></tr>
<tr class="separator:gab14bbd003834724332b11c3a33eba1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b416b464e6bcd73aa11bf0ef734b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9b416b464e6bcd73aa11bf0ef734b47">GPIO_MODER_MODE4_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5">GPIO_MODER_MODER4_Msk</a></td></tr>
<tr class="separator:gac9b416b464e6bcd73aa11bf0ef734b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11faa17747d422f5d88ced879e09bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae11faa17747d422f5d88ced879e09bb6">GPIO_MODER_MODE4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52cf9361d90c863c107cdeb859bd8b41">GPIO_MODER_MODER4</a></td></tr>
<tr class="separator:gae11faa17747d422f5d88ced879e09bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2336f60fe03642339cbfd4e994812875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2336f60fe03642339cbfd4e994812875">GPIO_MODER_MODE4_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795">GPIO_MODER_MODER4_0</a></td></tr>
<tr class="separator:ga2336f60fe03642339cbfd4e994812875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae946375c36dfb3b3669864ee62002e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae946375c36dfb3b3669864ee62002e62">GPIO_MODER_MODE4_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567">GPIO_MODER_MODER4_1</a></td></tr>
<tr class="separator:gae946375c36dfb3b3669864ee62002e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3db08d5515fb6203ea8c2cf83d5ccd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3db08d5515fb6203ea8c2cf83d5ccd9">GPIO_MODER_MODE5_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84f88cbf25e1defb5f9b99c95797f7ab">GPIO_MODER_MODER5_Pos</a></td></tr>
<tr class="separator:gaf3db08d5515fb6203ea8c2cf83d5ccd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ecdacbc580acb1d0045366bab0605a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ecdacbc580acb1d0045366bab0605a3">GPIO_MODER_MODE5_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac">GPIO_MODER_MODER5_Msk</a></td></tr>
<tr class="separator:ga5ecdacbc580acb1d0045366bab0605a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b40ba8ed0964516f512bb55a7783425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40ba8ed0964516f512bb55a7783425">GPIO_MODER_MODE5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae94ab55c126ff24572bbff0da5a3f360">GPIO_MODER_MODER5</a></td></tr>
<tr class="separator:ga1b40ba8ed0964516f512bb55a7783425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9fbe729f8b1780ef0a6a24ce46a5dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9fbe729f8b1780ef0a6a24ce46a5dc9">GPIO_MODER_MODE5_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad">GPIO_MODER_MODER5_0</a></td></tr>
<tr class="separator:gae9fbe729f8b1780ef0a6a24ce46a5dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fd33570c7059e94708cb99a1d88e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85fd33570c7059e94708cb99a1d88e55">GPIO_MODER_MODE5_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630">GPIO_MODER_MODER5_1</a></td></tr>
<tr class="separator:ga85fd33570c7059e94708cb99a1d88e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1605f3cdb581e59663fd9fb0bab17d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1605f3cdb581e59663fd9fb0bab17d74">GPIO_MODER_MODE6_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3fdecd37cce14983b42d28fc46d27">GPIO_MODER_MODER6_Pos</a></td></tr>
<tr class="separator:ga1605f3cdb581e59663fd9fb0bab17d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923f7562b497aa9e864872e6314aec8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923f7562b497aa9e864872e6314aec8b">GPIO_MODER_MODE6_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab">GPIO_MODER_MODER6_Msk</a></td></tr>
<tr class="separator:ga923f7562b497aa9e864872e6314aec8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad09b263a1b49cc5db86e5e6fe5d0d59c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad09b263a1b49cc5db86e5e6fe5d0d59c">GPIO_MODER_MODE6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97a85a1bb88cf8f730e0de38cb664282">GPIO_MODER_MODER6</a></td></tr>
<tr class="separator:gad09b263a1b49cc5db86e5e6fe5d0d59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fe86e9e52f1ba692d5ea66c2e43678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9fe86e9e52f1ba692d5ea66c2e43678">GPIO_MODER_MODE6_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3">GPIO_MODER_MODER6_0</a></td></tr>
<tr class="separator:gac9fe86e9e52f1ba692d5ea66c2e43678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef7f24d9e982418baef863fbe1ffe5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ef7f24d9e982418baef863fbe1ffe5f">GPIO_MODER_MODE6_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371">GPIO_MODER_MODER6_1</a></td></tr>
<tr class="separator:ga7ef7f24d9e982418baef863fbe1ffe5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7bb459725ad9a92adb58341f64c5db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd7bb459725ad9a92adb58341f64c5db">GPIO_MODER_MODE7_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf586709481b1450208dae7d9e53b9057">GPIO_MODER_MODER7_Pos</a></td></tr>
<tr class="separator:gabd7bb459725ad9a92adb58341f64c5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395417bce21078a26c0930132c9853ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga395417bce21078a26c0930132c9853ee">GPIO_MODER_MODE7_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5">GPIO_MODER_MODER7_Msk</a></td></tr>
<tr class="separator:ga395417bce21078a26c0930132c9853ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff70c209574ca7023aa0a853a341e2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafff70c209574ca7023aa0a853a341e2b">GPIO_MODER_MODE7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22dc08ecc39bceba020d8e5949b658e0">GPIO_MODER_MODER7</a></td></tr>
<tr class="separator:gafff70c209574ca7023aa0a853a341e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac77ebcfb844a2b8893641ee9de058178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac77ebcfb844a2b8893641ee9de058178">GPIO_MODER_MODE7_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43">GPIO_MODER_MODER7_0</a></td></tr>
<tr class="separator:gac77ebcfb844a2b8893641ee9de058178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f64e364157865520082d72aa98ab0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f64e364157865520082d72aa98ab0ee">GPIO_MODER_MODE7_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05">GPIO_MODER_MODER7_1</a></td></tr>
<tr class="separator:ga1f64e364157865520082d72aa98ab0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962ec8cd96b449ed7cc142b491db4e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga962ec8cd96b449ed7cc142b491db4e0c">GPIO_MODER_MODE8_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80e5f1f7c986ee7f31178901cab442ab">GPIO_MODER_MODER8_Pos</a></td></tr>
<tr class="separator:ga962ec8cd96b449ed7cc142b491db4e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7b281c031a88069e827a6ac710e0c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe7b281c031a88069e827a6ac710e0c5">GPIO_MODER_MODE8_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83">GPIO_MODER_MODER2_Msk</a></td></tr>
<tr class="separator:gabe7b281c031a88069e827a6ac710e0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7027e90da284883872b827f78fbc26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d7027e90da284883872b827f78fbc26">GPIO_MODER_MODE8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac41f2174ef4444c685ea92da1258c678">GPIO_MODER_MODER8</a></td></tr>
<tr class="separator:ga1d7027e90da284883872b827f78fbc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac1715680209944bc7593cedf31f491b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac1715680209944bc7593cedf31f491b">GPIO_MODER_MODE8_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d">GPIO_MODER_MODER8_0</a></td></tr>
<tr class="separator:gaac1715680209944bc7593cedf31f491b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3197ca6a90d936e5a564d377bd4126fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3197ca6a90d936e5a564d377bd4126fd">GPIO_MODER_MODE8_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782">GPIO_MODER_MODER8_1</a></td></tr>
<tr class="separator:ga3197ca6a90d936e5a564d377bd4126fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1093b1b58d8a8b51f204fc78239cbbb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1093b1b58d8a8b51f204fc78239cbbb0">GPIO_MODER_MODE9_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf310164aef074cbdda2af5b0af223139">GPIO_MODER_MODER9_Pos</a></td></tr>
<tr class="separator:ga1093b1b58d8a8b51f204fc78239cbbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0acba3f02fb730df350c2d938792fd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0acba3f02fb730df350c2d938792fd74">GPIO_MODER_MODE9_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b">GPIO_MODER_MODER9_Msk</a></td></tr>
<tr class="separator:ga0acba3f02fb730df350c2d938792fd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf81e4a6121d0fe0ee5bc3fbe0f245572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf81e4a6121d0fe0ee5bc3fbe0f245572">GPIO_MODER_MODE9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d4ed9018bf72565bab1d08c476fed20">GPIO_MODER_MODER9</a></td></tr>
<tr class="separator:gaf81e4a6121d0fe0ee5bc3fbe0f245572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659899030e816750c2e4ecbf4250cc91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga659899030e816750c2e4ecbf4250cc91">GPIO_MODER_MODE9_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418">GPIO_MODER_MODER9_0</a></td></tr>
<tr class="separator:ga659899030e816750c2e4ecbf4250cc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a408c473d172282468a1fccad482bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15a408c473d172282468a1fccad482bb">GPIO_MODER_MODE9_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df">GPIO_MODER_MODER9_1</a></td></tr>
<tr class="separator:ga15a408c473d172282468a1fccad482bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034f78f504f81a1ed9a3d457792f4197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga034f78f504f81a1ed9a3d457792f4197">GPIO_MODER_MODE10_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf36ddfa8971a143e722ca9897d6a554">GPIO_MODER_MODER10_Pos</a></td></tr>
<tr class="separator:ga034f78f504f81a1ed9a3d457792f4197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc0dafc52e2eb8562733153c8658e8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc0dafc52e2eb8562733153c8658e8f4">GPIO_MODER_MODE10_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178">GPIO_MODER_MODER10_Msk</a></td></tr>
<tr class="separator:gadc0dafc52e2eb8562733153c8658e8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10461308203bd8e510c3205e6a499c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10461308203bd8e510c3205e6a499c20">GPIO_MODER_MODE10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaacbdb241d7bebde85d7d0b42c2f35563">GPIO_MODER_MODER10</a></td></tr>
<tr class="separator:ga10461308203bd8e510c3205e6a499c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa2a41e913180598b59b20ffafc4a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aa2a41e913180598b59b20ffafc4a47">GPIO_MODER_MODE10_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95">GPIO_MODER_MODER10_0</a></td></tr>
<tr class="separator:ga7aa2a41e913180598b59b20ffafc4a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59d8ec1da352c55b9cb65b751f193e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad59d8ec1da352c55b9cb65b751f193e1">GPIO_MODER_MODE10_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4">GPIO_MODER_MODER10_1</a></td></tr>
<tr class="separator:gad59d8ec1da352c55b9cb65b751f193e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3c361d8935e5c043775a1dbf77b4530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3c361d8935e5c043775a1dbf77b4530">GPIO_MODER_MODE11_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac60a554e688d63d15bce7240549d2ccb">GPIO_MODER_MODER11_Pos</a></td></tr>
<tr class="separator:gaf3c361d8935e5c043775a1dbf77b4530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313382ddc024a2cde3a1a3bb6ff1fc4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga313382ddc024a2cde3a1a3bb6ff1fc4d">GPIO_MODER_MODE11_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d">GPIO_MODER_MODER11_Msk</a></td></tr>
<tr class="separator:ga313382ddc024a2cde3a1a3bb6ff1fc4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d968b108aa28b20cd40a7746004d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4d968b108aa28b20cd40a7746004d2c">GPIO_MODER_MODE11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf18bc295f7195fc050221287c4564474">GPIO_MODER_MODER11</a></td></tr>
<tr class="separator:gad4d968b108aa28b20cd40a7746004d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeb4ecb54a0dc7f304007367e112725d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeb4ecb54a0dc7f304007367e112725d">GPIO_MODER_MODE11_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458">GPIO_MODER_MODER11_0</a></td></tr>
<tr class="separator:gadeb4ecb54a0dc7f304007367e112725d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7b954225f0a664d602cba0ed1e03d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7b954225f0a664d602cba0ed1e03d4">GPIO_MODER_MODE11_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263">GPIO_MODER_MODER11_1</a></td></tr>
<tr class="separator:ga7a7b954225f0a664d602cba0ed1e03d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8967fa759f57e187e4b87b9723a12e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8967fa759f57e187e4b87b9723a12e05">GPIO_MODER_MODE12_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec7b868a25af299e046b49b017c1114f">GPIO_MODER_MODER12_Pos</a></td></tr>
<tr class="separator:ga8967fa759f57e187e4b87b9723a12e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bab0d5ff031fcff49dedb0c36073008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bab0d5ff031fcff49dedb0c36073008">GPIO_MODER_MODE12_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd">GPIO_MODER_MODER12_Msk</a></td></tr>
<tr class="separator:ga2bab0d5ff031fcff49dedb0c36073008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac09cecc889ead7bc7a079d4889da0578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac09cecc889ead7bc7a079d4889da0578">GPIO_MODER_MODE12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63101c5c410b55b668ec190422dc3597">GPIO_MODER_MODER12</a></td></tr>
<tr class="separator:gac09cecc889ead7bc7a079d4889da0578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc7e3ea6e86a627d7697dafbb7feab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc7e3ea6e86a627d7697dafbb7feab6">GPIO_MODER_MODE12_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788">GPIO_MODER_MODER12_0</a></td></tr>
<tr class="separator:ga4dc7e3ea6e86a627d7697dafbb7feab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2313be3f7d3fb0f2203456beaa4efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2313be3f7d3fb0f2203456beaa4efe">GPIO_MODER_MODE12_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8">GPIO_MODER_MODER12_1</a></td></tr>
<tr class="separator:ga9a2313be3f7d3fb0f2203456beaa4efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4895814d5aa1829b1abfbd2d4df8b66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4895814d5aa1829b1abfbd2d4df8b66">GPIO_MODER_MODE13_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91d26a428aa90b419bf51324491246">GPIO_MODER_MODER13_Pos</a></td></tr>
<tr class="separator:gac4895814d5aa1829b1abfbd2d4df8b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c48c21d983bab6115b056239d84217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02c48c21d983bab6115b056239d84217">GPIO_MODER_MODE13_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e">GPIO_MODER_MODER13_Msk</a></td></tr>
<tr class="separator:ga02c48c21d983bab6115b056239d84217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38e8e70d58b97d462d45e6e116115be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf38e8e70d58b97d462d45e6e116115be">GPIO_MODER_MODE13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga353af246bef5dca5aadfe6fe3fd695c3">GPIO_MODER_MODER13</a></td></tr>
<tr class="separator:gaf38e8e70d58b97d462d45e6e116115be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga575519f151a9dda7c8e24d7c9e625b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga575519f151a9dda7c8e24d7c9e625b0f">GPIO_MODER_MODE13_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa">GPIO_MODER_MODER13_0</a></td></tr>
<tr class="separator:ga575519f151a9dda7c8e24d7c9e625b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad93a355f773bc67b68b0a665c5a15136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad93a355f773bc67b68b0a665c5a15136">GPIO_MODER_MODE13_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e">GPIO_MODER_MODER13_1</a></td></tr>
<tr class="separator:gad93a355f773bc67b68b0a665c5a15136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab23c1a3d555305265fe00c4a2f25d705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab23c1a3d555305265fe00c4a2f25d705">GPIO_MODER_MODE14_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac67c9470dc741033d3254a4041e3d320">GPIO_MODER_MODER14_Pos</a></td></tr>
<tr class="separator:gab23c1a3d555305265fe00c4a2f25d705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee9ecd8c12612d429efa6b2694b8a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee9ecd8c12612d429efa6b2694b8a25">GPIO_MODER_MODE14_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0">GPIO_MODER_MODER14_Msk</a></td></tr>
<tr class="separator:ga8ee9ecd8c12612d429efa6b2694b8a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e67512a90147ccad6991e5b16821811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e67512a90147ccad6991e5b16821811">GPIO_MODER_MODE14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18a722f9682045c1d2460fedf32b02b1">GPIO_MODER_MODER14</a></td></tr>
<tr class="separator:ga1e67512a90147ccad6991e5b16821811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa664199b48953065ec3b16e7de90d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa664199b48953065ec3b16e7de90d9b">GPIO_MODER_MODE14_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0">GPIO_MODER_MODER14_0</a></td></tr>
<tr class="separator:gaaa664199b48953065ec3b16e7de90d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e8638837bc4e6d69cd7635296a51730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e8638837bc4e6d69cd7635296a51730">GPIO_MODER_MODE14_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288">GPIO_MODER_MODER14_1</a></td></tr>
<tr class="separator:ga1e8638837bc4e6d69cd7635296a51730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040b83bff88d237d447bfe658913f2e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga040b83bff88d237d447bfe658913f2e7">GPIO_MODER_MODE15_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b">GPIO_MODER_MODER15_Pos</a></td></tr>
<tr class="separator:ga040b83bff88d237d447bfe658913f2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdbb728d5db2fb68bbedd6e4374827b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbdbb728d5db2fb68bbedd6e4374827b">GPIO_MODER_MODE15_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad">GPIO_MODER_MODER15_Msk</a></td></tr>
<tr class="separator:gacbdbb728d5db2fb68bbedd6e4374827b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8027405e42e74b5065861c067e0b9f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8027405e42e74b5065861c067e0b9f77">GPIO_MODER_MODE15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefc40e6fae78c1c5c857346793f9d4c8">GPIO_MODER_MODER15</a></td></tr>
<tr class="separator:ga8027405e42e74b5065861c067e0b9f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace9ec013afbf2e01286ca61726e92332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace9ec013afbf2e01286ca61726e92332">GPIO_MODER_MODE15_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564">GPIO_MODER_MODER15_0</a></td></tr>
<tr class="separator:gace9ec013afbf2e01286ca61726e92332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7055ea8ec31fe604f1b5f04e2b194c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7055ea8ec31fe604f1b5f04e2b194c4">GPIO_MODER_MODE15_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c">GPIO_MODER_MODER15_1</a></td></tr>
<tr class="separator:gaf7055ea8ec31fe604f1b5f04e2b194c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d59a7c3218b146d61516cabb81588d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d59a7c3218b146d61516cabb81588d1">GPIO_OTYPER_OT0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1d59a7c3218b146d61516cabb81588d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dbf22f662367e7f4033c6ef85f69162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbf22f662367e7f4033c6ef85f69162">GPIO_OTYPER_OT0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d59a7c3218b146d61516cabb81588d1">GPIO_OTYPER_OT0_Pos</a>)</td></tr>
<tr class="separator:ga1dbf22f662367e7f4033c6ef85f69162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aebd85688999595239036bd63eac4a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aebd85688999595239036bd63eac4a3">GPIO_OTYPER_OT0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbf22f662367e7f4033c6ef85f69162">GPIO_OTYPER_OT0_Msk</a></td></tr>
<tr class="separator:ga2aebd85688999595239036bd63eac4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592defc7541ea5c2463d0a5c9566a337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga592defc7541ea5c2463d0a5c9566a337">GPIO_OTYPER_OT1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga592defc7541ea5c2463d0a5c9566a337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6d2752a99a69a1ed6fde751477f65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d6d2752a99a69a1ed6fde751477f65e">GPIO_OTYPER_OT1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga592defc7541ea5c2463d0a5c9566a337">GPIO_OTYPER_OT1_Pos</a>)</td></tr>
<tr class="separator:ga2d6d2752a99a69a1ed6fde751477f65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c2e6db60417e319c9a8de701ab4d93d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2e6db60417e319c9a8de701ab4d93d">GPIO_OTYPER_OT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d6d2752a99a69a1ed6fde751477f65e">GPIO_OTYPER_OT1_Msk</a></td></tr>
<tr class="separator:ga3c2e6db60417e319c9a8de701ab4d93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a3f4f3a5a9a13e74861ada55fe8373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3a3f4f3a5a9a13e74861ada55fe8373">GPIO_OTYPER_OT2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac3a3f4f3a5a9a13e74861ada55fe8373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90c1021a385b3e3ad84b5c3f55dcd2bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90c1021a385b3e3ad84b5c3f55dcd2bd">GPIO_OTYPER_OT2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3a3f4f3a5a9a13e74861ada55fe8373">GPIO_OTYPER_OT2_Pos</a>)</td></tr>
<tr class="separator:ga90c1021a385b3e3ad84b5c3f55dcd2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5478c1782217eec4b8d09fcc930a55c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5478c1782217eec4b8d09fcc930a55c1">GPIO_OTYPER_OT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90c1021a385b3e3ad84b5c3f55dcd2bd">GPIO_OTYPER_OT2_Msk</a></td></tr>
<tr class="separator:ga5478c1782217eec4b8d09fcc930a55c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad678ac2b9b55a718f1e81237ee4a5b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad678ac2b9b55a718f1e81237ee4a5b30">GPIO_OTYPER_OT3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad678ac2b9b55a718f1e81237ee4a5b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac467eaf271fc0abc674a0f1657b754b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac467eaf271fc0abc674a0f1657b754b9">GPIO_OTYPER_OT3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad678ac2b9b55a718f1e81237ee4a5b30">GPIO_OTYPER_OT3_Pos</a>)</td></tr>
<tr class="separator:gac467eaf271fc0abc674a0f1657b754b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52cbd557435c2173e390b534cc6a893b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52cbd557435c2173e390b534cc6a893b">GPIO_OTYPER_OT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac467eaf271fc0abc674a0f1657b754b9">GPIO_OTYPER_OT3_Msk</a></td></tr>
<tr class="separator:ga52cbd557435c2173e390b534cc6a893b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9104ccbb9f57282217df7a4af2fa149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9104ccbb9f57282217df7a4af2fa149">GPIO_OTYPER_OT4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa9104ccbb9f57282217df7a4af2fa149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab826bfea8ea3e5500900e31d24603a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab826bfea8ea3e5500900e31d24603a3f">GPIO_OTYPER_OT4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9104ccbb9f57282217df7a4af2fa149">GPIO_OTYPER_OT4_Pos</a>)</td></tr>
<tr class="separator:gab826bfea8ea3e5500900e31d24603a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedd72ae7a6ef61cb01d7b31e7ac3f02f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedd72ae7a6ef61cb01d7b31e7ac3f02f">GPIO_OTYPER_OT4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab826bfea8ea3e5500900e31d24603a3f">GPIO_OTYPER_OT4_Msk</a></td></tr>
<tr class="separator:gaedd72ae7a6ef61cb01d7b31e7ac3f02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffcd8be7000a751ac97b432e6f8febcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffcd8be7000a751ac97b432e6f8febcd">GPIO_OTYPER_OT5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaffcd8be7000a751ac97b432e6f8febcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa41f6d81f21b5d4c984d318c3d5ea5fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa41f6d81f21b5d4c984d318c3d5ea5fc">GPIO_OTYPER_OT5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaffcd8be7000a751ac97b432e6f8febcd">GPIO_OTYPER_OT5_Pos</a>)</td></tr>
<tr class="separator:gaa41f6d81f21b5d4c984d318c3d5ea5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfa602db904a1c4ac0bfe2f57e044f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfa602db904a1c4ac0bfe2f57e044f03">GPIO_OTYPER_OT5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa41f6d81f21b5d4c984d318c3d5ea5fc">GPIO_OTYPER_OT5_Msk</a></td></tr>
<tr class="separator:gabfa602db904a1c4ac0bfe2f57e044f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5673f4acd1ca97723538455ce2ad8fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5673f4acd1ca97723538455ce2ad8fa5">GPIO_OTYPER_OT6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5673f4acd1ca97723538455ce2ad8fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04845f8e00f58279129c9d7cbc40340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf04845f8e00f58279129c9d7cbc40340">GPIO_OTYPER_OT6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5673f4acd1ca97723538455ce2ad8fa5">GPIO_OTYPER_OT6_Pos</a>)</td></tr>
<tr class="separator:gaf04845f8e00f58279129c9d7cbc40340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872f2008be45e90a2663c31f5e3858ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga872f2008be45e90a2663c31f5e3858ee">GPIO_OTYPER_OT6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf04845f8e00f58279129c9d7cbc40340">GPIO_OTYPER_OT6_Msk</a></td></tr>
<tr class="separator:ga872f2008be45e90a2663c31f5e3858ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5567f31bc7165b0a55e42a392306faf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5567f31bc7165b0a55e42a392306faf5">GPIO_OTYPER_OT7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga5567f31bc7165b0a55e42a392306faf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4371991d169bbce9043ef03eebc3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4371991d169bbce9043ef03eebc3e7">GPIO_OTYPER_OT7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5567f31bc7165b0a55e42a392306faf5">GPIO_OTYPER_OT7_Pos</a>)</td></tr>
<tr class="separator:ga1c4371991d169bbce9043ef03eebc3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac22a8999bf349459af4bd58fe319d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac22a8999bf349459af4bd58fe319d03">GPIO_OTYPER_OT7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4371991d169bbce9043ef03eebc3e7">GPIO_OTYPER_OT7_Msk</a></td></tr>
<tr class="separator:gaac22a8999bf349459af4bd58fe319d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df4811f95aae5d25c63d1e6645914e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2df4811f95aae5d25c63d1e6645914e4">GPIO_OTYPER_OT8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2df4811f95aae5d25c63d1e6645914e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88986ea0ef6829d98ea063355ed574bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88986ea0ef6829d98ea063355ed574bd">GPIO_OTYPER_OT8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2df4811f95aae5d25c63d1e6645914e4">GPIO_OTYPER_OT8_Pos</a>)</td></tr>
<tr class="separator:ga88986ea0ef6829d98ea063355ed574bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b89d7c4cc8986895b4e4cbc8455f912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b89d7c4cc8986895b4e4cbc8455f912">GPIO_OTYPER_OT8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88986ea0ef6829d98ea063355ed574bd">GPIO_OTYPER_OT8_Msk</a></td></tr>
<tr class="separator:ga1b89d7c4cc8986895b4e4cbc8455f912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a517c02253d8081d006ba12b939ddb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a517c02253d8081d006ba12b939ddb7">GPIO_OTYPER_OT9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga9a517c02253d8081d006ba12b939ddb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23374263ed146dfa55de5e09a9984520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23374263ed146dfa55de5e09a9984520">GPIO_OTYPER_OT9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a517c02253d8081d006ba12b939ddb7">GPIO_OTYPER_OT9_Pos</a>)</td></tr>
<tr class="separator:ga23374263ed146dfa55de5e09a9984520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53d4f666ee3410123ab941ee29fc886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae53d4f666ee3410123ab941ee29fc886">GPIO_OTYPER_OT9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23374263ed146dfa55de5e09a9984520">GPIO_OTYPER_OT9_Msk</a></td></tr>
<tr class="separator:gae53d4f666ee3410123ab941ee29fc886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae2d866e0737d3b40919d877a321dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae2d866e0737d3b40919d877a321dbe">GPIO_OTYPER_OT10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga8ae2d866e0737d3b40919d877a321dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108993b457894e46ee48421cf847d6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga108993b457894e46ee48421cf847d6b6">GPIO_OTYPER_OT10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae2d866e0737d3b40919d877a321dbe">GPIO_OTYPER_OT10_Pos</a>)</td></tr>
<tr class="separator:ga108993b457894e46ee48421cf847d6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc9516ce236e7d3429066b16a7dfa9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc9516ce236e7d3429066b16a7dfa9a">GPIO_OTYPER_OT10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga108993b457894e46ee48421cf847d6b6">GPIO_OTYPER_OT10_Msk</a></td></tr>
<tr class="separator:ga6bc9516ce236e7d3429066b16a7dfa9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72764b8f1eaca4407ddce7f3313d045d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72764b8f1eaca4407ddce7f3313d045d">GPIO_OTYPER_OT11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga72764b8f1eaca4407ddce7f3313d045d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f833cf9e36cd48b282a838ee5d4d269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f833cf9e36cd48b282a838ee5d4d269">GPIO_OTYPER_OT11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga72764b8f1eaca4407ddce7f3313d045d">GPIO_OTYPER_OT11_Pos</a>)</td></tr>
<tr class="separator:ga0f833cf9e36cd48b282a838ee5d4d269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d842d0b79b54cd990a819197a0ecc6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d842d0b79b54cd990a819197a0ecc6f">GPIO_OTYPER_OT11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f833cf9e36cd48b282a838ee5d4d269">GPIO_OTYPER_OT11_Msk</a></td></tr>
<tr class="separator:ga9d842d0b79b54cd990a819197a0ecc6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cbdcf0cf8146de12cb5ff36c6cbdc35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cbdcf0cf8146de12cb5ff36c6cbdc35">GPIO_OTYPER_OT12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga9cbdcf0cf8146de12cb5ff36c6cbdc35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac138e0a10703e6da87ff724a9e8314e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac138e0a10703e6da87ff724a9e8314e6">GPIO_OTYPER_OT12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cbdcf0cf8146de12cb5ff36c6cbdc35">GPIO_OTYPER_OT12_Pos</a>)</td></tr>
<tr class="separator:gac138e0a10703e6da87ff724a9e8314e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab821f1edc7c879a34e51d85be89927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ab821f1edc7c879a34e51d85be89927">GPIO_OTYPER_OT12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac138e0a10703e6da87ff724a9e8314e6">GPIO_OTYPER_OT12_Msk</a></td></tr>
<tr class="separator:ga6ab821f1edc7c879a34e51d85be89927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25fc93b49714517d14b95c51496f4dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25fc93b49714517d14b95c51496f4dde">GPIO_OTYPER_OT13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga25fc93b49714517d14b95c51496f4dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc65a535136ed14fbaba9d5557d766a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc65a535136ed14fbaba9d5557d766a9">GPIO_OTYPER_OT13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25fc93b49714517d14b95c51496f4dde">GPIO_OTYPER_OT13_Pos</a>)</td></tr>
<tr class="separator:gacc65a535136ed14fbaba9d5557d766a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84f78f6726211e6183ec7fcd3a40d2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84f78f6726211e6183ec7fcd3a40d2a8">GPIO_OTYPER_OT13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc65a535136ed14fbaba9d5557d766a9">GPIO_OTYPER_OT13_Msk</a></td></tr>
<tr class="separator:ga84f78f6726211e6183ec7fcd3a40d2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed656d73e74d6e4dc451d61cdd4529f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed656d73e74d6e4dc451d61cdd4529f9">GPIO_OTYPER_OT14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaed656d73e74d6e4dc451d61cdd4529f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a50883c2c1f5f71ffed16b182b4690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a50883c2c1f5f71ffed16b182b4690">GPIO_OTYPER_OT14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed656d73e74d6e4dc451d61cdd4529f9">GPIO_OTYPER_OT14_Pos</a>)</td></tr>
<tr class="separator:gaf7a50883c2c1f5f71ffed16b182b4690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1323319e1db0678046b6f77c45bfee8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1323319e1db0678046b6f77c45bfee8b">GPIO_OTYPER_OT14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a50883c2c1f5f71ffed16b182b4690">GPIO_OTYPER_OT14_Msk</a></td></tr>
<tr class="separator:ga1323319e1db0678046b6f77c45bfee8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5efa1dc79a92b77579d2fd7fe2612c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5efa1dc79a92b77579d2fd7fe2612c1b">GPIO_OTYPER_OT15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5efa1dc79a92b77579d2fd7fe2612c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe5d4eaffe4617f72cc460127fc20cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe5d4eaffe4617f72cc460127fc20cf5">GPIO_OTYPER_OT15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5efa1dc79a92b77579d2fd7fe2612c1b">GPIO_OTYPER_OT15_Pos</a>)</td></tr>
<tr class="separator:gafe5d4eaffe4617f72cc460127fc20cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c309a7ab680e01fcb7d001ea0a98c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c309a7ab680e01fcb7d001ea0a98c70">GPIO_OTYPER_OT15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe5d4eaffe4617f72cc460127fc20cf5">GPIO_OTYPER_OT15_Msk</a></td></tr>
<tr class="separator:ga2c309a7ab680e01fcb7d001ea0a98c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f02eab04f88423789f532370680305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2f02eab04f88423789f532370680305">GPIO_OTYPER_OT_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2aebd85688999595239036bd63eac4a3">GPIO_OTYPER_OT0</a></td></tr>
<tr class="separator:gaf2f02eab04f88423789f532370680305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a842ad8f83c21f019f2e1e08f104a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a842ad8f83c21f019f2e1e08f104a7f">GPIO_OTYPER_OT_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2e6db60417e319c9a8de701ab4d93d">GPIO_OTYPER_OT1</a></td></tr>
<tr class="separator:ga8a842ad8f83c21f019f2e1e08f104a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3a246b6320fc51b39123249e1e6817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d3a246b6320fc51b39123249e1e6817">GPIO_OTYPER_OT_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5478c1782217eec4b8d09fcc930a55c1">GPIO_OTYPER_OT2</a></td></tr>
<tr class="separator:ga3d3a246b6320fc51b39123249e1e6817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef881bb4fa6b2dd9cecd4ee1385b6361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef881bb4fa6b2dd9cecd4ee1385b6361">GPIO_OTYPER_OT_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52cbd557435c2173e390b534cc6a893b">GPIO_OTYPER_OT3</a></td></tr>
<tr class="separator:gaef881bb4fa6b2dd9cecd4ee1385b6361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3cc7a0b2c9b99212879cc8d7455258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c3cc7a0b2c9b99212879cc8d7455258">GPIO_OTYPER_OT_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedd72ae7a6ef61cb01d7b31e7ac3f02f">GPIO_OTYPER_OT4</a></td></tr>
<tr class="separator:ga8c3cc7a0b2c9b99212879cc8d7455258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0dd76857b25ae35a785cee97c8403d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa0dd76857b25ae35a785cee97c8403d">GPIO_OTYPER_OT_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfa602db904a1c4ac0bfe2f57e044f03">GPIO_OTYPER_OT5</a></td></tr>
<tr class="separator:gaaa0dd76857b25ae35a785cee97c8403d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dbea639fd4ffe59a706a11fb1ee104b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbea639fd4ffe59a706a11fb1ee104b">GPIO_OTYPER_OT_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga872f2008be45e90a2663c31f5e3858ee">GPIO_OTYPER_OT6</a></td></tr>
<tr class="separator:ga1dbea639fd4ffe59a706a11fb1ee104b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaacead96dc3377342af4aa18adf6453e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaacead96dc3377342af4aa18adf6453e">GPIO_OTYPER_OT_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac22a8999bf349459af4bd58fe319d03">GPIO_OTYPER_OT7</a></td></tr>
<tr class="separator:gaaacead96dc3377342af4aa18adf6453e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1f64fdf2ab84c634c0fa8cb060a65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1f64fdf2ab84c634c0fa8cb060a65f">GPIO_OTYPER_OT_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b89d7c4cc8986895b4e4cbc8455f912">GPIO_OTYPER_OT8</a></td></tr>
<tr class="separator:ga5a1f64fdf2ab84c634c0fa8cb060a65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c7deea3d764bb3999578030e3158aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c7deea3d764bb3999578030e3158aa">GPIO_OTYPER_OT_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae53d4f666ee3410123ab941ee29fc886">GPIO_OTYPER_OT9</a></td></tr>
<tr class="separator:gaa5c7deea3d764bb3999578030e3158aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1ef9cbe4226f9616c64bb641b44b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1ef9cbe4226f9616c64bb641b44b3b">GPIO_OTYPER_OT_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc9516ce236e7d3429066b16a7dfa9a">GPIO_OTYPER_OT10</a></td></tr>
<tr class="separator:gadc1ef9cbe4226f9616c64bb641b44b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd4fc33a12439fdf4ada19c04227dea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd4fc33a12439fdf4ada19c04227dea7">GPIO_OTYPER_OT_11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d842d0b79b54cd990a819197a0ecc6f">GPIO_OTYPER_OT11</a></td></tr>
<tr class="separator:gafd4fc33a12439fdf4ada19c04227dea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e978fcc3d4e87bed919511e1226f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e978fcc3d4e87bed919511e1226f0c">GPIO_OTYPER_OT_12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ab821f1edc7c879a34e51d85be89927">GPIO_OTYPER_OT12</a></td></tr>
<tr class="separator:ga24e978fcc3d4e87bed919511e1226f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5d7751cfdfaf58782f01692d8c88e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d7751cfdfaf58782f01692d8c88e8">GPIO_OTYPER_OT_13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84f78f6726211e6183ec7fcd3a40d2a8">GPIO_OTYPER_OT13</a></td></tr>
<tr class="separator:ga7c5d7751cfdfaf58782f01692d8c88e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c26938a0e8c03d90a966fc33f186e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c26938a0e8c03d90a966fc33f186e50">GPIO_OTYPER_OT_14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1323319e1db0678046b6f77c45bfee8b">GPIO_OTYPER_OT14</a></td></tr>
<tr class="separator:ga6c26938a0e8c03d90a966fc33f186e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f153263d58a45fc2ef0734fc3f73eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51f153263d58a45fc2ef0734fc3f73eb">GPIO_OTYPER_OT_15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c309a7ab680e01fcb7d001ea0a98c70">GPIO_OTYPER_OT15</a></td></tr>
<tr class="separator:ga51f153263d58a45fc2ef0734fc3f73eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga129f816361ac723f130c2757ab606de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga129f816361ac723f130c2757ab606de2">GPIO_OSPEEDR_OSPEED0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga129f816361ac723f130c2757ab606de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab411afa3d01185fcac7de1834855b03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab411afa3d01185fcac7de1834855b03b">GPIO_OSPEEDR_OSPEED0_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga129f816361ac723f130c2757ab606de2">GPIO_OSPEEDR_OSPEED0_Pos</a>)</td></tr>
<tr class="separator:gab411afa3d01185fcac7de1834855b03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d567c6d24df0adb6402498fd5eb582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d567c6d24df0adb6402498fd5eb582">GPIO_OSPEEDR_OSPEED0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab411afa3d01185fcac7de1834855b03b">GPIO_OSPEEDR_OSPEED0_Msk</a></td></tr>
<tr class="separator:ga25d567c6d24df0adb6402498fd5eb582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae999b23bc1e7f750599e3919db67bba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae999b23bc1e7f750599e3919db67bba7">GPIO_OSPEEDR_OSPEED0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga129f816361ac723f130c2757ab606de2">GPIO_OSPEEDR_OSPEED0_Pos</a>)</td></tr>
<tr class="separator:gae999b23bc1e7f750599e3919db67bba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa211d91a2e8fa199d4d1c64e20c2283c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa211d91a2e8fa199d4d1c64e20c2283c">GPIO_OSPEEDR_OSPEED0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga129f816361ac723f130c2757ab606de2">GPIO_OSPEEDR_OSPEED0_Pos</a>)</td></tr>
<tr class="separator:gaa211d91a2e8fa199d4d1c64e20c2283c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8253e839d2f456baf264cc3639876b25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8253e839d2f456baf264cc3639876b25">GPIO_OSPEEDR_OSPEED1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8253e839d2f456baf264cc3639876b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788188c5bf4669f2b316aa0c6b723e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga788188c5bf4669f2b316aa0c6b723e9e">GPIO_OSPEEDR_OSPEED1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8253e839d2f456baf264cc3639876b25">GPIO_OSPEEDR_OSPEED1_Pos</a>)</td></tr>
<tr class="separator:ga788188c5bf4669f2b316aa0c6b723e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8996628496af3a04fb060e7be6b4af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8996628496af3a04fb060e7be6b4af6">GPIO_OSPEEDR_OSPEED1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga788188c5bf4669f2b316aa0c6b723e9e">GPIO_OSPEEDR_OSPEED1_Msk</a></td></tr>
<tr class="separator:gab8996628496af3a04fb060e7be6b4af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08097ab565c4771df00762e15e93642c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08097ab565c4771df00762e15e93642c">GPIO_OSPEEDR_OSPEED1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8253e839d2f456baf264cc3639876b25">GPIO_OSPEEDR_OSPEED1_Pos</a>)</td></tr>
<tr class="separator:ga08097ab565c4771df00762e15e93642c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb2eaafcac4ea42ea17c030512fd59d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb2eaafcac4ea42ea17c030512fd59d">GPIO_OSPEEDR_OSPEED1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8253e839d2f456baf264cc3639876b25">GPIO_OSPEEDR_OSPEED1_Pos</a>)</td></tr>
<tr class="separator:ga0cb2eaafcac4ea42ea17c030512fd59d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcc5a8e431eddf53ff110e3cabcf84a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcc5a8e431eddf53ff110e3cabcf84a9">GPIO_OSPEEDR_OSPEED2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gafcc5a8e431eddf53ff110e3cabcf84a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a287b69df598692ea5425ac903ee934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a287b69df598692ea5425ac903ee934">GPIO_OSPEEDR_OSPEED2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcc5a8e431eddf53ff110e3cabcf84a9">GPIO_OSPEEDR_OSPEED2_Pos</a>)</td></tr>
<tr class="separator:ga5a287b69df598692ea5425ac903ee934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c3e1150ff05598e93fdee8dd68936e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00c3e1150ff05598e93fdee8dd68936e">GPIO_OSPEEDR_OSPEED2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a287b69df598692ea5425ac903ee934">GPIO_OSPEEDR_OSPEED2_Msk</a></td></tr>
<tr class="separator:ga00c3e1150ff05598e93fdee8dd68936e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e96818c186656af3af439dcfa16528b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e96818c186656af3af439dcfa16528b">GPIO_OSPEEDR_OSPEED2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcc5a8e431eddf53ff110e3cabcf84a9">GPIO_OSPEEDR_OSPEED2_Pos</a>)</td></tr>
<tr class="separator:ga8e96818c186656af3af439dcfa16528b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2548db9b2371c3502f92f75566344141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2548db9b2371c3502f92f75566344141">GPIO_OSPEEDR_OSPEED2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcc5a8e431eddf53ff110e3cabcf84a9">GPIO_OSPEEDR_OSPEED2_Pos</a>)</td></tr>
<tr class="separator:ga2548db9b2371c3502f92f75566344141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5205a128da01cee0bf8911e6deeba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5205a128da01cee0bf8911e6deeba3">GPIO_OSPEEDR_OSPEED3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga2b5205a128da01cee0bf8911e6deeba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1932d5de59094f3b77d1c38c3363e022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1932d5de59094f3b77d1c38c3363e022">GPIO_OSPEEDR_OSPEED3_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5205a128da01cee0bf8911e6deeba3">GPIO_OSPEEDR_OSPEED3_Pos</a>)</td></tr>
<tr class="separator:ga1932d5de59094f3b77d1c38c3363e022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a77f985b46c258894f35dd089b0d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70a77f985b46c258894f35dd089b0d20">GPIO_OSPEEDR_OSPEED3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1932d5de59094f3b77d1c38c3363e022">GPIO_OSPEEDR_OSPEED3_Msk</a></td></tr>
<tr class="separator:ga70a77f985b46c258894f35dd089b0d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d54448afbd578a80e745bf88141f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d54448afbd578a80e745bf88141f15">GPIO_OSPEEDR_OSPEED3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5205a128da01cee0bf8911e6deeba3">GPIO_OSPEEDR_OSPEED3_Pos</a>)</td></tr>
<tr class="separator:gaa2d54448afbd578a80e745bf88141f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7445a434c85d73f0343f07e4b1abd2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7445a434c85d73f0343f07e4b1abd2e">GPIO_OSPEEDR_OSPEED3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5205a128da01cee0bf8911e6deeba3">GPIO_OSPEEDR_OSPEED3_Pos</a>)</td></tr>
<tr class="separator:gaa7445a434c85d73f0343f07e4b1abd2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8965c0a99fbe9052bf008a4da714b84b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8965c0a99fbe9052bf008a4da714b84b">GPIO_OSPEEDR_OSPEED4_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8965c0a99fbe9052bf008a4da714b84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91182962d406df7459584b8cb9646e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91182962d406df7459584b8cb9646e9e">GPIO_OSPEEDR_OSPEED4_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8965c0a99fbe9052bf008a4da714b84b">GPIO_OSPEEDR_OSPEED4_Pos</a>)</td></tr>
<tr class="separator:ga91182962d406df7459584b8cb9646e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b7462b3a8eac83a6190a9d4ed94733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44b7462b3a8eac83a6190a9d4ed94733">GPIO_OSPEEDR_OSPEED4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91182962d406df7459584b8cb9646e9e">GPIO_OSPEEDR_OSPEED4_Msk</a></td></tr>
<tr class="separator:ga44b7462b3a8eac83a6190a9d4ed94733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bc92d4bc48eb29f15eeda3b4f2b7729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bc92d4bc48eb29f15eeda3b4f2b7729">GPIO_OSPEEDR_OSPEED4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8965c0a99fbe9052bf008a4da714b84b">GPIO_OSPEEDR_OSPEED4_Pos</a>)</td></tr>
<tr class="separator:ga7bc92d4bc48eb29f15eeda3b4f2b7729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1074b9afc9555d005eed1283990ee2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1074b9afc9555d005eed1283990ee2e">GPIO_OSPEEDR_OSPEED4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8965c0a99fbe9052bf008a4da714b84b">GPIO_OSPEEDR_OSPEED4_Pos</a>)</td></tr>
<tr class="separator:gaa1074b9afc9555d005eed1283990ee2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dbca74e2ddaa85108e7326cd681c345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dbca74e2ddaa85108e7326cd681c345">GPIO_OSPEEDR_OSPEED5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga3dbca74e2ddaa85108e7326cd681c345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe5071dcf994ca5836756cd44c7df76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fe5071dcf994ca5836756cd44c7df76">GPIO_OSPEEDR_OSPEED5_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dbca74e2ddaa85108e7326cd681c345">GPIO_OSPEEDR_OSPEED5_Pos</a>)</td></tr>
<tr class="separator:ga9fe5071dcf994ca5836756cd44c7df76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a76e505a04bac8df5b801bc759d9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a76e505a04bac8df5b801bc759d9cf">GPIO_OSPEEDR_OSPEED5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fe5071dcf994ca5836756cd44c7df76">GPIO_OSPEEDR_OSPEED5_Msk</a></td></tr>
<tr class="separator:ga39a76e505a04bac8df5b801bc759d9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51db6938ff53112b1546ea2955c6bec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51db6938ff53112b1546ea2955c6bec8">GPIO_OSPEEDR_OSPEED5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dbca74e2ddaa85108e7326cd681c345">GPIO_OSPEEDR_OSPEED5_Pos</a>)</td></tr>
<tr class="separator:ga51db6938ff53112b1546ea2955c6bec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33507bcb6d4a5f11748cd0f81483e900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33507bcb6d4a5f11748cd0f81483e900">GPIO_OSPEEDR_OSPEED5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dbca74e2ddaa85108e7326cd681c345">GPIO_OSPEEDR_OSPEED5_Pos</a>)</td></tr>
<tr class="separator:ga33507bcb6d4a5f11748cd0f81483e900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2559ea5b8212d7799d95c5a67593826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2559ea5b8212d7799d95c5a67593826">GPIO_OSPEEDR_OSPEED6_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa2559ea5b8212d7799d95c5a67593826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f07ebb84c0aa6967ca9057d75f3d5cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f07ebb84c0aa6967ca9057d75f3d5cc">GPIO_OSPEEDR_OSPEED6_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2559ea5b8212d7799d95c5a67593826">GPIO_OSPEEDR_OSPEED6_Pos</a>)</td></tr>
<tr class="separator:ga1f07ebb84c0aa6967ca9057d75f3d5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220c76017b851a0861252cdc19e5ad8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga220c76017b851a0861252cdc19e5ad8e">GPIO_OSPEEDR_OSPEED6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f07ebb84c0aa6967ca9057d75f3d5cc">GPIO_OSPEEDR_OSPEED6_Msk</a></td></tr>
<tr class="separator:ga220c76017b851a0861252cdc19e5ad8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28c483d24d4f8aefdf89578af2a66a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab28c483d24d4f8aefdf89578af2a66a5">GPIO_OSPEEDR_OSPEED6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2559ea5b8212d7799d95c5a67593826">GPIO_OSPEEDR_OSPEED6_Pos</a>)</td></tr>
<tr class="separator:gab28c483d24d4f8aefdf89578af2a66a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d7d80ccb16466efc06dc08334539fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d7d80ccb16466efc06dc08334539fe">GPIO_OSPEEDR_OSPEED6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2559ea5b8212d7799d95c5a67593826">GPIO_OSPEEDR_OSPEED6_Pos</a>)</td></tr>
<tr class="separator:gaa2d7d80ccb16466efc06dc08334539fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1d68c48b823f2ddcbc19f9472b71e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1d68c48b823f2ddcbc19f9472b71e0">GPIO_OSPEEDR_OSPEED7_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga0e1d68c48b823f2ddcbc19f9472b71e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab238b715009a8081e4299a04464f8fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab238b715009a8081e4299a04464f8fba">GPIO_OSPEEDR_OSPEED7_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1d68c48b823f2ddcbc19f9472b71e0">GPIO_OSPEEDR_OSPEED7_Pos</a>)</td></tr>
<tr class="separator:gab238b715009a8081e4299a04464f8fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada868726c50880ee3f5e3cf35bf7be07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada868726c50880ee3f5e3cf35bf7be07">GPIO_OSPEEDR_OSPEED7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab238b715009a8081e4299a04464f8fba">GPIO_OSPEEDR_OSPEED7_Msk</a></td></tr>
<tr class="separator:gada868726c50880ee3f5e3cf35bf7be07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241f032a5afcf9fbaf7a03ca6756dae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga241f032a5afcf9fbaf7a03ca6756dae3">GPIO_OSPEEDR_OSPEED7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1d68c48b823f2ddcbc19f9472b71e0">GPIO_OSPEEDR_OSPEED7_Pos</a>)</td></tr>
<tr class="separator:ga241f032a5afcf9fbaf7a03ca6756dae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55510fcf6f51a1badbd0507b0174ca82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55510fcf6f51a1badbd0507b0174ca82">GPIO_OSPEEDR_OSPEED7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1d68c48b823f2ddcbc19f9472b71e0">GPIO_OSPEEDR_OSPEED7_Pos</a>)</td></tr>
<tr class="separator:ga55510fcf6f51a1badbd0507b0174ca82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752447edb6283f5ab3639ea160311702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga752447edb6283f5ab3639ea160311702">GPIO_OSPEEDR_OSPEED8_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga752447edb6283f5ab3639ea160311702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b220cadf1c6f35a7a5ee9141b353361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b220cadf1c6f35a7a5ee9141b353361">GPIO_OSPEEDR_OSPEED8_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga752447edb6283f5ab3639ea160311702">GPIO_OSPEEDR_OSPEED8_Pos</a>)</td></tr>
<tr class="separator:ga1b220cadf1c6f35a7a5ee9141b353361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48fc91b25c5e9b44cb2c5281e430b530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48fc91b25c5e9b44cb2c5281e430b530">GPIO_OSPEEDR_OSPEED8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b220cadf1c6f35a7a5ee9141b353361">GPIO_OSPEEDR_OSPEED8_Msk</a></td></tr>
<tr class="separator:ga48fc91b25c5e9b44cb2c5281e430b530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9cc347eada649f592544fe46a60d61f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9cc347eada649f592544fe46a60d61f">GPIO_OSPEEDR_OSPEED8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga752447edb6283f5ab3639ea160311702">GPIO_OSPEEDR_OSPEED8_Pos</a>)</td></tr>
<tr class="separator:gaf9cc347eada649f592544fe46a60d61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001e0393d3563dce9de7822581d99f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga001e0393d3563dce9de7822581d99f74">GPIO_OSPEEDR_OSPEED8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga752447edb6283f5ab3639ea160311702">GPIO_OSPEEDR_OSPEED8_Pos</a>)</td></tr>
<tr class="separator:ga001e0393d3563dce9de7822581d99f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05c5c757f8ec338edbbf08bf5d8d68c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05c5c757f8ec338edbbf08bf5d8d68c5">GPIO_OSPEEDR_OSPEED9_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga05c5c757f8ec338edbbf08bf5d8d68c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf713561b3fe73574b8566e54dbb7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf713561b3fe73574b8566e54dbb7da">GPIO_OSPEEDR_OSPEED9_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga05c5c757f8ec338edbbf08bf5d8d68c5">GPIO_OSPEEDR_OSPEED9_Pos</a>)</td></tr>
<tr class="separator:gaaaf713561b3fe73574b8566e54dbb7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa18d29dd7797e82889241af2394d9bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa18d29dd7797e82889241af2394d9bac">GPIO_OSPEEDR_OSPEED9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf713561b3fe73574b8566e54dbb7da">GPIO_OSPEEDR_OSPEED9_Msk</a></td></tr>
<tr class="separator:gaa18d29dd7797e82889241af2394d9bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c3d503027ce61ba59f5362579c8c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79c3d503027ce61ba59f5362579c8c75">GPIO_OSPEEDR_OSPEED9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga05c5c757f8ec338edbbf08bf5d8d68c5">GPIO_OSPEEDR_OSPEED9_Pos</a>)</td></tr>
<tr class="separator:ga79c3d503027ce61ba59f5362579c8c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf1f4b8620e0003ea2ee281c4d1a86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf1f4b8620e0003ea2ee281c4d1a86e">GPIO_OSPEEDR_OSPEED9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga05c5c757f8ec338edbbf08bf5d8d68c5">GPIO_OSPEEDR_OSPEED9_Pos</a>)</td></tr>
<tr class="separator:ga8cf1f4b8620e0003ea2ee281c4d1a86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fbf963f1c171fe8902f5b81b6e45e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbf963f1c171fe8902f5b81b6e45e6e">GPIO_OSPEEDR_OSPEED10_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga4fbf963f1c171fe8902f5b81b6e45e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa2187e9c9634216889077d878c85ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aa2187e9c9634216889077d878c85ae">GPIO_OSPEEDR_OSPEED10_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbf963f1c171fe8902f5b81b6e45e6e">GPIO_OSPEEDR_OSPEED10_Pos</a>)</td></tr>
<tr class="separator:ga7aa2187e9c9634216889077d878c85ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d96748028e1d2c05fb5a12d6ec6148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d96748028e1d2c05fb5a12d6ec6148">GPIO_OSPEEDR_OSPEED10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7aa2187e9c9634216889077d878c85ae">GPIO_OSPEEDR_OSPEED10_Msk</a></td></tr>
<tr class="separator:gaa0d96748028e1d2c05fb5a12d6ec6148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4af74162b730df90c198dd5375c93db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4af74162b730df90c198dd5375c93db">GPIO_OSPEEDR_OSPEED10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbf963f1c171fe8902f5b81b6e45e6e">GPIO_OSPEEDR_OSPEED10_Pos</a>)</td></tr>
<tr class="separator:gae4af74162b730df90c198dd5375c93db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42c58e1c4f708bb1702b980d7335481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42c58e1c4f708bb1702b980d7335481">GPIO_OSPEEDR_OSPEED10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbf963f1c171fe8902f5b81b6e45e6e">GPIO_OSPEEDR_OSPEED10_Pos</a>)</td></tr>
<tr class="separator:gac42c58e1c4f708bb1702b980d7335481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab897b530b59c6f2f54305fb9db56fa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab897b530b59c6f2f54305fb9db56fa9d">GPIO_OSPEEDR_OSPEED11_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gab897b530b59c6f2f54305fb9db56fa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffc4df43b3ca66616ef75c75d828031f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffc4df43b3ca66616ef75c75d828031f">GPIO_OSPEEDR_OSPEED11_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab897b530b59c6f2f54305fb9db56fa9d">GPIO_OSPEEDR_OSPEED11_Pos</a>)</td></tr>
<tr class="separator:gaffc4df43b3ca66616ef75c75d828031f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71fee4a9fee0076207522f7b05d3e7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae71fee4a9fee0076207522f7b05d3e7b">GPIO_OSPEEDR_OSPEED11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffc4df43b3ca66616ef75c75d828031f">GPIO_OSPEEDR_OSPEED11_Msk</a></td></tr>
<tr class="separator:gae71fee4a9fee0076207522f7b05d3e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac1765e06791c8f44a8ab2771ce6e3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac1765e06791c8f44a8ab2771ce6e3e0">GPIO_OSPEEDR_OSPEED11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab897b530b59c6f2f54305fb9db56fa9d">GPIO_OSPEEDR_OSPEED11_Pos</a>)</td></tr>
<tr class="separator:gaac1765e06791c8f44a8ab2771ce6e3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad48d309936025096bfc6cb30fa37464c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad48d309936025096bfc6cb30fa37464c">GPIO_OSPEEDR_OSPEED11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab897b530b59c6f2f54305fb9db56fa9d">GPIO_OSPEEDR_OSPEED11_Pos</a>)</td></tr>
<tr class="separator:gad48d309936025096bfc6cb30fa37464c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7326dbd78a260f065b3df743fbea3054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7326dbd78a260f065b3df743fbea3054">GPIO_OSPEEDR_OSPEED12_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga7326dbd78a260f065b3df743fbea3054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga941e03858f17e677f54ee229faacdeaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga941e03858f17e677f54ee229faacdeaa">GPIO_OSPEEDR_OSPEED12_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7326dbd78a260f065b3df743fbea3054">GPIO_OSPEEDR_OSPEED12_Pos</a>)</td></tr>
<tr class="separator:ga941e03858f17e677f54ee229faacdeaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91c0b6ceee5147b85871df78f1b7ae38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91c0b6ceee5147b85871df78f1b7ae38">GPIO_OSPEEDR_OSPEED12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga941e03858f17e677f54ee229faacdeaa">GPIO_OSPEEDR_OSPEED12_Msk</a></td></tr>
<tr class="separator:ga91c0b6ceee5147b85871df78f1b7ae38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga227ef84ae7d0d0ed7f2e01c26804ad0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga227ef84ae7d0d0ed7f2e01c26804ad0b">GPIO_OSPEEDR_OSPEED12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7326dbd78a260f065b3df743fbea3054">GPIO_OSPEEDR_OSPEED12_Pos</a>)</td></tr>
<tr class="separator:ga227ef84ae7d0d0ed7f2e01c26804ad0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e694529900596202d4cdd7ba188427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42e694529900596202d4cdd7ba188427">GPIO_OSPEEDR_OSPEED12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7326dbd78a260f065b3df743fbea3054">GPIO_OSPEEDR_OSPEED12_Pos</a>)</td></tr>
<tr class="separator:ga42e694529900596202d4cdd7ba188427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8362c7b2a216297bbf58ea02b3df434d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8362c7b2a216297bbf58ea02b3df434d">GPIO_OSPEEDR_OSPEED13_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga8362c7b2a216297bbf58ea02b3df434d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087816fdc310c1d74fa885b608c620c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087816fdc310c1d74fa885b608c620c9">GPIO_OSPEEDR_OSPEED13_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8362c7b2a216297bbf58ea02b3df434d">GPIO_OSPEEDR_OSPEED13_Pos</a>)</td></tr>
<tr class="separator:ga087816fdc310c1d74fa885b608c620c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec7c4b2c0464c31b94d819b458294bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabec7c4b2c0464c31b94d819b458294bc">GPIO_OSPEEDR_OSPEED13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga087816fdc310c1d74fa885b608c620c9">GPIO_OSPEEDR_OSPEED13_Msk</a></td></tr>
<tr class="separator:gabec7c4b2c0464c31b94d819b458294bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d214e42ae822601fe8469c5310337d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27d214e42ae822601fe8469c5310337d">GPIO_OSPEEDR_OSPEED13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8362c7b2a216297bbf58ea02b3df434d">GPIO_OSPEEDR_OSPEED13_Pos</a>)</td></tr>
<tr class="separator:ga27d214e42ae822601fe8469c5310337d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ce26af8af11b3592c5e70fddf24a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2ce26af8af11b3592c5e70fddf24a1a">GPIO_OSPEEDR_OSPEED13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8362c7b2a216297bbf58ea02b3df434d">GPIO_OSPEEDR_OSPEED13_Pos</a>)</td></tr>
<tr class="separator:gad2ce26af8af11b3592c5e70fddf24a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542445998ee4d4e0a1ecc80f96415769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga542445998ee4d4e0a1ecc80f96415769">GPIO_OSPEEDR_OSPEED14_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga542445998ee4d4e0a1ecc80f96415769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb875fe73210c3a4e1c269e030a357b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb875fe73210c3a4e1c269e030a357b">GPIO_OSPEEDR_OSPEED14_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga542445998ee4d4e0a1ecc80f96415769">GPIO_OSPEEDR_OSPEED14_Pos</a>)</td></tr>
<tr class="separator:ga8fb875fe73210c3a4e1c269e030a357b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27efa359dedf4559a0cae3b4ccbb866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa27efa359dedf4559a0cae3b4ccbb866">GPIO_OSPEEDR_OSPEED14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb875fe73210c3a4e1c269e030a357b">GPIO_OSPEEDR_OSPEED14_Msk</a></td></tr>
<tr class="separator:gaa27efa359dedf4559a0cae3b4ccbb866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf32f167e31bfe8d231d99369cad3a932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf32f167e31bfe8d231d99369cad3a932">GPIO_OSPEEDR_OSPEED14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga542445998ee4d4e0a1ecc80f96415769">GPIO_OSPEEDR_OSPEED14_Pos</a>)</td></tr>
<tr class="separator:gaf32f167e31bfe8d231d99369cad3a932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7a469a29270897c6a7f44e94fca1f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e7a469a29270897c6a7f44e94fca1f2">GPIO_OSPEEDR_OSPEED14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga542445998ee4d4e0a1ecc80f96415769">GPIO_OSPEEDR_OSPEED14_Pos</a>)</td></tr>
<tr class="separator:ga2e7a469a29270897c6a7f44e94fca1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e98a82b548dbb52cb0d16d6c9b68da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e98a82b548dbb52cb0d16d6c9b68da9">GPIO_OSPEEDR_OSPEED15_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga0e98a82b548dbb52cb0d16d6c9b68da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c126130830699c993c2d790c31f5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45c126130830699c993c2d790c31f5e6">GPIO_OSPEEDR_OSPEED15_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e98a82b548dbb52cb0d16d6c9b68da9">GPIO_OSPEEDR_OSPEED15_Pos</a>)</td></tr>
<tr class="separator:ga45c126130830699c993c2d790c31f5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62066038e31f29b2d96a9c9756b47007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62066038e31f29b2d96a9c9756b47007">GPIO_OSPEEDR_OSPEED15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45c126130830699c993c2d790c31f5e6">GPIO_OSPEEDR_OSPEED15_Msk</a></td></tr>
<tr class="separator:ga62066038e31f29b2d96a9c9756b47007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4114c96c51d3cee45535ff5265b47b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4114c96c51d3cee45535ff5265b47b2">GPIO_OSPEEDR_OSPEED15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e98a82b548dbb52cb0d16d6c9b68da9">GPIO_OSPEEDR_OSPEED15_Pos</a>)</td></tr>
<tr class="separator:gaf4114c96c51d3cee45535ff5265b47b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01afd6d3720d359e6b8c76d03e6c5eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01afd6d3720d359e6b8c76d03e6c5eb9">GPIO_OSPEEDR_OSPEED15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e98a82b548dbb52cb0d16d6c9b68da9">GPIO_OSPEEDR_OSPEED15_Pos</a>)</td></tr>
<tr class="separator:ga01afd6d3720d359e6b8c76d03e6c5eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a137cc8e566a0da86e2fd4778938a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a137cc8e566a0da86e2fd4778938a6">GPIO_OSPEEDER_OSPEEDR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25d567c6d24df0adb6402498fd5eb582">GPIO_OSPEEDR_OSPEED0</a></td></tr>
<tr class="separator:ga86a137cc8e566a0da86e2fd4778938a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ff622f2b5941ce7202fe97a6e8c730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95ff622f2b5941ce7202fe97a6e8c730">GPIO_OSPEEDER_OSPEEDR0_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae999b23bc1e7f750599e3919db67bba7">GPIO_OSPEEDR_OSPEED0_0</a></td></tr>
<tr class="separator:ga95ff622f2b5941ce7202fe97a6e8c730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8e561180cdfcb7440a017d2aa10f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8e561180cdfcb7440a017d2aa10f59">GPIO_OSPEEDER_OSPEEDR0_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa211d91a2e8fa199d4d1c64e20c2283c">GPIO_OSPEEDR_OSPEED0_1</a></td></tr>
<tr class="separator:ga5a8e561180cdfcb7440a017d2aa10f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aca2c7cf73dd7a08fee8ae9a675c1d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aca2c7cf73dd7a08fee8ae9a675c1d5">GPIO_OSPEEDER_OSPEEDR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8996628496af3a04fb060e7be6b4af6">GPIO_OSPEEDR_OSPEED1</a></td></tr>
<tr class="separator:ga9aca2c7cf73dd7a08fee8ae9a675c1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd10c0d3419e2d2fda1af77fbc28156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd10c0d3419e2d2fda1af77fbc28156">GPIO_OSPEEDER_OSPEEDR1_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08097ab565c4771df00762e15e93642c">GPIO_OSPEEDR_OSPEED1_0</a></td></tr>
<tr class="separator:ga5dd10c0d3419e2d2fda1af77fbc28156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ebe740312db53a7d49ff7f78436bcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ebe740312db53a7d49ff7f78436bcb6">GPIO_OSPEEDER_OSPEEDR1_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb2eaafcac4ea42ea17c030512fd59d">GPIO_OSPEEDR_OSPEED1_1</a></td></tr>
<tr class="separator:ga4ebe740312db53a7d49ff7f78436bcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3dd6eabaf2dee10a45718bf9214bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f3dd6eabaf2dee10a45718bf9214bff">GPIO_OSPEEDER_OSPEEDR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00c3e1150ff05598e93fdee8dd68936e">GPIO_OSPEEDR_OSPEED2</a></td></tr>
<tr class="separator:ga9f3dd6eabaf2dee10a45718bf9214bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285b9f4328a29f624945f8fc57daab0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga285b9f4328a29f624945f8fc57daab0e">GPIO_OSPEEDER_OSPEEDR2_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e96818c186656af3af439dcfa16528b">GPIO_OSPEEDR_OSPEED2_0</a></td></tr>
<tr class="separator:ga285b9f4328a29f624945f8fc57daab0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb41ac1ecdc620a7888e9714f36611c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb41ac1ecdc620a7888e9714f36611c2">GPIO_OSPEEDER_OSPEEDR2_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2548db9b2371c3502f92f75566344141">GPIO_OSPEEDR_OSPEED2_1</a></td></tr>
<tr class="separator:gaeb41ac1ecdc620a7888e9714f36611c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd77104c298e2cc79608954ed8a81e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd77104c298e2cc79608954ed8a81e6">GPIO_OSPEEDER_OSPEEDR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70a77f985b46c258894f35dd089b0d20">GPIO_OSPEEDR_OSPEED3</a></td></tr>
<tr class="separator:ga3bd77104c298e2cc79608954ed8a81e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ad8f39a6399526c2a06f5e481b7edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86ad8f39a6399526c2a06f5e481b7edd">GPIO_OSPEEDER_OSPEEDR3_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d54448afbd578a80e745bf88141f15">GPIO_OSPEEDR_OSPEED3_0</a></td></tr>
<tr class="separator:ga86ad8f39a6399526c2a06f5e481b7edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbbc6c634d9f64d2959bfce25e475e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cbbc6c634d9f64d2959bfce25e475e3">GPIO_OSPEEDER_OSPEEDR3_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7445a434c85d73f0343f07e4b1abd2e">GPIO_OSPEEDR_OSPEED3_1</a></td></tr>
<tr class="separator:ga4cbbc6c634d9f64d2959bfce25e475e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae993f7764c1e10e2f5022cba2a081f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae993f7764c1e10e2f5022cba2a081f97">GPIO_OSPEEDER_OSPEEDR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44b7462b3a8eac83a6190a9d4ed94733">GPIO_OSPEEDR_OSPEED4</a></td></tr>
<tr class="separator:gae993f7764c1e10e2f5022cba2a081f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6579b81f162ca8d4b8ee6690b258e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e6579b81f162ca8d4b8ee6690b258e9">GPIO_OSPEEDER_OSPEEDR4_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bc92d4bc48eb29f15eeda3b4f2b7729">GPIO_OSPEEDR_OSPEED4_0</a></td></tr>
<tr class="separator:ga1e6579b81f162ca8d4b8ee6690b258e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56650b0113cbb5ed50903e684abfdabc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56650b0113cbb5ed50903e684abfdabc">GPIO_OSPEEDER_OSPEEDR4_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1074b9afc9555d005eed1283990ee2e">GPIO_OSPEEDR_OSPEED4_1</a></td></tr>
<tr class="separator:ga56650b0113cbb5ed50903e684abfdabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e84a83dd64be450a33a67c9ba44add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6e84a83dd64be450a33a67c9ba44add">GPIO_OSPEEDER_OSPEEDR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39a76e505a04bac8df5b801bc759d9cf">GPIO_OSPEEDR_OSPEED5</a></td></tr>
<tr class="separator:gaa6e84a83dd64be450a33a67c9ba44add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ee63c65224da433a0f588bdd579c88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ee63c65224da433a0f588bdd579c88d">GPIO_OSPEEDER_OSPEEDR5_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51db6938ff53112b1546ea2955c6bec8">GPIO_OSPEEDR_OSPEED5_0</a></td></tr>
<tr class="separator:ga0ee63c65224da433a0f588bdd579c88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9feeadb829cbfbcc7f5ff5aa614e35de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9feeadb829cbfbcc7f5ff5aa614e35de">GPIO_OSPEEDER_OSPEEDR5_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33507bcb6d4a5f11748cd0f81483e900">GPIO_OSPEEDR_OSPEED5_1</a></td></tr>
<tr class="separator:ga9feeadb829cbfbcc7f5ff5aa614e35de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa153220faa507b53170bd49dcffcfc76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa153220faa507b53170bd49dcffcfc76">GPIO_OSPEEDER_OSPEEDR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga220c76017b851a0861252cdc19e5ad8e">GPIO_OSPEEDR_OSPEED6</a></td></tr>
<tr class="separator:gaa153220faa507b53170bd49dcffcfc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314fae4f204824abf26545482246eb46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga314fae4f204824abf26545482246eb46">GPIO_OSPEEDER_OSPEEDR6_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab28c483d24d4f8aefdf89578af2a66a5">GPIO_OSPEEDR_OSPEED6_0</a></td></tr>
<tr class="separator:ga314fae4f204824abf26545482246eb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5502c629c3894c58a5e3e5e4398f92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5502c629c3894c58a5e3e5e4398f92b">GPIO_OSPEEDER_OSPEEDR6_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d7d80ccb16466efc06dc08334539fe">GPIO_OSPEEDR_OSPEED6_1</a></td></tr>
<tr class="separator:gad5502c629c3894c58a5e3e5e4398f92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga187b9c0a07272ef24ff4e579c2c724a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga187b9c0a07272ef24ff4e579c2c724a9">GPIO_OSPEEDER_OSPEEDR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada868726c50880ee3f5e3cf35bf7be07">GPIO_OSPEEDR_OSPEED7</a></td></tr>
<tr class="separator:ga187b9c0a07272ef24ff4e579c2c724a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa351c9cc66134dd2077fe4936e10068e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa351c9cc66134dd2077fe4936e10068e">GPIO_OSPEEDER_OSPEEDR7_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga241f032a5afcf9fbaf7a03ca6756dae3">GPIO_OSPEEDR_OSPEED7_0</a></td></tr>
<tr class="separator:gaa351c9cc66134dd2077fe4936e10068e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5824b9a56d3ab570c90c02e959f8e8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5824b9a56d3ab570c90c02e959f8e8a3">GPIO_OSPEEDER_OSPEEDR7_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55510fcf6f51a1badbd0507b0174ca82">GPIO_OSPEEDR_OSPEED7_1</a></td></tr>
<tr class="separator:ga5824b9a56d3ab570c90c02e959f8e8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57fdec64829712f410b7099168d03335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57fdec64829712f410b7099168d03335">GPIO_OSPEEDER_OSPEEDR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48fc91b25c5e9b44cb2c5281e430b530">GPIO_OSPEEDR_OSPEED8</a></td></tr>
<tr class="separator:ga57fdec64829712f410b7099168d03335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e257135823303b40c2dfe2054c72e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00e257135823303b40c2dfe2054c72e6">GPIO_OSPEEDER_OSPEEDR8_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9cc347eada649f592544fe46a60d61f">GPIO_OSPEEDR_OSPEED8_0</a></td></tr>
<tr class="separator:ga00e257135823303b40c2dfe2054c72e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab026b036652fcab5dbec7fcccd8ec117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab026b036652fcab5dbec7fcccd8ec117">GPIO_OSPEEDER_OSPEEDR8_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga001e0393d3563dce9de7822581d99f74">GPIO_OSPEEDR_OSPEED8_1</a></td></tr>
<tr class="separator:gab026b036652fcab5dbec7fcccd8ec117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2974e9de8b939e683976d3244f946c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2974e9de8b939e683976d3244f946c5">GPIO_OSPEEDER_OSPEEDR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa18d29dd7797e82889241af2394d9bac">GPIO_OSPEEDR_OSPEED9</a></td></tr>
<tr class="separator:gaf2974e9de8b939e683976d3244f946c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga922dc2241064ba91a32163b52dc979a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga922dc2241064ba91a32163b52dc979a1">GPIO_OSPEEDER_OSPEEDR9_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79c3d503027ce61ba59f5362579c8c75">GPIO_OSPEEDR_OSPEED9_0</a></td></tr>
<tr class="separator:ga922dc2241064ba91a32163b52dc979a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8958bf41efda58bc0c216496c3523a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8958bf41efda58bc0c216496c3523a95">GPIO_OSPEEDER_OSPEEDR9_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf1f4b8620e0003ea2ee281c4d1a86e">GPIO_OSPEEDR_OSPEED9_1</a></td></tr>
<tr class="separator:ga8958bf41efda58bc0c216496c3523a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f368a4fe9f84a2a1f75127cd92de706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f368a4fe9f84a2a1f75127cd92de706">GPIO_OSPEEDER_OSPEEDR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d96748028e1d2c05fb5a12d6ec6148">GPIO_OSPEEDR_OSPEED10</a></td></tr>
<tr class="separator:ga7f368a4fe9f84a2a1f75127cd92de706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24e2db3605c0510221a5d6cc18de45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad24e2db3605c0510221a5d6cc18de45d">GPIO_OSPEEDER_OSPEEDR10_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4af74162b730df90c198dd5375c93db">GPIO_OSPEEDR_OSPEED10_0</a></td></tr>
<tr class="separator:gad24e2db3605c0510221a5d6cc18de45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b5fe166b79464e9419092b50a216e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0b5fe166b79464e9419092b50a216e8">GPIO_OSPEEDER_OSPEEDR10_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac42c58e1c4f708bb1702b980d7335481">GPIO_OSPEEDR_OSPEED10_1</a></td></tr>
<tr class="separator:gac0b5fe166b79464e9419092b50a216e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6fbff92ca95c7b4b49b773993af08f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f6fbff92ca95c7b4b49b773993af08f">GPIO_OSPEEDER_OSPEEDR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae71fee4a9fee0076207522f7b05d3e7b">GPIO_OSPEEDR_OSPEED11</a></td></tr>
<tr class="separator:ga6f6fbff92ca95c7b4b49b773993af08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7413457e1249fedd60208f6d1fe66fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7413457e1249fedd60208f6d1fe66fec">GPIO_OSPEEDER_OSPEEDR11_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac1765e06791c8f44a8ab2771ce6e3e0">GPIO_OSPEEDR_OSPEED11_0</a></td></tr>
<tr class="separator:ga7413457e1249fedd60208f6d1fe66fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a0177db55f86818a42240bf188c0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5a0177db55f86818a42240bf188c0bc">GPIO_OSPEEDER_OSPEEDR11_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad48d309936025096bfc6cb30fa37464c">GPIO_OSPEEDR_OSPEED11_1</a></td></tr>
<tr class="separator:gad5a0177db55f86818a42240bf188c0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9928dcdc592ee959941c97aed702a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9928dcdc592ee959941c97aed702a99">GPIO_OSPEEDER_OSPEEDR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91c0b6ceee5147b85871df78f1b7ae38">GPIO_OSPEEDR_OSPEED12</a></td></tr>
<tr class="separator:gac9928dcdc592ee959941c97aed702a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d9034e325bf95773f70a9cc94598af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68d9034e325bf95773f70a9cc94598af">GPIO_OSPEEDER_OSPEEDR12_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga227ef84ae7d0d0ed7f2e01c26804ad0b">GPIO_OSPEEDR_OSPEED12_0</a></td></tr>
<tr class="separator:ga68d9034e325bf95773f70a9cc94598af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225f0a354cd3c2391ed922b08dbc0cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga225f0a354cd3c2391ed922b08dbc0cae">GPIO_OSPEEDER_OSPEEDR12_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42e694529900596202d4cdd7ba188427">GPIO_OSPEEDR_OSPEED12_1</a></td></tr>
<tr class="separator:ga225f0a354cd3c2391ed922b08dbc0cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d3845b5e708a7636cddf01c5a30468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09d3845b5e708a7636cddf01c5a30468">GPIO_OSPEEDER_OSPEEDR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabec7c4b2c0464c31b94d819b458294bc">GPIO_OSPEEDR_OSPEED13</a></td></tr>
<tr class="separator:ga09d3845b5e708a7636cddf01c5a30468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ce0e08aefefa639657d0ca1a169557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93ce0e08aefefa639657d0ca1a169557">GPIO_OSPEEDER_OSPEEDR13_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27d214e42ae822601fe8469c5310337d">GPIO_OSPEEDR_OSPEED13_0</a></td></tr>
<tr class="separator:ga93ce0e08aefefa639657d0ca1a169557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fee18398176eeceef1a6a0229d81029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fee18398176eeceef1a6a0229d81029">GPIO_OSPEEDER_OSPEEDR13_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2ce26af8af11b3592c5e70fddf24a1a">GPIO_OSPEEDR_OSPEED13_1</a></td></tr>
<tr class="separator:ga2fee18398176eeceef1a6a0229d81029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae956b8918d07e914a3f9861de501623f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae956b8918d07e914a3f9861de501623f">GPIO_OSPEEDER_OSPEEDR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa27efa359dedf4559a0cae3b4ccbb866">GPIO_OSPEEDR_OSPEED14</a></td></tr>
<tr class="separator:gae956b8918d07e914a3f9861de501623f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcec6386ada8c016b4696b853a6d1ff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcec6386ada8c016b4696b853a6d1ff1">GPIO_OSPEEDER_OSPEEDR14_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf32f167e31bfe8d231d99369cad3a932">GPIO_OSPEEDR_OSPEED14_0</a></td></tr>
<tr class="separator:gafcec6386ada8c016b4696b853a6d1ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8fb23e47faf2dd2b69a22e36c4ea56d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8fb23e47faf2dd2b69a22e36c4ea56d">GPIO_OSPEEDER_OSPEEDR14_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e7a469a29270897c6a7f44e94fca1f2">GPIO_OSPEEDR_OSPEED14_1</a></td></tr>
<tr class="separator:gae8fb23e47faf2dd2b69a22e36c4ea56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b405fe1beed00abecfb3d83b9f94b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b405fe1beed00abecfb3d83b9f94b65">GPIO_OSPEEDER_OSPEEDR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62066038e31f29b2d96a9c9756b47007">GPIO_OSPEEDR_OSPEED15</a></td></tr>
<tr class="separator:ga9b405fe1beed00abecfb3d83b9f94b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782862d03460b05a56d3287c971aabc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga782862d03460b05a56d3287c971aabc8">GPIO_OSPEEDER_OSPEEDR15_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4114c96c51d3cee45535ff5265b47b2">GPIO_OSPEEDR_OSPEED15_0</a></td></tr>
<tr class="separator:ga782862d03460b05a56d3287c971aabc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga929ae0a4ff8f30c45042715a73ab1ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga929ae0a4ff8f30c45042715a73ab1ad7">GPIO_OSPEEDER_OSPEEDR15_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01afd6d3720d359e6b8c76d03e6c5eb9">GPIO_OSPEEDR_OSPEED15_1</a></td></tr>
<tr class="separator:ga929ae0a4ff8f30c45042715a73ab1ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada27513a02562dc3e44c361eb96d8d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60">GPIO_PUPDR_PUPD0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gada27513a02562dc3e44c361eb96d8d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0be0e927e30b38360486e4d57854c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20">GPIO_PUPDR_PUPD0_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60">GPIO_PUPDR_PUPD0_Pos</a>)</td></tr>
<tr class="separator:gaa0be0e927e30b38360486e4d57854c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757af1d9f0ba5f4ed76320b6932e3741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757af1d9f0ba5f4ed76320b6932e3741">GPIO_PUPDR_PUPD0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20">GPIO_PUPDR_PUPD0_Msk</a></td></tr>
<tr class="separator:ga757af1d9f0ba5f4ed76320b6932e3741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ecb6eae6b933d78446834bf320cc235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecb6eae6b933d78446834bf320cc235">GPIO_PUPDR_PUPD0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60">GPIO_PUPDR_PUPD0_Pos</a>)</td></tr>
<tr class="separator:ga7ecb6eae6b933d78446834bf320cc235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8177954b7806374d1cbba3bbbfe034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d8177954b7806374d1cbba3bbbfe034">GPIO_PUPDR_PUPD0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60">GPIO_PUPDR_PUPD0_Pos</a>)</td></tr>
<tr class="separator:ga9d8177954b7806374d1cbba3bbbfe034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc73dd62120c9617e25ccbf4b038991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991">GPIO_PUPDR_PUPD1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2dc73dd62120c9617e25ccbf4b038991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac529eb9b34ed26a9fb436c230cbad882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882">GPIO_PUPDR_PUPD1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991">GPIO_PUPDR_PUPD1_Pos</a>)</td></tr>
<tr class="separator:gac529eb9b34ed26a9fb436c230cbad882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8da0bf95f1973c18a4a4b7c0aa3d1404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8da0bf95f1973c18a4a4b7c0aa3d1404">GPIO_PUPDR_PUPD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882">GPIO_PUPDR_PUPD1_Msk</a></td></tr>
<tr class="separator:ga8da0bf95f1973c18a4a4b7c0aa3d1404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6512d7fee2b400279ebd0843a5e481c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6512d7fee2b400279ebd0843a5e481c">GPIO_PUPDR_PUPD1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991">GPIO_PUPDR_PUPD1_Pos</a>)</td></tr>
<tr class="separator:gaf6512d7fee2b400279ebd0843a5e481c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb010cc75a60effd883969c35611f5c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb010cc75a60effd883969c35611f5c8">GPIO_PUPDR_PUPD1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991">GPIO_PUPDR_PUPD1_Pos</a>)</td></tr>
<tr class="separator:gadb010cc75a60effd883969c35611f5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586d58e70155a838a7607fa1d209e367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367">GPIO_PUPDR_PUPD2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga586d58e70155a838a7607fa1d209e367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71a5ea0b0b124a1af187ef2160b412a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a">GPIO_PUPDR_PUPD2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367">GPIO_PUPDR_PUPD2_Pos</a>)</td></tr>
<tr class="separator:gaa71a5ea0b0b124a1af187ef2160b412a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8cc32256e605234ec8bfba9ebbe2d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8cc32256e605234ec8bfba9ebbe2d2">GPIO_PUPDR_PUPD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a">GPIO_PUPDR_PUPD2_Msk</a></td></tr>
<tr class="separator:ga0e8cc32256e605234ec8bfba9ebbe2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga044bf572e114a7746127135a3f38caef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga044bf572e114a7746127135a3f38caef">GPIO_PUPDR_PUPD2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367">GPIO_PUPDR_PUPD2_Pos</a>)</td></tr>
<tr class="separator:ga044bf572e114a7746127135a3f38caef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06efd822240e0026cb83e661b88a9e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06efd822240e0026cb83e661b88a9e3c">GPIO_PUPDR_PUPD2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367">GPIO_PUPDR_PUPD2_Pos</a>)</td></tr>
<tr class="separator:ga06efd822240e0026cb83e661b88a9e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16874909048265725250c4d8b3d1fe16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16">GPIO_PUPDR_PUPD3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga16874909048265725250c4d8b3d1fe16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fbaf3b066dac1e0986a5b68ce30b0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3">GPIO_PUPDR_PUPD3_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16">GPIO_PUPDR_PUPD3_Pos</a>)</td></tr>
<tr class="separator:ga4fbaf3b066dac1e0986a5b68ce30b0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6217b6d33bf54771323d7f55e6fa9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c6217b6d33bf54771323d7f55e6fa9c">GPIO_PUPDR_PUPD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3">GPIO_PUPDR_PUPD3_Msk</a></td></tr>
<tr class="separator:ga0c6217b6d33bf54771323d7f55e6fa9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f885f83700f6710d75e8a23135e4449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f885f83700f6710d75e8a23135e4449">GPIO_PUPDR_PUPD3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16">GPIO_PUPDR_PUPD3_Pos</a>)</td></tr>
<tr class="separator:ga1f885f83700f6710d75e8a23135e4449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga713dc2ffd7e76239f05399299043538a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga713dc2ffd7e76239f05399299043538a">GPIO_PUPDR_PUPD3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16">GPIO_PUPDR_PUPD3_Pos</a>)</td></tr>
<tr class="separator:ga713dc2ffd7e76239f05399299043538a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa6624f76681ba96183f8ea998da581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581">GPIO_PUPDR_PUPD4_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaffa6624f76681ba96183f8ea998da581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0de7c586465d6dfb0e50d1194271cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf">GPIO_PUPDR_PUPD4_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581">GPIO_PUPDR_PUPD4_Pos</a>)</td></tr>
<tr class="separator:ga1f0de7c586465d6dfb0e50d1194271cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02aa5885737e111d98770d67b858d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf02aa5885737e111d98770d67b858d8e">GPIO_PUPDR_PUPD4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf">GPIO_PUPDR_PUPD4_Msk</a></td></tr>
<tr class="separator:gaf02aa5885737e111d98770d67b858d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25af0133be08cc46bd64d19913f090c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa25af0133be08cc46bd64d19913f090c">GPIO_PUPDR_PUPD4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581">GPIO_PUPDR_PUPD4_Pos</a>)</td></tr>
<tr class="separator:gaa25af0133be08cc46bd64d19913f090c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac699c89b1b15ad635a1a1109cbe2963e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac699c89b1b15ad635a1a1109cbe2963e">GPIO_PUPDR_PUPD4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581">GPIO_PUPDR_PUPD4_Pos</a>)</td></tr>
<tr class="separator:gac699c89b1b15ad635a1a1109cbe2963e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17c1aea5321b3308171bc9b813fccf02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02">GPIO_PUPDR_PUPD5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga17c1aea5321b3308171bc9b813fccf02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca8d52990a63a4185d8185d3100222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222">GPIO_PUPDR_PUPD5_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02">GPIO_PUPDR_PUPD5_Pos</a>)</td></tr>
<tr class="separator:ga2dca8d52990a63a4185d8185d3100222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe54b8696e32251e874a821819d7c94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe54b8696e32251e874a821819d7c94d">GPIO_PUPDR_PUPD5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222">GPIO_PUPDR_PUPD5_Msk</a></td></tr>
<tr class="separator:gabe54b8696e32251e874a821819d7c94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e7a8da20fb184d4bca472726c98058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31e7a8da20fb184d4bca472726c98058">GPIO_PUPDR_PUPD5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02">GPIO_PUPDR_PUPD5_Pos</a>)</td></tr>
<tr class="separator:ga31e7a8da20fb184d4bca472726c98058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c3f4ba96ad50d3d5230fa8fb89f637d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d">GPIO_PUPDR_PUPD5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02">GPIO_PUPDR_PUPD5_Pos</a>)</td></tr>
<tr class="separator:ga0c3f4ba96ad50d3d5230fa8fb89f637d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5cfdcc6b1779a517c19516429c6666b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b">GPIO_PUPDR_PUPD6_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gac5cfdcc6b1779a517c19516429c6666b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841c8e128f84ac7451f431d24a222072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072">GPIO_PUPDR_PUPD6_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b">GPIO_PUPDR_PUPD6_Pos</a>)</td></tr>
<tr class="separator:ga841c8e128f84ac7451f431d24a222072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52d8b944af9bb59f52c2fd46559abdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa52d8b944af9bb59f52c2fd46559abdb">GPIO_PUPDR_PUPD6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072">GPIO_PUPDR_PUPD6_Msk</a></td></tr>
<tr class="separator:gaa52d8b944af9bb59f52c2fd46559abdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aa2ea03e1632d3dfe812911bfd97f0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b">GPIO_PUPDR_PUPD6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b">GPIO_PUPDR_PUPD6_Pos</a>)</td></tr>
<tr class="separator:ga6aa2ea03e1632d3dfe812911bfd97f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5d490177e16ae30cd5264012feaa87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5d490177e16ae30cd5264012feaa87">GPIO_PUPDR_PUPD6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b">GPIO_PUPDR_PUPD6_Pos</a>)</td></tr>
<tr class="separator:ga3b5d490177e16ae30cd5264012feaa87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de6729553a81ba44a7d1b93378d9536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536">GPIO_PUPDR_PUPD7_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga3de6729553a81ba44a7d1b93378d9536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268436f429d673b3b39ea443656997ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad">GPIO_PUPDR_PUPD7_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536">GPIO_PUPDR_PUPD7_Pos</a>)</td></tr>
<tr class="separator:ga268436f429d673b3b39ea443656997ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18557333a95ca1a26bcd1d7f9fe207be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18557333a95ca1a26bcd1d7f9fe207be">GPIO_PUPDR_PUPD7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad">GPIO_PUPDR_PUPD7_Msk</a></td></tr>
<tr class="separator:ga18557333a95ca1a26bcd1d7f9fe207be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2954be6ab54a7d922b2d0f9e5d173f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4">GPIO_PUPDR_PUPD7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536">GPIO_PUPDR_PUPD7_Pos</a>)</td></tr>
<tr class="separator:gae2954be6ab54a7d922b2d0f9e5d173f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb959dd401c4890303c5c7fd962bcc08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb959dd401c4890303c5c7fd962bcc08">GPIO_PUPDR_PUPD7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536">GPIO_PUPDR_PUPD7_Pos</a>)</td></tr>
<tr class="separator:gabb959dd401c4890303c5c7fd962bcc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b1f4d9f5e3bedd3c6af387409e5eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba">GPIO_PUPDR_PUPD8_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga55b1f4d9f5e3bedd3c6af387409e5eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750db53344fb2cc3fb432ff0d7faa85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c">GPIO_PUPDR_PUPD8_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba">GPIO_PUPDR_PUPD8_Pos</a>)</td></tr>
<tr class="separator:ga750db53344fb2cc3fb432ff0d7faa85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e71b61abf42a76033e458460793f940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e71b61abf42a76033e458460793f940">GPIO_PUPDR_PUPD8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c">GPIO_PUPDR_PUPD8_Msk</a></td></tr>
<tr class="separator:ga0e71b61abf42a76033e458460793f940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430de706497b304d9821b50b3a51ac49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga430de706497b304d9821b50b3a51ac49">GPIO_PUPDR_PUPD8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba">GPIO_PUPDR_PUPD8_Pos</a>)</td></tr>
<tr class="separator:ga430de706497b304d9821b50b3a51ac49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a687c70a3cd5ef5ccef3a13e431b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89">GPIO_PUPDR_PUPD8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba">GPIO_PUPDR_PUPD8_Pos</a>)</td></tr>
<tr class="separator:gae9a687c70a3cd5ef5ccef3a13e431b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e83ee550967747ec5a38f064031b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e">GPIO_PUPDR_PUPD9_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gab0e83ee550967747ec5a38f064031b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60c0e898107eed9a832cc445d00e8f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8">GPIO_PUPDR_PUPD9_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e">GPIO_PUPDR_PUPD9_Pos</a>)</td></tr>
<tr class="separator:gae60c0e898107eed9a832cc445d00e8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7ece6fe1df8b61fd7f11f6751693a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c7ece6fe1df8b61fd7f11f6751693a9">GPIO_PUPDR_PUPD9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8">GPIO_PUPDR_PUPD9_Msk</a></td></tr>
<tr class="separator:ga5c7ece6fe1df8b61fd7f11f6751693a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6a86ea34af6c236caa23893d34e6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6a86ea34af6c236caa23893d34e6d2">GPIO_PUPDR_PUPD9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e">GPIO_PUPDR_PUPD9_Pos</a>)</td></tr>
<tr class="separator:ga5b6a86ea34af6c236caa23893d34e6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07fb1faf433996b633d49c8307ce9bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07fb1faf433996b633d49c8307ce9bb2">GPIO_PUPDR_PUPD9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e">GPIO_PUPDR_PUPD9_Pos</a>)</td></tr>
<tr class="separator:ga07fb1faf433996b633d49c8307ce9bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ff590a0540fab5751f0f0b36ea3ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8">GPIO_PUPDR_PUPD10_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga19ff590a0540fab5751f0f0b36ea3ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f8b1bfa375b95aa586d4e657d810c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1">GPIO_PUPDR_PUPD10_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8">GPIO_PUPDR_PUPD10_Pos</a>)</td></tr>
<tr class="separator:ga94f8b1bfa375b95aa586d4e657d810c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f1c72b27ac3f18d6e8c7b366416ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53f1c72b27ac3f18d6e8c7b366416ba6">GPIO_PUPDR_PUPD10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1">GPIO_PUPDR_PUPD10_Msk</a></td></tr>
<tr class="separator:ga53f1c72b27ac3f18d6e8c7b366416ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71dc18b0db03b06216a30e15bb08c81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71dc18b0db03b06216a30e15bb08c81f">GPIO_PUPDR_PUPD10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8">GPIO_PUPDR_PUPD10_Pos</a>)</td></tr>
<tr class="separator:ga71dc18b0db03b06216a30e15bb08c81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955fdb4da04d3702e3566d5068d9fd0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga955fdb4da04d3702e3566d5068d9fd0a">GPIO_PUPDR_PUPD10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8">GPIO_PUPDR_PUPD10_Pos</a>)</td></tr>
<tr class="separator:ga955fdb4da04d3702e3566d5068d9fd0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55094695264b5c3342f623dec206815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815">GPIO_PUPDR_PUPD11_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gab55094695264b5c3342f623dec206815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd0f388b7d8039e4b3d8dd573bc8f429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429">GPIO_PUPDR_PUPD11_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815">GPIO_PUPDR_PUPD11_Pos</a>)</td></tr>
<tr class="separator:gabd0f388b7d8039e4b3d8dd573bc8f429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85596aa60b034d0de6ecb98f94a8d036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85596aa60b034d0de6ecb98f94a8d036">GPIO_PUPDR_PUPD11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429">GPIO_PUPDR_PUPD11_Msk</a></td></tr>
<tr class="separator:ga85596aa60b034d0de6ecb98f94a8d036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5acc6eda43958a03426815a0db4a494b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5acc6eda43958a03426815a0db4a494b">GPIO_PUPDR_PUPD11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815">GPIO_PUPDR_PUPD11_Pos</a>)</td></tr>
<tr class="separator:ga5acc6eda43958a03426815a0db4a494b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2666e7ba5f50abf8502ba8e0f0f57430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430">GPIO_PUPDR_PUPD11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815">GPIO_PUPDR_PUPD11_Pos</a>)</td></tr>
<tr class="separator:ga2666e7ba5f50abf8502ba8e0f0f57430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f7ab8ad7a8ac91e877e24f8119a783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783">GPIO_PUPDR_PUPD12_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaa2f7ab8ad7a8ac91e877e24f8119a783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a14d0a21b413ff9c5ff1efdec903bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc">GPIO_PUPDR_PUPD12_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783">GPIO_PUPDR_PUPD12_Pos</a>)</td></tr>
<tr class="separator:ga30a14d0a21b413ff9c5ff1efdec903bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834911368392a16ff6b7e051a7e7ae9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga834911368392a16ff6b7e051a7e7ae9c">GPIO_PUPDR_PUPD12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc">GPIO_PUPDR_PUPD12_Msk</a></td></tr>
<tr class="separator:ga834911368392a16ff6b7e051a7e7ae9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac3dea5943de3917f93772936539e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabac3dea5943de3917f93772936539e74">GPIO_PUPDR_PUPD12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783">GPIO_PUPDR_PUPD12_Pos</a>)</td></tr>
<tr class="separator:gabac3dea5943de3917f93772936539e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f8b6c555a779ed1bef06e7ab1a0600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600">GPIO_PUPDR_PUPD12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783">GPIO_PUPDR_PUPD12_Pos</a>)</td></tr>
<tr class="separator:ga90f8b6c555a779ed1bef06e7ab1a0600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb87a27f5193bc33e7b553faa006086b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b">GPIO_PUPDR_PUPD13_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gadb87a27f5193bc33e7b553faa006086b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadebe9101a2f2de81d563e9e982c186cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd">GPIO_PUPDR_PUPD13_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b">GPIO_PUPDR_PUPD13_Pos</a>)</td></tr>
<tr class="separator:gadebe9101a2f2de81d563e9e982c186cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746478979825dcad6323b002906581b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga746478979825dcad6323b002906581b9">GPIO_PUPDR_PUPD13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd">GPIO_PUPDR_PUPD13_Msk</a></td></tr>
<tr class="separator:ga746478979825dcad6323b002906581b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4f37903148418084e6059041ac2d3c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4f37903148418084e6059041ac2d3c8">GPIO_PUPDR_PUPD13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b">GPIO_PUPDR_PUPD13_Pos</a>)</td></tr>
<tr class="separator:gab4f37903148418084e6059041ac2d3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4dd950825a4c5bb9e89e44f4398f050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4dd950825a4c5bb9e89e44f4398f050">GPIO_PUPDR_PUPD13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b">GPIO_PUPDR_PUPD13_Pos</a>)</td></tr>
<tr class="separator:gaf4dd950825a4c5bb9e89e44f4398f050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4405ac26d78b02793fc695d410bd7b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88">GPIO_PUPDR_PUPD14_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga4405ac26d78b02793fc695d410bd7b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e0dc8ebc4e7c81e65265cae3b23aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4">GPIO_PUPDR_PUPD14_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88">GPIO_PUPDR_PUPD14_Pos</a>)</td></tr>
<tr class="separator:gaf7e0dc8ebc4e7c81e65265cae3b23aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398c010d45105e8e37b1995430a52a94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga398c010d45105e8e37b1995430a52a94">GPIO_PUPDR_PUPD14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4">GPIO_PUPDR_PUPD14_Msk</a></td></tr>
<tr class="separator:ga398c010d45105e8e37b1995430a52a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2312d606bfcd3b62e9885d7d7b316b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2312d606bfcd3b62e9885d7d7b316b39">GPIO_PUPDR_PUPD14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88">GPIO_PUPDR_PUPD14_Pos</a>)</td></tr>
<tr class="separator:ga2312d606bfcd3b62e9885d7d7b316b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f904affe99bf7a5045c1c3704d1146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88f904affe99bf7a5045c1c3704d1146">GPIO_PUPDR_PUPD14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88">GPIO_PUPDR_PUPD14_Pos</a>)</td></tr>
<tr class="separator:ga88f904affe99bf7a5045c1c3704d1146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9596e5ba318ea6eb9d0de839e5125f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e">GPIO_PUPDR_PUPD15_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga9596e5ba318ea6eb9d0de839e5125f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae63e9b1d8c9e5f92cbb3f8ad67304f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67">GPIO_PUPDR_PUPD15_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e">GPIO_PUPDR_PUPD15_Pos</a>)</td></tr>
<tr class="separator:gae63e9b1d8c9e5f92cbb3f8ad67304f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd5cdc50a6f6ee671aa1ac39c9048241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd5cdc50a6f6ee671aa1ac39c9048241">GPIO_PUPDR_PUPD15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67">GPIO_PUPDR_PUPD15_Msk</a></td></tr>
<tr class="separator:gacd5cdc50a6f6ee671aa1ac39c9048241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39538a30aef08d4bbf9ce88ee22d1b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46">GPIO_PUPDR_PUPD15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e">GPIO_PUPDR_PUPD15_Pos</a>)</td></tr>
<tr class="separator:ga39538a30aef08d4bbf9ce88ee22d1b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24352127803f5fbe718ff22e7a1062b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24352127803f5fbe718ff22e7a1062b4">GPIO_PUPDR_PUPD15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e">GPIO_PUPDR_PUPD15_Pos</a>)</td></tr>
<tr class="separator:ga24352127803f5fbe718ff22e7a1062b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d9e85c6ccb1c915142139b2fd40277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d9e85c6ccb1c915142139b2fd40277">GPIO_PUPDR_PUPDR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga757af1d9f0ba5f4ed76320b6932e3741">GPIO_PUPDR_PUPD0</a></td></tr>
<tr class="separator:ga04d9e85c6ccb1c915142139b2fd40277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ce7d30e6ae0b2faca4a6861ecc4cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6">GPIO_PUPDR_PUPDR0_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecb6eae6b933d78446834bf320cc235">GPIO_PUPDR_PUPD0_0</a></td></tr>
<tr class="separator:ga90ce7d30e6ae0b2faca4a6861ecc4cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce37884b3fefd13f415d3d0e86cba54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce37884b3fefd13f415d3d0e86cba54">GPIO_PUPDR_PUPDR0_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d8177954b7806374d1cbba3bbbfe034">GPIO_PUPDR_PUPD0_1</a></td></tr>
<tr class="separator:gafce37884b3fefd13f415d3d0e86cba54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc992293f3aea2c0bfb5a04524a0f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fc992293f3aea2c0bfb5a04524a0f29">GPIO_PUPDR_PUPDR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8da0bf95f1973c18a4a4b7c0aa3d1404">GPIO_PUPDR_PUPD1</a></td></tr>
<tr class="separator:ga2fc992293f3aea2c0bfb5a04524a0f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf102b1b4f826fdc1febfeaf42a7d8a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f">GPIO_PUPDR_PUPDR1_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6512d7fee2b400279ebd0843a5e481c">GPIO_PUPDR_PUPD1_0</a></td></tr>
<tr class="separator:gaf102b1b4f826fdc1febfeaf42a7d8a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e13010f729b9a9555c1af45ee42bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33e13010f729b9a9555c1af45ee42bf7">GPIO_PUPDR_PUPDR1_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb010cc75a60effd883969c35611f5c8">GPIO_PUPDR_PUPD1_1</a></td></tr>
<tr class="separator:ga33e13010f729b9a9555c1af45ee42bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga719f6a7905af1965aeb1d22053819ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga719f6a7905af1965aeb1d22053819ea4">GPIO_PUPDR_PUPDR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8cc32256e605234ec8bfba9ebbe2d2">GPIO_PUPDR_PUPD2</a></td></tr>
<tr class="separator:ga719f6a7905af1965aeb1d22053819ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53f1f88362bc9d12367842b2c41ac5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae53f1f88362bc9d12367842b2c41ac5f">GPIO_PUPDR_PUPDR2_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga044bf572e114a7746127135a3f38caef">GPIO_PUPDR_PUPD2_0</a></td></tr>
<tr class="separator:gae53f1f88362bc9d12367842b2c41ac5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad00c76742cc343b8be0aef2b7a552b21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad00c76742cc343b8be0aef2b7a552b21">GPIO_PUPDR_PUPDR2_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06efd822240e0026cb83e661b88a9e3c">GPIO_PUPDR_PUPD2_1</a></td></tr>
<tr class="separator:gad00c76742cc343b8be0aef2b7a552b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae9d69d2db60b442144cc0f7427455d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaae9d69d2db60b442144cc0f7427455d">GPIO_PUPDR_PUPDR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c6217b6d33bf54771323d7f55e6fa9c">GPIO_PUPDR_PUPD3</a></td></tr>
<tr class="separator:gaaae9d69d2db60b442144cc0f7427455d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9">GPIO_PUPDR_PUPDR3_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f885f83700f6710d75e8a23135e4449">GPIO_PUPDR_PUPD3_0</a></td></tr>
<tr class="separator:ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd409075d0271cfcf5f2a382f55af83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd409075d0271cfcf5f2a382f55af83">GPIO_PUPDR_PUPDR3_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga713dc2ffd7e76239f05399299043538a">GPIO_PUPDR_PUPD3_1</a></td></tr>
<tr class="separator:ga9bd409075d0271cfcf5f2a382f55af83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b83340a77ca8575458294e095a1b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46b83340a77ca8575458294e095a1b3e">GPIO_PUPDR_PUPDR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf02aa5885737e111d98770d67b858d8e">GPIO_PUPDR_PUPD4</a></td></tr>
<tr class="separator:ga46b83340a77ca8575458294e095a1b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaa42ab206386a753e8d57b76761d787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaa42ab206386a753e8d57b76761d787">GPIO_PUPDR_PUPDR4_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa25af0133be08cc46bd64d19913f090c">GPIO_PUPDR_PUPD4_0</a></td></tr>
<tr class="separator:gaaaa42ab206386a753e8d57b76761d787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c19b72c8d4ebff81d9e7a6bb292d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e">GPIO_PUPDR_PUPDR4_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac699c89b1b15ad635a1a1109cbe2963e">GPIO_PUPDR_PUPD4_1</a></td></tr>
<tr class="separator:gaa7c19b72c8d4ebff81d9e7a6bb292d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga184f05795320c61aac7d5f99875aaaf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga184f05795320c61aac7d5f99875aaaf3">GPIO_PUPDR_PUPDR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe54b8696e32251e874a821819d7c94d">GPIO_PUPDR_PUPD5</a></td></tr>
<tr class="separator:ga184f05795320c61aac7d5f99875aaaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407f836cfe9440c0a9346bae50593324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407f836cfe9440c0a9346bae50593324">GPIO_PUPDR_PUPDR5_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31e7a8da20fb184d4bca472726c98058">GPIO_PUPDR_PUPD5_0</a></td></tr>
<tr class="separator:ga407f836cfe9440c0a9346bae50593324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e969eee59eb13d03cecb10296f3cba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e969eee59eb13d03cecb10296f3cba3">GPIO_PUPDR_PUPDR5_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d">GPIO_PUPDR_PUPD5_1</a></td></tr>
<tr class="separator:ga6e969eee59eb13d03cecb10296f3cba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga867aff49673e9c790a7c07ffc94c9426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga867aff49673e9c790a7c07ffc94c9426">GPIO_PUPDR_PUPDR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa52d8b944af9bb59f52c2fd46559abdb">GPIO_PUPDR_PUPD6</a></td></tr>
<tr class="separator:ga867aff49673e9c790a7c07ffc94c9426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74c5941b0d588bfd8334c97dd16871e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa74c5941b0d588bfd8334c97dd16871e">GPIO_PUPDR_PUPDR6_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b">GPIO_PUPDR_PUPD6_0</a></td></tr>
<tr class="separator:gaa74c5941b0d588bfd8334c97dd16871e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84fe57689233ae16b9b38b3db0f8b31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84fe57689233ae16b9b38b3db0f8b31b">GPIO_PUPDR_PUPDR6_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5d490177e16ae30cd5264012feaa87">GPIO_PUPDR_PUPD6_1</a></td></tr>
<tr class="separator:ga84fe57689233ae16b9b38b3db0f8b31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa747a73c564fc74b1b7cf597b4df2e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa747a73c564fc74b1b7cf597b4df2e2f">GPIO_PUPDR_PUPDR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18557333a95ca1a26bcd1d7f9fe207be">GPIO_PUPDR_PUPD7</a></td></tr>
<tr class="separator:gaa747a73c564fc74b1b7cf597b4df2e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b75312f187bed2ef764a0f244b8cd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b75312f187bed2ef764a0f244b8cd1b">GPIO_PUPDR_PUPDR7_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4">GPIO_PUPDR_PUPD7_0</a></td></tr>
<tr class="separator:ga7b75312f187bed2ef764a0f244b8cd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284ea60cb769d74a000af43ddebfdbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga284ea60cb769d74a000af43ddebfdbeb">GPIO_PUPDR_PUPDR7_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb959dd401c4890303c5c7fd962bcc08">GPIO_PUPDR_PUPD7_1</a></td></tr>
<tr class="separator:ga284ea60cb769d74a000af43ddebfdbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9d14950ed3985ab81c13047ac0df81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c9d14950ed3985ab81c13047ac0df81">GPIO_PUPDR_PUPDR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e71b61abf42a76033e458460793f940">GPIO_PUPDR_PUPD8</a></td></tr>
<tr class="separator:ga1c9d14950ed3985ab81c13047ac0df81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b3b97a4a27a8bb2e942c0f95f7af31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31">GPIO_PUPDR_PUPDR8_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga430de706497b304d9821b50b3a51ac49">GPIO_PUPDR_PUPD8_0</a></td></tr>
<tr class="separator:ga76b3b97a4a27a8bb2e942c0f95f7af31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9963e91e82f1059ec170793cbf32986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9963e91e82f1059ec170793cbf32986">GPIO_PUPDR_PUPDR8_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89">GPIO_PUPDR_PUPD8_1</a></td></tr>
<tr class="separator:gab9963e91e82f1059ec170793cbf32986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35b41b7cab641de2538e1e1d21562bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35b41b7cab641de2538e1e1d21562bc8">GPIO_PUPDR_PUPDR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c7ece6fe1df8b61fd7f11f6751693a9">GPIO_PUPDR_PUPD9</a></td></tr>
<tr class="separator:ga35b41b7cab641de2538e1e1d21562bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a4501a9b4ff20e5404a97031e02537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45a4501a9b4ff20e5404a97031e02537">GPIO_PUPDR_PUPDR9_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6a86ea34af6c236caa23893d34e6d2">GPIO_PUPDR_PUPD9_0</a></td></tr>
<tr class="separator:ga45a4501a9b4ff20e5404a97031e02537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef8b9bad1bc1bb219f6b51bb12c48e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67">GPIO_PUPDR_PUPDR9_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07fb1faf433996b633d49c8307ce9bb2">GPIO_PUPDR_PUPD9_1</a></td></tr>
<tr class="separator:gaef8b9bad1bc1bb219f6b51bb12c48e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ea3497ce2e90ac0e709e7a99088b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ea3497ce2e90ac0e709e7a99088b09">GPIO_PUPDR_PUPDR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53f1c72b27ac3f18d6e8c7b366416ba6">GPIO_PUPDR_PUPD10</a></td></tr>
<tr class="separator:gac3ea3497ce2e90ac0e709e7a99088b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67fd34cdbc389ee49f5a9bf1271d7dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9">GPIO_PUPDR_PUPDR10_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71dc18b0db03b06216a30e15bb08c81f">GPIO_PUPDR_PUPD10_0</a></td></tr>
<tr class="separator:ga67fd34cdbc389ee49f5a9bf1271d7dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ac8e25da27d1b6c97647fd18b3a335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ac8e25da27d1b6c97647fd18b3a335">GPIO_PUPDR_PUPDR10_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga955fdb4da04d3702e3566d5068d9fd0a">GPIO_PUPDR_PUPD10_1</a></td></tr>
<tr class="separator:ga08ac8e25da27d1b6c97647fd18b3a335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa93fd3e658c07a9daf9c8016fb4cf46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa93fd3e658c07a9daf9c8016fb4cf46">GPIO_PUPDR_PUPDR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85596aa60b034d0de6ecb98f94a8d036">GPIO_PUPDR_PUPD11</a></td></tr>
<tr class="separator:gaaa93fd3e658c07a9daf9c8016fb4cf46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b3ea6ccb52b072cb19d6677b610831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18b3ea6ccb52b072cb19d6677b610831">GPIO_PUPDR_PUPDR11_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5acc6eda43958a03426815a0db4a494b">GPIO_PUPDR_PUPD11_0</a></td></tr>
<tr class="separator:ga18b3ea6ccb52b072cb19d6677b610831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a3508e309b9acfa99c3a4301dfb0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8">GPIO_PUPDR_PUPDR11_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430">GPIO_PUPDR_PUPD11_1</a></td></tr>
<tr class="separator:ga78a3508e309b9acfa99c3a4301dfb0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae4262e6f46de65ce93149a20e0d006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ae4262e6f46de65ce93149a20e0d006">GPIO_PUPDR_PUPDR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga834911368392a16ff6b7e051a7e7ae9c">GPIO_PUPDR_PUPD12</a></td></tr>
<tr class="separator:ga9ae4262e6f46de65ce93149a20e0d006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0cd6d85037a7ae0d19806a7dc428a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0">GPIO_PUPDR_PUPDR12_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabac3dea5943de3917f93772936539e74">GPIO_PUPDR_PUPD12_0</a></td></tr>
<tr class="separator:ga9a0cd6d85037a7ae0d19806a7dc428a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460b8f9029d8703782110e118fd6ccdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460b8f9029d8703782110e118fd6ccdb">GPIO_PUPDR_PUPDR12_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600">GPIO_PUPDR_PUPD12_1</a></td></tr>
<tr class="separator:ga460b8f9029d8703782110e118fd6ccdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63ee70f61bc9df40d9b38af69f93a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63ee70f61bc9df40d9b38af69f93a7e">GPIO_PUPDR_PUPDR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga746478979825dcad6323b002906581b9">GPIO_PUPDR_PUPD13</a></td></tr>
<tr class="separator:gaa63ee70f61bc9df40d9b38af69f93a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29eccc9daf15c787ebfc26af3fb3194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29eccc9daf15c787ebfc26af3fb3194">GPIO_PUPDR_PUPDR13_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4f37903148418084e6059041ac2d3c8">GPIO_PUPDR_PUPD13_0</a></td></tr>
<tr class="separator:gae29eccc9daf15c787ebfc26af3fb3194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80eddbf0106ccf71413851269315125d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80eddbf0106ccf71413851269315125d">GPIO_PUPDR_PUPDR13_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4dd950825a4c5bb9e89e44f4398f050">GPIO_PUPDR_PUPD13_1</a></td></tr>
<tr class="separator:ga80eddbf0106ccf71413851269315125d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f533a38f324be7e3e68f5c0f2b3570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62f533a38f324be7e3e68f5c0f2b3570">GPIO_PUPDR_PUPDR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga398c010d45105e8e37b1995430a52a94">GPIO_PUPDR_PUPD14</a></td></tr>
<tr class="separator:ga62f533a38f324be7e3e68f5c0f2b3570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8521ddc4fa71b57540b61ec7803e77f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8521ddc4fa71b57540b61ec7803e77f">GPIO_PUPDR_PUPDR14_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2312d606bfcd3b62e9885d7d7b316b39">GPIO_PUPDR_PUPD14_0</a></td></tr>
<tr class="separator:gad8521ddc4fa71b57540b61ec7803e77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5bcc6307af9a6e5f578dfcb4fda49b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3">GPIO_PUPDR_PUPDR14_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88f904affe99bf7a5045c1c3704d1146">GPIO_PUPDR_PUPD14_1</a></td></tr>
<tr class="separator:gac5bcc6307af9a6e5f578dfcb4fda49b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac266bda493b96f1200bc0f7ae05a7475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac266bda493b96f1200bc0f7ae05a7475">GPIO_PUPDR_PUPDR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd5cdc50a6f6ee671aa1ac39c9048241">GPIO_PUPDR_PUPD15</a></td></tr>
<tr class="separator:gac266bda493b96f1200bc0f7ae05a7475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b6f6a720852e3791433148aab8b722c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b6f6a720852e3791433148aab8b722c">GPIO_PUPDR_PUPDR15_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46">GPIO_PUPDR_PUPD15_0</a></td></tr>
<tr class="separator:ga0b6f6a720852e3791433148aab8b722c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d827196cbbdebdf82554c8c04a1db6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d827196cbbdebdf82554c8c04a1db6f">GPIO_PUPDR_PUPDR15_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24352127803f5fbe718ff22e7a1062b4">GPIO_PUPDR_PUPD15_1</a></td></tr>
<tr class="separator:ga0d827196cbbdebdf82554c8c04a1db6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1069cfa20fb4680057c8f9b91826ebe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1069cfa20fb4680057c8f9b91826ebe1">GPIO_IDR_ID0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1069cfa20fb4680057c8f9b91826ebe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe6424f42570902856737fb45f7d321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321">GPIO_IDR_ID0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1069cfa20fb4680057c8f9b91826ebe1">GPIO_IDR_ID0_Pos</a>)</td></tr>
<tr class="separator:ga8fe6424f42570902856737fb45f7d321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64aa379a4bcfe84ae33383d689373096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64aa379a4bcfe84ae33383d689373096">GPIO_IDR_ID0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321">GPIO_IDR_ID0_Msk</a></td></tr>
<tr class="separator:ga64aa379a4bcfe84ae33383d689373096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38320698cffb50138c8438a860030cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38320698cffb50138c8438a860030cb9">GPIO_IDR_ID1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga38320698cffb50138c8438a860030cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00dbb77370754ad461600ed3cf418dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba">GPIO_IDR_ID1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga38320698cffb50138c8438a860030cb9">GPIO_IDR_ID1_Pos</a>)</td></tr>
<tr class="separator:ga00dbb77370754ad461600ed3cf418dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e44bbc1d39579b027765f259dc897ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e44bbc1d39579b027765f259dc897ea">GPIO_IDR_ID1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba">GPIO_IDR_ID1_Msk</a></td></tr>
<tr class="separator:ga2e44bbc1d39579b027765f259dc897ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1720532896734b3e5ffaccd76834fdef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1720532896734b3e5ffaccd76834fdef">GPIO_IDR_ID2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga1720532896734b3e5ffaccd76834fdef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b48dad5247c404dda274ab5e5fde340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340">GPIO_IDR_ID2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1720532896734b3e5ffaccd76834fdef">GPIO_IDR_ID2_Pos</a>)</td></tr>
<tr class="separator:ga1b48dad5247c404dda274ab5e5fde340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b06b287f35a0b048d8f5fbe4a06a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2b06b287f35a0b048d8f5fbe4a06a9c">GPIO_IDR_ID2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340">GPIO_IDR_ID2_Msk</a></td></tr>
<tr class="separator:gaf2b06b287f35a0b048d8f5fbe4a06a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ea4291861a56bb8901653b2c148ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9ea4291861a56bb8901653b2c148ccd">GPIO_IDR_ID3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac9ea4291861a56bb8901653b2c148ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca640e7db8f27244ae9515a58910ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3">GPIO_IDR_ID3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac9ea4291861a56bb8901653b2c148ccd">GPIO_IDR_ID3_Pos</a>)</td></tr>
<tr class="separator:ga2ca640e7db8f27244ae9515a58910ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c3adefa4cafaf0455139b4e80b70eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0c3adefa4cafaf0455139b4e80b70eb">GPIO_IDR_ID3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3">GPIO_IDR_ID3_Msk</a></td></tr>
<tr class="separator:gac0c3adefa4cafaf0455139b4e80b70eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3acb4b4ccaae63ec98c19fbe056c74ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3acb4b4ccaae63ec98c19fbe056c74ae">GPIO_IDR_ID4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3acb4b4ccaae63ec98c19fbe056c74ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d6c2b8346744bc456ea65d4365c207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207">GPIO_IDR_ID4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3acb4b4ccaae63ec98c19fbe056c74ae">GPIO_IDR_ID4_Pos</a>)</td></tr>
<tr class="separator:gaa1d6c2b8346744bc456ea65d4365c207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7454dab87916ca6076b287a21c2e4cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7454dab87916ca6076b287a21c2e4cd7">GPIO_IDR_ID4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207">GPIO_IDR_ID4_Msk</a></td></tr>
<tr class="separator:ga7454dab87916ca6076b287a21c2e4cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f45f4603706510827aa92d39fd4bb45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f45f4603706510827aa92d39fd4bb45">GPIO_IDR_ID5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga4f45f4603706510827aa92d39fd4bb45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b44907427286bcb72189dbef6fc0148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148">GPIO_IDR_ID5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f45f4603706510827aa92d39fd4bb45">GPIO_IDR_ID5_Pos</a>)</td></tr>
<tr class="separator:ga8b44907427286bcb72189dbef6fc0148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbfa2ff564030d912ce8f327850a3bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cbfa2ff564030d912ce8f327850a3bf">GPIO_IDR_ID5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148">GPIO_IDR_ID5_Msk</a></td></tr>
<tr class="separator:ga2cbfa2ff564030d912ce8f327850a3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd6ccece5d47d40c929af5cf9973203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd6ccece5d47d40c929af5cf9973203">GPIO_IDR_ID6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gafbd6ccece5d47d40c929af5cf9973203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb18ccf8bb22161f83ad929a18d4c4aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa">GPIO_IDR_ID6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbd6ccece5d47d40c929af5cf9973203">GPIO_IDR_ID6_Pos</a>)</td></tr>
<tr class="separator:gafb18ccf8bb22161f83ad929a18d4c4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac933b9235cae5f9fccbd2fc41f9a2dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac933b9235cae5f9fccbd2fc41f9a2dc4">GPIO_IDR_ID6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa">GPIO_IDR_ID6_Msk</a></td></tr>
<tr class="separator:gac933b9235cae5f9fccbd2fc41f9a2dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23669c60b1baa1d95dac788cff2a0eb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23669c60b1baa1d95dac788cff2a0eb8">GPIO_IDR_ID7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga23669c60b1baa1d95dac788cff2a0eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c9835db5c12b661eae0c5a0a69af5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a">GPIO_IDR_ID7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga23669c60b1baa1d95dac788cff2a0eb8">GPIO_IDR_ID7_Pos</a>)</td></tr>
<tr class="separator:ga45c9835db5c12b661eae0c5a0a69af5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ce75fcb48ac0db30f99ba312e8538a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09ce75fcb48ac0db30f99ba312e8538a">GPIO_IDR_ID7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a">GPIO_IDR_ID7_Msk</a></td></tr>
<tr class="separator:ga09ce75fcb48ac0db30f99ba312e8538a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba7afe6abb55e6a80fb0ace5d46c883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba7afe6abb55e6a80fb0ace5d46c883">GPIO_IDR_ID8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaba7afe6abb55e6a80fb0ace5d46c883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a268c98dea54059f48bbda7edd8e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74">GPIO_IDR_ID8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaba7afe6abb55e6a80fb0ace5d46c883">GPIO_IDR_ID8_Pos</a>)</td></tr>
<tr class="separator:ga08a268c98dea54059f48bbda7edd8e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa193633720d142ceca6c6b27c4e87f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa193633720d142ceca6c6b27c4e87f02">GPIO_IDR_ID8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74">GPIO_IDR_ID8_Msk</a></td></tr>
<tr class="separator:gaa193633720d142ceca6c6b27c4e87f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46ff99f2017c2a5eeab2fdeebfb1012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad46ff99f2017c2a5eeab2fdeebfb1012">GPIO_IDR_ID9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gad46ff99f2017c2a5eeab2fdeebfb1012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dad9a902a8200c53d60ba02de858315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315">GPIO_IDR_ID9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad46ff99f2017c2a5eeab2fdeebfb1012">GPIO_IDR_ID9_Pos</a>)</td></tr>
<tr class="separator:ga4dad9a902a8200c53d60ba02de858315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888325b6581f9ae181f3e4fe904b0c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga888325b6581f9ae181f3e4fe904b0c44">GPIO_IDR_ID9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315">GPIO_IDR_ID9_Msk</a></td></tr>
<tr class="separator:ga888325b6581f9ae181f3e4fe904b0c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6842601dbe73734e8058a6858fa7078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6842601dbe73734e8058a6858fa7078">GPIO_IDR_ID10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf6842601dbe73734e8058a6858fa7078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33d3d411ebb4a1009e148df02d2ac54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54">GPIO_IDR_ID10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6842601dbe73734e8058a6858fa7078">GPIO_IDR_ID10_Pos</a>)</td></tr>
<tr class="separator:gaa33d3d411ebb4a1009e148df02d2ac54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd53d2742d0ace30b835bd0f44f5ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cd53d2742d0ace30b835bd0f44f5ebf">GPIO_IDR_ID10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54">GPIO_IDR_ID10_Msk</a></td></tr>
<tr class="separator:ga6cd53d2742d0ace30b835bd0f44f5ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117cc21fe4de69983c2444c7f8587687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga117cc21fe4de69983c2444c7f8587687">GPIO_IDR_ID11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga117cc21fe4de69983c2444c7f8587687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad068577edb9af03083fcd0f4de0f8758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758">GPIO_IDR_ID11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga117cc21fe4de69983c2444c7f8587687">GPIO_IDR_ID11_Pos</a>)</td></tr>
<tr class="separator:gad068577edb9af03083fcd0f4de0f8758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5e087b267f95733cc4328522b7890d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade5e087b267f95733cc4328522b7890d">GPIO_IDR_ID11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758">GPIO_IDR_ID11_Msk</a></td></tr>
<tr class="separator:gade5e087b267f95733cc4328522b7890d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc8d6bc8dd7654ccb18d936a3efe79f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc8d6bc8dd7654ccb18d936a3efe79f">GPIO_IDR_ID12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1bc8d6bc8dd7654ccb18d936a3efe79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a2965de2040e7c131ca5ab24a6724c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c">GPIO_IDR_ID12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc8d6bc8dd7654ccb18d936a3efe79f">GPIO_IDR_ID12_Pos</a>)</td></tr>
<tr class="separator:ga04a2965de2040e7c131ca5ab24a6724c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33564d1679db8201389f806595d000d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33564d1679db8201389f806595d000d9">GPIO_IDR_ID12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c">GPIO_IDR_ID12_Msk</a></td></tr>
<tr class="separator:ga33564d1679db8201389f806595d000d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada649f077b81777a8ba7ae97160e9fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada649f077b81777a8ba7ae97160e9fe4">GPIO_IDR_ID13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gada649f077b81777a8ba7ae97160e9fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38255de273b95c94e29c1bdaa637579e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e">GPIO_IDR_ID13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada649f077b81777a8ba7ae97160e9fe4">GPIO_IDR_ID13_Pos</a>)</td></tr>
<tr class="separator:ga38255de273b95c94e29c1bdaa637579e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e0ce0fca46443e3cbaf887a3a35713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82e0ce0fca46443e3cbaf887a3a35713">GPIO_IDR_ID13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e">GPIO_IDR_ID13_Msk</a></td></tr>
<tr class="separator:ga82e0ce0fca46443e3cbaf887a3a35713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0921a37817bff3c30f5e4c019b6a4084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0921a37817bff3c30f5e4c019b6a4084">GPIO_IDR_ID14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga0921a37817bff3c30f5e4c019b6a4084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba67a5c308fb3b335dcd8979625b1b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3">GPIO_IDR_ID14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0921a37817bff3c30f5e4c019b6a4084">GPIO_IDR_ID14_Pos</a>)</td></tr>
<tr class="separator:gacba67a5c308fb3b335dcd8979625b1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac716fc8a3853431b69697ea5ee0aa8d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac716fc8a3853431b69697ea5ee0aa8d2">GPIO_IDR_ID14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3">GPIO_IDR_ID14_Msk</a></td></tr>
<tr class="separator:gac716fc8a3853431b69697ea5ee0aa8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631021cf3bab4864fdc505ceee8a6c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga631021cf3bab4864fdc505ceee8a6c4f">GPIO_IDR_ID15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga631021cf3bab4864fdc505ceee8a6c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c156b5eb9356ecd1ba66c96864d5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5">GPIO_IDR_ID15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga631021cf3bab4864fdc505ceee8a6c4f">GPIO_IDR_ID15_Pos</a>)</td></tr>
<tr class="separator:ga18c156b5eb9356ecd1ba66c96864d5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72c80e97c41b8143cf299c078459ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae72c80e97c41b8143cf299c078459ea4">GPIO_IDR_ID15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5">GPIO_IDR_ID15_Msk</a></td></tr>
<tr class="separator:gae72c80e97c41b8143cf299c078459ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7691154d734ec08089eb3dc28a369726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7691154d734ec08089eb3dc28a369726">GPIO_IDR_IDR_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64aa379a4bcfe84ae33383d689373096">GPIO_IDR_ID0</a></td></tr>
<tr class="separator:ga7691154d734ec08089eb3dc28a369726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b3e9ceaa683b7cbc89f2507ef0f110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4b3e9ceaa683b7cbc89f2507ef0f110">GPIO_IDR_IDR_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e44bbc1d39579b027765f259dc897ea">GPIO_IDR_ID1</a></td></tr>
<tr class="separator:gad4b3e9ceaa683b7cbc89f2507ef0f110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf32691b8213a6b9c7ddb164bcc66af7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf32691b8213a6b9c7ddb164bcc66af7f">GPIO_IDR_IDR_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2b06b287f35a0b048d8f5fbe4a06a9c">GPIO_IDR_ID2</a></td></tr>
<tr class="separator:gaf32691b8213a6b9c7ddb164bcc66af7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172dc9a76f772c8e386ac0162e0a52fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga172dc9a76f772c8e386ac0162e0a52fa">GPIO_IDR_IDR_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0c3adefa4cafaf0455139b4e80b70eb">GPIO_IDR_ID3</a></td></tr>
<tr class="separator:ga172dc9a76f772c8e386ac0162e0a52fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aded5247a4fa0834a311679c593fcd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aded5247a4fa0834a311679c593fcd7">GPIO_IDR_IDR_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7454dab87916ca6076b287a21c2e4cd7">GPIO_IDR_ID4</a></td></tr>
<tr class="separator:ga5aded5247a4fa0834a311679c593fcd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7bf44f34ab51218a24b6b9467e9166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e7bf44f34ab51218a24b6b9467e9166">GPIO_IDR_IDR_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cbfa2ff564030d912ce8f327850a3bf">GPIO_IDR_ID5</a></td></tr>
<tr class="separator:ga4e7bf44f34ab51218a24b6b9467e9166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aa5a3c8353ab0ce15d6500baf902e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6aa5a3c8353ab0ce15d6500baf902e8b">GPIO_IDR_IDR_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac933b9235cae5f9fccbd2fc41f9a2dc4">GPIO_IDR_ID6</a></td></tr>
<tr class="separator:ga6aa5a3c8353ab0ce15d6500baf902e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeccc9232d1758570c7dd9d8733d9f5b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeccc9232d1758570c7dd9d8733d9f5b6">GPIO_IDR_IDR_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09ce75fcb48ac0db30f99ba312e8538a">GPIO_IDR_ID7</a></td></tr>
<tr class="separator:gaeccc9232d1758570c7dd9d8733d9f5b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5f3c629daa6d4dd3ace095a127f9e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5f3c629daa6d4dd3ace095a127f9e1">GPIO_IDR_IDR_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa193633720d142ceca6c6b27c4e87f02">GPIO_IDR_ID8</a></td></tr>
<tr class="separator:ga2b5f3c629daa6d4dd3ace095a127f9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd452f85fa151363ffbf1d263185ef0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd452f85fa151363ffbf1d263185ef0d">GPIO_IDR_IDR_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga888325b6581f9ae181f3e4fe904b0c44">GPIO_IDR_ID9</a></td></tr>
<tr class="separator:gacd452f85fa151363ffbf1d263185ef0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff38e1078878bdd79375295e7ab829b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff38e1078878bdd79375295e7ab829b5">GPIO_IDR_IDR_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cd53d2742d0ace30b835bd0f44f5ebf">GPIO_IDR_ID10</a></td></tr>
<tr class="separator:gaff38e1078878bdd79375295e7ab829b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c3f48e386abf1f6d97e4fb86cbaa7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84c3f48e386abf1f6d97e4fb86cbaa7c">GPIO_IDR_IDR_11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade5e087b267f95733cc4328522b7890d">GPIO_IDR_ID11</a></td></tr>
<tr class="separator:ga84c3f48e386abf1f6d97e4fb86cbaa7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec151d78711f0274d3ab5b239884e645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec151d78711f0274d3ab5b239884e645">GPIO_IDR_IDR_12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33564d1679db8201389f806595d000d9">GPIO_IDR_ID12</a></td></tr>
<tr class="separator:gaec151d78711f0274d3ab5b239884e645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6771a14a3c52f397295737e509633b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6771a14a3c52f397295737e509633b05">GPIO_IDR_IDR_13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82e0ce0fca46443e3cbaf887a3a35713">GPIO_IDR_ID13</a></td></tr>
<tr class="separator:ga6771a14a3c52f397295737e509633b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0b8882f4473b5d65266792ed631f0bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0b8882f4473b5d65266792ed631f0bb">GPIO_IDR_IDR_14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac716fc8a3853431b69697ea5ee0aa8d2">GPIO_IDR_ID14</a></td></tr>
<tr class="separator:gae0b8882f4473b5d65266792ed631f0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa9b2bca3451f0be4560333692fb5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fa9b2bca3451f0be4560333692fb5a4">GPIO_IDR_IDR_15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae72c80e97c41b8143cf299c078459ea4">GPIO_IDR_ID15</a></td></tr>
<tr class="separator:ga5fa9b2bca3451f0be4560333692fb5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6bff88e55b2428269c90ebde121d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade6bff88e55b2428269c90ebde121d31">GPIO_ODR_OD0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gade6bff88e55b2428269c90ebde121d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c08637123e42a30fbf4e9e49feb650f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f">GPIO_ODR_OD0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade6bff88e55b2428269c90ebde121d31">GPIO_ODR_OD0_Pos</a>)</td></tr>
<tr class="separator:ga5c08637123e42a30fbf4e9e49feb650f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e7937b0a505e771361804a211c7656f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e7937b0a505e771361804a211c7656f">GPIO_ODR_OD0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f">GPIO_ODR_OD0_Msk</a></td></tr>
<tr class="separator:ga7e7937b0a505e771361804a211c7656f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60dfdab58aa53c6790eb545f50f92722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60dfdab58aa53c6790eb545f50f92722">GPIO_ODR_OD1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga60dfdab58aa53c6790eb545f50f92722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284902fc92059f740dc599945071d767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767">GPIO_ODR_OD1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga60dfdab58aa53c6790eb545f50f92722">GPIO_ODR_OD1_Pos</a>)</td></tr>
<tr class="separator:ga284902fc92059f740dc599945071d767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104dff849ee2c6a0b58777a336912583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga104dff849ee2c6a0b58777a336912583">GPIO_ODR_OD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767">GPIO_ODR_OD1_Msk</a></td></tr>
<tr class="separator:ga104dff849ee2c6a0b58777a336912583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea388b190f9040a9657d9b395471596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea388b190f9040a9657d9b395471596">GPIO_ODR_OD2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga9ea388b190f9040a9657d9b395471596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b7c3794b7948875eea27a4b09bac063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063">GPIO_ODR_OD2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea388b190f9040a9657d9b395471596">GPIO_ODR_OD2_Pos</a>)</td></tr>
<tr class="separator:ga7b7c3794b7948875eea27a4b09bac063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3ff4b6fa52aac52991053b26d8dd80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff3ff4b6fa52aac52991053b26d8dd80">GPIO_ODR_OD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063">GPIO_ODR_OD2_Msk</a></td></tr>
<tr class="separator:gaff3ff4b6fa52aac52991053b26d8dd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4ae35ae856330bc937251fd9ccf01c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a4ae35ae856330bc937251fd9ccf01c">GPIO_ODR_OD3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3a4ae35ae856330bc937251fd9ccf01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b3312000af1016c233b04590b8c054c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c">GPIO_ODR_OD3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a4ae35ae856330bc937251fd9ccf01c">GPIO_ODR_OD3_Pos</a>)</td></tr>
<tr class="separator:ga6b3312000af1016c233b04590b8c054c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba5790d50582befba7f91037df94b159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba5790d50582befba7f91037df94b159">GPIO_ODR_OD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c">GPIO_ODR_OD3_Msk</a></td></tr>
<tr class="separator:gaba5790d50582befba7f91037df94b159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e0a70767add938306339ea3f3c8df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91e0a70767add938306339ea3f3c8df5">GPIO_ODR_OD4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga91e0a70767add938306339ea3f3c8df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab27b415dc46e3832b021eb0d697f1b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13">GPIO_ODR_OD4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91e0a70767add938306339ea3f3c8df5">GPIO_ODR_OD4_Pos</a>)</td></tr>
<tr class="separator:gab27b415dc46e3832b021eb0d697f1b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd275e221a79cf7a3ac0c98ee15af3c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd275e221a79cf7a3ac0c98ee15af3c5">GPIO_ODR_OD4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13">GPIO_ODR_OD4_Msk</a></td></tr>
<tr class="separator:gacd275e221a79cf7a3ac0c98ee15af3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada7f2c3690272b52bde0c22223d39dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada7f2c3690272b52bde0c22223d39dff">GPIO_ODR_OD5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gada7f2c3690272b52bde0c22223d39dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530c4cdcbeb559b2f990a237b4765631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631">GPIO_ODR_OD5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada7f2c3690272b52bde0c22223d39dff">GPIO_ODR_OD5_Pos</a>)</td></tr>
<tr class="separator:ga530c4cdcbeb559b2f990a237b4765631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4046ad484b858f3c49eb0449f45e3af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4046ad484b858f3c49eb0449f45e3af5">GPIO_ODR_OD5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631">GPIO_ODR_OD5_Msk</a></td></tr>
<tr class="separator:ga4046ad484b858f3c49eb0449f45e3af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaffa5b5eec9c90b552ebef5fc13828a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaffa5b5eec9c90b552ebef5fc13828a">GPIO_ODR_OD6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaeaffa5b5eec9c90b552ebef5fc13828a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965661d93777219b16fee1d210831622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622">GPIO_ODR_OD6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeaffa5b5eec9c90b552ebef5fc13828a">GPIO_ODR_OD6_Pos</a>)</td></tr>
<tr class="separator:ga965661d93777219b16fee1d210831622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34550e0c5098cf24a2ab86e2ecc67c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34550e0c5098cf24a2ab86e2ecc67c14">GPIO_ODR_OD6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622">GPIO_ODR_OD6_Msk</a></td></tr>
<tr class="separator:ga34550e0c5098cf24a2ab86e2ecc67c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34bf70d7723a8e809a7ec2baba5583b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34bf70d7723a8e809a7ec2baba5583b1">GPIO_ODR_OD7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga34bf70d7723a8e809a7ec2baba5583b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad697f4e743a67aad8ad37560a176ed25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25">GPIO_ODR_OD7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34bf70d7723a8e809a7ec2baba5583b1">GPIO_ODR_OD7_Pos</a>)</td></tr>
<tr class="separator:gad697f4e743a67aad8ad37560a176ed25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7559603648f95b76d128f0a637675c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba7559603648f95b76d128f0a637675c">GPIO_ODR_OD7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25">GPIO_ODR_OD7_Msk</a></td></tr>
<tr class="separator:gaba7559603648f95b76d128f0a637675c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52cedd015ac8e511f7f2cdda0e6c4ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad52cedd015ac8e511f7f2cdda0e6c4ca">GPIO_ODR_OD8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad52cedd015ac8e511f7f2cdda0e6c4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad5442c3f20d25fdb0b24d78d1eab5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b">GPIO_ODR_OD8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad52cedd015ac8e511f7f2cdda0e6c4ca">GPIO_ODR_OD8_Pos</a>)</td></tr>
<tr class="separator:gacad5442c3f20d25fdb0b24d78d1eab5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a61ea7de95ccdcb674e8b972969a1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60a61ea7de95ccdcb674e8b972969a1f">GPIO_ODR_OD8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b">GPIO_ODR_OD8_Msk</a></td></tr>
<tr class="separator:ga60a61ea7de95ccdcb674e8b972969a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b713787d20ffacdc2c2b4f6fe05e4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b713787d20ffacdc2c2b4f6fe05e4e">GPIO_ODR_OD9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga41b713787d20ffacdc2c2b4f6fe05e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871215a04902f7abbc8e4753aa523d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87">GPIO_ODR_OD9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga41b713787d20ffacdc2c2b4f6fe05e4e">GPIO_ODR_OD9_Pos</a>)</td></tr>
<tr class="separator:ga871215a04902f7abbc8e4753aa523d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3bfdb1e3526890736b0c1238adda99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bfdb1e3526890736b0c1238adda99c">GPIO_ODR_OD9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87">GPIO_ODR_OD9_Msk</a></td></tr>
<tr class="separator:gaa3bfdb1e3526890736b0c1238adda99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47f67a9087ba57c2144a8a19d597bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f67a9087ba57c2144a8a19d597bf5">GPIO_ODR_OD10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaa47f67a9087ba57c2144a8a19d597bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e3aca353a76254fd8d02debede2fae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae">GPIO_ODR_OD10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f67a9087ba57c2144a8a19d597bf5">GPIO_ODR_OD10_Pos</a>)</td></tr>
<tr class="separator:gad5e3aca353a76254fd8d02debede2fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c6ba137db2753434a1253e111ff6a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5c6ba137db2753434a1253e111ff6a2">GPIO_ODR_OD10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae">GPIO_ODR_OD10_Msk</a></td></tr>
<tr class="separator:gac5c6ba137db2753434a1253e111ff6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f6824376eb5f7f0185580a780d5ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f6824376eb5f7f0185580a780d5ecf">GPIO_ODR_OD11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf4f6824376eb5f7f0185580a780d5ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5432eff2238e4c6adf1f5c5cda9a797d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d">GPIO_ODR_OD11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f6824376eb5f7f0185580a780d5ecf">GPIO_ODR_OD11_Pos</a>)</td></tr>
<tr class="separator:ga5432eff2238e4c6adf1f5c5cda9a797d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7e487eb914e276c92534eab7b1efdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7e487eb914e276c92534eab7b1efdc">GPIO_ODR_OD11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d">GPIO_ODR_OD11_Msk</a></td></tr>
<tr class="separator:ga5e7e487eb914e276c92534eab7b1efdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3eca32e4b8eca5b984c371fc118c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3eca32e4b8eca5b984c371fc118c44">GPIO_ODR_OD12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga0a3eca32e4b8eca5b984c371fc118c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85ad24a6fcfac506e330e0f896b1e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23">GPIO_ODR_OD12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3eca32e4b8eca5b984c371fc118c44">GPIO_ODR_OD12_Pos</a>)</td></tr>
<tr class="separator:gae85ad24a6fcfac506e330e0f896b1e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42a77f0ced79d51a5952d929a7e0528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42a77f0ced79d51a5952d929a7e0528">GPIO_ODR_OD12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23">GPIO_ODR_OD12_Msk</a></td></tr>
<tr class="separator:gac42a77f0ced79d51a5952d929a7e0528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29598cda6568737ee82992f76d07c45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29598cda6568737ee82992f76d07c45c">GPIO_ODR_OD13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga29598cda6568737ee82992f76d07c45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93481785eb62b6669b8aceb1907b8e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13">GPIO_ODR_OD13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29598cda6568737ee82992f76d07c45c">GPIO_ODR_OD13_Pos</a>)</td></tr>
<tr class="separator:ga93481785eb62b6669b8aceb1907b8e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582584ba2995b3b9993728b02a98f2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga582584ba2995b3b9993728b02a98f2c1">GPIO_ODR_OD13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13">GPIO_ODR_OD13_Msk</a></td></tr>
<tr class="separator:ga582584ba2995b3b9993728b02a98f2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd02d3bb351676e31027d8bad0c8eb70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd02d3bb351676e31027d8bad0c8eb70">GPIO_ODR_OD14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gafd02d3bb351676e31027d8bad0c8eb70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf028b3836cb425dab56d38dd1df17062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062">GPIO_ODR_OD14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafd02d3bb351676e31027d8bad0c8eb70">GPIO_ODR_OD14_Pos</a>)</td></tr>
<tr class="separator:gaf028b3836cb425dab56d38dd1df17062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c2ec83ded91512630244d2d1e1c300b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c2ec83ded91512630244d2d1e1c300b">GPIO_ODR_OD14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062">GPIO_ODR_OD14_Msk</a></td></tr>
<tr class="separator:ga6c2ec83ded91512630244d2d1e1c300b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3bac5a39dda0f70c8fb9de38450eb21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bac5a39dda0f70c8fb9de38450eb21">GPIO_ODR_OD15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa3bac5a39dda0f70c8fb9de38450eb21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26a07f39cf1e55d17f56df37cd875288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288">GPIO_ODR_OD15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bac5a39dda0f70c8fb9de38450eb21">GPIO_ODR_OD15_Pos</a>)</td></tr>
<tr class="separator:ga26a07f39cf1e55d17f56df37cd875288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e411f3d6f91e5218dc9ca1b6739f053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e411f3d6f91e5218dc9ca1b6739f053">GPIO_ODR_OD15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288">GPIO_ODR_OD15_Msk</a></td></tr>
<tr class="separator:ga7e411f3d6f91e5218dc9ca1b6739f053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42386f40895bc86ff49eefe80708bbc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42386f40895bc86ff49eefe80708bbc6">GPIO_ODR_ODR_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e7937b0a505e771361804a211c7656f">GPIO_ODR_OD0</a></td></tr>
<tr class="separator:ga42386f40895bc86ff49eefe80708bbc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7680b11616859cd0f462703224511fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7680b11616859cd0f462703224511fb2">GPIO_ODR_ODR_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga104dff849ee2c6a0b58777a336912583">GPIO_ODR_OD1</a></td></tr>
<tr class="separator:ga7680b11616859cd0f462703224511fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93b86fd4c1bfcfafc42bf820c17c019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae93b86fd4c1bfcfafc42bf820c17c019">GPIO_ODR_ODR_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff3ff4b6fa52aac52991053b26d8dd80">GPIO_ODR_OD2</a></td></tr>
<tr class="separator:gae93b86fd4c1bfcfafc42bf820c17c019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fffcd41fa6347ce4b61e6abbae55c7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fffcd41fa6347ce4b61e6abbae55c7a">GPIO_ODR_ODR_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba5790d50582befba7f91037df94b159">GPIO_ODR_OD3</a></td></tr>
<tr class="separator:ga3fffcd41fa6347ce4b61e6abbae55c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b5f55a1f9dda2285576a276d0fb0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9b5f55a1f9dda2285576a276d0fb0e2">GPIO_ODR_ODR_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd275e221a79cf7a3ac0c98ee15af3c5">GPIO_ODR_OD4</a></td></tr>
<tr class="separator:gac9b5f55a1f9dda2285576a276d0fb0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6723e4adf0b6b333f74e15e00a60a4db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6723e4adf0b6b333f74e15e00a60a4db">GPIO_ODR_ODR_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4046ad484b858f3c49eb0449f45e3af5">GPIO_ODR_OD5</a></td></tr>
<tr class="separator:ga6723e4adf0b6b333f74e15e00a60a4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga202234d8f40086f6343e30597b52c838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga202234d8f40086f6343e30597b52c838">GPIO_ODR_ODR_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34550e0c5098cf24a2ab86e2ecc67c14">GPIO_ODR_OD6</a></td></tr>
<tr class="separator:ga202234d8f40086f6343e30597b52c838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c713b846aa56d5a31b2e4525d705679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c713b846aa56d5a31b2e4525d705679">GPIO_ODR_ODR_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba7559603648f95b76d128f0a637675c">GPIO_ODR_OD7</a></td></tr>
<tr class="separator:ga3c713b846aa56d5a31b2e4525d705679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabe9c0b33000bbfe71f107cce0af0eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabe9c0b33000bbfe71f107cce0af0eb2">GPIO_ODR_ODR_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60a61ea7de95ccdcb674e8b972969a1f">GPIO_ODR_OD8</a></td></tr>
<tr class="separator:gaabe9c0b33000bbfe71f107cce0af0eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25f53481a7575ebb0eb5477950673188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25f53481a7575ebb0eb5477950673188">GPIO_ODR_ODR_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bfdb1e3526890736b0c1238adda99c">GPIO_ODR_OD9</a></td></tr>
<tr class="separator:ga25f53481a7575ebb0eb5477950673188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2817e62685ec81d3ca6674d8e75187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2817e62685ec81d3ca6674d8e75187">GPIO_ODR_ODR_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5c6ba137db2753434a1253e111ff6a2">GPIO_ODR_OD10</a></td></tr>
<tr class="separator:ga5e2817e62685ec81d3ca6674d8e75187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6022058342e528d097d2d352ccb3210c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6022058342e528d097d2d352ccb3210c">GPIO_ODR_ODR_11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7e487eb914e276c92534eab7b1efdc">GPIO_ODR_OD11</a></td></tr>
<tr class="separator:ga6022058342e528d097d2d352ccb3210c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df2c7bfa97e4536c3c112fa6dc00992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6df2c7bfa97e4536c3c112fa6dc00992">GPIO_ODR_ODR_12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac42a77f0ced79d51a5952d929a7e0528">GPIO_ODR_OD12</a></td></tr>
<tr class="separator:ga6df2c7bfa97e4536c3c112fa6dc00992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7a51e706f1931e6ac3ddd117242da23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7a51e706f1931e6ac3ddd117242da23">GPIO_ODR_ODR_13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga582584ba2995b3b9993728b02a98f2c1">GPIO_ODR_OD13</a></td></tr>
<tr class="separator:gab7a51e706f1931e6ac3ddd117242da23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090cea405c38fd8c48f77e561deaaa07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090cea405c38fd8c48f77e561deaaa07">GPIO_ODR_ODR_14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c2ec83ded91512630244d2d1e1c300b">GPIO_ODR_OD14</a></td></tr>
<tr class="separator:ga090cea405c38fd8c48f77e561deaaa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527b7d78707f17edfe826be72aa59fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga527b7d78707f17edfe826be72aa59fdc">GPIO_ODR_ODR_15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e411f3d6f91e5218dc9ca1b6739f053">GPIO_ODR_OD15</a></td></tr>
<tr class="separator:ga527b7d78707f17edfe826be72aa59fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409d8650af1aa0e1958cc1ed2f96acda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga409d8650af1aa0e1958cc1ed2f96acda">GPIO_BSRR_BS0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga409d8650af1aa0e1958cc1ed2f96acda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758aadb3c036759a162542216f98fcbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc">GPIO_BSRR_BS0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga409d8650af1aa0e1958cc1ed2f96acda">GPIO_BSRR_BS0_Pos</a>)</td></tr>
<tr class="separator:ga758aadb3c036759a162542216f98fcbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bdfbe2a618de42c420de923b2f8507d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bdfbe2a618de42c420de923b2f8507d">GPIO_BSRR_BS0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc">GPIO_BSRR_BS0_Msk</a></td></tr>
<tr class="separator:ga4bdfbe2a618de42c420de923b2f8507d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7457f610b20ffdd73c97d90724ed4d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7457f610b20ffdd73c97d90724ed4d4e">GPIO_BSRR_BS1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7457f610b20ffdd73c97d90724ed4d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875bc62855425da548fa2f68d3be0f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49">GPIO_BSRR_BS1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7457f610b20ffdd73c97d90724ed4d4e">GPIO_BSRR_BS1_Pos</a>)</td></tr>
<tr class="separator:ga875bc62855425da548fa2f68d3be0f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316604d9223fee0c0591b58bd42b5f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga316604d9223fee0c0591b58bd42b5f51">GPIO_BSRR_BS1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49">GPIO_BSRR_BS1_Msk</a></td></tr>
<tr class="separator:ga316604d9223fee0c0591b58bd42b5f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af1acce0c96a515284b6f8bd12b8436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3af1acce0c96a515284b6f8bd12b8436">GPIO_BSRR_BS2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3af1acce0c96a515284b6f8bd12b8436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d718587115b4b07190c9ade21789ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac">GPIO_BSRR_BS2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3af1acce0c96a515284b6f8bd12b8436">GPIO_BSRR_BS2_Pos</a>)</td></tr>
<tr class="separator:gaf0d718587115b4b07190c9ade21789ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc89617a25217236b94eec1fd93891cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc89617a25217236b94eec1fd93891cb">GPIO_BSRR_BS2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac">GPIO_BSRR_BS2_Msk</a></td></tr>
<tr class="separator:gacc89617a25217236b94eec1fd93891cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0837604e1baac4b8b86fc3e660b17ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0837604e1baac4b8b86fc3e660b17ad">GPIO_BSRR_BS3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac0837604e1baac4b8b86fc3e660b17ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d8114b4db83d01096d0337750d3099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099">GPIO_BSRR_BS3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac0837604e1baac4b8b86fc3e660b17ad">GPIO_BSRR_BS3_Pos</a>)</td></tr>
<tr class="separator:gab8d8114b4db83d01096d0337750d3099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e5ac9ace2d797ecfcc3d633c7ca52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f">GPIO_BSRR_BS3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099">GPIO_BSRR_BS3_Msk</a></td></tr>
<tr class="separator:ga79e5ac9ace2d797ecfcc3d633c7ca52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae421b6676ce8b2865cbb6e15fc45d495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae421b6676ce8b2865cbb6e15fc45d495">GPIO_BSRR_BS4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae421b6676ce8b2865cbb6e15fc45d495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0331d270ba3fe6bad1f3353ed09194bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf">GPIO_BSRR_BS4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae421b6676ce8b2865cbb6e15fc45d495">GPIO_BSRR_BS4_Pos</a>)</td></tr>
<tr class="separator:ga0331d270ba3fe6bad1f3353ed09194bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692f3966c5260fd55f3bb09829f69e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga692f3966c5260fd55f3bb09829f69e75">GPIO_BSRR_BS4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf">GPIO_BSRR_BS4_Msk</a></td></tr>
<tr class="separator:ga692f3966c5260fd55f3bb09829f69e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad686100d76807920229b49d233cbd96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad686100d76807920229b49d233cbd96d">GPIO_BSRR_BS5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gad686100d76807920229b49d233cbd96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502f44e296cddc2c4099ab7e7e9b11d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8">GPIO_BSRR_BS5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad686100d76807920229b49d233cbd96d">GPIO_BSRR_BS5_Pos</a>)</td></tr>
<tr class="separator:ga502f44e296cddc2c4099ab7e7e9b11d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea824455e136eee60ec17f42dabab0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea824455e136eee60ec17f42dabab0b">GPIO_BSRR_BS5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8">GPIO_BSRR_BS5_Msk</a></td></tr>
<tr class="separator:ga5ea824455e136eee60ec17f42dabab0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f4268de41bba2e411879d3fa900af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f4268de41bba2e411879d3fa900af7">GPIO_BSRR_BS6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga91f4268de41bba2e411879d3fa900af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d6a22635cfd41987e341af34b87a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63">GPIO_BSRR_BS6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91f4268de41bba2e411879d3fa900af7">GPIO_BSRR_BS6_Pos</a>)</td></tr>
<tr class="separator:gab8d6a22635cfd41987e341af34b87a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b3333e39824fde00bc36b181de3929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b3333e39824fde00bc36b181de3929">GPIO_BSRR_BS6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63">GPIO_BSRR_BS6_Msk</a></td></tr>
<tr class="separator:ga69b3333e39824fde00bc36b181de3929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1dd4ddac06be768bb7727bcb657081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1dd4ddac06be768bb7727bcb657081">GPIO_BSRR_BS7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga6d1dd4ddac06be768bb7727bcb657081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635b08b445669748e8fadbcb0d2481e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6">GPIO_BSRR_BS7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1dd4ddac06be768bb7727bcb657081">GPIO_BSRR_BS7_Pos</a>)</td></tr>
<tr class="separator:ga635b08b445669748e8fadbcb0d2481e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9836771d1c021b9b7350fd3c3d544b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9836771d1c021b9b7350fd3c3d544b0">GPIO_BSRR_BS7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6">GPIO_BSRR_BS7_Msk</a></td></tr>
<tr class="separator:gaf9836771d1c021b9b7350fd3c3d544b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga595b5fd07dcafd23fd6ed6e23cb43b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga595b5fd07dcafd23fd6ed6e23cb43b5a">GPIO_BSRR_BS8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga595b5fd07dcafd23fd6ed6e23cb43b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765d016146d30e6112499598959a948a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a">GPIO_BSRR_BS8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga595b5fd07dcafd23fd6ed6e23cb43b5a">GPIO_BSRR_BS8_Pos</a>)</td></tr>
<tr class="separator:ga765d016146d30e6112499598959a948a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c295b6482aa91ef51198e570166f60f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c295b6482aa91ef51198e570166f60f">GPIO_BSRR_BS8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a">GPIO_BSRR_BS8_Msk</a></td></tr>
<tr class="separator:ga2c295b6482aa91ef51198e570166f60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab415c303400428fa585419e57aa2513d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab415c303400428fa585419e57aa2513d">GPIO_BSRR_BS9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab415c303400428fa585419e57aa2513d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1f12d75678bb5d295b8f77d5db15a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0">GPIO_BSRR_BS9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab415c303400428fa585419e57aa2513d">GPIO_BSRR_BS9_Pos</a>)</td></tr>
<tr class="separator:ga5e1f12d75678bb5d295b8f77d5db15a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49258fbb201ec8e332b248bbd0370b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49258fbb201ec8e332b248bbd0370b07">GPIO_BSRR_BS9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0">GPIO_BSRR_BS9_Msk</a></td></tr>
<tr class="separator:ga49258fbb201ec8e332b248bbd0370b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85195c9fb5642687151366b0f363441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf85195c9fb5642687151366b0f363441">GPIO_BSRR_BS10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf85195c9fb5642687151366b0f363441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8f9979581623c5ee8a3b16be563cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1">GPIO_BSRR_BS10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf85195c9fb5642687151366b0f363441">GPIO_BSRR_BS10_Pos</a>)</td></tr>
<tr class="separator:ga2a8f9979581623c5ee8a3b16be563cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe42933da56edaa62f89d6fb5093b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe42933da56edaa62f89d6fb5093b32">GPIO_BSRR_BS10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1">GPIO_BSRR_BS10_Msk</a></td></tr>
<tr class="separator:gadbe42933da56edaa62f89d6fb5093b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f79cf6b45de75813ed9d2af64f0d91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f79cf6b45de75813ed9d2af64f0d91b">GPIO_BSRR_BS11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga7f79cf6b45de75813ed9d2af64f0d91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d224601eb9ec2476451efe136693769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769">GPIO_BSRR_BS11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f79cf6b45de75813ed9d2af64f0d91b">GPIO_BSRR_BS11_Pos</a>)</td></tr>
<tr class="separator:ga5d224601eb9ec2476451efe136693769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b06aba868da67827335c823cde772c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b06aba868da67827335c823cde772c">GPIO_BSRR_BS11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769">GPIO_BSRR_BS11_Msk</a></td></tr>
<tr class="separator:ga71b06aba868da67827335c823cde772c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4302c8e25dd2711d37262b73865f3c19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4302c8e25dd2711d37262b73865f3c19">GPIO_BSRR_BS12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4302c8e25dd2711d37262b73865f3c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc01661d2dec2e9dd4b02528e271393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393">GPIO_BSRR_BS12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4302c8e25dd2711d37262b73865f3c19">GPIO_BSRR_BS12_Pos</a>)</td></tr>
<tr class="separator:ga8cc01661d2dec2e9dd4b02528e271393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34dec3bc91096fccb3339f2d6d181846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34dec3bc91096fccb3339f2d6d181846">GPIO_BSRR_BS12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393">GPIO_BSRR_BS12_Msk</a></td></tr>
<tr class="separator:ga34dec3bc91096fccb3339f2d6d181846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe11d923932261f904c089da78e7ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe11d923932261f904c089da78e7ebc">GPIO_BSRR_BS13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5fe11d923932261f904c089da78e7ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed57c94725261a35387ef04c9675cdbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe">GPIO_BSRR_BS13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe11d923932261f904c089da78e7ebc">GPIO_BSRR_BS13_Pos</a>)</td></tr>
<tr class="separator:gaed57c94725261a35387ef04c9675cdbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea853befe5a2a238f0e0fe5d6c41b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c">GPIO_BSRR_BS13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe">GPIO_BSRR_BS13_Msk</a></td></tr>
<tr class="separator:ga1ea853befe5a2a238f0e0fe5d6c41b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c86de2a9b2e7394040a65bf114131bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c86de2a9b2e7394040a65bf114131bc">GPIO_BSRR_BS14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga7c86de2a9b2e7394040a65bf114131bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaaedec226989e8048f5cbde2de6c1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5">GPIO_BSRR_BS14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c86de2a9b2e7394040a65bf114131bc">GPIO_BSRR_BS14_Pos</a>)</td></tr>
<tr class="separator:gaeaaedec226989e8048f5cbde2de6c1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e32d8f8af43a171ed1a4c7eb202d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17">GPIO_BSRR_BS14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5">GPIO_BSRR_BS14_Msk</a></td></tr>
<tr class="separator:ga24e32d8f8af43a171ed1a4c7eb202d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93dccdbf7e8ef41da1b847975cf0eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae93dccdbf7e8ef41da1b847975cf0eac">GPIO_BSRR_BS15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gae93dccdbf7e8ef41da1b847975cf0eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40b26153e5c50ae45ebc6deb06cc0fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb">GPIO_BSRR_BS15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae93dccdbf7e8ef41da1b847975cf0eac">GPIO_BSRR_BS15_Pos</a>)</td></tr>
<tr class="separator:gab40b26153e5c50ae45ebc6deb06cc0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8427fb5c9074e51fbf27480a6a65a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8427fb5c9074e51fbf27480a6a65a80">GPIO_BSRR_BS15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb">GPIO_BSRR_BS15_Msk</a></td></tr>
<tr class="separator:gad8427fb5c9074e51fbf27480a6a65a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9e4440bb44a4ab919e9a0171af788b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b9e4440bb44a4ab919e9a0171af788b">GPIO_BSRR_BR0_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga9b9e4440bb44a4ab919e9a0171af788b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ca69cbc7e23bf313dda10288ce21f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5">GPIO_BSRR_BR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b9e4440bb44a4ab919e9a0171af788b">GPIO_BSRR_BR0_Pos</a>)</td></tr>
<tr class="separator:gac6ca69cbc7e23bf313dda10288ce21f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44316fb208a551d63550ab435a65faaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf">GPIO_BSRR_BR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5">GPIO_BSRR_BR0_Msk</a></td></tr>
<tr class="separator:ga44316fb208a551d63550ab435a65faaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga075d239db694cea8f30c70534ddf7be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga075d239db694cea8f30c70534ddf7be9">GPIO_BSRR_BR1_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga075d239db694cea8f30c70534ddf7be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9890be2a151b0b31119eba03b36b9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df">GPIO_BSRR_BR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga075d239db694cea8f30c70534ddf7be9">GPIO_BSRR_BR1_Pos</a>)</td></tr>
<tr class="separator:gac9890be2a151b0b31119eba03b36b9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga855ce6a1019d453bd1fbe9f61b5531b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8">GPIO_BSRR_BR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df">GPIO_BSRR_BR1_Msk</a></td></tr>
<tr class="separator:ga855ce6a1019d453bd1fbe9f61b5531b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c5825e38ef02071bf0d888ab636d241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c5825e38ef02071bf0d888ab636d241">GPIO_BSRR_BR2_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga2c5825e38ef02071bf0d888ab636d241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca8d1db9b985749bcdcc4f83d80e25b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1">GPIO_BSRR_BR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c5825e38ef02071bf0d888ab636d241">GPIO_BSRR_BR2_Pos</a>)</td></tr>
<tr class="separator:gaca8d1db9b985749bcdcc4f83d80e25b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac2103861a8ab0c8c8fed5e3bf7db0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a">GPIO_BSRR_BR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1">GPIO_BSRR_BR2_Msk</a></td></tr>
<tr class="separator:ga7ac2103861a8ab0c8c8fed5e3bf7db0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef6b53609ca5d188a6916d8574d6030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef6b53609ca5d188a6916d8574d6030">GPIO_BSRR_BR3_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga1ef6b53609ca5d188a6916d8574d6030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7045c8361aeed94f72ed591c604d1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1">GPIO_BSRR_BR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef6b53609ca5d188a6916d8574d6030">GPIO_BSRR_BR3_Pos</a>)</td></tr>
<tr class="separator:gad7045c8361aeed94f72ed591c604d1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf256a26094e33026f7f575f04d0e05c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9">GPIO_BSRR_BR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1">GPIO_BSRR_BR3_Msk</a></td></tr>
<tr class="separator:gaf256a26094e33026f7f575f04d0e05c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb">GPIO_BSRR_BR4_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94341de3b04731a0df5c530c572dad7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f">GPIO_BSRR_BR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb">GPIO_BSRR_BR4_Pos</a>)</td></tr>
<tr class="separator:ga94341de3b04731a0df5c530c572dad7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac84f66118397bb661ad9edfdd50432f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0">GPIO_BSRR_BR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f">GPIO_BSRR_BR4_Msk</a></td></tr>
<tr class="separator:gac84f66118397bb661ad9edfdd50432f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa565b7acd495e70be1b68204ef2910db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa565b7acd495e70be1b68204ef2910db">GPIO_BSRR_BR5_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaa565b7acd495e70be1b68204ef2910db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d366ba8f09d9211e25c5e76b56a91af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af">GPIO_BSRR_BR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa565b7acd495e70be1b68204ef2910db">GPIO_BSRR_BR5_Pos</a>)</td></tr>
<tr class="separator:ga4d366ba8f09d9211e25c5e76b56a91af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a777f006ef68641e80110f20117a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d">GPIO_BSRR_BR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af">GPIO_BSRR_BR5_Msk</a></td></tr>
<tr class="separator:ga09a777f006ef68641e80110f20117a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce8dd4c2ed3764a234fc40ad192ae03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce8dd4c2ed3764a234fc40ad192ae03">GPIO_BSRR_BR6_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gafce8dd4c2ed3764a234fc40ad192ae03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga354a942cded8f779316613b5a73b71ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad">GPIO_BSRR_BR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafce8dd4c2ed3764a234fc40ad192ae03">GPIO_BSRR_BR6_Pos</a>)</td></tr>
<tr class="separator:ga354a942cded8f779316613b5a73b71ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8695c8bfcc32bda2806805339db1e8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce">GPIO_BSRR_BR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad">GPIO_BSRR_BR6_Msk</a></td></tr>
<tr class="separator:ga8695c8bfcc32bda2806805339db1e8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e114c3d131dbb2abc05837b9c20fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e114c3d131dbb2abc05837b9c20fff">GPIO_BSRR_BR7_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga34e114c3d131dbb2abc05837b9c20fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b90d1d54ad1a0def096663cfe9cbd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74">GPIO_BSRR_BR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34e114c3d131dbb2abc05837b9c20fff">GPIO_BSRR_BR7_Pos</a>)</td></tr>
<tr class="separator:ga6b90d1d54ad1a0def096663cfe9cbd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba577e8f2650976f219ad7ad93244f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a">GPIO_BSRR_BR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74">GPIO_BSRR_BR7_Msk</a></td></tr>
<tr class="separator:gaba577e8f2650976f219ad7ad93244f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadebc6e8a656a3adbff46f398b5bcb3d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadebc6e8a656a3adbff46f398b5bcb3d4">GPIO_BSRR_BR8_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gadebc6e8a656a3adbff46f398b5bcb3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5460b708647c1a9f742c0ff0d5bcb17b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b">GPIO_BSRR_BR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadebc6e8a656a3adbff46f398b5bcb3d4">GPIO_BSRR_BR8_Pos</a>)</td></tr>
<tr class="separator:ga5460b708647c1a9f742c0ff0d5bcb17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaedbc146cc7659d51bc5f472d3a405ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee">GPIO_BSRR_BR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b">GPIO_BSRR_BR8_Msk</a></td></tr>
<tr class="separator:gaaedbc146cc7659d51bc5f472d3a405ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d98b977fc86581e566299bd363176d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d98b977fc86581e566299bd363176d">GPIO_BSRR_BR9_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga13d98b977fc86581e566299bd363176d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa6d3943ec6a8d96dd855f436ab8e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19">GPIO_BSRR_BR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga13d98b977fc86581e566299bd363176d">GPIO_BSRR_BR9_Pos</a>)</td></tr>
<tr class="separator:ga4aa6d3943ec6a8d96dd855f436ab8e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e0c779115c59cb98e021ede5605df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3">GPIO_BSRR_BR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19">GPIO_BSRR_BR9_Msk</a></td></tr>
<tr class="separator:gaa3e0c779115c59cb98e021ede5605df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga968f494c3928ba28bfa7c87da5f2cbaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga968f494c3928ba28bfa7c87da5f2cbaa">GPIO_BSRR_BR10_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga968f494c3928ba28bfa7c87da5f2cbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f93f6e94ae0d842e5b0cda9ba6a1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd">GPIO_BSRR_BR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga968f494c3928ba28bfa7c87da5f2cbaa">GPIO_BSRR_BR10_Pos</a>)</td></tr>
<tr class="separator:gae3f93f6e94ae0d842e5b0cda9ba6a1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98581ac23be9f4fa003686d2ea523a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81">GPIO_BSRR_BR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd">GPIO_BSRR_BR10_Msk</a></td></tr>
<tr class="separator:ga98581ac23be9f4fa003686d2ea523a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b421b338b145649e8937806472a59c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b421b338b145649e8937806472a59c6">GPIO_BSRR_BR11_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga8b421b338b145649e8937806472a59c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f483f67fbc5614c010aa147e9ce6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f">GPIO_BSRR_BR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b421b338b145649e8937806472a59c6">GPIO_BSRR_BR11_Pos</a>)</td></tr>
<tr class="separator:ga9f483f67fbc5614c010aa147e9ce6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacedacd6c3e840a8172269cac3dbb550b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b">GPIO_BSRR_BR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f">GPIO_BSRR_BR11_Msk</a></td></tr>
<tr class="separator:gacedacd6c3e840a8172269cac3dbb550b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f141572b1c065dcabbc7ddfe4092f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79f141572b1c065dcabbc7ddfe4092f2">GPIO_BSRR_BR12_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga79f141572b1c065dcabbc7ddfe4092f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10f5ee9aeb2eefb25fd195e472c0de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8">GPIO_BSRR_BR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga79f141572b1c065dcabbc7ddfe4092f2">GPIO_BSRR_BR12_Pos</a>)</td></tr>
<tr class="separator:gaa10f5ee9aeb2eefb25fd195e472c0de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4622e78de418b59cd4199928801b6958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958">GPIO_BSRR_BR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8">GPIO_BSRR_BR12_Msk</a></td></tr>
<tr class="separator:ga4622e78de418b59cd4199928801b6958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a07a77a4bb0457b13abfee48ed3e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53a07a77a4bb0457b13abfee48ed3e39">GPIO_BSRR_BR13_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga53a07a77a4bb0457b13abfee48ed3e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d000805bb6f4ad68ec73159df771422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422">GPIO_BSRR_BR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53a07a77a4bb0457b13abfee48ed3e39">GPIO_BSRR_BR13_Pos</a>)</td></tr>
<tr class="separator:ga7d000805bb6f4ad68ec73159df771422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292c1d0172620e0454ccc36f91f0c6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea">GPIO_BSRR_BR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422">GPIO_BSRR_BR13_Msk</a></td></tr>
<tr class="separator:ga292c1d0172620e0454ccc36f91f0c6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6b3f0c1a866cd39319f28cacbb768e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e6b3f0c1a866cd39319f28cacbb768e">GPIO_BSRR_BR14_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga1e6b3f0c1a866cd39319f28cacbb768e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad1816ec382b6ef6e952cef1408933f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f">GPIO_BSRR_BR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e6b3f0c1a866cd39319f28cacbb768e">GPIO_BSRR_BR14_Pos</a>)</td></tr>
<tr class="separator:ga1ad1816ec382b6ef6e952cef1408933f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32477ac5ab4f5c7257ca332bb691b7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf">GPIO_BSRR_BR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f">GPIO_BSRR_BR14_Msk</a></td></tr>
<tr class="separator:ga32477ac5ab4f5c7257ca332bb691b7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d885f9a72889c6f1070b6da4d4d782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d885f9a72889c6f1070b6da4d4d782">GPIO_BSRR_BR15_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga30d885f9a72889c6f1070b6da4d4d782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c00dff452eea9a285e36a81c5abd79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79">GPIO_BSRR_BR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30d885f9a72889c6f1070b6da4d4d782">GPIO_BSRR_BR15_Pos</a>)</td></tr>
<tr class="separator:gaf8c00dff452eea9a285e36a81c5abd79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6d612adeaae9b26d0ea4af74ffe1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd">GPIO_BSRR_BR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79">GPIO_BSRR_BR15_Msk</a></td></tr>
<tr class="separator:ga3c6d612adeaae9b26d0ea4af74ffe1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b69748fd2f5e2890e784bc0970b31d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b69748fd2f5e2890e784bc0970b31d5">GPIO_BSRR_BS_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bdfbe2a618de42c420de923b2f8507d">GPIO_BSRR_BS0</a></td></tr>
<tr class="separator:ga4b69748fd2f5e2890e784bc0970b31d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa887cd170c757a2954ae8384908d030a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa887cd170c757a2954ae8384908d030a">GPIO_BSRR_BS_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga316604d9223fee0c0591b58bd42b5f51">GPIO_BSRR_BS1</a></td></tr>
<tr class="separator:gaa887cd170c757a2954ae8384908d030a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59c6fcfc63587ebe3cbf640cc74776a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa59c6fcfc63587ebe3cbf640cc74776a">GPIO_BSRR_BS_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc89617a25217236b94eec1fd93891cb">GPIO_BSRR_BS2</a></td></tr>
<tr class="separator:gaa59c6fcfc63587ebe3cbf640cc74776a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41aaeaf32b8837f8f6e29e09ed92152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac41aaeaf32b8837f8f6e29e09ed92152">GPIO_BSRR_BS_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f">GPIO_BSRR_BS3</a></td></tr>
<tr class="separator:gac41aaeaf32b8837f8f6e29e09ed92152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002773af2697ddca1bac26831cfbf231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga002773af2697ddca1bac26831cfbf231">GPIO_BSRR_BS_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga692f3966c5260fd55f3bb09829f69e75">GPIO_BSRR_BS4</a></td></tr>
<tr class="separator:ga002773af2697ddca1bac26831cfbf231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f2671eae81f28d0054b62ca5e2f763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9f2671eae81f28d0054b62ca5e2f763">GPIO_BSRR_BS_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea824455e136eee60ec17f42dabab0b">GPIO_BSRR_BS5</a></td></tr>
<tr class="separator:gaf9f2671eae81f28d0054b62ca5e2f763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dab92d27518649b3807aa4c8ef376b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dab92d27518649b3807aa4c8ef376b6">GPIO_BSRR_BS_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69b3333e39824fde00bc36b181de3929">GPIO_BSRR_BS6</a></td></tr>
<tr class="separator:ga5dab92d27518649b3807aa4c8ef376b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4945b022950bdb9570e744279a0dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4945b022950bdb9570e744279a0dd6">GPIO_BSRR_BS_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9836771d1c021b9b7350fd3c3d544b0">GPIO_BSRR_BS7</a></td></tr>
<tr class="separator:gaac4945b022950bdb9570e744279a0dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648026b2f11d992bb0e3383644be4eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga648026b2f11d992bb0e3383644be4eb9">GPIO_BSRR_BS_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c295b6482aa91ef51198e570166f60f">GPIO_BSRR_BS8</a></td></tr>
<tr class="separator:ga648026b2f11d992bb0e3383644be4eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db2ccea6361f65c6bf156aa57cd4b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9db2ccea6361f65c6bf156aa57cd4b88">GPIO_BSRR_BS_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49258fbb201ec8e332b248bbd0370b07">GPIO_BSRR_BS9</a></td></tr>
<tr class="separator:ga9db2ccea6361f65c6bf156aa57cd4b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa58e335b962fc81af70d19dbd09d9137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa58e335b962fc81af70d19dbd09d9137">GPIO_BSRR_BS_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbe42933da56edaa62f89d6fb5093b32">GPIO_BSRR_BS10</a></td></tr>
<tr class="separator:gaa58e335b962fc81af70d19dbd09d9137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5744153a68c73330e2ebe9a9a0ef8036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5744153a68c73330e2ebe9a9a0ef8036">GPIO_BSRR_BS_11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71b06aba868da67827335c823cde772c">GPIO_BSRR_BS11</a></td></tr>
<tr class="separator:ga5744153a68c73330e2ebe9a9a0ef8036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78652a72a05249db1d343735d1764208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78652a72a05249db1d343735d1764208">GPIO_BSRR_BS_12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34dec3bc91096fccb3339f2d6d181846">GPIO_BSRR_BS12</a></td></tr>
<tr class="separator:ga78652a72a05249db1d343735d1764208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6367e64393bc954efa6fdce80e94f1be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6367e64393bc954efa6fdce80e94f1be">GPIO_BSRR_BS_13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c">GPIO_BSRR_BS13</a></td></tr>
<tr class="separator:ga6367e64393bc954efa6fdce80e94f1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c5c56ab4bc16dd7341203c73899e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8c5c56ab4bc16dd7341203c73899e41">GPIO_BSRR_BS_14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17">GPIO_BSRR_BS14</a></td></tr>
<tr class="separator:gaa8c5c56ab4bc16dd7341203c73899e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c0c77c304415bdccf47a0f08b58e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66c0c77c304415bdccf47a0f08b58e4d">GPIO_BSRR_BS_15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8427fb5c9074e51fbf27480a6a65a80">GPIO_BSRR_BS15</a></td></tr>
<tr class="separator:ga66c0c77c304415bdccf47a0f08b58e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831554de814ae2941c7f527ed6b0a742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga831554de814ae2941c7f527ed6b0a742">GPIO_BSRR_BR_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf">GPIO_BSRR_BR0</a></td></tr>
<tr class="separator:ga831554de814ae2941c7f527ed6b0a742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf488fcb38fc660f7e3d1820a12ae07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf488fcb38fc660f7e3d1820a12ae07">GPIO_BSRR_BR_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8">GPIO_BSRR_BR1</a></td></tr>
<tr class="separator:ga6cf488fcb38fc660f7e3d1820a12ae07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fe0f9386b50b899fdf1f9008c54f893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fe0f9386b50b899fdf1f9008c54f893">GPIO_BSRR_BR_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a">GPIO_BSRR_BR2</a></td></tr>
<tr class="separator:ga7fe0f9386b50b899fdf1f9008c54f893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b377f0c5f564fb39480afe43ee8796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b377f0c5f564fb39480afe43ee8796">GPIO_BSRR_BR_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9">GPIO_BSRR_BR3</a></td></tr>
<tr class="separator:ga42b377f0c5f564fb39480afe43ee8796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab723c0327da5fb41fe366416b7d61d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab723c0327da5fb41fe366416b7d61d88">GPIO_BSRR_BR_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0">GPIO_BSRR_BR4</a></td></tr>
<tr class="separator:gab723c0327da5fb41fe366416b7d61d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6d8644953029e183eda4404fe9bd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d6d8644953029e183eda4404fe9bd27">GPIO_BSRR_BR_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d">GPIO_BSRR_BR5</a></td></tr>
<tr class="separator:ga0d6d8644953029e183eda4404fe9bd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e4a03667e8a750fd2e775edc44ecbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59e4a03667e8a750fd2e775edc44ecbe">GPIO_BSRR_BR_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce">GPIO_BSRR_BR6</a></td></tr>
<tr class="separator:ga59e4a03667e8a750fd2e775edc44ecbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca85d377fe820e5099d870342d634a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafca85d377fe820e5099d870342d634a8">GPIO_BSRR_BR_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a">GPIO_BSRR_BR7</a></td></tr>
<tr class="separator:gafca85d377fe820e5099d870342d634a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02c6e6e879085fd8912facf86d822cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab02c6e6e879085fd8912facf86d822cd">GPIO_BSRR_BR_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee">GPIO_BSRR_BR8</a></td></tr>
<tr class="separator:gab02c6e6e879085fd8912facf86d822cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ff03b3d52a7f40ae15cc167b34cc58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47ff03b3d52a7f40ae15cc167b34cc58">GPIO_BSRR_BR_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3">GPIO_BSRR_BR9</a></td></tr>
<tr class="separator:ga47ff03b3d52a7f40ae15cc167b34cc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c14a1c84cc91ff1d21b6802cda7d7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c14a1c84cc91ff1d21b6802cda7d7ef">GPIO_BSRR_BR_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81">GPIO_BSRR_BR10</a></td></tr>
<tr class="separator:ga7c14a1c84cc91ff1d21b6802cda7d7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498185a76dcc2305113c5d168c2844d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga498185a76dcc2305113c5d168c2844d9">GPIO_BSRR_BR_11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b">GPIO_BSRR_BR11</a></td></tr>
<tr class="separator:ga498185a76dcc2305113c5d168c2844d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222460b26eaba7d333bb4d4ae9426aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga222460b26eaba7d333bb4d4ae9426aff">GPIO_BSRR_BR_12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958">GPIO_BSRR_BR12</a></td></tr>
<tr class="separator:ga222460b26eaba7d333bb4d4ae9426aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2dc3bd09745f8de6c6788fb1d106af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca2dc3bd09745f8de6c6788fb1d106af">GPIO_BSRR_BR_13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea">GPIO_BSRR_BR13</a></td></tr>
<tr class="separator:gaca2dc3bd09745f8de6c6788fb1d106af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c96f72bdd15516e22097a3a3dad5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c96f72bdd15516e22097a3a3dad5f1">GPIO_BSRR_BR_14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf">GPIO_BSRR_BR14</a></td></tr>
<tr class="separator:ga67c96f72bdd15516e22097a3a3dad5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eaa59f6afa3fcebaf2a27c31ae38544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eaa59f6afa3fcebaf2a27c31ae38544">GPIO_BSRR_BR_15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd">GPIO_BSRR_BR15</a></td></tr>
<tr class="separator:ga6eaa59f6afa3fcebaf2a27c31ae38544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8acd11feb4223a7ca438effb3d926fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8acd11feb4223a7ca438effb3d926fc">GPIO_BRR_BR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf">GPIO_BSRR_BR0</a></td></tr>
<tr class="separator:gad8acd11feb4223a7ca438effb3d926fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4adfe8c79c3cf7e0fb7e8714ae15adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4adfe8c79c3cf7e0fb7e8714ae15adf">GPIO_BRR_BR0_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b9e4440bb44a4ab919e9a0171af788b">GPIO_BSRR_BR0_Pos</a></td></tr>
<tr class="separator:gaa4adfe8c79c3cf7e0fb7e8714ae15adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8094099cbec15df24976405da11376f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8094099cbec15df24976405da11376f">GPIO_BRR_BR0_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5">GPIO_BSRR_BR0_Msk</a></td></tr>
<tr class="separator:gab8094099cbec15df24976405da11376f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f94e96c502467ad528983494cb6645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68f94e96c502467ad528983494cb6645">GPIO_BRR_BR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8">GPIO_BSRR_BR1</a></td></tr>
<tr class="separator:ga68f94e96c502467ad528983494cb6645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483e475a913145601000fc57ef63afcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga483e475a913145601000fc57ef63afcd">GPIO_BRR_BR1_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga075d239db694cea8f30c70534ddf7be9">GPIO_BSRR_BR1_Pos</a></td></tr>
<tr class="separator:ga483e475a913145601000fc57ef63afcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad742debac1d7e18afd61fda41eda1454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad742debac1d7e18afd61fda41eda1454">GPIO_BRR_BR1_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df">GPIO_BSRR_BR1_Msk</a></td></tr>
<tr class="separator:gad742debac1d7e18afd61fda41eda1454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeebe4dddede0f14e00885b70c09bbd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeebe4dddede0f14e00885b70c09bbd09">GPIO_BRR_BR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a">GPIO_BSRR_BR2</a></td></tr>
<tr class="separator:gaeebe4dddede0f14e00885b70c09bbd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb13164bb973d1a4591ca626903e66b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb13164bb973d1a4591ca626903e66b7">GPIO_BRR_BR2_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c5825e38ef02071bf0d888ab636d241">GPIO_BSRR_BR2_Pos</a></td></tr>
<tr class="separator:gadb13164bb973d1a4591ca626903e66b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d9b343fe4038316557b5665ad90895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91d9b343fe4038316557b5665ad90895">GPIO_BRR_BR2_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1">GPIO_BSRR_BR2_Msk</a></td></tr>
<tr class="separator:ga91d9b343fe4038316557b5665ad90895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b3047fcdfe9269f5a94b6412ec6a3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b3047fcdfe9269f5a94b6412ec6a3c">GPIO_BRR_BR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9">GPIO_BSRR_BR3</a></td></tr>
<tr class="separator:ga95b3047fcdfe9269f5a94b6412ec6a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac814288cc968b01d3e7ee1b6d340a8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac814288cc968b01d3e7ee1b6d340a8dd">GPIO_BRR_BR3_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef6b53609ca5d188a6916d8574d6030">GPIO_BSRR_BR3_Pos</a></td></tr>
<tr class="separator:gac814288cc968b01d3e7ee1b6d340a8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b86cdd805087a6aa27886a1c8f3f64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59b86cdd805087a6aa27886a1c8f3f64">GPIO_BRR_BR3_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1">GPIO_BSRR_BR3_Msk</a></td></tr>
<tr class="separator:ga59b86cdd805087a6aa27886a1c8f3f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc7d79f0103f892f8c3a87d8038525a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc7d79f0103f892f8c3a87d8038525a">GPIO_BRR_BR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0">GPIO_BSRR_BR4</a></td></tr>
<tr class="separator:ga8fc7d79f0103f892f8c3a87d8038525a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f7fabe9e3187ac070c2ed6e4ae7725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9f7fabe9e3187ac070c2ed6e4ae7725">GPIO_BRR_BR4_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb">GPIO_BSRR_BR4_Pos</a></td></tr>
<tr class="separator:gac9f7fabe9e3187ac070c2ed6e4ae7725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84709afb9f2b311db9916987f5b62803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84709afb9f2b311db9916987f5b62803">GPIO_BRR_BR4_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f">GPIO_BSRR_BR4_Msk</a></td></tr>
<tr class="separator:ga84709afb9f2b311db9916987f5b62803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc7663eaa1496185041af93b4ff808b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc7663eaa1496185041af93b4ff808b">GPIO_BRR_BR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d">GPIO_BSRR_BR5</a></td></tr>
<tr class="separator:ga6cc7663eaa1496185041af93b4ff808b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b24f01f67db366ff6adf86f5f940669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b24f01f67db366ff6adf86f5f940669">GPIO_BRR_BR5_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa565b7acd495e70be1b68204ef2910db">GPIO_BSRR_BR5_Pos</a></td></tr>
<tr class="separator:ga6b24f01f67db366ff6adf86f5f940669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50fd21ca329283e8f79675f8195d6a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50fd21ca329283e8f79675f8195d6a7e">GPIO_BRR_BR5_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af">GPIO_BSRR_BR5_Msk</a></td></tr>
<tr class="separator:ga50fd21ca329283e8f79675f8195d6a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa84d5cb9d0a0a945389ad0fef07eb2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa84d5cb9d0a0a945389ad0fef07eb2a">GPIO_BRR_BR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce">GPIO_BSRR_BR6</a></td></tr>
<tr class="separator:gafa84d5cb9d0a0a945389ad0fef07eb2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e8aaa7e05c2f824d6fc1ae83f04913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22e8aaa7e05c2f824d6fc1ae83f04913">GPIO_BRR_BR6_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafce8dd4c2ed3764a234fc40ad192ae03">GPIO_BSRR_BR6_Pos</a></td></tr>
<tr class="separator:ga22e8aaa7e05c2f824d6fc1ae83f04913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29f8525d511f39db8b6ac9efbae9ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29f8525d511f39db8b6ac9efbae9ecc">GPIO_BRR_BR6_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad">GPIO_BSRR_BR6_Msk</a></td></tr>
<tr class="separator:gae29f8525d511f39db8b6ac9efbae9ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5110afe1f5bda4fde7983b447ce162c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5110afe1f5bda4fde7983b447ce162c4">GPIO_BRR_BR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a">GPIO_BSRR_BR7</a></td></tr>
<tr class="separator:ga5110afe1f5bda4fde7983b447ce162c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321d9cc2bc9fd4601694780ac4fcc7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga321d9cc2bc9fd4601694780ac4fcc7f6">GPIO_BRR_BR7_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34e114c3d131dbb2abc05837b9c20fff">GPIO_BSRR_BR7_Pos</a></td></tr>
<tr class="separator:ga321d9cc2bc9fd4601694780ac4fcc7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40c636136e51fffad265559938cb9f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae40c636136e51fffad265559938cb9f0">GPIO_BRR_BR7_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74">GPIO_BSRR_BR7_Msk</a></td></tr>
<tr class="separator:gae40c636136e51fffad265559938cb9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1560a3457fcec47c6f1871cf225557e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1560a3457fcec47c6f1871cf225557e">GPIO_BRR_BR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee">GPIO_BSRR_BR8</a></td></tr>
<tr class="separator:gae1560a3457fcec47c6f1871cf225557e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45a746e5bb2a1c132093a2844d22683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf45a746e5bb2a1c132093a2844d22683">GPIO_BRR_BR8_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadebc6e8a656a3adbff46f398b5bcb3d4">GPIO_BSRR_BR8_Pos</a></td></tr>
<tr class="separator:gaf45a746e5bb2a1c132093a2844d22683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9cd1191844e03a1aa271bd08e608e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9cd1191844e03a1aa271bd08e608e77">GPIO_BRR_BR8_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b">GPIO_BSRR_BR8_Msk</a></td></tr>
<tr class="separator:gab9cd1191844e03a1aa271bd08e608e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248ac798aa8fdd42573fa6ff4762ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga248ac798aa8fdd42573fa6ff4762ba58">GPIO_BRR_BR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3">GPIO_BSRR_BR9</a></td></tr>
<tr class="separator:ga248ac798aa8fdd42573fa6ff4762ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ae3878f9088d349453430a79e26810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae3878f9088d349453430a79e26810">GPIO_BRR_BR9_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13d98b977fc86581e566299bd363176d">GPIO_BSRR_BR9_Pos</a></td></tr>
<tr class="separator:ga84ae3878f9088d349453430a79e26810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0621db455e4164529a8e632bb413055d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0621db455e4164529a8e632bb413055d">GPIO_BRR_BR9_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19">GPIO_BSRR_BR9_Msk</a></td></tr>
<tr class="separator:ga0621db455e4164529a8e632bb413055d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe20398333e9f7e5c247e0bcfcd1d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe20398333e9f7e5c247e0bcfcd1d31">GPIO_BRR_BR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81">GPIO_BSRR_BR10</a></td></tr>
<tr class="separator:ga8fe20398333e9f7e5c247e0bcfcd1d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c89c18c00e1747d1392245f4fdeb19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08c89c18c00e1747d1392245f4fdeb19">GPIO_BRR_BR10_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga968f494c3928ba28bfa7c87da5f2cbaa">GPIO_BSRR_BR10_Pos</a></td></tr>
<tr class="separator:ga08c89c18c00e1747d1392245f4fdeb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079add3e90617726dd8748c74abaf023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga079add3e90617726dd8748c74abaf023">GPIO_BRR_BR10_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd">GPIO_BSRR_BR10_Msk</a></td></tr>
<tr class="separator:ga079add3e90617726dd8748c74abaf023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65c4bf495800254168edce220f12294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65c4bf495800254168edce220f12294">GPIO_BRR_BR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b">GPIO_BSRR_BR11</a></td></tr>
<tr class="separator:gac65c4bf495800254168edce220f12294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a92027f04f25fd1b7ec7ad660052b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a92027f04f25fd1b7ec7ad660052b42">GPIO_BRR_BR11_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b421b338b145649e8937806472a59c6">GPIO_BSRR_BR11_Pos</a></td></tr>
<tr class="separator:ga3a92027f04f25fd1b7ec7ad660052b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2be9a16fb6670ebb3492795bf6866a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2be9a16fb6670ebb3492795bf6866a">GPIO_BRR_BR11_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f">GPIO_BSRR_BR11_Msk</a></td></tr>
<tr class="separator:gaad2be9a16fb6670ebb3492795bf6866a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443c4943581f7590d706b183fb47250e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443c4943581f7590d706b183fb47250e">GPIO_BRR_BR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958">GPIO_BSRR_BR12</a></td></tr>
<tr class="separator:ga443c4943581f7590d706b183fb47250e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372754b6a71cbf3d09b959b2eef5fa7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga372754b6a71cbf3d09b959b2eef5fa7f">GPIO_BRR_BR12_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79f141572b1c065dcabbc7ddfe4092f2">GPIO_BSRR_BR12_Pos</a></td></tr>
<tr class="separator:ga372754b6a71cbf3d09b959b2eef5fa7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3507b082d551500536f8c0c3929dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed3507b082d551500536f8c0c3929dca">GPIO_BRR_BR12_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8">GPIO_BSRR_BR12_Msk</a></td></tr>
<tr class="separator:gaed3507b082d551500536f8c0c3929dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f1e586a459fe54089921daed6b99cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41f1e586a459fe54089921daed6b99cc">GPIO_BRR_BR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea">GPIO_BSRR_BR13</a></td></tr>
<tr class="separator:ga41f1e586a459fe54089921daed6b99cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd4f25b9a855fb50ddc394a2384ccf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dd4f25b9a855fb50ddc394a2384ccf2">GPIO_BRR_BR13_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53a07a77a4bb0457b13abfee48ed3e39">GPIO_BSRR_BR13_Pos</a></td></tr>
<tr class="separator:ga2dd4f25b9a855fb50ddc394a2384ccf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53217d2a5609f35d6b029a5e1eaf2e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53217d2a5609f35d6b029a5e1eaf2e5f">GPIO_BRR_BR13_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422">GPIO_BSRR_BR13_Msk</a></td></tr>
<tr class="separator:ga53217d2a5609f35d6b029a5e1eaf2e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a77aa07922b7541f1e1c936a6651713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a77aa07922b7541f1e1c936a6651713">GPIO_BRR_BR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf">GPIO_BSRR_BR14</a></td></tr>
<tr class="separator:ga4a77aa07922b7541f1e1c936a6651713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e2ac4dac68a55a7c574736a2964312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10e2ac4dac68a55a7c574736a2964312">GPIO_BRR_BR14_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e6b3f0c1a866cd39319f28cacbb768e">GPIO_BSRR_BR14_Pos</a></td></tr>
<tr class="separator:ga10e2ac4dac68a55a7c574736a2964312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239abb28695da394a23f119ddd5aa724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga239abb28695da394a23f119ddd5aa724">GPIO_BRR_BR14_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f">GPIO_BSRR_BR14_Msk</a></td></tr>
<tr class="separator:ga239abb28695da394a23f119ddd5aa724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2ab1e0d0902e871836ae13d70c566df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2ab1e0d0902e871836ae13d70c566df">GPIO_BRR_BR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd">GPIO_BSRR_BR15</a></td></tr>
<tr class="separator:gab2ab1e0d0902e871836ae13d70c566df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d13b2c8e758203e32008267734f961f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d13b2c8e758203e32008267734f961f">GPIO_BRR_BR15_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30d885f9a72889c6f1070b6da4d4d782">GPIO_BSRR_BR15_Pos</a></td></tr>
<tr class="separator:ga7d13b2c8e758203e32008267734f961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga032413396d570a1f3041385e84ab009e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga032413396d570a1f3041385e84ab009e">GPIO_BRR_BR15_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79">GPIO_BSRR_BR15_Msk</a></td></tr>
<tr class="separator:ga032413396d570a1f3041385e84ab009e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a97048a23afc262b30fc9d0a4cb65bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a97048a23afc262b30fc9d0a4cb65bc">GPIO_LCKR_LCK0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9a97048a23afc262b30fc9d0a4cb65bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b01ced29f1324ec2711a784f35504dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">GPIO_LCKR_LCK0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a97048a23afc262b30fc9d0a4cb65bc">GPIO_LCKR_LCK0_Pos</a>)</td></tr>
<tr class="separator:ga8b01ced29f1324ec2711a784f35504dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f">GPIO_LCKR_LCK0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">GPIO_LCKR_LCK0_Msk</a></td></tr>
<tr class="separator:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94100a3d7d43a5b8718aea76e31279a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94100a3d7d43a5b8718aea76e31279a7">GPIO_LCKR_LCK1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga94100a3d7d43a5b8718aea76e31279a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4780ec15743062227ad0808efb16d633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">GPIO_LCKR_LCK1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga94100a3d7d43a5b8718aea76e31279a7">GPIO_LCKR_LCK1_Pos</a>)</td></tr>
<tr class="separator:ga4780ec15743062227ad0808efb16d633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627d088ded79e6da761eaa880582372a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a">GPIO_LCKR_LCK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">GPIO_LCKR_LCK1_Msk</a></td></tr>
<tr class="separator:ga627d088ded79e6da761eaa880582372a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d48b0834c3898e74309980020f88a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96d48b0834c3898e74309980020f88a3">GPIO_LCKR_LCK2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga96d48b0834c3898e74309980020f88a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8315e9687b2a21a55a2abe39d42fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">GPIO_LCKR_LCK2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga96d48b0834c3898e74309980020f88a3">GPIO_LCKR_LCK2_Pos</a>)</td></tr>
<tr class="separator:gabc8315e9687b2a21a55a2abe39d42fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de">GPIO_LCKR_LCK2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">GPIO_LCKR_LCK2_Msk</a></td></tr>
<tr class="separator:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348f1d0358ea70f6a7dc2a00a1c519bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga348f1d0358ea70f6a7dc2a00a1c519bf">GPIO_LCKR_LCK3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga348f1d0358ea70f6a7dc2a00a1c519bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2a02d88e51b603d4b80078ccf691e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">GPIO_LCKR_LCK3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga348f1d0358ea70f6a7dc2a00a1c519bf">GPIO_LCKR_LCK3_Pos</a>)</td></tr>
<tr class="separator:ga7f2a02d88e51b603d4b80078ccf691e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1597c1b50d32ed0229c38811656ba402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402">GPIO_LCKR_LCK3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">GPIO_LCKR_LCK3_Msk</a></td></tr>
<tr class="separator:ga1597c1b50d32ed0229c38811656ba402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd29e0757ed2bc8e3935d17960b68df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd29e0757ed2bc8e3935d17960b68df">GPIO_LCKR_LCK4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9fd29e0757ed2bc8e3935d17960b68df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c6dff29eb48ca0a5f6da2bc0bf3639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">GPIO_LCKR_LCK4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd29e0757ed2bc8e3935d17960b68df">GPIO_LCKR_LCK4_Pos</a>)</td></tr>
<tr class="separator:gac6c6dff29eb48ca0a5f6da2bc0bf3639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723577475747d2405d86b1ab28767cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5">GPIO_LCKR_LCK4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">GPIO_LCKR_LCK4_Msk</a></td></tr>
<tr class="separator:ga723577475747d2405d86b1ab28767cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f73a37145ff6709a20081d329900c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07f73a37145ff6709a20081d329900c2">GPIO_LCKR_LCK5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga07f73a37145ff6709a20081d329900c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6ac7aca22480f300049102d2b1c4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">GPIO_LCKR_LCK5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga07f73a37145ff6709a20081d329900c2">GPIO_LCKR_LCK5_Pos</a>)</td></tr>
<tr class="separator:gacc6ac7aca22480f300049102d2b1c4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18">GPIO_LCKR_LCK5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">GPIO_LCKR_LCK5_Msk</a></td></tr>
<tr class="separator:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456193c04a296b05ad87aa0f8e51c144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga456193c04a296b05ad87aa0f8e51c144">GPIO_LCKR_LCK6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga456193c04a296b05ad87aa0f8e51c144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga083a590c26723e38ae5d7fd77e23809c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">GPIO_LCKR_LCK6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga456193c04a296b05ad87aa0f8e51c144">GPIO_LCKR_LCK6_Pos</a>)</td></tr>
<tr class="separator:ga083a590c26723e38ae5d7fd77e23809c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7">GPIO_LCKR_LCK6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">GPIO_LCKR_LCK6_Msk</a></td></tr>
<tr class="separator:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c741b163a1b1e23b05432f866544f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c741b163a1b1e23b05432f866544f4">GPIO_LCKR_LCK7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf9c741b163a1b1e23b05432f866544f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b322ee1833e0c7d369127406b5ea90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">GPIO_LCKR_LCK7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c741b163a1b1e23b05432f866544f4">GPIO_LCKR_LCK7_Pos</a>)</td></tr>
<tr class="separator:ga5b322ee1833e0c7d369127406b5ea90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf998da536594af780718084cee0d22a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4">GPIO_LCKR_LCK7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">GPIO_LCKR_LCK7_Msk</a></td></tr>
<tr class="separator:gaf998da536594af780718084cee0d22a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a02f2ef3023a1c82f04391fcb79859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a02f2ef3023a1c82f04391fcb79859">GPIO_LCKR_LCK8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae9a02f2ef3023a1c82f04391fcb79859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e44a9155de4980cdb0f8c4d3afc43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">GPIO_LCKR_LCK8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9a02f2ef3023a1c82f04391fcb79859">GPIO_LCKR_LCK8_Pos</a>)</td></tr>
<tr class="separator:gaa0e44a9155de4980cdb0f8c4d3afc43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00a81afcf4d92f6f5644724803b7404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404">GPIO_LCKR_LCK8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">GPIO_LCKR_LCK8_Msk</a></td></tr>
<tr class="separator:gab00a81afcf4d92f6f5644724803b7404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821f9dc79420f84e79fe2697addf1d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga821f9dc79420f84e79fe2697addf1d42">GPIO_LCKR_LCK9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga821f9dc79420f84e79fe2697addf1d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551c1ad8749c8ddb6785c06c1461338f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">GPIO_LCKR_LCK9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga821f9dc79420f84e79fe2697addf1d42">GPIO_LCKR_LCK9_Pos</a>)</td></tr>
<tr class="separator:ga551c1ad8749c8ddb6785c06c1461338f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea">GPIO_LCKR_LCK9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">GPIO_LCKR_LCK9_Msk</a></td></tr>
<tr class="separator:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eeb57953118508685e74055da9d6348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eeb57953118508685e74055da9d6348">GPIO_LCKR_LCK10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga8eeb57953118508685e74055da9d6348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1373c9d71b76f466fd817823e64e7aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">GPIO_LCKR_LCK10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8eeb57953118508685e74055da9d6348">GPIO_LCKR_LCK10_Pos</a>)</td></tr>
<tr class="separator:ga1373c9d71b76f466fd817823e64e7aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae055f5848967c7929f47e848b2ed812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812">GPIO_LCKR_LCK10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">GPIO_LCKR_LCK10_Msk</a></td></tr>
<tr class="separator:gaae055f5848967c7929f47e848b2ed812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a19305a39f7bd02815a39c998c34216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a19305a39f7bd02815a39c998c34216">GPIO_LCKR_LCK11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga4a19305a39f7bd02815a39c998c34216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aea84ab5cf33a4b62cdb3af4a819bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">GPIO_LCKR_LCK11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a19305a39f7bd02815a39c998c34216">GPIO_LCKR_LCK11_Pos</a>)</td></tr>
<tr class="separator:ga1aea84ab5cf33a4b62cdb3af4a819bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de971426a1248621733a9b78ef552ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab">GPIO_LCKR_LCK11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">GPIO_LCKR_LCK11_Msk</a></td></tr>
<tr class="separator:ga4de971426a1248621733a9b78ef552ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e8901ea395cd0a1b56c4118670fa0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81e8901ea395cd0a1b56c4118670fa0e">GPIO_LCKR_LCK12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga81e8901ea395cd0a1b56c4118670fa0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21271b45020769396b2980a02a4c309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">GPIO_LCKR_LCK12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81e8901ea395cd0a1b56c4118670fa0e">GPIO_LCKR_LCK12_Pos</a>)</td></tr>
<tr class="separator:gaf21271b45020769396b2980a02a4c309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e8685790aea3fb09194683d1f58508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508">GPIO_LCKR_LCK12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">GPIO_LCKR_LCK12_Msk</a></td></tr>
<tr class="separator:ga38e8685790aea3fb09194683d1f58508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd0ccab863e23880863f0d431fdee11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd0ccab863e23880863f0d431fdee11">GPIO_LCKR_LCK13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5dd0ccab863e23880863f0d431fdee11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64171a6f566fed1f9ea7418d6a00871c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">GPIO_LCKR_LCK13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd0ccab863e23880863f0d431fdee11">GPIO_LCKR_LCK13_Pos</a>)</td></tr>
<tr class="separator:ga64171a6f566fed1f9ea7418d6a00871c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0279fa554731160a9115c21d95312a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5">GPIO_LCKR_LCK13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">GPIO_LCKR_LCK13_Msk</a></td></tr>
<tr class="separator:gae0279fa554731160a9115c21d95312a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5686e00f4e40771a31eb18d88e1ca1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5686e00f4e40771a31eb18d88e1ca1e9">GPIO_LCKR_LCK14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga5686e00f4e40771a31eb18d88e1ca1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42b591ea761bd0ee23287ff8d508714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">GPIO_LCKR_LCK14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5686e00f4e40771a31eb18d88e1ca1e9">GPIO_LCKR_LCK14_Pos</a>)</td></tr>
<tr class="separator:gac42b591ea761bd0ee23287ff8d508714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee">GPIO_LCKR_LCK14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">GPIO_LCKR_LCK14_Msk</a></td></tr>
<tr class="separator:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba6d99e256f344ea2d8a4ba9278a0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba6d99e256f344ea2d8a4ba9278a0e3">GPIO_LCKR_LCK15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5ba6d99e256f344ea2d8a4ba9278a0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3841ea86b5a8200485ab90c2c6511cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">GPIO_LCKR_LCK15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba6d99e256f344ea2d8a4ba9278a0e3">GPIO_LCKR_LCK15_Pos</a>)</td></tr>
<tr class="separator:ga3841ea86b5a8200485ab90c2c6511cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04">GPIO_LCKR_LCK15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">GPIO_LCKR_LCK15_Msk</a></td></tr>
<tr class="separator:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40eb2db1c2df544774f41995d029565d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40eb2db1c2df544774f41995d029565d">GPIO_LCKR_LCKK_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga40eb2db1c2df544774f41995d029565d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9312bf35ddbae593f8e94b3ea7dce9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">GPIO_LCKR_LCKK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40eb2db1c2df544774f41995d029565d">GPIO_LCKR_LCKK_Pos</a>)</td></tr>
<tr class="separator:ga9312bf35ddbae593f8e94b3ea7dce9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9">GPIO_LCKR_LCKK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">GPIO_LCKR_LCKK_Msk</a></td></tr>
<tr class="separator:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac06dd36e2c8c90fe9502bad271b2ee60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac06dd36e2c8c90fe9502bad271b2ee60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214860438ba3256833543e2f5018922f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f">GPIO_AFRL_AFSEL0_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>)</td></tr>
<tr class="separator:ga214860438ba3256833543e2f5018922f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec251e186471ae09aeb3cb0aa788594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec251e186471ae09aeb3cb0aa788594">GPIO_AFRL_AFSEL0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f">GPIO_AFRL_AFSEL0_Msk</a></td></tr>
<tr class="separator:ga7ec251e186471ae09aeb3cb0aa788594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d64770b98ab6db5eee36068d6e0c45a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d64770b98ab6db5eee36068d6e0c45a">GPIO_AFRL_AFSEL0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>)</td></tr>
<tr class="separator:ga3d64770b98ab6db5eee36068d6e0c45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf16f4a3f9458d9576accc1695bed4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf16f4a3f9458d9576accc1695bed4a">GPIO_AFRL_AFSEL0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>)</td></tr>
<tr class="separator:gaabf16f4a3f9458d9576accc1695bed4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab872e44f9df01f18e4f78cee45d5cf43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab872e44f9df01f18e4f78cee45d5cf43">GPIO_AFRL_AFSEL0_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>)</td></tr>
<tr class="separator:gab872e44f9df01f18e4f78cee45d5cf43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a83a0eb943535ea970419f7bb87fa52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a83a0eb943535ea970419f7bb87fa52">GPIO_AFRL_AFSEL0_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>)</td></tr>
<tr class="separator:ga5a83a0eb943535ea970419f7bb87fa52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313ba8093d5a511430908d9adc90dc6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga313ba8093d5a511430908d9adc90dc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aac45598b88539da585e098fc93d68b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b">GPIO_AFRL_AFSEL1_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>)</td></tr>
<tr class="separator:ga5aac45598b88539da585e098fc93d68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbd174222a013c9a0e222fdd0888de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd174222a013c9a0e222fdd0888de2">GPIO_AFRL_AFSEL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b">GPIO_AFRL_AFSEL1_Msk</a></td></tr>
<tr class="separator:ga9fbd174222a013c9a0e222fdd0888de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6834a1a64ce4c42bd71cdb0bc685f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6834a1a64ce4c42bd71cdb0bc685f06">GPIO_AFRL_AFSEL1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>)</td></tr>
<tr class="separator:gae6834a1a64ce4c42bd71cdb0bc685f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f1e8fe3cf48f2dcdd6cd96c88b5754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f1e8fe3cf48f2dcdd6cd96c88b5754">GPIO_AFRL_AFSEL1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>)</td></tr>
<tr class="separator:gac4f1e8fe3cf48f2dcdd6cd96c88b5754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac38c620ad920142f38db8ef78674df56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac38c620ad920142f38db8ef78674df56">GPIO_AFRL_AFSEL1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>)</td></tr>
<tr class="separator:gac38c620ad920142f38db8ef78674df56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee3c6fd5280247ff5cb1e4c139ab85d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ee3c6fd5280247ff5cb1e4c139ab85d">GPIO_AFRL_AFSEL1_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>)</td></tr>
<tr class="separator:ga4ee3c6fd5280247ff5cb1e4c139ab85d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae132b28ab4f67a9e90e7d15302aad49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae132b28ab4f67a9e90e7d15302aad49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729f1e6b663a55ce7f5cfbe1c71489a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4">GPIO_AFRL_AFSEL2_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>)</td></tr>
<tr class="separator:ga729f1e6b663a55ce7f5cfbe1c71489a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9bc63205b8a09bd2ae7fb066058f3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bc63205b8a09bd2ae7fb066058f3da">GPIO_AFRL_AFSEL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4">GPIO_AFRL_AFSEL2_Msk</a></td></tr>
<tr class="separator:gaa9bc63205b8a09bd2ae7fb066058f3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga566eef02569b14ba89745698e4c7f4cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga566eef02569b14ba89745698e4c7f4cb">GPIO_AFRL_AFSEL2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>)</td></tr>
<tr class="separator:ga566eef02569b14ba89745698e4c7f4cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99704f0bd6543a391b934faae9f86c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99704f0bd6543a391b934faae9f86c0e">GPIO_AFRL_AFSEL2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>)</td></tr>
<tr class="separator:ga99704f0bd6543a391b934faae9f86c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e90655a95edd288bda4552137310e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e90655a95edd288bda4552137310e7c">GPIO_AFRL_AFSEL2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>)</td></tr>
<tr class="separator:ga8e90655a95edd288bda4552137310e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2b8fe31b1620d99caaa0d5b00214fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a2b8fe31b1620d99caaa0d5b00214fc">GPIO_AFRL_AFSEL2_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>)</td></tr>
<tr class="separator:ga2a2b8fe31b1620d99caaa0d5b00214fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9325a035cc3d6962d660d3f54a8df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga0d9325a035cc3d6962d660d3f54a8df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34ee7b30defbcad60d167a279a8c17d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d">GPIO_AFRL_AFSEL3_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>)</td></tr>
<tr class="separator:gaf34ee7b30defbcad60d167a279a8c17d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0fb36c07eac3809b6a5baaee74ee426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0fb36c07eac3809b6a5baaee74ee426">GPIO_AFRL_AFSEL3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d">GPIO_AFRL_AFSEL3_Msk</a></td></tr>
<tr class="separator:gae0fb36c07eac3809b6a5baaee74ee426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0eb39bec095e2b4661141b20c1bd80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0eb39bec095e2b4661141b20c1bd80d">GPIO_AFRL_AFSEL3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>)</td></tr>
<tr class="separator:gaf0eb39bec095e2b4661141b20c1bd80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97101a6c182091257d9a86f38bbf8015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97101a6c182091257d9a86f38bbf8015">GPIO_AFRL_AFSEL3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>)</td></tr>
<tr class="separator:ga97101a6c182091257d9a86f38bbf8015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf97dd08bfd9439ae9a8be2aae31572ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf97dd08bfd9439ae9a8be2aae31572ab">GPIO_AFRL_AFSEL3_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>)</td></tr>
<tr class="separator:gaf97dd08bfd9439ae9a8be2aae31572ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga640b17198ae3a4dca834c93941bb459e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga640b17198ae3a4dca834c93941bb459e">GPIO_AFRL_AFSEL3_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>)</td></tr>
<tr class="separator:ga640b17198ae3a4dca834c93941bb459e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723fbe4b28093f1837001110d8d44d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga723fbe4b28093f1837001110d8d44d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47cfab1b5c3a37414bc4a6ac2cbd746a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a">GPIO_AFRL_AFSEL4_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>)</td></tr>
<tr class="separator:ga47cfab1b5c3a37414bc4a6ac2cbd746a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728e20cadadaa3c5aa1c42c25356a9f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga728e20cadadaa3c5aa1c42c25356a9f4">GPIO_AFRL_AFSEL4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a">GPIO_AFRL_AFSEL4_Msk</a></td></tr>
<tr class="separator:ga728e20cadadaa3c5aa1c42c25356a9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga958dcb0150574251c77490397469d443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga958dcb0150574251c77490397469d443">GPIO_AFRL_AFSEL4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>)</td></tr>
<tr class="separator:ga958dcb0150574251c77490397469d443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f30587f699e9b28347b41b1752d846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f30587f699e9b28347b41b1752d846">GPIO_AFRL_AFSEL4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>)</td></tr>
<tr class="separator:ga89f30587f699e9b28347b41b1752d846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb379dcb35516d7744e8a7467aa9ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeb379dcb35516d7744e8a7467aa9ddf">GPIO_AFRL_AFSEL4_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>)</td></tr>
<tr class="separator:gafeb379dcb35516d7744e8a7467aa9ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c7a684490eaf01f5e1bd29f89bebfb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c7a684490eaf01f5e1bd29f89bebfb8">GPIO_AFRL_AFSEL4_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>)</td></tr>
<tr class="separator:ga3c7a684490eaf01f5e1bd29f89bebfb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35270d71f53047d2a14d1047478c0ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaf35270d71f53047d2a14d1047478c0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf514d5f0c3456e2f7fc6d82f2b392051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051">GPIO_AFRL_AFSEL5_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>)</td></tr>
<tr class="separator:gaf514d5f0c3456e2f7fc6d82f2b392051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad158052aa17b4bf12f9ad20b6e0c6d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad158052aa17b4bf12f9ad20b6e0c6d0c">GPIO_AFRL_AFSEL5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051">GPIO_AFRL_AFSEL5_Msk</a></td></tr>
<tr class="separator:gad158052aa17b4bf12f9ad20b6e0c6d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fba4a0c264295148200fdbea3645efb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fba4a0c264295148200fdbea3645efb">GPIO_AFRL_AFSEL5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>)</td></tr>
<tr class="separator:ga4fba4a0c264295148200fdbea3645efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf532421a6d6665eb9dd82752aa71bda6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf532421a6d6665eb9dd82752aa71bda6">GPIO_AFRL_AFSEL5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>)</td></tr>
<tr class="separator:gaf532421a6d6665eb9dd82752aa71bda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600caf3a081a223a0c9bbd22c1d65fd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga600caf3a081a223a0c9bbd22c1d65fd7">GPIO_AFRL_AFSEL5_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>)</td></tr>
<tr class="separator:ga600caf3a081a223a0c9bbd22c1d65fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cf281224f66730f522948ce2f16a9dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf281224f66730f522948ce2f16a9dc">GPIO_AFRL_AFSEL5_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>)</td></tr>
<tr class="separator:ga3cf281224f66730f522948ce2f16a9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9943c5aeeb649ab6bf33fde0d844803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gad9943c5aeeb649ab6bf33fde0d844803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4e272e9b14944740fbe643542f0ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade">GPIO_AFRL_AFSEL6_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>)</td></tr>
<tr class="separator:gafb4e272e9b14944740fbe643542f0ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893c83ab521d1bf15e71b20309d71503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga893c83ab521d1bf15e71b20309d71503">GPIO_AFRL_AFSEL6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade">GPIO_AFRL_AFSEL6_Msk</a></td></tr>
<tr class="separator:ga893c83ab521d1bf15e71b20309d71503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4eb2b4e77d1338ae80e889bb7f98159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4eb2b4e77d1338ae80e889bb7f98159">GPIO_AFRL_AFSEL6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>)</td></tr>
<tr class="separator:gae4eb2b4e77d1338ae80e889bb7f98159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ae4b89cf40e01fc3d0c1cca38db1de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87ae4b89cf40e01fc3d0c1cca38db1de">GPIO_AFRL_AFSEL6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>)</td></tr>
<tr class="separator:ga87ae4b89cf40e01fc3d0c1cca38db1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace077c57cb72736ef5dca98052403b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace077c57cb72736ef5dca98052403b72">GPIO_AFRL_AFSEL6_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>)</td></tr>
<tr class="separator:gace077c57cb72736ef5dca98052403b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1fee857fd7d1b412ed64b1c6572280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1fee857fd7d1b412ed64b1c6572280">GPIO_AFRL_AFSEL6_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>)</td></tr>
<tr class="separator:ga0b1fee857fd7d1b412ed64b1c6572280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2836c1149e06b2497f1f53518f1151f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga2836c1149e06b2497f1f53518f1151f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3248acbb1bea59926db7edb98a245b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0">GPIO_AFRL_AFSEL7_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>)</td></tr>
<tr class="separator:gab3248acbb1bea59926db7edb98a245b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0128026ab2c8ed18da456aaf82827e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0128026ab2c8ed18da456aaf82827e11">GPIO_AFRL_AFSEL7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0">GPIO_AFRL_AFSEL7_Msk</a></td></tr>
<tr class="separator:ga0128026ab2c8ed18da456aaf82827e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35641566dd5e2c3483d8ac494ff9e50d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35641566dd5e2c3483d8ac494ff9e50d">GPIO_AFRL_AFSEL7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>)</td></tr>
<tr class="separator:ga35641566dd5e2c3483d8ac494ff9e50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a155fcc736492a694dac6b25c803f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a155fcc736492a694dac6b25c803f85">GPIO_AFRL_AFSEL7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>)</td></tr>
<tr class="separator:ga6a155fcc736492a694dac6b25c803f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a4fdc80b155797db598779ae7a242f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a4fdc80b155797db598779ae7a242f">GPIO_AFRL_AFSEL7_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>)</td></tr>
<tr class="separator:ga31a4fdc80b155797db598779ae7a242f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11328845c720331b1d6a12003b3f4d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11328845c720331b1d6a12003b3f4d3">GPIO_AFRL_AFSEL7_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>)</td></tr>
<tr class="separator:gac11328845c720331b1d6a12003b3f4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4af89daf61c25562733d281e9acde3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4af89daf61c25562733d281e9acde3d">GPIO_AFRL_AFRL0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec251e186471ae09aeb3cb0aa788594">GPIO_AFRL_AFSEL0</a></td></tr>
<tr class="separator:gaf4af89daf61c25562733d281e9acde3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f152d808e8aa43362b108b1160c128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3f152d808e8aa43362b108b1160c128">GPIO_AFRL_AFRL0_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d64770b98ab6db5eee36068d6e0c45a">GPIO_AFRL_AFSEL0_0</a></td></tr>
<tr class="separator:gac3f152d808e8aa43362b108b1160c128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd77c2da1b416d80c239a024c8e4ef61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd77c2da1b416d80c239a024c8e4ef61">GPIO_AFRL_AFRL0_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabf16f4a3f9458d9576accc1695bed4a">GPIO_AFRL_AFSEL0_1</a></td></tr>
<tr class="separator:gabd77c2da1b416d80c239a024c8e4ef61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693446d17258b95fafb2685a5fe868ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693446d17258b95fafb2685a5fe868ab">GPIO_AFRL_AFRL0_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab872e44f9df01f18e4f78cee45d5cf43">GPIO_AFRL_AFSEL0_2</a></td></tr>
<tr class="separator:ga693446d17258b95fafb2685a5fe868ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac17d2fbadcaab82ce79836839278642c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac17d2fbadcaab82ce79836839278642c">GPIO_AFRL_AFRL0_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a83a0eb943535ea970419f7bb87fa52">GPIO_AFRL_AFSEL0_3</a></td></tr>
<tr class="separator:gac17d2fbadcaab82ce79836839278642c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga122cbed720d27776f0cfa6dab1fbc84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga122cbed720d27776f0cfa6dab1fbc84c">GPIO_AFRL_AFRL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd174222a013c9a0e222fdd0888de2">GPIO_AFRL_AFSEL1</a></td></tr>
<tr class="separator:ga122cbed720d27776f0cfa6dab1fbc84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2f94b9a8f50f296dd0a20b110b2e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2f94b9a8f50f296dd0a20b110b2e93">GPIO_AFRL_AFRL1_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6834a1a64ce4c42bd71cdb0bc685f06">GPIO_AFRL_AFSEL1_0</a></td></tr>
<tr class="separator:ga9f2f94b9a8f50f296dd0a20b110b2e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34ee437f14787a7bc240b13469f8d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf34ee437f14787a7bc240b13469f8d02">GPIO_AFRL_AFRL1_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4f1e8fe3cf48f2dcdd6cd96c88b5754">GPIO_AFRL_AFSEL1_1</a></td></tr>
<tr class="separator:gaf34ee437f14787a7bc240b13469f8d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9d92f139b6f523c8ece0582caa9205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b9d92f139b6f523c8ece0582caa9205">GPIO_AFRL_AFRL1_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac38c620ad920142f38db8ef78674df56">GPIO_AFRL_AFSEL1_2</a></td></tr>
<tr class="separator:ga3b9d92f139b6f523c8ece0582caa9205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga385ae9713490b8a47c63fb3f1d92eecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga385ae9713490b8a47c63fb3f1d92eecf">GPIO_AFRL_AFRL1_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ee3c6fd5280247ff5cb1e4c139ab85d">GPIO_AFRL_AFSEL1_3</a></td></tr>
<tr class="separator:ga385ae9713490b8a47c63fb3f1d92eecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafda8ce333741832561e1e3e76abcee7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafda8ce333741832561e1e3e76abcee7a">GPIO_AFRL_AFRL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bc63205b8a09bd2ae7fb066058f3da">GPIO_AFRL_AFSEL2</a></td></tr>
<tr class="separator:gafda8ce333741832561e1e3e76abcee7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae4ecfdc6739da7658d5618f949b4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae4ecfdc6739da7658d5618f949b4f0">GPIO_AFRL_AFRL2_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga566eef02569b14ba89745698e4c7f4cb">GPIO_AFRL_AFSEL2_0</a></td></tr>
<tr class="separator:ga3ae4ecfdc6739da7658d5618f949b4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6105e47f03d5c714f52753c721848e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6105e47f03d5c714f52753c721848e2">GPIO_AFRL_AFRL2_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99704f0bd6543a391b934faae9f86c0e">GPIO_AFRL_AFSEL2_1</a></td></tr>
<tr class="separator:gae6105e47f03d5c714f52753c721848e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d392ca99cf444404f329d5419febb1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d392ca99cf444404f329d5419febb1d">GPIO_AFRL_AFRL2_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e90655a95edd288bda4552137310e7c">GPIO_AFRL_AFSEL2_2</a></td></tr>
<tr class="separator:ga2d392ca99cf444404f329d5419febb1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08baef06281ebf48156f43cd6727bd7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08baef06281ebf48156f43cd6727bd7f">GPIO_AFRL_AFRL2_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a2b8fe31b1620d99caaa0d5b00214fc">GPIO_AFRL_AFSEL2_3</a></td></tr>
<tr class="separator:ga08baef06281ebf48156f43cd6727bd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee969704e28b7b0159838a8aec5f1e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee969704e28b7b0159838a8aec5f1e65">GPIO_AFRL_AFRL3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0fb36c07eac3809b6a5baaee74ee426">GPIO_AFRL_AFSEL3</a></td></tr>
<tr class="separator:gaee969704e28b7b0159838a8aec5f1e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95865001c230cb9d6794a1a8faa53464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95865001c230cb9d6794a1a8faa53464">GPIO_AFRL_AFRL3_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0eb39bec095e2b4661141b20c1bd80d">GPIO_AFRL_AFSEL3_0</a></td></tr>
<tr class="separator:ga95865001c230cb9d6794a1a8faa53464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8669f979e8cde27c80e8b33fb5cc4f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8669f979e8cde27c80e8b33fb5cc4f96">GPIO_AFRL_AFRL3_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97101a6c182091257d9a86f38bbf8015">GPIO_AFRL_AFSEL3_1</a></td></tr>
<tr class="separator:ga8669f979e8cde27c80e8b33fb5cc4f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c4a49fa8bb4a4e2cd8613be0fe8a4e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c4a49fa8bb4a4e2cd8613be0fe8a4e3">GPIO_AFRL_AFRL3_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf97dd08bfd9439ae9a8be2aae31572ab">GPIO_AFRL_AFSEL3_2</a></td></tr>
<tr class="separator:ga6c4a49fa8bb4a4e2cd8613be0fe8a4e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14278231a30cffd346762047a69f4cc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14278231a30cffd346762047a69f4cc2">GPIO_AFRL_AFRL3_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga640b17198ae3a4dca834c93941bb459e">GPIO_AFRL_AFSEL3_3</a></td></tr>
<tr class="separator:ga14278231a30cffd346762047a69f4cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac862d4f115fd881871356418943a4446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac862d4f115fd881871356418943a4446">GPIO_AFRL_AFRL4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga728e20cadadaa3c5aa1c42c25356a9f4">GPIO_AFRL_AFSEL4</a></td></tr>
<tr class="separator:gac862d4f115fd881871356418943a4446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2138d6628f63ceff1b9340fe143e4309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2138d6628f63ceff1b9340fe143e4309">GPIO_AFRL_AFRL4_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga958dcb0150574251c77490397469d443">GPIO_AFRL_AFSEL4_0</a></td></tr>
<tr class="separator:ga2138d6628f63ceff1b9340fe143e4309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa691f7acdc66a2d79e128264a7bd1a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa691f7acdc66a2d79e128264a7bd1a63">GPIO_AFRL_AFRL4_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89f30587f699e9b28347b41b1752d846">GPIO_AFRL_AFSEL4_1</a></td></tr>
<tr class="separator:gaa691f7acdc66a2d79e128264a7bd1a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2c314441cd3d4841bdb1e3d5de9db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b2c314441cd3d4841bdb1e3d5de9db5">GPIO_AFRL_AFRL4_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafeb379dcb35516d7744e8a7467aa9ddf">GPIO_AFRL_AFSEL4_2</a></td></tr>
<tr class="separator:ga6b2c314441cd3d4841bdb1e3d5de9db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab260848c23e7b1ea2777f0e4a40fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacab260848c23e7b1ea2777f0e4a40fc1">GPIO_AFRL_AFRL4_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c7a684490eaf01f5e1bd29f89bebfb8">GPIO_AFRL_AFSEL4_3</a></td></tr>
<tr class="separator:gacab260848c23e7b1ea2777f0e4a40fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga481f4065077c16365632e6a647cdcb4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga481f4065077c16365632e6a647cdcb4e">GPIO_AFRL_AFRL5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad158052aa17b4bf12f9ad20b6e0c6d0c">GPIO_AFRL_AFSEL5</a></td></tr>
<tr class="separator:ga481f4065077c16365632e6a647cdcb4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe45d3ec4c0a71d968112e7a65b5510d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe45d3ec4c0a71d968112e7a65b5510d">GPIO_AFRL_AFRL5_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fba4a0c264295148200fdbea3645efb">GPIO_AFRL_AFSEL5_0</a></td></tr>
<tr class="separator:gabe45d3ec4c0a71d968112e7a65b5510d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6372195804d3e61723030fb0d9a2268f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6372195804d3e61723030fb0d9a2268f">GPIO_AFRL_AFRL5_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf532421a6d6665eb9dd82752aa71bda6">GPIO_AFRL_AFSEL5_1</a></td></tr>
<tr class="separator:ga6372195804d3e61723030fb0d9a2268f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf383c494976eda7fad4006b937a6f359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf383c494976eda7fad4006b937a6f359">GPIO_AFRL_AFRL5_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga600caf3a081a223a0c9bbd22c1d65fd7">GPIO_AFRL_AFSEL5_2</a></td></tr>
<tr class="separator:gaf383c494976eda7fad4006b937a6f359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01dfdf9aa650eb4d3c06c6f7a4e79e44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01dfdf9aa650eb4d3c06c6f7a4e79e44">GPIO_AFRL_AFRL5_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf281224f66730f522948ce2f16a9dc">GPIO_AFRL_AFSEL5_3</a></td></tr>
<tr class="separator:ga01dfdf9aa650eb4d3c06c6f7a4e79e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac87a55d05f6d16cbfbce6e04a2c6888e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac87a55d05f6d16cbfbce6e04a2c6888e">GPIO_AFRL_AFRL6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga893c83ab521d1bf15e71b20309d71503">GPIO_AFRL_AFSEL6</a></td></tr>
<tr class="separator:gac87a55d05f6d16cbfbce6e04a2c6888e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94adf1532fc4188a926ba7d366cc13e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa94adf1532fc4188a926ba7d366cc13e">GPIO_AFRL_AFRL6_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4eb2b4e77d1338ae80e889bb7f98159">GPIO_AFRL_AFSEL6_0</a></td></tr>
<tr class="separator:gaa94adf1532fc4188a926ba7d366cc13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5289d6b05cf1ed7959b89dfb4e64a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f5289d6b05cf1ed7959b89dfb4e64a0">GPIO_AFRL_AFRL6_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87ae4b89cf40e01fc3d0c1cca38db1de">GPIO_AFRL_AFSEL6_1</a></td></tr>
<tr class="separator:ga1f5289d6b05cf1ed7959b89dfb4e64a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf8dff68b61d57bf6cbe6f22d76c5629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf8dff68b61d57bf6cbe6f22d76c5629">GPIO_AFRL_AFRL6_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace077c57cb72736ef5dca98052403b72">GPIO_AFRL_AFSEL6_2</a></td></tr>
<tr class="separator:gaaf8dff68b61d57bf6cbe6f22d76c5629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf05b72714d2577958fa5c2b5e871d223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf05b72714d2577958fa5c2b5e871d223">GPIO_AFRL_AFRL6_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1fee857fd7d1b412ed64b1c6572280">GPIO_AFRL_AFSEL6_3</a></td></tr>
<tr class="separator:gaf05b72714d2577958fa5c2b5e871d223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a41237468859702de7ea91dad62ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a41237468859702de7ea91dad62ed8">GPIO_AFRL_AFRL7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0128026ab2c8ed18da456aaf82827e11">GPIO_AFRL_AFSEL7</a></td></tr>
<tr class="separator:ga97a41237468859702de7ea91dad62ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292b5b0e56572245d5c5d72fcdada9fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292b5b0e56572245d5c5d72fcdada9fa">GPIO_AFRL_AFRL7_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35641566dd5e2c3483d8ac494ff9e50d">GPIO_AFRL_AFSEL7_0</a></td></tr>
<tr class="separator:ga292b5b0e56572245d5c5d72fcdada9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5348d823ed82075ed48b74a36c9db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d5348d823ed82075ed48b74a36c9db2">GPIO_AFRL_AFRL7_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a155fcc736492a694dac6b25c803f85">GPIO_AFRL_AFSEL7_1</a></td></tr>
<tr class="separator:ga6d5348d823ed82075ed48b74a36c9db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28527531ac7958b1de74f0883a53334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf28527531ac7958b1de74f0883a53334">GPIO_AFRL_AFRL7_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31a4fdc80b155797db598779ae7a242f">GPIO_AFRL_AFSEL7_2</a></td></tr>
<tr class="separator:gaf28527531ac7958b1de74f0883a53334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adb4a490f9b5c323dba6e591f4131f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1adb4a490f9b5c323dba6e591f4131f6">GPIO_AFRL_AFRL7_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac11328845c720331b1d6a12003b3f4d3">GPIO_AFRL_AFSEL7_3</a></td></tr>
<tr class="separator:ga1adb4a490f9b5c323dba6e591f4131f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdfdbcb5332d98e0202f4f86480736f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2cdfdbcb5332d98e0202f4f86480736f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be819e7ca1f69e2d5f6d63aaee056c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2">GPIO_AFRH_AFSEL8_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>)</td></tr>
<tr class="separator:ga5be819e7ca1f69e2d5f6d63aaee056c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed3881740613378329271150088f1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ed3881740613378329271150088f1b2">GPIO_AFRH_AFSEL8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2">GPIO_AFRH_AFSEL8_Msk</a></td></tr>
<tr class="separator:ga6ed3881740613378329271150088f1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72cc5ca956395dbb409019f45601727d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72cc5ca956395dbb409019f45601727d">GPIO_AFRH_AFSEL8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>)</td></tr>
<tr class="separator:ga72cc5ca956395dbb409019f45601727d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23cb04d03ed3fc80a827dd4fcd092e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23cb04d03ed3fc80a827dd4fcd092e92">GPIO_AFRH_AFSEL8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>)</td></tr>
<tr class="separator:ga23cb04d03ed3fc80a827dd4fcd092e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d2ccbadd52c0de148593218c735ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d2ccbadd52c0de148593218c735ed3">GPIO_AFRH_AFSEL8_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>)</td></tr>
<tr class="separator:gaf0d2ccbadd52c0de148593218c735ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd9fc9adc13e5e90df54b8885522f98e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd9fc9adc13e5e90df54b8885522f98e">GPIO_AFRH_AFSEL8_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>)</td></tr>
<tr class="separator:gabd9fc9adc13e5e90df54b8885522f98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9aeed0c87696c3a98e7e4fc3dc6dc80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae9aeed0c87696c3a98e7e4fc3dc6dc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb779906c49372a9c0d7c8eaf7face71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71">GPIO_AFRH_AFSEL9_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>)</td></tr>
<tr class="separator:gafb779906c49372a9c0d7c8eaf7face71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff5a20b7c9f10be43364ff422bb40ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacff5a20b7c9f10be43364ff422bb40ef">GPIO_AFRH_AFSEL9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71">GPIO_AFRH_AFSEL9_Msk</a></td></tr>
<tr class="separator:gacff5a20b7c9f10be43364ff422bb40ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f61f3cb607268196179fa0a28b051e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44f61f3cb607268196179fa0a28b051e">GPIO_AFRH_AFSEL9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>)</td></tr>
<tr class="separator:ga44f61f3cb607268196179fa0a28b051e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6093967302f540000072f05d3e64bf6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6093967302f540000072f05d3e64bf6f">GPIO_AFRH_AFSEL9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>)</td></tr>
<tr class="separator:ga6093967302f540000072f05d3e64bf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d91556fe4f170bbd818e6d88f5bc56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d91556fe4f170bbd818e6d88f5bc56">GPIO_AFRH_AFSEL9_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>)</td></tr>
<tr class="separator:gaa7d91556fe4f170bbd818e6d88f5bc56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68b3750a95f3627dea9867fb5cf4689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab68b3750a95f3627dea9867fb5cf4689">GPIO_AFRH_AFSEL9_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>)</td></tr>
<tr class="separator:gab68b3750a95f3627dea9867fb5cf4689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334f2ca0e5684d230cb7788969997f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga334f2ca0e5684d230cb7788969997f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b875b9713ed4640e400fcf126cf105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105">GPIO_AFRH_AFSEL10_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>)</td></tr>
<tr class="separator:ga33b875b9713ed4640e400fcf126cf105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c41926ac3fc6ec0fb8def28275bbe30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c41926ac3fc6ec0fb8def28275bbe30">GPIO_AFRH_AFSEL10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105">GPIO_AFRH_AFSEL10_Msk</a></td></tr>
<tr class="separator:ga9c41926ac3fc6ec0fb8def28275bbe30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9771de8ec013027f8f26d799e7a3fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9771de8ec013027f8f26d799e7a3fe">GPIO_AFRH_AFSEL10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>)</td></tr>
<tr class="separator:ga6d9771de8ec013027f8f26d799e7a3fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f7170c263301f7b7c55dcdf1acb832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8f7170c263301f7b7c55dcdf1acb832">GPIO_AFRH_AFSEL10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>)</td></tr>
<tr class="separator:gad8f7170c263301f7b7c55dcdf1acb832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b280a9f8a751dcb4a27cf2e9a73598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b280a9f8a751dcb4a27cf2e9a73598">GPIO_AFRH_AFSEL10_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>)</td></tr>
<tr class="separator:gaf0b280a9f8a751dcb4a27cf2e9a73598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc1431b847bccbc8841d8ab9a6aa36e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc1431b847bccbc8841d8ab9a6aa36e5">GPIO_AFRH_AFSEL10_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>)</td></tr>
<tr class="separator:gacc1431b847bccbc8841d8ab9a6aa36e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f655e646b26d49e38053d9ee9cc064b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga9f655e646b26d49e38053d9ee9cc064b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76888c8d8080e47339e0fd2e69ab42d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8">GPIO_AFRH_AFSEL11_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>)</td></tr>
<tr class="separator:ga76888c8d8080e47339e0fd2e69ab42d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a97a35b9f12ef795aa1ebb3d85c3aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a97a35b9f12ef795aa1ebb3d85c3aa">GPIO_AFRH_AFSEL11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8">GPIO_AFRH_AFSEL11_Msk</a></td></tr>
<tr class="separator:ga47a97a35b9f12ef795aa1ebb3d85c3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga711beadb293e4ef285bb813b2e9feb6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga711beadb293e4ef285bb813b2e9feb6d">GPIO_AFRH_AFSEL11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>)</td></tr>
<tr class="separator:ga711beadb293e4ef285bb813b2e9feb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad64e530b4cf96c745f69ac97d23195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad64e530b4cf96c745f69ac97d23195">GPIO_AFRH_AFSEL11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>)</td></tr>
<tr class="separator:ga8ad64e530b4cf96c745f69ac97d23195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffb839fbc0a35b148f17363553f6647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffb839fbc0a35b148f17363553f6647">GPIO_AFRH_AFSEL11_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>)</td></tr>
<tr class="separator:ga3ffb839fbc0a35b148f17363553f6647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga570aa5e92e75568945191853f0196321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga570aa5e92e75568945191853f0196321">GPIO_AFRH_AFSEL11_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>)</td></tr>
<tr class="separator:ga570aa5e92e75568945191853f0196321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dce1ce501e0b3b5e5e4b4961f7afda3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga0dce1ce501e0b3b5e5e4b4961f7afda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae162137694aa110fb89b9afeea1c648f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f">GPIO_AFRH_AFSEL12_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>)</td></tr>
<tr class="separator:gae162137694aa110fb89b9afeea1c648f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c12c0939e7fcc354e37d55b74afb351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c12c0939e7fcc354e37d55b74afb351">GPIO_AFRH_AFSEL12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f">GPIO_AFRH_AFSEL12_Msk</a></td></tr>
<tr class="separator:ga0c12c0939e7fcc354e37d55b74afb351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe1b4dcd4e796a2e145df206f35d6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe1b4dcd4e796a2e145df206f35d6ea">GPIO_AFRH_AFSEL12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>)</td></tr>
<tr class="separator:gaffe1b4dcd4e796a2e145df206f35d6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5933c2c73fec3d2f3c41d32fb64bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5933c2c73fec3d2f3c41d32fb64bfa">GPIO_AFRH_AFSEL12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>)</td></tr>
<tr class="separator:gaac5933c2c73fec3d2f3c41d32fb64bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ed0f0c148e3c52bf041ab53af1d88bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ed0f0c148e3c52bf041ab53af1d88bf">GPIO_AFRH_AFSEL12_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>)</td></tr>
<tr class="separator:ga3ed0f0c148e3c52bf041ab53af1d88bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd6cfac7c23742a6e1fe120adfe3183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbd6cfac7c23742a6e1fe120adfe3183">GPIO_AFRH_AFSEL12_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>)</td></tr>
<tr class="separator:gacbd6cfac7c23742a6e1fe120adfe3183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b195db19c1ca62ef95eed10c649180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga65b195db19c1ca62ef95eed10c649180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc533ac377beb113777896f0deb0ef91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91">GPIO_AFRH_AFSEL13_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>)</td></tr>
<tr class="separator:gacc533ac377beb113777896f0deb0ef91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e9a3a49cdad6cd65d377fb675185da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60e9a3a49cdad6cd65d377fb675185da">GPIO_AFRH_AFSEL13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91">GPIO_AFRH_AFSEL13_Msk</a></td></tr>
<tr class="separator:ga60e9a3a49cdad6cd65d377fb675185da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab74ce92f856d5f687b069166f211ecaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab74ce92f856d5f687b069166f211ecaf">GPIO_AFRH_AFSEL13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>)</td></tr>
<tr class="separator:gab74ce92f856d5f687b069166f211ecaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d2985f042e79fb320b402a6e1c425f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d2985f042e79fb320b402a6e1c425f7">GPIO_AFRH_AFSEL13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>)</td></tr>
<tr class="separator:ga1d2985f042e79fb320b402a6e1c425f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59cb8d2b8ca336c6c169c0e1a07cb2eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59cb8d2b8ca336c6c169c0e1a07cb2eb">GPIO_AFRH_AFSEL13_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>)</td></tr>
<tr class="separator:ga59cb8d2b8ca336c6c169c0e1a07cb2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ff66c2036fd651e7ae366db237b76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2ff66c2036fd651e7ae366db237b76c">GPIO_AFRH_AFSEL13_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>)</td></tr>
<tr class="separator:gac2ff66c2036fd651e7ae366db237b76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fcd5b907f7ca9538dffe1aeb00d7942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga7fcd5b907f7ca9538dffe1aeb00d7942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae997df2b0bb50f310e7fd17df043e8e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8">GPIO_AFRH_AFSEL14_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>)</td></tr>
<tr class="separator:gae997df2b0bb50f310e7fd17df043e8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d930c6c5ffa92e461a0190be4bff78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d930c6c5ffa92e461a0190be4bff78">GPIO_AFRH_AFSEL14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8">GPIO_AFRH_AFSEL14_Msk</a></td></tr>
<tr class="separator:gae3d930c6c5ffa92e461a0190be4bff78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5b6ebd9c3a8039b46748dcbd3eda99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf5b6ebd9c3a8039b46748dcbd3eda99">GPIO_AFRH_AFSEL14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>)</td></tr>
<tr class="separator:gacf5b6ebd9c3a8039b46748dcbd3eda99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21985995f6f22d63ba1170ee629bcf02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21985995f6f22d63ba1170ee629bcf02">GPIO_AFRH_AFSEL14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>)</td></tr>
<tr class="separator:ga21985995f6f22d63ba1170ee629bcf02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c98e75f198a3d84038029711c3f299f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c98e75f198a3d84038029711c3f299f">GPIO_AFRH_AFSEL14_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>)</td></tr>
<tr class="separator:ga0c98e75f198a3d84038029711c3f299f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41d1c1c7ac6886975bca9cc8ef57c73d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41d1c1c7ac6886975bca9cc8ef57c73d">GPIO_AFRH_AFSEL14_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>)</td></tr>
<tr class="separator:ga41d1c1c7ac6886975bca9cc8ef57c73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0ed32e0f197da7ea8856a58cebdb46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga0a0ed32e0f197da7ea8856a58cebdb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf94ca202e9ee8d766a5ee7794dba95b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6">GPIO_AFRH_AFSEL15_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>)</td></tr>
<tr class="separator:gaf94ca202e9ee8d766a5ee7794dba95b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46417b0da710ef512ac4ceb95b3ab44a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46417b0da710ef512ac4ceb95b3ab44a">GPIO_AFRH_AFSEL15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6">GPIO_AFRH_AFSEL15_Msk</a></td></tr>
<tr class="separator:ga46417b0da710ef512ac4ceb95b3ab44a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841bd65d5afd409fd7f2bf5f1e859348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga841bd65d5afd409fd7f2bf5f1e859348">GPIO_AFRH_AFSEL15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>)</td></tr>
<tr class="separator:ga841bd65d5afd409fd7f2bf5f1e859348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga233f1ae0a856a18e7b706093c80a6274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga233f1ae0a856a18e7b706093c80a6274">GPIO_AFRH_AFSEL15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>)</td></tr>
<tr class="separator:ga233f1ae0a856a18e7b706093c80a6274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaae51ed82039c62ec075b42a192c861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadaae51ed82039c62ec075b42a192c861">GPIO_AFRH_AFSEL15_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>)</td></tr>
<tr class="separator:gadaae51ed82039c62ec075b42a192c861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8699f7ff5369b8c20eaa32cfecbe7daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8699f7ff5369b8c20eaa32cfecbe7daf">GPIO_AFRH_AFSEL15_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>)</td></tr>
<tr class="separator:ga8699f7ff5369b8c20eaa32cfecbe7daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5bb516e3b29af807cf4772787dfd0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc5bb516e3b29af807cf4772787dfd0d">GPIO_AFRH_AFRH0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ed3881740613378329271150088f1b2">GPIO_AFRH_AFSEL8</a></td></tr>
<tr class="separator:gadc5bb516e3b29af807cf4772787dfd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga696d2e7fbb6ae2b172f64f9edd5af9b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga696d2e7fbb6ae2b172f64f9edd5af9b0">GPIO_AFRH_AFRH0_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72cc5ca956395dbb409019f45601727d">GPIO_AFRH_AFSEL8_0</a></td></tr>
<tr class="separator:ga696d2e7fbb6ae2b172f64f9edd5af9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e5f36c2bf8a8977d72621d93876b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21e5f36c2bf8a8977d72621d93876b0b">GPIO_AFRH_AFRH0_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23cb04d03ed3fc80a827dd4fcd092e92">GPIO_AFRH_AFSEL8_1</a></td></tr>
<tr class="separator:ga21e5f36c2bf8a8977d72621d93876b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d8eb06b294389ac37efc69291182ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d8eb06b294389ac37efc69291182ec">GPIO_AFRH_AFRH0_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d2ccbadd52c0de148593218c735ed3">GPIO_AFRH_AFSEL8_2</a></td></tr>
<tr class="separator:ga40d8eb06b294389ac37efc69291182ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa177428d840116200ec8e3645cfffbc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa177428d840116200ec8e3645cfffbc7">GPIO_AFRH_AFRH0_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd9fc9adc13e5e90df54b8885522f98e">GPIO_AFRH_AFSEL8_3</a></td></tr>
<tr class="separator:gaa177428d840116200ec8e3645cfffbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ca2458aef597ebfcd1eb6b83035acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ca2458aef597ebfcd1eb6b83035acd">GPIO_AFRH_AFRH1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacff5a20b7c9f10be43364ff422bb40ef">GPIO_AFRH_AFSEL9</a></td></tr>
<tr class="separator:ga75ca2458aef597ebfcd1eb6b83035acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5050213115941df4d89f1803ff3dce18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5050213115941df4d89f1803ff3dce18">GPIO_AFRH_AFRH1_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44f61f3cb607268196179fa0a28b051e">GPIO_AFRH_AFSEL9_0</a></td></tr>
<tr class="separator:ga5050213115941df4d89f1803ff3dce18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga413c97129e63fb91bdf0ac8220d9db00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga413c97129e63fb91bdf0ac8220d9db00">GPIO_AFRH_AFRH1_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6093967302f540000072f05d3e64bf6f">GPIO_AFRH_AFSEL9_1</a></td></tr>
<tr class="separator:ga413c97129e63fb91bdf0ac8220d9db00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b89ccc6c477c0cd8ff857285df07d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b89ccc6c477c0cd8ff857285df07d84">GPIO_AFRH_AFRH1_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d91556fe4f170bbd818e6d88f5bc56">GPIO_AFRH_AFSEL9_2</a></td></tr>
<tr class="separator:ga5b89ccc6c477c0cd8ff857285df07d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ead68cbb1f4aadad0789e8d2bd32e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0ead68cbb1f4aadad0789e8d2bd32e4">GPIO_AFRH_AFRH1_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab68b3750a95f3627dea9867fb5cf4689">GPIO_AFRH_AFSEL9_3</a></td></tr>
<tr class="separator:gad0ead68cbb1f4aadad0789e8d2bd32e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc39c907cd02befde4b7681b2fa070b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc39c907cd02befde4b7681b2fa070b">GPIO_AFRH_AFRH2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c41926ac3fc6ec0fb8def28275bbe30">GPIO_AFRH_AFSEL10</a></td></tr>
<tr class="separator:ga4dc39c907cd02befde4b7681b2fa070b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bc474910f7c3867c687e3d642dc7f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bc474910f7c3867c687e3d642dc7f86">GPIO_AFRH_AFRH2_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9771de8ec013027f8f26d799e7a3fe">GPIO_AFRH_AFSEL10_0</a></td></tr>
<tr class="separator:ga3bc474910f7c3867c687e3d642dc7f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6284f87ff50100a6c3e2cb496be1388a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6284f87ff50100a6c3e2cb496be1388a">GPIO_AFRH_AFRH2_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8f7170c263301f7b7c55dcdf1acb832">GPIO_AFRH_AFSEL10_1</a></td></tr>
<tr class="separator:ga6284f87ff50100a6c3e2cb496be1388a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa444f8755f374e202cb437a9f202f635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa444f8755f374e202cb437a9f202f635">GPIO_AFRH_AFRH2_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b280a9f8a751dcb4a27cf2e9a73598">GPIO_AFRH_AFSEL10_2</a></td></tr>
<tr class="separator:gaa444f8755f374e202cb437a9f202f635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b23ce670e6b5a0e87f28d1baa673a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02b23ce670e6b5a0e87f28d1baa673a2">GPIO_AFRH_AFRH2_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc1431b847bccbc8841d8ab9a6aa36e5">GPIO_AFRH_AFSEL10_3</a></td></tr>
<tr class="separator:ga02b23ce670e6b5a0e87f28d1baa673a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7043cbf3ca044ba36d59a8844c50552b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7043cbf3ca044ba36d59a8844c50552b">GPIO_AFRH_AFRH3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47a97a35b9f12ef795aa1ebb3d85c3aa">GPIO_AFRH_AFSEL11</a></td></tr>
<tr class="separator:ga7043cbf3ca044ba36d59a8844c50552b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0bca51b2c5a8635202590ed61842ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0bca51b2c5a8635202590ed61842ab">GPIO_AFRH_AFRH3_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga711beadb293e4ef285bb813b2e9feb6d">GPIO_AFRH_AFSEL11_0</a></td></tr>
<tr class="separator:ga5a0bca51b2c5a8635202590ed61842ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace0ca814ed3617d6f520ded8bc05cf3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace0ca814ed3617d6f520ded8bc05cf3e">GPIO_AFRH_AFRH3_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad64e530b4cf96c745f69ac97d23195">GPIO_AFRH_AFSEL11_1</a></td></tr>
<tr class="separator:gace0ca814ed3617d6f520ded8bc05cf3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e22f1d39a67e130c29ba1d30d8b0740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e22f1d39a67e130c29ba1d30d8b0740">GPIO_AFRH_AFRH3_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffb839fbc0a35b148f17363553f6647">GPIO_AFRH_AFSEL11_2</a></td></tr>
<tr class="separator:ga9e22f1d39a67e130c29ba1d30d8b0740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d6db61365e1172a8e5d895cbc16f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22d6db61365e1172a8e5d895cbc16f59">GPIO_AFRH_AFRH3_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga570aa5e92e75568945191853f0196321">GPIO_AFRH_AFSEL11_3</a></td></tr>
<tr class="separator:ga22d6db61365e1172a8e5d895cbc16f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae24d162b9e5a99064a81ba6a8d01d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadae24d162b9e5a99064a81ba6a8d01d8">GPIO_AFRH_AFRH4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c12c0939e7fcc354e37d55b74afb351">GPIO_AFRH_AFSEL12</a></td></tr>
<tr class="separator:gadae24d162b9e5a99064a81ba6a8d01d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee18ebc3ee54fcf4b049c722aaabd664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee18ebc3ee54fcf4b049c722aaabd664">GPIO_AFRH_AFRH4_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe1b4dcd4e796a2e145df206f35d6ea">GPIO_AFRH_AFSEL12_0</a></td></tr>
<tr class="separator:gaee18ebc3ee54fcf4b049c722aaabd664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4ef3f6843069e21c3474025f9ad452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd4ef3f6843069e21c3474025f9ad452">GPIO_AFRH_AFRH4_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac5933c2c73fec3d2f3c41d32fb64bfa">GPIO_AFRH_AFSEL12_1</a></td></tr>
<tr class="separator:gabd4ef3f6843069e21c3474025f9ad452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d973c410f46a567dd05719fc60e8b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23d973c410f46a567dd05719fc60e8b9">GPIO_AFRH_AFRH4_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ed0f0c148e3c52bf041ab53af1d88bf">GPIO_AFRH_AFSEL12_2</a></td></tr>
<tr class="separator:ga23d973c410f46a567dd05719fc60e8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef19c9e546b1d7130244a824a129a86d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef19c9e546b1d7130244a824a129a86d">GPIO_AFRH_AFRH4_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbd6cfac7c23742a6e1fe120adfe3183">GPIO_AFRH_AFSEL12_3</a></td></tr>
<tr class="separator:gaef19c9e546b1d7130244a824a129a86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b1d2c7b5ed5804798660a3e86214c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b1d2c7b5ed5804798660a3e86214c4">GPIO_AFRH_AFRH5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60e9a3a49cdad6cd65d377fb675185da">GPIO_AFRH_AFSEL13</a></td></tr>
<tr class="separator:ga33b1d2c7b5ed5804798660a3e86214c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaccf0f28c6792dcea352d16295a3370e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaccf0f28c6792dcea352d16295a3370e">GPIO_AFRH_AFRH5_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab74ce92f856d5f687b069166f211ecaf">GPIO_AFRH_AFSEL13_0</a></td></tr>
<tr class="separator:gaaccf0f28c6792dcea352d16295a3370e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8de41b0dd5fdb53556acbd27eaffef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb8de41b0dd5fdb53556acbd27eaffef">GPIO_AFRH_AFRH5_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d2985f042e79fb320b402a6e1c425f7">GPIO_AFRH_AFSEL13_1</a></td></tr>
<tr class="separator:gadb8de41b0dd5fdb53556acbd27eaffef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d3ee9f02ed784d1f9eafd306c7770b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d3ee9f02ed784d1f9eafd306c7770b">GPIO_AFRH_AFRH5_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59cb8d2b8ca336c6c169c0e1a07cb2eb">GPIO_AFRH_AFSEL13_2</a></td></tr>
<tr class="separator:ga17d3ee9f02ed784d1f9eafd306c7770b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca724f908dbf5ae10fe4721c4bb9a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaca724f908dbf5ae10fe4721c4bb9a63">GPIO_AFRH_AFRH5_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2ff66c2036fd651e7ae366db237b76c">GPIO_AFRH_AFSEL13_3</a></td></tr>
<tr class="separator:gaaca724f908dbf5ae10fe4721c4bb9a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c388b4718d2257b4af362bec67a74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56c388b4718d2257b4af362bec67a74a">GPIO_AFRH_AFRH6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3d930c6c5ffa92e461a0190be4bff78">GPIO_AFRH_AFSEL14</a></td></tr>
<tr class="separator:ga56c388b4718d2257b4af362bec67a74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67bfcdbe201c0d10d6c604a7a77ef2c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67bfcdbe201c0d10d6c604a7a77ef2c0">GPIO_AFRH_AFRH6_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf5b6ebd9c3a8039b46748dcbd3eda99">GPIO_AFRH_AFSEL14_0</a></td></tr>
<tr class="separator:ga67bfcdbe201c0d10d6c604a7a77ef2c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c262cd0c09affb4b7a8d7fe40cb8737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c262cd0c09affb4b7a8d7fe40cb8737">GPIO_AFRH_AFRH6_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21985995f6f22d63ba1170ee629bcf02">GPIO_AFRH_AFSEL14_1</a></td></tr>
<tr class="separator:ga3c262cd0c09affb4b7a8d7fe40cb8737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c5f9c67bf086d5d2adf5e894476103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37c5f9c67bf086d5d2adf5e894476103">GPIO_AFRH_AFRH6_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c98e75f198a3d84038029711c3f299f">GPIO_AFRH_AFSEL14_2</a></td></tr>
<tr class="separator:ga37c5f9c67bf086d5d2adf5e894476103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69f0639cf752be23c3d72c7218a1e179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69f0639cf752be23c3d72c7218a1e179">GPIO_AFRH_AFRH6_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41d1c1c7ac6886975bca9cc8ef57c73d">GPIO_AFRH_AFSEL14_3</a></td></tr>
<tr class="separator:ga69f0639cf752be23c3d72c7218a1e179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga770397420d63cb6e8317ae401e6b2977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga770397420d63cb6e8317ae401e6b2977">GPIO_AFRH_AFRH7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46417b0da710ef512ac4ceb95b3ab44a">GPIO_AFRH_AFSEL15</a></td></tr>
<tr class="separator:ga770397420d63cb6e8317ae401e6b2977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5323b47a92dc55d60b67a8d36049b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5323b47a92dc55d60b67a8d36049b07">GPIO_AFRH_AFRH7_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga841bd65d5afd409fd7f2bf5f1e859348">GPIO_AFRH_AFSEL15_0</a></td></tr>
<tr class="separator:gae5323b47a92dc55d60b67a8d36049b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133a9bf6920bdf13fbeda9e02c88bab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga133a9bf6920bdf13fbeda9e02c88bab4">GPIO_AFRH_AFRH7_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga233f1ae0a856a18e7b706093c80a6274">GPIO_AFRH_AFSEL15_1</a></td></tr>
<tr class="separator:ga133a9bf6920bdf13fbeda9e02c88bab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20fc99964f4f634664e4498869d1ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa20fc99964f4f634664e4498869d1ec4">GPIO_AFRH_AFRH7_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadaae51ed82039c62ec075b42a192c861">GPIO_AFRH_AFSEL15_2</a></td></tr>
<tr class="separator:gaa20fc99964f4f634664e4498869d1ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6c924c6c54448656df6acfa66b9aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a6c924c6c54448656df6acfa66b9aae">GPIO_AFRH_AFRH7_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8699f7ff5369b8c20eaa32cfecbe7daf">GPIO_AFRH_AFSEL15_3</a></td></tr>
<tr class="separator:ga3a6c924c6c54448656df6acfa66b9aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7954738eae12426137b23733f12c7c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7954738eae12426137b23733f12c7c14">I2C_CR1_PE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7954738eae12426137b23733f12c7c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641d1563a97f92a4c5e20dcdd0756986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7954738eae12426137b23733f12c7c14">I2C_CR1_PE_Pos</a>)</td></tr>
<tr class="separator:ga641d1563a97f92a4c5e20dcdd0756986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953b0d38414808db79da116842ed3262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a></td></tr>
<tr class="separator:ga953b0d38414808db79da116842ed3262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26dbc9f9c06eb552db052b0603430c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae26dbc9f9c06eb552db052b0603430c0">I2C_CR1_SMBUS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae26dbc9f9c06eb552db052b0603430c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf62afbb725efae2aa5a18c7841cfc51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf62afbb725efae2aa5a18c7841cfc51">I2C_CR1_SMBUS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae26dbc9f9c06eb552db052b0603430c0">I2C_CR1_SMBUS_Pos</a>)</td></tr>
<tr class="separator:gadf62afbb725efae2aa5a18c7841cfc51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf62afbb725efae2aa5a18c7841cfc51">I2C_CR1_SMBUS_Msk</a></td></tr>
<tr class="separator:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03323d716d67da6242e4da7431cd1ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf03323d716d67da6242e4da7431cd1ea">I2C_CR1_SMBTYPE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf03323d716d67da6242e4da7431cd1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a812813bce3b9996dec37eff310945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67a812813bce3b9996dec37eff310945">I2C_CR1_SMBTYPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf03323d716d67da6242e4da7431cd1ea">I2C_CR1_SMBTYPE_Pos</a>)</td></tr>
<tr class="separator:ga67a812813bce3b9996dec37eff310945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001198ff898802888edf58f56d5371c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a812813bce3b9996dec37eff310945">I2C_CR1_SMBTYPE_Msk</a></td></tr>
<tr class="separator:ga001198ff898802888edf58f56d5371c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183847901bff6ed293ac42cedcd0a00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183847901bff6ed293ac42cedcd0a00f">I2C_CR1_ENARP_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga183847901bff6ed293ac42cedcd0a00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608ec88f391d4617d8d196acf88ae4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga608ec88f391d4617d8d196acf88ae4c3">I2C_CR1_ENARP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga183847901bff6ed293ac42cedcd0a00f">I2C_CR1_ENARP_Pos</a>)</td></tr>
<tr class="separator:ga608ec88f391d4617d8d196acf88ae4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4598185d9092edfbf943464bcbb342ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga608ec88f391d4617d8d196acf88ae4c3">I2C_CR1_ENARP_Msk</a></td></tr>
<tr class="separator:ga4598185d9092edfbf943464bcbb342ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6320b277f4eb5ad80869cf46509ab63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6320b277f4eb5ad80869cf46509ab63">I2C_CR1_ENPEC_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gad6320b277f4eb5ad80869cf46509ab63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047dbff196b5cc2e0ca679cf09daad7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga047dbff196b5cc2e0ca679cf09daad7d">I2C_CR1_ENPEC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad6320b277f4eb5ad80869cf46509ab63">I2C_CR1_ENPEC_Pos</a>)</td></tr>
<tr class="separator:ga047dbff196b5cc2e0ca679cf09daad7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d2eb849f9d55e6298035b61e84ca42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga047dbff196b5cc2e0ca679cf09daad7d">I2C_CR1_ENPEC_Msk</a></td></tr>
<tr class="separator:ga40d2eb849f9d55e6298035b61e84ca42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ffd903ba1ddb087e7166a83b30d145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54ffd903ba1ddb087e7166a83b30d145">I2C_CR1_ENGC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga54ffd903ba1ddb087e7166a83b30d145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eff07d7a774d45f0c0b853be70b1a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7eff07d7a774d45f0c0b853be70b1a06">I2C_CR1_ENGC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54ffd903ba1ddb087e7166a83b30d145">I2C_CR1_ENGC_Pos</a>)</td></tr>
<tr class="separator:ga7eff07d7a774d45f0c0b853be70b1a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8c219193b11f8507d7b85831d14912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7eff07d7a774d45f0c0b853be70b1a06">I2C_CR1_ENGC_Msk</a></td></tr>
<tr class="separator:ga1d8c219193b11f8507d7b85831d14912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57955bf36ff5f4cd6a753e01817bf3b2">I2C_CR1_NOSTRETCH_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4eb2525f0444cc6320f96cc6c01804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57955bf36ff5f4cd6a753e01817bf3b2">I2C_CR1_NOSTRETCH_Pos</a>)</td></tr>
<tr class="separator:ga1e4eb2525f0444cc6320f96cc6c01804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a></td></tr>
<tr class="separator:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26478428c37301f88c8fe5a27ab7cff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26478428c37301f88c8fe5a27ab7cff0">I2C_CR1_START_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga26478428c37301f88c8fe5a27ab7cff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20183fa72a3acfb6eb7cd333569af62b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20183fa72a3acfb6eb7cd333569af62b">I2C_CR1_START_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26478428c37301f88c8fe5a27ab7cff0">I2C_CR1_START_Pos</a>)</td></tr>
<tr class="separator:ga20183fa72a3acfb6eb7cd333569af62b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20183fa72a3acfb6eb7cd333569af62b">I2C_CR1_START_Msk</a></td></tr>
<tr class="separator:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1acc4153373e71ad85766145727d751f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1acc4153373e71ad85766145727d751f">I2C_CR1_STOP_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1acc4153373e71ad85766145727d751f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac560445dddd085e2ec78b6c38d290893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac560445dddd085e2ec78b6c38d290893">I2C_CR1_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1acc4153373e71ad85766145727d751f">I2C_CR1_STOP_Pos</a>)</td></tr>
<tr class="separator:gac560445dddd085e2ec78b6c38d290893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace70293f3dfa24d448b600fc58e45223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac560445dddd085e2ec78b6c38d290893">I2C_CR1_STOP_Msk</a></td></tr>
<tr class="separator:gace70293f3dfa24d448b600fc58e45223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d488ef9214c8e156aa5789193b1af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d488ef9214c8e156aa5789193b1af2">I2C_CR1_ACK_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gac4d488ef9214c8e156aa5789193b1af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901752f0d8d57314c1bf5841b4d15927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga901752f0d8d57314c1bf5841b4d15927">I2C_CR1_ACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4d488ef9214c8e156aa5789193b1af2">I2C_CR1_ACK_Pos</a>)</td></tr>
<tr class="separator:ga901752f0d8d57314c1bf5841b4d15927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf933b105259a4bc46a957576adb8d96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga901752f0d8d57314c1bf5841b4d15927">I2C_CR1_ACK_Msk</a></td></tr>
<tr class="separator:gaf933b105259a4bc46a957576adb8d96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8ebf2be75a57d79c3963cbb73299e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8ebf2be75a57d79c3963cbb73299e5">I2C_CR1_POS_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga1c8ebf2be75a57d79c3963cbb73299e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44cbb4dfe0bace0e0f63516352cdd686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44cbb4dfe0bace0e0f63516352cdd686">I2C_CR1_POS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8ebf2be75a57d79c3963cbb73299e5">I2C_CR1_POS_Pos</a>)</td></tr>
<tr class="separator:ga44cbb4dfe0bace0e0f63516352cdd686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34721958229a5983f2e95dfeaa8e55c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44cbb4dfe0bace0e0f63516352cdd686">I2C_CR1_POS_Msk</a></td></tr>
<tr class="separator:ga34721958229a5983f2e95dfeaa8e55c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27ac08c854b421c8bbef0f91cb02e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae27ac08c854b421c8bbef0f91cb02e77">I2C_CR1_PEC_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae27ac08c854b421c8bbef0f91cb02e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad603ba46a4c90d87755bc21032343a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad603ba46a4c90d87755bc21032343a8e">I2C_CR1_PEC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae27ac08c854b421c8bbef0f91cb02e77">I2C_CR1_PEC_Pos</a>)</td></tr>
<tr class="separator:gad603ba46a4c90d87755bc21032343a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d0119253d93a106b5ca704e5020c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad603ba46a4c90d87755bc21032343a8e">I2C_CR1_PEC_Msk</a></td></tr>
<tr class="separator:gab4d0119253d93a106b5ca704e5020c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbad0729b1263ee12efe299c460c7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cbad0729b1263ee12efe299c460c7a9">I2C_CR1_ALERT_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga2cbad0729b1263ee12efe299c460c7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1f4432707ef457508aa265173d3ce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1f4432707ef457508aa265173d3ce6">I2C_CR1_ALERT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cbad0729b1263ee12efe299c460c7a9">I2C_CR1_ALERT_Pos</a>)</td></tr>
<tr class="separator:ga2c1f4432707ef457508aa265173d3ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1f4432707ef457508aa265173d3ce6">I2C_CR1_ALERT_Msk</a></td></tr>
<tr class="separator:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f26e1407449ae64fade6b92a5e85bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f26e1407449ae64fade6b92a5e85bc9">I2C_CR1_SWRST_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5f26e1407449ae64fade6b92a5e85bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f58f075ab791157d5a7f73d61ea4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f26e1407449ae64fade6b92a5e85bc9">I2C_CR1_SWRST_Pos</a>)</td></tr>
<tr class="separator:ga87f58f075ab791157d5a7f73d61ea4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</a></td></tr>
<tr class="separator:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37aa57192c71b1b734815130eeee8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae37aa57192c71b1b734815130eeee8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409296c2e8ff17ef7633266fad88d5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga409296c2e8ff17ef7633266fad88d5ea">I2C_CR2_FREQ_Msk</a>&#160;&#160;&#160;(0x3FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>)</td></tr>
<tr class="separator:ga409296c2e8ff17ef7633266fad88d5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293fbe15ed5fd1fc95915bd6437859e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga409296c2e8ff17ef7633266fad88d5ea">I2C_CR2_FREQ_Msk</a></td></tr>
<tr class="separator:ga293fbe15ed5fd1fc95915bd6437859e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d944f5260f40a0eb714d41859e0d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23">I2C_CR2_FREQ_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>)</td></tr>
<tr class="separator:ga09d944f5260f40a0eb714d41859e0d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ab0ef2a7795e3326900b277479d89c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c">I2C_CR2_FREQ_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>)</td></tr>
<tr class="separator:ga25ab0ef2a7795e3326900b277479d89c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657af5a02534cc900cbddc260319d845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845">I2C_CR2_FREQ_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>)</td></tr>
<tr class="separator:ga657af5a02534cc900cbddc260319d845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655214f8327fd1322998c9d8bffe308d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d">I2C_CR2_FREQ_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>)</td></tr>
<tr class="separator:ga655214f8327fd1322998c9d8bffe308d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3382a7262743bc824985af7339449386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386">I2C_CR2_FREQ_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>)</td></tr>
<tr class="separator:ga3382a7262743bc824985af7339449386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3b1a2b777fcf158c9e4264485682a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20">I2C_CR2_FREQ_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>)</td></tr>
<tr class="separator:gad3b1a2b777fcf158c9e4264485682a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d664ebaabc46a45c4453e17e5132056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d664ebaabc46a45c4453e17e5132056">I2C_CR2_ITERREN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1d664ebaabc46a45c4453e17e5132056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbb0dde5e57765d211af8595a728029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbb0dde5e57765d211af8595a728029">I2C_CR2_ITERREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d664ebaabc46a45c4453e17e5132056">I2C_CR2_ITERREN_Pos</a>)</td></tr>
<tr class="separator:ga3cbb0dde5e57765d211af8595a728029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f14ae48e4609c2b3645211234cba974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbb0dde5e57765d211af8595a728029">I2C_CR2_ITERREN_Msk</a></td></tr>
<tr class="separator:ga6f14ae48e4609c2b3645211234cba974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b73580546ba348cd434416f7729d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6b73580546ba348cd434416f7729d65">I2C_CR2_ITEVTEN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae6b73580546ba348cd434416f7729d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a4a92cd2663c4e4e690fe5f66a1706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a4a92cd2663c4e4e690fe5f66a1706">I2C_CR2_ITEVTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6b73580546ba348cd434416f7729d65">I2C_CR2_ITEVTEN_Pos</a>)</td></tr>
<tr class="separator:gac4a4a92cd2663c4e4e690fe5f66a1706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1ebaf8173090ec469b055b98e585d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4a4a92cd2663c4e4e690fe5f66a1706">I2C_CR2_ITEVTEN_Msk</a></td></tr>
<tr class="separator:ga3b1ebaf8173090ec469b055b98e585d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf0976d8a817ec970a78137e6bac452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cf0976d8a817ec970a78137e6bac452">I2C_CR2_ITBUFEN_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1cf0976d8a817ec970a78137e6bac452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765fa0272f4a94eed64fba9b3cdac713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga765fa0272f4a94eed64fba9b3cdac713">I2C_CR2_ITBUFEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1cf0976d8a817ec970a78137e6bac452">I2C_CR2_ITBUFEN_Pos</a>)</td></tr>
<tr class="separator:ga765fa0272f4a94eed64fba9b3cdac713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga765fa0272f4a94eed64fba9b3cdac713">I2C_CR2_ITBUFEN_Msk</a></td></tr>
<tr class="separator:ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b0d5b0217bd628743324b8393bc74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b0d5b0217bd628743324b8393bc74a">I2C_CR2_DMAEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga69b0d5b0217bd628743324b8393bc74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2987290a42860b8700c2dcfb8eaef399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2987290a42860b8700c2dcfb8eaef399">I2C_CR2_DMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69b0d5b0217bd628743324b8393bc74a">I2C_CR2_DMAEN_Pos</a>)</td></tr>
<tr class="separator:ga2987290a42860b8700c2dcfb8eaef399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb81d5c91486b873bd0bf279a4ffcf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2987290a42860b8700c2dcfb8eaef399">I2C_CR2_DMAEN_Msk</a></td></tr>
<tr class="separator:gadb81d5c91486b873bd0bf279a4ffcf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c908f15a0b4c9e603d17b066fc85b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c908f15a0b4c9e603d17b066fc85b7b">I2C_CR2_LAST_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga0c908f15a0b4c9e603d17b066fc85b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9c22f3c0a1abb70e0255c765b30382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9c22f3c0a1abb70e0255c765b30382">I2C_CR2_LAST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c908f15a0b4c9e603d17b066fc85b7b">I2C_CR2_LAST_Pos</a>)</td></tr>
<tr class="separator:ga2c9c22f3c0a1abb70e0255c765b30382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0955008cbabbb6b726ba0b4f8da609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9c22f3c0a1abb70e0255c765b30382">I2C_CR2_LAST_Msk</a></td></tr>
<tr class="separator:ga6a0955008cbabbb6b726ba0b4f8da609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8250616a993a5f2bb04cd0f116005864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864">I2C_OAR1_ADD1_7</a>&#160;&#160;&#160;0x000000FEU</td></tr>
<tr class="separator:ga8250616a993a5f2bb04cd0f116005864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8141dcd63a8429a64d488cc78ef3ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1">I2C_OAR1_ADD8_9</a>&#160;&#160;&#160;0x00000300U</td></tr>
<tr class="separator:gab8141dcd63a8429a64d488cc78ef3ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5025971b93434d9d6c1b47ba93cc4249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5025971b93434d9d6c1b47ba93cc4249">I2C_OAR1_ADD0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5025971b93434d9d6c1b47ba93cc4249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315ebd53e115b321f02d945a5a485356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315ebd53e115b321f02d945a5a485356">I2C_OAR1_ADD0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5025971b93434d9d6c1b47ba93cc4249">I2C_OAR1_ADD0_Pos</a>)</td></tr>
<tr class="separator:ga315ebd53e115b321f02d945a5a485356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7c20c81f79d17921718412b8fca6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7">I2C_OAR1_ADD0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga315ebd53e115b321f02d945a5a485356">I2C_OAR1_ADD0_Msk</a></td></tr>
<tr class="separator:ga8b7c20c81f79d17921718412b8fca6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53aaf5c99387556eb05205972a9fd765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53aaf5c99387556eb05205972a9fd765">I2C_OAR1_ADD1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga53aaf5c99387556eb05205972a9fd765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbc5009a53817d14a5b61b81abe47eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedbc5009a53817d14a5b61b81abe47eb">I2C_OAR1_ADD1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53aaf5c99387556eb05205972a9fd765">I2C_OAR1_ADD1_Pos</a>)</td></tr>
<tr class="separator:gaedbc5009a53817d14a5b61b81abe47eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499a61f0013c5c6fe38b848901f58769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769">I2C_OAR1_ADD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedbc5009a53817d14a5b61b81abe47eb">I2C_OAR1_ADD1_Msk</a></td></tr>
<tr class="separator:ga499a61f0013c5c6fe38b848901f58769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1601f93351d29fd314910972bd4a997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1601f93351d29fd314910972bd4a997">I2C_OAR1_ADD2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac1601f93351d29fd314910972bd4a997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d6b1ee8556d79db1f804871576381e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74d6b1ee8556d79db1f804871576381e">I2C_OAR1_ADD2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1601f93351d29fd314910972bd4a997">I2C_OAR1_ADD2_Pos</a>)</td></tr>
<tr class="separator:ga74d6b1ee8556d79db1f804871576381e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44a263e36a7f34d922ff124aebd99c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3">I2C_OAR1_ADD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74d6b1ee8556d79db1f804871576381e">I2C_OAR1_ADD2_Msk</a></td></tr>
<tr class="separator:gab44a263e36a7f34d922ff124aebd99c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c1306ea26d1fde330540af98f2ebaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04c1306ea26d1fde330540af98f2ebaf">I2C_OAR1_ADD3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga04c1306ea26d1fde330540af98f2ebaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd895166f6d0f2b1fe5bdb245495e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd895166f6d0f2b1fe5bdb245495e7c">I2C_OAR1_ADD3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga04c1306ea26d1fde330540af98f2ebaf">I2C_OAR1_ADD3_Pos</a>)</td></tr>
<tr class="separator:ga3bd895166f6d0f2b1fe5bdb245495e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9584dca3b1b414a63cf7ba75e557155b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b">I2C_OAR1_ADD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd895166f6d0f2b1fe5bdb245495e7c">I2C_OAR1_ADD3_Msk</a></td></tr>
<tr class="separator:ga9584dca3b1b414a63cf7ba75e557155b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ebb7dae5c13a499109a9f0089387b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91ebb7dae5c13a499109a9f0089387b2">I2C_OAR1_ADD4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga91ebb7dae5c13a499109a9f0089387b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3261bcc4b1d94f2800cc78d26ef6a638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3261bcc4b1d94f2800cc78d26ef6a638">I2C_OAR1_ADD4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91ebb7dae5c13a499109a9f0089387b2">I2C_OAR1_ADD4_Pos</a>)</td></tr>
<tr class="separator:ga3261bcc4b1d94f2800cc78d26ef6a638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110b915b907f4bf29ff03da1f077bd97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97">I2C_OAR1_ADD4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3261bcc4b1d94f2800cc78d26ef6a638">I2C_OAR1_ADD4_Msk</a></td></tr>
<tr class="separator:ga110b915b907f4bf29ff03da1f077bd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga863a732cfab0b27034149a5d95c1c978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga863a732cfab0b27034149a5d95c1c978">I2C_OAR1_ADD5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga863a732cfab0b27034149a5d95c1c978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga078a30f84550430baa5ea4ce4b424afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga078a30f84550430baa5ea4ce4b424afd">I2C_OAR1_ADD5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga863a732cfab0b27034149a5d95c1c978">I2C_OAR1_ADD5_Pos</a>)</td></tr>
<tr class="separator:ga078a30f84550430baa5ea4ce4b424afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0856dee2657cf0a04d79084da86988ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca">I2C_OAR1_ADD5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga078a30f84550430baa5ea4ce4b424afd">I2C_OAR1_ADD5_Msk</a></td></tr>
<tr class="separator:ga0856dee2657cf0a04d79084da86988ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeef10580199e2315af15107d03374b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeef10580199e2315af15107d03374b6">I2C_OAR1_ADD6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gadeef10580199e2315af15107d03374b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga708c99b9b7c44311be6a91fa01e2603d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga708c99b9b7c44311be6a91fa01e2603d">I2C_OAR1_ADD6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeef10580199e2315af15107d03374b6">I2C_OAR1_ADD6_Pos</a>)</td></tr>
<tr class="separator:ga708c99b9b7c44311be6a91fa01e2603d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5507af6154f60125dadc4654f57776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca">I2C_OAR1_ADD6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga708c99b9b7c44311be6a91fa01e2603d">I2C_OAR1_ADD6_Msk</a></td></tr>
<tr class="separator:ga5507af6154f60125dadc4654f57776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff51a9d14ec34d35f911c1c4d474db02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff51a9d14ec34d35f911c1c4d474db02">I2C_OAR1_ADD7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaff51a9d14ec34d35f911c1c4d474db02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9645decd676803bd6a1cb9e5cca0f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c9645decd676803bd6a1cb9e5cca0f8">I2C_OAR1_ADD7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff51a9d14ec34d35f911c1c4d474db02">I2C_OAR1_ADD7_Pos</a>)</td></tr>
<tr class="separator:ga6c9645decd676803bd6a1cb9e5cca0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca710515f0aac5abdac02a630e09097c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c">I2C_OAR1_ADD7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c9645decd676803bd6a1cb9e5cca0f8">I2C_OAR1_ADD7_Msk</a></td></tr>
<tr class="separator:gaca710515f0aac5abdac02a630e09097c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f7918fdb3af6d0c8ade393fb8c8357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15f7918fdb3af6d0c8ade393fb8c8357">I2C_OAR1_ADD8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga15f7918fdb3af6d0c8ade393fb8c8357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga484398bbd79662011f8fb6467c127d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga484398bbd79662011f8fb6467c127d65">I2C_OAR1_ADD8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15f7918fdb3af6d0c8ade393fb8c8357">I2C_OAR1_ADD8_Pos</a>)</td></tr>
<tr class="separator:ga484398bbd79662011f8fb6467c127d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab945eba8b842a253cc64cce722537264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264">I2C_OAR1_ADD8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga484398bbd79662011f8fb6467c127d65">I2C_OAR1_ADD8_Msk</a></td></tr>
<tr class="separator:gab945eba8b842a253cc64cce722537264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9208eb446047890ea90e2f87f57a8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9208eb446047890ea90e2f87f57a8e0">I2C_OAR1_ADD9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gad9208eb446047890ea90e2f87f57a8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1cdf0196ac2b11475fbf7078a852a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1cdf0196ac2b11475fbf7078a852a2">I2C_OAR1_ADD9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9208eb446047890ea90e2f87f57a8e0">I2C_OAR1_ADD9_Pos</a>)</td></tr>
<tr class="separator:gaaf1cdf0196ac2b11475fbf7078a852a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cf2dfc6b1ed55413be06acca413430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430">I2C_OAR1_ADD9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1cdf0196ac2b11475fbf7078a852a2">I2C_OAR1_ADD9_Msk</a></td></tr>
<tr class="separator:ga10cf2dfc6b1ed55413be06acca413430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a9d87efeab027259266521e849cd0f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a9d87efeab027259266521e849cd0f6">I2C_OAR1_ADDMODE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga0a9d87efeab027259266521e849cd0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465856ef24302471bd5562be5f4d8418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga465856ef24302471bd5562be5f4d8418">I2C_OAR1_ADDMODE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a9d87efeab027259266521e849cd0f6">I2C_OAR1_ADDMODE_Pos</a>)</td></tr>
<tr class="separator:ga465856ef24302471bd5562be5f4d8418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8df80cd27313c896e887aae81fa639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639">I2C_OAR1_ADDMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga465856ef24302471bd5562be5f4d8418">I2C_OAR1_ADDMODE_Msk</a></td></tr>
<tr class="separator:ga7d8df80cd27313c896e887aae81fa639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd1b7689ba1197bb496f7b0042e59ac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd1b7689ba1197bb496f7b0042e59ac9">I2C_OAR2_ENDUAL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabd1b7689ba1197bb496f7b0042e59ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28fa608f2cec586e6bdb98ae510022d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28fa608f2cec586e6bdb98ae510022d9">I2C_OAR2_ENDUAL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabd1b7689ba1197bb496f7b0042e59ac9">I2C_OAR2_ENDUAL_Pos</a>)</td></tr>
<tr class="separator:ga28fa608f2cec586e6bdb98ae510022d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83ed1ee64439cb2734a708445f37e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94">I2C_OAR2_ENDUAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28fa608f2cec586e6bdb98ae510022d9">I2C_OAR2_ENDUAL_Msk</a></td></tr>
<tr class="separator:gab83ed1ee64439cb2734a708445f37e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga809d88f42d6572f85dd75ab2bb92b243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga809d88f42d6572f85dd75ab2bb92b243">I2C_OAR2_ADD2_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga809d88f42d6572f85dd75ab2bb92b243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d179042a15bdc94dd4477b990082c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18d179042a15bdc94dd4477b990082c5">I2C_OAR2_ADD2_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga809d88f42d6572f85dd75ab2bb92b243">I2C_OAR2_ADD2_Pos</a>)</td></tr>
<tr class="separator:ga18d179042a15bdc94dd4477b990082c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd3d8fd1de1f16d051efb52dd3d657c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4">I2C_OAR2_ADD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18d179042a15bdc94dd4477b990082c5">I2C_OAR2_ADD2_Msk</a></td></tr>
<tr class="separator:gadd3d8fd1de1f16d051efb52dd3d657c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8168b87f1d876a0cdbafff9f3dd922f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8168b87f1d876a0cdbafff9f3dd922f5">I2C_DR_DR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8168b87f1d876a0cdbafff9f3dd922f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b487d8e08e84b2ef59c6de0e92316b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b487d8e08e84b2ef59c6de0e92316b1">I2C_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8168b87f1d876a0cdbafff9f3dd922f5">I2C_DR_DR_Pos</a>)</td></tr>
<tr class="separator:ga2b487d8e08e84b2ef59c6de0e92316b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43021a4a7f79672d27c36a469b301d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5">I2C_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b487d8e08e84b2ef59c6de0e92316b1">I2C_DR_DR_Msk</a></td></tr>
<tr class="separator:gac43021a4a7f79672d27c36a469b301d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ed7d8c3e9dc642c2c70c834aeec6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67ed7d8c3e9dc642c2c70c834aeec6ea">I2C_SR1_SB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga67ed7d8c3e9dc642c2c70c834aeec6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d2227f20b51eda4af2fb9e9dd4f6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9d2227f20b51eda4af2fb9e9dd4f6df">I2C_SR1_SB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67ed7d8c3e9dc642c2c70c834aeec6ea">I2C_SR1_SB_Pos</a>)</td></tr>
<tr class="separator:gab9d2227f20b51eda4af2fb9e9dd4f6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6935c920da59d755d0cf834548a70ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9d2227f20b51eda4af2fb9e9dd4f6df">I2C_SR1_SB_Msk</a></td></tr>
<tr class="separator:ga6935c920da59d755d0cf834548a70ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4662fc1d4534a406d3e4e417dcaa29c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4662fc1d4534a406d3e4e417dcaa29c1">I2C_SR1_ADDR_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4662fc1d4534a406d3e4e417dcaa29c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387882c1ac38b5af80a88ac6c5c8961f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387882c1ac38b5af80a88ac6c5c8961f">I2C_SR1_ADDR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4662fc1d4534a406d3e4e417dcaa29c1">I2C_SR1_ADDR_Pos</a>)</td></tr>
<tr class="separator:ga387882c1ac38b5af80a88ac6c5c8961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db361a4d9dd84b187085a11d933b45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga387882c1ac38b5af80a88ac6c5c8961f">I2C_SR1_ADDR_Msk</a></td></tr>
<tr class="separator:ga3db361a4d9dd84b187085a11d933b45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c662220a2fc8d437b929ac360b7b6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c662220a2fc8d437b929ac360b7b6d3">I2C_SR1_BTF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3c662220a2fc8d437b929ac360b7b6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da3a67ef386eb3c7fc5be2016a1f0b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1">I2C_SR1_BTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c662220a2fc8d437b929ac360b7b6d3">I2C_SR1_BTF_Pos</a>)</td></tr>
<tr class="separator:ga9da3a67ef386eb3c7fc5be2016a1f0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb279f85d78cfe5abd3eeb0b40a65ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1">I2C_SR1_BTF_Msk</a></td></tr>
<tr class="separator:gafb279f85d78cfe5abd3eeb0b40a65ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e3e98939884a675f561bd0133c73f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57e3e98939884a675f561bd0133c73f7">I2C_SR1_ADD10_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga57e3e98939884a675f561bd0133c73f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc01a4be991adeeffbdf18b5767ea30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc01a4be991adeeffbdf18b5767ea30b">I2C_SR1_ADD10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57e3e98939884a675f561bd0133c73f7">I2C_SR1_ADD10_Pos</a>)</td></tr>
<tr class="separator:gabc01a4be991adeeffbdf18b5767ea30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6faaa55a1e48aa7c1f2b69669901445d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc01a4be991adeeffbdf18b5767ea30b">I2C_SR1_ADD10_Msk</a></td></tr>
<tr class="separator:ga6faaa55a1e48aa7c1f2b69669901445d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508dc538aee33bf854cfbe3b7f4a7ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508dc538aee33bf854cfbe3b7f4a7ba9">I2C_SR1_STOPF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga508dc538aee33bf854cfbe3b7f4a7ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1679ebac13f8ad5aad54acd446f70e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1679ebac13f8ad5aad54acd446f70e4">I2C_SR1_STOPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga508dc538aee33bf854cfbe3b7f4a7ba9">I2C_SR1_STOPF_Pos</a>)</td></tr>
<tr class="separator:gad1679ebac13f8ad5aad54acd446f70e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafcea4cdbe2f6da31566c897fa893a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1679ebac13f8ad5aad54acd446f70e4">I2C_SR1_STOPF_Msk</a></td></tr>
<tr class="separator:gaafcea4cdbe2f6da31566c897fa893a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380b3695a5b03ae70e411ba048a04e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga380b3695a5b03ae70e411ba048a04e49">I2C_SR1_RXNE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga380b3695a5b03ae70e411ba048a04e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf56d0f5cc9b333a2d287baf96e1ca62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf56d0f5cc9b333a2d287baf96e1ca62">I2C_SR1_RXNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga380b3695a5b03ae70e411ba048a04e49">I2C_SR1_RXNE_Pos</a>)</td></tr>
<tr class="separator:gacf56d0f5cc9b333a2d287baf96e1ca62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ebe33c992611bc2e25bbb01c1441a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf56d0f5cc9b333a2d287baf96e1ca62">I2C_SR1_RXNE_Msk</a></td></tr>
<tr class="separator:gaf6ebe33c992611bc2e25bbb01c1441a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdceff8db6df40c017f96a5e606ea884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdceff8db6df40c017f96a5e606ea884">I2C_SR1_TXE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gabdceff8db6df40c017f96a5e606ea884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835a04e1e2c43a4462b9b5cd04b2b4ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea">I2C_SR1_TXE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabdceff8db6df40c017f96a5e606ea884">I2C_SR1_TXE_Pos</a>)</td></tr>
<tr class="separator:ga835a04e1e2c43a4462b9b5cd04b2b4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc4da49c163910203255e384591b6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea">I2C_SR1_TXE_Msk</a></td></tr>
<tr class="separator:gafdc4da49c163910203255e384591b6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1c615024c02d5ea5bcb3717ff6863d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1c615024c02d5ea5bcb3717ff6863d">I2C_SR1_BERR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0a1c615024c02d5ea5bcb3717ff6863d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591f9c02dd6c1b393f295ddd9be5f28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga591f9c02dd6c1b393f295ddd9be5f28d">I2C_SR1_BERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1c615024c02d5ea5bcb3717ff6863d">I2C_SR1_BERR_Pos</a>)</td></tr>
<tr class="separator:ga591f9c02dd6c1b393f295ddd9be5f28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d12990c90ab0757dcfea150ea50b227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga591f9c02dd6c1b393f295ddd9be5f28d">I2C_SR1_BERR_Msk</a></td></tr>
<tr class="separator:ga1d12990c90ab0757dcfea150ea50b227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab03fd640b6661848addb3cd9d38519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafab03fd640b6661848addb3cd9d38519">I2C_SR1_ARLO_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafab03fd640b6661848addb3cd9d38519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7859c854cc27fefc075eb3a6d67410da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7859c854cc27fefc075eb3a6d67410da">I2C_SR1_ARLO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafab03fd640b6661848addb3cd9d38519">I2C_SR1_ARLO_Pos</a>)</td></tr>
<tr class="separator:ga7859c854cc27fefc075eb3a6d67410da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc52f6ec6172c71d8b026a22c2f69d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7859c854cc27fefc075eb3a6d67410da">I2C_SR1_ARLO_Msk</a></td></tr>
<tr class="separator:gacbc52f6ec6172c71d8b026a22c2f69d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0a33028b96b10708bd881b21c17dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0a33028b96b10708bd881b21c17dae">I2C_SR1_AF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gafb0a33028b96b10708bd881b21c17dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64af2b76c8fc655547f07d0eda3c8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae64af2b76c8fc655547f07d0eda3c8d6">I2C_SR1_AF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb0a33028b96b10708bd881b21c17dae">I2C_SR1_AF_Pos</a>)</td></tr>
<tr class="separator:gae64af2b76c8fc655547f07d0eda3c8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62aa2496d4b3955214a16a7bd998fd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae64af2b76c8fc655547f07d0eda3c8d6">I2C_SR1_AF_Msk</a></td></tr>
<tr class="separator:ga62aa2496d4b3955214a16a7bd998fd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628a0e0ea5fa7dd31b68d2bac80b8b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga628a0e0ea5fa7dd31b68d2bac80b8b20">I2C_SR1_OVR_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga628a0e0ea5fa7dd31b68d2bac80b8b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca6c423a2a9d7495c35517b3cc9a9b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeca6c423a2a9d7495c35517b3cc9a9b8">I2C_SR1_OVR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga628a0e0ea5fa7dd31b68d2bac80b8b20">I2C_SR1_OVR_Pos</a>)</td></tr>
<tr class="separator:gaeca6c423a2a9d7495c35517b3cc9a9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42d2435d2e64bf710c701c9b17adfb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeca6c423a2a9d7495c35517b3cc9a9b8">I2C_SR1_OVR_Msk</a></td></tr>
<tr class="separator:gad42d2435d2e64bf710c701c9b17adfb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1e78360bc478a00ca5c8176dcd0b22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1e78360bc478a00ca5c8176dcd0b22">I2C_SR1_PECERR_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1f1e78360bc478a00ca5c8176dcd0b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd640f94fa388e27d4747c5eb8fc938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafd640f94fa388e27d4747c5eb8fc938">I2C_SR1_PECERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1e78360bc478a00ca5c8176dcd0b22">I2C_SR1_PECERR_Pos</a>)</td></tr>
<tr class="separator:gaafd640f94fa388e27d4747c5eb8fc938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2976279024e832e53ad12796a7bb71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafd640f94fa388e27d4747c5eb8fc938">I2C_SR1_PECERR_Msk</a></td></tr>
<tr class="separator:ga4b2976279024e832e53ad12796a7bb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e">I2C_SR1_TIMEOUT_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0209188a2791eddad0c143ac7f9416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0209188a2791eddad0c143ac7f9416">I2C_SR1_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e">I2C_SR1_TIMEOUT_Pos</a>)</td></tr>
<tr class="separator:ga7c0209188a2791eddad0c143ac7f9416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef3a1e4921d7c509d1b639c67882c4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0209188a2791eddad0c143ac7f9416">I2C_SR1_TIMEOUT_Msk</a></td></tr>
<tr class="separator:gaef3a1e4921d7c509d1b639c67882c4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c047e24fefb89f3928b37b7695aa55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0c047e24fefb89f3928b37b7695aa55">I2C_SR1_SMBALERT_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad0c047e24fefb89f3928b37b7695aa55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga617464b325a3649c9a36ad80386558b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga617464b325a3649c9a36ad80386558b6">I2C_SR1_SMBALERT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad0c047e24fefb89f3928b37b7695aa55">I2C_SR1_SMBALERT_Pos</a>)</td></tr>
<tr class="separator:ga617464b325a3649c9a36ad80386558b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df36c38deb8791d0ac3cb5881298c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga617464b325a3649c9a36ad80386558b6">I2C_SR1_SMBALERT_Msk</a></td></tr>
<tr class="separator:ga8df36c38deb8791d0ac3cb5881298c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5253dbcd3c7d67d0fad31d938f4b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5253dbcd3c7d67d0fad31d938f4b5b">I2C_SR2_MSL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gada5253dbcd3c7d67d0fad31d938f4b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad723df35fcda84431aefaace405b62b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad723df35fcda84431aefaace405b62b2">I2C_SR2_MSL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada5253dbcd3c7d67d0fad31d938f4b5b">I2C_SR2_MSL_Pos</a>)</td></tr>
<tr class="separator:gad723df35fcda84431aefaace405b62b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75cc361adf0e72e33d6771ebfa17b52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad723df35fcda84431aefaace405b62b2">I2C_SR2_MSL_Msk</a></td></tr>
<tr class="separator:ga75cc361adf0e72e33d6771ebfa17b52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b4a60a8e919cfe14e222976859b1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9b4a60a8e919cfe14e222976859b1cd">I2C_SR2_BUSY_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa9b4a60a8e919cfe14e222976859b1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43693f4a5b2f232a145eee42f26a1110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43693f4a5b2f232a145eee42f26a1110">I2C_SR2_BUSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9b4a60a8e919cfe14e222976859b1cd">I2C_SR2_BUSY_Pos</a>)</td></tr>
<tr class="separator:ga43693f4a5b2f232a145eee42f26a1110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1e75a82da73ae2873cff1cd27c3179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43693f4a5b2f232a145eee42f26a1110">I2C_SR2_BUSY_Msk</a></td></tr>
<tr class="separator:ga3b1e75a82da73ae2873cff1cd27c3179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e4b3f7e5bff2ea65eefeadbc0a2e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91e4b3f7e5bff2ea65eefeadbc0a2e2a">I2C_SR2_TRA_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga91e4b3f7e5bff2ea65eefeadbc0a2e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga260f5bfa56cd55a6e25ae1585fc1381e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga260f5bfa56cd55a6e25ae1585fc1381e">I2C_SR2_TRA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91e4b3f7e5bff2ea65eefeadbc0a2e2a">I2C_SR2_TRA_Pos</a>)</td></tr>
<tr class="separator:ga260f5bfa56cd55a6e25ae1585fc1381e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288b20416b42a79e591aa80d9a690fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga260f5bfa56cd55a6e25ae1585fc1381e">I2C_SR2_TRA_Msk</a></td></tr>
<tr class="separator:ga288b20416b42a79e591aa80d9a690fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e3032167b56ec310c7b81945dc76a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26e3032167b56ec310c7b81945dc76a4">I2C_SR2_GENCALL_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga26e3032167b56ec310c7b81945dc76a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada42e3c3d8e62bfab1117a382def5383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada42e3c3d8e62bfab1117a382def5383">I2C_SR2_GENCALL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26e3032167b56ec310c7b81945dc76a4">I2C_SR2_GENCALL_Pos</a>)</td></tr>
<tr class="separator:gada42e3c3d8e62bfab1117a382def5383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3aeb79cbe04f7ec1e3c2615921c4fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada42e3c3d8e62bfab1117a382def5383">I2C_SR2_GENCALL_Msk</a></td></tr>
<tr class="separator:gaf3aeb79cbe04f7ec1e3c2615921c4fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4be26fe6702a976b50628c3df1b352c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4be26fe6702a976b50628c3df1b352c">I2C_SR2_SMBDEFAULT_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaf4be26fe6702a976b50628c3df1b352c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa390034d42a7873287b68e9ae3935a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa390034d42a7873287b68e9ae3935a26">I2C_SR2_SMBDEFAULT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4be26fe6702a976b50628c3df1b352c">I2C_SR2_SMBDEFAULT_Pos</a>)</td></tr>
<tr class="separator:gaa390034d42a7873287b68e9ae3935a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf50334903013177a8c6f4e36b8d6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa390034d42a7873287b68e9ae3935a26">I2C_SR2_SMBDEFAULT_Msk</a></td></tr>
<tr class="separator:gafcf50334903013177a8c6f4e36b8d6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3da82932b239f193ac2f57f87c3b1f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3da82932b239f193ac2f57f87c3b1f0">I2C_SR2_SMBHOST_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gab3da82932b239f193ac2f57f87c3b1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd5daae1a83a7a62584be9f601ec52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bd5daae1a83a7a62584be9f601ec52d">I2C_SR2_SMBHOST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3da82932b239f193ac2f57f87c3b1f0">I2C_SR2_SMBHOST_Pos</a>)</td></tr>
<tr class="separator:ga6bd5daae1a83a7a62584be9f601ec52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa07cf3e404f9f57e98d1ba3793079c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80">I2C_SR2_SMBHOST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bd5daae1a83a7a62584be9f601ec52d">I2C_SR2_SMBHOST_Msk</a></td></tr>
<tr class="separator:gaa07cf3e404f9f57e98d1ba3793079c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546ae463133d2c719996689e24e61e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546ae463133d2c719996689e24e61e1f">I2C_SR2_DUALF_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga546ae463133d2c719996689e24e61e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338ddbff50ca2b01dacc4b8e93014f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga338ddbff50ca2b01dacc4b8e93014f30">I2C_SR2_DUALF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga546ae463133d2c719996689e24e61e1f">I2C_SR2_DUALF_Pos</a>)</td></tr>
<tr class="separator:ga338ddbff50ca2b01dacc4b8e93014f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a6a21835e06d9bc48009f4269b7798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga338ddbff50ca2b01dacc4b8e93014f30">I2C_SR2_DUALF_Msk</a></td></tr>
<tr class="separator:ga79a6a21835e06d9bc48009f4269b7798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga332f5e12ed830e7d99b241549220a3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga332f5e12ed830e7d99b241549220a3c0">I2C_SR2_PEC_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga332f5e12ed830e7d99b241549220a3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9dceb742f98aa0f27e5ae8dc427a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a9dceb742f98aa0f27e5ae8dc427a88">I2C_SR2_PEC_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga332f5e12ed830e7d99b241549220a3c0">I2C_SR2_PEC_Pos</a>)</td></tr>
<tr class="separator:ga5a9dceb742f98aa0f27e5ae8dc427a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4fd5d9c9e2593be920d19a5f6ae732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">I2C_SR2_PEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a9dceb742f98aa0f27e5ae8dc427a88">I2C_SR2_PEC_Msk</a></td></tr>
<tr class="separator:ga4a4fd5d9c9e2593be920d19a5f6ae732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908f5b1edffdedba90f8bbb141eedb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908f5b1edffdedba90f8bbb141eedb8a">I2C_CCR_CCR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga908f5b1edffdedba90f8bbb141eedb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f68b672f4ff2fa9a6ba3e79e9e302b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3f68b672f4ff2fa9a6ba3e79e9e302b">I2C_CCR_CCR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga908f5b1edffdedba90f8bbb141eedb8a">I2C_CCR_CCR_Pos</a>)</td></tr>
<tr class="separator:gaf3f68b672f4ff2fa9a6ba3e79e9e302b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3f68b672f4ff2fa9a6ba3e79e9e302b">I2C_CCR_CCR_Msk</a></td></tr>
<tr class="separator:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152abc0c5a01abf887e702cbc9fe4f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga152abc0c5a01abf887e702cbc9fe4f49">I2C_CCR_DUTY_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga152abc0c5a01abf887e702cbc9fe4f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e91ff511dab94ae774aaa9c3052fbc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e91ff511dab94ae774aaa9c3052fbc6">I2C_CCR_DUTY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga152abc0c5a01abf887e702cbc9fe4f49">I2C_CCR_DUTY_Pos</a>)</td></tr>
<tr class="separator:ga7e91ff511dab94ae774aaa9c3052fbc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851c8a6b598d54c1a805b1632a4078e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e91ff511dab94ae774aaa9c3052fbc6">I2C_CCR_DUTY_Msk</a></td></tr>
<tr class="separator:ga851c8a6b598d54c1a805b1632a4078e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017a81aea2e87d24a49e078079d72313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga017a81aea2e87d24a49e078079d72313">I2C_CCR_FS_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga017a81aea2e87d24a49e078079d72313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1823d70e520da08c5b40320ed2f8331e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1823d70e520da08c5b40320ed2f8331e">I2C_CCR_FS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga017a81aea2e87d24a49e078079d72313">I2C_CCR_FS_Pos</a>)</td></tr>
<tr class="separator:ga1823d70e520da08c5b40320ed2f8331e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea64e5d7eba609ac9a84964bc0bc2def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1823d70e520da08c5b40320ed2f8331e">I2C_CCR_FS_Msk</a></td></tr>
<tr class="separator:gaea64e5d7eba609ac9a84964bc0bc2def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb08ecb9599f81e5112a25142cb0e98f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb08ecb9599f81e5112a25142cb0e98f">I2C_TRISE_TRISE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafb08ecb9599f81e5112a25142cb0e98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3152b3f16c453126cc1cef41b765fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a3152b3f16c453126cc1cef41b765fe">I2C_TRISE_TRISE_Msk</a>&#160;&#160;&#160;(0x3FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb08ecb9599f81e5112a25142cb0e98f">I2C_TRISE_TRISE_Pos</a>)</td></tr>
<tr class="separator:ga8a3152b3f16c453126cc1cef41b765fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff77a39aba630647af62dc7f1a5dc218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218">I2C_TRISE_TRISE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a3152b3f16c453126cc1cef41b765fe">I2C_TRISE_TRISE_Msk</a></td></tr>
<tr class="separator:gaff77a39aba630647af62dc7f1a5dc218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f232b912e2dfd2dfd65b240bd15e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f232b912e2dfd2dfd65b240bd15e05">I2C_FLTR_DNF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga49f232b912e2dfd2dfd65b240bd15e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2366c5012d3662571a9577145d9a3b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2366c5012d3662571a9577145d9a3b84">I2C_FLTR_DNF_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga49f232b912e2dfd2dfd65b240bd15e05">I2C_FLTR_DNF_Pos</a>)</td></tr>
<tr class="separator:ga2366c5012d3662571a9577145d9a3b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe4c34d459e53d73c92e0a6fd383795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe4c34d459e53d73c92e0a6fd383795">I2C_FLTR_DNF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2366c5012d3662571a9577145d9a3b84">I2C_FLTR_DNF_Msk</a></td></tr>
<tr class="separator:gaffe4c34d459e53d73c92e0a6fd383795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac25fc6738e615457838a1e528b0e48e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac25fc6738e615457838a1e528b0e48e6">I2C_FLTR_ANOFF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac25fc6738e615457838a1e528b0e48e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214eda503ba769772d183ee34da4ed8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214eda503ba769772d183ee34da4ed8d">I2C_FLTR_ANOFF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac25fc6738e615457838a1e528b0e48e6">I2C_FLTR_ANOFF_Pos</a>)</td></tr>
<tr class="separator:ga214eda503ba769772d183ee34da4ed8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f312cebb37d3e5d0a690dc6fda86f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f312cebb37d3e5d0a690dc6fda86f32">I2C_FLTR_ANOFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga214eda503ba769772d183ee34da4ed8d">I2C_FLTR_ANOFF_Msk</a></td></tr>
<tr class="separator:ga7f312cebb37d3e5d0a690dc6fda86f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5d1982414442435695ce911fc91b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d1982414442435695ce911fc91b3c">IWDG_KR_KEY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6a5d1982414442435695ce911fc91b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ccb19a688f8e5b1c41626d3718db07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">IWDG_KR_KEY_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d1982414442435695ce911fc91b3c">IWDG_KR_KEY_Pos</a>)</td></tr>
<tr class="separator:ga4ccb19a688f8e5b1c41626d3718db07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">IWDG_KR_KEY_Msk</a></td></tr>
<tr class="separator:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d9c482d27bbc46b08d321c79d058e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga25d9c482d27bbc46b08d321c79d058e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75390b0bbc7eb3073a88536fe7f1c5ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">IWDG_PR_PR_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>)</td></tr>
<tr class="separator:ga75390b0bbc7eb3073a88536fe7f1c5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de39c5672f17d326fceb5adc9adc090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">IWDG_PR_PR_Msk</a></td></tr>
<tr class="separator:ga4de39c5672f17d326fceb5adc9adc090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b727e7882603df1684cbf230520ca76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>)</td></tr>
<tr class="separator:ga9b727e7882603df1684cbf230520ca76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba2551b90c68d95c736a116224b473e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>)</td></tr>
<tr class="separator:gafba2551b90c68d95c736a116224b473e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>)</td></tr>
<tr class="separator:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57519650f213ae6a72cf9983d64b8618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57519650f213ae6a72cf9983d64b8618">IWDG_RLR_RL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga57519650f213ae6a72cf9983d64b8618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797562ce090da2d4b6576ba3ec62ad12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12">IWDG_RLR_RL_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57519650f213ae6a72cf9983d64b8618">IWDG_RLR_RL_Pos</a>)</td></tr>
<tr class="separator:ga797562ce090da2d4b6576ba3ec62ad12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87024bbb19f26def4c4c1510b22d3033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12">IWDG_RLR_RL_Msk</a></td></tr>
<tr class="separator:ga87024bbb19f26def4c4c1510b22d3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8174d249dcd092b42f36a09e5e04def1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8174d249dcd092b42f36a09e5e04def1">IWDG_SR_PVU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8174d249dcd092b42f36a09e5e04def1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e966837f97df9cde2383682f0234a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96">IWDG_SR_PVU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8174d249dcd092b42f36a09e5e04def1">IWDG_SR_PVU_Pos</a>)</td></tr>
<tr class="separator:ga7e966837f97df9cde2383682f0234a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269bd5618ba773d32275b93be004c554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96">IWDG_SR_PVU_Msk</a></td></tr>
<tr class="separator:ga269bd5618ba773d32275b93be004c554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aeb9bcef7e84f6760608f5fcd052fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb9bcef7e84f6760608f5fcd052fec">IWDG_SR_RVU_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4aeb9bcef7e84f6760608f5fcd052fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab984dca55296c6bc7aef24d356909c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28">IWDG_SR_RVU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb9bcef7e84f6760608f5fcd052fec">IWDG_SR_RVU_Pos</a>)</td></tr>
<tr class="separator:gab984dca55296c6bc7aef24d356909c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffb8339e556a3b10120b15f0dacc232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28">IWDG_SR_RVU_Msk</a></td></tr>
<tr class="separator:gadffb8339e556a3b10120b15f0dacc232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff985ca572b03cb2b8fb57d72f04163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeff985ca572b03cb2b8fb57d72f04163">PWR_CR_LPDS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeff985ca572b03cb2b8fb57d72f04163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a3e5d29f5816a97918b938fe9882d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8">PWR_CR_LPDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeff985ca572b03cb2b8fb57d72f04163">PWR_CR_LPDS_Pos</a>)</td></tr>
<tr class="separator:ga15a3e5d29f5816a97918b938fe9882d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8">PWR_CR_LPDS_Msk</a></td></tr>
<tr class="separator:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1038bf2ac726320cfe05865bda0a07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e">PWR_CR_PDDS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf1038bf2ac726320cfe05865bda0a07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8e1dc6252707c24412500e6695fd05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">PWR_CR_PDDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e">PWR_CR_PDDS_Pos</a>)</td></tr>
<tr class="separator:gabc8e1dc6252707c24412500e6695fd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8075e98772470804c9e3fe74984115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">PWR_CR_PDDS_Msk</a></td></tr>
<tr class="separator:ga8c8075e98772470804c9e3fe74984115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8725c4a6e67a667c4de1087c9639221f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f">PWR_CR_CWUF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8725c4a6e67a667c4de1087c9639221f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3f54b99913b0d6413df2b3d2e4790a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">PWR_CR_CWUF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f">PWR_CR_CWUF_Pos</a>)</td></tr>
<tr class="separator:ga0b3f54b99913b0d6413df2b3d2e4790a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3928de64f633b84770b1cfecea702fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">PWR_CR_CWUF_Msk</a></td></tr>
<tr class="separator:ga3928de64f633b84770b1cfecea702fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657c1dc4aa1d976d5cb8870ad7791a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09">PWR_CR_CSBF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga657c1dc4aa1d976d5cb8870ad7791a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e25040e042ac06128a8cd5f858d8912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">PWR_CR_CSBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09">PWR_CR_CSBF_Pos</a>)</td></tr>
<tr class="separator:ga8e25040e042ac06128a8cd5f858d8912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">PWR_CR_CSBF_Msk</a></td></tr>
<tr class="separator:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4073cd8adfdba51b106072bab82fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3">PWR_CR_PVDE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gadb4073cd8adfdba51b106072bab82fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f556d56181a41dc59ba75be574155ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad">PWR_CR_PVDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3">PWR_CR_PVDE_Pos</a>)</td></tr>
<tr class="separator:ga1f556d56181a41dc59ba75be574155ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad">PWR_CR_PVDE_Msk</a></td></tr>
<tr class="separator:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73dc96cce80c352f7bda9a3919023eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef">PWR_CR_PLS_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga73dc96cce80c352f7bda9a3919023eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4e8550b3c0d62156604ce5cdb659a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7">PWR_CR_PLS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef">PWR_CR_PLS_Pos</a>)</td></tr>
<tr class="separator:ga5c4e8550b3c0d62156604ce5cdb659a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73c24d43953c7598e42acdd4c4e7435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7">PWR_CR_PLS_Msk</a></td></tr>
<tr class="separator:gac73c24d43953c7598e42acdd4c4e7435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef447510818c468c202e3b4991ea08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef">PWR_CR_PLS_Pos</a>)</td></tr>
<tr class="separator:gacef447510818c468c202e3b4991ea08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd19d78943514a2f695a39b45594623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef">PWR_CR_PLS_Pos</a>)</td></tr>
<tr class="separator:gafcd19d78943514a2f695a39b45594623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8986ee557f443d4a8eebf68026bd52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef">PWR_CR_PLS_Pos</a>)</td></tr>
<tr class="separator:ga1a8986ee557f443d4a8eebf68026bd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6b904b20d7e4fff958c75748861216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gacb6b904b20d7e4fff958c75748861216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b71263f73f0c4e53ca91fc8d096818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="separator:ga15b71263f73f0c4e53ca91fc8d096818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea128abc2fc4252b53d09ca2850e69e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="separator:ga2ea128abc2fc4252b53d09ca2850e69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1782980a2fb12de80058729a74f174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</a>&#160;&#160;&#160;0x00000060U</td></tr>
<tr class="separator:ga9c1782980a2fb12de80058729a74f174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe79f097ea6c30a4ccf69ed3e177f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="separator:ga0fe79f097ea6c30a4ccf69ed3e177f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326781d09a07b4d215424fbbae11b7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</a>&#160;&#160;&#160;0x000000A0U</td></tr>
<tr class="separator:ga326781d09a07b4d215424fbbae11b7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff17e9c7fe7d837523b1e9a2f4e9baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</a>&#160;&#160;&#160;0x000000C0U</td></tr>
<tr class="separator:gaaff17e9c7fe7d837523b1e9a2f4e9baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e3b301b5470ae94d32c53a9fbdfc8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</a>&#160;&#160;&#160;0x000000E0U</td></tr>
<tr class="separator:ga95e3b301b5470ae94d32c53a9fbdfc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c90e817e3ccc0031b20014ef7d434e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e">PWR_CR_DBP_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa3c90e817e3ccc0031b20014ef7d434e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4dc0f910dd014d87bdb0259f89de5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8">PWR_CR_DBP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e">PWR_CR_DBP_Pos</a>)</td></tr>
<tr class="separator:gae4dc0f910dd014d87bdb0259f89de5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8">PWR_CR_DBP_Msk</a></td></tr>
<tr class="separator:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d09308d258629a5feea487cf8746c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d09308d258629a5feea487cf8746c3">PWR_CR_FPDS_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaa7d09308d258629a5feea487cf8746c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e13d0b0eb3f05a11893752cc372677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86e13d0b0eb3f05a11893752cc372677">PWR_CR_FPDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d09308d258629a5feea487cf8746c3">PWR_CR_FPDS_Pos</a>)</td></tr>
<tr class="separator:ga86e13d0b0eb3f05a11893752cc372677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc01f8b6d4bd0294f745fde6d8e57002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc01f8b6d4bd0294f745fde6d8e57002">PWR_CR_FPDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86e13d0b0eb3f05a11893752cc372677">PWR_CR_FPDS_Msk</a></td></tr>
<tr class="separator:gafc01f8b6d4bd0294f745fde6d8e57002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665e37f571f0a5dd7094f451bb9392b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga665e37f571f0a5dd7094f451bb9392b3">PWR_CR_LPLVDS_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga665e37f571f0a5dd7094f451bb9392b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da4ac8ebb5a8e8b25549c976b19846d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9da4ac8ebb5a8e8b25549c976b19846d">PWR_CR_LPLVDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga665e37f571f0a5dd7094f451bb9392b3">PWR_CR_LPLVDS_Pos</a>)</td></tr>
<tr class="separator:ga9da4ac8ebb5a8e8b25549c976b19846d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e37ea5ff0bd06d0d5aa7b2f15d63495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495">PWR_CR_LPLVDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9da4ac8ebb5a8e8b25549c976b19846d">PWR_CR_LPLVDS_Msk</a></td></tr>
<tr class="separator:ga6e37ea5ff0bd06d0d5aa7b2f15d63495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa659a4863e33eb0e499271d37854b22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa659a4863e33eb0e499271d37854b22a">PWR_CR_MRLVDS_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaa659a4863e33eb0e499271d37854b22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6262d1ec4de8436a758f687a031d5b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6262d1ec4de8436a758f687a031d5b2a">PWR_CR_MRLVDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa659a4863e33eb0e499271d37854b22a">PWR_CR_MRLVDS_Pos</a>)</td></tr>
<tr class="separator:ga6262d1ec4de8436a758f687a031d5b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e8c390899e9e836f1c52d90b64488d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e8c390899e9e836f1c52d90b64488d">PWR_CR_MRLVDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6262d1ec4de8436a758f687a031d5b2a">PWR_CR_MRLVDS_Msk</a></td></tr>
<tr class="separator:ga40e8c390899e9e836f1c52d90b64488d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27d9db3ed85c5fe64b7e68a32feceb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac27d9db3ed85c5fe64b7e68a32feceb7">PWR_CR_ADCDC1_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gac27d9db3ed85c5fe64b7e68a32feceb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4f121622dfe445dd8c6951207f2ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b4f121622dfe445dd8c6951207f2ebf">PWR_CR_ADCDC1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac27d9db3ed85c5fe64b7e68a32feceb7">PWR_CR_ADCDC1_Pos</a>)</td></tr>
<tr class="separator:ga2b4f121622dfe445dd8c6951207f2ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga977b89f2739e32b704194a6995d3d33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga977b89f2739e32b704194a6995d3d33d">PWR_CR_ADCDC1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b4f121622dfe445dd8c6951207f2ebf">PWR_CR_ADCDC1_Msk</a></td></tr>
<tr class="separator:ga977b89f2739e32b704194a6995d3d33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4f27bd20dad692917746ce1f184d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28">PWR_CR_VOS_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2f4f27bd20dad692917746ce1f184d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e94ecdd78a53924cc35417d24fc974a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a">PWR_CR_VOS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28">PWR_CR_VOS_Pos</a>)</td></tr>
<tr class="separator:ga3e94ecdd78a53924cc35417d24fc974a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc33f1ba4e374e116ffa50f3a503030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a">PWR_CR_VOS_Msk</a></td></tr>
<tr class="separator:gaccc33f1ba4e374e116ffa50f3a503030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b4e08a8936aa9828c5d683fde2fb59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="separator:ga27b4e08a8936aa9828c5d683fde2fb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3093c26b256c965cebec3b2e388a3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4">PWR_CR_VOS_1</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="separator:gac3093c26b256c965cebec3b2e388a3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b78f2f76a841d2e8ddd56299b8d3e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56b78f2f76a841d2e8ddd56299b8d3e2">PWR_CR_PMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a></td></tr>
<tr class="separator:ga56b78f2f76a841d2e8ddd56299b8d3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e519f8bd84379dc4a94dd5acaff305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305">PWR_CSR_WUF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae7e519f8bd84379dc4a94dd5acaff305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506641083e85de1202465b9be1712c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24">PWR_CSR_WUF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305">PWR_CSR_WUF_Pos</a>)</td></tr>
<tr class="separator:ga506641083e85de1202465b9be1712c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9465bb7ad9ca936688344e2a077539e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24">PWR_CSR_WUF_Msk</a></td></tr>
<tr class="separator:ga9465bb7ad9ca936688344e2a077539e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28df9eb1abdd9d2f29b3f471f9aa096f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f">PWR_CSR_SBF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga28df9eb1abdd9d2f29b3f471f9aa096f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46cab51c4455b5ab8264684e0ca5783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783">PWR_CSR_SBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f">PWR_CSR_SBF_Pos</a>)</td></tr>
<tr class="separator:gab46cab51c4455b5ab8264684e0ca5783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783">PWR_CSR_SBF_Msk</a></td></tr>
<tr class="separator:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdec9406a561d29e05ca2e2f69fd4532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532">PWR_CSR_PVDO_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gacdec9406a561d29e05ca2e2f69fd4532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c27c44a96fdf582f2b25d00666a9548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548">PWR_CSR_PVDO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532">PWR_CSR_PVDO_Pos</a>)</td></tr>
<tr class="separator:ga4c27c44a96fdf582f2b25d00666a9548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3535ce181895cc00afeb28dcac68d04c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548">PWR_CSR_PVDO_Msk</a></td></tr>
<tr class="separator:ga3535ce181895cc00afeb28dcac68d04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51171d8f6200d89b50ebd63f678b7c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa51171d8f6200d89b50ebd63f678b7c1">PWR_CSR_BRR_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaa51171d8f6200d89b50ebd63f678b7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06752058548d6fbcc57dbc032fdde76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06752058548d6fbcc57dbc032fdde76d">PWR_CSR_BRR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa51171d8f6200d89b50ebd63f678b7c1">PWR_CSR_BRR_Pos</a>)</td></tr>
<tr class="separator:ga06752058548d6fbcc57dbc032fdde76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga939410de980c5bc297ff04bcf30875cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga939410de980c5bc297ff04bcf30875cc">PWR_CSR_BRR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06752058548d6fbcc57dbc032fdde76d">PWR_CSR_BRR_Msk</a></td></tr>
<tr class="separator:ga939410de980c5bc297ff04bcf30875cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d629ea754e9d5942a97e037d515816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20d629ea754e9d5942a97e037d515816">PWR_CSR_EWUP_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga20d629ea754e9d5942a97e037d515816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b862445449f084acf74d1105f687da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0b862445449f084acf74d1105f687da">PWR_CSR_EWUP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20d629ea754e9d5942a97e037d515816">PWR_CSR_EWUP_Pos</a>)</td></tr>
<tr class="separator:gac0b862445449f084acf74d1105f687da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac8c15a08bbee754ea720b0d4a4f580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580">PWR_CSR_EWUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0b862445449f084acf74d1105f687da">PWR_CSR_EWUP_Msk</a></td></tr>
<tr class="separator:ga7ac8c15a08bbee754ea720b0d4a4f580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa593af0ab76fabc71e48dce7b04f8acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa593af0ab76fabc71e48dce7b04f8acf">PWR_CSR_BRE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaa593af0ab76fabc71e48dce7b04f8acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaed35bfe3de356d9e6def115ef87b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaed35bfe3de356d9e6def115ef87b9d">PWR_CSR_BRE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa593af0ab76fabc71e48dce7b04f8acf">PWR_CSR_BRE_Pos</a>)</td></tr>
<tr class="separator:gacaed35bfe3de356d9e6def115ef87b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f99becaceb185431dbf46fb22718d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f99becaceb185431dbf46fb22718d0a">PWR_CSR_BRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaed35bfe3de356d9e6def115ef87b9d">PWR_CSR_BRE_Msk</a></td></tr>
<tr class="separator:ga0f99becaceb185431dbf46fb22718d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2938c00bca7b4425b8289498e781b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2938c00bca7b4425b8289498e781b48">PWR_CSR_VOSRDY_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gad2938c00bca7b4425b8289498e781b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac90d2b7cd8836e014ee405815273ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac90d2b7cd8836e014ee405815273ba9">PWR_CSR_VOSRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad2938c00bca7b4425b8289498e781b48">PWR_CSR_VOSRDY_Pos</a>)</td></tr>
<tr class="separator:gaac90d2b7cd8836e014ee405815273ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4126ed19cce54a5411ff8dd440171695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac90d2b7cd8836e014ee405815273ba9">PWR_CSR_VOSRDY_Msk</a></td></tr>
<tr class="separator:ga4126ed19cce54a5411ff8dd440171695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017220a84cc5ab813eee18edd6309827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga017220a84cc5ab813eee18edd6309827">PWR_CSR_REGRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</a></td></tr>
<tr class="separator:ga017220a84cc5ab813eee18edd6309827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24995a185bfa02f4ed0624e1a5921585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585">RCC_CR_HSION_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga24995a185bfa02f4ed0624e1a5921585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21adcb31640b6407baff549c0e7d1af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585">RCC_CR_HSION_Pos</a>)</td></tr>
<tr class="separator:ga21adcb31640b6407baff549c0e7d1af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</a></td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c32f27431ef9437aa34fb0f1d41da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9">RCC_CR_HSIRDY_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga77c32f27431ef9437aa34fb0f1d41da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c613573a83b8399c228dca39063947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9">RCC_CR_HSIRDY_Pos</a>)</td></tr>
<tr class="separator:ga55c613573a83b8399c228dca39063947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</a></td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb6ab7cdd2569af23f9688384d577bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga1eb6ab7cdd2569af23f9688384d577bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c875ded980268c8d87803fde1d3add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add">RCC_CR_HSITRIM_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a>)</td></tr>
<tr class="separator:ga47c875ded980268c8d87803fde1d3add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb4397b2095c31660a01b748386aa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add">RCC_CR_HSITRIM_Msk</a></td></tr>
<tr class="separator:ga5cb4397b2095c31660a01b748386aa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab999bbbc1d365d0100d34eaa9f426eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb">RCC_CR_HSITRIM_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a>)</td></tr>
<tr class="separator:gaab999bbbc1d365d0100d34eaa9f426eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569d6a29d774e0f125b0c2b3671fae3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c">RCC_CR_HSITRIM_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a>)</td></tr>
<tr class="separator:ga569d6a29d774e0f125b0c2b3671fae3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d80d64137e36f5183f6aa7002de6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5">RCC_CR_HSITRIM_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a>)</td></tr>
<tr class="separator:ga10d80d64137e36f5183f6aa7002de6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe20245d2d971238dba9ee371a299ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9">RCC_CR_HSITRIM_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a>)</td></tr>
<tr class="separator:gafe20245d2d971238dba9ee371a299ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9ab2e93a0b9b70d33812bcc5e920c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1">RCC_CR_HSITRIM_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a>)</td></tr>
<tr class="separator:ga1f9ab2e93a0b9b70d33812bcc5e920c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca19ae5be8263a15a6122f80820ddab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaca19ae5be8263a15a6122f80820ddab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0cd0084e6349428abdb91755f0a3d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3">RCC_CR_HSICAL_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:ga6b0cd0084e6349428abdb91755f0a3d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3">RCC_CR_HSICAL_Msk</a></td></tr>
<tr class="separator:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7daa7754e54d65916ddc54f37274d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a">RCC_CR_HSICAL_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:gad7daa7754e54d65916ddc54f37274d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78054087161dee567cadbb4b4b96fb08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08">RCC_CR_HSICAL_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:ga78054087161dee567cadbb4b4b96fb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c4bac85beb7de5916897f88150dc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f">RCC_CR_HSICAL_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:gab0c4bac85beb7de5916897f88150dc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f71cd53f075e9d35fcbfe7ed3f6e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12">RCC_CR_HSICAL_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:ga03f71cd53f075e9d35fcbfe7ed3f6e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26eb00e1872a3754f200a3c32019e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50">RCC_CR_HSICAL_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:gaf26eb00e1872a3754f200a3c32019e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5b733061a3c4c6d69a7a15cbcb0b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87">RCC_CR_HSICAL_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:ga4c5b733061a3c4c6d69a7a15cbcb0b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2d6b30ee4bf41d2b171adf273a6ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7">RCC_CR_HSICAL_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:gaee2d6b30ee4bf41d2b171adf273a6ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab42d5e412867df093ec2ea4b8dc2bf29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29">RCC_CR_HSICAL_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:gab42d5e412867df093ec2ea4b8dc2bf29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf45a431682229e7131fab4a9df6bb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a">RCC_CR_HSEON_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gacf45a431682229e7131fab4a9df6bb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f5167bea85df0b393de9d3846ea8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a">RCC_CR_HSEON_Pos</a>)</td></tr>
<tr class="separator:ga71f5167bea85df0b393de9d3846ea8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</a></td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b35f100d3353d0d73ef1f9099a70285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285">RCC_CR_HSERDY_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga0b35f100d3353d0d73ef1f9099a70285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993e8ee50d7049e18ec9ee1e5ddcaa64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285">RCC_CR_HSERDY_Pos</a>)</td></tr>
<tr class="separator:ga993e8ee50d7049e18ec9ee1e5ddcaa64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</a></td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11714ac23d6cbef2f25c8b6c38e07f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11714ac23d6cbef2f25c8b6c38e07f9">RCC_CR_HSEBYP_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac11714ac23d6cbef2f25c8b6c38e07f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04d2021b54bf9a1b66578c67a436b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac11714ac23d6cbef2f25c8b6c38e07f9">RCC_CR_HSEBYP_Pos</a>)</td></tr>
<tr class="separator:gac04d2021b54bf9a1b66578c67a436b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</a></td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf8f4f358e06d0c2b8a040474c0c75aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf8f4f358e06d0c2b8a040474c0c75aa">RCC_CR_CSSON_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gabf8f4f358e06d0c2b8a040474c0c75aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf02f4983b7cd9e1b664729cf6abb1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">RCC_CR_CSSON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf8f4f358e06d0c2b8a040474c0c75aa">RCC_CR_CSSON_Pos</a>)</td></tr>
<tr class="separator:gaaf02f4983b7cd9e1b664729cf6abb1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">RCC_CR_CSSON_Msk</a></td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9969597c000e9ed714c2472e019f7df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3">RCC_CR_PLLON_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga9969597c000e9ed714c2472e019f7df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60dd7c471ec3ba4587e0cecdc8238f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3">RCC_CR_PLLON_Pos</a>)</td></tr>
<tr class="separator:ga60dd7c471ec3ba4587e0cecdc8238f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</a></td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa99ebf56183320b517b804fbc76e8ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4">RCC_CR_PLLRDY_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaa99ebf56183320b517b804fbc76e8ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237ae9216a3ae5c1f6833a52995413df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4">RCC_CR_PLLRDY_Pos</a>)</td></tr>
<tr class="separator:ga237ae9216a3ae5c1f6833a52995413df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</a></td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48c0893e590b49fa8079830a0ae8abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac48c0893e590b49fa8079830a0ae8abb">RCC_PLLI2S_SUPPORT</a></td></tr>
<tr class="separator:gac48c0893e590b49fa8079830a0ae8abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c0b3e1822ce926499c6912929b96733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c0b3e1822ce926499c6912929b96733">RCC_CR_PLLI2SON_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga6c0b3e1822ce926499c6912929b96733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82caf73e368dd6e0af79ffff40c4c158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82caf73e368dd6e0af79ffff40c4c158">RCC_CR_PLLI2SON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c0b3e1822ce926499c6912929b96733">RCC_CR_PLLI2SON_Pos</a>)</td></tr>
<tr class="separator:ga82caf73e368dd6e0af79ffff40c4c158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ccb8964b640530f1080f9ea549d8133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ccb8964b640530f1080f9ea549d8133">RCC_CR_PLLI2SON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82caf73e368dd6e0af79ffff40c4c158">RCC_CR_PLLI2SON_Msk</a></td></tr>
<tr class="separator:ga3ccb8964b640530f1080f9ea549d8133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd54f910af8002a097dd8f827960112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd54f910af8002a097dd8f827960112">RCC_CR_PLLI2SRDY_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gadcd54f910af8002a097dd8f827960112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac102f1739d82c9f002f6d107e37c6d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac102f1739d82c9f002f6d107e37c6d63">RCC_CR_PLLI2SRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadcd54f910af8002a097dd8f827960112">RCC_CR_PLLI2SRDY_Pos</a>)</td></tr>
<tr class="separator:gac102f1739d82c9f002f6d107e37c6d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7354703f289244a71753debf3ae26e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7354703f289244a71753debf3ae26e46">RCC_CR_PLLI2SRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac102f1739d82c9f002f6d107e37c6d63">RCC_CR_PLLI2SRDY_Msk</a></td></tr>
<tr class="separator:ga7354703f289244a71753debf3ae26e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681f0ec251dffb419df8fa23137fe810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga681f0ec251dffb419df8fa23137fe810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d893187396788d18a3eb1cc7028686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d893187396788d18a3eb1cc7028686">RCC_PLLCFGR_PLLM_Msk</a>&#160;&#160;&#160;(0x3FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>)</td></tr>
<tr class="separator:ga04d893187396788d18a3eb1cc7028686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a42e8b9ee60126976d9be056e5e66b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04d893187396788d18a3eb1cc7028686">RCC_PLLCFGR_PLLM_Msk</a></td></tr>
<tr class="separator:ga9a42e8b9ee60126976d9be056e5e66b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813e3d6b41b4338ae5aea47a2bdbab01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>)</td></tr>
<tr class="separator:ga813e3d6b41b4338ae5aea47a2bdbab01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ae6e7405926717249a9852acda1f10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>)</td></tr>
<tr class="separator:ga84ae6e7405926717249a9852acda1f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989f5ea1ac0275a2c15bf09408c8a4c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>)</td></tr>
<tr class="separator:ga989f5ea1ac0275a2c15bf09408c8a4c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdeab6a08889692656228ab1186e28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>)</td></tr>
<tr class="separator:ga9cdeab6a08889692656228ab1186e28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20af5f07ceef21b957db9391fd8bd898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>)</td></tr>
<tr class="separator:ga20af5f07ceef21b957db9391fd8bd898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195dfe1b9b158aa00996867bebd9c225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>)</td></tr>
<tr class="separator:ga195dfe1b9b158aa00996867bebd9c225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a5913e3fc53a740fe874ece04b2d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga78a5913e3fc53a740fe874ece04b2d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc41ec903faa2ebee1356f88451a70be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc41ec903faa2ebee1356f88451a70be">RCC_PLLCFGR_PLLN_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="separator:gafc41ec903faa2ebee1356f88451a70be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b571901d7cdc93ca1ecc1531f26ba6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc41ec903faa2ebee1356f88451a70be">RCC_PLLCFGR_PLLN_Msk</a></td></tr>
<tr class="separator:ga4b571901d7cdc93ca1ecc1531f26ba6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade84dfb497ed82c0cbbc40049ef3da2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade84dfb497ed82c0cbbc40049ef3da2c">RCC_PLLCFGR_PLLN_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="separator:gade84dfb497ed82c0cbbc40049ef3da2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54b80f8edb3a1f34d390382580edaf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad54b80f8edb3a1f34d390382580edaf3">RCC_PLLCFGR_PLLN_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="separator:gad54b80f8edb3a1f34d390382580edaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c165a47d134f31f9dff12d1e6f709f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c165a47d134f31f9dff12d1e6f709f3">RCC_PLLCFGR_PLLN_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="separator:ga6c165a47d134f31f9dff12d1e6f709f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b19e3e1f2dbe4c2327ebee7e9647365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b19e3e1f2dbe4c2327ebee7e9647365">RCC_PLLCFGR_PLLN_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="separator:ga5b19e3e1f2dbe4c2327ebee7e9647365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb4707942496f45d3cf85acfdeb37475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb4707942496f45d3cf85acfdeb37475">RCC_PLLCFGR_PLLN_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="separator:gaeb4707942496f45d3cf85acfdeb37475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb9ac3678faab95ddc7d42b2316b8ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb9ac3678faab95ddc7d42b2316b8ab">RCC_PLLCFGR_PLLN_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="separator:gaefb9ac3678faab95ddc7d42b2316b8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddfba8f0f4b9b772986a0d214dcced39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddfba8f0f4b9b772986a0d214dcced39">RCC_PLLCFGR_PLLN_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="separator:gaddfba8f0f4b9b772986a0d214dcced39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df4b12cec2263d6acec32015035fe54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0df4b12cec2263d6acec32015035fe54">RCC_PLLCFGR_PLLN_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="separator:ga0df4b12cec2263d6acec32015035fe54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff473b6dc417ef6fa361017b2f107c06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff473b6dc417ef6fa361017b2f107c06">RCC_PLLCFGR_PLLN_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="separator:gaff473b6dc417ef6fa361017b2f107c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67d9c488f8ce7cc078b2c7ca607d742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742">RCC_PLLCFGR_PLLP_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaa67d9c488f8ce7cc078b2c7ca607d742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944643170311f50335c87c581ee11eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga944643170311f50335c87c581ee11eca">RCC_PLLCFGR_PLLP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742">RCC_PLLCFGR_PLLP_Pos</a>)</td></tr>
<tr class="separator:ga944643170311f50335c87c581ee11eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2561745be271ee828e26de601f72162d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga944643170311f50335c87c581ee11eca">RCC_PLLCFGR_PLLP_Msk</a></td></tr>
<tr class="separator:ga2561745be271ee828e26de601f72162d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46e5cb0fc1122e12425c26b5ed91bcfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742">RCC_PLLCFGR_PLLP_Pos</a>)</td></tr>
<tr class="separator:ga46e5cb0fc1122e12425c26b5ed91bcfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4ddc9eb3b629852127551eeae77f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742">RCC_PLLCFGR_PLLP_Pos</a>)</td></tr>
<tr class="separator:gaba4ddc9eb3b629852127551eeae77f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44f5b0b3eaa9d6f11eac2a8b1328cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae44f5b0b3eaa9d6f11eac2a8b1328cd7">RCC_PLLCFGR_PLLSRC_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gae44f5b0b3eaa9d6f11eac2a8b1328cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30516f483e85323f76dab980af3be393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30516f483e85323f76dab980af3be393">RCC_PLLCFGR_PLLSRC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae44f5b0b3eaa9d6f11eac2a8b1328cd7">RCC_PLLCFGR_PLLSRC_Pos</a>)</td></tr>
<tr class="separator:ga30516f483e85323f76dab980af3be393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92cb53ea81d2c47537eb217cc6659a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30516f483e85323f76dab980af3be393">RCC_PLLCFGR_PLLSRC_Msk</a></td></tr>
<tr class="separator:ga92cb53ea81d2c47537eb217cc6659a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e65d80de700a9c5f202f1c7c777679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21e65d80de700a9c5f202f1c7c777679">RCC_PLLCFGR_PLLSRC_HSE_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga21e65d80de700a9c5f202f1c7c777679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga858f2c21bc43e423136f370f6c410909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858f2c21bc43e423136f370f6c410909">RCC_PLLCFGR_PLLSRC_HSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21e65d80de700a9c5f202f1c7c777679">RCC_PLLCFGR_PLLSRC_HSE_Pos</a>)</td></tr>
<tr class="separator:ga858f2c21bc43e423136f370f6c410909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a86c3918526efe2258ecbb34b91587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga858f2c21bc43e423136f370f6c410909">RCC_PLLCFGR_PLLSRC_HSE_Msk</a></td></tr>
<tr class="separator:gae3a86c3918526efe2258ecbb34b91587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf688c4f038f29247cc0280dbdda24a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf688c4f038f29247cc0280dbdda24a7">RCC_PLLCFGR_PLLSRC_HSI</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gadf688c4f038f29247cc0280dbdda24a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac574324eee39c3dcee75b37d7728c9ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac574324eee39c3dcee75b37d7728c9ae">RCC_PLLCFGR_PLLQ_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gac574324eee39c3dcee75b37d7728c9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e97c300a1e833572204b270398158f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61e97c300a1e833572204b270398158f">RCC_PLLCFGR_PLLQ_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac574324eee39c3dcee75b37d7728c9ae">RCC_PLLCFGR_PLLQ_Pos</a>)</td></tr>
<tr class="separator:ga61e97c300a1e833572204b270398158f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546495f69f570cb4b81d4a59054c7ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61e97c300a1e833572204b270398158f">RCC_PLLCFGR_PLLQ_Msk</a></td></tr>
<tr class="separator:ga546495f69f570cb4b81d4a59054c7ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56fe140a22f66d2dd7250bb1f39ab451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac574324eee39c3dcee75b37d7728c9ae">RCC_PLLCFGR_PLLQ_Pos</a>)</td></tr>
<tr class="separator:ga56fe140a22f66d2dd7250bb1f39ab451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7703def670b8ef3ec634f8f09a56ce00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac574324eee39c3dcee75b37d7728c9ae">RCC_PLLCFGR_PLLQ_Pos</a>)</td></tr>
<tr class="separator:ga7703def670b8ef3ec634f8f09a56ce00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ab5c1d1a26d34915a53de7013f6cf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac574324eee39c3dcee75b37d7728c9ae">RCC_PLLCFGR_PLLQ_Pos</a>)</td></tr>
<tr class="separator:ga45ab5c1d1a26d34915a53de7013f6cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182a9e6e5d5e1c63a1d20daf9b1874b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac574324eee39c3dcee75b37d7728c9ae">RCC_PLLCFGR_PLLQ_Pos</a>)</td></tr>
<tr class="separator:ga182a9e6e5d5e1c63a1d20daf9b1874b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf9dd749ab13a3b9d55308e24f60160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0cf9dd749ab13a3b9d55308e24f60160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ad7777386bbf5555ef8b02939197aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:ga06ad7777386bbf5555ef8b02939197aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</a></td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb563f217242d969f4355d0818fde705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:gafb563f217242d969f4355d0818fde705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87389cacb2eaf53730da13a2a33cd487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:ga87389cacb2eaf53730da13a2a33cd487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79d13a977d5b0c2e132b4939663158d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab79d13a977d5b0c2e132b4939663158d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0b6cd7629c047bcc4ac3e88d920e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>)</td></tr>
<tr class="separator:gaef0b6cd7629c047bcc4ac3e88d920e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</a></td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eae59112c51def51979e31e8695b39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>)</td></tr>
<tr class="separator:ga1eae59112c51def51979e31e8695b39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3a5718999d7259f216137a23c2a379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>)</td></tr>
<tr class="separator:gaad3a5718999d7259f216137a23c2a379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09a0202f441c1a43e69c62331d50a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:gae09a0202f441c1a43e69c62331d50a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="separator:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2447eb7ab6388f0446e7550df8f50d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga2447eb7ab6388f0446e7550df8f50d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65804e0ce7ec3204e9a56bb848428460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="separator:ga65804e0ce7ec3204e9a56bb848428460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</a></td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="separator:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="separator:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac734bddb507eed4a62a0af4cef74a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="separator:gadac734bddb507eed4a62a0af4cef74a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1180512cc5f3dde7895040a9037286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="separator:ga5a1180512cc5f3dde7895040a9037286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="separator:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe860867ae4b1b6d28473ded1546d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>&#160;&#160;&#160;0x00000090U</td></tr>
<tr class="separator:gaffe860867ae4b1b6d28473ded1546d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca71d6b42bdb83b5ff5320578869a058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a>&#160;&#160;&#160;0x000000A0U</td></tr>
<tr class="separator:gaca71d6b42bdb83b5ff5320578869a058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a>&#160;&#160;&#160;0x000000B0U</td></tr>
<tr class="separator:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a>&#160;&#160;&#160;0x000000C0U</td></tr>
<tr class="separator:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a>&#160;&#160;&#160;0x000000D0U</td></tr>
<tr class="separator:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089930cedd5b2cb201e717438f29d25b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a>&#160;&#160;&#160;0x000000E0U</td></tr>
<tr class="separator:ga089930cedd5b2cb201e717438f29d25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a>&#160;&#160;&#160;0x000000F0U</td></tr>
<tr class="separator:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f0825acc89712f58b97844fbac93ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca">RCC_CFGR_PPRE1_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf0f0825acc89712f58b97844fbac93ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48842716ad7c2280b8ddbac071cdc773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773">RCC_CFGR_PPRE1_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca">RCC_CFGR_PPRE1_Pos</a>)</td></tr>
<tr class="separator:ga48842716ad7c2280b8ddbac071cdc773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773">RCC_CFGR_PPRE1_Msk</a></td></tr>
<tr class="separator:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d37c20686faa340a77021117f5908b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">RCC_CFGR_PPRE1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca">RCC_CFGR_PPRE1_Pos</a>)</td></tr>
<tr class="separator:ga2d37c20686faa340a77021117f5908b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41049f8a28fdced6bb4d9267845ffa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">RCC_CFGR_PPRE1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca">RCC_CFGR_PPRE1_Pos</a>)</td></tr>
<tr class="separator:gad41049f8a28fdced6bb4d9267845ffa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fcb524f6ca203ddff1862c124d4f89f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca">RCC_CFGR_PPRE1_Pos</a>)</td></tr>
<tr class="separator:ga5fcb524f6ca203ddff1862c124d4f89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f6562bb2ecf65055a2f42cbb48ef11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gac8f6562bb2ecf65055a2f42cbb48ef11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf832ad6844c907d9bb37c1536defcb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="separator:gaf832ad6844c907d9bb37c1536defcb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>&#160;&#160;&#160;0x00001400U</td></tr>
<tr class="separator:ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ddd6d657837e1971bb86e3bf1c15e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a>&#160;&#160;&#160;0x00001800U</td></tr>
<tr class="separator:ga9ddd6d657837e1971bb86e3bf1c15e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c38ba326bde7c7a18c4f7f2aacf823f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a>&#160;&#160;&#160;0x00001C00U</td></tr>
<tr class="separator:ga5c38ba326bde7c7a18c4f7f2aacf823f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562db8b1e75fa862a3652b56a29b9fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6">RCC_CFGR_PPRE2_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga562db8b1e75fa862a3652b56a29b9fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga489e055e843ee5090c0174bbb9af9a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67">RCC_CFGR_PPRE2_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6">RCC_CFGR_PPRE2_Pos</a>)</td></tr>
<tr class="separator:ga489e055e843ee5090c0174bbb9af9a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61bd4f9f345ba41806813b0bfff1311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67">RCC_CFGR_PPRE2_Msk</a></td></tr>
<tr class="separator:gad61bd4f9f345ba41806813b0bfff1311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ca63155494ed59eb5e34bec1e5f4e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">RCC_CFGR_PPRE2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6">RCC_CFGR_PPRE2_Pos</a>)</td></tr>
<tr class="separator:ga82ca63155494ed59eb5e34bec1e5f4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb19c9e76fe8e8a7c991714c92e937f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">RCC_CFGR_PPRE2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6">RCC_CFGR_PPRE2_Pos</a>)</td></tr>
<tr class="separator:gafdb19c9e76fe8e8a7c991714c92e937f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adc802687eab5b6ece99a20793219db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">RCC_CFGR_PPRE2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6">RCC_CFGR_PPRE2_Pos</a>)</td></tr>
<tr class="separator:ga9adc802687eab5b6ece99a20793219db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247aebf1999a38ea07785558d277bb1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga247aebf1999a38ea07785558d277bb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d9c91eaad122460d324a71cc939d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="separator:ga99d9c91eaad122460d324a71cc939d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4340fc3fc52eca36eb302959fbecb715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</a>&#160;&#160;&#160;0x0000A000U</td></tr>
<tr class="separator:ga4340fc3fc52eca36eb302959fbecb715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412b382a1134e0ee5614e0f4bcf97552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</a>&#160;&#160;&#160;0x0000C000U</td></tr>
<tr class="separator:ga412b382a1134e0ee5614e0f4bcf97552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece3ee58d4138f7452733bfa1ad37eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</a>&#160;&#160;&#160;0x0000E000U</td></tr>
<tr class="separator:gaece3ee58d4138f7452733bfa1ad37eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eaafc6a34ae561f23f1139a746cbfd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eaafc6a34ae561f23f1139a746cbfd8">RCC_CFGR_RTCPRE_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga2eaafc6a34ae561f23f1139a746cbfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga850304b36d321ade71b90ca011ee5f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga850304b36d321ade71b90ca011ee5f74">RCC_CFGR_RTCPRE_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2eaafc6a34ae561f23f1139a746cbfd8">RCC_CFGR_RTCPRE_Pos</a>)</td></tr>
<tr class="separator:ga850304b36d321ade71b90ca011ee5f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c067c52ecd135252c691aad32c0b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga850304b36d321ade71b90ca011ee5f74">RCC_CFGR_RTCPRE_Msk</a></td></tr>
<tr class="separator:gad7c067c52ecd135252c691aad32c0b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702f887571365eeb42d74b9b9cc6fe0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2eaafc6a34ae561f23f1139a746cbfd8">RCC_CFGR_RTCPRE_Pos</a>)</td></tr>
<tr class="separator:ga702f887571365eeb42d74b9b9cc6fe0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1191ba4a2e089f9921d77be57394dec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2eaafc6a34ae561f23f1139a746cbfd8">RCC_CFGR_RTCPRE_Pos</a>)</td></tr>
<tr class="separator:ga1191ba4a2e089f9921d77be57394dec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae62885f29418cc83a57964fe631282cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2eaafc6a34ae561f23f1139a746cbfd8">RCC_CFGR_RTCPRE_Pos</a>)</td></tr>
<tr class="separator:gae62885f29418cc83a57964fe631282cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c703b8d9827f58e7ea783c6a9b74e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2eaafc6a34ae561f23f1139a746cbfd8">RCC_CFGR_RTCPRE_Pos</a>)</td></tr>
<tr class="separator:ga9c703b8d9827f58e7ea783c6a9b74e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b93e5154259a1a201bbb9c9b903c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2eaafc6a34ae561f23f1139a746cbfd8">RCC_CFGR_RTCPRE_Pos</a>)</td></tr>
<tr class="separator:ga02b93e5154259a1a201bbb9c9b903c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44071a1145774e7c5a5ea41cc709c42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf44071a1145774e7c5a5ea41cc709c42">RCC_CFGR_MCO1_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaf44071a1145774e7c5a5ea41cc709c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b21a49230470856ce978e05fb9c47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83b21a49230470856ce978e05fb9c47b">RCC_CFGR_MCO1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf44071a1145774e7c5a5ea41cc709c42">RCC_CFGR_MCO1_Pos</a>)</td></tr>
<tr class="separator:ga83b21a49230470856ce978e05fb9c47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26eb4a66eeff0ba17e9d2a06cf937ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4">RCC_CFGR_MCO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83b21a49230470856ce978e05fb9c47b">RCC_CFGR_MCO1_Msk</a></td></tr>
<tr class="separator:ga26eb4a66eeff0ba17e9d2a06cf937ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe73b3ad484eeecfa1556021677ecf4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe73b3ad484eeecfa1556021677ecf4a">RCC_CFGR_MCO1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf44071a1145774e7c5a5ea41cc709c42">RCC_CFGR_MCO1_Pos</a>)</td></tr>
<tr class="separator:gafe73b3ad484eeecfa1556021677ecf4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7e8d1da534f052ce835f06227a9b7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7e8d1da534f052ce835f06227a9b7a">RCC_CFGR_MCO1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf44071a1145774e7c5a5ea41cc709c42">RCC_CFGR_MCO1_Pos</a>)</td></tr>
<tr class="separator:ga1c7e8d1da534f052ce835f06227a9b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3345cb612da061eb09e7f41b42409e42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3345cb612da061eb09e7f41b42409e42">RCC_CFGR_I2SSRC_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga3345cb612da061eb09e7f41b42409e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa5cae9d2b4ddc11fbe5a1858ead900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadaa5cae9d2b4ddc11fbe5a1858ead900">RCC_CFGR_I2SSRC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3345cb612da061eb09e7f41b42409e42">RCC_CFGR_I2SSRC_Pos</a>)</td></tr>
<tr class="separator:gadaa5cae9d2b4ddc11fbe5a1858ead900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d43413fd6b17bd988ccae9e34296412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d43413fd6b17bd988ccae9e34296412">RCC_CFGR_I2SSRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadaa5cae9d2b4ddc11fbe5a1858ead900">RCC_CFGR_I2SSRC_Msk</a></td></tr>
<tr class="separator:ga5d43413fd6b17bd988ccae9e34296412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12578e7f44e1e03ec5c4fd5987303b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12578e7f44e1e03ec5c4fd5987303b1e">RCC_CFGR_MCO1PRE_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga12578e7f44e1e03ec5c4fd5987303b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada571dab4e704e380153b6e901b60ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada571dab4e704e380153b6e901b60ba8">RCC_CFGR_MCO1PRE_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga12578e7f44e1e03ec5c4fd5987303b1e">RCC_CFGR_MCO1PRE_Pos</a>)</td></tr>
<tr class="separator:gada571dab4e704e380153b6e901b60ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23171ca70972a106109a6e0804385ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23171ca70972a106109a6e0804385ec5">RCC_CFGR_MCO1PRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada571dab4e704e380153b6e901b60ba8">RCC_CFGR_MCO1PRE_Msk</a></td></tr>
<tr class="separator:ga23171ca70972a106109a6e0804385ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8007a9d6ee3fd88912aaf290746ae0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e">RCC_CFGR_MCO1PRE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga12578e7f44e1e03ec5c4fd5987303b1e">RCC_CFGR_MCO1PRE_Pos</a>)</td></tr>
<tr class="separator:gac8007a9d6ee3fd88912aaf290746ae0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7c1280f61d56b4897f9c876987e092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092">RCC_CFGR_MCO1PRE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga12578e7f44e1e03ec5c4fd5987303b1e">RCC_CFGR_MCO1PRE_Pos</a>)</td></tr>
<tr class="separator:gaaf7c1280f61d56b4897f9c876987e092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e1d10d1b55e0d88d24212ea2c8ba6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga12578e7f44e1e03ec5c4fd5987303b1e">RCC_CFGR_MCO1PRE_Pos</a>)</td></tr>
<tr class="separator:ga11e1d10d1b55e0d88d24212ea2c8ba6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6ccde3c82ee001935b7cf3d5273923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d6ccde3c82ee001935b7cf3d5273923">RCC_CFGR_MCO2PRE_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga1d6ccde3c82ee001935b7cf3d5273923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56af08fd6ae55e0047d84c2e5cb44877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56af08fd6ae55e0047d84c2e5cb44877">RCC_CFGR_MCO2PRE_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d6ccde3c82ee001935b7cf3d5273923">RCC_CFGR_MCO2PRE_Pos</a>)</td></tr>
<tr class="separator:ga56af08fd6ae55e0047d84c2e5cb44877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae387252f29b6f98cc1fffc4fa0719b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae387252f29b6f98cc1fffc4fa0719b6e">RCC_CFGR_MCO2PRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56af08fd6ae55e0047d84c2e5cb44877">RCC_CFGR_MCO2PRE_Msk</a></td></tr>
<tr class="separator:gae387252f29b6f98cc1fffc4fa0719b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83dfcd5a1ce89869c82723f7eb9223ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83dfcd5a1ce89869c82723f7eb9223ed">RCC_CFGR_MCO2PRE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d6ccde3c82ee001935b7cf3d5273923">RCC_CFGR_MCO2PRE_Pos</a>)</td></tr>
<tr class="separator:ga83dfcd5a1ce89869c82723f7eb9223ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8d7cb746efc7511fa97ddfef2df793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8d7cb746efc7511fa97ddfef2df793">RCC_CFGR_MCO2PRE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d6ccde3c82ee001935b7cf3d5273923">RCC_CFGR_MCO2PRE_Pos</a>)</td></tr>
<tr class="separator:ga0e8d7cb746efc7511fa97ddfef2df793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8773dfae91e6576d490fbee4aa2a639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8773dfae91e6576d490fbee4aa2a639">RCC_CFGR_MCO2PRE_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d6ccde3c82ee001935b7cf3d5273923">RCC_CFGR_MCO2PRE_Pos</a>)</td></tr>
<tr class="separator:gac8773dfae91e6576d490fbee4aa2a639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06b28dad6a8c9bd84cf1f659ddb976a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06b28dad6a8c9bd84cf1f659ddb976a8">RCC_CFGR_MCO2_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga06b28dad6a8c9bd84cf1f659ddb976a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193bf927828d92f9249975a792c738d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga193bf927828d92f9249975a792c738d5">RCC_CFGR_MCO2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga06b28dad6a8c9bd84cf1f659ddb976a8">RCC_CFGR_MCO2_Pos</a>)</td></tr>
<tr class="separator:ga193bf927828d92f9249975a792c738d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022248a1167714f4d847b89243dc5244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga022248a1167714f4d847b89243dc5244">RCC_CFGR_MCO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga193bf927828d92f9249975a792c738d5">RCC_CFGR_MCO2_Msk</a></td></tr>
<tr class="separator:ga022248a1167714f4d847b89243dc5244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203156a3f57e2c4498999c7901e0defd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga203156a3f57e2c4498999c7901e0defd">RCC_CFGR_MCO2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga06b28dad6a8c9bd84cf1f659ddb976a8">RCC_CFGR_MCO2_Pos</a>)</td></tr>
<tr class="separator:ga203156a3f57e2c4498999c7901e0defd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fdba9682ff474255248f84e6851932a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fdba9682ff474255248f84e6851932a">RCC_CFGR_MCO2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga06b28dad6a8c9bd84cf1f659ddb976a8">RCC_CFGR_MCO2_Pos</a>)</td></tr>
<tr class="separator:ga2fdba9682ff474255248f84e6851932a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e24ddcd9380a97107db8d483fdd9cb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e24ddcd9380a97107db8d483fdd9cb2">RCC_CIR_LSIRDYF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9e24ddcd9380a97107db8d483fdd9cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2542dd9dbe634971278d2f4e24c3091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091">RCC_CIR_LSIRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e24ddcd9380a97107db8d483fdd9cb2">RCC_CIR_LSIRDYF_Pos</a>)</td></tr>
<tr class="separator:gac2542dd9dbe634971278d2f4e24c3091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091">RCC_CIR_LSIRDYF_Msk</a></td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2be1b77680f922f877e6d1b56287f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2be1b77680f922f877e6d1b56287f3">RCC_CIR_LSERDYF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9a2be1b77680f922f877e6d1b56287f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e246b3d87483bf3ca4a55d470acf4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f">RCC_CIR_LSERDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2be1b77680f922f877e6d1b56287f3">RCC_CIR_LSERDYF_Pos</a>)</td></tr>
<tr class="separator:ga58e246b3d87483bf3ca4a55d470acf4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f">RCC_CIR_LSERDYF_Msk</a></td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8f2d94fb254c9a2fe2c9aadcef7e147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8f2d94fb254c9a2fe2c9aadcef7e147">RCC_CIR_HSIRDYF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab8f2d94fb254c9a2fe2c9aadcef7e147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c72d692b99c4539982fea718b2ba8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6">RCC_CIR_HSIRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8f2d94fb254c9a2fe2c9aadcef7e147">RCC_CIR_HSIRDYF_Pos</a>)</td></tr>
<tr class="separator:ga8c72d692b99c4539982fea718b2ba8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6">RCC_CIR_HSIRDYF_Msk</a></td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a0fe34b1b1c44c6982a69fa082f6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37a0fe34b1b1c44c6982a69fa082f6c0">RCC_CIR_HSERDYF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga37a0fe34b1b1c44c6982a69fa082f6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cbcd4b04177bd2420126b0de418de2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e">RCC_CIR_HSERDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga37a0fe34b1b1c44c6982a69fa082f6c0">RCC_CIR_HSERDYF_Pos</a>)</td></tr>
<tr class="separator:ga1cbcd4b04177bd2420126b0de418de2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e">RCC_CIR_HSERDYF_Msk</a></td></tr>
<tr class="separator:ga11ea196450aac9ac35e283a66afc3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be890d102ccff40b4e370d575940af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4be890d102ccff40b4e370d575940af5">RCC_CIR_PLLRDYF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4be890d102ccff40b4e370d575940af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d53f154b50703f3ab18f017b7ace1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c">RCC_CIR_PLLRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4be890d102ccff40b4e370d575940af5">RCC_CIR_PLLRDYF_Pos</a>)</td></tr>
<tr class="separator:ga88d53f154b50703f3ab18f017b7ace1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c">RCC_CIR_PLLRDYF_Msk</a></td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23921a147e121d49592e590f773f3c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23921a147e121d49592e590f773f3c6c">RCC_CIR_PLLI2SRDYF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga23921a147e121d49592e590f773f3c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e88621c6cbc397e6c0872c98f11151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61e88621c6cbc397e6c0872c98f11151">RCC_CIR_PLLI2SRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga23921a147e121d49592e590f773f3c6c">RCC_CIR_PLLI2SRDYF_Pos</a>)</td></tr>
<tr class="separator:ga61e88621c6cbc397e6c0872c98f11151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad338d8663c078cf3d73e4bfaa44da093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad338d8663c078cf3d73e4bfaa44da093">RCC_CIR_PLLI2SRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61e88621c6cbc397e6c0872c98f11151">RCC_CIR_PLLI2SRDYF_Msk</a></td></tr>
<tr class="separator:gad338d8663c078cf3d73e4bfaa44da093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82aae1efb70d76f85bcad7ec0632d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab82aae1efb70d76f85bcad7ec0632d4c">RCC_CIR_CSSF_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gab82aae1efb70d76f85bcad7ec0632d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">RCC_CIR_CSSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82aae1efb70d76f85bcad7ec0632d4c">RCC_CIR_CSSF_Pos</a>)</td></tr>
<tr class="separator:ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">RCC_CIR_CSSF_Msk</a></td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085c2d83db641a456df4a5f67582bff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085c2d83db641a456df4a5f67582bff5">RCC_CIR_LSIRDYIE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga085c2d83db641a456df4a5f67582bff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba1782e2e14efd1bd9feabf1608fd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a">RCC_CIR_LSIRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga085c2d83db641a456df4a5f67582bff5">RCC_CIR_LSIRDYIE_Pos</a>)</td></tr>
<tr class="separator:ga7ba1782e2e14efd1bd9feabf1608fd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a">RCC_CIR_LSIRDYIE_Msk</a></td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eabf777f7d12a95038d5408cd9a3225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7eabf777f7d12a95038d5408cd9a3225">RCC_CIR_LSERDYIE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga7eabf777f7d12a95038d5408cd9a3225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24446323cbae3ab353f248d23655b822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822">RCC_CIR_LSERDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7eabf777f7d12a95038d5408cd9a3225">RCC_CIR_LSERDYIE_Pos</a>)</td></tr>
<tr class="separator:ga24446323cbae3ab353f248d23655b822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822">RCC_CIR_LSERDYIE_Msk</a></td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc61d466aac29f7fbd88b0245d6cf8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc61d466aac29f7fbd88b0245d6cf8c1">RCC_CIR_HSIRDYIE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gafc61d466aac29f7fbd88b0245d6cf8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7aeb42d0a5ef8e7bac1876e0689814e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e">RCC_CIR_HSIRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc61d466aac29f7fbd88b0245d6cf8c1">RCC_CIR_HSIRDYIE_Pos</a>)</td></tr>
<tr class="separator:gac7aeb42d0a5ef8e7bac1876e0689814e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e">RCC_CIR_HSIRDYIE_Msk</a></td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a258b8f9041e6a3e30a12f371e1e289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a258b8f9041e6a3e30a12f371e1e289">RCC_CIR_HSERDYIE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga8a258b8f9041e6a3e30a12f371e1e289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6db5519f1bbb1d42ee0f43367e7fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9">RCC_CIR_HSERDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a258b8f9041e6a3e30a12f371e1e289">RCC_CIR_HSERDYIE_Pos</a>)</td></tr>
<tr class="separator:ga2f6db5519f1bbb1d42ee0f43367e7fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9">RCC_CIR_HSERDYIE_Msk</a></td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f619655facb49336e0baf439ef130b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54f619655facb49336e0baf439ef130b">RCC_CIR_PLLRDYIE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga54f619655facb49336e0baf439ef130b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdb478ae8c7d99d780c78bb68830dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5">RCC_CIR_PLLRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54f619655facb49336e0baf439ef130b">RCC_CIR_PLLRDYIE_Pos</a>)</td></tr>
<tr class="separator:ga6fdb478ae8c7d99d780c78bb68830dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5">RCC_CIR_PLLRDYIE_Msk</a></td></tr>
<tr class="separator:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac69e15926ecae3167dfbc860e784e7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac69e15926ecae3167dfbc860e784e7f3">RCC_CIR_PLLI2SRDYIE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gac69e15926ecae3167dfbc860e784e7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af4a5b0b017c2dde04fa660950578cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6af4a5b0b017c2dde04fa660950578cc">RCC_CIR_PLLI2SRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac69e15926ecae3167dfbc860e784e7f3">RCC_CIR_PLLI2SRDYIE_Pos</a>)</td></tr>
<tr class="separator:ga6af4a5b0b017c2dde04fa660950578cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca3cbf69c7cce53e974316dbf38d3dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ca3cbf69c7cce53e974316dbf38d3dc">RCC_CIR_PLLI2SRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6af4a5b0b017c2dde04fa660950578cc">RCC_CIR_PLLI2SRDYIE_Msk</a></td></tr>
<tr class="separator:ga1ca3cbf69c7cce53e974316dbf38d3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1baeac3a2504113deb0a65d46d7314e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1baeac3a2504113deb0a65d46d7314e2">RCC_CIR_LSIRDYC_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1baeac3a2504113deb0a65d46d7314e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11edf191b118ca860e0eca011f113ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9">RCC_CIR_LSIRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1baeac3a2504113deb0a65d46d7314e2">RCC_CIR_LSIRDYC_Pos</a>)</td></tr>
<tr class="separator:ga11edf191b118ca860e0eca011f113ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9">RCC_CIR_LSIRDYC_Msk</a></td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f106e06b78f78c5a520faa1b180de2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f106e06b78f78c5a520faa1b180de2e">RCC_CIR_LSERDYC_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga0f106e06b78f78c5a520faa1b180de2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba1367e36a992aae85f9e8f9921e9426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426">RCC_CIR_LSERDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f106e06b78f78c5a520faa1b180de2e">RCC_CIR_LSERDYC_Pos</a>)</td></tr>
<tr class="separator:gaba1367e36a992aae85f9e8f9921e9426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426">RCC_CIR_LSERDYC_Msk</a></td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ccc89ed1b4d16c5f2804c216c5adc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2ccc89ed1b4d16c5f2804c216c5adc3">RCC_CIR_HSIRDYC_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaf2ccc89ed1b4d16c5f2804c216c5adc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657cffa4be41e26f7b5383719dd7781a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a">RCC_CIR_HSIRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2ccc89ed1b4d16c5f2804c216c5adc3">RCC_CIR_HSIRDYC_Pos</a>)</td></tr>
<tr class="separator:ga657cffa4be41e26f7b5383719dd7781a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a">RCC_CIR_HSIRDYC_Msk</a></td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e713e2755ef1c9210e3b8c8f2c718e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e713e2755ef1c9210e3b8c8f2c718e">RCC_CIR_HSERDYC_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga34e713e2755ef1c9210e3b8c8f2c718e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2211dd40005f6152d0e8258d380a6713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713">RCC_CIR_HSERDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34e713e2755ef1c9210e3b8c8f2c718e">RCC_CIR_HSERDYC_Pos</a>)</td></tr>
<tr class="separator:ga2211dd40005f6152d0e8258d380a6713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713">RCC_CIR_HSERDYC_Msk</a></td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2884b24e49761690cfc68a9929c7b10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2884b24e49761690cfc68a9929c7b10d">RCC_CIR_PLLRDYC_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga2884b24e49761690cfc68a9929c7b10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee90d2a5649fe386ba87eeead64ada1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1">RCC_CIR_PLLRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2884b24e49761690cfc68a9929c7b10d">RCC_CIR_PLLRDYC_Pos</a>)</td></tr>
<tr class="separator:ga1ee90d2a5649fe386ba87eeead64ada1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1">RCC_CIR_PLLRDYC_Msk</a></td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadca4503c3752588bd3efeea2b5f0c99a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadca4503c3752588bd3efeea2b5f0c99a">RCC_CIR_PLLI2SRDYC_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gadca4503c3752588bd3efeea2b5f0c99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a1a17873c5e712e9ed47d92fbc99cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6a1a17873c5e712e9ed47d92fbc99cd">RCC_CIR_PLLI2SRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadca4503c3752588bd3efeea2b5f0c99a">RCC_CIR_PLLI2SRDYC_Pos</a>)</td></tr>
<tr class="separator:gad6a1a17873c5e712e9ed47d92fbc99cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e79cc7236f5f76cb97c8012771e6bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73e79cc7236f5f76cb97c8012771e6bb">RCC_CIR_PLLI2SRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6a1a17873c5e712e9ed47d92fbc99cd">RCC_CIR_PLLI2SRDYC_Msk</a></td></tr>
<tr class="separator:ga73e79cc7236f5f76cb97c8012771e6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7cf29f8c4b46a59751e6fdc44f8153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c7cf29f8c4b46a59751e6fdc44f8153">RCC_CIR_CSSC_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga5c7cf29f8c4b46a59751e6fdc44f8153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a9cf76bbf90f432815527965cb5c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e">RCC_CIR_CSSC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c7cf29f8c4b46a59751e6fdc44f8153">RCC_CIR_CSSC_Pos</a>)</td></tr>
<tr class="separator:ga66a9cf76bbf90f432815527965cb5c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e">RCC_CIR_CSSC_Msk</a></td></tr>
<tr class="separator:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a30c30184844a5d3a71f73669375e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1a30c30184844a5d3a71f73669375e7">RCC_AHB1RSTR_GPIOARST_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac1a30c30184844a5d3a71f73669375e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca733a89ed0ddeb8c6ad7d4df334baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ca733a89ed0ddeb8c6ad7d4df334baf">RCC_AHB1RSTR_GPIOARST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1a30c30184844a5d3a71f73669375e7">RCC_AHB1RSTR_GPIOARST_Pos</a>)</td></tr>
<tr class="separator:ga1ca733a89ed0ddeb8c6ad7d4df334baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c171937e46c2b9a58f16ee82010509e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ca733a89ed0ddeb8c6ad7d4df334baf">RCC_AHB1RSTR_GPIOARST_Msk</a></td></tr>
<tr class="separator:ga6c171937e46c2b9a58f16ee82010509e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3154d462e29e472394d62113b4a3fadc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3154d462e29e472394d62113b4a3fadc">RCC_AHB1RSTR_GPIOBRST_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3154d462e29e472394d62113b4a3fadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a227671a2b417929ad0959d9e899c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70a227671a2b417929ad0959d9e899c8">RCC_AHB1RSTR_GPIOBRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3154d462e29e472394d62113b4a3fadc">RCC_AHB1RSTR_GPIOBRST_Pos</a>)</td></tr>
<tr class="separator:ga70a227671a2b417929ad0959d9e899c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e60d32cb67768339fc47a2ba11b7a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70a227671a2b417929ad0959d9e899c8">RCC_AHB1RSTR_GPIOBRST_Msk</a></td></tr>
<tr class="separator:ga8e60d32cb67768339fc47a2ba11b7a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23de6a59e935f9e205e35aa713204d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23de6a59e935f9e205e35aa713204d77">RCC_AHB1RSTR_GPIOCRST_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga23de6a59e935f9e205e35aa713204d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f25d081a1bb38f34f8d11fc32bdc7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f25d081a1bb38f34f8d11fc32bdc7d7">RCC_AHB1RSTR_GPIOCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga23de6a59e935f9e205e35aa713204d77">RCC_AHB1RSTR_GPIOCRST_Pos</a>)</td></tr>
<tr class="separator:ga1f25d081a1bb38f34f8d11fc32bdc7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d02a09e1dafda744c7b27dca99fa3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f25d081a1bb38f34f8d11fc32bdc7d7">RCC_AHB1RSTR_GPIOCRST_Msk</a></td></tr>
<tr class="separator:ga8d02a09e1dafda744c7b27dca99fa3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga296b1b5d6eaac638fc714115bb8fb79b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga296b1b5d6eaac638fc714115bb8fb79b">RCC_AHB1RSTR_GPIODRST_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga296b1b5d6eaac638fc714115bb8fb79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e4b57d9e0d9c72055b51a222d388f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e4b57d9e0d9c72055b51a222d388f5">RCC_AHB1RSTR_GPIODRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga296b1b5d6eaac638fc714115bb8fb79b">RCC_AHB1RSTR_GPIODRST_Pos</a>)</td></tr>
<tr class="separator:ga45e4b57d9e0d9c72055b51a222d388f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16f3ce75bba03d8de4f5bc89c561337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45e4b57d9e0d9c72055b51a222d388f5">RCC_AHB1RSTR_GPIODRST_Msk</a></td></tr>
<tr class="separator:gad16f3ce75bba03d8de4f5bc89c561337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d31d86453dfa221ced7ff4668a4b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9d31d86453dfa221ced7ff4668a4b40">RCC_AHB1RSTR_GPIOERST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac9d31d86453dfa221ced7ff4668a4b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2330cc824d6e097fc95f311730778243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2330cc824d6e097fc95f311730778243">RCC_AHB1RSTR_GPIOERST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac9d31d86453dfa221ced7ff4668a4b40">RCC_AHB1RSTR_GPIOERST_Pos</a>)</td></tr>
<tr class="separator:ga2330cc824d6e097fc95f311730778243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9baeb0fd247300501274a9259a4b184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2330cc824d6e097fc95f311730778243">RCC_AHB1RSTR_GPIOERST_Msk</a></td></tr>
<tr class="separator:gad9baeb0fd247300501274a9259a4b184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada3768676df15e5d248404ba29df27ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada3768676df15e5d248404ba29df27ce">RCC_AHB1RSTR_GPIOHRST_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gada3768676df15e5d248404ba29df27ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6853aabc577ec17d0d7f894e520a693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6853aabc577ec17d0d7f894e520a693">RCC_AHB1RSTR_GPIOHRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada3768676df15e5d248404ba29df27ce">RCC_AHB1RSTR_GPIOHRST_Pos</a>)</td></tr>
<tr class="separator:gaa6853aabc577ec17d0d7f894e520a693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587e3e32701cbd127d2afb19b9bff5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6853aabc577ec17d0d7f894e520a693">RCC_AHB1RSTR_GPIOHRST_Msk</a></td></tr>
<tr class="separator:ga587e3e32701cbd127d2afb19b9bff5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga250ad2c8a4d0fbfd4360afcdce858075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga250ad2c8a4d0fbfd4360afcdce858075">RCC_AHB1RSTR_CRCRST_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga250ad2c8a4d0fbfd4360afcdce858075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf0f9e76b934af78155abddaacf568e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf0f9e76b934af78155abddaacf568e4">RCC_AHB1RSTR_CRCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga250ad2c8a4d0fbfd4360afcdce858075">RCC_AHB1RSTR_CRCRST_Pos</a>)</td></tr>
<tr class="separator:gaaf0f9e76b934af78155abddaacf568e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f45f591e5e217833c6ab36a958543b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf0f9e76b934af78155abddaacf568e4">RCC_AHB1RSTR_CRCRST_Msk</a></td></tr>
<tr class="separator:ga94f45f591e5e217833c6ab36a958543b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577ac0ee66f5e320ea4450234e709a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga577ac0ee66f5e320ea4450234e709a03">RCC_AHB1RSTR_DMA1RST_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga577ac0ee66f5e320ea4450234e709a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c336fca84fc656b8412d0a0dab8317e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c336fca84fc656b8412d0a0dab8317e">RCC_AHB1RSTR_DMA1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga577ac0ee66f5e320ea4450234e709a03">RCC_AHB1RSTR_DMA1RST_Pos</a>)</td></tr>
<tr class="separator:ga9c336fca84fc656b8412d0a0dab8317e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d1655ddfb777fce28b1d6b9a9c2d0e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c336fca84fc656b8412d0a0dab8317e">RCC_AHB1RSTR_DMA1RST_Msk</a></td></tr>
<tr class="separator:ga4d1655ddfb777fce28b1d6b9a9c2d0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e38f17a99cc2e1f91d622f11ac8c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e38f17a99cc2e1f91d622f11ac8c89">RCC_AHB1RSTR_DMA2RST_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga16e38f17a99cc2e1f91d622f11ac8c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e2d5af9f21f5df26e53863392f46ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5e2d5af9f21f5df26e53863392f46ce">RCC_AHB1RSTR_DMA2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16e38f17a99cc2e1f91d622f11ac8c89">RCC_AHB1RSTR_DMA2RST_Pos</a>)</td></tr>
<tr class="separator:gae5e2d5af9f21f5df26e53863392f46ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827aea44c35a0c3eb815a5d7d8546c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e2d5af9f21f5df26e53863392f46ce">RCC_AHB1RSTR_DMA2RST_Msk</a></td></tr>
<tr class="separator:ga827aea44c35a0c3eb815a5d7d8546c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5fe9c74c695fe79917ce4828d2e24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f5fe9c74c695fe79917ce4828d2e24b">RCC_AHB2RSTR_OTGFSRST_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga5f5fe9c74c695fe79917ce4828d2e24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba439d5c37535fc904630d55dd8d204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacba439d5c37535fc904630d55dd8d204">RCC_AHB2RSTR_OTGFSRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f5fe9c74c695fe79917ce4828d2e24b">RCC_AHB2RSTR_OTGFSRST_Pos</a>)</td></tr>
<tr class="separator:gacba439d5c37535fc904630d55dd8d204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b8b894a2f1ea24b4799c7a30abbb5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacba439d5c37535fc904630d55dd8d204">RCC_AHB2RSTR_OTGFSRST_Msk</a></td></tr>
<tr class="separator:gae1b8b894a2f1ea24b4799c7a30abbb5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7278dbd9406107fbccefa358501f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef7278dbd9406107fbccefa358501f2c">RCC_APB1RSTR_TIM2RST_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaef7278dbd9406107fbccefa358501f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b0f4bc33ed5d6d5806e5074349bedb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb">RCC_APB1RSTR_TIM2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef7278dbd9406107fbccefa358501f2c">RCC_APB1RSTR_TIM2RST_Pos</a>)</td></tr>
<tr class="separator:gaf4b0f4bc33ed5d6d5806e5074349bedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ca4659706d0e00333d4abff049dc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb">RCC_APB1RSTR_TIM2RST_Msk</a></td></tr>
<tr class="separator:ga51ca4659706d0e00333d4abff049dc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28531a8d644672fa950cce78175c3fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28531a8d644672fa950cce78175c3fc0">RCC_APB1RSTR_TIM3RST_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga28531a8d644672fa950cce78175c3fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1a098d575d81ac443b3d6f837a09e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1">RCC_APB1RSTR_TIM3RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga28531a8d644672fa950cce78175c3fc0">RCC_APB1RSTR_TIM3RST_Pos</a>)</td></tr>
<tr class="separator:ga6f1a098d575d81ac443b3d6f837a09e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680c562fd372b494a160594525d7ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1">RCC_APB1RSTR_TIM3RST_Msk</a></td></tr>
<tr class="separator:ga8680c562fd372b494a160594525d7ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd941245012a7ff32409d3858a0c369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfd941245012a7ff32409d3858a0c369">RCC_APB1RSTR_TIM4RST_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gacfd941245012a7ff32409d3858a0c369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1adc26ee7ca9aeb6316ca372633c95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1adc26ee7ca9aeb6316ca372633c95e">RCC_APB1RSTR_TIM4RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacfd941245012a7ff32409d3858a0c369">RCC_APB1RSTR_TIM4RST_Pos</a>)</td></tr>
<tr class="separator:gaa1adc26ee7ca9aeb6316ca372633c95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a720364de988965b6d2f91ed6519570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1adc26ee7ca9aeb6316ca372633c95e">RCC_APB1RSTR_TIM4RST_Msk</a></td></tr>
<tr class="separator:ga6a720364de988965b6d2f91ed6519570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec5440469b072778617b76dd55faf23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec5440469b072778617b76dd55faf23">RCC_APB1RSTR_TIM5RST_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga6ec5440469b072778617b76dd55faf23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5cfd79c37096bf00916e7bda1df220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a5cfd79c37096bf00916e7bda1df220">RCC_APB1RSTR_TIM5RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec5440469b072778617b76dd55faf23">RCC_APB1RSTR_TIM5RST_Pos</a>)</td></tr>
<tr class="separator:ga9a5cfd79c37096bf00916e7bda1df220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d1233dd5266ba55d9951e3b1a334552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a5cfd79c37096bf00916e7bda1df220">RCC_APB1RSTR_TIM5RST_Msk</a></td></tr>
<tr class="separator:ga1d1233dd5266ba55d9951e3b1a334552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d96e880c3040ba8dbe155a6129ca69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9d96e880c3040ba8dbe155a6129ca69">RCC_APB1RSTR_WWDGRST_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf9d96e880c3040ba8dbe155a6129ca69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919c04abb655aa94b244dcebbf647748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">RCC_APB1RSTR_WWDGRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9d96e880c3040ba8dbe155a6129ca69">RCC_APB1RSTR_WWDGRST_Pos</a>)</td></tr>
<tr class="separator:ga919c04abb655aa94b244dcebbf647748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">RCC_APB1RSTR_WWDGRST_Msk</a></td></tr>
<tr class="separator:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148b63aa15907eac1bd4894a7c157100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga148b63aa15907eac1bd4894a7c157100">RCC_APB1RSTR_SPI2RST_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga148b63aa15907eac1bd4894a7c157100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae378c28cf590c56f5487bd92705d6d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54">RCC_APB1RSTR_SPI2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga148b63aa15907eac1bd4894a7c157100">RCC_APB1RSTR_SPI2RST_Pos</a>)</td></tr>
<tr class="separator:gae378c28cf590c56f5487bd92705d6d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54">RCC_APB1RSTR_SPI2RST_Msk</a></td></tr>
<tr class="separator:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9458442b1f7afb7bb8c858eceb8a7e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9458442b1f7afb7bb8c858eceb8a7e22">RCC_APB1RSTR_SPI3RST_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga9458442b1f7afb7bb8c858eceb8a7e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0566a08a6cbd33046ff893d7c3b7bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0566a08a6cbd33046ff893d7c3b7bf1">RCC_APB1RSTR_SPI3RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9458442b1f7afb7bb8c858eceb8a7e22">RCC_APB1RSTR_SPI3RST_Pos</a>)</td></tr>
<tr class="separator:gae0566a08a6cbd33046ff893d7c3b7bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261e0f1b39cd1cab41ec6bf40c21867b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0566a08a6cbd33046ff893d7c3b7bf1">RCC_APB1RSTR_SPI3RST_Msk</a></td></tr>
<tr class="separator:ga261e0f1b39cd1cab41ec6bf40c21867b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ca9ee6dbf794ec18d25721123a1119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2ca9ee6dbf794ec18d25721123a1119">RCC_APB1RSTR_USART2RST_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaa2ca9ee6dbf794ec18d25721123a1119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0beb24842078f8a070ba7f96ca579f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43">RCC_APB1RSTR_USART2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2ca9ee6dbf794ec18d25721123a1119">RCC_APB1RSTR_USART2RST_Pos</a>)</td></tr>
<tr class="separator:ga0beb24842078f8a070ba7f96ca579f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43">RCC_APB1RSTR_USART2RST_Msk</a></td></tr>
<tr class="separator:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f6df08a3eae853a3fc8b2d0fcc0882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3f6df08a3eae853a3fc8b2d0fcc0882">RCC_APB1RSTR_I2C1RST_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gac3f6df08a3eae853a3fc8b2d0fcc0882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fda0adab6e9d4daa6417c17d905214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">RCC_APB1RSTR_I2C1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3f6df08a3eae853a3fc8b2d0fcc0882">RCC_APB1RSTR_I2C1RST_Pos</a>)</td></tr>
<tr class="separator:ga95fda0adab6e9d4daa6417c17d905214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">RCC_APB1RSTR_I2C1RST_Msk</a></td></tr>
<tr class="separator:gadcd25346a7d7b0009090adfbca899b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1c1f07b2b2cc274c0b297d779b936f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1c1f07b2b2cc274c0b297d779b936f">RCC_APB1RSTR_I2C2RST_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga0a1c1f07b2b2cc274c0b297d779b936f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914a46fcb3b028610d9badb471c82bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3">RCC_APB1RSTR_I2C2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1c1f07b2b2cc274c0b297d779b936f">RCC_APB1RSTR_I2C2RST_Pos</a>)</td></tr>
<tr class="separator:ga914a46fcb3b028610d9badb471c82bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3">RCC_APB1RSTR_I2C2RST_Msk</a></td></tr>
<tr class="separator:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53079edbe7a089db7497d49b242b7e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53079edbe7a089db7497d49b242b7e53">RCC_APB1RSTR_I2C3RST_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga53079edbe7a089db7497d49b242b7e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49214147f146965ef75c3bfa906cd3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49214147f146965ef75c3bfa906cd3d9">RCC_APB1RSTR_I2C3RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53079edbe7a089db7497d49b242b7e53">RCC_APB1RSTR_I2C3RST_Pos</a>)</td></tr>
<tr class="separator:ga49214147f146965ef75c3bfa906cd3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8dd6bd89cdf6b6b7affee5594bda87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49214147f146965ef75c3bfa906cd3d9">RCC_APB1RSTR_I2C3RST_Msk</a></td></tr>
<tr class="separator:gab8dd6bd89cdf6b6b7affee5594bda87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d1ad283fb0cc11c6394cc28e4da4d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d1ad283fb0cc11c6394cc28e4da4d0">RCC_APB1RSTR_PWRRST_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga48d1ad283fb0cc11c6394cc28e4da4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9ed6c6cee6df40b16793fe7479ea7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">RCC_APB1RSTR_PWRRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48d1ad283fb0cc11c6394cc28e4da4d0">RCC_APB1RSTR_PWRRST_Pos</a>)</td></tr>
<tr class="separator:gabe9ed6c6cee6df40b16793fe7479ea7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">RCC_APB1RSTR_PWRRST_Msk</a></td></tr>
<tr class="separator:ga274d8cb48f0e89831efabea66d64af2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3439757d01e0c351ad8bc0193e3d90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3439757d01e0c351ad8bc0193e3d90e">RCC_APB2RSTR_TIM1RST_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae3439757d01e0c351ad8bc0193e3d90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc9f88241816d51a87a8b4a537c5a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e">RCC_APB2RSTR_TIM1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3439757d01e0c351ad8bc0193e3d90e">RCC_APB2RSTR_TIM1RST_Pos</a>)</td></tr>
<tr class="separator:ga6fc9f88241816d51a87a8b4a537c5a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e">RCC_APB2RSTR_TIM1RST_Msk</a></td></tr>
<tr class="separator:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07b0f4aae1366a80486993aa71c6237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac07b0f4aae1366a80486993aa71c6237">RCC_APB2RSTR_USART1RST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac07b0f4aae1366a80486993aa71c6237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f18e05ca4a63d5b8fe937eb8613005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">RCC_APB2RSTR_USART1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac07b0f4aae1366a80486993aa71c6237">RCC_APB2RSTR_USART1RST_Pos</a>)</td></tr>
<tr class="separator:ga49f18e05ca4a63d5b8fe937eb8613005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">RCC_APB2RSTR_USART1RST_Msk</a></td></tr>
<tr class="separator:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa2e760b59afddec0efc53fd80e60bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa2e760b59afddec0efc53fd80e60bf">RCC_APB2RSTR_USART6RST_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga1aa2e760b59afddec0efc53fd80e60bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63e37e8ac731047e3df29ca5c7e553cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63e37e8ac731047e3df29ca5c7e553cc">RCC_APB2RSTR_USART6RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa2e760b59afddec0efc53fd80e60bf">RCC_APB2RSTR_USART6RST_Pos</a>)</td></tr>
<tr class="separator:ga63e37e8ac731047e3df29ca5c7e553cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1df682293e15ed44b081d626220178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63e37e8ac731047e3df29ca5c7e553cc">RCC_APB2RSTR_USART6RST_Msk</a></td></tr>
<tr class="separator:gada1df682293e15ed44b081d626220178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb93c28e2b44e753d961ee83fb829ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb93c28e2b44e753d961ee83fb829ad0">RCC_APB2RSTR_ADCRST_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafb93c28e2b44e753d961ee83fb829ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a4836f2cd9be43193d6eb4d19d5dde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6">RCC_APB2RSTR_ADCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb93c28e2b44e753d961ee83fb829ad0">RCC_APB2RSTR_ADCRST_Pos</a>)</td></tr>
<tr class="separator:ga1a4836f2cd9be43193d6eb4d19d5dde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1374d6eae8e7d02d1ad457b65f374a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6">RCC_APB2RSTR_ADCRST_Msk</a></td></tr>
<tr class="separator:ga1374d6eae8e7d02d1ad457b65f374a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964b8835939769ac1b9bd4984854757d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga964b8835939769ac1b9bd4984854757d">RCC_APB2RSTR_SDIORST_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga964b8835939769ac1b9bd4984854757d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67f4f982e0636f1d86be7d4223cdaf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae67f4f982e0636f1d86be7d4223cdaf1">RCC_APB2RSTR_SDIORST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga964b8835939769ac1b9bd4984854757d">RCC_APB2RSTR_SDIORST_Pos</a>)</td></tr>
<tr class="separator:gae67f4f982e0636f1d86be7d4223cdaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga754451a96f4c4faf63a29ca1a132c64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae67f4f982e0636f1d86be7d4223cdaf1">RCC_APB2RSTR_SDIORST_Msk</a></td></tr>
<tr class="separator:ga754451a96f4c4faf63a29ca1a132c64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f284f64839f82231c3e375e01105946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f284f64839f82231c3e375e01105946">RCC_APB2RSTR_SPI1RST_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga5f284f64839f82231c3e375e01105946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb7fb16a3052da4a7d11cbdbe838689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">RCC_APB2RSTR_SPI1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f284f64839f82231c3e375e01105946">RCC_APB2RSTR_SPI1RST_Pos</a>)</td></tr>
<tr class="separator:ga4fb7fb16a3052da4a7d11cbdbe838689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">RCC_APB2RSTR_SPI1RST_Msk</a></td></tr>
<tr class="separator:ga345f05d3508a9fd5128208761feb29fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5175ca9d3c87261aff4040b6094d49a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5175ca9d3c87261aff4040b6094d49a7">RCC_APB2RSTR_SPI4RST_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5175ca9d3c87261aff4040b6094d49a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba823e1afa67e1b5db5faa1094b200c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ba823e1afa67e1b5db5faa1094b200c">RCC_APB2RSTR_SPI4RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5175ca9d3c87261aff4040b6094d49a7">RCC_APB2RSTR_SPI4RST_Pos</a>)</td></tr>
<tr class="separator:ga8ba823e1afa67e1b5db5faa1094b200c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6029eb5c0288f48ef8de5f88ca7c7e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ba823e1afa67e1b5db5faa1094b200c">RCC_APB2RSTR_SPI4RST_Msk</a></td></tr>
<tr class="separator:ga6029eb5c0288f48ef8de5f88ca7c7e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga613a32917030cbb38e7897bdec0cad47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga613a32917030cbb38e7897bdec0cad47">RCC_APB2RSTR_SYSCFGRST_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga613a32917030cbb38e7897bdec0cad47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f656408c45d2f67a99cc1c093d3e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45">RCC_APB2RSTR_SYSCFGRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga613a32917030cbb38e7897bdec0cad47">RCC_APB2RSTR_SYSCFGRST_Pos</a>)</td></tr>
<tr class="separator:ga89f656408c45d2f67a99cc1c093d3e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813d42b8d48ae6379c053a44870af49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45">RCC_APB2RSTR_SYSCFGRST_Msk</a></td></tr>
<tr class="separator:ga813d42b8d48ae6379c053a44870af49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed9b13161f4dbf0f960abe15c7f9f045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed9b13161f4dbf0f960abe15c7f9f045">RCC_APB2RSTR_TIM9RST_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaed9b13161f4dbf0f960abe15c7f9f045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad71d516052c6afded3292ada76c392a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad71d516052c6afded3292ada76c392a2">RCC_APB2RSTR_TIM9RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed9b13161f4dbf0f960abe15c7f9f045">RCC_APB2RSTR_TIM9RST_Pos</a>)</td></tr>
<tr class="separator:gad71d516052c6afded3292ada76c392a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3aa588d4814a289d939e111492724af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad71d516052c6afded3292ada76c392a2">RCC_APB2RSTR_TIM9RST_Msk</a></td></tr>
<tr class="separator:gab3aa588d4814a289d939e111492724af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01379fcaf1119cd7a25cdf930fe10458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01379fcaf1119cd7a25cdf930fe10458">RCC_APB2RSTR_TIM10RST_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga01379fcaf1119cd7a25cdf930fe10458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077ef7ed92b0241e49f2ecad1a8bd241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga077ef7ed92b0241e49f2ecad1a8bd241">RCC_APB2RSTR_TIM10RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01379fcaf1119cd7a25cdf930fe10458">RCC_APB2RSTR_TIM10RST_Pos</a>)</td></tr>
<tr class="separator:ga077ef7ed92b0241e49f2ecad1a8bd241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac76155acdc99c8c6502ba3beba818f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga077ef7ed92b0241e49f2ecad1a8bd241">RCC_APB2RSTR_TIM10RST_Msk</a></td></tr>
<tr class="separator:gac76155acdc99c8c6502ba3beba818f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1b402b6082b891cf838cc69119b2a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1b402b6082b891cf838cc69119b2a1">RCC_APB2RSTR_TIM11RST_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga8d1b402b6082b891cf838cc69119b2a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ffe8d460fb9abc55ec65d00d39564b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ffe8d460fb9abc55ec65d00d39564b3">RCC_APB2RSTR_TIM11RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1b402b6082b891cf838cc69119b2a1">RCC_APB2RSTR_TIM11RST_Pos</a>)</td></tr>
<tr class="separator:ga6ffe8d460fb9abc55ec65d00d39564b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ffe8d460fb9abc55ec65d00d39564b3">RCC_APB2RSTR_TIM11RST_Msk</a></td></tr>
<tr class="separator:ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f676c6c842fc9471d51a50584fbe91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38f676c6c842fc9471d51a50584fbe91">RCC_APB2RSTR_SPI1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a></td></tr>
<tr class="separator:ga38f676c6c842fc9471d51a50584fbe91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46ac0ea3dfd9fd9dc25a6fc974c0b2e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46ac0ea3dfd9fd9dc25a6fc974c0b2e7">RCC_AHB1ENR_GPIOAEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga46ac0ea3dfd9fd9dc25a6fc974c0b2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1610c0bcc3f778000c9ffe4ceaaf7a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1610c0bcc3f778000c9ffe4ceaaf7a8">RCC_AHB1ENR_GPIOAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46ac0ea3dfd9fd9dc25a6fc974c0b2e7">RCC_AHB1ENR_GPIOAEN_Pos</a>)</td></tr>
<tr class="separator:gaa1610c0bcc3f778000c9ffe4ceaaf7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff46fb3b30fc6792e4fd18fcb0941b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1610c0bcc3f778000c9ffe4ceaaf7a8">RCC_AHB1ENR_GPIOAEN_Msk</a></td></tr>
<tr class="separator:ga6ff46fb3b30fc6792e4fd18fcb0941b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e283561bd4c7f47c8ba5a3affae294a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e283561bd4c7f47c8ba5a3affae294a">RCC_AHB1ENR_GPIOBEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9e283561bd4c7f47c8ba5a3affae294a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f6e5e212dee1b54f1103aa6c5b63c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79f6e5e212dee1b54f1103aa6c5b63c8">RCC_AHB1ENR_GPIOBEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e283561bd4c7f47c8ba5a3affae294a">RCC_AHB1ENR_GPIOBEN_Pos</a>)</td></tr>
<tr class="separator:ga79f6e5e212dee1b54f1103aa6c5b63c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f408f92e7fd49b0957b8cb4ff31ca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79f6e5e212dee1b54f1103aa6c5b63c8">RCC_AHB1ENR_GPIOBEN_Msk</a></td></tr>
<tr class="separator:gad7f408f92e7fd49b0957b8cb4ff31ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b008be82ceb7ff8fc8b5b89c42d5956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b008be82ceb7ff8fc8b5b89c42d5956">RCC_AHB1ENR_GPIOCEN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2b008be82ceb7ff8fc8b5b89c42d5956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d7e8d23a1214b25dca4d0838324371b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7e8d23a1214b25dca4d0838324371b">RCC_AHB1ENR_GPIOCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b008be82ceb7ff8fc8b5b89c42d5956">RCC_AHB1ENR_GPIOCEN_Pos</a>)</td></tr>
<tr class="separator:ga6d7e8d23a1214b25dca4d0838324371b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a8b42e33aef2a7bc2d41ad9d231733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7e8d23a1214b25dca4d0838324371b">RCC_AHB1ENR_GPIOCEN_Msk</a></td></tr>
<tr class="separator:gae8a8b42e33aef2a7bc2d41ad9d231733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57c3badb1f83e08ab09719c58d70e1b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57c3badb1f83e08ab09719c58d70e1b4">RCC_AHB1ENR_GPIODEN_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga57c3badb1f83e08ab09719c58d70e1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da72a3a599290c99b251cf0e40d579a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5da72a3a599290c99b251cf0e40d579a">RCC_AHB1ENR_GPIODEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57c3badb1f83e08ab09719c58d70e1b4">RCC_AHB1ENR_GPIODEN_Pos</a>)</td></tr>
<tr class="separator:ga5da72a3a599290c99b251cf0e40d579a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd8146e91c76f14af8dfe78a1c2d916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5da72a3a599290c99b251cf0e40d579a">RCC_AHB1ENR_GPIODEN_Msk</a></td></tr>
<tr class="separator:gaebd8146e91c76f14af8dfe78a1c2d916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2313a0beb0ceb64be0c3c2906c9d11c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2313a0beb0ceb64be0c3c2906c9d11c1">RCC_AHB1ENR_GPIOEEN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga2313a0beb0ceb64be0c3c2906c9d11c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574a0ff2d711679c81d62a365efe9b25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574a0ff2d711679c81d62a365efe9b25">RCC_AHB1ENR_GPIOEEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2313a0beb0ceb64be0c3c2906c9d11c1">RCC_AHB1ENR_GPIOEEN_Pos</a>)</td></tr>
<tr class="separator:ga574a0ff2d711679c81d62a365efe9b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a9094e0e464eaa8e25f854f90abfc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga574a0ff2d711679c81d62a365efe9b25">RCC_AHB1ENR_GPIOEEN_Msk</a></td></tr>
<tr class="separator:ga67a9094e0e464eaa8e25f854f90abfc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d856370c08a4704127d615939510e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37d856370c08a4704127d615939510e8">RCC_AHB1ENR_GPIOHEN_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga37d856370c08a4704127d615939510e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee11e4e6ddeff9db3ddd22873d1ca8d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee11e4e6ddeff9db3ddd22873d1ca8d5">RCC_AHB1ENR_GPIOHEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga37d856370c08a4704127d615939510e8">RCC_AHB1ENR_GPIOHEN_Pos</a>)</td></tr>
<tr class="separator:gaee11e4e6ddeff9db3ddd22873d1ca8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb16afc550121895822ebb22108196b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee11e4e6ddeff9db3ddd22873d1ca8d5">RCC_AHB1ENR_GPIOHEN_Msk</a></td></tr>
<tr class="separator:gadb16afc550121895822ebb22108196b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0c26180146aedeec41861fd765a05c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf0c26180146aedeec41861fd765a05c">RCC_AHB1ENR_CRCEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gadf0c26180146aedeec41861fd765a05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b467a2c6329ecb8ca42c1d9e1116035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b467a2c6329ecb8ca42c1d9e1116035">RCC_AHB1ENR_CRCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf0c26180146aedeec41861fd765a05c">RCC_AHB1ENR_CRCEN_Pos</a>)</td></tr>
<tr class="separator:ga3b467a2c6329ecb8ca42c1d9e1116035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3d41f31401e812f839defee241df83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b467a2c6329ecb8ca42c1d9e1116035">RCC_AHB1ENR_CRCEN_Msk</a></td></tr>
<tr class="separator:gafa3d41f31401e812f839defee241df83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0114d8249d989c5ab3feac252e30509e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0114d8249d989c5ab3feac252e30509e">RCC_AHB1ENR_DMA1EN_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga0114d8249d989c5ab3feac252e30509e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04b66dc0d69d098db894416722e9871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab04b66dc0d69d098db894416722e9871">RCC_AHB1ENR_DMA1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0114d8249d989c5ab3feac252e30509e">RCC_AHB1ENR_DMA1EN_Pos</a>)</td></tr>
<tr class="separator:gab04b66dc0d69d098db894416722e9871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae07b00778a51a4e52b911aeccb897aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab04b66dc0d69d098db894416722e9871">RCC_AHB1ENR_DMA1EN_Msk</a></td></tr>
<tr class="separator:gae07b00778a51a4e52b911aeccb897aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf754f312ede73c0d5d35e1a08b614f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf754f312ede73c0d5d35e1a08b614f94">RCC_AHB1ENR_DMA2EN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaf754f312ede73c0d5d35e1a08b614f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb95b569d5ea1d4c9483fbfd7df37f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb95b569d5ea1d4c9483fbfd7df37f3a">RCC_AHB1ENR_DMA2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf754f312ede73c0d5d35e1a08b614f94">RCC_AHB1ENR_DMA2EN_Pos</a>)</td></tr>
<tr class="separator:gaeb95b569d5ea1d4c9483fbfd7df37f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664a5d572a39a0c084e4ee7c1cf7df0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb95b569d5ea1d4c9483fbfd7df37f3a">RCC_AHB1ENR_DMA2EN_Msk</a></td></tr>
<tr class="separator:ga664a5d572a39a0c084e4ee7c1cf7df0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47614352bcc5025572abc4277cf28e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad47614352bcc5025572abc4277cf28e9">RCC_AHB2_SUPPORT</a></td></tr>
<tr class="separator:gad47614352bcc5025572abc4277cf28e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a6b042ea1a1362cba76f697a2b941c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80a6b042ea1a1362cba76f697a2b941c">RCC_AHB2ENR_OTGFSEN_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga80a6b042ea1a1362cba76f697a2b941c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c92c5e4271a2a493a92fb41fbc7e3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c92c5e4271a2a493a92fb41fbc7e3fd">RCC_AHB2ENR_OTGFSEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80a6b042ea1a1362cba76f697a2b941c">RCC_AHB2ENR_OTGFSEN_Pos</a>)</td></tr>
<tr class="separator:ga9c92c5e4271a2a493a92fb41fbc7e3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22576caeba7c7a1e6afdd0b90394c76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22576caeba7c7a1e6afdd0b90394c76d">RCC_AHB2ENR_OTGFSEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c92c5e4271a2a493a92fb41fbc7e3fd">RCC_AHB2ENR_OTGFSEN_Msk</a></td></tr>
<tr class="separator:ga22576caeba7c7a1e6afdd0b90394c76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c1e030bdf85faeae65b74850497e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7c1e030bdf85faeae65b74850497e29">RCC_APB1ENR_TIM2EN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa7c1e030bdf85faeae65b74850497e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed542e8a186c731ad3221c61b4aa81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a">RCC_APB1ENR_TIM2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7c1e030bdf85faeae65b74850497e29">RCC_APB1ENR_TIM2EN_Pos</a>)</td></tr>
<tr class="separator:ga7ed542e8a186c731ad3221c61b4aa81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a">RCC_APB1ENR_TIM2EN_Msk</a></td></tr>
<tr class="separator:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512bf591e0527e83b8ae823c42da2f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga512bf591e0527e83b8ae823c42da2f1e">RCC_APB1ENR_TIM3EN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga512bf591e0527e83b8ae823c42da2f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d58d377cd38e5685344b7d9a88ce1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c">RCC_APB1ENR_TIM3EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga512bf591e0527e83b8ae823c42da2f1e">RCC_APB1ENR_TIM3EN_Pos</a>)</td></tr>
<tr class="separator:ga39d58d377cd38e5685344b7d9a88ce1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c">RCC_APB1ENR_TIM3EN_Msk</a></td></tr>
<tr class="separator:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32ced9621c44cd74f36cbfdec22582e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad32ced9621c44cd74f36cbfdec22582e">RCC_APB1ENR_TIM4EN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gad32ced9621c44cd74f36cbfdec22582e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef489da1fe7bd776d2fc27eb689fd9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef489da1fe7bd776d2fc27eb689fd9c4">RCC_APB1ENR_TIM4EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad32ced9621c44cd74f36cbfdec22582e">RCC_APB1ENR_TIM4EN_Pos</a>)</td></tr>
<tr class="separator:gaef489da1fe7bd776d2fc27eb689fd9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef489da1fe7bd776d2fc27eb689fd9c4">RCC_APB1ENR_TIM4EN_Msk</a></td></tr>
<tr class="separator:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9022ea1b9729864c70216a4f04326f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9022ea1b9729864c70216a4f04326f22">RCC_APB1ENR_TIM5EN_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga9022ea1b9729864c70216a4f04326f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e3f7f788191131f045cd40594e5c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50e3f7f788191131f045cd40594e5c15">RCC_APB1ENR_TIM5EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9022ea1b9729864c70216a4f04326f22">RCC_APB1ENR_TIM5EN_Pos</a>)</td></tr>
<tr class="separator:ga50e3f7f788191131f045cd40594e5c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49abbbc8fd297c544df2d337b28f80e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50e3f7f788191131f045cd40594e5c15">RCC_APB1ENR_TIM5EN_Msk</a></td></tr>
<tr class="separator:ga49abbbc8fd297c544df2d337b28f80e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3fd18a8801d86093018dfe2ea3b2b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3fd18a8801d86093018dfe2ea3b2b4a">RCC_APB1ENR_WWDGEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf3fd18a8801d86093018dfe2ea3b2b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ad274a2f953fdb7c7ce0e6d69e8798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">RCC_APB1ENR_WWDGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3fd18a8801d86093018dfe2ea3b2b4a">RCC_APB1ENR_WWDGEN_Pos</a>)</td></tr>
<tr class="separator:ga09ad274a2f953fdb7c7ce0e6d69e8798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf712b922ee776a972d2efa3da0ea4733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">RCC_APB1ENR_WWDGEN_Msk</a></td></tr>
<tr class="separator:gaf712b922ee776a972d2efa3da0ea4733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7eb0710266a43edcd813440b159f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea7eb0710266a43edcd813440b159f8e">RCC_APB1ENR_SPI2EN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaea7eb0710266a43edcd813440b159f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd0ff191b4b6253b499258e4625cc65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65">RCC_APB1ENR_SPI2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaea7eb0710266a43edcd813440b159f8e">RCC_APB1ENR_SPI2EN_Pos</a>)</td></tr>
<tr class="separator:ga5fd0ff191b4b6253b499258e4625cc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce64692c44bf95efbf2fed054e59be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65">RCC_APB1ENR_SPI2EN_Msk</a></td></tr>
<tr class="separator:gafdce64692c44bf95efbf2fed054e59be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59915518ddf7e60fc5da8072b3ce6dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59915518ddf7e60fc5da8072b3ce6dd9">RCC_APB1ENR_SPI3EN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga59915518ddf7e60fc5da8072b3ce6dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3852cf58a863e5b0133d5bc84bcede3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3852cf58a863e5b0133d5bc84bcede3f">RCC_APB1ENR_SPI3EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga59915518ddf7e60fc5da8072b3ce6dd9">RCC_APB1ENR_SPI3EN_Pos</a>)</td></tr>
<tr class="separator:ga3852cf58a863e5b0133d5bc84bcede3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8757f8d1e1ff1447e08e5abea4615083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3852cf58a863e5b0133d5bc84bcede3f">RCC_APB1ENR_SPI3EN_Msk</a></td></tr>
<tr class="separator:ga8757f8d1e1ff1447e08e5abea4615083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a410d2ae7f9133227d2a35cde9188d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a410d2ae7f9133227d2a35cde9188d6">RCC_APB1ENR_USART2EN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga9a410d2ae7f9133227d2a35cde9188d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510e179108a8914b0830b1ff30951caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf">RCC_APB1ENR_USART2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a410d2ae7f9133227d2a35cde9188d6">RCC_APB1ENR_USART2EN_Pos</a>)</td></tr>
<tr class="separator:ga510e179108a8914b0830b1ff30951caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab840af4f735ec36419d61c7db3cfa00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf">RCC_APB1ENR_USART2EN_Msk</a></td></tr>
<tr class="separator:gab840af4f735ec36419d61c7db3cfa00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1cab341f8320372dfd95bce3d2d918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1cab341f8320372dfd95bce3d2d918">RCC_APB1ENR_I2C1EN_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga0f1cab341f8320372dfd95bce3d2d918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b2a4e92cb0eba09a147ee9770195eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">RCC_APB1ENR_I2C1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1cab341f8320372dfd95bce3d2d918">RCC_APB1ENR_I2C1EN_Pos</a>)</td></tr>
<tr class="separator:ga2b2a4e92cb0eba09a147ee9770195eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">RCC_APB1ENR_I2C1EN_Msk</a></td></tr>
<tr class="separator:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ad0c869b4e644dacba6b170797fcf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94ad0c869b4e644dacba6b170797fcf6">RCC_APB1ENR_I2C2EN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga94ad0c869b4e644dacba6b170797fcf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb344f4fbe0d1286860e8c47f73339ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce">RCC_APB1ENR_I2C2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga94ad0c869b4e644dacba6b170797fcf6">RCC_APB1ENR_I2C2EN_Pos</a>)</td></tr>
<tr class="separator:gadb344f4fbe0d1286860e8c47f73339ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce">RCC_APB1ENR_I2C2EN_Msk</a></td></tr>
<tr class="separator:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007431fc8e6cbe66fff71273e9245ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga007431fc8e6cbe66fff71273e9245ad3">RCC_APB1ENR_I2C3EN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga007431fc8e6cbe66fff71273e9245ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3287ea960eceb4499698cfc8e4ffbf36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3287ea960eceb4499698cfc8e4ffbf36">RCC_APB1ENR_I2C3EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga007431fc8e6cbe66fff71273e9245ad3">RCC_APB1ENR_I2C3EN_Pos</a>)</td></tr>
<tr class="separator:ga3287ea960eceb4499698cfc8e4ffbf36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96621806b8fb96891efa9364e370f3f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3287ea960eceb4499698cfc8e4ffbf36">RCC_APB1ENR_I2C3EN_Msk</a></td></tr>
<tr class="separator:ga96621806b8fb96891efa9364e370f3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d869630ea19b70ec5c740cc6b37f49c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d869630ea19b70ec5c740cc6b37f49c">RCC_APB1ENR_PWREN_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga9d869630ea19b70ec5c740cc6b37f49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba08580eae539419497cdd62c530bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">RCC_APB1ENR_PWREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d869630ea19b70ec5c740cc6b37f49c">RCC_APB1ENR_PWREN_Pos</a>)</td></tr>
<tr class="separator:ga4ba08580eae539419497cdd62c530bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">RCC_APB1ENR_PWREN_Msk</a></td></tr>
<tr class="separator:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b330cc86756aa87e3f7466e82eaf64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b330cc86756aa87e3f7466e82eaf64b">RCC_APB2ENR_TIM1EN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5b330cc86756aa87e3f7466e82eaf64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1216bf89d48094b55a4abcc859b037fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa">RCC_APB2ENR_TIM1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b330cc86756aa87e3f7466e82eaf64b">RCC_APB2ENR_TIM1EN_Pos</a>)</td></tr>
<tr class="separator:ga1216bf89d48094b55a4abcc859b037fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25852ad4ebc09edc724814de967816bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa">RCC_APB2ENR_TIM1EN_Msk</a></td></tr>
<tr class="separator:ga25852ad4ebc09edc724814de967816bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603eb3c42e7ee50f31fb6fade0b4e43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga603eb3c42e7ee50f31fb6fade0b4e43b">RCC_APB2ENR_USART1EN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga603eb3c42e7ee50f31fb6fade0b4e43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a185f9bf1e72599fc7d2e02716ee40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">RCC_APB2ENR_USART1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga603eb3c42e7ee50f31fb6fade0b4e43b">RCC_APB2ENR_USART1EN_Pos</a>)</td></tr>
<tr class="separator:ga6a185f9bf1e72599fc7d2e02716ee40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">RCC_APB2ENR_USART1EN_Msk</a></td></tr>
<tr class="separator:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e600f524eab6bd8a909babd0dde5466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e600f524eab6bd8a909babd0dde5466">RCC_APB2ENR_USART6EN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga7e600f524eab6bd8a909babd0dde5466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d196a71620aa24b125657dfdc9c85bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d196a71620aa24b125657dfdc9c85bf">RCC_APB2ENR_USART6EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e600f524eab6bd8a909babd0dde5466">RCC_APB2ENR_USART6EN_Pos</a>)</td></tr>
<tr class="separator:ga3d196a71620aa24b125657dfdc9c85bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0569d91f3b18ae130b7a09e0100c4459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d196a71620aa24b125657dfdc9c85bf">RCC_APB2ENR_USART6EN_Msk</a></td></tr>
<tr class="separator:ga0569d91f3b18ae130b7a09e0100c4459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad54999d05c830541de19027fb92c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabad54999d05c830541de19027fb92c97">RCC_APB2ENR_ADC1EN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabad54999d05c830541de19027fb92c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c50e2378b7a8d15c9a2eb89f561efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11c50e2378b7a8d15c9a2eb89f561efe">RCC_APB2ENR_ADC1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabad54999d05c830541de19027fb92c97">RCC_APB2ENR_ADC1EN_Pos</a>)</td></tr>
<tr class="separator:ga11c50e2378b7a8d15c9a2eb89f561efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11c50e2378b7a8d15c9a2eb89f561efe">RCC_APB2ENR_ADC1EN_Msk</a></td></tr>
<tr class="separator:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd687b860d719def07032d6cfd1cc3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fd687b860d719def07032d6cfd1cc3a">RCC_APB2ENR_SDIOEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga4fd687b860d719def07032d6cfd1cc3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f570456b6725105e600c0700cdc0bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06f570456b6725105e600c0700cdc0bd">RCC_APB2ENR_SDIOEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4fd687b860d719def07032d6cfd1cc3a">RCC_APB2ENR_SDIOEN_Pos</a>)</td></tr>
<tr class="separator:ga06f570456b6725105e600c0700cdc0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf714bbe5b378910693dbfe824b70de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06f570456b6725105e600c0700cdc0bd">RCC_APB2ENR_SDIOEN_Msk</a></td></tr>
<tr class="separator:gabf714bbe5b378910693dbfe824b70de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b08db44a4ccc823a4ecaf89c3b4309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b08db44a4ccc823a4ecaf89c3b4309">RCC_APB2ENR_SPI1EN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga77b08db44a4ccc823a4ecaf89c3b4309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefba87e52830d0d82cd94eb11089aa1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">RCC_APB2ENR_SPI1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga77b08db44a4ccc823a4ecaf89c3b4309">RCC_APB2ENR_SPI1EN_Pos</a>)</td></tr>
<tr class="separator:gaefba87e52830d0d82cd94eb11089aa1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08a3510371b9234eb96369c91d3552f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">RCC_APB2ENR_SPI1EN_Msk</a></td></tr>
<tr class="separator:gae08a3510371b9234eb96369c91d3552f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e46453b402060e3c92a808a05dad6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e46453b402060e3c92a808a05dad6c">RCC_APB2ENR_SPI4EN_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaf3e46453b402060e3c92a808a05dad6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga416e2104fa8eb2d2cb4500e529557a79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga416e2104fa8eb2d2cb4500e529557a79">RCC_APB2ENR_SPI4EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e46453b402060e3c92a808a05dad6c">RCC_APB2ENR_SPI4EN_Pos</a>)</td></tr>
<tr class="separator:ga416e2104fa8eb2d2cb4500e529557a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b531ccde79f9f1c5b7b63169016e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga416e2104fa8eb2d2cb4500e529557a79">RCC_APB2ENR_SPI4EN_Msk</a></td></tr>
<tr class="separator:gac9b531ccde79f9f1c5b7b63169016e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e61727e044998a6ebee3dcf48614554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e61727e044998a6ebee3dcf48614554">RCC_APB2ENR_SYSCFGEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2e61727e044998a6ebee3dcf48614554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781c030e54df45c8f190c9f03d20f4a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5">RCC_APB2ENR_SYSCFGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e61727e044998a6ebee3dcf48614554">RCC_APB2ENR_SYSCFGEN_Pos</a>)</td></tr>
<tr class="separator:ga781c030e54df45c8f190c9f03d20f4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5">RCC_APB2ENR_SYSCFGEN_Msk</a></td></tr>
<tr class="separator:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1023b40804156535a7fd0b0fd17da26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1023b40804156535a7fd0b0fd17da26">RCC_APB2ENR_TIM9EN_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gac1023b40804156535a7fd0b0fd17da26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7973b960b45268bd0160c1f5f21acf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7973b960b45268bd0160c1f5f21acf2">RCC_APB2ENR_TIM9EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1023b40804156535a7fd0b0fd17da26">RCC_APB2ENR_TIM9EN_Pos</a>)</td></tr>
<tr class="separator:gad7973b960b45268bd0160c1f5f21acf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987ebd8255dc8f9c09127e1d608d1065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7973b960b45268bd0160c1f5f21acf2">RCC_APB2ENR_TIM9EN_Msk</a></td></tr>
<tr class="separator:ga987ebd8255dc8f9c09127e1d608d1065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga595f4318939fac8cef4cfb6a886a0811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga595f4318939fac8cef4cfb6a886a0811">RCC_APB2ENR_TIM10EN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga595f4318939fac8cef4cfb6a886a0811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539dc20498c8b8abdf208bd2b98a46c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga539dc20498c8b8abdf208bd2b98a46c6">RCC_APB2ENR_TIM10EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga595f4318939fac8cef4cfb6a886a0811">RCC_APB2ENR_TIM10EN_Pos</a>)</td></tr>
<tr class="separator:ga539dc20498c8b8abdf208bd2b98a46c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98e28e157787e24b93af95273ab3055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga539dc20498c8b8abdf208bd2b98a46c6">RCC_APB2ENR_TIM10EN_Msk</a></td></tr>
<tr class="separator:gaa98e28e157787e24b93af95273ab3055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4175c4afc573a7bdd6fa19faaaf9f735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4175c4afc573a7bdd6fa19faaaf9f735">RCC_APB2ENR_TIM11EN_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga4175c4afc573a7bdd6fa19faaaf9f735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5273bcf1abc8db0bf1617c747bab5ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5273bcf1abc8db0bf1617c747bab5ec">RCC_APB2ENR_TIM11EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4175c4afc573a7bdd6fa19faaaf9f735">RCC_APB2ENR_TIM11EN_Pos</a>)</td></tr>
<tr class="separator:gaa5273bcf1abc8db0bf1617c747bab5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d2aeebc8ccf4e2ee18f4d924a35188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5273bcf1abc8db0bf1617c747bab5ec">RCC_APB2ENR_TIM11EN_Msk</a></td></tr>
<tr class="separator:gab1d2aeebc8ccf4e2ee18f4d924a35188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacded6b0f52a7b9ef3bde81ce8d4cd657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacded6b0f52a7b9ef3bde81ce8d4cd657">RCC_AHB1LPENR_GPIOALPEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacded6b0f52a7b9ef3bde81ce8d4cd657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab01076ddb6708e4c0ff9d6c4f22fa809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab01076ddb6708e4c0ff9d6c4f22fa809">RCC_AHB1LPENR_GPIOALPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacded6b0f52a7b9ef3bde81ce8d4cd657">RCC_AHB1LPENR_GPIOALPEN_Pos</a>)</td></tr>
<tr class="separator:gab01076ddb6708e4c0ff9d6c4f22fa809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1076b0644c026ab480efdb6aa8c74fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab01076ddb6708e4c0ff9d6c4f22fa809">RCC_AHB1LPENR_GPIOALPEN_Msk</a></td></tr>
<tr class="separator:gaf1076b0644c026ab480efdb6aa8c74fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1408e65a8ca8d481d713a171adb4a8b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1408e65a8ca8d481d713a171adb4a8b9">RCC_AHB1LPENR_GPIOBLPEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga1408e65a8ca8d481d713a171adb4a8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad765dcf02bb5f215ff3a77a63c16f746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad765dcf02bb5f215ff3a77a63c16f746">RCC_AHB1LPENR_GPIOBLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1408e65a8ca8d481d713a171adb4a8b9">RCC_AHB1LPENR_GPIOBLPEN_Pos</a>)</td></tr>
<tr class="separator:gad765dcf02bb5f215ff3a77a63c16f746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55f6ff35a37c4b9106c9e8aa18ab4545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad765dcf02bb5f215ff3a77a63c16f746">RCC_AHB1LPENR_GPIOBLPEN_Msk</a></td></tr>
<tr class="separator:ga55f6ff35a37c4b9106c9e8aa18ab4545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cd4b8a99bb64ebbcac917ea64ccacc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30cd4b8a99bb64ebbcac917ea64ccacc">RCC_AHB1LPENR_GPIOCLPEN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga30cd4b8a99bb64ebbcac917ea64ccacc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ff370d6adef4823a87bd98c5767a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26ff370d6adef4823a87bd98c5767a42">RCC_AHB1LPENR_GPIOCLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30cd4b8a99bb64ebbcac917ea64ccacc">RCC_AHB1LPENR_GPIOCLPEN_Pos</a>)</td></tr>
<tr class="separator:ga26ff370d6adef4823a87bd98c5767a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac86ad592684edae0ba2cafd22a4f04d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26ff370d6adef4823a87bd98c5767a42">RCC_AHB1LPENR_GPIOCLPEN_Msk</a></td></tr>
<tr class="separator:gac86ad592684edae0ba2cafd22a4f04d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb2e30709973666017a04023286fb71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaceb2e30709973666017a04023286fb71">RCC_AHB1LPENR_GPIODLPEN_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaceb2e30709973666017a04023286fb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b81052c9334056e60b2b47e12d8ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b81052c9334056e60b2b47e12d8ccef">RCC_AHB1LPENR_GPIODLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaceb2e30709973666017a04023286fb71">RCC_AHB1LPENR_GPIODLPEN_Pos</a>)</td></tr>
<tr class="separator:ga4b81052c9334056e60b2b47e12d8ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89002894839d323b05c4b3f674b54470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b81052c9334056e60b2b47e12d8ccef">RCC_AHB1LPENR_GPIODLPEN_Msk</a></td></tr>
<tr class="separator:ga89002894839d323b05c4b3f674b54470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76748b3f35e4bc4481110d4be1ebdef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76748b3f35e4bc4481110d4be1ebdef9">RCC_AHB1LPENR_GPIOELPEN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga76748b3f35e4bc4481110d4be1ebdef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga379b06aa2db224e0e6e2812e33e5bc88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga379b06aa2db224e0e6e2812e33e5bc88">RCC_AHB1LPENR_GPIOELPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga76748b3f35e4bc4481110d4be1ebdef9">RCC_AHB1LPENR_GPIOELPEN_Pos</a>)</td></tr>
<tr class="separator:ga379b06aa2db224e0e6e2812e33e5bc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2980a6e02550369d05e121ff6f16505c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga379b06aa2db224e0e6e2812e33e5bc88">RCC_AHB1LPENR_GPIOELPEN_Msk</a></td></tr>
<tr class="separator:ga2980a6e02550369d05e121ff6f16505c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64e54771be85afdd10ad93c3acdef080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64e54771be85afdd10ad93c3acdef080">RCC_AHB1LPENR_GPIOHLPEN_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga64e54771be85afdd10ad93c3acdef080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5420182a12449790d9316927e05bab4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5420182a12449790d9316927e05bab4b">RCC_AHB1LPENR_GPIOHLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga64e54771be85afdd10ad93c3acdef080">RCC_AHB1LPENR_GPIOHLPEN_Pos</a>)</td></tr>
<tr class="separator:ga5420182a12449790d9316927e05bab4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197be77b89e9eae127a536bd2601ded9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5420182a12449790d9316927e05bab4b">RCC_AHB1LPENR_GPIOHLPEN_Msk</a></td></tr>
<tr class="separator:ga197be77b89e9eae127a536bd2601ded9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb1b796b4ad84e3dd60b14b958d6f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb1b796b4ad84e3dd60b14b958d6f98">RCC_AHB1LPENR_CRCLPEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2fb1b796b4ad84e3dd60b14b958d6f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87b177e8246a207541fbce277d4f48ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87b177e8246a207541fbce277d4f48ab">RCC_AHB1LPENR_CRCLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb1b796b4ad84e3dd60b14b958d6f98">RCC_AHB1LPENR_CRCLPEN_Pos</a>)</td></tr>
<tr class="separator:ga87b177e8246a207541fbce277d4f48ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7333e14b5ccf6d608232ea52a10f7052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87b177e8246a207541fbce277d4f48ab">RCC_AHB1LPENR_CRCLPEN_Msk</a></td></tr>
<tr class="separator:ga7333e14b5ccf6d608232ea52a10f7052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b410fb7c23f0ee3f8d100c5a409078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b410fb7c23f0ee3f8d100c5a409078">RCC_AHB1LPENR_FLITFLPEN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga07b410fb7c23f0ee3f8d100c5a409078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb7485a44d40e2da16270de53aa8171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafb7485a44d40e2da16270de53aa8171">RCC_AHB1LPENR_FLITFLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga07b410fb7c23f0ee3f8d100c5a409078">RCC_AHB1LPENR_FLITFLPEN_Pos</a>)</td></tr>
<tr class="separator:gaafb7485a44d40e2da16270de53aa8171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378f6e2ad9fef59f28db829d2074e796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafb7485a44d40e2da16270de53aa8171">RCC_AHB1LPENR_FLITFLPEN_Msk</a></td></tr>
<tr class="separator:ga378f6e2ad9fef59f28db829d2074e796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1719fa2c00b2554e679b7bd52e648b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1719fa2c00b2554e679b7bd52e648b3">RCC_AHB1LPENR_SRAM1LPEN_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gab1719fa2c00b2554e679b7bd52e648b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3165c825e9a88a606803cd08a85d9dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3165c825e9a88a606803cd08a85d9dd9">RCC_AHB1LPENR_SRAM1LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1719fa2c00b2554e679b7bd52e648b3">RCC_AHB1LPENR_SRAM1LPEN_Pos</a>)</td></tr>
<tr class="separator:ga3165c825e9a88a606803cd08a85d9dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd1fbd9113809a6a3c904617647219c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3165c825e9a88a606803cd08a85d9dd9">RCC_AHB1LPENR_SRAM1LPEN_Msk</a></td></tr>
<tr class="separator:ga4cd1fbd9113809a6a3c904617647219c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014095a10051377b3cbdd6e5392d4625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga014095a10051377b3cbdd6e5392d4625">RCC_AHB1LPENR_DMA1LPEN_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga014095a10051377b3cbdd6e5392d4625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c9b77b3b402f07fd5196bc6ced33032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c9b77b3b402f07fd5196bc6ced33032">RCC_AHB1LPENR_DMA1LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga014095a10051377b3cbdd6e5392d4625">RCC_AHB1LPENR_DMA1LPEN_Pos</a>)</td></tr>
<tr class="separator:ga8c9b77b3b402f07fd5196bc6ced33032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6c8ae1441d545d18c54b30c6a0da77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c9b77b3b402f07fd5196bc6ced33032">RCC_AHB1LPENR_DMA1LPEN_Msk</a></td></tr>
<tr class="separator:ga7d6c8ae1441d545d18c54b30c6a0da77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8cac0542554d72d2b230feed936194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8cac0542554d72d2b230feed936194">RCC_AHB1LPENR_DMA2LPEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga7b8cac0542554d72d2b230feed936194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4daa369b439dbff3744661225897bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4daa369b439dbff3744661225897bc">RCC_AHB1LPENR_DMA2LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8cac0542554d72d2b230feed936194">RCC_AHB1LPENR_DMA2LPEN_Pos</a>)</td></tr>
<tr class="separator:ga8a4daa369b439dbff3744661225897bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2d376f6c7db4266a5b039a3aa6c207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4daa369b439dbff3744661225897bc">RCC_AHB1LPENR_DMA2LPEN_Msk</a></td></tr>
<tr class="separator:ga9e2d376f6c7db4266a5b039a3aa6c207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3383a619f30eef365e0f6031aaf2423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3383a619f30eef365e0f6031aaf2423">RCC_AHB2LPENR_OTGFSLPEN_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad3383a619f30eef365e0f6031aaf2423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga235d86e1b22afa92651c1cb0c31660cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga235d86e1b22afa92651c1cb0c31660cd">RCC_AHB2LPENR_OTGFSLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad3383a619f30eef365e0f6031aaf2423">RCC_AHB2LPENR_OTGFSLPEN_Pos</a>)</td></tr>
<tr class="separator:ga235d86e1b22afa92651c1cb0c31660cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0fd858d073b14216ae0d716ba4f1dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga235d86e1b22afa92651c1cb0c31660cd">RCC_AHB2LPENR_OTGFSLPEN_Msk</a></td></tr>
<tr class="separator:gac0fd858d073b14216ae0d716ba4f1dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d7d011a4a85de1091644162d0fea68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66d7d011a4a85de1091644162d0fea68">RCC_APB1LPENR_TIM2LPEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga66d7d011a4a85de1091644162d0fea68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef88837af2b396c012ec1225a4d8a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef88837af2b396c012ec1225a4d8a65">RCC_APB1LPENR_TIM2LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga66d7d011a4a85de1091644162d0fea68">RCC_APB1LPENR_TIM2LPEN_Pos</a>)</td></tr>
<tr class="separator:ga1ef88837af2b396c012ec1225a4d8a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef88837af2b396c012ec1225a4d8a65">RCC_APB1LPENR_TIM2LPEN_Msk</a></td></tr>
<tr class="separator:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f72d8c0899d67b6a428e4ed6167630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f72d8c0899d67b6a428e4ed6167630">RCC_APB1LPENR_TIM3LPEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga00f72d8c0899d67b6a428e4ed6167630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0231e0f1fbb26813e6a67b4e17d2578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0231e0f1fbb26813e6a67b4e17d2578">RCC_APB1LPENR_TIM3LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga00f72d8c0899d67b6a428e4ed6167630">RCC_APB1LPENR_TIM3LPEN_Pos</a>)</td></tr>
<tr class="separator:gab0231e0f1fbb26813e6a67b4e17d2578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0231e0f1fbb26813e6a67b4e17d2578">RCC_APB1LPENR_TIM3LPEN_Msk</a></td></tr>
<tr class="separator:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaff851f048550c86bb301ed2e1dac9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafaff851f048550c86bb301ed2e1dac9d">RCC_APB1LPENR_TIM4LPEN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gafaff851f048550c86bb301ed2e1dac9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a807ed1ed77d84c24ad990e689b1600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a807ed1ed77d84c24ad990e689b1600">RCC_APB1LPENR_TIM4LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafaff851f048550c86bb301ed2e1dac9d">RCC_APB1LPENR_TIM4LPEN_Pos</a>)</td></tr>
<tr class="separator:ga4a807ed1ed77d84c24ad990e689b1600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a807ed1ed77d84c24ad990e689b1600">RCC_APB1LPENR_TIM4LPEN_Msk</a></td></tr>
<tr class="separator:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93219e40400c9b6541b633c0412ac43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93219e40400c9b6541b633c0412ac43c">RCC_APB1LPENR_TIM5LPEN_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga93219e40400c9b6541b633c0412ac43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73c7205ba8d0f5e12584ccf932efbc74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73c7205ba8d0f5e12584ccf932efbc74">RCC_APB1LPENR_TIM5LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93219e40400c9b6541b633c0412ac43c">RCC_APB1LPENR_TIM5LPEN_Pos</a>)</td></tr>
<tr class="separator:ga73c7205ba8d0f5e12584ccf932efbc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5741a6c45b9de1d0c927beb87f399dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73c7205ba8d0f5e12584ccf932efbc74">RCC_APB1LPENR_TIM5LPEN_Msk</a></td></tr>
<tr class="separator:ga5741a6c45b9de1d0c927beb87f399dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ef3e58ec8ebab942b958e1efc365a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96ef3e58ec8ebab942b958e1efc365a2">RCC_APB1LPENR_WWDGLPEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga96ef3e58ec8ebab942b958e1efc365a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b3760635c135839bffebcdce62aa90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24b3760635c135839bffebcdce62aa90">RCC_APB1LPENR_WWDGLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga96ef3e58ec8ebab942b958e1efc365a2">RCC_APB1LPENR_WWDGLPEN_Pos</a>)</td></tr>
<tr class="separator:ga24b3760635c135839bffebcdce62aa90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24b3760635c135839bffebcdce62aa90">RCC_APB1LPENR_WWDGLPEN_Msk</a></td></tr>
<tr class="separator:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7bc3dcdc95f9245977cc4de874bb1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c7bc3dcdc95f9245977cc4de874bb1f">RCC_APB1LPENR_SPI2LPEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga6c7bc3dcdc95f9245977cc4de874bb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada9dd21c62e16d73115a855bffc5a98a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada9dd21c62e16d73115a855bffc5a98a">RCC_APB1LPENR_SPI2LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c7bc3dcdc95f9245977cc4de874bb1f">RCC_APB1LPENR_SPI2LPEN_Pos</a>)</td></tr>
<tr class="separator:gada9dd21c62e16d73115a855bffc5a98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada9dd21c62e16d73115a855bffc5a98a">RCC_APB1LPENR_SPI2LPEN_Msk</a></td></tr>
<tr class="separator:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82b15d2ca1965ca72eb372345bb4dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf82b15d2ca1965ca72eb372345bb4dc1">RCC_APB1LPENR_SPI3LPEN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaf82b15d2ca1965ca72eb372345bb4dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a00b05657ebd904eb04349ce6625799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a00b05657ebd904eb04349ce6625799">RCC_APB1LPENR_SPI3LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf82b15d2ca1965ca72eb372345bb4dc1">RCC_APB1LPENR_SPI3LPEN_Pos</a>)</td></tr>
<tr class="separator:ga7a00b05657ebd904eb04349ce6625799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8acbff235a15b58d1be0f065cdb5472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a00b05657ebd904eb04349ce6625799">RCC_APB1LPENR_SPI3LPEN_Msk</a></td></tr>
<tr class="separator:gae8acbff235a15b58d1be0f065cdb5472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36666e20226da8c9ddb2cbeb2aef1330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36666e20226da8c9ddb2cbeb2aef1330">RCC_APB1LPENR_USART2LPEN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga36666e20226da8c9ddb2cbeb2aef1330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaffb3fa84a480055b7b9547cc09ed8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaffb3fa84a480055b7b9547cc09ed8cb">RCC_APB1LPENR_USART2LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga36666e20226da8c9ddb2cbeb2aef1330">RCC_APB1LPENR_USART2LPEN_Pos</a>)</td></tr>
<tr class="separator:gaaffb3fa84a480055b7b9547cc09ed8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6055c39af369463e14d6ff2017043671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaffb3fa84a480055b7b9547cc09ed8cb">RCC_APB1LPENR_USART2LPEN_Msk</a></td></tr>
<tr class="separator:ga6055c39af369463e14d6ff2017043671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a099cd3cde1ab16cb0a8805d15df425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a099cd3cde1ab16cb0a8805d15df425">RCC_APB1LPENR_I2C1LPEN_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga3a099cd3cde1ab16cb0a8805d15df425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1afe0c2a2e36921403357bb10f168790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1afe0c2a2e36921403357bb10f168790">RCC_APB1LPENR_I2C1LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a099cd3cde1ab16cb0a8805d15df425">RCC_APB1LPENR_I2C1LPEN_Pos</a>)</td></tr>
<tr class="separator:ga1afe0c2a2e36921403357bb10f168790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1afe0c2a2e36921403357bb10f168790">RCC_APB1LPENR_I2C1LPEN_Msk</a></td></tr>
<tr class="separator:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede8bc79a31bfe414f4c9bb6829b5804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede8bc79a31bfe414f4c9bb6829b5804">RCC_APB1LPENR_I2C2LPEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaede8bc79a31bfe414f4c9bb6829b5804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e2c1200c865395531d57931327097d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76e2c1200c865395531d57931327097d">RCC_APB1LPENR_I2C2LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaede8bc79a31bfe414f4c9bb6829b5804">RCC_APB1LPENR_I2C2LPEN_Pos</a>)</td></tr>
<tr class="separator:ga76e2c1200c865395531d57931327097d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a53d37df11a56412ae06f73626f637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76e2c1200c865395531d57931327097d">RCC_APB1LPENR_I2C2LPEN_Msk</a></td></tr>
<tr class="separator:gaf6a53d37df11a56412ae06f73626f637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59cb6740257f6c8f1a40b9ce6e5bf498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59cb6740257f6c8f1a40b9ce6e5bf498">RCC_APB1LPENR_I2C3LPEN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga59cb6740257f6c8f1a40b9ce6e5bf498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336e724329c3f2adaba3ed13af63de09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga336e724329c3f2adaba3ed13af63de09">RCC_APB1LPENR_I2C3LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga59cb6740257f6c8f1a40b9ce6e5bf498">RCC_APB1LPENR_I2C3LPEN_Pos</a>)</td></tr>
<tr class="separator:ga336e724329c3f2adaba3ed13af63de09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5abf01e4149d71e8427eefcd2e429fe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga336e724329c3f2adaba3ed13af63de09">RCC_APB1LPENR_I2C3LPEN_Msk</a></td></tr>
<tr class="separator:ga5abf01e4149d71e8427eefcd2e429fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67fd356139c695e461be99af8aafa297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67fd356139c695e461be99af8aafa297">RCC_APB1LPENR_PWRLPEN_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga67fd356139c695e461be99af8aafa297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653ef9d97213f971b3ace653a8f7f4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga653ef9d97213f971b3ace653a8f7f4f0">RCC_APB1LPENR_PWRLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67fd356139c695e461be99af8aafa297">RCC_APB1LPENR_PWRLPEN_Pos</a>)</td></tr>
<tr class="separator:ga653ef9d97213f971b3ace653a8f7f4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274fa282ad1ff40b747644bf9360feb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga653ef9d97213f971b3ace653a8f7f4f0">RCC_APB1LPENR_PWRLPEN_Msk</a></td></tr>
<tr class="separator:ga274fa282ad1ff40b747644bf9360feb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac0ea3808afc94624b680e8b3749a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ac0ea3808afc94624b680e8b3749a66">RCC_APB2LPENR_TIM1LPEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5ac0ea3808afc94624b680e8b3749a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga858c7e6effbead8e2953c8af89451f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858c7e6effbead8e2953c8af89451f05">RCC_APB2LPENR_TIM1LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ac0ea3808afc94624b680e8b3749a66">RCC_APB2LPENR_TIM1LPEN_Pos</a>)</td></tr>
<tr class="separator:ga858c7e6effbead8e2953c8af89451f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82580245686c32761e8354fb174ba5dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga858c7e6effbead8e2953c8af89451f05">RCC_APB2LPENR_TIM1LPEN_Msk</a></td></tr>
<tr class="separator:ga82580245686c32761e8354fb174ba5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bcb3fc3f4b2e68f667724cdd2e04ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bcb3fc3f4b2e68f667724cdd2e04ce8">RCC_APB2LPENR_USART1LPEN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4bcb3fc3f4b2e68f667724cdd2e04ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294b9579075d948ff613d153a7a3c3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga294b9579075d948ff613d153a7a3c3ca">RCC_APB2LPENR_USART1LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4bcb3fc3f4b2e68f667724cdd2e04ce8">RCC_APB2LPENR_USART1LPEN_Pos</a>)</td></tr>
<tr class="separator:ga294b9579075d948ff613d153a7a3c3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b429bc8d52abd1ba3818a82542bb98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga294b9579075d948ff613d153a7a3c3ca">RCC_APB2LPENR_USART1LPEN_Msk</a></td></tr>
<tr class="separator:gab8b429bc8d52abd1ba3818a82542bb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70231e7e2fbbac64535106f4aa48e3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa70231e7e2fbbac64535106f4aa48e3f">RCC_APB2LPENR_USART6LPEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaa70231e7e2fbbac64535106f4aa48e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4262d6ef04c2c0ebe14c133021f0ae03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4262d6ef04c2c0ebe14c133021f0ae03">RCC_APB2LPENR_USART6LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70231e7e2fbbac64535106f4aa48e3f">RCC_APB2LPENR_USART6LPEN_Pos</a>)</td></tr>
<tr class="separator:ga4262d6ef04c2c0ebe14c133021f0ae03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b82eb1986da9ed32e6701d01fffe55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4262d6ef04c2c0ebe14c133021f0ae03">RCC_APB2LPENR_USART6LPEN_Msk</a></td></tr>
<tr class="separator:ga2b82eb1986da9ed32e6701d01fffe55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30aac03ac0c319cc528d35e7f459997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae30aac03ac0c319cc528d35e7f459997">RCC_APB2LPENR_ADC1LPEN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae30aac03ac0c319cc528d35e7f459997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga116ac44e1a83643de5be822458c9f42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga116ac44e1a83643de5be822458c9f42b">RCC_APB2LPENR_ADC1LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae30aac03ac0c319cc528d35e7f459997">RCC_APB2LPENR_ADC1LPEN_Pos</a>)</td></tr>
<tr class="separator:ga116ac44e1a83643de5be822458c9f42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126a8791f77cecc599e32d2c882a4dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga116ac44e1a83643de5be822458c9f42b">RCC_APB2LPENR_ADC1LPEN_Msk</a></td></tr>
<tr class="separator:ga126a8791f77cecc599e32d2c882a4dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e852d24cc37b0873db77eec05211616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e852d24cc37b0873db77eec05211616">RCC_APB2LPENR_SDIOLPEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga7e852d24cc37b0873db77eec05211616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407fda261b548cac4ba4f70d13250a0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407fda261b548cac4ba4f70d13250a0e">RCC_APB2LPENR_SDIOLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e852d24cc37b0873db77eec05211616">RCC_APB2LPENR_SDIOLPEN_Pos</a>)</td></tr>
<tr class="separator:ga407fda261b548cac4ba4f70d13250a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a740fdf8313fbdd00dd97eb73afc4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga407fda261b548cac4ba4f70d13250a0e">RCC_APB2LPENR_SDIOLPEN_Msk</a></td></tr>
<tr class="separator:ga7a740fdf8313fbdd00dd97eb73afc4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ddb35d5536b1e28be09ba48b0726721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ddb35d5536b1e28be09ba48b0726721">RCC_APB2LPENR_SPI1LPEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2ddb35d5536b1e28be09ba48b0726721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b71e51ae5bffdaf53ceb522f147892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3b71e51ae5bffdaf53ceb522f147892">RCC_APB2LPENR_SPI1LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ddb35d5536b1e28be09ba48b0726721">RCC_APB2LPENR_SPI1LPEN_Pos</a>)</td></tr>
<tr class="separator:gae3b71e51ae5bffdaf53ceb522f147892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3b71e51ae5bffdaf53ceb522f147892">RCC_APB2LPENR_SPI1LPEN_Msk</a></td></tr>
<tr class="separator:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558bdc4fc142a7812608a889590780c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga558bdc4fc142a7812608a889590780c2">RCC_APB2LPENR_SPI4LPEN_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga558bdc4fc142a7812608a889590780c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabead3d10b439f6dfcaaec5f78cafd833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabead3d10b439f6dfcaaec5f78cafd833">RCC_APB2LPENR_SPI4LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga558bdc4fc142a7812608a889590780c2">RCC_APB2LPENR_SPI4LPEN_Pos</a>)</td></tr>
<tr class="separator:gabead3d10b439f6dfcaaec5f78cafd833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3abbbc5e7b28b72c8a9f0a0358d0b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabead3d10b439f6dfcaaec5f78cafd833">RCC_APB2LPENR_SPI4LPEN_Msk</a></td></tr>
<tr class="separator:gac3abbbc5e7b28b72c8a9f0a0358d0b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4bb28885c56bf8b04da2633393c5b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4bb28885c56bf8b04da2633393c5b47">RCC_APB2LPENR_SYSCFGLPEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaa4bb28885c56bf8b04da2633393c5b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d070a25b830752decd55b74a452cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d070a25b830752decd55b74a452cda">RCC_APB2LPENR_SYSCFGLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4bb28885c56bf8b04da2633393c5b47">RCC_APB2LPENR_SYSCFGLPEN_Pos</a>)</td></tr>
<tr class="separator:gab4d070a25b830752decd55b74a452cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4d070a25b830752decd55b74a452cda">RCC_APB2LPENR_SYSCFGLPEN_Msk</a></td></tr>
<tr class="separator:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae087736e445764bceba754d1d424f8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae087736e445764bceba754d1d424f8d1">RCC_APB2LPENR_TIM9LPEN_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae087736e445764bceba754d1d424f8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d30a083acde66ba393ef2e7e2d3424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d30a083acde66ba393ef2e7e2d3424">RCC_APB2LPENR_TIM9LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae087736e445764bceba754d1d424f8d1">RCC_APB2LPENR_TIM9LPEN_Pos</a>)</td></tr>
<tr class="separator:gae3d30a083acde66ba393ef2e7e2d3424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3d30a083acde66ba393ef2e7e2d3424">RCC_APB2LPENR_TIM9LPEN_Msk</a></td></tr>
<tr class="separator:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf74626f4a9c7d80ee37c80c18b76c9af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf74626f4a9c7d80ee37c80c18b76c9af">RCC_APB2LPENR_TIM10LPEN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaf74626f4a9c7d80ee37c80c18b76c9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e04154247e0db474da2cc8eccac1f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8e04154247e0db474da2cc8eccac1f2">RCC_APB2LPENR_TIM10LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf74626f4a9c7d80ee37c80c18b76c9af">RCC_APB2LPENR_TIM10LPEN_Pos</a>)</td></tr>
<tr class="separator:gac8e04154247e0db474da2cc8eccac1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8e04154247e0db474da2cc8eccac1f2">RCC_APB2LPENR_TIM10LPEN_Msk</a></td></tr>
<tr class="separator:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc3b8ef34620fa6f4e82cbbf527fc27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcc3b8ef34620fa6f4e82cbbf527fc27">RCC_APB2LPENR_TIM11LPEN_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gabcc3b8ef34620fa6f4e82cbbf527fc27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cabf028115d0694b1bba23610d23da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cabf028115d0694b1bba23610d23da8">RCC_APB2LPENR_TIM11LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabcc3b8ef34620fa6f4e82cbbf527fc27">RCC_APB2LPENR_TIM11LPEN_Pos</a>)</td></tr>
<tr class="separator:ga4cabf028115d0694b1bba23610d23da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cabf028115d0694b1bba23610d23da8">RCC_APB2LPENR_TIM11LPEN_Msk</a></td></tr>
<tr class="separator:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016de845d59f61611054d27511a3fa68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga016de845d59f61611054d27511a3fa68">RCC_BDCR_LSEON_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga016de845d59f61611054d27511a3fa68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85556465021c4272f4788d52251b29f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">RCC_BDCR_LSEON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga016de845d59f61611054d27511a3fa68">RCC_BDCR_LSEON_Pos</a>)</td></tr>
<tr class="separator:ga85556465021c4272f4788d52251b29f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">RCC_BDCR_LSEON_Msk</a></td></tr>
<tr class="separator:ga00145f8814cb9a5b180d76499d97aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d373419116fa0446eee779da5292b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d373419116fa0446eee779da5292b02">RCC_BDCR_LSERDY_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga1d373419116fa0446eee779da5292b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35093bcccacfeda073a2fb815687549c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">RCC_BDCR_LSERDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d373419116fa0446eee779da5292b02">RCC_BDCR_LSERDY_Pos</a>)</td></tr>
<tr class="separator:ga35093bcccacfeda073a2fb815687549c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">RCC_BDCR_LSERDY_Msk</a></td></tr>
<tr class="separator:gaafca81172ed857ce6b94582fcaada87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8900b556c097b54266370f197517c2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8900b556c097b54266370f197517c2b4">RCC_BDCR_LSEBYP_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8900b556c097b54266370f197517c2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5eba5220ddabddf14901a8d44abaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">RCC_BDCR_LSEBYP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8900b556c097b54266370f197517c2b4">RCC_BDCR_LSEBYP_Pos</a>)</td></tr>
<tr class="separator:ga7e5eba5220ddabddf14901a8d44abaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">RCC_BDCR_LSEBYP_Msk</a></td></tr>
<tr class="separator:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba11e8b21a7165e4b8e9a2cbf5a323d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba11e8b21a7165e4b8e9a2cbf5a323d">RCC_BDCR_RTCSEL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1ba11e8b21a7165e4b8e9a2cbf5a323d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57377b1880634589201dfe8887287e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">RCC_BDCR_RTCSEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba11e8b21a7165e4b8e9a2cbf5a323d">RCC_BDCR_RTCSEL_Pos</a>)</td></tr>
<tr class="separator:ga57377b1880634589201dfe8887287e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe30dbd38f6456990ee641648bc05d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">RCC_BDCR_RTCSEL_Msk</a></td></tr>
<tr class="separator:gabe30dbd38f6456990ee641648bc05d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6701d58e40e4c16e9be49436fcbe23d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba11e8b21a7165e4b8e9a2cbf5a323d">RCC_BDCR_RTCSEL_Pos</a>)</td></tr>
<tr class="separator:ga6701d58e40e4c16e9be49436fcbe23d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4e378027f3293ec520ed6d18c633f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">RCC_BDCR_RTCSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba11e8b21a7165e4b8e9a2cbf5a323d">RCC_BDCR_RTCSEL_Pos</a>)</td></tr>
<tr class="separator:gaac4e378027f3293ec520ed6d18c633f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32e3fd78eebb6ac9bb446a9fdda3d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad32e3fd78eebb6ac9bb446a9fdda3d0d">RCC_BDCR_RTCEN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad32e3fd78eebb6ac9bb446a9fdda3d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b2e482dc6f5c75861f08de8057d1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">RCC_BDCR_RTCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad32e3fd78eebb6ac9bb446a9fdda3d0d">RCC_BDCR_RTCEN_Pos</a>)</td></tr>
<tr class="separator:gad4b2e482dc6f5c75861f08de8057d1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">RCC_BDCR_RTCEN_Msk</a></td></tr>
<tr class="separator:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac787de49ce5fa9a2e0123ddf33f4e26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac787de49ce5fa9a2e0123ddf33f4e26e">RCC_BDCR_BDRST_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gac787de49ce5fa9a2e0123ddf33f4e26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3b3c81018daa0d5b80480a86bc7a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">RCC_BDCR_BDRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac787de49ce5fa9a2e0123ddf33f4e26e">RCC_BDCR_BDRST_Pos</a>)</td></tr>
<tr class="separator:ga0a3b3c81018daa0d5b80480a86bc7a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">RCC_BDCR_BDRST_Msk</a></td></tr>
<tr class="separator:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc156654e34b1b6206760ba8d864c6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8">RCC_CSR_LSION_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafc156654e34b1b6206760ba8d864c6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe63b332158f8886948205ff9edcf248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8">RCC_CSR_LSION_Pos</a>)</td></tr>
<tr class="separator:gabe63b332158f8886948205ff9edcf248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</a></td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68272a20b7fe83a0e08b1deb4aeacf55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55">RCC_CSR_LSIRDY_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga68272a20b7fe83a0e08b1deb4aeacf55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a5c93576efd3e5d284351db6125373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55">RCC_CSR_LSIRDY_Pos</a>)</td></tr>
<tr class="separator:ga49a5c93576efd3e5d284351db6125373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</a></td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97ee308ed96cdb97bc991b34aa95be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4">RCC_CSR_RMVF_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gae97ee308ed96cdb97bc991b34aa95be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a7f8a2897bcc1313d58389fc18ad4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4">RCC_CSR_RMVF_Pos</a>)</td></tr>
<tr class="separator:ga82a7f8a2897bcc1313d58389fc18ad4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</a></td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c08aed9f0628271098706c4b46be813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c08aed9f0628271098706c4b46be813">RCC_CSR_BORRSTF_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga9c08aed9f0628271098706c4b46be813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55345f6a3e5c36cad82d85c3c7c9114c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55345f6a3e5c36cad82d85c3c7c9114c">RCC_CSR_BORRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c08aed9f0628271098706c4b46be813">RCC_CSR_BORRSTF_Pos</a>)</td></tr>
<tr class="separator:ga55345f6a3e5c36cad82d85c3c7c9114c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6685c7bd94a46c82c7ca69afa1707c39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6685c7bd94a46c82c7ca69afa1707c39">RCC_CSR_BORRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55345f6a3e5c36cad82d85c3c7c9114c">RCC_CSR_BORRSTF_Msk</a></td></tr>
<tr class="separator:ga6685c7bd94a46c82c7ca69afa1707c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a45faed934912e57c0dea6d6af8227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227">RCC_CSR_PINRSTF_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga47a45faed934912e57c0dea6d6af8227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e888e00c5b2226b70179c6c69b77a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227">RCC_CSR_PINRSTF_Pos</a>)</td></tr>
<tr class="separator:ga13e888e00c5b2226b70179c6c69b77a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</a></td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d531dd5cf68eb67b1bce22ceddaac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d531dd5cf68eb67b1bce22ceddaac4">RCC_CSR_PORRSTF_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gab8d531dd5cf68eb67b1bce22ceddaac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea00bd02372ecbc60c5fa71a37dc8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">RCC_CSR_PORRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8d531dd5cf68eb67b1bce22ceddaac4">RCC_CSR_PORRSTF_Pos</a>)</td></tr>
<tr class="separator:ga6ea00bd02372ecbc60c5fa71a37dc8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">RCC_CSR_PORRSTF_Msk</a></td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02078fdb0a3610702b75d5e05dbb92af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af">RCC_CSR_SFTRSTF_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga02078fdb0a3610702b75d5e05dbb92af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7217efb6cbdb6fbf39721fe496249225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af">RCC_CSR_SFTRSTF_Pos</a>)</td></tr>
<tr class="separator:ga7217efb6cbdb6fbf39721fe496249225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</a></td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbb93c907ec9ca631e6657eb22b85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3">RCC_CSR_IWDGRSTF_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga8fbb93c907ec9ca631e6657eb22b85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb81cb1777e6e846b6199b64132bcb97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3">RCC_CSR_IWDGRSTF_Pos</a>)</td></tr>
<tr class="separator:gabb81cb1777e6e846b6199b64132bcb97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</a></td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3b146c508145d8e03143a991615ed81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81">RCC_CSR_WWDGRSTF_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gac3b146c508145d8e03143a991615ed81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9afc0a5d27d08ef63dde9f0a39514d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81">RCC_CSR_WWDGRSTF_Pos</a>)</td></tr>
<tr class="separator:ga6d9afc0a5d27d08ef63dde9f0a39514d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</a></td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2761b43e9b00d52102efb7375a86e6e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0">RCC_CSR_LPWRRSTF_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga2761b43e9b00d52102efb7375a86e6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b42e835fb77d45779cdf4d22a0ea22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0">RCC_CSR_LPWRRSTF_Pos</a>)</td></tr>
<tr class="separator:ga8b42e835fb77d45779cdf4d22a0ea22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</a></td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf600bc53fc80265347f6c76c6b8b728a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf600bc53fc80265347f6c76c6b8b728a">RCC_CSR_PADRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a></td></tr>
<tr class="separator:gaf600bc53fc80265347f6c76c6b8b728a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1507e79ffc475547f2a9c9238965b57f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1507e79ffc475547f2a9c9238965b57f">RCC_CSR_WDGRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a></td></tr>
<tr class="separator:ga1507e79ffc475547f2a9c9238965b57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76dd9dc93a74d66a6cb8241d11fb2bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76dd9dc93a74d66a6cb8241d11fb2bf5">RCC_SSCGR_MODPER_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga76dd9dc93a74d66a6cb8241d11fb2bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4446b54ba7ada897a42e3311b946182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4446b54ba7ada897a42e3311b946182">RCC_SSCGR_MODPER_Msk</a>&#160;&#160;&#160;(0x1FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga76dd9dc93a74d66a6cb8241d11fb2bf5">RCC_SSCGR_MODPER_Pos</a>)</td></tr>
<tr class="separator:gaa4446b54ba7ada897a42e3311b946182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6fd9fde5cf03700de4c304b9c5dfb7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6fd9fde5cf03700de4c304b9c5dfb7c">RCC_SSCGR_MODPER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4446b54ba7ada897a42e3311b946182">RCC_SSCGR_MODPER_Msk</a></td></tr>
<tr class="separator:gaf6fd9fde5cf03700de4c304b9c5dfb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dee22588439c5aa7bc9ee69cb89cce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dee22588439c5aa7bc9ee69cb89cce9">RCC_SSCGR_INCSTEP_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0dee22588439c5aa7bc9ee69cb89cce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea77ceb4a2430c2d297ac24a7ad9303d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea77ceb4a2430c2d297ac24a7ad9303d">RCC_SSCGR_INCSTEP_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dee22588439c5aa7bc9ee69cb89cce9">RCC_SSCGR_INCSTEP_Pos</a>)</td></tr>
<tr class="separator:gaea77ceb4a2430c2d297ac24a7ad9303d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f801e25eb841262467f54e7325b7806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f801e25eb841262467f54e7325b7806">RCC_SSCGR_INCSTEP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea77ceb4a2430c2d297ac24a7ad9303d">RCC_SSCGR_INCSTEP_Msk</a></td></tr>
<tr class="separator:ga0f801e25eb841262467f54e7325b7806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25f92667802ad9c8dc1549d65666a03f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25f92667802ad9c8dc1549d65666a03f">RCC_SSCGR_SPREADSEL_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga25f92667802ad9c8dc1549d65666a03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a8dce731d21ecb6c8bcb873023b979b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a8dce731d21ecb6c8bcb873023b979b">RCC_SSCGR_SPREADSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25f92667802ad9c8dc1549d65666a03f">RCC_SSCGR_SPREADSEL_Pos</a>)</td></tr>
<tr class="separator:ga0a8dce731d21ecb6c8bcb873023b979b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392689f6486224a7f19d7ad0cd195687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga392689f6486224a7f19d7ad0cd195687">RCC_SSCGR_SPREADSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a8dce731d21ecb6c8bcb873023b979b">RCC_SSCGR_SPREADSEL_Msk</a></td></tr>
<tr class="separator:ga392689f6486224a7f19d7ad0cd195687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae934eed92c2081acbeee062e1932943d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae934eed92c2081acbeee062e1932943d">RCC_SSCGR_SSCGEN_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gae934eed92c2081acbeee062e1932943d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77656e179e5741014ea95703f65a4f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77656e179e5741014ea95703f65a4f99">RCC_SSCGR_SSCGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae934eed92c2081acbeee062e1932943d">RCC_SSCGR_SSCGEN_Pos</a>)</td></tr>
<tr class="separator:ga77656e179e5741014ea95703f65a4f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8885c04bcb786b89e26f066f4ccf06e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8885c04bcb786b89e26f066f4ccf06e0">RCC_SSCGR_SSCGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77656e179e5741014ea95703f65a4f99">RCC_SSCGR_SSCGEN_Msk</a></td></tr>
<tr class="separator:ga8885c04bcb786b89e26f066f4ccf06e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3cf5415c0debb40f8932d59677103a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3cf5415c0debb40f8932d59677103a2">RCC_PLLI2SCFGR_PLLI2SN_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gab3cf5415c0debb40f8932d59677103a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb8781000aaf194d241cee23a637e95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb8781000aaf194d241cee23a637e95e">RCC_PLLI2SCFGR_PLLI2SN_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3cf5415c0debb40f8932d59677103a2">RCC_PLLI2SCFGR_PLLI2SN_Pos</a>)</td></tr>
<tr class="separator:gafb8781000aaf194d241cee23a637e95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68db5b1d90f9b62359888ed1175a0cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68db5b1d90f9b62359888ed1175a0cef">RCC_PLLI2SCFGR_PLLI2SN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb8781000aaf194d241cee23a637e95e">RCC_PLLI2SCFGR_PLLI2SN_Msk</a></td></tr>
<tr class="separator:ga68db5b1d90f9b62359888ed1175a0cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6ea60de76e294b8ba23d229b2c8a1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ea60de76e294b8ba23d229b2c8a1d">RCC_PLLI2SCFGR_PLLI2SN_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3cf5415c0debb40f8932d59677103a2">RCC_PLLI2SCFGR_PLLI2SN_Pos</a>)</td></tr>
<tr class="separator:gaee6ea60de76e294b8ba23d229b2c8a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60eec842a298febfaadd7b5f79898b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60eec842a298febfaadd7b5f79898b00">RCC_PLLI2SCFGR_PLLI2SN_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3cf5415c0debb40f8932d59677103a2">RCC_PLLI2SCFGR_PLLI2SN_Pos</a>)</td></tr>
<tr class="separator:ga60eec842a298febfaadd7b5f79898b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2be70f723d8e89b4566a9438a671f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2be70f723d8e89b4566a9438a671f49">RCC_PLLI2SCFGR_PLLI2SN_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3cf5415c0debb40f8932d59677103a2">RCC_PLLI2SCFGR_PLLI2SN_Pos</a>)</td></tr>
<tr class="separator:gae2be70f723d8e89b4566a9438a671f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63743438e947f632c0757a6daf2838af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63743438e947f632c0757a6daf2838af">RCC_PLLI2SCFGR_PLLI2SN_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3cf5415c0debb40f8932d59677103a2">RCC_PLLI2SCFGR_PLLI2SN_Pos</a>)</td></tr>
<tr class="separator:ga63743438e947f632c0757a6daf2838af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f94003cdc00380b298b54c485ca743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1f94003cdc00380b298b54c485ca743">RCC_PLLI2SCFGR_PLLI2SN_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3cf5415c0debb40f8932d59677103a2">RCC_PLLI2SCFGR_PLLI2SN_Pos</a>)</td></tr>
<tr class="separator:gae1f94003cdc00380b298b54c485ca743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c368d0e6199b212e7c185663dd2aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03c368d0e6199b212e7c185663dd2aa8">RCC_PLLI2SCFGR_PLLI2SN_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3cf5415c0debb40f8932d59677103a2">RCC_PLLI2SCFGR_PLLI2SN_Pos</a>)</td></tr>
<tr class="separator:ga03c368d0e6199b212e7c185663dd2aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d9931c3638779af7042d901a01aabf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32d9931c3638779af7042d901a01aabf">RCC_PLLI2SCFGR_PLLI2SN_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3cf5415c0debb40f8932d59677103a2">RCC_PLLI2SCFGR_PLLI2SN_Pos</a>)</td></tr>
<tr class="separator:ga32d9931c3638779af7042d901a01aabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc32ee35e426332598db98b5e0b230b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc32ee35e426332598db98b5e0b230b">RCC_PLLI2SCFGR_PLLI2SN_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3cf5415c0debb40f8932d59677103a2">RCC_PLLI2SCFGR_PLLI2SN_Pos</a>)</td></tr>
<tr class="separator:ga8dc32ee35e426332598db98b5e0b230b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec1c1bad2b7126f36b2ba26e657e84a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec1c1bad2b7126f36b2ba26e657e84a">RCC_PLLI2SCFGR_PLLI2SN_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3cf5415c0debb40f8932d59677103a2">RCC_PLLI2SCFGR_PLLI2SN_Pos</a>)</td></tr>
<tr class="separator:ga9ec1c1bad2b7126f36b2ba26e657e84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e7478c8a17f7d07b937e180f8f13f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e7478c8a17f7d07b937e180f8f13f4">RCC_PLLI2SCFGR_PLLI2SR_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga93e7478c8a17f7d07b937e180f8f13f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ab724070f564a647a4a1ef4e46183e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ab724070f564a647a4a1ef4e46183e">RCC_PLLI2SCFGR_PLLI2SR_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93e7478c8a17f7d07b937e180f8f13f4">RCC_PLLI2SCFGR_PLLI2SR_Pos</a>)</td></tr>
<tr class="separator:gad8ab724070f564a647a4a1ef4e46183e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c599fc84dcde859974ed5b334e90f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c599fc84dcde859974ed5b334e90f50">RCC_PLLI2SCFGR_PLLI2SR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8ab724070f564a647a4a1ef4e46183e">RCC_PLLI2SCFGR_PLLI2SR_Msk</a></td></tr>
<tr class="separator:ga0c599fc84dcde859974ed5b334e90f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b9c8dc6b0e853ace99e16818d55d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2b9c8dc6b0e853ace99e16818d55d12">RCC_PLLI2SCFGR_PLLI2SR_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93e7478c8a17f7d07b937e180f8f13f4">RCC_PLLI2SCFGR_PLLI2SR_Pos</a>)</td></tr>
<tr class="separator:gab2b9c8dc6b0e853ace99e16818d55d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb49236fe3c41edb56f8ffb8ab505d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb49236fe3c41edb56f8ffb8ab505d86">RCC_PLLI2SCFGR_PLLI2SR_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93e7478c8a17f7d07b937e180f8f13f4">RCC_PLLI2SCFGR_PLLI2SR_Pos</a>)</td></tr>
<tr class="separator:gabb49236fe3c41edb56f8ffb8ab505d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03e58dd5ac710e271fc6ca9113b7e846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03e58dd5ac710e271fc6ca9113b7e846">RCC_PLLI2SCFGR_PLLI2SR_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93e7478c8a17f7d07b937e180f8f13f4">RCC_PLLI2SCFGR_PLLI2SR_Pos</a>)</td></tr>
<tr class="separator:ga03e58dd5ac710e271fc6ca9113b7e846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943fa37ef2ecaa07d9b0d7b215382a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943fa37ef2ecaa07d9b0d7b215382a03">RCC_DCKCFGR_TIMPRE_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga943fa37ef2ecaa07d9b0d7b215382a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5d925a89776aa0bee03e7ab374c6bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5d925a89776aa0bee03e7ab374c6bc">RCC_DCKCFGR_TIMPRE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga943fa37ef2ecaa07d9b0d7b215382a03">RCC_DCKCFGR_TIMPRE_Pos</a>)</td></tr>
<tr class="separator:ga1e5d925a89776aa0bee03e7ab374c6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cc4107f023df9a3168daf04ba1c2da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78cc4107f023df9a3168daf04ba1c2da">RCC_DCKCFGR_TIMPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5d925a89776aa0bee03e7ab374c6bc">RCC_DCKCFGR_TIMPRE_Msk</a></td></tr>
<tr class="separator:ga78cc4107f023df9a3168daf04ba1c2da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2920dc4e941e569491e856c74f655a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2920dc4e941e569491e856c74f655a73">RTC_TR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga2920dc4e941e569491e856c74f655a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98be62b42b64aa8dee5df4f84ec1679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">RTC_TR_PM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2920dc4e941e569491e856c74f655a73">RTC_TR_PM_Pos</a>)</td></tr>
<tr class="separator:gaa98be62b42b64aa8dee5df4f84ec1679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3152952ac385ee1ce8dd868978d3fce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9">RTC_TR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">RTC_TR_PM_Msk</a></td></tr>
<tr class="separator:ga3152952ac385ee1ce8dd868978d3fce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26458edfa3da49a421547e540b7fef0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">RTC_TR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga26458edfa3da49a421547e540b7fef0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f00fc20610b447daa4b2fcf4730e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">RTC_TR_HT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">RTC_TR_HT_Pos</a>)</td></tr>
<tr class="separator:gab3f00fc20610b447daa4b2fcf4730e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42435e015e9f5052245c366ae08d655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655">RTC_TR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">RTC_TR_HT_Msk</a></td></tr>
<tr class="separator:gad42435e015e9f5052245c366ae08d655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9af54381689d893ba1b11eb33cd866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866">RTC_TR_HT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">RTC_TR_HT_Pos</a>)</td></tr>
<tr class="separator:ga1c9af54381689d893ba1b11eb33cd866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3ba2cc471b86d041df3c2a1a9ef121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121">RTC_TR_HT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">RTC_TR_HT_Pos</a>)</td></tr>
<tr class="separator:ga7b3ba2cc471b86d041df3c2a1a9ef121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1412e72836e362ccfe5a927b7760fd14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1412e72836e362ccfe5a927b7760fd14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be6ca68f00b9467ddad84d37f1b6a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">RTC_TR_HU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="separator:ga4be6ca68f00b9467ddad84d37f1b6a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8211df481853649722383e0d8fb06d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5">RTC_TR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">RTC_TR_HU_Msk</a></td></tr>
<tr class="separator:gac8211df481853649722383e0d8fb06d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddad920d5681960fa702b988ef1f82be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be">RTC_TR_HU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="separator:gaddad920d5681960fa702b988ef1f82be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6206d385d3b3e127b1e63be48f83a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63">RTC_TR_HU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="separator:gae6206d385d3b3e127b1e63be48f83a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e264504542ec2d9b06036e938f7f79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d">RTC_TR_HU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="separator:ga6e264504542ec2d9b06036e938f7f79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40763d3ed48e9f707784bdfd65a9c3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca">RTC_TR_HU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="separator:ga40763d3ed48e9f707784bdfd65a9c3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf169c6a3845063073e546f372e90a61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf169c6a3845063073e546f372e90a61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87978332f15306d7db05c3bce2df2c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">RTC_TR_MNT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga87978332f15306d7db05c3bce2df2c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64cf91576871a8108d6ee2f48970bb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a">RTC_TR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">RTC_TR_MNT_Msk</a></td></tr>
<tr class="separator:ga64cf91576871a8108d6ee2f48970bb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752747aa90bf35bd57b16bffc7294dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc">RTC_TR_MNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga752747aa90bf35bd57b16bffc7294dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1837f65a11192dd9b8bf249c31ccef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7">RTC_TR_MNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>)</td></tr>
<tr class="separator:gaa1837f65a11192dd9b8bf249c31ccef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f27fb43718df0797664acd2d9c95c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a">RTC_TR_MNT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga5f27fb43718df0797664acd2d9c95c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d682cf0198141f2a323981ec266173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab5d682cf0198141f2a323981ec266173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8240cd693ae8c3bf069e10ab08f3adcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">RTC_TR_MNU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga8240cd693ae8c3bf069e10ab08f3adcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e86f4fc04232fd0294966434708e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06">RTC_TR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">RTC_TR_MNU_Msk</a></td></tr>
<tr class="separator:ga84e86f4fc04232fd0294966434708e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad91d7700822050a352e53aff372a697b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b">RTC_TR_MNU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="separator:gad91d7700822050a352e53aff372a697b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c3087e3d4cd490af8334e99467f1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc">RTC_TR_MNU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="separator:gad9c3087e3d4cd490af8334e99467f1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01a9e4b358ea062bf1c66069a28c126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126">RTC_TR_MNU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="separator:gac01a9e4b358ea062bf1c66069a28c126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b76249e63af249061c0c5532a2a4e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5">RTC_TR_MNU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga75b76249e63af249061c0c5532a2a4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641ca04f0ccdab58ac9fe27211719a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga641ca04f0ccdab58ac9fe27211719a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ae841c3e4f90face971c95f1228419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">RTC_TR_ST_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>)</td></tr>
<tr class="separator:gaf3ae841c3e4f90face971c95f1228419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae39b22025a36d1e4e185e4be2bf326f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f">RTC_TR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">RTC_TR_ST_Msk</a></td></tr>
<tr class="separator:gaae39b22025a36d1e4e185e4be2bf326f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a53dc60816e0790ba69eaff3e87cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0">RTC_TR_ST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>)</td></tr>
<tr class="separator:gaf0a53dc60816e0790ba69eaff3e87cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948beb7166b70f1fa9e9148a8b6bd3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9">RTC_TR_ST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>)</td></tr>
<tr class="separator:ga948beb7166b70f1fa9e9148a8b6bd3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5f0413990c26a5cf9a857d10243e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b">RTC_TR_ST_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>)</td></tr>
<tr class="separator:ga4d5f0413990c26a5cf9a857d10243e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5251e75005627144d7a044045484ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2a5251e75005627144d7a044045484ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65138b7d68cf4db6e391a5e3d31d4a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">RTC_TR_SU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="separator:gac65138b7d68cf4db6e391a5e3d31d4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747711823db36121b78c0eebb6140ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1">RTC_TR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">RTC_TR_SU_Msk</a></td></tr>
<tr class="separator:ga747711823db36121b78c0eebb6140ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4132b0e9d72ff72df7e0062a1e081ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3">RTC_TR_SU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="separator:ga4132b0e9d72ff72df7e0062a1e081ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eef03c1de3719d801c970eec53e7500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500">RTC_TR_SU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="separator:ga6eef03c1de3719d801c970eec53e7500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe7e738c8adaaf24f6faca467d6fde2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2">RTC_TR_SU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="separator:gabbe7e738c8adaaf24f6faca467d6fde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44e19720b6691f63ba4f0c38a1fd7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3">RTC_TR_SU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="separator:gab44e19720b6691f63ba4f0c38a1fd7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7ed9c50764bdf02c200c9acf963609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaee7ed9c50764bdf02c200c9acf963609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ad13d2dbed87fd51194b4d7b080f759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">RTC_DR_YT_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="separator:ga0ad13d2dbed87fd51194b4d7b080f759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d55b6d841825ec65736e08c09b1d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83">RTC_DR_YT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">RTC_DR_YT_Msk</a></td></tr>
<tr class="separator:ga14d55b6d841825ec65736e08c09b1d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a733698a85cc8f26d346ec8c61c7937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937">RTC_DR_YT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="separator:ga4a733698a85cc8f26d346ec8c61c7937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48c7c9f31a74b6d3b04443ce0414ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9">RTC_DR_YT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="separator:gaa48c7c9f31a74b6d3b04443ce0414ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c15cd22daf2ef6f9ea6f7341897a435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435">RTC_DR_YT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="separator:ga5c15cd22daf2ef6f9ea6f7341897a435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7cf7875d489f89d949178e0294d555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555">RTC_DR_YT_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="separator:ga4e7cf7875d489f89d949178e0294d555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a117731b1eddef15cf9fa4f3c7a062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf2a117731b1eddef15cf9fa4f3c7a062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261de093e10c99df510d650bea7b65bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">RTC_DR_YU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="separator:ga261de093e10c99df510d650bea7b65bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e">RTC_DR_YU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">RTC_DR_YU_Msk</a></td></tr>
<tr class="separator:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda03e9857e9009b6212df5f97a5d09f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f">RTC_DR_YU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="separator:gaeda03e9857e9009b6212df5f97a5d09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0b5f7684e31cb1665a848b91601249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249">RTC_DR_YU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="separator:gadb0b5f7684e31cb1665a848b91601249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f200469dbc8159adc3b4f25375b601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601">RTC_DR_YU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="separator:ga01f200469dbc8159adc3b4f25375b601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592372ccddc93b10e81ed705c9c0f9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc">RTC_DR_YU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="separator:ga592372ccddc93b10e81ed705c9c0f9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751a29a9ead0d70b6104bd366b7ab6af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga751a29a9ead0d70b6104bd366b7ab6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa60c7147ae02cf5d6e2ee2c87fb5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">RTC_DR_WDU_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>)</td></tr>
<tr class="separator:gacaa60c7147ae02cf5d6e2ee2c87fb5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f46c349f75a31973e094729fe96543f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f">RTC_DR_WDU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">RTC_DR_WDU_Msk</a></td></tr>
<tr class="separator:ga6f46c349f75a31973e094729fe96543f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cb803b191670a41aea89a91e53fe61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61">RTC_DR_WDU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>)</td></tr>
<tr class="separator:ga30cb803b191670a41aea89a91e53fe61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd26d3601bf8b119af8f96a65a1de60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e">RTC_DR_WDU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>)</td></tr>
<tr class="separator:gabd26d3601bf8b119af8f96a65a1de60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e907e5efced7628e9933e7cfb4cac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6">RTC_DR_WDU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>)</td></tr>
<tr class="separator:ga77e907e5efced7628e9933e7cfb4cac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d26f621d89bd024ff988b5ecab316ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d26f621d89bd024ff988b5ecab316ab">RTC_DR_MT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1d26f621d89bd024ff988b5ecab316ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5358d94c842b122b8bd260a855afb483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">RTC_DR_MT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d26f621d89bd024ff988b5ecab316ab">RTC_DR_MT_Pos</a>)</td></tr>
<tr class="separator:ga5358d94c842b122b8bd260a855afb483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31">RTC_DR_MT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">RTC_DR_MT_Msk</a></td></tr>
<tr class="separator:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5781bd4d99f08d25b2741a43c0e694a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5781bd4d99f08d25b2741a43c0e694a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614964ed52cb7da4ee76a0f3d16e57bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">RTC_DR_MU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="separator:ga614964ed52cb7da4ee76a0f3d16e57bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9221f60ccf3581f3c543fdedddf4372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372">RTC_DR_MU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">RTC_DR_MU_Msk</a></td></tr>
<tr class="separator:gac9221f60ccf3581f3c543fdedddf4372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f64678df9fe08a2afd732c275ae7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0">RTC_DR_MU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="separator:ga54f64678df9fe08a2afd732c275ae7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7845ded502c4cc9faeeb6215955f6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1">RTC_DR_MU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="separator:gac7845ded502c4cc9faeeb6215955f6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a14479cfe6791d300b9a556d158abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe">RTC_DR_MU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="separator:ga47a14479cfe6791d300b9a556d158abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a420b221dec229c053295c44bcac1b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1">RTC_DR_MU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="separator:ga2a420b221dec229c053295c44bcac1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12b2bb2b80f5a17c4d6717708cf9d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">RTC_DR_DT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gab12b2bb2b80f5a17c4d6717708cf9d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c3834615b1c186a5122c0735e03e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">RTC_DR_DT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">RTC_DR_DT_Pos</a>)</td></tr>
<tr class="separator:ga47c3834615b1c186a5122c0735e03e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e40cec8161ee20176d92d547fef350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350">RTC_DR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">RTC_DR_DT_Msk</a></td></tr>
<tr class="separator:ga52e40cec8161ee20176d92d547fef350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8823ee9be7a191912aeef8252517b8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6">RTC_DR_DT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">RTC_DR_DT_Pos</a>)</td></tr>
<tr class="separator:ga8823ee9be7a191912aeef8252517b8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546b218e45c1297e39a586204268cf9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d">RTC_DR_DT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">RTC_DR_DT_Pos</a>)</td></tr>
<tr class="separator:ga546b218e45c1297e39a586204268cf9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4689a554a699f3df0a5939efdbebb94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4689a554a699f3df0a5939efdbebb94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4549c0127eff71ac5e1e3b7ef07bf158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">RTC_DR_DU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="separator:ga4549c0127eff71ac5e1e3b7ef07bf158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba04cbc99cf442c7e6155bef625c5663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663">RTC_DR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">RTC_DR_DU_Msk</a></td></tr>
<tr class="separator:gaba04cbc99cf442c7e6155bef625c5663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffd9b610a0ba3f1caad707ff2fb0a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f">RTC_DR_DU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="separator:ga0ffd9b610a0ba3f1caad707ff2fb0a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b5d9f674be2ecf85c964da6ac0a2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4">RTC_DR_DU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="separator:ga79b5d9f674be2ecf85c964da6ac0a2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1668f84ec4ddec10f6bcff65983df05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b">RTC_DR_DU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="separator:ga1668f84ec4ddec10f6bcff65983df05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54e249241aebdda778618f35dce9f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66">RTC_DR_DU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="separator:gad54e249241aebdda778618f35dce9f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e2706cb9754f06d60cb87d3ec364ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12e2706cb9754f06d60cb87d3ec364ac">RTC_CR_COE_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga12e2706cb9754f06d60cb87d3ec364ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35471924ed2a9a83b6af8bd8e2251f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">RTC_CR_COE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga12e2706cb9754f06d60cb87d3ec364ac">RTC_CR_COE_Pos</a>)</td></tr>
<tr class="separator:ga35471924ed2a9a83b6af8bd8e2251f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdfa862acfa6068b7ba847f77269d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60">RTC_CR_COE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">RTC_CR_COE_Msk</a></td></tr>
<tr class="separator:ga3cdfa862acfa6068b7ba847f77269d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6513acc17cb4c17769ed5dcd03ebde8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">RTC_CR_OSEL_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga6513acc17cb4c17769ed5dcd03ebde8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb684c910bd8e726378e0b51732f952f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">RTC_CR_OSEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">RTC_CR_OSEL_Pos</a>)</td></tr>
<tr class="separator:gaeb684c910bd8e726378e0b51732f952f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f81115ef3fd366de73e84ab667d369b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b">RTC_CR_OSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">RTC_CR_OSEL_Msk</a></td></tr>
<tr class="separator:ga8f81115ef3fd366de73e84ab667d369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe506838823e3b172a9ed4a3fec7321a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a">RTC_CR_OSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">RTC_CR_OSEL_Pos</a>)</td></tr>
<tr class="separator:gabe506838823e3b172a9ed4a3fec7321a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fb33aaad62c71bbba2f96652eefb8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c">RTC_CR_OSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">RTC_CR_OSEL_Pos</a>)</td></tr>
<tr class="separator:ga15fb33aaad62c71bbba2f96652eefb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013304c1d6002a7c9ec57de637def511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga013304c1d6002a7c9ec57de637def511">RTC_CR_POL_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga013304c1d6002a7c9ec57de637def511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717b2d78f96be49ba9d262f3a0eb09e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">RTC_CR_POL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga013304c1d6002a7c9ec57de637def511">RTC_CR_POL_Pos</a>)</td></tr>
<tr class="separator:ga717b2d78f96be49ba9d262f3a0eb09e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb">RTC_CR_POL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">RTC_CR_POL_Msk</a></td></tr>
<tr class="separator:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ae962f1f8c748682a3136ea5ab76e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ae962f1f8c748682a3136ea5ab76e1">RTC_CR_COSEL_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gac3ae962f1f8c748682a3136ea5ab76e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8dc824636e99382fcd50b39a6fce8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">RTC_CR_COSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3ae962f1f8c748682a3136ea5ab76e1">RTC_CR_COSEL_Pos</a>)</td></tr>
<tr class="separator:gad8dc824636e99382fcd50b39a6fce8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197c587884b9c1dcb2970e9ec2589b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41">RTC_CR_COSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">RTC_CR_COSEL_Msk</a></td></tr>
<tr class="separator:ga197c587884b9c1dcb2970e9ec2589b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9f44a96fafedd6c89600a0a14fe87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f">RTC_CR_BKP_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gafd9f44a96fafedd6c89600a0a14fe87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3675c7d64de46ab9f1cf279d7abaffe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">RTC_CR_BKP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f">RTC_CR_BKP_Pos</a>)</td></tr>
<tr class="separator:ga3675c7d64de46ab9f1cf279d7abaffe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7a474de1a01816bc9d9b6fa7272289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e7a474de1a01816bc9d9b6fa7272289">RTC_CR_BKP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">RTC_CR_BKP_Msk</a></td></tr>
<tr class="separator:ga0e7a474de1a01816bc9d9b6fa7272289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7614f35a94291525f1dd8cc8f41f960f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7614f35a94291525f1dd8cc8f41f960f">RTC_CR_SUB1H_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga7614f35a94291525f1dd8cc8f41f960f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62402c843252c70670b4b6c9ffec5880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">RTC_CR_SUB1H_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7614f35a94291525f1dd8cc8f41f960f">RTC_CR_SUB1H_Pos</a>)</td></tr>
<tr class="separator:ga62402c843252c70670b4b6c9ffec5880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f">RTC_CR_SUB1H</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">RTC_CR_SUB1H_Msk</a></td></tr>
<tr class="separator:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04a33865dc30af95c633750711fc6d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab04a33865dc30af95c633750711fc6d0">RTC_CR_ADD1H_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gab04a33865dc30af95c633750711fc6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01aac32ee74fbafd54de75ee53bf1417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">RTC_CR_ADD1H_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab04a33865dc30af95c633750711fc6d0">RTC_CR_ADD1H_Pos</a>)</td></tr>
<tr class="separator:ga01aac32ee74fbafd54de75ee53bf1417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b">RTC_CR_ADD1H</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">RTC_CR_ADD1H_Msk</a></td></tr>
<tr class="separator:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82db8f745799c761201a13235132a700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82db8f745799c761201a13235132a700">RTC_CR_TSIE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga82db8f745799c761201a13235132a700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b81fdfb0dbd9719e0eee7b39450bb31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">RTC_CR_TSIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga82db8f745799c761201a13235132a700">RTC_CR_TSIE_Pos</a>)</td></tr>
<tr class="separator:ga4b81fdfb0dbd9719e0eee7b39450bb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf376dffb9f2777ef275f23410e35600d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d">RTC_CR_TSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">RTC_CR_TSIE_Msk</a></td></tr>
<tr class="separator:gaf376dffb9f2777ef275f23410e35600d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1432b0a0a031fe1143d153fe3073d7d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1432b0a0a031fe1143d153fe3073d7d2">RTC_CR_WUTIE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga1432b0a0a031fe1143d153fe3073d7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d862c5a5e56813b86246d22821ac9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b">RTC_CR_WUTIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1432b0a0a031fe1143d153fe3073d7d2">RTC_CR_WUTIE_Pos</a>)</td></tr>
<tr class="separator:ga83d862c5a5e56813b86246d22821ac9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e0a1419830a16667cea4f6454913226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226">RTC_CR_WUTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b">RTC_CR_WUTIE_Msk</a></td></tr>
<tr class="separator:ga5e0a1419830a16667cea4f6454913226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21245a52288246fbca5b954f38c65e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad21245a52288246fbca5b954f38c65e8">RTC_CR_ALRBIE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gad21245a52288246fbca5b954f38c65e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e79f603f18cfbc266cc55162b739260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260">RTC_CR_ALRBIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad21245a52288246fbca5b954f38c65e8">RTC_CR_ALRBIE_Pos</a>)</td></tr>
<tr class="separator:ga1e79f603f18cfbc266cc55162b739260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6269c9dd5cee650024ede0b0c42e87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6269c9dd5cee650024ede0b0c42e87d">RTC_CR_ALRBIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260">RTC_CR_ALRBIE_Msk</a></td></tr>
<tr class="separator:gac6269c9dd5cee650024ede0b0c42e87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd69cebbc7fc4a81655a7e53a7284b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd69cebbc7fc4a81655a7e53a7284b70">RTC_CR_ALRAIE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gacd69cebbc7fc4a81655a7e53a7284b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0efcbd64f981117d73fe6d631c48f45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">RTC_CR_ALRAIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd69cebbc7fc4a81655a7e53a7284b70">RTC_CR_ALRAIE_Pos</a>)</td></tr>
<tr class="separator:ga0efcbd64f981117d73fe6d631c48f45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9138f75267bd93f8de6738225217d583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583">RTC_CR_ALRAIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">RTC_CR_ALRAIE_Msk</a></td></tr>
<tr class="separator:ga9138f75267bd93f8de6738225217d583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95c6afbdb29aa5241dc3e52d28ce884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884">RTC_CR_TSE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf95c6afbdb29aa5241dc3e52d28ce884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2675d723ea5e54a4e6a7c7bd975efcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">RTC_CR_TSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884">RTC_CR_TSE_Pos</a>)</td></tr>
<tr class="separator:gab2675d723ea5e54a4e6a7c7bd975efcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0">RTC_CR_TSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">RTC_CR_TSE_Msk</a></td></tr>
<tr class="separator:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf919254119ed634798f3b936dc01e66d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf919254119ed634798f3b936dc01e66d">RTC_CR_WUTE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf919254119ed634798f3b936dc01e66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b45d595cd44d31a7f34609b6e7bf1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a">RTC_CR_WUTE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf919254119ed634798f3b936dc01e66d">RTC_CR_WUTE_Pos</a>)</td></tr>
<tr class="separator:gac5b45d595cd44d31a7f34609b6e7bf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061be0d3cdea721e5cb695cda0699bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3">RTC_CR_WUTE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a">RTC_CR_WUTE_Msk</a></td></tr>
<tr class="separator:ga061be0d3cdea721e5cb695cda0699bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae534f6bb5933c05bc2b63aa70907bfb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae534f6bb5933c05bc2b63aa70907bfb2">RTC_CR_ALRBE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae534f6bb5933c05bc2b63aa70907bfb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae811bd5a731a4d12d5fabc1c1701e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a">RTC_CR_ALRBE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae534f6bb5933c05bc2b63aa70907bfb2">RTC_CR_ALRBE_Pos</a>)</td></tr>
<tr class="separator:gaae811bd5a731a4d12d5fabc1c1701e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d0850002ed42742ff75a82dc4e8586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d0850002ed42742ff75a82dc4e8586">RTC_CR_ALRBE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a">RTC_CR_ALRBE_Msk</a></td></tr>
<tr class="separator:ga17d0850002ed42742ff75a82dc4e8586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e3cfdf0409a6e26568fa59c9b5283b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b">RTC_CR_ALRAE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga54e3cfdf0409a6e26568fa59c9b5283b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adc6f86be463291c228b8a2bd3cfa40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">RTC_CR_ALRAE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b">RTC_CR_ALRAE_Pos</a>)</td></tr>
<tr class="separator:ga1adc6f86be463291c228b8a2bd3cfa40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8cdeac61f06e4737800b64a901d584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584">RTC_CR_ALRAE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">RTC_CR_ALRAE_Msk</a></td></tr>
<tr class="separator:ga8a8cdeac61f06e4737800b64a901d584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab362e94b8e99714082eb0981045a28b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab362e94b8e99714082eb0981045a28b7">RTC_CR_DCE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gab362e94b8e99714082eb0981045a28b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005e60bfb5de91f5d9635d1e8e63f6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga005e60bfb5de91f5d9635d1e8e63f6d3">RTC_CR_DCE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab362e94b8e99714082eb0981045a28b7">RTC_CR_DCE_Pos</a>)</td></tr>
<tr class="separator:ga005e60bfb5de91f5d9635d1e8e63f6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce7cb8b575142e125863d61ea4765ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ce7cb8b575142e125863d61ea4765ba">RTC_CR_DCE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga005e60bfb5de91f5d9635d1e8e63f6d3">RTC_CR_DCE_Msk</a></td></tr>
<tr class="separator:ga4ce7cb8b575142e125863d61ea4765ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262f18e12c214c9f172860b3a1234f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga262f18e12c214c9f172860b3a1234f0e">RTC_CR_FMT_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga262f18e12c214c9f172860b3a1234f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6634873135b509b3a483abcbd1e0f347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">RTC_CR_FMT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga262f18e12c214c9f172860b3a1234f0e">RTC_CR_FMT_Pos</a>)</td></tr>
<tr class="separator:ga6634873135b509b3a483abcbd1e0f347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3">RTC_CR_FMT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">RTC_CR_FMT_Msk</a></td></tr>
<tr class="separator:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace008c8514db9131ae301e7577979130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace008c8514db9131ae301e7577979130">RTC_CR_BYPSHAD_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gace008c8514db9131ae301e7577979130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e690c1dc87dff6f36fea71cf6bb57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">RTC_CR_BYPSHAD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace008c8514db9131ae301e7577979130">RTC_CR_BYPSHAD_Pos</a>)</td></tr>
<tr class="separator:ga93e690c1dc87dff6f36fea71cf6bb57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34d50a3eff3364e6da4fefed9962a054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054">RTC_CR_BYPSHAD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">RTC_CR_BYPSHAD_Msk</a></td></tr>
<tr class="separator:ga34d50a3eff3364e6da4fefed9962a054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae970d1c321c777685111e4a4f70ce44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae970d1c321c777685111e4a4f70ce44c">RTC_CR_REFCKON_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae970d1c321c777685111e4a4f70ce44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd611d89bc17e379525602d5ea3a7d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">RTC_CR_REFCKON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae970d1c321c777685111e4a4f70ce44c">RTC_CR_REFCKON_Pos</a>)</td></tr>
<tr class="separator:gabd611d89bc17e379525602d5ea3a7d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646ef1071cacc2d30bbef5597c817021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021">RTC_CR_REFCKON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">RTC_CR_REFCKON_Msk</a></td></tr>
<tr class="separator:ga646ef1071cacc2d30bbef5597c817021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a34610d5a2a22e66b027341ac6191b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18a34610d5a2a22e66b027341ac6191b">RTC_CR_TSEDGE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga18a34610d5a2a22e66b027341ac6191b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea0c6b68ad8797d97693cbc7fe76d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">RTC_CR_TSEDGE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga18a34610d5a2a22e66b027341ac6191b">RTC_CR_TSEDGE_Pos</a>)</td></tr>
<tr class="separator:ga3ea0c6b68ad8797d97693cbc7fe76d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad076bde34be7d24f088fd2c003b7a7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7">RTC_CR_TSEDGE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">RTC_CR_TSEDGE_Msk</a></td></tr>
<tr class="separator:gad076bde34be7d24f088fd2c003b7a7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad30da1c2029c23889c4dd29ee8fa7eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad30da1c2029c23889c4dd29ee8fa7eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1961b22823e4f592ac8d1733e079e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a">RTC_CR_WUCKSEL_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>)</td></tr>
<tr class="separator:gad1961b22823e4f592ac8d1733e079e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a2d55571417d9dfb05826b40d997b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0">RTC_CR_WUCKSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a">RTC_CR_WUCKSEL_Msk</a></td></tr>
<tr class="separator:ga54a2d55571417d9dfb05826b40d997b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f03056e9aa78c133af90b60af72ba79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79">RTC_CR_WUCKSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>)</td></tr>
<tr class="separator:ga6f03056e9aa78c133af90b60af72ba79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360f7ccf7a89c5091f4affe6d1019215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215">RTC_CR_WUCKSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>)</td></tr>
<tr class="separator:ga360f7ccf7a89c5091f4affe6d1019215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad247ac722f6900744cdc16f8f45ed923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923">RTC_CR_WUCKSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>)</td></tr>
<tr class="separator:gad247ac722f6900744cdc16f8f45ed923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a793580db48c66a98e44cbda6e0daef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a793580db48c66a98e44cbda6e0daef">RTC_CR_BCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e7a474de1a01816bc9d9b6fa7272289">RTC_CR_BKP</a></td></tr>
<tr class="separator:ga2a793580db48c66a98e44cbda6e0daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59397ca25b1fc9fbc43cfca986c14e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa59397ca25b1fc9fbc43cfca986c14e4">RTC_ISR_RECALPF_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaa59397ca25b1fc9fbc43cfca986c14e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab18f49ac6ab32322ebb58131a456ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea">RTC_ISR_RECALPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa59397ca25b1fc9fbc43cfca986c14e4">RTC_ISR_RECALPF_Pos</a>)</td></tr>
<tr class="separator:ga8ab18f49ac6ab32322ebb58131a456ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05189137cfd0e73903d9b70d071656b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9">RTC_ISR_RECALPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea">RTC_ISR_RECALPF_Msk</a></td></tr>
<tr class="separator:ga05189137cfd0e73903d9b70d071656b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18fa672ae72db52c7a6c5a2658a5190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18fa672ae72db52c7a6c5a2658a5190">RTC_ISR_TAMP1F_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaf18fa672ae72db52c7a6c5a2658a5190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84bbb84dba6aef26a16b2410c3a3ec5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d">RTC_ISR_TAMP1F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf18fa672ae72db52c7a6c5a2658a5190">RTC_ISR_TAMP1F_Pos</a>)</td></tr>
<tr class="separator:ga84bbb84dba6aef26a16b2410c3a3ec5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae738b22f6a8123026921a1d14f9547c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae738b22f6a8123026921a1d14f9547c0">RTC_ISR_TAMP1F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d">RTC_ISR_TAMP1F_Msk</a></td></tr>
<tr class="separator:gae738b22f6a8123026921a1d14f9547c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0347e70fa9f25a6a52d3ceac1713ccee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0347e70fa9f25a6a52d3ceac1713ccee">RTC_ISR_TAMP2F_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga0347e70fa9f25a6a52d3ceac1713ccee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436cbba9b17ad91735e876596c8a6914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914">RTC_ISR_TAMP2F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0347e70fa9f25a6a52d3ceac1713ccee">RTC_ISR_TAMP2F_Pos</a>)</td></tr>
<tr class="separator:ga436cbba9b17ad91735e876596c8a6914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb176578e53b2d8e24a94c8d0212845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845">RTC_ISR_TAMP2F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914">RTC_ISR_TAMP2F_Msk</a></td></tr>
<tr class="separator:gabdb176578e53b2d8e24a94c8d0212845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38f2ee43244798276792a0c5a64f41e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa38f2ee43244798276792a0c5a64f41e">RTC_ISR_TSOVF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa38f2ee43244798276792a0c5a64f41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a44c6cf950526be3f768c9175e3e62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e">RTC_ISR_TSOVF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa38f2ee43244798276792a0c5a64f41e">RTC_ISR_TSOVF_Pos</a>)</td></tr>
<tr class="separator:ga1a44c6cf950526be3f768c9175e3e62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766c238f964072decba204c7fce850ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff">RTC_ISR_TSOVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e">RTC_ISR_TSOVF_Msk</a></td></tr>
<tr class="separator:ga766c238f964072decba204c7fce850ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09bb6ceebab0b76cd2121816e787749a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09bb6ceebab0b76cd2121816e787749a">RTC_ISR_TSF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga09bb6ceebab0b76cd2121816e787749a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5151d79a2761d423ddbc0b6c3cca1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f">RTC_ISR_TSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga09bb6ceebab0b76cd2121816e787749a">RTC_ISR_TSF_Pos</a>)</td></tr>
<tr class="separator:ga8f5151d79a2761d423ddbc0b6c3cca1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c0a60dbfc5f1570a48afe450395484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484">RTC_ISR_TSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f">RTC_ISR_TSF_Msk</a></td></tr>
<tr class="separator:ga68c0a60dbfc5f1570a48afe450395484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c5050a881336d0a8710d096fe4b01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6c5050a881336d0a8710d096fe4b01a">RTC_ISR_WUTF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gae6c5050a881336d0a8710d096fe4b01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53360cc2baf2a2142289493b2a16c372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372">RTC_ISR_WUTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6c5050a881336d0a8710d096fe4b01a">RTC_ISR_WUTF_Pos</a>)</td></tr>
<tr class="separator:ga53360cc2baf2a2142289493b2a16c372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb5960300a402210e5378d78ce22766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4eb5960300a402210e5378d78ce22766">RTC_ISR_WUTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372">RTC_ISR_WUTF_Msk</a></td></tr>
<tr class="separator:ga4eb5960300a402210e5378d78ce22766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4891bf442ab59fa4488bc0ed308c56c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4891bf442ab59fa4488bc0ed308c56c2">RTC_ISR_ALRBF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga4891bf442ab59fa4488bc0ed308c56c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80e30a64a34bd547229f68b76d63a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87">RTC_ISR_ALRBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4891bf442ab59fa4488bc0ed308c56c2">RTC_ISR_ALRBF_Pos</a>)</td></tr>
<tr class="separator:gac80e30a64a34bd547229f68b76d63a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7976972a5fc6705fede85536520367d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7976972a5fc6705fede85536520367d6">RTC_ISR_ALRBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87">RTC_ISR_ALRBF_Msk</a></td></tr>
<tr class="separator:ga7976972a5fc6705fede85536520367d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbb887fab178f2ad6c26fe28bd16cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbb887fab178f2ad6c26fe28bd16cd6">RTC_ISR_ALRAF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4bbb887fab178f2ad6c26fe28bd16cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5aeb3a57686a3bca74ebce43559161e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e">RTC_ISR_ALRAF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbb887fab178f2ad6c26fe28bd16cd6">RTC_ISR_ALRAF_Pos</a>)</td></tr>
<tr class="separator:gaf5aeb3a57686a3bca74ebce43559161e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96605e50a347507b7f274e9cd894a02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c">RTC_ISR_ALRAF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e">RTC_ISR_ALRAF_Msk</a></td></tr>
<tr class="separator:ga96605e50a347507b7f274e9cd894a02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a0e0b639b59be3c662267184bddf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9a0e0b639b59be3c662267184bddf69">RTC_ISR_INIT_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gab9a0e0b639b59be3c662267184bddf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e864e670cc4643c1e65b21da150c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74">RTC_ISR_INIT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab9a0e0b639b59be3c662267184bddf69">RTC_ISR_INIT_Pos</a>)</td></tr>
<tr class="separator:gae5e864e670cc4643c1e65b21da150c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0eb2f998cd3e7325974347cb2a3d25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a">RTC_ISR_INIT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74">RTC_ISR_INIT_Msk</a></td></tr>
<tr class="separator:gae0eb2f998cd3e7325974347cb2a3d25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601564e925eefdbde3aafdcbf0a978c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601564e925eefdbde3aafdcbf0a978c5">RTC_ISR_INITF_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga601564e925eefdbde3aafdcbf0a978c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a29ce1f3e261024726679c17f42a9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1">RTC_ISR_INITF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga601564e925eefdbde3aafdcbf0a978c5">RTC_ISR_INITF_Pos</a>)</td></tr>
<tr class="separator:ga6a29ce1f3e261024726679c17f42a9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16dcc6973c611e087030cdb15203972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972">RTC_ISR_INITF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1">RTC_ISR_INITF_Msk</a></td></tr>
<tr class="separator:gab16dcc6973c611e087030cdb15203972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dd0bed53ed3cc1bbc70efa82bcac846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd0bed53ed3cc1bbc70efa82bcac846">RTC_ISR_RSF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga8dd0bed53ed3cc1bbc70efa82bcac846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f87ecd7737391a4ff0c236a17dbfd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32">RTC_ISR_RSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd0bed53ed3cc1bbc70efa82bcac846">RTC_ISR_RSF_Pos</a>)</td></tr>
<tr class="separator:ga3f87ecd7737391a4ff0c236a17dbfd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd683e789841f7d3f138709ffdbfbf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8">RTC_ISR_RSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32">RTC_ISR_RSF_Msk</a></td></tr>
<tr class="separator:ga9bd683e789841f7d3f138709ffdbfbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f7e11d89c6480d68013ce7c0478045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6f7e11d89c6480d68013ce7c0478045">RTC_ISR_INITS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae6f7e11d89c6480d68013ce7c0478045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25131777233cef2dfffdc178667559e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4">RTC_ISR_INITS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6f7e11d89c6480d68013ce7c0478045">RTC_ISR_INITS_Pos</a>)</td></tr>
<tr class="separator:ga25131777233cef2dfffdc178667559e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b229bace5ba0c0b48bfeb5efc445292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292">RTC_ISR_INITS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4">RTC_ISR_INITS_Msk</a></td></tr>
<tr class="separator:ga7b229bace5ba0c0b48bfeb5efc445292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4312f68d569942ac8d1b6abfb0f5aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4312f68d569942ac8d1b6abfb0f5aad">RTC_ISR_SHPF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad4312f68d569942ac8d1b6abfb0f5aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36cc41c7b626c5047f97fac12337395d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d">RTC_ISR_SHPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad4312f68d569942ac8d1b6abfb0f5aad">RTC_ISR_SHPF_Pos</a>)</td></tr>
<tr class="separator:ga36cc41c7b626c5047f97fac12337395d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4536a874336778ac11109f14573eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9">RTC_ISR_SHPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d">RTC_ISR_SHPF_Msk</a></td></tr>
<tr class="separator:ga1c4536a874336778ac11109f14573eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d75a29fa323d93d3d0bb2cb60b24474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d75a29fa323d93d3d0bb2cb60b24474">RTC_ISR_WUTWF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8d75a29fa323d93d3d0bb2cb60b24474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga673f0ff6267142391ca1d37289b305f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2">RTC_ISR_WUTWF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d75a29fa323d93d3d0bb2cb60b24474">RTC_ISR_WUTWF_Pos</a>)</td></tr>
<tr class="separator:ga673f0ff6267142391ca1d37289b305f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e753321211e19bc48736fe0d30a7f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e753321211e19bc48736fe0d30a7f40">RTC_ISR_WUTWF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2">RTC_ISR_WUTWF_Msk</a></td></tr>
<tr class="separator:ga0e753321211e19bc48736fe0d30a7f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011f9bc215e39c91f33f0472e0b59643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga011f9bc215e39c91f33f0472e0b59643">RTC_ISR_ALRBWF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga011f9bc215e39c91f33f0472e0b59643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf9f3b0159c2f29749babdc55ef1a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b">RTC_ISR_ALRBWF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga011f9bc215e39c91f33f0472e0b59643">RTC_ISR_ALRBWF_Pos</a>)</td></tr>
<tr class="separator:ga6cf9f3b0159c2f29749babdc55ef1a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0c34bff6dc9fce29e2be35d32d9d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0c34bff6dc9fce29e2be35d32d9d05">RTC_ISR_ALRBWF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b">RTC_ISR_ALRBWF_Msk</a></td></tr>
<tr class="separator:ga5a0c34bff6dc9fce29e2be35d32d9d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab296f795ad4fa25ad0cb3c92967f9565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab296f795ad4fa25ad0cb3c92967f9565">RTC_ISR_ALRAWF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab296f795ad4fa25ad0cb3c92967f9565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d96dae4fdd343fe6e9ebc7c5f7d80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">RTC_ISR_ALRAWF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab296f795ad4fa25ad0cb3c92967f9565">RTC_ISR_ALRAWF_Pos</a>)</td></tr>
<tr class="separator:gac4d96dae4fdd343fe6e9ebc7c5f7d80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d420b5c3f8623cf1116d42fa164be7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e">RTC_ISR_ALRAWF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">RTC_ISR_ALRAWF_Msk</a></td></tr>
<tr class="separator:ga4d420b5c3f8623cf1116d42fa164be7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8240c029696ad91531c3fec1ef1e7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8240c029696ad91531c3fec1ef1e7fe">RTC_PRER_PREDIV_A_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae8240c029696ad91531c3fec1ef1e7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f883861bb963a097885c5773f3c0b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">RTC_PRER_PREDIV_A_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8240c029696ad91531c3fec1ef1e7fe">RTC_PRER_PREDIV_A_Pos</a>)</td></tr>
<tr class="separator:ga2f883861bb963a097885c5773f3c0b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad248dca1e9532ba31f98d3ec9d2f8711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711">RTC_PRER_PREDIV_A</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">RTC_PRER_PREDIV_A_Msk</a></td></tr>
<tr class="separator:gad248dca1e9532ba31f98d3ec9d2f8711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234f46098c91b34aa12502d70cdb93bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga234f46098c91b34aa12502d70cdb93bf">RTC_PRER_PREDIV_S_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga234f46098c91b34aa12502d70cdb93bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776acde6c1789c37371eb440492825ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">RTC_PRER_PREDIV_S_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga234f46098c91b34aa12502d70cdb93bf">RTC_PRER_PREDIV_S_Pos</a>)</td></tr>
<tr class="separator:ga776acde6c1789c37371eb440492825ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17bbd4e569a76446df089752cb41b1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb">RTC_PRER_PREDIV_S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">RTC_PRER_PREDIV_S_Msk</a></td></tr>
<tr class="separator:ga17bbd4e569a76446df089752cb41b1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae50a0fcd154d36aa0b506a875e8d100e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae50a0fcd154d36aa0b506a875e8d100e">RTC_WUTR_WUT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae50a0fcd154d36aa0b506a875e8d100e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c2d178daf42c0febdbf67583a83b6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0">RTC_WUTR_WUT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae50a0fcd154d36aa0b506a875e8d100e">RTC_WUTR_WUT_Pos</a>)</td></tr>
<tr class="separator:ga1c2d178daf42c0febdbf67583a83b6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e412c1448a7e20974f5b46129799eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb">RTC_WUTR_WUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0">RTC_WUTR_WUT_Msk</a></td></tr>
<tr class="separator:ga2e412c1448a7e20974f5b46129799eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b734efd7f580384b76364f8159ce2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79b734efd7f580384b76364f8159ce2a">RTC_CALIBR_DCS_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga79b734efd7f580384b76364f8159ce2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac975f6abc1ae98deb38d1c523a564431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac975f6abc1ae98deb38d1c523a564431">RTC_CALIBR_DCS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga79b734efd7f580384b76364f8159ce2a">RTC_CALIBR_DCS_Pos</a>)</td></tr>
<tr class="separator:gac975f6abc1ae98deb38d1c523a564431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63841fd7262fd307f211ee8e9e8a6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63841fd7262fd307f211ee8e9e8a6f0">RTC_CALIBR_DCS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac975f6abc1ae98deb38d1c523a564431">RTC_CALIBR_DCS_Msk</a></td></tr>
<tr class="separator:gaa63841fd7262fd307f211ee8e9e8a6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga612c3ec0e88f91fd34cfb4910b5b46fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga612c3ec0e88f91fd34cfb4910b5b46fb">RTC_CALIBR_DC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga612c3ec0e88f91fd34cfb4910b5b46fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0820dbde8c1188a5c045e6e264c1f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb0820dbde8c1188a5c045e6e264c1f8">RTC_CALIBR_DC_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga612c3ec0e88f91fd34cfb4910b5b46fb">RTC_CALIBR_DC_Pos</a>)</td></tr>
<tr class="separator:gabb0820dbde8c1188a5c045e6e264c1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5523cf582ebc0a987c6a2c2007bc10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5523cf582ebc0a987c6a2c2007bc10d">RTC_CALIBR_DC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb0820dbde8c1188a5c045e6e264c1f8">RTC_CALIBR_DC_Msk</a></td></tr>
<tr class="separator:gab5523cf582ebc0a987c6a2c2007bc10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4c443ed6c81b3ce75dd5e8dd97939fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb">RTC_ALRMAR_MSK4_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaf4c443ed6c81b3ce75dd5e8dd97939fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ade8f686276ed4761f3741cd928b500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">RTC_ALRMAR_MSK4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb">RTC_ALRMAR_MSK4_Pos</a>)</td></tr>
<tr class="separator:ga4ade8f686276ed4761f3741cd928b500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed557e4451ffd3e869bb9ca393d47f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9">RTC_ALRMAR_MSK4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">RTC_ALRMAR_MSK4_Msk</a></td></tr>
<tr class="separator:ga8ed557e4451ffd3e869bb9ca393d47f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd589f750a310c033dafdab213642649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd589f750a310c033dafdab213642649">RTC_ALRMAR_WDSEL_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gadd589f750a310c033dafdab213642649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf0424c522933862730917c9c79f81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">RTC_ALRMAR_WDSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd589f750a310c033dafdab213642649">RTC_ALRMAR_WDSEL_Pos</a>)</td></tr>
<tr class="separator:gaccf0424c522933862730917c9c79f81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a7fdc1719b3159e099c3979da26dd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92">RTC_ALRMAR_WDSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">RTC_ALRMAR_WDSEL_Msk</a></td></tr>
<tr class="separator:ga5a7fdc1719b3159e099c3979da26dd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d605cd74901b7544c8a6cc9f446436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">RTC_ALRMAR_DT_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gab4d605cd74901b7544c8a6cc9f446436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b864018e7de62c954d6fff34bde926f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">RTC_ALRMAR_DT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">RTC_ALRMAR_DT_Pos</a>)</td></tr>
<tr class="separator:ga5b864018e7de62c954d6fff34bde926f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934ea7910b5f5988f6c46ae4703dc29b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b">RTC_ALRMAR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">RTC_ALRMAR_DT_Msk</a></td></tr>
<tr class="separator:ga934ea7910b5f5988f6c46ae4703dc29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb880cece843ba5314120abcf14e9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc">RTC_ALRMAR_DT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">RTC_ALRMAR_DT_Pos</a>)</td></tr>
<tr class="separator:ga0cb880cece843ba5314120abcf14e9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2e76ce2645d0c9d2587d4172edcd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58">RTC_ALRMAR_DT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">RTC_ALRMAR_DT_Pos</a>)</td></tr>
<tr class="separator:ga6e2e76ce2645d0c9d2587d4172edcd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5a8a73b82a0e8c16f7f5dc35166622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaab5a8a73b82a0e8c16f7f5dc35166622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f818fa2666247ad93611752020097b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">RTC_ALRMAR_DU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="separator:ga6f818fa2666247ad93611752020097b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784589946bdf3ca0d675cc22d9bafbbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf">RTC_ALRMAR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">RTC_ALRMAR_DU_Msk</a></td></tr>
<tr class="separator:ga784589946bdf3ca0d675cc22d9bafbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga687a85ed4e7623bdb60196f706ab62e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9">RTC_ALRMAR_DU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="separator:ga687a85ed4e7623bdb60196f706ab62e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2ec65de047fdece20083f030cc6cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd">RTC_ALRMAR_DU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="separator:ga8d2ec65de047fdece20083f030cc6cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0050d5e8d64e4f684e325446ea173a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a">RTC_ALRMAR_DU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="separator:gaeb0050d5e8d64e4f684e325446ea173a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a55db963d0707fc0ae14bffc51c297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297">RTC_ALRMAR_DU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="separator:ga79a55db963d0707fc0ae14bffc51c297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4744abec80afe01487c6133d9325f47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4744abec80afe01487c6133d9325f47b">RTC_ALRMAR_MSK3_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga4744abec80afe01487c6133d9325f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b72eca3af2788a6df2aab8efdf48c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">RTC_ALRMAR_MSK3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4744abec80afe01487c6133d9325f47b">RTC_ALRMAR_MSK3_Pos</a>)</td></tr>
<tr class="separator:ga9b72eca3af2788a6df2aab8efdf48c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337fba397cab4beb204f4f6e6ddc4bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3">RTC_ALRMAR_MSK3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">RTC_ALRMAR_MSK3_Msk</a></td></tr>
<tr class="separator:ga337fba397cab4beb204f4f6e6ddc4bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85bfa4c2296c553269373a411323b21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85bfa4c2296c553269373a411323b21f">RTC_ALRMAR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga85bfa4c2296c553269373a411323b21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed4ff622a2ac83edfaadc596995c61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">RTC_ALRMAR_PM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga85bfa4c2296c553269373a411323b21f">RTC_ALRMAR_PM_Pos</a>)</td></tr>
<tr class="separator:ga1ed4ff622a2ac83edfaadc596995c61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab68dc30427951b19aecf399b0ae2900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900">RTC_ALRMAR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">RTC_ALRMAR_PM_Msk</a></td></tr>
<tr class="separator:gaab68dc30427951b19aecf399b0ae2900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeb1eb233c192d56b4a4f106b3fb4be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">RTC_ALRMAR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gadeb1eb233c192d56b4a4f106b3fb4be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfbc262cd63d3a1c5cdf4937cc57ec37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">RTC_ALRMAR_HT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">RTC_ALRMAR_HT_Pos</a>)</td></tr>
<tr class="separator:gacfbc262cd63d3a1c5cdf4937cc57ec37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55bc04190e9eaa916144fa2d1777cbfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb">RTC_ALRMAR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">RTC_ALRMAR_HT_Msk</a></td></tr>
<tr class="separator:ga55bc04190e9eaa916144fa2d1777cbfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4165b904cdf6bdf4ed6c892d73953453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453">RTC_ALRMAR_HT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">RTC_ALRMAR_HT_Pos</a>)</td></tr>
<tr class="separator:ga4165b904cdf6bdf4ed6c892d73953453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50f98903ad0183c52c40375d45d4d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77">RTC_ALRMAR_HT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">RTC_ALRMAR_HT_Pos</a>)</td></tr>
<tr class="separator:gab50f98903ad0183c52c40375d45d4d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914c62bbd3ce817fd1d6f871ed894222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga914c62bbd3ce817fd1d6f871ed894222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3da70f04ca3c7c2f90ee0d0d3c9201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">RTC_ALRMAR_HU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="separator:ga0d3da70f04ca3c7c2f90ee0d0d3c9201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491fda42cfad244596737347fe157142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142">RTC_ALRMAR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">RTC_ALRMAR_HU_Msk</a></td></tr>
<tr class="separator:ga491fda42cfad244596737347fe157142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756c2c137f6d1f89bba95347245b014c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c">RTC_ALRMAR_HU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="separator:ga756c2c137f6d1f89bba95347245b014c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2068b4116fca73a63b1c98f51902acef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef">RTC_ALRMAR_HU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="separator:ga2068b4116fca73a63b1c98f51902acef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7642e83ff425a1fe2695d1100ce7c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35">RTC_ALRMAR_HU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="separator:gab7642e83ff425a1fe2695d1100ce7c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f516916142b3ea6110619e8dc600d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a">RTC_ALRMAR_HU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="separator:ga9f516916142b3ea6110619e8dc600d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87ea1c4a907654aa4565047647afa30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae87ea1c4a907654aa4565047647afa30">RTC_ALRMAR_MSK2_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gae87ea1c4a907654aa4565047647afa30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0fda62acb0b820b859291e4b45e409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">RTC_ALRMAR_MSK2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae87ea1c4a907654aa4565047647afa30">RTC_ALRMAR_MSK2_Pos</a>)</td></tr>
<tr class="separator:gabe0fda62acb0b820b859291e4b45e409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478d62d55a42779c558e9ba16aec74cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc">RTC_ALRMAR_MSK2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">RTC_ALRMAR_MSK2_Msk</a></td></tr>
<tr class="separator:ga478d62d55a42779c558e9ba16aec74cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee274022f516021cba28dede0ff60450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaee274022f516021cba28dede0ff60450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac320cc91348b22f3e5c0d6106594c09e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">RTC_ALRMAR_MNT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>)</td></tr>
<tr class="separator:gac320cc91348b22f3e5c0d6106594c09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02edb2d87b7fe9936a0cffa96d4a7297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297">RTC_ALRMAR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">RTC_ALRMAR_MNT_Msk</a></td></tr>
<tr class="separator:ga02edb2d87b7fe9936a0cffa96d4a7297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dab36fbc475b7ec4442020f159601c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6">RTC_ALRMAR_MNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga0dab36fbc475b7ec4442020f159601c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6782f11cc7f8edf401dec2ff436d7968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968">RTC_ALRMAR_MNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga6782f11cc7f8edf401dec2ff436d7968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf766f39637efe114b38a1aceb352328d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d">RTC_ALRMAR_MNT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>)</td></tr>
<tr class="separator:gaf766f39637efe114b38a1aceb352328d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4fd9dea59596ad989af2bce818b1b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gac4fd9dea59596ad989af2bce818b1b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac05e67cdb4da1882dd5b8f5a8fe51bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">RTC_ALRMAR_MNU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="separator:gac05e67cdb4da1882dd5b8f5a8fe51bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d67ff770aa27509d79afde1865c845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845">RTC_ALRMAR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">RTC_ALRMAR_MNU_Msk</a></td></tr>
<tr class="separator:ga22d67ff770aa27509d79afde1865c845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5ead84647f92b0d1efcf8decb0dd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f">RTC_ALRMAR_MNU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="separator:gaeb5ead84647f92b0d1efcf8decb0dd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656311cb5632dbc9b4fb5dd2288a6e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66">RTC_ALRMAR_MNU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga656311cb5632dbc9b4fb5dd2288a6e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc164d7ff70842858281cfaff5f29374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374">RTC_ALRMAR_MNU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="separator:gadc164d7ff70842858281cfaff5f29374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1199b4140613e8a1dbe283dd89c772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772">RTC_ALRMAR_MNU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga4e1199b4140613e8a1dbe283dd89c772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbad0bb69a65557c15042154b66eab52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbad0bb69a65557c15042154b66eab52">RTC_ALRMAR_MSK1_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gacbad0bb69a65557c15042154b66eab52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838b33a3595df6fe68152bb31f812beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">RTC_ALRMAR_MSK1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacbad0bb69a65557c15042154b66eab52">RTC_ALRMAR_MSK1_Pos</a>)</td></tr>
<tr class="separator:ga838b33a3595df6fe68152bb31f812beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8862250866a358ff3095852f45a160c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1">RTC_ALRMAR_MSK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">RTC_ALRMAR_MSK1_Msk</a></td></tr>
<tr class="separator:ga8862250866a358ff3095852f45a160c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d9812296958846b0fd24484b205ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga83d9812296958846b0fd24484b205ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f558ae0134c82f7f64c31a4d8bb33f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">RTC_ALRMAR_ST_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>)</td></tr>
<tr class="separator:ga5f558ae0134c82f7f64c31a4d8bb33f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b623884457edb89f48a2a100aff183a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a">RTC_ALRMAR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">RTC_ALRMAR_ST_Msk</a></td></tr>
<tr class="separator:ga0b623884457edb89f48a2a100aff183a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5c1ad41702da26788f5ef52c0d05ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca">RTC_ALRMAR_ST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>)</td></tr>
<tr class="separator:gaae5c1ad41702da26788f5ef52c0d05ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e771d8055c52a1186d3f47dd567457a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a">RTC_ALRMAR_ST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>)</td></tr>
<tr class="separator:ga2e771d8055c52a1186d3f47dd567457a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fdfe4a92c7ab0c326dc9f2638318f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97">RTC_ALRMAR_ST_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>)</td></tr>
<tr class="separator:ga7fdfe4a92c7ab0c326dc9f2638318f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f4084231cdc1f72bec8c63dac981a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga30f4084231cdc1f72bec8c63dac981a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37bf69143ae7921782d1baa390c1c866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">RTC_ALRMAR_SU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="separator:ga37bf69143ae7921782d1baa390c1c866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ec4171be73457bc3dba78bd246e35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b">RTC_ALRMAR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">RTC_ALRMAR_SU_Msk</a></td></tr>
<tr class="separator:gab8ec4171be73457bc3dba78bd246e35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf99585af681202a201178f8156dffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe">RTC_ALRMAR_SU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="separator:gaaaf99585af681202a201178f8156dffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7edbd0609415ca3a328f8498c4a63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c">RTC_ALRMAR_SU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="separator:ga9d7edbd0609415ca3a328f8498c4a63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga485a8c274aa56f705dc1363484d7085f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f">RTC_ALRMAR_SU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="separator:ga485a8c274aa56f705dc1363484d7085f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d41833996dbd77a0bfbcd9889957a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2">RTC_ALRMAR_SU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="separator:gad9d41833996dbd77a0bfbcd9889957a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2383d51761039ce9b70e6a33bfde165a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2383d51761039ce9b70e6a33bfde165a">RTC_ALRMBR_MSK4_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga2383d51761039ce9b70e6a33bfde165a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6359d5b79cd667e4f7f093e0d0ee8320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320">RTC_ALRMBR_MSK4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2383d51761039ce9b70e6a33bfde165a">RTC_ALRMBR_MSK4_Pos</a>)</td></tr>
<tr class="separator:ga6359d5b79cd667e4f7f093e0d0ee8320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934df96e83f72268528e62c55c03b50d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga934df96e83f72268528e62c55c03b50d">RTC_ALRMBR_MSK4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320">RTC_ALRMBR_MSK4_Msk</a></td></tr>
<tr class="separator:ga934df96e83f72268528e62c55c03b50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac975a5ed682b832e8600dba67aa9ad37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac975a5ed682b832e8600dba67aa9ad37">RTC_ALRMBR_WDSEL_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gac975a5ed682b832e8600dba67aa9ad37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff53d89da5c55043f8d32e800319b0c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0">RTC_ALRMBR_WDSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac975a5ed682b832e8600dba67aa9ad37">RTC_ALRMBR_WDSEL_Pos</a>)</td></tr>
<tr class="separator:gaff53d89da5c55043f8d32e800319b0c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3acc5db599b055a0c1eca04024bf0285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3acc5db599b055a0c1eca04024bf0285">RTC_ALRMBR_WDSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0">RTC_ALRMBR_WDSEL_Msk</a></td></tr>
<tr class="separator:ga3acc5db599b055a0c1eca04024bf0285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6a75b6e4614f322bf046e07cabc022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">RTC_ALRMBR_DT_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gade6a75b6e4614f322bf046e07cabc022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf438133a0350e3c1f9e956ea59c165e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e">RTC_ALRMBR_DT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">RTC_ALRMBR_DT_Pos</a>)</td></tr>
<tr class="separator:gadf438133a0350e3c1f9e956ea59c165e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f8662da4b5f9f0dc0cdd8eac037052b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b">RTC_ALRMBR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e">RTC_ALRMBR_DT_Msk</a></td></tr>
<tr class="separator:ga9f8662da4b5f9f0dc0cdd8eac037052b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34531fadcc9d2a702b3b7138831fb4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8">RTC_ALRMBR_DT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">RTC_ALRMBR_DT_Pos</a>)</td></tr>
<tr class="separator:ga34531fadcc9d2a702b3b7138831fb4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb8410cfd578e600049846a694dc00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d">RTC_ALRMBR_DT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">RTC_ALRMBR_DT_Pos</a>)</td></tr>
<tr class="separator:gabeb8410cfd578e600049846a694dc00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga553d2edb82ee8d85c71f795276bb4bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga553d2edb82ee8d85c71f795276bb4bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba5234dbab35f4bcc6b1a49b633c9d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83">RTC_ALRMBR_DU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="separator:gaba5234dbab35f4bcc6b1a49b633c9d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0beeb5e7c9237d688d5784dba0a5c671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0beeb5e7c9237d688d5784dba0a5c671">RTC_ALRMBR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83">RTC_ALRMBR_DU_Msk</a></td></tr>
<tr class="separator:ga0beeb5e7c9237d688d5784dba0a5c671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9886cb39e9c89c40ddc33c6e7659db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5">RTC_ALRMBR_DU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="separator:gaf9886cb39e9c89c40ddc33c6e7659db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121e8284bdc7ebd634f71e5810dc4f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85">RTC_ALRMBR_DU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="separator:ga121e8284bdc7ebd634f71e5810dc4f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b99f99d3666212ab673dbc9f7f3192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192">RTC_ALRMBR_DU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="separator:ga78b99f99d3666212ab673dbc9f7f3192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8551995a404be9f58511ea22dca71f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a">RTC_ALRMBR_DU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="separator:ga8551995a404be9f58511ea22dca71f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2424f9d237a98722a6276d7effa078b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2424f9d237a98722a6276d7effa078b7">RTC_ALRMBR_MSK3_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga2424f9d237a98722a6276d7effa078b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a10ef06416ab43ddcc978f7c484fd30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30">RTC_ALRMBR_MSK3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2424f9d237a98722a6276d7effa078b7">RTC_ALRMBR_MSK3_Pos</a>)</td></tr>
<tr class="separator:ga8a10ef06416ab43ddcc978f7c484fd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7cd93178102c8769d0874d5b8394c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca7cd93178102c8769d0874d5b8394c4">RTC_ALRMBR_MSK3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30">RTC_ALRMBR_MSK3_Msk</a></td></tr>
<tr class="separator:gaca7cd93178102c8769d0874d5b8394c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b091bf9f116760614f434cd54a8132e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b091bf9f116760614f434cd54a8132e">RTC_ALRMBR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga7b091bf9f116760614f434cd54a8132e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb73d11c2f8f01d03b143bf0eb50a3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1">RTC_ALRMBR_PM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b091bf9f116760614f434cd54a8132e">RTC_ALRMBR_PM_Pos</a>)</td></tr>
<tr class="separator:gafb73d11c2f8f01d03b143bf0eb50a3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc947f41bd2a091b13ffeff4312b67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fc947f41bd2a091b13ffeff4312b67b">RTC_ALRMBR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1">RTC_ALRMBR_PM_Msk</a></td></tr>
<tr class="separator:ga4fc947f41bd2a091b13ffeff4312b67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe2cd364c4d4701876832245cf20ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">RTC_ALRMBR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gadbe2cd364c4d4701876832245cf20ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a64e9998a2032590d32d8e93ac89ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad">RTC_ALRMBR_HT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">RTC_ALRMBR_HT_Pos</a>)</td></tr>
<tr class="separator:gad1a64e9998a2032590d32d8e93ac89ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552fbb873fbab8cefd1c5c3536d0989d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga552fbb873fbab8cefd1c5c3536d0989d">RTC_ALRMBR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad">RTC_ALRMBR_HT_Msk</a></td></tr>
<tr class="separator:ga552fbb873fbab8cefd1c5c3536d0989d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbddfb1b1ff41f1b76f5ccfb6eb29362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362">RTC_ALRMBR_HT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">RTC_ALRMBR_HT_Pos</a>)</td></tr>
<tr class="separator:gabbddfb1b1ff41f1b76f5ccfb6eb29362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3219c5b314ca459c8dcb93c140b210cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb">RTC_ALRMBR_HT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">RTC_ALRMBR_HT_Pos</a>)</td></tr>
<tr class="separator:ga3219c5b314ca459c8dcb93c140b210cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5880949c342cf52cc4596e73dc1f84e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf5880949c342cf52cc4596e73dc1f84e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f950667f6001e8b23b88b355cc072a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a">RTC_ALRMBR_HU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="separator:ga16f950667f6001e8b23b88b355cc072a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a01e42db93b9bc9097766d7ccf2d21d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d">RTC_ALRMBR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a">RTC_ALRMBR_HU_Msk</a></td></tr>
<tr class="separator:ga1a01e42db93b9bc9097766d7ccf2d21d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0223058b7ae0a4ae57a7a7997440385e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e">RTC_ALRMBR_HU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="separator:ga0223058b7ae0a4ae57a7a7997440385e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7c34c4e83f374790e3ed27a3e23443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443">RTC_ALRMBR_HU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="separator:ga9a7c34c4e83f374790e3ed27a3e23443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e6d673134918e74d9a0f06ca4dc479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479">RTC_ALRMBR_HU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="separator:gad5e6d673134918e74d9a0f06ca4dc479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae538b44aa24031a294442dc47f6849f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5">RTC_ALRMBR_HU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="separator:gae538b44aa24031a294442dc47f6849f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757c08763995ee18cb34d7dd04a8f2d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757c08763995ee18cb34d7dd04a8f2d0">RTC_ALRMBR_MSK2_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga757c08763995ee18cb34d7dd04a8f2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a678de5920eddb36f8edc45c992aa10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10">RTC_ALRMBR_MSK2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga757c08763995ee18cb34d7dd04a8f2d0">RTC_ALRMBR_MSK2_Pos</a>)</td></tr>
<tr class="separator:ga8a678de5920eddb36f8edc45c992aa10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga124c24eb148681777758f1298776f5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga124c24eb148681777758f1298776f5a1">RTC_ALRMBR_MSK2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10">RTC_ALRMBR_MSK2_Msk</a></td></tr>
<tr class="separator:ga124c24eb148681777758f1298776f5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga995f7d294d4b202db6a6c06c0c40b325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga995f7d294d4b202db6a6c06c0c40b325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abe6f205a3aafc2fdd5930b06ca5250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250">RTC_ALRMBR_MNT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga4abe6f205a3aafc2fdd5930b06ca5250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e2ef0960c04023b98a104202f44571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05e2ef0960c04023b98a104202f44571">RTC_ALRMBR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250">RTC_ALRMBR_MNT_Msk</a></td></tr>
<tr class="separator:ga05e2ef0960c04023b98a104202f44571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1170e6bedeafe4da96568080fe3bbe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3">RTC_ALRMBR_MNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>)</td></tr>
<tr class="separator:gaf1170e6bedeafe4da96568080fe3bbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56977652001bc709e4c37fce5647eb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40">RTC_ALRMBR_MNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga56977652001bc709e4c37fce5647eb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbdfd2b2b1fc039fe8efdd6df612b220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220">RTC_ALRMBR_MNT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>)</td></tr>
<tr class="separator:gafbdfd2b2b1fc039fe8efdd6df612b220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec1334e452f9f973603fa7de232ec93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabec1334e452f9f973603fa7de232ec93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ee879ec288fff19824ee589b54972b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b">RTC_ALRMBR_MNU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga14ee879ec288fff19824ee589b54972b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca0feaf431b9f9dde4a9d97cae39056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056">RTC_ALRMBR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b">RTC_ALRMBR_MNU_Msk</a></td></tr>
<tr class="separator:ga3ca0feaf431b9f9dde4a9d97cae39056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93830709da4736a2e8da1cf3a3596dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda">RTC_ALRMBR_MNU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga93830709da4736a2e8da1cf3a3596dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9cab4a9df6a1e45e2a3212b357e1bef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef">RTC_ALRMBR_MNU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="separator:gae9cab4a9df6a1e45e2a3212b357e1bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869e14a514b3d140a2dcad669e2ab3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0">RTC_ALRMBR_MNU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga869e14a514b3d140a2dcad669e2ab3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec666ddc3d2c205d46d4e1e5bdcf9243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243">RTC_ALRMBR_MNU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="separator:gaec666ddc3d2c205d46d4e1e5bdcf9243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46564dcbbf9eec8854fa091155045f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46564dcbbf9eec8854fa091155045f90">RTC_ALRMBR_MSK1_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga46564dcbbf9eec8854fa091155045f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f741db655cf45b9b6b254c491f3738d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d">RTC_ALRMBR_MSK1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46564dcbbf9eec8854fa091155045f90">RTC_ALRMBR_MSK1_Pos</a>)</td></tr>
<tr class="separator:ga7f741db655cf45b9b6b254c491f3738d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa472193eb2ace80c95874c850236b489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa472193eb2ace80c95874c850236b489">RTC_ALRMBR_MSK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d">RTC_ALRMBR_MSK1_Msk</a></td></tr>
<tr class="separator:gaa472193eb2ace80c95874c850236b489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62ce834a2d4f2d1b2d338b1e8da054d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga62ce834a2d4f2d1b2d338b1e8da054d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1a51469b2ad8675eeee8a39ea29ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7">RTC_ALRMBR_ST_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>)</td></tr>
<tr class="separator:ga2c1a51469b2ad8675eeee8a39ea29ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a6c70156cd32b6aa855e4f2e32406c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7a6c70156cd32b6aa855e4f2e32406c">RTC_ALRMBR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7">RTC_ALRMBR_ST_Msk</a></td></tr>
<tr class="separator:gad7a6c70156cd32b6aa855e4f2e32406c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2514a54011c9ff7b48939e9cbd13f859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859">RTC_ALRMBR_ST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>)</td></tr>
<tr class="separator:ga2514a54011c9ff7b48939e9cbd13f859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b6e10efeaeac2898a754e2a360fb27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27">RTC_ALRMBR_ST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>)</td></tr>
<tr class="separator:gad6b6e10efeaeac2898a754e2a360fb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423e1673ab928b5e43e9fa9b65d2122c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c">RTC_ALRMBR_ST_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>)</td></tr>
<tr class="separator:ga423e1673ab928b5e43e9fa9b65d2122c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef14da4012b4e250c549154393537c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaef14da4012b4e250c549154393537c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b09e067d4a36bd9c6a85ec3193da6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2">RTC_ALRMBR_SU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="separator:ga8b09e067d4a36bd9c6a85ec3193da6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fdd1ad6a4b7db36ece6145cba49ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf">RTC_ALRMBR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2">RTC_ALRMBR_SU_Msk</a></td></tr>
<tr class="separator:gae2fdd1ad6a4b7db36ece6145cba49ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa325b93084bf6fdc494842e1f0b652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652">RTC_ALRMBR_SU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="separator:ga1aa325b93084bf6fdc494842e1f0b652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ed3dd8ae6a59462a99f8c3d8c316e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5">RTC_ALRMBR_SU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="separator:ga72ed3dd8ae6a59462a99f8c3d8c316e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac21f97b7b207139ffb0d1e6ede81bb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91">RTC_ALRMBR_SU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="separator:gac21f97b7b207139ffb0d1e6ede81bb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b548175b400ee92c11c2c446d6d129b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b">RTC_ALRMBR_SU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="separator:ga9b548175b400ee92c11c2c446d6d129b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8567138f5a3dddde68b6cdda56e41846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8567138f5a3dddde68b6cdda56e41846">RTC_WPR_KEY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8567138f5a3dddde68b6cdda56e41846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81983eda15eb251ae9e94a8290450cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">RTC_WPR_KEY_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8567138f5a3dddde68b6cdda56e41846">RTC_WPR_KEY_Pos</a>)</td></tr>
<tr class="separator:ga81983eda15eb251ae9e94a8290450cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d21f29da0e92b2744719aab37278b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07">RTC_WPR_KEY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">RTC_WPR_KEY_Msk</a></td></tr>
<tr class="separator:ga2d21f29da0e92b2744719aab37278b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8cf2c5e2058a406fcb12ef8263f4bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7">RTC_SSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf8cf2c5e2058a406fcb12ef8263f4bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e04530ca01c9863f847c09f51f64304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">RTC_SSR_SS_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7">RTC_SSR_SS_Pos</a>)</td></tr>
<tr class="separator:ga7e04530ca01c9863f847c09f51f64304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3881f27b6c7a5c7609b1393682144aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed">RTC_SSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">RTC_SSR_SS_Msk</a></td></tr>
<tr class="separator:ga3881f27b6c7a5c7609b1393682144aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043d4cba6c3d17ce136ed8e8fc6ae318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318">RTC_SHIFTR_SUBFS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga043d4cba6c3d17ce136ed8e8fc6ae318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c15ddd7f663060a1e540ded10aab86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">RTC_SHIFTR_SUBFS_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318">RTC_SHIFTR_SUBFS_Pos</a>)</td></tr>
<tr class="separator:ga58c15ddd7f663060a1e540ded10aab86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6131eb8c293b98bc5a6c7a4bb1920450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450">RTC_SHIFTR_SUBFS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">RTC_SHIFTR_SUBFS_Msk</a></td></tr>
<tr class="separator:ga6131eb8c293b98bc5a6c7a4bb1920450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0fdeb64a850c9840a1c140203e61d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0fdeb64a850c9840a1c140203e61d2f">RTC_SHIFTR_ADD1S_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gab0fdeb64a850c9840a1c140203e61d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145edd31d622a96121168d7f54af1f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">RTC_SHIFTR_ADD1S_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab0fdeb64a850c9840a1c140203e61d2f">RTC_SHIFTR_ADD1S_Pos</a>)</td></tr>
<tr class="separator:ga145edd31d622a96121168d7f54af1f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fee932563d21382db9ecad458356af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2">RTC_SHIFTR_ADD1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">RTC_SHIFTR_ADD1S_Msk</a></td></tr>
<tr class="separator:ga8fee932563d21382db9ecad458356af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c6a72f9bab0b1783762c3c612d5a0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6">RTC_TSTR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga9c6a72f9bab0b1783762c3c612d5a0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844125f323c84655caa5d09de90d676a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">RTC_TSTR_PM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6">RTC_TSTR_PM_Pos</a>)</td></tr>
<tr class="separator:ga844125f323c84655caa5d09de90d676a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b3d044be3e63573a5f0d4d14d8e3b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0">RTC_TSTR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">RTC_TSTR_PM_Msk</a></td></tr>
<tr class="separator:ga84b3d044be3e63573a5f0d4d14d8e3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380cea6fd8d7736ad8d83bce9c6f4379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">RTC_TSTR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga380cea6fd8d7736ad8d83bce9c6f4379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c592f62a64ad486af67101a02badba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">RTC_TSTR_HT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">RTC_TSTR_HT_Pos</a>)</td></tr>
<tr class="separator:gae1c592f62a64ad486af67101a02badba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5765274cda5284899563191cb505235a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a">RTC_TSTR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">RTC_TSTR_HT_Msk</a></td></tr>
<tr class="separator:ga5765274cda5284899563191cb505235a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b682daaa79917786d55c2bf44a80325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325">RTC_TSTR_HT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">RTC_TSTR_HT_Pos</a>)</td></tr>
<tr class="separator:ga3b682daaa79917786d55c2bf44a80325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a35c1a1f98f2aeb73235d940922f9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf">RTC_TSTR_HT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">RTC_TSTR_HT_Pos</a>)</td></tr>
<tr class="separator:ga9a35c1a1f98f2aeb73235d940922f9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82c3482dd42a99d0a28d52cfb89be11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gab82c3482dd42a99d0a28d52cfb89be11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd9c8067bccd2967bbbb5cd3bad9375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">RTC_TSTR_HU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="separator:ga4bd9c8067bccd2967bbbb5cd3bad9375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12107fe82e4f9de5ae4fdd6c169a846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846">RTC_TSTR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">RTC_TSTR_HU_Msk</a></td></tr>
<tr class="separator:gaf12107fe82e4f9de5ae4fdd6c169a846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a235fd8965c706e7f57327f6e5ce72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d">RTC_TSTR_HU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="separator:ga1a235fd8965c706e7f57327f6e5ce72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f2bc31a8d01d7621de40d146b15fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7">RTC_TSTR_HU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="separator:ga56f2bc31a8d01d7621de40d146b15fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d848f11cf3130bb6560d117f97b7da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3">RTC_TSTR_HU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="separator:ga5d848f11cf3130bb6560d117f97b7da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703c813d88b2c9ab350cb0218ff4bbe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7">RTC_TSTR_HU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="separator:ga703c813d88b2c9ab350cb0218ff4bbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41110f902c7d1b538021d157da48a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae41110f902c7d1b538021d157da48a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eefd1e26e643f63b5550cebcfb7a597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">RTC_TSTR_MNT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga7eefd1e26e643f63b5550cebcfb7a597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9743a3843868c712945a7c408183ad73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73">RTC_TSTR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">RTC_TSTR_MNT_Msk</a></td></tr>
<tr class="separator:ga9743a3843868c712945a7c408183ad73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04bea9e3f4645257b8bd955f3ba80ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce">RTC_TSTR_MNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>)</td></tr>
<tr class="separator:gaf04bea9e3f4645257b8bd955f3ba80ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf30459ae8455ad0fb382dd866446c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83">RTC_TSTR_MNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>)</td></tr>
<tr class="separator:gadf30459ae8455ad0fb382dd866446c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513f78562b18cfc36f52e80be9cb20d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5">RTC_TSTR_MNT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga513f78562b18cfc36f52e80be9cb20d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada4e4f24245be3e28d06c606bb1bd9e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gada4e4f24245be3e28d06c606bb1bd9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989ebeea3d902970e5189c667f08dd57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">RTC_TSTR_MNU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga989ebeea3d902970e5189c667f08dd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b186af486822cc015cfec613f5cba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9">RTC_TSTR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">RTC_TSTR_MNU_Msk</a></td></tr>
<tr class="separator:ga64b186af486822cc015cfec613f5cba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ff1f79f2ab33d00a979979d486bc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44">RTC_TSTR_MNU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="separator:gab8ff1f79f2ab33d00a979979d486bc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506d192fef16558c9b0b7ed9e1a9147c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c">RTC_TSTR_MNU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga506d192fef16558c9b0b7ed9e1a9147c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407a93c758b95a1ebf3c41c36fb6f07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e">RTC_TSTR_MNU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga407a93c758b95a1ebf3c41c36fb6f07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55cd85d2e58a819637d15f70f7179a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0">RTC_TSTR_MNU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="separator:gac55cd85d2e58a819637d15f70f7179a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4e53ced662f212e19f30ccf60fdf74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8a4e53ced662f212e19f30ccf60fdf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653df3d0cdd6c8235762f5152dda55c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">RTC_TSTR_ST_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>)</td></tr>
<tr class="separator:ga653df3d0cdd6c8235762f5152dda55c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbdebcd1da2ea191cca51c222345f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15">RTC_TSTR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">RTC_TSTR_ST_Msk</a></td></tr>
<tr class="separator:ga9fbdebcd1da2ea191cca51c222345f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d733a561ad71ee4c63c4e0a3ed5f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32">RTC_TSTR_ST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>)</td></tr>
<tr class="separator:ga90d733a561ad71ee4c63c4e0a3ed5f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga807073dc98612721530a79df5b5c265a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a">RTC_TSTR_ST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>)</td></tr>
<tr class="separator:ga807073dc98612721530a79df5b5c265a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee05d278bdd457b4f61d797e45520d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13">RTC_TSTR_ST_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>)</td></tr>
<tr class="separator:gaee05d278bdd457b4f61d797e45520d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f2a25eab6521118adf40765216cfe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga24f2a25eab6521118adf40765216cfe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf868c2dda50075428856aa7551f712c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">RTC_TSTR_SU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="separator:gaf868c2dda50075428856aa7551f712c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d8fa76d45faccfe931d6227b29565a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a">RTC_TSTR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">RTC_TSTR_SU_Msk</a></td></tr>
<tr class="separator:gac0d8fa76d45faccfe931d6227b29565a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8990f4d1d493012289778e854c52e97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e">RTC_TSTR_SU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="separator:ga8990f4d1d493012289778e854c52e97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6f4275d2a15e7307363124c03a64a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4">RTC_TSTR_SU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="separator:gaab6f4275d2a15e7307363124c03a64a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5610b3103a8a6653204f4fe7e9ea8587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587">RTC_TSTR_SU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="separator:ga5610b3103a8a6653204f4fe7e9ea8587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28790ae937a50ba6fb4aff5a9f5afbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb">RTC_TSTR_SU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="separator:ga28790ae937a50ba6fb4aff5a9f5afbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac365337a0d8e54ad40e3d4abeba10d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gac365337a0d8e54ad40e3d4abeba10d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9022409e82c29cf18da7efe49032caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">RTC_TSDR_WDU_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>)</td></tr>
<tr class="separator:gaa9022409e82c29cf18da7efe49032caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c76ea431470b87f22e7854bd5438d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f">RTC_TSDR_WDU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">RTC_TSDR_WDU_Msk</a></td></tr>
<tr class="separator:ga4c76ea431470b87f22e7854bd5438d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e9cbf062e41eecacccde522e24452c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1">RTC_TSDR_WDU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>)</td></tr>
<tr class="separator:ga4e9cbf062e41eecacccde522e24452c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44259df3c6dc88e8168c7dcd5e6abf91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91">RTC_TSDR_WDU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>)</td></tr>
<tr class="separator:ga44259df3c6dc88e8168c7dcd5e6abf91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2add59486679cc53f521c139d72852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852">RTC_TSDR_WDU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>)</td></tr>
<tr class="separator:ga7f2add59486679cc53f521c139d72852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1a8d81075b72d48e99990de9a22f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1a8d81075b72d48e99990de9a22f98">RTC_TSDR_MT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2b1a8d81075b72d48e99990de9a22f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab11fc35bffeed3dbfb7f08e75f8319da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">RTC_TSDR_MT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1a8d81075b72d48e99990de9a22f98">RTC_TSDR_MT_Pos</a>)</td></tr>
<tr class="separator:gab11fc35bffeed3dbfb7f08e75f8319da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bce43482443f2038a8eebc681067dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7">RTC_TSDR_MT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">RTC_TSDR_MT_Msk</a></td></tr>
<tr class="separator:ga7bce43482443f2038a8eebc681067dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30556fea7362882afb160a1108ef0539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga30556fea7362882afb160a1108ef0539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85638fe2912aec33b38fcfc51e97aa2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">RTC_TSDR_MU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="separator:ga85638fe2912aec33b38fcfc51e97aa2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5912337df16624b4703d2065c5fdf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4">RTC_TSDR_MU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">RTC_TSDR_MU_Msk</a></td></tr>
<tr class="separator:ga2a5912337df16624b4703d2065c5fdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf9d23d49e121268a25445a7eed2f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35">RTC_TSDR_MU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="separator:ga9cf9d23d49e121268a25445a7eed2f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49093134e4ead8b4990e5e1628db0692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692">RTC_TSDR_MU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="separator:ga49093134e4ead8b4990e5e1628db0692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f31eb674f5a67402b6a3eb578b70a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5">RTC_TSDR_MU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="separator:gad7f31eb674f5a67402b6a3eb578b70a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad67666c54ef1be79a500484a5e755827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827">RTC_TSDR_MU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="separator:gad67666c54ef1be79a500484a5e755827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d8e7630640b836002e20b25726e7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">RTC_TSDR_DT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga02d8e7630640b836002e20b25726e7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e5fcdf15ef6bff31a9fa1857f88811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">RTC_TSDR_DT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">RTC_TSDR_DT_Pos</a>)</td></tr>
<tr class="separator:gaa4e5fcdf15ef6bff31a9fa1857f88811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c9ff61f3b622b829aa9354ca84e44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e">RTC_TSDR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">RTC_TSDR_DT_Msk</a></td></tr>
<tr class="separator:ga39c9ff61f3b622b829aa9354ca84e44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e02a917946bddaa027a04538576533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533">RTC_TSDR_DT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">RTC_TSDR_DT_Pos</a>)</td></tr>
<tr class="separator:ga81e02a917946bddaa027a04538576533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886739ae0e8c0f6144dbd774c203ed5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f">RTC_TSDR_DT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">RTC_TSDR_DT_Pos</a>)</td></tr>
<tr class="separator:ga886739ae0e8c0f6144dbd774c203ed5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031ca4fddcc1f40b7db8b46ec32ed60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga031ca4fddcc1f40b7db8b46ec32ed60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1e801e7d2a8c93a4ac5272a6037dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">RTC_TSDR_DU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="separator:ga3f1e801e7d2a8c93a4ac5272a6037dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace7ca73ebca21ed3a17315f06757042a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a">RTC_TSDR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">RTC_TSDR_DU_Msk</a></td></tr>
<tr class="separator:gace7ca73ebca21ed3a17315f06757042a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b7eccac0c3cd20a3f3cd8bce1693ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad">RTC_TSDR_DU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="separator:ga08b7eccac0c3cd20a3f3cd8bce1693ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43ed53b8109ff32755885127ba987ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce">RTC_TSDR_DU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="separator:gaa43ed53b8109ff32755885127ba987ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b3d774b7df9cff6e6eecafa7c42a059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059">RTC_TSDR_DU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="separator:ga1b3d774b7df9cff6e6eecafa7c42a059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209573a43dd1f21ef569d75593ad03f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8">RTC_TSDR_DU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="separator:ga209573a43dd1f21ef569d75593ad03f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac381e2fe1c99a95a6a41f1845d6f207f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac381e2fe1c99a95a6a41f1845d6f207f">RTC_TSSSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac381e2fe1c99a95a6a41f1845d6f207f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d13c3c83f99d3bdf8fc33ea42b3aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">RTC_TSSSR_SS_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac381e2fe1c99a95a6a41f1845d6f207f">RTC_TSSSR_SS_Pos</a>)</td></tr>
<tr class="separator:ga1d13c3c83f99d3bdf8fc33ea42b3aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb913ce5f1c0e341b308d9b5858bfa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9">RTC_TSSSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">RTC_TSSSR_SS_Msk</a></td></tr>
<tr class="separator:ga2fb913ce5f1c0e341b308d9b5858bfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5458d41d3893259a7c1adcb12626552d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5458d41d3893259a7c1adcb12626552d">RTC_CALR_CALP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5458d41d3893259a7c1adcb12626552d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5632e54eb1a07b95a3024c2a52665a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">RTC_CALR_CALP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5458d41d3893259a7c1adcb12626552d">RTC_CALR_CALP_Pos</a>)</td></tr>
<tr class="separator:ga5632e54eb1a07b95a3024c2a52665a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b13b9724302c25fbca76684f5968528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528">RTC_CALR_CALP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">RTC_CALR_CALP_Msk</a></td></tr>
<tr class="separator:ga9b13b9724302c25fbca76684f5968528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad4a6054ae32e1332b456d59e0aa36c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c">RTC_CALR_CALW8_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga4ad4a6054ae32e1332b456d59e0aa36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a1d426d16a747f07e8d8cf98c7275e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">RTC_CALR_CALW8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c">RTC_CALR_CALW8_Pos</a>)</td></tr>
<tr class="separator:gac4a1d426d16a747f07e8d8cf98c7275e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f8c7f5f5bf772c81170a2eab055557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557">RTC_CALR_CALW8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">RTC_CALR_CALW8_Msk</a></td></tr>
<tr class="separator:ga28f8c7f5f5bf772c81170a2eab055557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac54a062e43b815b226acdb30888ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac54a062e43b815b226acdb30888ca9">RTC_CALR_CALW16_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga9ac54a062e43b815b226acdb30888ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75bb89101a1da73b2d78c1486dbf2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">RTC_CALR_CALW16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac54a062e43b815b226acdb30888ca9">RTC_CALR_CALW16_Pos</a>)</td></tr>
<tr class="separator:gaa75bb89101a1da73b2d78c1486dbf2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70857526590d6f7e25d9551187105583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583">RTC_CALR_CALW16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">RTC_CALR_CALW16_Msk</a></td></tr>
<tr class="separator:ga70857526590d6f7e25d9551187105583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702670ae12e1600fea81ef41ea485fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga702670ae12e1600fea81ef41ea485fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347a7b8bed29029bd0d8a78ce03268c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">RTC_CALR_CALM_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:ga347a7b8bed29029bd0d8a78ce03268c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fcacd12e1cfc1fa823c798cb6a7663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663">RTC_CALR_CALM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">RTC_CALR_CALM_Msk</a></td></tr>
<tr class="separator:ga44fcacd12e1cfc1fa823c798cb6a7663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffec95cc4cbbdbc77e907818b8c7ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">RTC_CALR_CALM_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:gaeffec95cc4cbbdbc77e907818b8c7ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b908b77786838e5e2e8a1ee2cbbeeff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">RTC_CALR_CALM_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:ga4b908b77786838e5e2e8a1ee2cbbeeff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad09f14c1ff24a01d51d5b6c0bba220d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">RTC_CALR_CALM_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:gad09f14c1ff24a01d51d5b6c0bba220d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9146fbef6a53896f3160c89ed651b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90">RTC_CALR_CALM_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:gac9146fbef6a53896f3160c89ed651b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe04fc9762d3f680f9145a50898c27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b">RTC_CALR_CALM_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:ga5fe04fc9762d3f680f9145a50898c27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4966c71cab83be4069e0566222d375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375">RTC_CALR_CALM_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:gadc4966c71cab83be4069e0566222d375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae240b185d0c9c6e314a456627e6e4834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834">RTC_CALR_CALM_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:gae240b185d0c9c6e314a456627e6e4834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8880325073e167137366402f15d5683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683">RTC_CALR_CALM_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:gab8880325073e167137366402f15d5683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8381cc75166acfc4b4c686ad7e5e599a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">RTC_CALR_CALM_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:ga8381cc75166acfc4b4c686ad7e5e599a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288c98bc30ac4f55ee038b66deef21eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga288c98bc30ac4f55ee038b66deef21eb">RTC_TAFCR_ALARMOUTTYPE_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga288c98bc30ac4f55ee038b66deef21eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070badc7e2d642aeff89371370f5cb7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga070badc7e2d642aeff89371370f5cb7d">RTC_TAFCR_ALARMOUTTYPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga288c98bc30ac4f55ee038b66deef21eb">RTC_TAFCR_ALARMOUTTYPE_Pos</a>)</td></tr>
<tr class="separator:ga070badc7e2d642aeff89371370f5cb7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9515fd74e3bcf03f4e62d8c7e1b070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9515fd74e3bcf03f4e62d8c7e1b070">RTC_TAFCR_ALARMOUTTYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga070badc7e2d642aeff89371370f5cb7d">RTC_TAFCR_ALARMOUTTYPE_Msk</a></td></tr>
<tr class="separator:ga8d9515fd74e3bcf03f4e62d8c7e1b070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a7a74b471a19d3b24624ed76c9123d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5a7a74b471a19d3b24624ed76c9123d">RTC_TAFCR_TSINSEL_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gab5a7a74b471a19d3b24624ed76c9123d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafffa3d4d97beee57ef7c1b80a20fee7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafffa3d4d97beee57ef7c1b80a20fee7e">RTC_TAFCR_TSINSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5a7a74b471a19d3b24624ed76c9123d">RTC_TAFCR_TSINSEL_Pos</a>)</td></tr>
<tr class="separator:gafffa3d4d97beee57ef7c1b80a20fee7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872cbfe2e79e7fe2a4bfad6086f4ac49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga872cbfe2e79e7fe2a4bfad6086f4ac49">RTC_TAFCR_TSINSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafffa3d4d97beee57ef7c1b80a20fee7e">RTC_TAFCR_TSINSEL_Msk</a></td></tr>
<tr class="separator:ga872cbfe2e79e7fe2a4bfad6086f4ac49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8c154291563140f9ab1b938b20e39a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b8c154291563140f9ab1b938b20e39a">RTC_TAFCR_TAMP1INSEL_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga0b8c154291563140f9ab1b938b20e39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6032dc793590fd715ea61340429b1848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6032dc793590fd715ea61340429b1848">RTC_TAFCR_TAMP1INSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b8c154291563140f9ab1b938b20e39a">RTC_TAFCR_TAMP1INSEL_Pos</a>)</td></tr>
<tr class="separator:ga6032dc793590fd715ea61340429b1848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5934e2b2ada22a92862a9ea5356a2665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5934e2b2ada22a92862a9ea5356a2665">RTC_TAFCR_TAMP1INSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6032dc793590fd715ea61340429b1848">RTC_TAFCR_TAMP1INSEL_Msk</a></td></tr>
<tr class="separator:ga5934e2b2ada22a92862a9ea5356a2665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46c537f405a4424f17cf6f47a0bdc7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad46c537f405a4424f17cf6f47a0bdc7c">RTC_TAFCR_TAMPPUDIS_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad46c537f405a4424f17cf6f47a0bdc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa57d1e8d33a2b5c8ab6aad4ec6fba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0">RTC_TAFCR_TAMPPUDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad46c537f405a4424f17cf6f47a0bdc7c">RTC_TAFCR_TAMPPUDIS_Pos</a>)</td></tr>
<tr class="separator:gabaa57d1e8d33a2b5c8ab6aad4ec6fba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef294e75771913e4a47386f42a23f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef294e75771913e4a47386f42a23f72">RTC_TAFCR_TAMPPUDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0">RTC_TAFCR_TAMPPUDIS_Msk</a></td></tr>
<tr class="separator:ga9ef294e75771913e4a47386f42a23f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0650b78abfcc5a3a6b247fb9791b9292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0650b78abfcc5a3a6b247fb9791b9292">RTC_TAFCR_TAMPPRCH_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0650b78abfcc5a3a6b247fb9791b9292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76638587b6e5989ffe219851a96e4f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f">RTC_TAFCR_TAMPPRCH_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0650b78abfcc5a3a6b247fb9791b9292">RTC_TAFCR_TAMPPRCH_Pos</a>)</td></tr>
<tr class="separator:ga76638587b6e5989ffe219851a96e4f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b73d2b8da78967a6f594dbffe58c222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b73d2b8da78967a6f594dbffe58c222">RTC_TAFCR_TAMPPRCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f">RTC_TAFCR_TAMPPRCH_Msk</a></td></tr>
<tr class="separator:ga7b73d2b8da78967a6f594dbffe58c222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae010ed965c1e968cc14f988d50662546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546">RTC_TAFCR_TAMPPRCH_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0650b78abfcc5a3a6b247fb9791b9292">RTC_TAFCR_TAMPPRCH_Pos</a>)</td></tr>
<tr class="separator:gae010ed965c1e968cc14f988d50662546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f0faa59aa4490d696d1fec767aae41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41">RTC_TAFCR_TAMPPRCH_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0650b78abfcc5a3a6b247fb9791b9292">RTC_TAFCR_TAMPPRCH_Pos</a>)</td></tr>
<tr class="separator:ga16f0faa59aa4490d696d1fec767aae41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978ec86db46d77d83e1627a563e5a622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga978ec86db46d77d83e1627a563e5a622">RTC_TAFCR_TAMPFLT_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga978ec86db46d77d83e1627a563e5a622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf978c259714ae9072766be91c8d982c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c">RTC_TAFCR_TAMPFLT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga978ec86db46d77d83e1627a563e5a622">RTC_TAFCR_TAMPFLT_Pos</a>)</td></tr>
<tr class="separator:gacf978c259714ae9072766be91c8d982c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cb37c43747c779f7db2842a2582e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1cb37c43747c779f7db2842a2582e67">RTC_TAFCR_TAMPFLT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c">RTC_TAFCR_TAMPFLT_Msk</a></td></tr>
<tr class="separator:gab1cb37c43747c779f7db2842a2582e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa356fb5db5ab398728afef0ae39214c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4">RTC_TAFCR_TAMPFLT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga978ec86db46d77d83e1627a563e5a622">RTC_TAFCR_TAMPFLT_Pos</a>)</td></tr>
<tr class="separator:gaa356fb5db5ab398728afef0ae39214c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472efa1bd3c9462cbd058d73a7d6525e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e">RTC_TAFCR_TAMPFLT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga978ec86db46d77d83e1627a563e5a622">RTC_TAFCR_TAMPFLT_Pos</a>)</td></tr>
<tr class="separator:ga472efa1bd3c9462cbd058d73a7d6525e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga487bd3ad7900df341c4fe63fb409d2bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga487bd3ad7900df341c4fe63fb409d2bd">RTC_TAFCR_TAMPFREQ_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga487bd3ad7900df341c4fe63fb409d2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e169834a26329219aa2271781756dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb">RTC_TAFCR_TAMPFREQ_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga487bd3ad7900df341c4fe63fb409d2bd">RTC_TAFCR_TAMPFREQ_Pos</a>)</td></tr>
<tr class="separator:ga2e169834a26329219aa2271781756dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad84446486b8c9f640fa54d50ecc0e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad84446486b8c9f640fa54d50ecc0e1">RTC_TAFCR_TAMPFREQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb">RTC_TAFCR_TAMPFREQ_Msk</a></td></tr>
<tr class="separator:ga8ad84446486b8c9f640fa54d50ecc0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e7f69e04759d1b0667e56830a6f2ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea">RTC_TAFCR_TAMPFREQ_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga487bd3ad7900df341c4fe63fb409d2bd">RTC_TAFCR_TAMPFREQ_Pos</a>)</td></tr>
<tr class="separator:ga54e7f69e04759d1b0667e56830a6f2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb533067640fcf87ad77027ce936e9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7">RTC_TAFCR_TAMPFREQ_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga487bd3ad7900df341c4fe63fb409d2bd">RTC_TAFCR_TAMPFREQ_Pos</a>)</td></tr>
<tr class="separator:gabb533067640fcf87ad77027ce936e9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf532e727bfe6c7fc7822d15f9436e1b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5">RTC_TAFCR_TAMPFREQ_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga487bd3ad7900df341c4fe63fb409d2bd">RTC_TAFCR_TAMPFREQ_Pos</a>)</td></tr>
<tr class="separator:gaf532e727bfe6c7fc7822d15f9436e1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e4ad22e6610c5c39fbc548b621b244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73e4ad22e6610c5c39fbc548b621b244">RTC_TAFCR_TAMPTS_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga73e4ad22e6610c5c39fbc548b621b244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195a1c8285f2826479b6afb75576ac3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d">RTC_TAFCR_TAMPTS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73e4ad22e6610c5c39fbc548b621b244">RTC_TAFCR_TAMPTS_Pos</a>)</td></tr>
<tr class="separator:ga195a1c8285f2826479b6afb75576ac3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac929fab94fdca2d1b3b3cf7c93fe6e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac929fab94fdca2d1b3b3cf7c93fe6e49">RTC_TAFCR_TAMPTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d">RTC_TAFCR_TAMPTS_Msk</a></td></tr>
<tr class="separator:gac929fab94fdca2d1b3b3cf7c93fe6e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d0e27811bd76fcf94c2f802df2a742f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0e27811bd76fcf94c2f802df2a742f">RTC_TAFCR_TAMP2TRG_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga5d0e27811bd76fcf94c2f802df2a742f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f7e43c7127ffa0dac5c94233360852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852">RTC_TAFCR_TAMP2TRG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0e27811bd76fcf94c2f802df2a742f">RTC_TAFCR_TAMP2TRG_Pos</a>)</td></tr>
<tr class="separator:ga92f7e43c7127ffa0dac5c94233360852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c4d227971b56e3160c71b7479c769d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2c4d227971b56e3160c71b7479c769d">RTC_TAFCR_TAMP2TRG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852">RTC_TAFCR_TAMP2TRG_Msk</a></td></tr>
<tr class="separator:gad2c4d227971b56e3160c71b7479c769d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac46ab34c29b3dfa1dc0c3866cb52ce9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac46ab34c29b3dfa1dc0c3866cb52ce9f">RTC_TAFCR_TAMP2E_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac46ab34c29b3dfa1dc0c3866cb52ce9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad539217084c83e84eb27ec76eca40152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152">RTC_TAFCR_TAMP2E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac46ab34c29b3dfa1dc0c3866cb52ce9f">RTC_TAFCR_TAMP2E_Pos</a>)</td></tr>
<tr class="separator:gad539217084c83e84eb27ec76eca40152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e98a0062ef81bcbc790a8d77720a61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e98a0062ef81bcbc790a8d77720a61c">RTC_TAFCR_TAMP2E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152">RTC_TAFCR_TAMP2E_Msk</a></td></tr>
<tr class="separator:ga7e98a0062ef81bcbc790a8d77720a61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b58fa23a2a04d3a4a46d42fa4673ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b58fa23a2a04d3a4a46d42fa4673ec5">RTC_TAFCR_TAMPIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga9b58fa23a2a04d3a4a46d42fa4673ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028b4854bd356dc30a8b02ab5ed1eb48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48">RTC_TAFCR_TAMPIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b58fa23a2a04d3a4a46d42fa4673ec5">RTC_TAFCR_TAMPIE_Pos</a>)</td></tr>
<tr class="separator:ga028b4854bd356dc30a8b02ab5ed1eb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0fb33b24d2ebc19e7fe52f0661a3085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fb33b24d2ebc19e7fe52f0661a3085">RTC_TAFCR_TAMPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48">RTC_TAFCR_TAMPIE_Msk</a></td></tr>
<tr class="separator:gaa0fb33b24d2ebc19e7fe52f0661a3085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6904e60d49c241ecb2347a3da9df8054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6904e60d49c241ecb2347a3da9df8054">RTC_TAFCR_TAMP1TRG_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga6904e60d49c241ecb2347a3da9df8054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d7cfb15da3ed9689baa85471ff2f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02">RTC_TAFCR_TAMP1TRG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6904e60d49c241ecb2347a3da9df8054">RTC_TAFCR_TAMP1TRG_Pos</a>)</td></tr>
<tr class="separator:ga81d7cfb15da3ed9689baa85471ff2f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f85925873bcd3f795417053bfc5f33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f85925873bcd3f795417053bfc5f33">RTC_TAFCR_TAMP1TRG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02">RTC_TAFCR_TAMP1TRG_Msk</a></td></tr>
<tr class="separator:ga76f85925873bcd3f795417053bfc5f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae207869690b2ec429b0422006ecae9ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae207869690b2ec429b0422006ecae9ee">RTC_TAFCR_TAMP1E_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae207869690b2ec429b0422006ecae9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad775a4255d5762b8871f79826d48e5cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb">RTC_TAFCR_TAMP1E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae207869690b2ec429b0422006ecae9ee">RTC_TAFCR_TAMP1E_Pos</a>)</td></tr>
<tr class="separator:gad775a4255d5762b8871f79826d48e5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68c195cf709d18cd426560302b97852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa68c195cf709d18cd426560302b97852">RTC_TAFCR_TAMP1E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb">RTC_TAFCR_TAMP1E_Msk</a></td></tr>
<tr class="separator:gaa68c195cf709d18cd426560302b97852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989cde7332b2ec0b3934cb909514938d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989cde7332b2ec0b3934cb909514938d">RTC_TAFCR_TAMPINSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5934e2b2ada22a92862a9ea5356a2665">RTC_TAFCR_TAMP1INSEL</a></td></tr>
<tr class="separator:ga989cde7332b2ec0b3934cb909514938d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b73051e1ea4d40a4877f9580c2eb63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga97b73051e1ea4d40a4877f9580c2eb63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d71d0606814b6d20253a645bdb5936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">RTC_ALRMASSR_MASKSS_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:ga77d71d0606814b6d20253a645bdb5936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0550ccc175ff54e560cc5fb96fbb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c">RTC_ALRMASSR_MASKSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">RTC_ALRMASSR_MASKSS_Msk</a></td></tr>
<tr class="separator:ga7b0550ccc175ff54e560cc5fb96fbb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeebbc0dfc0a20887ef3582feaa5f1c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b">RTC_ALRMASSR_MASKSS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:gaeebbc0dfc0a20887ef3582feaa5f1c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbdb202f388835593843f480c3b3af57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57">RTC_ALRMASSR_MASKSS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:gabbdb202f388835593843f480c3b3af57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95feb5de45a74d7c75c1fc6515c32870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870">RTC_ALRMASSR_MASKSS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:ga95feb5de45a74d7c75c1fc6515c32870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94c65876a1baf0984a6f85aa836b8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0">RTC_ALRMASSR_MASKSS_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:gae94c65876a1baf0984a6f85aa836b8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c69419fc862f5012e842942dd755be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c69419fc862f5012e842942dd755be">RTC_ALRMASSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf5c69419fc862f5012e842942dd755be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba25e1519a8aa3222912425ae4c4229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">RTC_ALRMASSR_SS_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c69419fc862f5012e842942dd755be">RTC_ALRMASSR_SS_Pos</a>)</td></tr>
<tr class="separator:gadba25e1519a8aa3222912425ae4c4229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6b683531fded4e2a77d047da7eb203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203">RTC_ALRMASSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">RTC_ALRMASSR_SS_Msk</a></td></tr>
<tr class="separator:ga4a6b683531fded4e2a77d047da7eb203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bedfef79d265b81f561e7f2c5a6249a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga0bedfef79d265b81f561e7f2c5a6249a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f65537e9a664f30ca7f3099c6fcc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f">RTC_ALRMBSSR_MASKSS_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:ga54f65537e9a664f30ca7f3099c6fcc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf287b0ec7dbf8e9d436cb78da287b244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf287b0ec7dbf8e9d436cb78da287b244">RTC_ALRMBSSR_MASKSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f">RTC_ALRMBSSR_MASKSS_Msk</a></td></tr>
<tr class="separator:gaf287b0ec7dbf8e9d436cb78da287b244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d60185d1ac432b24b0a95e2918902f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f">RTC_ALRMBSSR_MASKSS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:gad4d60185d1ac432b24b0a95e2918902f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9763a1a382e40cc2ebfa6d84369580df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df">RTC_ALRMBSSR_MASKSS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:ga9763a1a382e40cc2ebfa6d84369580df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga598283f8a8926f0dcb7916a2224f79bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc">RTC_ALRMBSSR_MASKSS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:ga598283f8a8926f0dcb7916a2224f79bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf017c71fc7eb34519de3945a028677b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b">RTC_ALRMBSSR_MASKSS_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:gadf017c71fc7eb34519de3945a028677b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2a25c58bddba6df25d75825eff3f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f2a25c58bddba6df25d75825eff3f76">RTC_ALRMBSSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2f2a25c58bddba6df25d75825eff3f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea93544826ca1a8e920ffd0f46c2bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe">RTC_ALRMBSSR_SS_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f2a25c58bddba6df25d75825eff3f76">RTC_ALRMBSSR_SS_Pos</a>)</td></tr>
<tr class="separator:gaaea93544826ca1a8e920ffd0f46c2bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ae74f38392431aa631d397a7e7c305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33ae74f38392431aa631d397a7e7c305">RTC_ALRMBSSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe">RTC_ALRMBSSR_SS_Msk</a></td></tr>
<tr class="separator:ga33ae74f38392431aa631d397a7e7c305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2a1d81a7e8f12510f865312caea186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2a1d81a7e8f12510f865312caea186">RTC_BKP0R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8d2a1d81a7e8f12510f865312caea186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65152adac13a55042ab984b782cf785b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b">RTC_BKP0R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2a1d81a7e8f12510f865312caea186">RTC_BKP0R_Pos</a>)</td></tr>
<tr class="separator:ga65152adac13a55042ab984b782cf785b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d7c3115465079f04cfb97a7faabc59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59">RTC_BKP0R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b">RTC_BKP0R_Msk</a></td></tr>
<tr class="separator:gae0d7c3115465079f04cfb97a7faabc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2eff670c07a820b705ec3745683dc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2eff670c07a820b705ec3745683dc75">RTC_BKP1R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa2eff670c07a820b705ec3745683dc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1232543b3a22da7aac7131e173182686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686">RTC_BKP1R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2eff670c07a820b705ec3745683dc75">RTC_BKP1R_Pos</a>)</td></tr>
<tr class="separator:ga1232543b3a22da7aac7131e173182686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc4b6dfeff87332124f271b86eb0c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56">RTC_BKP1R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686">RTC_BKP1R_Msk</a></td></tr>
<tr class="separator:gafbc4b6dfeff87332124f271b86eb0c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b179787d35514914d2e103e3cc5388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61b179787d35514914d2e103e3cc5388">RTC_BKP2R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga61b179787d35514914d2e103e3cc5388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe778fc6aa04076af499bfe4eef8f5e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1">RTC_BKP2R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga61b179787d35514914d2e103e3cc5388">RTC_BKP2R_Pos</a>)</td></tr>
<tr class="separator:gafe778fc6aa04076af499bfe4eef8f5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34fda9ee6115f0de9588e22c46602d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89">RTC_BKP2R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1">RTC_BKP2R_Msk</a></td></tr>
<tr class="separator:ga34fda9ee6115f0de9588e22c46602d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53baa189d917e48c2c274655adc9483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad53baa189d917e48c2c274655adc9483">RTC_BKP3R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad53baa189d917e48c2c274655adc9483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e99106bc39a8e81bf48352827d0ddaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf">RTC_BKP3R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad53baa189d917e48c2c274655adc9483">RTC_BKP3R_Pos</a>)</td></tr>
<tr class="separator:ga6e99106bc39a8e81bf48352827d0ddaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90403ff99c08f0abc379447823e5e841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841">RTC_BKP3R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf">RTC_BKP3R_Msk</a></td></tr>
<tr class="separator:ga90403ff99c08f0abc379447823e5e841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad62cbb0c17b02ce23ca2bdd29b0ed349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad62cbb0c17b02ce23ca2bdd29b0ed349">RTC_BKP4R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad62cbb0c17b02ce23ca2bdd29b0ed349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64613b1fe898ececd40ffe481df742ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab">RTC_BKP4R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad62cbb0c17b02ce23ca2bdd29b0ed349">RTC_BKP4R_Pos</a>)</td></tr>
<tr class="separator:ga64613b1fe898ececd40ffe481df742ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeed1b338e9526d817a1fd01304b8851c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c">RTC_BKP4R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab">RTC_BKP4R_Msk</a></td></tr>
<tr class="separator:gaeed1b338e9526d817a1fd01304b8851c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga025745144302ad1dd444f09687634674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga025745144302ad1dd444f09687634674">RTC_BKP5R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga025745144302ad1dd444f09687634674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2335682b85414d8d53d4fffdfc3bf190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2335682b85414d8d53d4fffdfc3bf190">RTC_BKP5R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga025745144302ad1dd444f09687634674">RTC_BKP5R_Pos</a>)</td></tr>
<tr class="separator:ga2335682b85414d8d53d4fffdfc3bf190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8954ab0ead8bb788d5d8eebf2f5c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e8954ab0ead8bb788d5d8eebf2f5c4c">RTC_BKP5R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2335682b85414d8d53d4fffdfc3bf190">RTC_BKP5R_Msk</a></td></tr>
<tr class="separator:ga4e8954ab0ead8bb788d5d8eebf2f5c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e7347300206d08a294ba300b9dcdfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2e7347300206d08a294ba300b9dcdfd">RTC_BKP6R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac2e7347300206d08a294ba300b9dcdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cca326be267e10381f4d4f9d5951c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cca326be267e10381f4d4f9d5951c32">RTC_BKP6R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2e7347300206d08a294ba300b9dcdfd">RTC_BKP6R_Pos</a>)</td></tr>
<tr class="separator:ga2cca326be267e10381f4d4f9d5951c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9ee9eb5d024ccd5809fcc20fd51f5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9ee9eb5d024ccd5809fcc20fd51f5b">RTC_BKP6R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cca326be267e10381f4d4f9d5951c32">RTC_BKP6R_Msk</a></td></tr>
<tr class="separator:ga4b9ee9eb5d024ccd5809fcc20fd51f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37f3f4b5f12182f8fd48431c5b5d9fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab37f3f4b5f12182f8fd48431c5b5d9fb">RTC_BKP7R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab37f3f4b5f12182f8fd48431c5b5d9fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ad5bf67535cba7d3de78d72ae79d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ad5bf67535cba7d3de78d72ae79d79">RTC_BKP7R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab37f3f4b5f12182f8fd48431c5b5d9fb">RTC_BKP7R_Pos</a>)</td></tr>
<tr class="separator:gaf3ad5bf67535cba7d3de78d72ae79d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f1ae07f7b1815bf58b464dc7366731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0f1ae07f7b1815bf58b464dc7366731">RTC_BKP7R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ad5bf67535cba7d3de78d72ae79d79">RTC_BKP7R_Msk</a></td></tr>
<tr class="separator:gab0f1ae07f7b1815bf58b464dc7366731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a01cc89fbe70d722025ba445143da77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a01cc89fbe70d722025ba445143da77">RTC_BKP8R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0a01cc89fbe70d722025ba445143da77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ae366e9c0ad90225479d0d6d4e1544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61ae366e9c0ad90225479d0d6d4e1544">RTC_BKP8R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a01cc89fbe70d722025ba445143da77">RTC_BKP8R_Pos</a>)</td></tr>
<tr class="separator:ga61ae366e9c0ad90225479d0d6d4e1544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd10acb9e5ce5225af4ff895bd3bb82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bd10acb9e5ce5225af4ff895bd3bb82">RTC_BKP8R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61ae366e9c0ad90225479d0d6d4e1544">RTC_BKP8R_Msk</a></td></tr>
<tr class="separator:ga2bd10acb9e5ce5225af4ff895bd3bb82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98c5146f622b5e7a9aef16b75f0a76f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf98c5146f622b5e7a9aef16b75f0a76f">RTC_BKP9R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf98c5146f622b5e7a9aef16b75f0a76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf039d5e2bf31dc293bd3b84a186bd8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf039d5e2bf31dc293bd3b84a186bd8c8">RTC_BKP9R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf98c5146f622b5e7a9aef16b75f0a76f">RTC_BKP9R_Pos</a>)</td></tr>
<tr class="separator:gaf039d5e2bf31dc293bd3b84a186bd8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e">RTC_BKP9R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf039d5e2bf31dc293bd3b84a186bd8c8">RTC_BKP9R_Msk</a></td></tr>
<tr class="separator:ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a6b8b6fd6e38bcbb396de36791b97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a6b8b6fd6e38bcbb396de36791b97d">RTC_BKP10R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga68a6b8b6fd6e38bcbb396de36791b97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425836775a344f3d199760028c01b22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga425836775a344f3d199760028c01b22f">RTC_BKP10R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68a6b8b6fd6e38bcbb396de36791b97d">RTC_BKP10R_Pos</a>)</td></tr>
<tr class="separator:ga425836775a344f3d199760028c01b22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2179063a3078a211c3b697ce012ab5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2179063a3078a211c3b697ce012ab5a0">RTC_BKP10R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga425836775a344f3d199760028c01b22f">RTC_BKP10R_Msk</a></td></tr>
<tr class="separator:ga2179063a3078a211c3b697ce012ab5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f7a489ec11b5547afa3470d76ea62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71f7a489ec11b5547afa3470d76ea62a">RTC_BKP11R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga71f7a489ec11b5547afa3470d76ea62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803ec730ae4020d5b80df83b21990b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803ec730ae4020d5b80df83b21990b31">RTC_BKP11R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71f7a489ec11b5547afa3470d76ea62a">RTC_BKP11R_Pos</a>)</td></tr>
<tr class="separator:ga803ec730ae4020d5b80df83b21990b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab250f9423dee41b165aa8f02d2fc1fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab250f9423dee41b165aa8f02d2fc1fe7">RTC_BKP11R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga803ec730ae4020d5b80df83b21990b31">RTC_BKP11R_Msk</a></td></tr>
<tr class="separator:gab250f9423dee41b165aa8f02d2fc1fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e64139e8db6dcca0efbb9e3a4e6a524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e64139e8db6dcca0efbb9e3a4e6a524">RTC_BKP12R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2e64139e8db6dcca0efbb9e3a4e6a524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed050277146eb1c2fa2a8e8eb778888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed050277146eb1c2fa2a8e8eb778888">RTC_BKP12R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e64139e8db6dcca0efbb9e3a4e6a524">RTC_BKP12R_Pos</a>)</td></tr>
<tr class="separator:gaaed050277146eb1c2fa2a8e8eb778888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe1b6108ac49197b28c9bee31bbaf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefe1b6108ac49197b28c9bee31bbaf3b">RTC_BKP12R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaed050277146eb1c2fa2a8e8eb778888">RTC_BKP12R_Msk</a></td></tr>
<tr class="separator:gaefe1b6108ac49197b28c9bee31bbaf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704dac9c54b7afd7e51c026ef0093eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga704dac9c54b7afd7e51c026ef0093eed">RTC_BKP13R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga704dac9c54b7afd7e51c026ef0093eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1c04da88aaae10d0bcf45816608b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1c04da88aaae10d0bcf45816608b8e">RTC_BKP13R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga704dac9c54b7afd7e51c026ef0093eed">RTC_BKP13R_Pos</a>)</td></tr>
<tr class="separator:ga2f1c04da88aaae10d0bcf45816608b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e77435e16bdebf3491eb0e30bd10b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e77435e16bdebf3491eb0e30bd10b0d">RTC_BKP13R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1c04da88aaae10d0bcf45816608b8e">RTC_BKP13R_Msk</a></td></tr>
<tr class="separator:ga0e77435e16bdebf3491eb0e30bd10b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35ea3d3c00bb891b7702428ab6b13526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35ea3d3c00bb891b7702428ab6b13526">RTC_BKP14R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga35ea3d3c00bb891b7702428ab6b13526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceeefc705b2bd138b6ec84bd606dbe86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaceeefc705b2bd138b6ec84bd606dbe86">RTC_BKP14R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga35ea3d3c00bb891b7702428ab6b13526">RTC_BKP14R_Pos</a>)</td></tr>
<tr class="separator:gaceeefc705b2bd138b6ec84bd606dbe86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f07ee6d227deaa11e0ae035121185b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f07ee6d227deaa11e0ae035121185b0">RTC_BKP14R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaceeefc705b2bd138b6ec84bd606dbe86">RTC_BKP14R_Msk</a></td></tr>
<tr class="separator:ga5f07ee6d227deaa11e0ae035121185b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab300e7778a3b5f5e69b9e3c6a2f00244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab300e7778a3b5f5e69b9e3c6a2f00244">RTC_BKP15R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab300e7778a3b5f5e69b9e3c6a2f00244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55844e319f165ba23ba0b2d5a9ff2ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae55844e319f165ba23ba0b2d5a9ff2ee">RTC_BKP15R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab300e7778a3b5f5e69b9e3c6a2f00244">RTC_BKP15R_Pos</a>)</td></tr>
<tr class="separator:gae55844e319f165ba23ba0b2d5a9ff2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae543b0dd58f03c2f70bb6b3b65232863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae543b0dd58f03c2f70bb6b3b65232863">RTC_BKP15R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae55844e319f165ba23ba0b2d5a9ff2ee">RTC_BKP15R_Msk</a></td></tr>
<tr class="separator:gae543b0dd58f03c2f70bb6b3b65232863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a577b0955f75ea83804f5d16b7361a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8a577b0955f75ea83804f5d16b7361a">RTC_BKP16R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae8a577b0955f75ea83804f5d16b7361a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53cd82e4d08160a2169cf0d6122ba7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad53cd82e4d08160a2169cf0d6122ba7a">RTC_BKP16R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8a577b0955f75ea83804f5d16b7361a">RTC_BKP16R_Pos</a>)</td></tr>
<tr class="separator:gad53cd82e4d08160a2169cf0d6122ba7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0add0c768094f0de71bb4e50fbcce6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0add0c768094f0de71bb4e50fbcce6e">RTC_BKP16R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad53cd82e4d08160a2169cf0d6122ba7a">RTC_BKP16R_Msk</a></td></tr>
<tr class="separator:gaf0add0c768094f0de71bb4e50fbcce6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6036f283574a87f4d27610040c53eb1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6036f283574a87f4d27610040c53eb1e">RTC_BKP17R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6036f283574a87f4d27610040c53eb1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb00d71ec7bae68636740347f971bb05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb00d71ec7bae68636740347f971bb05">RTC_BKP17R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6036f283574a87f4d27610040c53eb1e">RTC_BKP17R_Pos</a>)</td></tr>
<tr class="separator:gaeb00d71ec7bae68636740347f971bb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga059aaedb55963f39e8724d50d55d5282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga059aaedb55963f39e8724d50d55d5282">RTC_BKP17R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb00d71ec7bae68636740347f971bb05">RTC_BKP17R_Msk</a></td></tr>
<tr class="separator:ga059aaedb55963f39e8724d50d55d5282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55ca335d5c133a1b773affcb87e421c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad55ca335d5c133a1b773affcb87e421c">RTC_BKP18R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad55ca335d5c133a1b773affcb87e421c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06553479e94b2bbd23fde19bbcf0667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad06553479e94b2bbd23fde19bbcf0667">RTC_BKP18R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad55ca335d5c133a1b773affcb87e421c">RTC_BKP18R_Pos</a>)</td></tr>
<tr class="separator:gad06553479e94b2bbd23fde19bbcf0667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66154eb091275e87a4bd53e87ef9214e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66154eb091275e87a4bd53e87ef9214e">RTC_BKP18R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad06553479e94b2bbd23fde19bbcf0667">RTC_BKP18R_Msk</a></td></tr>
<tr class="separator:ga66154eb091275e87a4bd53e87ef9214e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eee6977105e1d1972deedeeb87efe2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eee6977105e1d1972deedeeb87efe2c">RTC_BKP19R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5eee6977105e1d1972deedeeb87efe2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd25b421b61fc893df921c7ea4d58f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd25b421b61fc893df921c7ea4d58f1">RTC_BKP19R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eee6977105e1d1972deedeeb87efe2c">RTC_BKP19R_Pos</a>)</td></tr>
<tr class="separator:ga9dd25b421b61fc893df921c7ea4d58f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa4c31e33d851fde2715059ea28dac6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa4c31e33d851fde2715059ea28dac6f">RTC_BKP19R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd25b421b61fc893df921c7ea4d58f1">RTC_BKP19R_Msk</a></td></tr>
<tr class="separator:gafa4c31e33d851fde2715059ea28dac6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70de60adf3ddd7d029bb2c6ae26d9584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70de60adf3ddd7d029bb2c6ae26d9584">RTC_BKP_NUMBER</a>&#160;&#160;&#160;0x000000014U</td></tr>
<tr class="separator:ga70de60adf3ddd7d029bb2c6ae26d9584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga980203971a9f5f4c5e02733c6106249f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga980203971a9f5f4c5e02733c6106249f">SDIO_POWER_PWRCTRL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga980203971a9f5f4c5e02733c6106249f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85685239a200e250d95c38f310fb9609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85685239a200e250d95c38f310fb9609">SDIO_POWER_PWRCTRL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga980203971a9f5f4c5e02733c6106249f">SDIO_POWER_PWRCTRL_Pos</a>)</td></tr>
<tr class="separator:ga85685239a200e250d95c38f310fb9609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf125c56eeb40163b617c9fb6329da67f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f">SDIO_POWER_PWRCTRL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85685239a200e250d95c38f310fb9609">SDIO_POWER_PWRCTRL_Msk</a></td></tr>
<tr class="separator:gaf125c56eeb40163b617c9fb6329da67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82b7689b02f54318d3f629d70b85098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098">SDIO_POWER_PWRCTRL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga980203971a9f5f4c5e02733c6106249f">SDIO_POWER_PWRCTRL_Pos</a>)</td></tr>
<tr class="separator:gaa82b7689b02f54318d3f629d70b85098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd149efb1d6062f37165ac01268a875e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e">SDIO_POWER_PWRCTRL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga980203971a9f5f4c5e02733c6106249f">SDIO_POWER_PWRCTRL_Pos</a>)</td></tr>
<tr class="separator:gadd149efb1d6062f37165ac01268a875e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b024ad152edaf86ad825ab3fe7450dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b024ad152edaf86ad825ab3fe7450dd">SDIO_CLKCR_CLKDIV_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5b024ad152edaf86ad825ab3fe7450dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9207dc12eed614d38a8faa4397a6c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9207dc12eed614d38a8faa4397a6c27">SDIO_CLKCR_CLKDIV_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b024ad152edaf86ad825ab3fe7450dd">SDIO_CLKCR_CLKDIV_Pos</a>)</td></tr>
<tr class="separator:gaa9207dc12eed614d38a8faa4397a6c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316271d0147b22c6267fc563d4c24424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424">SDIO_CLKCR_CLKDIV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9207dc12eed614d38a8faa4397a6c27">SDIO_CLKCR_CLKDIV_Msk</a></td></tr>
<tr class="separator:ga316271d0147b22c6267fc563d4c24424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44234ca6af02a8e44da30f14f77acf09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44234ca6af02a8e44da30f14f77acf09">SDIO_CLKCR_CLKEN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga44234ca6af02a8e44da30f14f77acf09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0952e49876e16cf5b7a15c2523b210d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0952e49876e16cf5b7a15c2523b210d7">SDIO_CLKCR_CLKEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga44234ca6af02a8e44da30f14f77acf09">SDIO_CLKCR_CLKEN_Pos</a>)</td></tr>
<tr class="separator:ga0952e49876e16cf5b7a15c2523b210d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf27847573683f91dbfe387a2571b514f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f">SDIO_CLKCR_CLKEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0952e49876e16cf5b7a15c2523b210d7">SDIO_CLKCR_CLKEN_Msk</a></td></tr>
<tr class="separator:gaf27847573683f91dbfe387a2571b514f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c1fdc5e585d2846743b06743c76639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72c1fdc5e585d2846743b06743c76639">SDIO_CLKCR_PWRSAV_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga72c1fdc5e585d2846743b06743c76639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga258035422cd74f19e644272dc0eb2fa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga258035422cd74f19e644272dc0eb2fa8">SDIO_CLKCR_PWRSAV_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga72c1fdc5e585d2846743b06743c76639">SDIO_CLKCR_PWRSAV_Pos</a>)</td></tr>
<tr class="separator:ga258035422cd74f19e644272dc0eb2fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb618f32aef2970fd8b8b285f7b4118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118">SDIO_CLKCR_PWRSAV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga258035422cd74f19e644272dc0eb2fa8">SDIO_CLKCR_PWRSAV_Msk</a></td></tr>
<tr class="separator:gafbb618f32aef2970fd8b8b285f7b4118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d2200f69dd69acf657ed6f3711d5dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d2200f69dd69acf657ed6f3711d5dad">SDIO_CLKCR_BYPASS_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1d2200f69dd69acf657ed6f3711d5dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590aa2168f77032139685f5880229c2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga590aa2168f77032139685f5880229c2d">SDIO_CLKCR_BYPASS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d2200f69dd69acf657ed6f3711d5dad">SDIO_CLKCR_BYPASS_Pos</a>)</td></tr>
<tr class="separator:ga590aa2168f77032139685f5880229c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f362c1d228156c50639d79b9be99c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b">SDIO_CLKCR_BYPASS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga590aa2168f77032139685f5880229c2d">SDIO_CLKCR_BYPASS_Msk</a></td></tr>
<tr class="separator:ga1f362c1d228156c50639d79b9be99c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d70e8c1461dadda0df1d84176764b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d70e8c1461dadda0df1d84176764b6d">SDIO_CLKCR_WIDBUS_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga9d70e8c1461dadda0df1d84176764b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6f1ccab2c96629906dcf01ed68439f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d6f1ccab2c96629906dcf01ed68439f">SDIO_CLKCR_WIDBUS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d70e8c1461dadda0df1d84176764b6d">SDIO_CLKCR_WIDBUS_Pos</a>)</td></tr>
<tr class="separator:ga9d6f1ccab2c96629906dcf01ed68439f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d57d7917c39bdc5309506e8c28b7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7">SDIO_CLKCR_WIDBUS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d6f1ccab2c96629906dcf01ed68439f">SDIO_CLKCR_WIDBUS_Msk</a></td></tr>
<tr class="separator:gae9d57d7917c39bdc5309506e8c28b7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab532dbf366c3fb731488017b0a794151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151">SDIO_CLKCR_WIDBUS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d70e8c1461dadda0df1d84176764b6d">SDIO_CLKCR_WIDBUS_Pos</a>)</td></tr>
<tr class="separator:gab532dbf366c3fb731488017b0a794151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f3e7998bca487f5354ef6f8dffbb21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21">SDIO_CLKCR_WIDBUS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d70e8c1461dadda0df1d84176764b6d">SDIO_CLKCR_WIDBUS_Pos</a>)</td></tr>
<tr class="separator:ga49f3e7998bca487f5354ef6f8dffbb21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3e9d0be4756855a1e5e9753a6605077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3e9d0be4756855a1e5e9753a6605077">SDIO_CLKCR_NEGEDGE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gae3e9d0be4756855a1e5e9753a6605077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4df6f204feaf9a52a36b6bbf8987ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a4df6f204feaf9a52a36b6bbf8987ef">SDIO_CLKCR_NEGEDGE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3e9d0be4756855a1e5e9753a6605077">SDIO_CLKCR_NEGEDGE_Pos</a>)</td></tr>
<tr class="separator:ga5a4df6f204feaf9a52a36b6bbf8987ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad124bd76f6543497c90372e182ec48a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2">SDIO_CLKCR_NEGEDGE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a4df6f204feaf9a52a36b6bbf8987ef">SDIO_CLKCR_NEGEDGE_Msk</a></td></tr>
<tr class="separator:gad124bd76f6543497c90372e182ec48a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1318e107062a376681c0d8cdc18332f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1318e107062a376681c0d8cdc18332f3">SDIO_CLKCR_HWFC_EN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga1318e107062a376681c0d8cdc18332f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae43747a95ebebe7388114ed6990b976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae43747a95ebebe7388114ed6990b976">SDIO_CLKCR_HWFC_EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1318e107062a376681c0d8cdc18332f3">SDIO_CLKCR_HWFC_EN_Pos</a>)</td></tr>
<tr class="separator:gaae43747a95ebebe7388114ed6990b976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693d7b533dd5a5a668bc13b4365b18dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc">SDIO_CLKCR_HWFC_EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae43747a95ebebe7388114ed6990b976">SDIO_CLKCR_HWFC_EN_Msk</a></td></tr>
<tr class="separator:ga693d7b533dd5a5a668bc13b4365b18dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd212d9a3891e8c282f50e82c207cce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd212d9a3891e8c282f50e82c207cce7">SDIO_ARG_CMDARG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafd212d9a3891e8c282f50e82c207cce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c0c162d6eb9a15399e1fdc00a8a711f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c0c162d6eb9a15399e1fdc00a8a711f">SDIO_ARG_CMDARG_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafd212d9a3891e8c282f50e82c207cce7">SDIO_ARG_CMDARG_Pos</a>)</td></tr>
<tr class="separator:ga2c0c162d6eb9a15399e1fdc00a8a711f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d917a4fdc7442e270c2c727df78b819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819">SDIO_ARG_CMDARG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c0c162d6eb9a15399e1fdc00a8a711f">SDIO_ARG_CMDARG_Msk</a></td></tr>
<tr class="separator:ga2d917a4fdc7442e270c2c727df78b819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63a301afc3b24e6825aca5911f2292f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63a301afc3b24e6825aca5911f2292f7">SDIO_CMD_CMDINDEX_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga63a301afc3b24e6825aca5911f2292f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5864df752017e82b545ecbef7a434000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5864df752017e82b545ecbef7a434000">SDIO_CMD_CMDINDEX_Msk</a>&#160;&#160;&#160;(0x3FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga63a301afc3b24e6825aca5911f2292f7">SDIO_CMD_CMDINDEX_Pos</a>)</td></tr>
<tr class="separator:ga5864df752017e82b545ecbef7a434000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91b593b5681a68db5ff9fd11600c9c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8">SDIO_CMD_CMDINDEX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5864df752017e82b545ecbef7a434000">SDIO_CMD_CMDINDEX_Msk</a></td></tr>
<tr class="separator:gaf91b593b5681a68db5ff9fd11600c9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8d884fac89d07c59f335635ba5cc6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada8d884fac89d07c59f335635ba5cc6a">SDIO_CMD_WAITRESP_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gada8d884fac89d07c59f335635ba5cc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c83bc85012033738be4722741c644e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41c83bc85012033738be4722741c644e">SDIO_CMD_WAITRESP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada8d884fac89d07c59f335635ba5cc6a">SDIO_CMD_WAITRESP_Pos</a>)</td></tr>
<tr class="separator:ga41c83bc85012033738be4722741c644e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d617f0e08d697c3b263e6a79f417d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f">SDIO_CMD_WAITRESP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41c83bc85012033738be4722741c644e">SDIO_CMD_WAITRESP_Msk</a></td></tr>
<tr class="separator:ga5d617f0e08d697c3b263e6a79f417d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5797a389fecf611dccd483658b822fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa">SDIO_CMD_WAITRESP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada8d884fac89d07c59f335635ba5cc6a">SDIO_CMD_WAITRESP_Pos</a>)</td></tr>
<tr class="separator:gae5797a389fecf611dccd483658b822fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5457b48feda0056466e5c380c44373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373">SDIO_CMD_WAITRESP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada8d884fac89d07c59f335635ba5cc6a">SDIO_CMD_WAITRESP_Pos</a>)</td></tr>
<tr class="separator:ga8f5457b48feda0056466e5c380c44373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a63d6e5b6dbabf23b6c8da0a3582c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6a63d6e5b6dbabf23b6c8da0a3582c9">SDIO_CMD_WAITINT_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad6a63d6e5b6dbabf23b6c8da0a3582c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214e7747364d52fe038e33df70453c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214e7747364d52fe038e33df70453c7b">SDIO_CMD_WAITINT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad6a63d6e5b6dbabf23b6c8da0a3582c9">SDIO_CMD_WAITINT_Pos</a>)</td></tr>
<tr class="separator:ga214e7747364d52fe038e33df70453c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b037f34e297f38d56b14d46d008ef58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58">SDIO_CMD_WAITINT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga214e7747364d52fe038e33df70453c7b">SDIO_CMD_WAITINT_Msk</a></td></tr>
<tr class="separator:ga4b037f34e297f38d56b14d46d008ef58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1219464c590ed80ea38fcf28c8335a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1219464c590ed80ea38fcf28c8335a">SDIO_CMD_WAITPEND_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga5a1219464c590ed80ea38fcf28c8335a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae565c2ebe48768e1e6a8638c5f8df583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae565c2ebe48768e1e6a8638c5f8df583">SDIO_CMD_WAITPEND_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1219464c590ed80ea38fcf28c8335a">SDIO_CMD_WAITPEND_Pos</a>)</td></tr>
<tr class="separator:gae565c2ebe48768e1e6a8638c5f8df583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4118c9200bae6732764f6c87a0962a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9">SDIO_CMD_WAITPEND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae565c2ebe48768e1e6a8638c5f8df583">SDIO_CMD_WAITPEND_Msk</a></td></tr>
<tr class="separator:gaf4118c9200bae6732764f6c87a0962a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bcdcc89ef5863164462de6750a74caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bcdcc89ef5863164462de6750a74caf">SDIO_CMD_CPSMEN_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0bcdcc89ef5863164462de6750a74caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7c4c45069c802f2118cc0135d12dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f7c4c45069c802f2118cc0135d12dfe">SDIO_CMD_CPSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bcdcc89ef5863164462de6750a74caf">SDIO_CMD_CPSMEN_Pos</a>)</td></tr>
<tr class="separator:ga6f7c4c45069c802f2118cc0135d12dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982f3fd09ce7e31709e0628b1fae86b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8">SDIO_CMD_CPSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f7c4c45069c802f2118cc0135d12dfe">SDIO_CMD_CPSMEN_Msk</a></td></tr>
<tr class="separator:ga982f3fd09ce7e31709e0628b1fae86b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69aeafb35e44b4b432e71cd4cc29e15b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69aeafb35e44b4b432e71cd4cc29e15b">SDIO_CMD_SDIOSUSPEND_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga69aeafb35e44b4b432e71cd4cc29e15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeecad1b553de683cb5cf9010d84b70d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeecad1b553de683cb5cf9010d84b70d6">SDIO_CMD_SDIOSUSPEND_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69aeafb35e44b4b432e71cd4cc29e15b">SDIO_CMD_SDIOSUSPEND_Pos</a>)</td></tr>
<tr class="separator:gaeecad1b553de683cb5cf9010d84b70d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad560080c3e7ab5aeafe151dafcc64368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368">SDIO_CMD_SDIOSUSPEND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeecad1b553de683cb5cf9010d84b70d6">SDIO_CMD_SDIOSUSPEND_Msk</a></td></tr>
<tr class="separator:gad560080c3e7ab5aeafe151dafcc64368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2bceb6b0e29e84ad08434948b17059c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2bceb6b0e29e84ad08434948b17059c">SDIO_CMD_ENCMDCOMPL_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae2bceb6b0e29e84ad08434948b17059c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf48c2b726056d5e994836644481617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcf48c2b726056d5e994836644481617">SDIO_CMD_ENCMDCOMPL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae2bceb6b0e29e84ad08434948b17059c">SDIO_CMD_ENCMDCOMPL_Pos</a>)</td></tr>
<tr class="separator:gafcf48c2b726056d5e994836644481617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga905b78ecf464857e6501ef5fd5e6ef1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b">SDIO_CMD_ENCMDCOMPL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcf48c2b726056d5e994836644481617">SDIO_CMD_ENCMDCOMPL_Msk</a></td></tr>
<tr class="separator:ga905b78ecf464857e6501ef5fd5e6ef1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc4381d56669dc173b95c161cf92954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdc4381d56669dc173b95c161cf92954">SDIO_CMD_NIEN_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gacdc4381d56669dc173b95c161cf92954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa07629f3e99beeb0e3d2ec96a6584f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa07629f3e99beeb0e3d2ec96a6584f5a">SDIO_CMD_NIEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacdc4381d56669dc173b95c161cf92954">SDIO_CMD_NIEN_Pos</a>)</td></tr>
<tr class="separator:gaa07629f3e99beeb0e3d2ec96a6584f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a9d5b2366ec7ca38db9d6d9f0f63f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81">SDIO_CMD_NIEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa07629f3e99beeb0e3d2ec96a6584f5a">SDIO_CMD_NIEN_Msk</a></td></tr>
<tr class="separator:ga3a9d5b2366ec7ca38db9d6d9f0f63f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e4c944917a79c48b8393a4ca0208580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e4c944917a79c48b8393a4ca0208580">SDIO_CMD_CEATACMD_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga9e4c944917a79c48b8393a4ca0208580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68429f74d1213129ab97de545b433d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68429f74d1213129ab97de545b433d83">SDIO_CMD_CEATACMD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e4c944917a79c48b8393a4ca0208580">SDIO_CMD_CEATACMD_Pos</a>)</td></tr>
<tr class="separator:ga68429f74d1213129ab97de545b433d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87422225274de986e7abe6b2a91a79c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87422225274de986e7abe6b2a91a79c5">SDIO_CMD_CEATACMD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68429f74d1213129ab97de545b433d83">SDIO_CMD_CEATACMD_Msk</a></td></tr>
<tr class="separator:ga87422225274de986e7abe6b2a91a79c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f5c709c72c524a03ed26cc6a246f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53f5c709c72c524a03ed26cc6a246f1a">SDIO_RESPCMD_RESPCMD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga53f5c709c72c524a03ed26cc6a246f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f937e878d203e9f9dda3e12cec73153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f937e878d203e9f9dda3e12cec73153">SDIO_RESPCMD_RESPCMD_Msk</a>&#160;&#160;&#160;(0x3FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53f5c709c72c524a03ed26cc6a246f1a">SDIO_RESPCMD_RESPCMD_Pos</a>)</td></tr>
<tr class="separator:ga0f937e878d203e9f9dda3e12cec73153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f9a6cbfd364bbb050b526ebc01d2d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7">SDIO_RESPCMD_RESPCMD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f937e878d203e9f9dda3e12cec73153">SDIO_RESPCMD_RESPCMD_Msk</a></td></tr>
<tr class="separator:ga27f9a6cbfd364bbb050b526ebc01d2d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0050e8b5acaf5716002877e15744cea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0050e8b5acaf5716002877e15744cea1">SDIO_RESP0_CARDSTATUS0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0050e8b5acaf5716002877e15744cea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f6aa725abdb56f38c3c8783b9f15e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f6aa725abdb56f38c3c8783b9f15e47">SDIO_RESP0_CARDSTATUS0_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0050e8b5acaf5716002877e15744cea1">SDIO_RESP0_CARDSTATUS0_Pos</a>)</td></tr>
<tr class="separator:ga3f6aa725abdb56f38c3c8783b9f15e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a55231f7a91cfd2cefaca0f6135cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc">SDIO_RESP0_CARDSTATUS0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f6aa725abdb56f38c3c8783b9f15e47">SDIO_RESP0_CARDSTATUS0_Msk</a></td></tr>
<tr class="separator:ga56a55231f7a91cfd2cefaca0f6135cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf3d65acd80e89c5b3a85759cbf11ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdf3d65acd80e89c5b3a85759cbf11ae">SDIO_RESP1_CARDSTATUS1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacdf3d65acd80e89c5b3a85759cbf11ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccbe896832554a212ce0eb8d7650b850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccbe896832554a212ce0eb8d7650b850">SDIO_RESP1_CARDSTATUS1_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacdf3d65acd80e89c5b3a85759cbf11ae">SDIO_RESP1_CARDSTATUS1_Pos</a>)</td></tr>
<tr class="separator:gaccbe896832554a212ce0eb8d7650b850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d20abddfc99835a2954eda5899f6db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1">SDIO_RESP1_CARDSTATUS1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccbe896832554a212ce0eb8d7650b850">SDIO_RESP1_CARDSTATUS1_Msk</a></td></tr>
<tr class="separator:ga1d20abddfc99835a2954eda5899f6db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4fe5348e4b89d1b8307a399d2696684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4fe5348e4b89d1b8307a399d2696684">SDIO_RESP2_CARDSTATUS2_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac4fe5348e4b89d1b8307a399d2696684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0ef49057b923f3518c6f055a79b605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0ef49057b923f3518c6f055a79b605">SDIO_RESP2_CARDSTATUS2_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fe5348e4b89d1b8307a399d2696684">SDIO_RESP2_CARDSTATUS2_Pos</a>)</td></tr>
<tr class="separator:gafb0ef49057b923f3518c6f055a79b605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a482ff36bde1df56ab603c864c4066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066">SDIO_RESP2_CARDSTATUS2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb0ef49057b923f3518c6f055a79b605">SDIO_RESP2_CARDSTATUS2_Msk</a></td></tr>
<tr class="separator:ga31a482ff36bde1df56ab603c864c4066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc1aa3203ce39c556e1631c05d911ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc1aa3203ce39c556e1631c05d911ea">SDIO_RESP3_CARDSTATUS3_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6cc1aa3203ce39c556e1631c05d911ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48a641918cdc42f1f8da11703329a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab48a641918cdc42f1f8da11703329a04">SDIO_RESP3_CARDSTATUS3_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc1aa3203ce39c556e1631c05d911ea">SDIO_RESP3_CARDSTATUS3_Pos</a>)</td></tr>
<tr class="separator:gab48a641918cdc42f1f8da11703329a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1075c96b5818b0500d5cce231ace89cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf">SDIO_RESP3_CARDSTATUS3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab48a641918cdc42f1f8da11703329a04">SDIO_RESP3_CARDSTATUS3_Msk</a></td></tr>
<tr class="separator:ga1075c96b5818b0500d5cce231ace89cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5fc053049c54b41a638649c8990c5b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5fc053049c54b41a638649c8990c5b1">SDIO_RESP4_CARDSTATUS4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae5fc053049c54b41a638649c8990c5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38cdffc0bf0950e987e8380d8f89f4c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38cdffc0bf0950e987e8380d8f89f4c0">SDIO_RESP4_CARDSTATUS4_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae5fc053049c54b41a638649c8990c5b1">SDIO_RESP4_CARDSTATUS4_Pos</a>)</td></tr>
<tr class="separator:ga38cdffc0bf0950e987e8380d8f89f4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407ab1e46a80426602ab36e86457da26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26">SDIO_RESP4_CARDSTATUS4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38cdffc0bf0950e987e8380d8f89f4c0">SDIO_RESP4_CARDSTATUS4_Msk</a></td></tr>
<tr class="separator:ga407ab1e46a80426602ab36e86457da26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe60be41b16f6fb05af07517115eda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe60be41b16f6fb05af07517115eda1">SDIO_DTIMER_DATATIME_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5fe60be41b16f6fb05af07517115eda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca7786fe8c3ebf5bf4b107ad2693b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca7786fe8c3ebf5bf4b107ad2693b77">SDIO_DTIMER_DATATIME_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe60be41b16f6fb05af07517115eda1">SDIO_DTIMER_DATATIME_Pos</a>)</td></tr>
<tr class="separator:ga8ca7786fe8c3ebf5bf4b107ad2693b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27e45eea9ce17b7251f10ea763180690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690">SDIO_DTIMER_DATATIME</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca7786fe8c3ebf5bf4b107ad2693b77">SDIO_DTIMER_DATATIME_Msk</a></td></tr>
<tr class="separator:ga27e45eea9ce17b7251f10ea763180690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb3ed134b1944407d86a64baff57bfbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb3ed134b1944407d86a64baff57bfbc">SDIO_DLEN_DATALENGTH_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabb3ed134b1944407d86a64baff57bfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c419dbe5ccdf09fe276a876c5b644cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c419dbe5ccdf09fe276a876c5b644cf">SDIO_DLEN_DATALENGTH_Msk</a>&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabb3ed134b1944407d86a64baff57bfbc">SDIO_DLEN_DATALENGTH_Pos</a>)</td></tr>
<tr class="separator:ga5c419dbe5ccdf09fe276a876c5b644cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3b07bca9aec8ef5456ba9b73f13adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb">SDIO_DLEN_DATALENGTH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c419dbe5ccdf09fe276a876c5b644cf">SDIO_DLEN_DATALENGTH_Msk</a></td></tr>
<tr class="separator:ga4d3b07bca9aec8ef5456ba9b73f13adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5833159c058fcd329336b2259f33d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5833159c058fcd329336b2259f33d20">SDIO_DCTRL_DTEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac5833159c058fcd329336b2259f33d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01116e33cb68129902284211af9f0e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01116e33cb68129902284211af9f0e2e">SDIO_DCTRL_DTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5833159c058fcd329336b2259f33d20">SDIO_DCTRL_DTEN_Pos</a>)</td></tr>
<tr class="separator:ga01116e33cb68129902284211af9f0e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">SDIO_DCTRL_DTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01116e33cb68129902284211af9f0e2e">SDIO_DCTRL_DTEN_Msk</a></td></tr>
<tr class="separator:gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306751502891360398d0046e484e418b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga306751502891360398d0046e484e418b">SDIO_DCTRL_DTDIR_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga306751502891360398d0046e484e418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f8fcebfcdcd58383a72b8503f74597f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f8fcebfcdcd58383a72b8503f74597f">SDIO_DCTRL_DTDIR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga306751502891360398d0046e484e418b">SDIO_DCTRL_DTDIR_Pos</a>)</td></tr>
<tr class="separator:ga5f8fcebfcdcd58383a72b8503f74597f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801fe27f7175a308d56776db19776c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93">SDIO_DCTRL_DTDIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f8fcebfcdcd58383a72b8503f74597f">SDIO_DCTRL_DTDIR_Msk</a></td></tr>
<tr class="separator:ga801fe27f7175a308d56776db19776c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f10964c5da8676885eda5000d33c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6f10964c5da8676885eda5000d33c1a">SDIO_DCTRL_DTMODE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa6f10964c5da8676885eda5000d33c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a712204e817e6ce1a96ffa421107fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a712204e817e6ce1a96ffa421107fb">SDIO_DCTRL_DTMODE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6f10964c5da8676885eda5000d33c1a">SDIO_DCTRL_DTMODE_Pos</a>)</td></tr>
<tr class="separator:ga78a712204e817e6ce1a96ffa421107fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa90cd50ae364b992ca8ccab319eb5513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513">SDIO_DCTRL_DTMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78a712204e817e6ce1a96ffa421107fb">SDIO_DCTRL_DTMODE_Msk</a></td></tr>
<tr class="separator:gaa90cd50ae364b992ca8ccab319eb5513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e2071d77bd39d1d206ad785ea4b1f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69e2071d77bd39d1d206ad785ea4b1f7">SDIO_DCTRL_DMAEN_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga69e2071d77bd39d1d206ad785ea4b1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947764dd929d0a703312d684ea22f214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga947764dd929d0a703312d684ea22f214">SDIO_DCTRL_DMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69e2071d77bd39d1d206ad785ea4b1f7">SDIO_DCTRL_DMAEN_Pos</a>)</td></tr>
<tr class="separator:ga947764dd929d0a703312d684ea22f214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a2148910ae02dde7e4cd63e0f5e008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008">SDIO_DCTRL_DMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga947764dd929d0a703312d684ea22f214">SDIO_DCTRL_DMAEN_Msk</a></td></tr>
<tr class="separator:ga03a2148910ae02dde7e4cd63e0f5e008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119e44ccdca8f6bad3f3ad773bdd37c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga119e44ccdca8f6bad3f3ad773bdd37c4">SDIO_DCTRL_DBLOCKSIZE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga119e44ccdca8f6bad3f3ad773bdd37c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2493217bf1583aa33c8f1d755904a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed2493217bf1583aa33c8f1d755904a6">SDIO_DCTRL_DBLOCKSIZE_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga119e44ccdca8f6bad3f3ad773bdd37c4">SDIO_DCTRL_DBLOCKSIZE_Pos</a>)</td></tr>
<tr class="separator:gaed2493217bf1583aa33c8f1d755904a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948072d8a6db53d0c377944523a4b15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a">SDIO_DCTRL_DBLOCKSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed2493217bf1583aa33c8f1d755904a6">SDIO_DCTRL_DBLOCKSIZE_Msk</a></td></tr>
<tr class="separator:ga948072d8a6db53d0c377944523a4b15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e2cb99cf325bb32c8910204b1507db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db">SDIO_DCTRL_DBLOCKSIZE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga119e44ccdca8f6bad3f3ad773bdd37c4">SDIO_DCTRL_DBLOCKSIZE_Pos</a>)</td></tr>
<tr class="separator:ga51e2cb99cf325bb32c8910204b1507db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0add3ad2b72a21e7f8d48da3ea0b3d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f">SDIO_DCTRL_DBLOCKSIZE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga119e44ccdca8f6bad3f3ad773bdd37c4">SDIO_DCTRL_DBLOCKSIZE_Pos</a>)</td></tr>
<tr class="separator:ga0add3ad2b72a21e7f8d48da3ea0b3d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93825036eceb86872e2ca179c63163ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec">SDIO_DCTRL_DBLOCKSIZE_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga119e44ccdca8f6bad3f3ad773bdd37c4">SDIO_DCTRL_DBLOCKSIZE_Pos</a>)</td></tr>
<tr class="separator:ga93825036eceb86872e2ca179c63163ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2025aa63b595bfccc747b99caec8799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799">SDIO_DCTRL_DBLOCKSIZE_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga119e44ccdca8f6bad3f3ad773bdd37c4">SDIO_DCTRL_DBLOCKSIZE_Pos</a>)</td></tr>
<tr class="separator:gac2025aa63b595bfccc747b99caec8799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2799704f4cb1d6a7165360302ad5487e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2799704f4cb1d6a7165360302ad5487e">SDIO_DCTRL_RWSTART_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2799704f4cb1d6a7165360302ad5487e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c075ad5172d81d8a0ebbba7bd368a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7c075ad5172d81d8a0ebbba7bd368a1">SDIO_DCTRL_RWSTART_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2799704f4cb1d6a7165360302ad5487e">SDIO_DCTRL_RWSTART_Pos</a>)</td></tr>
<tr class="separator:gad7c075ad5172d81d8a0ebbba7bd368a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe9600da3e751118d49ea14ce44e91b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9">SDIO_DCTRL_RWSTART</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7c075ad5172d81d8a0ebbba7bd368a1">SDIO_DCTRL_RWSTART_Msk</a></td></tr>
<tr class="separator:gafe9600da3e751118d49ea14ce44e91b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22dbec68a4c108406a71258aa0b42cba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22dbec68a4c108406a71258aa0b42cba">SDIO_DCTRL_RWSTOP_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga22dbec68a4c108406a71258aa0b42cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b25f8c2f40d6767bd6b61edb4891e7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b25f8c2f40d6767bd6b61edb4891e7b">SDIO_DCTRL_RWSTOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga22dbec68a4c108406a71258aa0b42cba">SDIO_DCTRL_RWSTOP_Pos</a>)</td></tr>
<tr class="separator:ga4b25f8c2f40d6767bd6b61edb4891e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1b5b6a32ce712fbb3767090b1b045e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e">SDIO_DCTRL_RWSTOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b25f8c2f40d6767bd6b61edb4891e7b">SDIO_DCTRL_RWSTOP_Msk</a></td></tr>
<tr class="separator:ga3f1b5b6a32ce712fbb3767090b1b045e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0745b75ed0809ab27ddee511b7821595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0745b75ed0809ab27ddee511b7821595">SDIO_DCTRL_RWMOD_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0745b75ed0809ab27ddee511b7821595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cbe9685d3f55431f7492463b902655b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cbe9685d3f55431f7492463b902655b">SDIO_DCTRL_RWMOD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0745b75ed0809ab27ddee511b7821595">SDIO_DCTRL_RWMOD_Pos</a>)</td></tr>
<tr class="separator:ga5cbe9685d3f55431f7492463b902655b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf721a25f656b3de6fa0b0fe32edb6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a">SDIO_DCTRL_RWMOD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cbe9685d3f55431f7492463b902655b">SDIO_DCTRL_RWMOD_Msk</a></td></tr>
<tr class="separator:ga4bf721a25f656b3de6fa0b0fe32edb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998b276365f499e3af5dc3e784c728bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga998b276365f499e3af5dc3e784c728bf">SDIO_DCTRL_SDIOEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga998b276365f499e3af5dc3e784c728bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbedb5de0b884547782c44dc914795c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbedb5de0b884547782c44dc914795c9">SDIO_DCTRL_SDIOEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga998b276365f499e3af5dc3e784c728bf">SDIO_DCTRL_SDIOEN_Pos</a>)</td></tr>
<tr class="separator:gafbedb5de0b884547782c44dc914795c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa16b4c4037cf974162a591aea753fc21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21">SDIO_DCTRL_SDIOEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbedb5de0b884547782c44dc914795c9">SDIO_DCTRL_SDIOEN_Msk</a></td></tr>
<tr class="separator:gaa16b4c4037cf974162a591aea753fc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403440b7adc8fe670be0dc8786a0911b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga403440b7adc8fe670be0dc8786a0911b">SDIO_DCOUNT_DATACOUNT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga403440b7adc8fe670be0dc8786a0911b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac482f1add1ce39f8fb7c3bc9d8653f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac482f1add1ce39f8fb7c3bc9d8653f77">SDIO_DCOUNT_DATACOUNT_Msk</a>&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga403440b7adc8fe670be0dc8786a0911b">SDIO_DCOUNT_DATACOUNT_Pos</a>)</td></tr>
<tr class="separator:gac482f1add1ce39f8fb7c3bc9d8653f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8ab9dfe9d4f809b61fa2b7826adbde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde">SDIO_DCOUNT_DATACOUNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac482f1add1ce39f8fb7c3bc9d8653f77">SDIO_DCOUNT_DATACOUNT_Msk</a></td></tr>
<tr class="separator:ga2f8ab9dfe9d4f809b61fa2b7826adbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2c0bead439847c163d2b4166d3b7c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb2c0bead439847c163d2b4166d3b7c8">SDIO_STA_CCRCFAIL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeb2c0bead439847c163d2b4166d3b7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72a4ab40725d2063cb2900512f79e57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae72a4ab40725d2063cb2900512f79e57">SDIO_STA_CCRCFAIL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb2c0bead439847c163d2b4166d3b7c8">SDIO_STA_CCRCFAIL_Pos</a>)</td></tr>
<tr class="separator:gae72a4ab40725d2063cb2900512f79e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6dbe59c4bdd8b9a12b092cf84a9daef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef">SDIO_STA_CCRCFAIL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae72a4ab40725d2063cb2900512f79e57">SDIO_STA_CCRCFAIL_Msk</a></td></tr>
<tr class="separator:gad6dbe59c4bdd8b9a12b092cf84a9daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad788ced0bde93f188aed790a18cdde65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad788ced0bde93f188aed790a18cdde65">SDIO_STA_DCRCFAIL_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gad788ced0bde93f188aed790a18cdde65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51a35e09d9332c7402e7db2dd3b63d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad51a35e09d9332c7402e7db2dd3b63d2">SDIO_STA_DCRCFAIL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad788ced0bde93f188aed790a18cdde65">SDIO_STA_DCRCFAIL_Pos</a>)</td></tr>
<tr class="separator:gad51a35e09d9332c7402e7db2dd3b63d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554d1f9986bf5c715dd6f27a6493ce31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31">SDIO_STA_DCRCFAIL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad51a35e09d9332c7402e7db2dd3b63d2">SDIO_STA_DCRCFAIL_Msk</a></td></tr>
<tr class="separator:ga554d1f9986bf5c715dd6f27a6493ce31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c834436a9afa85d118ef4a83f7cb283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c834436a9afa85d118ef4a83f7cb283">SDIO_STA_CTIMEOUT_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga1c834436a9afa85d118ef4a83f7cb283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27433ab3bb7c09bfd6c7e65daee2c1c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27433ab3bb7c09bfd6c7e65daee2c1c2">SDIO_STA_CTIMEOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c834436a9afa85d118ef4a83f7cb283">SDIO_STA_CTIMEOUT_Pos</a>)</td></tr>
<tr class="separator:ga27433ab3bb7c09bfd6c7e65daee2c1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72c4f34bb3ccffeef1d7cdcb7415bdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc">SDIO_STA_CTIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27433ab3bb7c09bfd6c7e65daee2c1c2">SDIO_STA_CTIMEOUT_Msk</a></td></tr>
<tr class="separator:gae72c4f34bb3ccffeef1d7cdcb7415bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga889faf1ecb5ebaf770074f4228e0f372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga889faf1ecb5ebaf770074f4228e0f372">SDIO_STA_DTIMEOUT_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga889faf1ecb5ebaf770074f4228e0f372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c4e52bb9c5041bd2be2eb216dd9e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c4e52bb9c5041bd2be2eb216dd9e7c">SDIO_STA_DTIMEOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga889faf1ecb5ebaf770074f4228e0f372">SDIO_STA_DTIMEOUT_Pos</a>)</td></tr>
<tr class="separator:gab9c4e52bb9c5041bd2be2eb216dd9e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2cad7ef3406a46ddba51f7ab5df94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b">SDIO_STA_DTIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9c4e52bb9c5041bd2be2eb216dd9e7c">SDIO_STA_DTIMEOUT_Msk</a></td></tr>
<tr class="separator:ga8a2cad7ef3406a46ddba51f7ab5df94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4f937a15d62a7e9a6d761104aab35e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c4f937a15d62a7e9a6d761104aab35e">SDIO_STA_TXUNDERR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3c4f937a15d62a7e9a6d761104aab35e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac651b75734596780cc225b1c1688741d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac651b75734596780cc225b1c1688741d">SDIO_STA_TXUNDERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c4f937a15d62a7e9a6d761104aab35e">SDIO_STA_TXUNDERR_Pos</a>)</td></tr>
<tr class="separator:gac651b75734596780cc225b1c1688741d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9dcdb8b90d8266eb0c5a2be81238aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa">SDIO_STA_TXUNDERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac651b75734596780cc225b1c1688741d">SDIO_STA_TXUNDERR_Msk</a></td></tr>
<tr class="separator:ga4b9dcdb8b90d8266eb0c5a2be81238aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72faf7690680a4a9fbeb3da74699d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae72faf7690680a4a9fbeb3da74699d0d">SDIO_STA_RXOVERR_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gae72faf7690680a4a9fbeb3da74699d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd1da9061309343205c1421250ec2ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd1da9061309343205c1421250ec2ac">SDIO_STA_RXOVERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae72faf7690680a4a9fbeb3da74699d0d">SDIO_STA_RXOVERR_Pos</a>)</td></tr>
<tr class="separator:ga8cd1da9061309343205c1421250ec2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b91289c9f6b773f928706ae8a5ddfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc">SDIO_STA_RXOVERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd1da9061309343205c1421250ec2ac">SDIO_STA_RXOVERR_Msk</a></td></tr>
<tr class="separator:gad4b91289c9f6b773f928706ae8a5ddfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa10e00ee0c79b38dd2aa074d4d7d604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa10e00ee0c79b38dd2aa074d4d7d604">SDIO_STA_CMDREND_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gafa10e00ee0c79b38dd2aa074d4d7d604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ab895524d8a5cbf1b1104abcdf013fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ab895524d8a5cbf1b1104abcdf013fe">SDIO_STA_CMDREND_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa10e00ee0c79b38dd2aa074d4d7d604">SDIO_STA_CMDREND_Pos</a>)</td></tr>
<tr class="separator:ga3ab895524d8a5cbf1b1104abcdf013fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga096f11117736a2252f1cd5c4cccdc6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6">SDIO_STA_CMDREND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ab895524d8a5cbf1b1104abcdf013fe">SDIO_STA_CMDREND_Msk</a></td></tr>
<tr class="separator:ga096f11117736a2252f1cd5c4cccdc6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec49be725a39b21c24769feb4f43b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeec49be725a39b21c24769feb4f43b89">SDIO_STA_CMDSENT_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaeec49be725a39b21c24769feb4f43b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff987cbe6f2afc731016591f7dca4f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff987cbe6f2afc731016591f7dca4f7">SDIO_STA_CMDSENT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeec49be725a39b21c24769feb4f43b89">SDIO_STA_CMDSENT_Pos</a>)</td></tr>
<tr class="separator:ga7ff987cbe6f2afc731016591f7dca4f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa550641dc6aa942e1b524ad0e557a284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284">SDIO_STA_CMDSENT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff987cbe6f2afc731016591f7dca4f7">SDIO_STA_CMDSENT_Msk</a></td></tr>
<tr class="separator:gaa550641dc6aa942e1b524ad0e557a284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaa45c46418b926d742e8c557eca124d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaa45c46418b926d742e8c557eca124d">SDIO_STA_DATAEND_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaaa45c46418b926d742e8c557eca124d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ffad41e1ac6eb225eb1f06f320a9c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39ffad41e1ac6eb225eb1f06f320a9c2">SDIO_STA_DATAEND_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaa45c46418b926d742e8c557eca124d">SDIO_STA_DATAEND_Pos</a>)</td></tr>
<tr class="separator:ga39ffad41e1ac6eb225eb1f06f320a9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe7e354a903b957943cf5b6bed4cdf6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b">SDIO_STA_DATAEND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39ffad41e1ac6eb225eb1f06f320a9c2">SDIO_STA_DATAEND_Msk</a></td></tr>
<tr class="separator:gafe7e354a903b957943cf5b6bed4cdf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2d7138c3bcb7ccf0d90c93daac3a43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2d7138c3bcb7ccf0d90c93daac3a43a">SDIO_STA_STBITERR_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gac2d7138c3bcb7ccf0d90c93daac3a43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c826404242f6e6ff56c3b6b3e42863a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c826404242f6e6ff56c3b6b3e42863a">SDIO_STA_STBITERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2d7138c3bcb7ccf0d90c93daac3a43a">SDIO_STA_STBITERR_Pos</a>)</td></tr>
<tr class="separator:ga0c826404242f6e6ff56c3b6b3e42863a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9ef8e72604e9997da23601a2dd84a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9ef8e72604e9997da23601a2dd84a4">SDIO_STA_STBITERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c826404242f6e6ff56c3b6b3e42863a">SDIO_STA_STBITERR_Msk</a></td></tr>
<tr class="separator:ga7a9ef8e72604e9997da23601a2dd84a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b7b1a0c443227a070222af9cd212f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56b7b1a0c443227a070222af9cd212f5">SDIO_STA_DBCKEND_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga56b7b1a0c443227a070222af9cd212f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9c1646ceeca1e8e93ca1f4bbb2fd12f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9c1646ceeca1e8e93ca1f4bbb2fd12f">SDIO_STA_DBCKEND_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56b7b1a0c443227a070222af9cd212f5">SDIO_STA_DBCKEND_Pos</a>)</td></tr>
<tr class="separator:gac9c1646ceeca1e8e93ca1f4bbb2fd12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fabf2c02cba6d4de1e90d8d1dc9793c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c">SDIO_STA_DBCKEND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9c1646ceeca1e8e93ca1f4bbb2fd12f">SDIO_STA_DBCKEND_Msk</a></td></tr>
<tr class="separator:ga2fabf2c02cba6d4de1e90d8d1dc9793c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2390484299f14b720b5f5e3fa5811538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2390484299f14b720b5f5e3fa5811538">SDIO_STA_CMDACT_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga2390484299f14b720b5f5e3fa5811538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c9c8a3be5f8615d36927da8c7152c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9c9c8a3be5f8615d36927da8c7152c2">SDIO_STA_CMDACT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2390484299f14b720b5f5e3fa5811538">SDIO_STA_CMDACT_Pos</a>)</td></tr>
<tr class="separator:gaa9c9c8a3be5f8615d36927da8c7152c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ccdac7a223635ee5b38a4bae8f30cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc">SDIO_STA_CMDACT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9c9c8a3be5f8615d36927da8c7152c2">SDIO_STA_CMDACT_Msk</a></td></tr>
<tr class="separator:ga99ccdac7a223635ee5b38a4bae8f30cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ef38c70701b9ca0d77927071bfdd10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47ef38c70701b9ca0d77927071bfdd10">SDIO_STA_TXACT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga47ef38c70701b9ca0d77927071bfdd10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8013f5e0b7c82bd29351e0428af7240f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8013f5e0b7c82bd29351e0428af7240f">SDIO_STA_TXACT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga47ef38c70701b9ca0d77927071bfdd10">SDIO_STA_TXACT_Pos</a>)</td></tr>
<tr class="separator:ga8013f5e0b7c82bd29351e0428af7240f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908feb4957f48390bc2fc0bde47ac784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784">SDIO_STA_TXACT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8013f5e0b7c82bd29351e0428af7240f">SDIO_STA_TXACT_Msk</a></td></tr>
<tr class="separator:ga908feb4957f48390bc2fc0bde47ac784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a48d2dd6535975e9d584964067f41a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a48d2dd6535975e9d584964067f41a6">SDIO_STA_RXACT_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga3a48d2dd6535975e9d584964067f41a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6804febb98fae68a60c58b4c1e0935e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6804febb98fae68a60c58b4c1e0935e3">SDIO_STA_RXACT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a48d2dd6535975e9d584964067f41a6">SDIO_STA_RXACT_Pos</a>)</td></tr>
<tr class="separator:ga6804febb98fae68a60c58b4c1e0935e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2f52b50765fa449dcfabc39b099796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796">SDIO_STA_RXACT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6804febb98fae68a60c58b4c1e0935e3">SDIO_STA_RXACT_Msk</a></td></tr>
<tr class="separator:gaad2f52b50765fa449dcfabc39b099796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3a623bdff29b95c5a45c523a90fe12e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3a623bdff29b95c5a45c523a90fe12e">SDIO_STA_TXFIFOHE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaf3a623bdff29b95c5a45c523a90fe12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41135726ff869b6aa9a2f0ed1383ea53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41135726ff869b6aa9a2f0ed1383ea53">SDIO_STA_TXFIFOHE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3a623bdff29b95c5a45c523a90fe12e">SDIO_STA_TXFIFOHE_Pos</a>)</td></tr>
<tr class="separator:ga41135726ff869b6aa9a2f0ed1383ea53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b9e38be5956dde69049154facc62fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd">SDIO_STA_TXFIFOHE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41135726ff869b6aa9a2f0ed1383ea53">SDIO_STA_TXFIFOHE_Msk</a></td></tr>
<tr class="separator:ga62b9e38be5956dde69049154facc62fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f8b161fe0ebbd71a38e85c8caa3a466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f8b161fe0ebbd71a38e85c8caa3a466">SDIO_STA_RXFIFOHF_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga7f8b161fe0ebbd71a38e85c8caa3a466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a590a016f50e757d6eb58248f9af026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a590a016f50e757d6eb58248f9af026">SDIO_STA_RXFIFOHF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f8b161fe0ebbd71a38e85c8caa3a466">SDIO_STA_RXFIFOHF_Pos</a>)</td></tr>
<tr class="separator:ga0a590a016f50e757d6eb58248f9af026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7916c47ee972376a0eaee584133ca36d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d">SDIO_STA_RXFIFOHF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a590a016f50e757d6eb58248f9af026">SDIO_STA_RXFIFOHF_Msk</a></td></tr>
<tr class="separator:ga7916c47ee972376a0eaee584133ca36d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634b30add702067001f17455bc691740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga634b30add702067001f17455bc691740">SDIO_STA_TXFIFOF_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga634b30add702067001f17455bc691740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d17bbac6dd7388ed367c5ccfa5be1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9d17bbac6dd7388ed367c5ccfa5be1c">SDIO_STA_TXFIFOF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga634b30add702067001f17455bc691740">SDIO_STA_TXFIFOF_Pos</a>)</td></tr>
<tr class="separator:gab9d17bbac6dd7388ed367c5ccfa5be1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1497b46f9a906001dabb7d7604f6c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05">SDIO_STA_TXFIFOF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9d17bbac6dd7388ed367c5ccfa5be1c">SDIO_STA_TXFIFOF_Msk</a></td></tr>
<tr class="separator:gae1497b46f9a906001dabb7d7604f6c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b297852e15be2ce6b2c08b7432f868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86b297852e15be2ce6b2c08b7432f868">SDIO_STA_RXFIFOF_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga86b297852e15be2ce6b2c08b7432f868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af9ed233f8115b8d3123bb274d197ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7af9ed233f8115b8d3123bb274d197ec">SDIO_STA_RXFIFOF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga86b297852e15be2ce6b2c08b7432f868">SDIO_STA_RXFIFOF_Pos</a>)</td></tr>
<tr class="separator:ga7af9ed233f8115b8d3123bb274d197ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85f46f873ca5fe91a1e8206d157b9446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446">SDIO_STA_RXFIFOF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7af9ed233f8115b8d3123bb274d197ec">SDIO_STA_RXFIFOF_Msk</a></td></tr>
<tr class="separator:ga85f46f873ca5fe91a1e8206d157b9446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08db94989b17f7ad2e47a029afc89ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08db94989b17f7ad2e47a029afc89ae2">SDIO_STA_TXFIFOE_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga08db94989b17f7ad2e47a029afc89ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae851570f79529e3027cd6ae80b9a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadae851570f79529e3027cd6ae80b9a19">SDIO_STA_TXFIFOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga08db94989b17f7ad2e47a029afc89ae2">SDIO_STA_TXFIFOE_Pos</a>)</td></tr>
<tr class="separator:gadae851570f79529e3027cd6ae80b9a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4624f95c5224c631f99571b5454acd86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86">SDIO_STA_TXFIFOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadae851570f79529e3027cd6ae80b9a19">SDIO_STA_TXFIFOE_Msk</a></td></tr>
<tr class="separator:ga4624f95c5224c631f99571b5454acd86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa66efed771cee7e43274a73357e77036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa66efed771cee7e43274a73357e77036">SDIO_STA_RXFIFOE_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaa66efed771cee7e43274a73357e77036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68af59ab8a514fc2ec9735db58bc4bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad68af59ab8a514fc2ec9735db58bc4bf">SDIO_STA_RXFIFOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa66efed771cee7e43274a73357e77036">SDIO_STA_RXFIFOE_Pos</a>)</td></tr>
<tr class="separator:gad68af59ab8a514fc2ec9735db58bc4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44bf9f7321d65a3effd2df469a58a464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464">SDIO_STA_RXFIFOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad68af59ab8a514fc2ec9735db58bc4bf">SDIO_STA_RXFIFOE_Msk</a></td></tr>
<tr class="separator:ga44bf9f7321d65a3effd2df469a58a464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae685d8223202af5aaf85779c9b9c33ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae685d8223202af5aaf85779c9b9c33ce">SDIO_STA_TXDAVL_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gae685d8223202af5aaf85779c9b9c33ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ce2c8660375bdf8f10e49af1966f64f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ce2c8660375bdf8f10e49af1966f64f">SDIO_STA_TXDAVL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae685d8223202af5aaf85779c9b9c33ce">SDIO_STA_TXDAVL_Pos</a>)</td></tr>
<tr class="separator:ga5ce2c8660375bdf8f10e49af1966f64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b374518e813f7a1ac4aec3b24b7517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517">SDIO_STA_TXDAVL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ce2c8660375bdf8f10e49af1966f64f">SDIO_STA_TXDAVL_Msk</a></td></tr>
<tr class="separator:ga19b374518e813f7a1ac4aec3b24b7517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eff3fcfe1a6b51137bb2faa735ede8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eff3fcfe1a6b51137bb2faa735ede8d">SDIO_STA_RXDAVL_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga5eff3fcfe1a6b51137bb2faa735ede8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3c400c578bed5233c91c6e9570a651d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3c400c578bed5233c91c6e9570a651d">SDIO_STA_RXDAVL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eff3fcfe1a6b51137bb2faa735ede8d">SDIO_STA_RXDAVL_Pos</a>)</td></tr>
<tr class="separator:gaf3c400c578bed5233c91c6e9570a651d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcad9b8c0e3ccba1aa389d7713db6803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803">SDIO_STA_RXDAVL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3c400c578bed5233c91c6e9570a651d">SDIO_STA_RXDAVL_Msk</a></td></tr>
<tr class="separator:gadcad9b8c0e3ccba1aa389d7713db6803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d1c55503940b44780c405d6e6f7581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d1c55503940b44780c405d6e6f7581">SDIO_STA_SDIOIT_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gac1d1c55503940b44780c405d6e6f7581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20bfd0933cc814ac479a82f720ab423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20bfd0933cc814ac479a82f720ab423">SDIO_STA_SDIOIT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1d1c55503940b44780c405d6e6f7581">SDIO_STA_SDIOIT_Pos</a>)</td></tr>
<tr class="separator:gae20bfd0933cc814ac479a82f720ab423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df3c10c37285faedb2d853aea4e63dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc">SDIO_STA_SDIOIT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae20bfd0933cc814ac479a82f720ab423">SDIO_STA_SDIOIT_Msk</a></td></tr>
<tr class="separator:ga5df3c10c37285faedb2d853aea4e63dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66310759b05b535f231c7750a2cba57e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66310759b05b535f231c7750a2cba57e">SDIO_STA_CEATAEND_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga66310759b05b535f231c7750a2cba57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51fdc310e3b16750da76a9d850278a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa51fdc310e3b16750da76a9d850278a3">SDIO_STA_CEATAEND_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga66310759b05b535f231c7750a2cba57e">SDIO_STA_CEATAEND_Pos</a>)</td></tr>
<tr class="separator:gaa51fdc310e3b16750da76a9d850278a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8ef3b4157374fd2b5fc8ed12b77a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c">SDIO_STA_CEATAEND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa51fdc310e3b16750da76a9d850278a3">SDIO_STA_CEATAEND_Msk</a></td></tr>
<tr class="separator:ga5d8ef3b4157374fd2b5fc8ed12b77a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab10c6948f7bdd82257df5c11a367162c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab10c6948f7bdd82257df5c11a367162c">SDIO_ICR_CCRCFAILC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab10c6948f7bdd82257df5c11a367162c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9217341f3df0a8ff9f874c86a12ce2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9217341f3df0a8ff9f874c86a12ce2b">SDIO_ICR_CCRCFAILC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab10c6948f7bdd82257df5c11a367162c">SDIO_ICR_CCRCFAILC_Pos</a>)</td></tr>
<tr class="separator:gac9217341f3df0a8ff9f874c86a12ce2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44708c45f675cf065f1c7fc9311d6e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43">SDIO_ICR_CCRCFAILC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9217341f3df0a8ff9f874c86a12ce2b">SDIO_ICR_CCRCFAILC_Msk</a></td></tr>
<tr class="separator:ga44708c45f675cf065f1c7fc9311d6e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b4ddca0c23778a5863dceeb2bbfbeb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b4ddca0c23778a5863dceeb2bbfbeb2">SDIO_ICR_DCRCFAILC_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4b4ddca0c23778a5863dceeb2bbfbeb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1da8c0983fb1afa1403cbb59e453ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1da8c0983fb1afa1403cbb59e453ad8">SDIO_ICR_DCRCFAILC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b4ddca0c23778a5863dceeb2bbfbeb2">SDIO_ICR_DCRCFAILC_Pos</a>)</td></tr>
<tr class="separator:gab1da8c0983fb1afa1403cbb59e453ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cb6cde5f88a5d2b635a830dd401c4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0">SDIO_ICR_DCRCFAILC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1da8c0983fb1afa1403cbb59e453ad8">SDIO_ICR_DCRCFAILC_Msk</a></td></tr>
<tr class="separator:ga2cb6cde5f88a5d2b635a830dd401c4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cc705eed0b33038e018d6b72096de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96cc705eed0b33038e018d6b72096de3">SDIO_ICR_CTIMEOUTC_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga96cc705eed0b33038e018d6b72096de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e808d2c69f391700674c1a5e438b453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e808d2c69f391700674c1a5e438b453">SDIO_ICR_CTIMEOUTC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga96cc705eed0b33038e018d6b72096de3">SDIO_ICR_CTIMEOUTC_Pos</a>)</td></tr>
<tr class="separator:ga5e808d2c69f391700674c1a5e438b453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d128bee8a97ae9971d42f844d2e297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297">SDIO_ICR_CTIMEOUTC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e808d2c69f391700674c1a5e438b453">SDIO_ICR_CTIMEOUTC_Msk</a></td></tr>
<tr class="separator:gac4d128bee8a97ae9971d42f844d2e297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada71c35f6df85b0c2193cf39745308fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada71c35f6df85b0c2193cf39745308fd">SDIO_ICR_DTIMEOUTC_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gada71c35f6df85b0c2193cf39745308fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca4ee048763e8a5a9205b8e3238ac2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca4ee048763e8a5a9205b8e3238ac2d">SDIO_ICR_DTIMEOUTC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada71c35f6df85b0c2193cf39745308fd">SDIO_ICR_DTIMEOUTC_Pos</a>)</td></tr>
<tr class="separator:ga8ca4ee048763e8a5a9205b8e3238ac2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb64d3d07a5841ee9f18ff6bc75350b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b">SDIO_ICR_DTIMEOUTC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca4ee048763e8a5a9205b8e3238ac2d">SDIO_ICR_DTIMEOUTC_Msk</a></td></tr>
<tr class="separator:gadcb64d3d07a5841ee9f18ff6bc75350b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991a111fad2d762541ba63c49ac2a8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga991a111fad2d762541ba63c49ac2a8b8">SDIO_ICR_TXUNDERRC_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga991a111fad2d762541ba63c49ac2a8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a396bca8fa34f0e4d8387b814b9832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54a396bca8fa34f0e4d8387b814b9832">SDIO_ICR_TXUNDERRC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga991a111fad2d762541ba63c49ac2a8b8">SDIO_ICR_TXUNDERRC_Pos</a>)</td></tr>
<tr class="separator:ga54a396bca8fa34f0e4d8387b814b9832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9628d77973f35d628924172831b029f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8">SDIO_ICR_TXUNDERRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54a396bca8fa34f0e4d8387b814b9832">SDIO_ICR_TXUNDERRC_Msk</a></td></tr>
<tr class="separator:ga9628d77973f35d628924172831b029f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ed5c5350b9bc9edb9043d7cc0feda3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8ed5c5350b9bc9edb9043d7cc0feda3">SDIO_ICR_RXOVERRC_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gae8ed5c5350b9bc9edb9043d7cc0feda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab6dbc8ca0e4e78139131e59683aad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafab6dbc8ca0e4e78139131e59683aad7">SDIO_ICR_RXOVERRC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8ed5c5350b9bc9edb9043d7cc0feda3">SDIO_ICR_RXOVERRC_Pos</a>)</td></tr>
<tr class="separator:gafab6dbc8ca0e4e78139131e59683aad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2513d040c7695b152b0b423ad6f5c81e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e">SDIO_ICR_RXOVERRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafab6dbc8ca0e4e78139131e59683aad7">SDIO_ICR_RXOVERRC_Msk</a></td></tr>
<tr class="separator:ga2513d040c7695b152b0b423ad6f5c81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e00e57f1e28f8983ec21d94adbcdd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e00e57f1e28f8983ec21d94adbcdd7">SDIO_ICR_CMDRENDC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga24e00e57f1e28f8983ec21d94adbcdd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338691a5f364aa9d5c2e31741bf5e520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga338691a5f364aa9d5c2e31741bf5e520">SDIO_ICR_CMDRENDC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24e00e57f1e28f8983ec21d94adbcdd7">SDIO_ICR_CMDRENDC_Pos</a>)</td></tr>
<tr class="separator:ga338691a5f364aa9d5c2e31741bf5e520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb5c67aef48d5ee27b60107d938a58f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f">SDIO_ICR_CMDRENDC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga338691a5f364aa9d5c2e31741bf5e520">SDIO_ICR_CMDRENDC_Msk</a></td></tr>
<tr class="separator:ga8fb5c67aef48d5ee27b60107d938a58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd31121662a8f43e9d1e93f7809a78c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbd31121662a8f43e9d1e93f7809a78c">SDIO_ICR_CMDSENTC_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gadbd31121662a8f43e9d1e93f7809a78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f77128e853dcdb4202ef930d242cc80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f77128e853dcdb4202ef930d242cc80">SDIO_ICR_CMDSENTC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadbd31121662a8f43e9d1e93f7809a78c">SDIO_ICR_CMDSENTC_Pos</a>)</td></tr>
<tr class="separator:ga5f77128e853dcdb4202ef930d242cc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27fe45ef7461caf704186630b26a196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196">SDIO_ICR_CMDSENTC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f77128e853dcdb4202ef930d242cc80">SDIO_ICR_CMDSENTC_Msk</a></td></tr>
<tr class="separator:gaa27fe45ef7461caf704186630b26a196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8762bbd49f834e5cda527dada339a4ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8762bbd49f834e5cda527dada339a4ca">SDIO_ICR_DATAENDC_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8762bbd49f834e5cda527dada339a4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f3222f8b80e53b265fca0c903baaf3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f3222f8b80e53b265fca0c903baaf3f">SDIO_ICR_DATAENDC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8762bbd49f834e5cda527dada339a4ca">SDIO_ICR_DATAENDC_Pos</a>)</td></tr>
<tr class="separator:ga7f3222f8b80e53b265fca0c903baaf3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527e1f9cd295845d5be9975cf26bae7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e">SDIO_ICR_DATAENDC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f3222f8b80e53b265fca0c903baaf3f">SDIO_ICR_DATAENDC_Msk</a></td></tr>
<tr class="separator:ga527e1f9cd295845d5be9975cf26bae7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga374e5a92d4f2de580f73d098bba0dc52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga374e5a92d4f2de580f73d098bba0dc52">SDIO_ICR_STBITERRC_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga374e5a92d4f2de580f73d098bba0dc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd50f6a808007427eec1f2c823e78c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccd50f6a808007427eec1f2c823e78c5">SDIO_ICR_STBITERRC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga374e5a92d4f2de580f73d098bba0dc52">SDIO_ICR_STBITERRC_Pos</a>)</td></tr>
<tr class="separator:gaccd50f6a808007427eec1f2c823e78c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae614b5ab8a8aecbc3c1ce74645cdc28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c">SDIO_ICR_STBITERRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccd50f6a808007427eec1f2c823e78c5">SDIO_ICR_STBITERRC_Msk</a></td></tr>
<tr class="separator:gae614b5ab8a8aecbc3c1ce74645cdc28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a5675867470f147be32bd684344d6c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a5675867470f147be32bd684344d6c5">SDIO_ICR_DBCKENDC_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga5a5675867470f147be32bd684344d6c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f2c2204f0e3ea155189811ce855802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79f2c2204f0e3ea155189811ce855802">SDIO_ICR_DBCKENDC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a5675867470f147be32bd684344d6c5">SDIO_ICR_DBCKENDC_Pos</a>)</td></tr>
<tr class="separator:ga79f2c2204f0e3ea155189811ce855802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5518c07e39dc1f91603737d1a7180b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b">SDIO_ICR_DBCKENDC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79f2c2204f0e3ea155189811ce855802">SDIO_ICR_DBCKENDC_Msk</a></td></tr>
<tr class="separator:gadc5518c07e39dc1f91603737d1a7180b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f237d6521d4dcdcb4bdb5049b4d8c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f237d6521d4dcdcb4bdb5049b4d8c16">SDIO_ICR_SDIOITC_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga2f237d6521d4dcdcb4bdb5049b4d8c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6439a7e034a5af888f93c0e393119573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6439a7e034a5af888f93c0e393119573">SDIO_ICR_SDIOITC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f237d6521d4dcdcb4bdb5049b4d8c16">SDIO_ICR_SDIOITC_Pos</a>)</td></tr>
<tr class="separator:ga6439a7e034a5af888f93c0e393119573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2990db729fb017dfd659dc6cf8823761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761">SDIO_ICR_SDIOITC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6439a7e034a5af888f93c0e393119573">SDIO_ICR_SDIOITC_Msk</a></td></tr>
<tr class="separator:ga2990db729fb017dfd659dc6cf8823761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb5a4fcac3d143b45a4a0092c3f3664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb5a4fcac3d143b45a4a0092c3f3664">SDIO_ICR_CEATAENDC_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga3cb5a4fcac3d143b45a4a0092c3f3664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b6347d4f3229d35547e5ce5a27f481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51b6347d4f3229d35547e5ce5a27f481">SDIO_ICR_CEATAENDC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb5a4fcac3d143b45a4a0092c3f3664">SDIO_ICR_CEATAENDC_Pos</a>)</td></tr>
<tr class="separator:ga51b6347d4f3229d35547e5ce5a27f481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1cebd40fd1eafb59635b284c5a3f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34">SDIO_ICR_CEATAENDC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51b6347d4f3229d35547e5ce5a27f481">SDIO_ICR_CEATAENDC_Msk</a></td></tr>
<tr class="separator:ga6f1cebd40fd1eafb59635b284c5a3f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd6b95c5dfb466ba4fe1d6ba24a69167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd6b95c5dfb466ba4fe1d6ba24a69167">SDIO_MASK_CCRCFAILIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafd6b95c5dfb466ba4fe1d6ba24a69167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74c97fa260e2834d977ab7537bdd4ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac74c97fa260e2834d977ab7537bdd4ef">SDIO_MASK_CCRCFAILIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafd6b95c5dfb466ba4fe1d6ba24a69167">SDIO_MASK_CCRCFAILIE_Pos</a>)</td></tr>
<tr class="separator:gac74c97fa260e2834d977ab7537bdd4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e24d12a6c9af91337cb391d3ba698f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3">SDIO_MASK_CCRCFAILIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac74c97fa260e2834d977ab7537bdd4ef">SDIO_MASK_CCRCFAILIE_Msk</a></td></tr>
<tr class="separator:ga5e24d12a6c9af91337cb391d3ba698f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3cc4b96a34db55f9e9862e615f8c243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3cc4b96a34db55f9e9862e615f8c243">SDIO_MASK_DCRCFAILIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa3cc4b96a34db55f9e9862e615f8c243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0eb870977ae895b80ac57187a1d112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd0eb870977ae895b80ac57187a1d112">SDIO_MASK_DCRCFAILIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3cc4b96a34db55f9e9862e615f8c243">SDIO_MASK_DCRCFAILIE_Pos</a>)</td></tr>
<tr class="separator:gafd0eb870977ae895b80ac57187a1d112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2e106a1f7792f054c6cc1f60906a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09">SDIO_MASK_DCRCFAILIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd0eb870977ae895b80ac57187a1d112">SDIO_MASK_DCRCFAILIE_Msk</a></td></tr>
<tr class="separator:ga5e2e106a1f7792f054c6cc1f60906a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6023176201d68b77f056f32e85d5e4fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6023176201d68b77f056f32e85d5e4fc">SDIO_MASK_CTIMEOUTIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6023176201d68b77f056f32e85d5e4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b92fda0043d94bfef382fb74bf588b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01b92fda0043d94bfef382fb74bf588b">SDIO_MASK_CTIMEOUTIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6023176201d68b77f056f32e85d5e4fc">SDIO_MASK_CTIMEOUTIE_Pos</a>)</td></tr>
<tr class="separator:ga01b92fda0043d94bfef382fb74bf588b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f5a8c06e289522af0a679b08bdb014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014">SDIO_MASK_CTIMEOUTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01b92fda0043d94bfef382fb74bf588b">SDIO_MASK_CTIMEOUTIE_Msk</a></td></tr>
<tr class="separator:ga23f5a8c06e289522af0a679b08bdb014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee212e4944c5dd21acb553da80e84a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee212e4944c5dd21acb553da80e84a5">SDIO_MASK_DTIMEOUTIE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga6ee212e4944c5dd21acb553da80e84a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc92448e7adf15a3410f4c0a4c760eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc92448e7adf15a3410f4c0a4c760eeb">SDIO_MASK_DTIMEOUTIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee212e4944c5dd21acb553da80e84a5">SDIO_MASK_DTIMEOUTIE_Pos</a>)</td></tr>
<tr class="separator:gafc92448e7adf15a3410f4c0a4c760eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b4cc63338fe72abd76e5b399c47379b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b">SDIO_MASK_DTIMEOUTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc92448e7adf15a3410f4c0a4c760eeb">SDIO_MASK_DTIMEOUTIE_Msk</a></td></tr>
<tr class="separator:ga7b4cc63338fe72abd76e5b399c47379b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0289babaca7a9d6ae404e78709152f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0289babaca7a9d6ae404e78709152f20">SDIO_MASK_TXUNDERRIE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga0289babaca7a9d6ae404e78709152f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245c0ebe407cfe97f42c98563070a7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga245c0ebe407cfe97f42c98563070a7ef">SDIO_MASK_TXUNDERRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0289babaca7a9d6ae404e78709152f20">SDIO_MASK_TXUNDERRIE_Pos</a>)</td></tr>
<tr class="separator:ga245c0ebe407cfe97f42c98563070a7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e02e525dc6ca1bb294b174e7391753d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d">SDIO_MASK_TXUNDERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga245c0ebe407cfe97f42c98563070a7ef">SDIO_MASK_TXUNDERRIE_Msk</a></td></tr>
<tr class="separator:ga1e02e525dc6ca1bb294b174e7391753d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15463333aaa2b90d2339b6dc4bd4e3ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15463333aaa2b90d2339b6dc4bd4e3ea">SDIO_MASK_RXOVERRIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga15463333aaa2b90d2339b6dc4bd4e3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a0b758cbc6aed0e4a7633e451b55303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a0b758cbc6aed0e4a7633e451b55303">SDIO_MASK_RXOVERRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15463333aaa2b90d2339b6dc4bd4e3ea">SDIO_MASK_RXOVERRIE_Pos</a>)</td></tr>
<tr class="separator:ga1a0b758cbc6aed0e4a7633e451b55303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39f494cf2a6af6ced9eaeac751ea81e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4">SDIO_MASK_RXOVERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a0b758cbc6aed0e4a7633e451b55303">SDIO_MASK_RXOVERRIE_Msk</a></td></tr>
<tr class="separator:ga39f494cf2a6af6ced9eaeac751ea81e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd0400c13633977796a92dd74adeaf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd0400c13633977796a92dd74adeaf9">SDIO_MASK_CMDRENDIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gafbd0400c13633977796a92dd74adeaf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74564e18483f0efdea46c242d9c3b3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74564e18483f0efdea46c242d9c3b3a5">SDIO_MASK_CMDRENDIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbd0400c13633977796a92dd74adeaf9">SDIO_MASK_CMDRENDIE_Pos</a>)</td></tr>
<tr class="separator:ga74564e18483f0efdea46c242d9c3b3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fdedfc60a2019ff5f64533fcdd0c3f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1">SDIO_MASK_CMDRENDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74564e18483f0efdea46c242d9c3b3a5">SDIO_MASK_CMDRENDIE_Msk</a></td></tr>
<tr class="separator:ga5fdedfc60a2019ff5f64533fcdd0c3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad32e7a435cc2eaaf3fb38a908a206e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad32e7a435cc2eaaf3fb38a908a206e">SDIO_MASK_CMDSENTIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga6ad32e7a435cc2eaaf3fb38a908a206e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbd551da11e6e93c52b6727075baf9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbd551da11e6e93c52b6727075baf9f">SDIO_MASK_CMDSENTIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad32e7a435cc2eaaf3fb38a908a206e">SDIO_MASK_CMDSENTIE_Pos</a>)</td></tr>
<tr class="separator:ga3cbd551da11e6e93c52b6727075baf9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d541aea02974c03bd8a8426125c35ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff">SDIO_MASK_CMDSENTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbd551da11e6e93c52b6727075baf9f">SDIO_MASK_CMDSENTIE_Msk</a></td></tr>
<tr class="separator:ga0d541aea02974c03bd8a8426125c35ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6fa6436185588c5ea061ea7f214e81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6fa6436185588c5ea061ea7f214e81f">SDIO_MASK_DATAENDIE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae6fa6436185588c5ea061ea7f214e81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28535e2fb4bbf3caf2764a47535e837f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28535e2fb4bbf3caf2764a47535e837f">SDIO_MASK_DATAENDIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6fa6436185588c5ea061ea7f214e81f">SDIO_MASK_DATAENDIE_Pos</a>)</td></tr>
<tr class="separator:ga28535e2fb4bbf3caf2764a47535e837f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6398bd3e8312eea3b986ab59b80b466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466">SDIO_MASK_DATAENDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28535e2fb4bbf3caf2764a47535e837f">SDIO_MASK_DATAENDIE_Msk</a></td></tr>
<tr class="separator:gae6398bd3e8312eea3b986ab59b80b466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962af1aaad7bc9eb55689d694b3949a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga962af1aaad7bc9eb55689d694b3949a4">SDIO_MASK_STBITERRIE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga962af1aaad7bc9eb55689d694b3949a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0192872018530a05a2cec00d61a6a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0192872018530a05a2cec00d61a6a39">SDIO_MASK_STBITERRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga962af1aaad7bc9eb55689d694b3949a4">SDIO_MASK_STBITERRIE_Pos</a>)</td></tr>
<tr class="separator:gad0192872018530a05a2cec00d61a6a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4194bed51eb4a951a58a5d4062ba978f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4194bed51eb4a951a58a5d4062ba978f">SDIO_MASK_STBITERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0192872018530a05a2cec00d61a6a39">SDIO_MASK_STBITERRIE_Msk</a></td></tr>
<tr class="separator:ga4194bed51eb4a951a58a5d4062ba978f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e2c1e3ade0e06784c004b34410e9ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75e2c1e3ade0e06784c004b34410e9ef">SDIO_MASK_DBCKENDIE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga75e2c1e3ade0e06784c004b34410e9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd5167ec8f17f72e3d604c3f628bd06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafd5167ec8f17f72e3d604c3f628bd06">SDIO_MASK_DBCKENDIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga75e2c1e3ade0e06784c004b34410e9ef">SDIO_MASK_DBCKENDIE_Pos</a>)</td></tr>
<tr class="separator:gaafd5167ec8f17f72e3d604c3f628bd06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947e5da36c9eeca0b48f3356067dff00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00">SDIO_MASK_DBCKENDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafd5167ec8f17f72e3d604c3f628bd06">SDIO_MASK_DBCKENDIE_Msk</a></td></tr>
<tr class="separator:ga947e5da36c9eeca0b48f3356067dff00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2447a1963bd315c20f05574acd8efac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2447a1963bd315c20f05574acd8efac0">SDIO_MASK_CMDACTIE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga2447a1963bd315c20f05574acd8efac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44d7772868e54b7a90f90a4a52520ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae44d7772868e54b7a90f90a4a52520ec">SDIO_MASK_CMDACTIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447a1963bd315c20f05574acd8efac0">SDIO_MASK_CMDACTIE_Pos</a>)</td></tr>
<tr class="separator:gae44d7772868e54b7a90f90a4a52520ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63b504f02ea0b1e5ec48962799fde88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88">SDIO_MASK_CMDACTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae44d7772868e54b7a90f90a4a52520ec">SDIO_MASK_CMDACTIE_Msk</a></td></tr>
<tr class="separator:gad63b504f02ea0b1e5ec48962799fde88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985a6a5e37ed6fb963deb83f0acd457b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga985a6a5e37ed6fb963deb83f0acd457b">SDIO_MASK_TXACTIE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga985a6a5e37ed6fb963deb83f0acd457b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bc5a7e08f3f427ccd7769c67233e5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3bc5a7e08f3f427ccd7769c67233e5d">SDIO_MASK_TXACTIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga985a6a5e37ed6fb963deb83f0acd457b">SDIO_MASK_TXACTIE_Pos</a>)</td></tr>
<tr class="separator:gad3bc5a7e08f3f427ccd7769c67233e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbfbc3f69ab77171eb1a0058783b1e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0">SDIO_MASK_TXACTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3bc5a7e08f3f427ccd7769c67233e5d">SDIO_MASK_TXACTIE_Msk</a></td></tr>
<tr class="separator:ga9bbfbc3f69ab77171eb1a0058783b1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243af5a2aca3b596fa214416a70f969f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga243af5a2aca3b596fa214416a70f969f">SDIO_MASK_RXACTIE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga243af5a2aca3b596fa214416a70f969f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e765da34a593f616c4435093d0a1d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70e765da34a593f616c4435093d0a1d8">SDIO_MASK_RXACTIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga243af5a2aca3b596fa214416a70f969f">SDIO_MASK_RXACTIE_Pos</a>)</td></tr>
<tr class="separator:ga70e765da34a593f616c4435093d0a1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9768c39a5d9d3c5519eb522c62a75eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae">SDIO_MASK_RXACTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70e765da34a593f616c4435093d0a1d8">SDIO_MASK_RXACTIE_Msk</a></td></tr>
<tr class="separator:ga9768c39a5d9d3c5519eb522c62a75eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10c89cc7329707f9c9aa1c3ad259980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad10c89cc7329707f9c9aa1c3ad259980">SDIO_MASK_TXFIFOHEIE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gad10c89cc7329707f9c9aa1c3ad259980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a0538971e372ab926c3a9f935b2502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a0538971e372ab926c3a9f935b2502">SDIO_MASK_TXFIFOHEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad10c89cc7329707f9c9aa1c3ad259980">SDIO_MASK_TXFIFOHEIE_Pos</a>)</td></tr>
<tr class="separator:ga31a0538971e372ab926c3a9f935b2502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9cf28de8489fee023ea353df0e13fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7">SDIO_MASK_TXFIFOHEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31a0538971e372ab926c3a9f935b2502">SDIO_MASK_TXFIFOHEIE_Msk</a></td></tr>
<tr class="separator:gad9cf28de8489fee023ea353df0e13fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad002b428c2d95c229b914fac2a620ef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad002b428c2d95c229b914fac2a620ef8">SDIO_MASK_RXFIFOHFIE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad002b428c2d95c229b914fac2a620ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4590335a3dcdb764c68d8f31bc58d2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4590335a3dcdb764c68d8f31bc58d2ba">SDIO_MASK_RXFIFOHFIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad002b428c2d95c229b914fac2a620ef8">SDIO_MASK_RXFIFOHFIE_Pos</a>)</td></tr>
<tr class="separator:ga4590335a3dcdb764c68d8f31bc58d2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d50028fc671494508aecb04e727102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102">SDIO_MASK_RXFIFOHFIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4590335a3dcdb764c68d8f31bc58d2ba">SDIO_MASK_RXFIFOHFIE_Msk</a></td></tr>
<tr class="separator:ga04d50028fc671494508aecb04e727102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadb33e583b2dd534458a807d4efa4d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadb33e583b2dd534458a807d4efa4d97">SDIO_MASK_TXFIFOFIE_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaadb33e583b2dd534458a807d4efa4d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60848e2a91f045224142d4a9ba87baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae60848e2a91f045224142d4a9ba87baf">SDIO_MASK_TXFIFOFIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaadb33e583b2dd534458a807d4efa4d97">SDIO_MASK_TXFIFOFIE_Pos</a>)</td></tr>
<tr class="separator:gae60848e2a91f045224142d4a9ba87baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a602b975ce16ef03083947aded0172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172">SDIO_MASK_TXFIFOFIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae60848e2a91f045224142d4a9ba87baf">SDIO_MASK_TXFIFOFIE_Msk</a></td></tr>
<tr class="separator:ga03a602b975ce16ef03083947aded0172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcac0bf1f49c1677a8fee6aab994a453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcac0bf1f49c1677a8fee6aab994a453">SDIO_MASK_RXFIFOFIE_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gadcac0bf1f49c1677a8fee6aab994a453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4550fadc2377f998ad61c94f37047e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4550fadc2377f998ad61c94f37047e41">SDIO_MASK_RXFIFOFIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadcac0bf1f49c1677a8fee6aab994a453">SDIO_MASK_RXFIFOFIE_Pos</a>)</td></tr>
<tr class="separator:ga4550fadc2377f998ad61c94f37047e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18c4bdf8fa4ee85596a89de00158fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb">SDIO_MASK_RXFIFOFIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4550fadc2377f998ad61c94f37047e41">SDIO_MASK_RXFIFOFIE_Msk</a></td></tr>
<tr class="separator:gaf18c4bdf8fa4ee85596a89de00158fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c795dfbbb4b28e0acdec9ad9ec7f590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c795dfbbb4b28e0acdec9ad9ec7f590">SDIO_MASK_TXFIFOEIE_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga1c795dfbbb4b28e0acdec9ad9ec7f590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05690f47ab17f3296f9e7c1f775546f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05690f47ab17f3296f9e7c1f775546f1">SDIO_MASK_TXFIFOEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c795dfbbb4b28e0acdec9ad9ec7f590">SDIO_MASK_TXFIFOEIE_Pos</a>)</td></tr>
<tr class="separator:ga05690f47ab17f3296f9e7c1f775546f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e1d67150fad62dc1ca7783f3a19372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372">SDIO_MASK_TXFIFOEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05690f47ab17f3296f9e7c1f775546f1">SDIO_MASK_TXFIFOEIE_Msk</a></td></tr>
<tr class="separator:ga11e1d67150fad62dc1ca7783f3a19372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80b2ced5391058cad7184a273b7c8fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac80b2ced5391058cad7184a273b7c8fd">SDIO_MASK_RXFIFOEIE_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gac80b2ced5391058cad7184a273b7c8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga432a6fa01c2c45135e5d7c43fef9f21b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga432a6fa01c2c45135e5d7c43fef9f21b">SDIO_MASK_RXFIFOEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac80b2ced5391058cad7184a273b7c8fd">SDIO_MASK_RXFIFOEIE_Pos</a>)</td></tr>
<tr class="separator:ga432a6fa01c2c45135e5d7c43fef9f21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc23fa1c153a9e5216baeef7922e412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412">SDIO_MASK_RXFIFOEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga432a6fa01c2c45135e5d7c43fef9f21b">SDIO_MASK_RXFIFOEIE_Msk</a></td></tr>
<tr class="separator:gadbc23fa1c153a9e5216baeef7922e412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5efa0b963adeda521a951841b9da44e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5efa0b963adeda521a951841b9da44e5">SDIO_MASK_TXDAVLIE_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga5efa0b963adeda521a951841b9da44e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36e2a9aae5673ab117a1e33c2af0d801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36e2a9aae5673ab117a1e33c2af0d801">SDIO_MASK_TXDAVLIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5efa0b963adeda521a951841b9da44e5">SDIO_MASK_TXDAVLIE_Pos</a>)</td></tr>
<tr class="separator:ga36e2a9aae5673ab117a1e33c2af0d801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1988093a6df087ebb8ff41a51962da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da">SDIO_MASK_TXDAVLIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36e2a9aae5673ab117a1e33c2af0d801">SDIO_MASK_TXDAVLIE_Msk</a></td></tr>
<tr class="separator:ga9a1988093a6df087ebb8ff41a51962da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8703a3b6e980002afae732dc62f40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb8703a3b6e980002afae732dc62f40e">SDIO_MASK_RXDAVLIE_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gadb8703a3b6e980002afae732dc62f40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d7d199042e90d08b1542fbf551d756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20d7d199042e90d08b1542fbf551d756">SDIO_MASK_RXDAVLIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb8703a3b6e980002afae732dc62f40e">SDIO_MASK_RXDAVLIE_Pos</a>)</td></tr>
<tr class="separator:ga20d7d199042e90d08b1542fbf551d756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9da7d15902e6f94b79968a07250696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696">SDIO_MASK_RXDAVLIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20d7d199042e90d08b1542fbf551d756">SDIO_MASK_RXDAVLIE_Msk</a></td></tr>
<tr class="separator:gafa9da7d15902e6f94b79968a07250696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b99a0d2f0e9d1629e5fe9904c8d042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5b99a0d2f0e9d1629e5fe9904c8d042">SDIO_MASK_SDIOITIE_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gac5b99a0d2f0e9d1629e5fe9904c8d042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab53292cf69bf87c65f8b41970b06c4fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab53292cf69bf87c65f8b41970b06c4fd">SDIO_MASK_SDIOITIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5b99a0d2f0e9d1629e5fe9904c8d042">SDIO_MASK_SDIOITIE_Pos</a>)</td></tr>
<tr class="separator:gab53292cf69bf87c65f8b41970b06c4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad73b7c7d480d2d71613995cfecc59138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138">SDIO_MASK_SDIOITIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab53292cf69bf87c65f8b41970b06c4fd">SDIO_MASK_SDIOITIE_Msk</a></td></tr>
<tr class="separator:gad73b7c7d480d2d71613995cfecc59138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc625ef424192b5a0875466d58b7d32a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc625ef424192b5a0875466d58b7d32a">SDIO_MASK_CEATAENDIE_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gacc625ef424192b5a0875466d58b7d32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7131c534b24505a7ec74cfbcd2d2fbca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7131c534b24505a7ec74cfbcd2d2fbca">SDIO_MASK_CEATAENDIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc625ef424192b5a0875466d58b7d32a">SDIO_MASK_CEATAENDIE_Pos</a>)</td></tr>
<tr class="separator:ga7131c534b24505a7ec74cfbcd2d2fbca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a19dd3039888ebdc40b2406be400749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a19dd3039888ebdc40b2406be400749">SDIO_MASK_CEATAENDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7131c534b24505a7ec74cfbcd2d2fbca">SDIO_MASK_CEATAENDIE_Msk</a></td></tr>
<tr class="separator:ga0a19dd3039888ebdc40b2406be400749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga078938dbe175e28e4d3898a04db76fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga078938dbe175e28e4d3898a04db76fc9">SDIO_FIFOCNT_FIFOCOUNT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga078938dbe175e28e4d3898a04db76fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6da07732f3b3e77ffabfed13a613ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6da07732f3b3e77ffabfed13a613ea">SDIO_FIFOCNT_FIFOCOUNT_Msk</a>&#160;&#160;&#160;(0xFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga078938dbe175e28e4d3898a04db76fc9">SDIO_FIFOCNT_FIFOCOUNT_Pos</a>)</td></tr>
<tr class="separator:ga8f6da07732f3b3e77ffabfed13a613ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45f5e0a2be89267f79cad57f456f0a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2">SDIO_FIFOCNT_FIFOCOUNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6da07732f3b3e77ffabfed13a613ea">SDIO_FIFOCNT_FIFOCOUNT_Msk</a></td></tr>
<tr class="separator:gaa45f5e0a2be89267f79cad57f456f0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801e95e916e2fefcab25aad333e63c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga801e95e916e2fefcab25aad333e63c0c">SDIO_FIFO_FIFODATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga801e95e916e2fefcab25aad333e63c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2000ca9b6103ee2ad7588b34283cfff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2000ca9b6103ee2ad7588b34283cfff">SDIO_FIFO_FIFODATA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga801e95e916e2fefcab25aad333e63c0c">SDIO_FIFO_FIFODATA_Pos</a>)</td></tr>
<tr class="separator:gaf2000ca9b6103ee2ad7588b34283cfff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc0d1e12c55398e2881fe917672da25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25">SDIO_FIFO_FIFODATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2000ca9b6103ee2ad7588b34283cfff">SDIO_FIFO_FIFODATA_Msk</a></td></tr>
<tr class="separator:ga5fc0d1e12c55398e2881fe917672da25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf384b964839c07357ce8503464436ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf384b964839c07357ce8503464436ed">SPI_I2S_FULLDUPLEX_SUPPORT</a></td></tr>
<tr class="separator:gadf384b964839c07357ce8503464436ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1d2c5a9e481ca06d0e29332f6f948a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1d2c5a9e481ca06d0e29332f6f948a">SPI_CR1_CPHA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2f1d2c5a9e481ca06d0e29332f6f948a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07233629d8982af09168080501d30522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">SPI_CR1_CPHA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1d2c5a9e481ca06d0e29332f6f948a">SPI_CR1_CPHA_Pos</a>)</td></tr>
<tr class="separator:ga07233629d8982af09168080501d30522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">SPI_CR1_CPHA_Msk</a></td></tr>
<tr class="separator:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd3274c0dce6293370773c5050f9c4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd3274c0dce6293370773c5050f9c4be">SPI_CR1_CPOL_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadd3274c0dce6293370773c5050f9c4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95caab18b821909a9547771f9316e2b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">SPI_CR1_CPOL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd3274c0dce6293370773c5050f9c4be">SPI_CR1_CPOL_Pos</a>)</td></tr>
<tr class="separator:ga95caab18b821909a9547771f9316e2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2616a10f5118cdc68fbdf0582481e124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">SPI_CR1_CPOL_Msk</a></td></tr>
<tr class="separator:ga2616a10f5118cdc68fbdf0582481e124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27567886a2c76d088e01ad16851cdb71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27567886a2c76d088e01ad16851cdb71">SPI_CR1_MSTR_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga27567886a2c76d088e01ad16851cdb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94621170d4ce16d6e7f2310461df97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">SPI_CR1_MSTR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27567886a2c76d088e01ad16851cdb71">SPI_CR1_MSTR_Pos</a>)</td></tr>
<tr class="separator:gab94621170d4ce16d6e7f2310461df97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">SPI_CR1_MSTR_Msk</a></td></tr>
<tr class="separator:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a71c219a81b476e66c3579d72120b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac6a71c219a81b476e66c3579d72120b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec378749f03998b5d2769c3d83deef23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">SPI_CR1_BR_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>)</td></tr>
<tr class="separator:gaec378749f03998b5d2769c3d83deef23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261af22667719a32b3ce566c1e261936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">SPI_CR1_BR_Msk</a></td></tr>
<tr class="separator:ga261af22667719a32b3ce566c1e261936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa364b123cf797044094cc229330ce321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>)</td></tr>
<tr class="separator:gaa364b123cf797044094cc229330ce321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>)</td></tr>
<tr class="separator:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b823d564e9d90150bcc6744b4ed622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>)</td></tr>
<tr class="separator:ga28b823d564e9d90150bcc6744b4ed622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5515b536f82c1d91a64bd534030284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5515b536f82c1d91a64bd534030284">SPI_CR1_SPE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga3f5515b536f82c1d91a64bd534030284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf4679f3fe8cfa50ecbac5b45d084bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">SPI_CR1_SPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5515b536f82c1d91a64bd534030284">SPI_CR1_SPE_Pos</a>)</td></tr>
<tr class="separator:ga5cf4679f3fe8cfa50ecbac5b45d084bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">SPI_CR1_SPE_Msk</a></td></tr>
<tr class="separator:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982b564879d1dc60a3be787409df0c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982b564879d1dc60a3be787409df0c27">SPI_CR1_LSBFIRST_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga982b564879d1dc60a3be787409df0c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">SPI_CR1_LSBFIRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga982b564879d1dc60a3be787409df0c27">SPI_CR1_LSBFIRST_Pos</a>)</td></tr>
<tr class="separator:gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">SPI_CR1_LSBFIRST_Msk</a></td></tr>
<tr class="separator:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99cf4909aa9307e01f61645451a9d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad99cf4909aa9307e01f61645451a9d0e">SPI_CR1_SSI_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad99cf4909aa9307e01f61645451a9d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0bfe153c59ffd52199d4b37e3287f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">SPI_CR1_SSI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad99cf4909aa9307e01f61645451a9d0e">SPI_CR1_SSI_Pos</a>)</td></tr>
<tr class="separator:gaf0bfe153c59ffd52199d4b37e3287f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f154374b58c0234f82ea326cb303a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">SPI_CR1_SSI_Msk</a></td></tr>
<tr class="separator:ga5f154374b58c0234f82ea326cb303a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2909290fab17ee930afc335811f574c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2909290fab17ee930afc335811f574c">SPI_CR1_SSM_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab2909290fab17ee930afc335811f574c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43417092a8ed735def35b386a251a7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">SPI_CR1_SSM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab2909290fab17ee930afc335811f574c">SPI_CR1_SSM_Pos</a>)</td></tr>
<tr class="separator:ga43417092a8ed735def35b386a251a7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e236047e05106cf1ba7929766311382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">SPI_CR1_SSM_Msk</a></td></tr>
<tr class="separator:ga0e236047e05106cf1ba7929766311382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd702fae4dcca65f3b43b2e02f67ee7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd702fae4dcca65f3b43b2e02f67ee7b">SPI_CR1_RXONLY_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gadd702fae4dcca65f3b43b2e02f67ee7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d6321808ed988c60d703e062d58b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">SPI_CR1_RXONLY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd702fae4dcca65f3b43b2e02f67ee7b">SPI_CR1_RXONLY_Pos</a>)</td></tr>
<tr class="separator:ga02d6321808ed988c60d703e062d58b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">SPI_CR1_RXONLY_Msk</a></td></tr>
<tr class="separator:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5290662db14690d4bcf30ed9e4694462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5290662db14690d4bcf30ed9e4694462">SPI_CR1_DFF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga5290662db14690d4bcf30ed9e4694462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a87fe55ac0f85e207a58fcd73610f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a87fe55ac0f85e207a58fcd73610f46">SPI_CR1_DFF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5290662db14690d4bcf30ed9e4694462">SPI_CR1_DFF_Pos</a>)</td></tr>
<tr class="separator:ga3a87fe55ac0f85e207a58fcd73610f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a87fe55ac0f85e207a58fcd73610f46">SPI_CR1_DFF_Msk</a></td></tr>
<tr class="separator:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4280bd0e8bcc3a268fa3a17b684499d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4280bd0e8bcc3a268fa3a17b684499d7">SPI_CR1_CRCNEXT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4280bd0e8bcc3a268fa3a17b684499d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebbf9ed4a9723901f5414654f151d816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">SPI_CR1_CRCNEXT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4280bd0e8bcc3a268fa3a17b684499d7">SPI_CR1_CRCNEXT_Pos</a>)</td></tr>
<tr class="separator:gaebbf9ed4a9723901f5414654f151d816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">SPI_CR1_CRCNEXT_Msk</a></td></tr>
<tr class="separator:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cb3022c5e3d98cd81a7ff1cb087fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54cb3022c5e3d98cd81a7ff1cb087fac">SPI_CR1_CRCEN_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga54cb3022c5e3d98cd81a7ff1cb087fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5a712f31c65ea8ee829377edc5ede3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">SPI_CR1_CRCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54cb3022c5e3d98cd81a7ff1cb087fac">SPI_CR1_CRCEN_Pos</a>)</td></tr>
<tr class="separator:ga2a5a712f31c65ea8ee829377edc5ede3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">SPI_CR1_CRCEN_Msk</a></td></tr>
<tr class="separator:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2975c27caad9e31aad719d78d591ac1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2975c27caad9e31aad719d78d591ac1d">SPI_CR1_BIDIOE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2975c27caad9e31aad719d78d591ac1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcee503ed5669187bb980faf90d57ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">SPI_CR1_BIDIOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2975c27caad9e31aad719d78d591ac1d">SPI_CR1_BIDIOE_Pos</a>)</td></tr>
<tr class="separator:ga5bcee503ed5669187bb980faf90d57ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378953916b7701bd49f063c0366b703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">SPI_CR1_BIDIOE_Msk</a></td></tr>
<tr class="separator:ga378953916b7701bd49f063c0366b703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07c9facbfdb0a7d5d89b1fd6a3ef711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07c9facbfdb0a7d5d89b1fd6a3ef711">SPI_CR1_BIDIMODE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gab07c9facbfdb0a7d5d89b1fd6a3ef711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c9301aa73d6795e9739f8d12d42c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">SPI_CR1_BIDIMODE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab07c9facbfdb0a7d5d89b1fd6a3ef711">SPI_CR1_BIDIMODE_Pos</a>)</td></tr>
<tr class="separator:gae2c9301aa73d6795e9739f8d12d42c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">SPI_CR1_BIDIMODE_Msk</a></td></tr>
<tr class="separator:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3079c4eebd0aef7bd22817bb99f21021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3079c4eebd0aef7bd22817bb99f21021">SPI_CR2_RXDMAEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3079c4eebd0aef7bd22817bb99f21021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae038c9a5d545c01038bf6628492cdc6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">SPI_CR2_RXDMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3079c4eebd0aef7bd22817bb99f21021">SPI_CR2_RXDMAEN_Pos</a>)</td></tr>
<tr class="separator:gae038c9a5d545c01038bf6628492cdc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23c590d98279634af05550702a806da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">SPI_CR2_RXDMAEN_Msk</a></td></tr>
<tr class="separator:gaf23c590d98279634af05550702a806da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24ae89d7e48296566cd18fb7495a2c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24ae89d7e48296566cd18fb7495a2c81">SPI_CR2_TXDMAEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga24ae89d7e48296566cd18fb7495a2c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884bb8bbd8b60cea7b7fb11a23231678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">SPI_CR2_TXDMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24ae89d7e48296566cd18fb7495a2c81">SPI_CR2_TXDMAEN_Pos</a>)</td></tr>
<tr class="separator:ga884bb8bbd8b60cea7b7fb11a23231678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eee671793983a3bd669c9173b2ce210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">SPI_CR2_TXDMAEN_Msk</a></td></tr>
<tr class="separator:ga3eee671793983a3bd669c9173b2ce210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d0f5f51a5804e1a204bf1643516896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d0f5f51a5804e1a204bf1643516896">SPI_CR2_SSOE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa0d0f5f51a5804e1a204bf1643516896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de245d8ff3e31709fd9a665e58f15c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">SPI_CR2_SSOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d0f5f51a5804e1a204bf1643516896">SPI_CR2_SSOE_Pos</a>)</td></tr>
<tr class="separator:ga4de245d8ff3e31709fd9a665e58f15c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94612b95395eff626f5f3d7d28352dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">SPI_CR2_SSOE_Msk</a></td></tr>
<tr class="separator:gae94612b95395eff626f5f3d7d28352dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa192ac1c1066c8867a6fec7de630d222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa192ac1c1066c8867a6fec7de630d222">SPI_CR2_FRF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa192ac1c1066c8867a6fec7de630d222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47060f3941e2410bd9bc3b570f39a3d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1">SPI_CR2_FRF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa192ac1c1066c8867a6fec7de630d222">SPI_CR2_FRF_Pos</a>)</td></tr>
<tr class="separator:ga47060f3941e2410bd9bc3b570f39a3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e3f41fa2150831afaac191046087f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1">SPI_CR2_FRF_Msk</a></td></tr>
<tr class="separator:ga09e3f41fa2150831afaac191046087f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632cdba8557df9c3bbd2561b93f4e0f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga632cdba8557df9c3bbd2561b93f4e0f7">SPI_CR2_ERRIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga632cdba8557df9c3bbd2561b93f4e0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb21a03a7b4e7bd38520e2909063c92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">SPI_CR2_ERRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga632cdba8557df9c3bbd2561b93f4e0f7">SPI_CR2_ERRIE_Pos</a>)</td></tr>
<tr class="separator:ga0fb21a03a7b4e7bd38520e2909063c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">SPI_CR2_ERRIE_Msk</a></td></tr>
<tr class="separator:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e1e16fa6007b96880333d0321c5971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e1e16fa6007b96880333d0321c5971">SPI_CR2_RXNEIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf2e1e16fa6007b96880333d0321c5971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad371f3900a415251ab34cd186d9a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">SPI_CR2_RXNEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e1e16fa6007b96880333d0321c5971">SPI_CR2_RXNEIE_Pos</a>)</td></tr>
<tr class="separator:ga3ad371f3900a415251ab34cd186d9a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">SPI_CR2_RXNEIE_Msk</a></td></tr>
<tr class="separator:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e9b00dc195c10d1baefd0687ab9262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01e9b00dc195c10d1baefd0687ab9262">SPI_CR2_TXEIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga01e9b00dc195c10d1baefd0687ab9262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d3cd4fd2b7dca5e43332a3e2a36641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">SPI_CR2_TXEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01e9b00dc195c10d1baefd0687ab9262">SPI_CR2_TXEIE_Pos</a>)</td></tr>
<tr class="separator:ga64d3cd4fd2b7dca5e43332a3e2a36641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f683a1252ccaf625cae1a978989b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">SPI_CR2_TXEIE_Msk</a></td></tr>
<tr class="separator:ga23f683a1252ccaf625cae1a978989b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306a27b203d1275f848f2767d76c9e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga306a27b203d1275f848f2767d76c9e3b">SPI_SR_RXNE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga306a27b203d1275f848f2767d76c9e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e7198d3d1f577cae637c8295e7691e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">SPI_SR_RXNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga306a27b203d1275f848f2767d76c9e3b">SPI_SR_RXNE_Pos</a>)</td></tr>
<tr class="separator:ga85e7198d3d1f577cae637c8295e7691e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e14de547aa06864abcd4b0422d8b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">SPI_SR_RXNE_Msk</a></td></tr>
<tr class="separator:ga40e14de547aa06864abcd4b0422d8b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92e10388eb117c22b63994b491d9ec9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92e10388eb117c22b63994b491d9ec9d">SPI_SR_TXE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga92e10388eb117c22b63994b491d9ec9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee9564d438c48424c767347324a2eb03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">SPI_SR_TXE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92e10388eb117c22b63994b491d9ec9d">SPI_SR_TXE_Pos</a>)</td></tr>
<tr class="separator:gaee9564d438c48424c767347324a2eb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">SPI_SR_TXE_Msk</a></td></tr>
<tr class="separator:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b742da8b06539f6119d020885a6e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5b742da8b06539f6119d020885a6e0c">SPI_SR_CHSIDE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae5b742da8b06539f6119d020885a6e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226666adbdbd46974bcc4a05772bbfc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4">SPI_SR_CHSIDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae5b742da8b06539f6119d020885a6e0c">SPI_SR_CHSIDE_Pos</a>)</td></tr>
<tr class="separator:ga226666adbdbd46974bcc4a05772bbfc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4">SPI_SR_CHSIDE_Msk</a></td></tr>
<tr class="separator:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93586e3966e74b1df8dbda75e68b26f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93586e3966e74b1df8dbda75e68b26f0">SPI_SR_UDR_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga93586e3966e74b1df8dbda75e68b26f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ceaae6d492b8b844ff2b83e3251d28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e">SPI_SR_UDR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93586e3966e74b1df8dbda75e68b26f0">SPI_SR_UDR_Pos</a>)</td></tr>
<tr class="separator:ga1ceaae6d492b8b844ff2b83e3251d28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d3292e963499c0e9a36869909229e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e">SPI_SR_UDR_Msk</a></td></tr>
<tr class="separator:ga13d3292e963499c0e9a36869909229e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga411b6a4aa85d06e425050130f82db35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga411b6a4aa85d06e425050130f82db35c">SPI_SR_CRCERR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga411b6a4aa85d06e425050130f82db35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f508924f9e531136bf0d4fadb68d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">SPI_SR_CRCERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga411b6a4aa85d06e425050130f82db35c">SPI_SR_CRCERR_Pos</a>)</td></tr>
<tr class="separator:gad4f508924f9e531136bf0d4fadb68d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e543fa9584fd636032a3ee735f750b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">SPI_SR_CRCERR_Msk</a></td></tr>
<tr class="separator:ga69e543fa9584fd636032a3ee735f750b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7ef73b03bbd542c54fc4e9c9124e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb7ef73b03bbd542c54fc4e9c9124e73">SPI_SR_MODF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gafb7ef73b03bbd542c54fc4e9c9124e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db9b07f317546b9f724067956b07e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">SPI_SR_MODF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb7ef73b03bbd542c54fc4e9c9124e73">SPI_SR_MODF_Pos</a>)</td></tr>
<tr class="separator:ga3db9b07f317546b9f724067956b07e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa043349833dc7b8138969c64f63adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">SPI_SR_MODF_Msk</a></td></tr>
<tr class="separator:gabaa043349833dc7b8138969c64f63adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6137ac3afbbc8b50c7a998368d2cb9be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6137ac3afbbc8b50c7a998368d2cb9be">SPI_SR_OVR_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga6137ac3afbbc8b50c7a998368d2cb9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73daf0783ad13468420bbf4d05e150dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">SPI_SR_OVR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6137ac3afbbc8b50c7a998368d2cb9be">SPI_SR_OVR_Pos</a>)</td></tr>
<tr class="separator:ga73daf0783ad13468420bbf4d05e150dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d902302c5eb81ce4a57029de281232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">SPI_SR_OVR_Msk</a></td></tr>
<tr class="separator:gaa8d902302c5eb81ce4a57029de281232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8313629719f8dc81536dd8faa824e6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8313629719f8dc81536dd8faa824e6c8">SPI_SR_BSY_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8313629719f8dc81536dd8faa824e6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcecff7ba1632cf4035a83dd588c4421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">SPI_SR_BSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8313629719f8dc81536dd8faa824e6c8">SPI_SR_BSY_Pos</a>)</td></tr>
<tr class="separator:gafcecff7ba1632cf4035a83dd588c4421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">SPI_SR_BSY_Msk</a></td></tr>
<tr class="separator:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0e70677f5775a55044111eb83e1ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0e70677f5775a55044111eb83e1ba6">SPI_SR_FRE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafb0e70677f5775a55044111eb83e1ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7e467f149f7b4f7c6eb2deb8be5338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338">SPI_SR_FRE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb0e70677f5775a55044111eb83e1ba6">SPI_SR_FRE_Pos</a>)</td></tr>
<tr class="separator:gabd7e467f149f7b4f7c6eb2deb8be5338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2c7cac9431231663af42e6f5aabce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6">SPI_SR_FRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338">SPI_SR_FRE_Msk</a></td></tr>
<tr class="separator:gace2c7cac9431231663af42e6f5aabce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b57ca6bca45cfdaed4a26fefc0da85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b57ca6bca45cfdaed4a26fefc0da85f">SPI_DR_DR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5b57ca6bca45cfdaed4a26fefc0da85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50021b52352481a497f21c72c33e966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">SPI_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b57ca6bca45cfdaed4a26fefc0da85f">SPI_DR_DR_Pos</a>)</td></tr>
<tr class="separator:gaf50021b52352481a497f21c72c33e966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">SPI_DR_DR_Msk</a></td></tr>
<tr class="separator:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0244eb48f4c5158b03dd4b26cc0d2eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0244eb48f4c5158b03dd4b26cc0d2eac">SPI_CRCPR_CRCPOLY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0244eb48f4c5158b03dd4b26cc0d2eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c234978a817dee4fc561201b3ef056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">SPI_CRCPR_CRCPOLY_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0244eb48f4c5158b03dd4b26cc0d2eac">SPI_CRCPR_CRCPOLY_Pos</a>)</td></tr>
<tr class="separator:ga67c234978a817dee4fc561201b3ef056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae968658ab837800723eafcc21af10247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">SPI_CRCPR_CRCPOLY_Msk</a></td></tr>
<tr class="separator:gae968658ab837800723eafcc21af10247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b80d92a2b51c4c61d5a646ac2b36129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b80d92a2b51c4c61d5a646ac2b36129">SPI_RXCRCR_RXCRC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2b80d92a2b51c4c61d5a646ac2b36129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3318f05b5d1bebf96434ae4bc88e46da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">SPI_RXCRCR_RXCRC_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b80d92a2b51c4c61d5a646ac2b36129">SPI_RXCRCR_RXCRC_Pos</a>)</td></tr>
<tr class="separator:ga3318f05b5d1bebf96434ae4bc88e46da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">SPI_RXCRCR_RXCRC_Msk</a></td></tr>
<tr class="separator:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0e6e24778c36e45838350d052916d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0e6e24778c36e45838350d052916d1">SPI_TXCRCR_TXCRC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0a0e6e24778c36e45838350d052916d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1f646ca0bb6ae44744956b39b0702d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">SPI_TXCRCR_TXCRC_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0e6e24778c36e45838350d052916d1">SPI_TXCRCR_TXCRC_Pos</a>)</td></tr>
<tr class="separator:gaca1f646ca0bb6ae44744956b39b0702d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c69dc721e89e40056999b64572dff09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">SPI_TXCRCR_TXCRC_Msk</a></td></tr>
<tr class="separator:ga1c69dc721e89e40056999b64572dff09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea301a1a44423c53d2d388a9c7677bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea301a1a44423c53d2d388a9c7677bd">SPI_I2SCFGR_CHLEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7ea301a1a44423c53d2d388a9c7677bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a842b52587ad0e434153bf9df2ecc50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50">SPI_I2SCFGR_CHLEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea301a1a44423c53d2d388a9c7677bd">SPI_I2SCFGR_CHLEN_Pos</a>)</td></tr>
<tr class="separator:ga7a842b52587ad0e434153bf9df2ecc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c362b3d703698a7891f032f6b29056f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50">SPI_I2SCFGR_CHLEN_Msk</a></td></tr>
<tr class="separator:ga9c362b3d703698a7891f032f6b29056f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a60bd1db55a2dfcf20a834e9ad05a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66">SPI_I2SCFGR_DATLEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga5a60bd1db55a2dfcf20a834e9ad05a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbffb30650c0d4c84232813213271169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169">SPI_I2SCFGR_DATLEN_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66">SPI_I2SCFGR_DATLEN_Pos</a>)</td></tr>
<tr class="separator:gabbffb30650c0d4c84232813213271169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc12f9d2003ab169a3f68e9d809f84ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169">SPI_I2SCFGR_DATLEN_Msk</a></td></tr>
<tr class="separator:gacc12f9d2003ab169a3f68e9d809f84ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20ad624085d2e533eea3662cb03d8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66">SPI_I2SCFGR_DATLEN_Pos</a>)</td></tr>
<tr class="separator:gaa20ad624085d2e533eea3662cb03d8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6e940d195fa1633cb1b23414f00412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66">SPI_I2SCFGR_DATLEN_Pos</a>)</td></tr>
<tr class="separator:gadf6e940d195fa1633cb1b23414f00412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf83ceaefcb4190b2fb5ae09f659d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf83ceaefcb4190b2fb5ae09f659d8d">SPI_I2SCFGR_CKPOL_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga2bf83ceaefcb4190b2fb5ae09f659d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3b7c3f4fc9a499410bff94553534f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5">SPI_I2SCFGR_CKPOL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf83ceaefcb4190b2fb5ae09f659d8d">SPI_I2SCFGR_CKPOL_Pos</a>)</td></tr>
<tr class="separator:ga7b3b7c3f4fc9a499410bff94553534f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5">SPI_I2SCFGR_CKPOL_Msk</a></td></tr>
<tr class="separator:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d794bb7f4327025db354ad26bf83986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986">SPI_I2SCFGR_I2SSTD_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8d794bb7f4327025db354ad26bf83986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff08fac3bb90bd73b0bdadddb6a1411a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a">SPI_I2SCFGR_I2SSTD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986">SPI_I2SCFGR_I2SSTD_Pos</a>)</td></tr>
<tr class="separator:gaff08fac3bb90bd73b0bdadddb6a1411a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a822a80be3a51524b42491248f8031f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a">SPI_I2SCFGR_I2SSTD_Msk</a></td></tr>
<tr class="separator:ga7a822a80be3a51524b42491248f8031f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeba0a45703463dfe05334364bdacbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986">SPI_I2SCFGR_I2SSTD_Pos</a>)</td></tr>
<tr class="separator:gafeba0a45703463dfe05334364bdacbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0142a3667f59bce9bae80d31e88a124a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986">SPI_I2SCFGR_I2SSTD_Pos</a>)</td></tr>
<tr class="separator:ga0142a3667f59bce9bae80d31e88a124a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf486d8ce50abc465f372b6fcc7a0704d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf486d8ce50abc465f372b6fcc7a0704d">SPI_I2SCFGR_PCMSYNC_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf486d8ce50abc465f372b6fcc7a0704d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeecf52a47dc8d82d6e3d3951c51f4dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1">SPI_I2SCFGR_PCMSYNC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf486d8ce50abc465f372b6fcc7a0704d">SPI_I2SCFGR_PCMSYNC_Pos</a>)</td></tr>
<tr class="separator:gaeecf52a47dc8d82d6e3d3951c51f4dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1">SPI_I2SCFGR_PCMSYNC_Msk</a></td></tr>
<tr class="separator:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7f5184bc8db838c594b07965e81619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619">SPI_I2SCFGR_I2SCFG_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga7c7f5184bc8db838c594b07965e81619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d">SPI_I2SCFGR_I2SCFG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619">SPI_I2SCFGR_I2SCFG_Pos</a>)</td></tr>
<tr class="separator:gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09fd11f6f97000266b30b015bf2cb68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d">SPI_I2SCFGR_I2SCFG_Msk</a></td></tr>
<tr class="separator:gaf09fd11f6f97000266b30b015bf2cb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421c94680ee8a2583419e2b0c89e995e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619">SPI_I2SCFGR_I2SCFG_Pos</a>)</td></tr>
<tr class="separator:ga421c94680ee8a2583419e2b0c89e995e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c398b9e79fcc61a497f9d7dd910352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619">SPI_I2SCFGR_I2SCFG_Pos</a>)</td></tr>
<tr class="separator:ga80c398b9e79fcc61a497f9d7dd910352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga967de848b594a623b10019d912266ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga967de848b594a623b10019d912266ed3">SPI_I2SCFGR_I2SE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga967de848b594a623b10019d912266ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafefdd032e0fcf3d4d73f5bf167f74c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b">SPI_I2SCFGR_I2SE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga967de848b594a623b10019d912266ed3">SPI_I2SCFGR_I2SE_Pos</a>)</td></tr>
<tr class="separator:gafefdd032e0fcf3d4d73f5bf167f74c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b">SPI_I2SCFGR_I2SE_Msk</a></td></tr>
<tr class="separator:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443830d47e0ebc5e0141dad4a7d43978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443830d47e0ebc5e0141dad4a7d43978">SPI_I2SCFGR_I2SMOD_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga443830d47e0ebc5e0141dad4a7d43978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67cab1dd9189de25a0aec2cce90479a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a">SPI_I2SCFGR_I2SMOD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga443830d47e0ebc5e0141dad4a7d43978">SPI_I2SCFGR_I2SMOD_Pos</a>)</td></tr>
<tr class="separator:gaa67cab1dd9189de25a0aec2cce90479a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a">SPI_I2SCFGR_I2SMOD_Msk</a></td></tr>
<tr class="separator:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab840a9d53e7de5f0de74d20d5e11e0fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab840a9d53e7de5f0de74d20d5e11e0fa">SPI_I2SPR_I2SDIV_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab840a9d53e7de5f0de74d20d5e11e0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae53c9d1c862f377fb76fb253324ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4">SPI_I2SPR_I2SDIV_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab840a9d53e7de5f0de74d20d5e11e0fa">SPI_I2SPR_I2SDIV_Pos</a>)</td></tr>
<tr class="separator:ga1ae53c9d1c862f377fb76fb253324ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga406ce88b2580a421f5b28bdbeb303543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4">SPI_I2SPR_I2SDIV_Msk</a></td></tr>
<tr class="separator:ga406ce88b2580a421f5b28bdbeb303543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb7274ed8833e66663a995ca074c1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfb7274ed8833e66663a995ca074c1d9">SPI_I2SPR_ODD_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabfb7274ed8833e66663a995ca074c1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8892fa60c17ea6a9a645671d4d6ffdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc">SPI_I2SPR_ODD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabfb7274ed8833e66663a995ca074c1d9">SPI_I2SPR_ODD_Pos</a>)</td></tr>
<tr class="separator:gad8892fa60c17ea6a9a645671d4d6ffdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc">SPI_I2SPR_ODD_Msk</a></td></tr>
<tr class="separator:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1219b3f0097930dd635f434a019d38c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1219b3f0097930dd635f434a019d38c6">SPI_I2SPR_MCKOE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1219b3f0097930dd635f434a019d38c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa466ff1b4340cc07fd6362f7bfb173f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4">SPI_I2SPR_MCKOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1219b3f0097930dd635f434a019d38c6">SPI_I2SPR_MCKOE_Pos</a>)</td></tr>
<tr class="separator:gaa466ff1b4340cc07fd6362f7bfb173f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25669c3686c0c577d2d371ac09200ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4">SPI_I2SPR_MCKOE_Msk</a></td></tr>
<tr class="separator:ga25669c3686c0c577d2d371ac09200ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a445ef41a942b3ec617cfce8297931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20a445ef41a942b3ec617cfce8297931">SYSCFG_MEMRMP_MEM_MODE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga20a445ef41a942b3ec617cfce8297931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1309dcedba4fee11e085cdfaf974cc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1309dcedba4fee11e085cdfaf974cc3d">SYSCFG_MEMRMP_MEM_MODE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20a445ef41a942b3ec617cfce8297931">SYSCFG_MEMRMP_MEM_MODE_Pos</a>)</td></tr>
<tr class="separator:ga1309dcedba4fee11e085cdfaf974cc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c05039ec67573c00da29f58b914f258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258">SYSCFG_MEMRMP_MEM_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1309dcedba4fee11e085cdfaf974cc3d">SYSCFG_MEMRMP_MEM_MODE_Msk</a></td></tr>
<tr class="separator:ga3c05039ec67573c00da29f58b914f258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d5f406535f94faea2e7f924d50201b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b">SYSCFG_MEMRMP_MEM_MODE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20a445ef41a942b3ec617cfce8297931">SYSCFG_MEMRMP_MEM_MODE_Pos</a>)</td></tr>
<tr class="separator:ga30d5f406535f94faea2e7f924d50201b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d76e8b4d801b35c31ef352b33407be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be">SYSCFG_MEMRMP_MEM_MODE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20a445ef41a942b3ec617cfce8297931">SYSCFG_MEMRMP_MEM_MODE_Pos</a>)</td></tr>
<tr class="separator:gab5d76e8b4d801b35c31ef352b33407be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada815bbefb97e746d603dc0a4227fad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada815bbefb97e746d603dc0a4227fad7">SYSCFG_PMC_ADC1DC2_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gada815bbefb97e746d603dc0a4227fad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacda66074fdac84d2d88a486050891910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacda66074fdac84d2d88a486050891910">SYSCFG_PMC_ADC1DC2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada815bbefb97e746d603dc0a4227fad7">SYSCFG_PMC_ADC1DC2_Pos</a>)</td></tr>
<tr class="separator:gacda66074fdac84d2d88a486050891910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d0997434d521e50c9e7339d268482e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69d0997434d521e50c9e7339d268482e">SYSCFG_PMC_ADC1DC2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacda66074fdac84d2d88a486050891910">SYSCFG_PMC_ADC1DC2_Msk</a></td></tr>
<tr class="separator:ga69d0997434d521e50c9e7339d268482e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40db3f75cc81dcb1b6b8c18194d07a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae40db3f75cc81dcb1b6b8c18194d07a8">SYSCFG_EXTICR1_EXTI0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae40db3f75cc81dcb1b6b8c18194d07a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2b219e4d77fac522233905dc0d8de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8">SYSCFG_EXTICR1_EXTI0_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae40db3f75cc81dcb1b6b8c18194d07a8">SYSCFG_EXTICR1_EXTI0_Pos</a>)</td></tr>
<tr class="separator:ga7c2b219e4d77fac522233905dc0d8de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b70d07448c3037234bc2abb8e3d884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">SYSCFG_EXTICR1_EXTI0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8">SYSCFG_EXTICR1_EXTI0_Msk</a></td></tr>
<tr class="separator:ga75b70d07448c3037234bc2abb8e3d884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e187825ececb74bc0dc9bb16a22e8af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e187825ececb74bc0dc9bb16a22e8af">SYSCFG_EXTICR1_EXTI1_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1e187825ececb74bc0dc9bb16a22e8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac033e65cf79968349e0fa5e52ebf4ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd">SYSCFG_EXTICR1_EXTI1_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e187825ececb74bc0dc9bb16a22e8af">SYSCFG_EXTICR1_EXTI1_Pos</a>)</td></tr>
<tr class="separator:gac033e65cf79968349e0fa5e52ebf4ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc84838c77f799cb7e57d6e97c6c16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">SYSCFG_EXTICR1_EXTI1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd">SYSCFG_EXTICR1_EXTI1_Msk</a></td></tr>
<tr class="separator:ga7fc84838c77f799cb7e57d6e97c6c16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga283584ecd69e2dfd310b2b09d1028457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga283584ecd69e2dfd310b2b09d1028457">SYSCFG_EXTICR1_EXTI2_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga283584ecd69e2dfd310b2b09d1028457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1383ce11441c048c62e317e78eff0545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545">SYSCFG_EXTICR1_EXTI2_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga283584ecd69e2dfd310b2b09d1028457">SYSCFG_EXTICR1_EXTI2_Pos</a>)</td></tr>
<tr class="separator:ga1383ce11441c048c62e317e78eff0545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0a0a6b8223777937d8c9012658d6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">SYSCFG_EXTICR1_EXTI2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545">SYSCFG_EXTICR1_EXTI2_Msk</a></td></tr>
<tr class="separator:ga6d0a0a6b8223777937d8c9012658d6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a505d92a83c5fc8d5d0c8202119f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08a505d92a83c5fc8d5d0c8202119f61">SYSCFG_EXTICR1_EXTI3_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga08a505d92a83c5fc8d5d0c8202119f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90072fd2defc44f0975836484c9d9bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf">SYSCFG_EXTICR1_EXTI3_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga08a505d92a83c5fc8d5d0c8202119f61">SYSCFG_EXTICR1_EXTI3_Pos</a>)</td></tr>
<tr class="separator:ga90072fd2defc44f0975836484c9d9bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3bf2306f79ebb709da5ecf83e59ded4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4">SYSCFG_EXTICR1_EXTI3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf">SYSCFG_EXTICR1_EXTI3_Msk</a></td></tr>
<tr class="separator:gac3bf2306f79ebb709da5ecf83e59ded4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">SYSCFG_EXTICR1_EXTI0_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI0 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">More...</a><br /></td></tr>
<tr class="separator:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43c9ef6b61e39655cbe969967c79a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69">SYSCFG_EXTICR1_EXTI0_PB</a>&#160;&#160;&#160;0x0001U</td></tr>
<tr class="separator:gaf43c9ef6b61e39655cbe969967c79a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga861a4d7b48ffd93997267baaad12fd51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51">SYSCFG_EXTICR1_EXTI0_PC</a>&#160;&#160;&#160;0x0002U</td></tr>
<tr class="separator:ga861a4d7b48ffd93997267baaad12fd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6439042c8cd14f99fe3813cff47c0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee">SYSCFG_EXTICR1_EXTI0_PD</a>&#160;&#160;&#160;0x0003U</td></tr>
<tr class="separator:gaf6439042c8cd14f99fe3813cff47c0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb087e2ded8ac927ee9e1fc0234bfdef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef">SYSCFG_EXTICR1_EXTI0_PE</a>&#160;&#160;&#160;0x0004U</td></tr>
<tr class="separator:gacb087e2ded8ac927ee9e1fc0234bfdef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766d0bf3501e207b0baa066cf756688f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f">SYSCFG_EXTICR1_EXTI0_PH</a>&#160;&#160;&#160;0x0007U</td></tr>
<tr class="separator:ga766d0bf3501e207b0baa066cf756688f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">SYSCFG_EXTICR1_EXTI1_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI1 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">More...</a><br /></td></tr>
<tr class="separator:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a11fce288d19546c76257483e0dcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6">SYSCFG_EXTICR1_EXTI1_PB</a>&#160;&#160;&#160;0x0010U</td></tr>
<tr class="separator:ga19a11fce288d19546c76257483e0dcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45a8c814b13fa19f157364dc715c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a">SYSCFG_EXTICR1_EXTI1_PC</a>&#160;&#160;&#160;0x0020U</td></tr>
<tr class="separator:gae45a8c814b13fa19f157364dc715c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93cb136eaf357affc4a28a8d423cabbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb">SYSCFG_EXTICR1_EXTI1_PD</a>&#160;&#160;&#160;0x0030U</td></tr>
<tr class="separator:ga93cb136eaf357affc4a28a8d423cabbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5c3d1e914af78112179a13e9c736d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6">SYSCFG_EXTICR1_EXTI1_PE</a>&#160;&#160;&#160;0x0040U</td></tr>
<tr class="separator:ga8f5c3d1e914af78112179a13e9c736d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ac69d7f391e837d8e8adce27704d87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d">SYSCFG_EXTICR1_EXTI1_PH</a>&#160;&#160;&#160;0x0070U</td></tr>
<tr class="separator:ga0ac69d7f391e837d8e8adce27704d87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">SYSCFG_EXTICR1_EXTI2_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI2 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">More...</a><br /></td></tr>
<tr class="separator:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd240d61fd8a9666621f0dee07a08e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5">SYSCFG_EXTICR1_EXTI2_PB</a>&#160;&#160;&#160;0x0100U</td></tr>
<tr class="separator:ga8cd240d61fd8a9666621f0dee07a08e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ce7faaf56aa9efcc74af65619e275e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e">SYSCFG_EXTICR1_EXTI2_PC</a>&#160;&#160;&#160;0x0200U</td></tr>
<tr class="separator:ga03ce7faaf56aa9efcc74af65619e275e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc35fcdcc89b487fab2901e1f5a7f41b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b">SYSCFG_EXTICR1_EXTI2_PD</a>&#160;&#160;&#160;0x0300U</td></tr>
<tr class="separator:gafc35fcdcc89b487fab2901e1f5a7f41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f2b7465d81745f7a772e7689a29618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618">SYSCFG_EXTICR1_EXTI2_PE</a>&#160;&#160;&#160;0x0400U</td></tr>
<tr class="separator:gac3f2b7465d81745f7a772e7689a29618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5ffab92c39cbfc695ce57a4e6177e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5ffab92c39cbfc695ce57a4e6177e5">SYSCFG_EXTICR1_EXTI2_PH</a>&#160;&#160;&#160;0x0700U</td></tr>
<tr class="separator:gada5ffab92c39cbfc695ce57a4e6177e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ed24773c389f4477944c2c43d106c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">SYSCFG_EXTICR1_EXTI3_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga45ed24773c389f4477944c2c43d106c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI3 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">More...</a><br /></td></tr>
<tr class="separator:ga45ed24773c389f4477944c2c43d106c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652183838bb096717551bf8a1917c257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257">SYSCFG_EXTICR1_EXTI3_PB</a>&#160;&#160;&#160;0x1000U</td></tr>
<tr class="separator:ga652183838bb096717551bf8a1917c257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1809e5b8a9ebc4b1cbc8967d985929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929">SYSCFG_EXTICR1_EXTI3_PC</a>&#160;&#160;&#160;0x2000U</td></tr>
<tr class="separator:gacb1809e5b8a9ebc4b1cbc8967d985929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205440ffa174509d57c2b6a1814f8202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202">SYSCFG_EXTICR1_EXTI3_PD</a>&#160;&#160;&#160;0x3000U</td></tr>
<tr class="separator:ga205440ffa174509d57c2b6a1814f8202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b33beb6294fd7a257f0f3a36e0dcda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda">SYSCFG_EXTICR1_EXTI3_PE</a>&#160;&#160;&#160;0x4000U</td></tr>
<tr class="separator:gab2b33beb6294fd7a257f0f3a36e0dcda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae49def2961bf528448a4fbb4aa9c9d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae49def2961bf528448a4fbb4aa9c9d94">SYSCFG_EXTICR1_EXTI3_PH</a>&#160;&#160;&#160;0x7000U</td></tr>
<tr class="separator:gae49def2961bf528448a4fbb4aa9c9d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d0b453a61771de5591f5eb58ccb174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2d0b453a61771de5591f5eb58ccb174">SYSCFG_EXTICR2_EXTI4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae2d0b453a61771de5591f5eb58ccb174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf05f6030b07cf7ca730a2ea8325e7640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640">SYSCFG_EXTICR2_EXTI4_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae2d0b453a61771de5591f5eb58ccb174">SYSCFG_EXTICR2_EXTI4_Pos</a>)</td></tr>
<tr class="separator:gaf05f6030b07cf7ca730a2ea8325e7640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a57b4872977812e60d521268190e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e">SYSCFG_EXTICR2_EXTI4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640">SYSCFG_EXTICR2_EXTI4_Msk</a></td></tr>
<tr class="separator:gad2a57b4872977812e60d521268190e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade15c38da4f70df1a360337abac37314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade15c38da4f70df1a360337abac37314">SYSCFG_EXTICR2_EXTI5_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gade15c38da4f70df1a360337abac37314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47b595915b1cd571357a04f31c79656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656">SYSCFG_EXTICR2_EXTI5_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade15c38da4f70df1a360337abac37314">SYSCFG_EXTICR2_EXTI5_Pos</a>)</td></tr>
<tr class="separator:gaa47b595915b1cd571357a04f31c79656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6682a1b97b04c5c33085ffd2827ccd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">SYSCFG_EXTICR2_EXTI5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656">SYSCFG_EXTICR2_EXTI5_Msk</a></td></tr>
<tr class="separator:ga6682a1b97b04c5c33085ffd2827ccd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab355e39e166c83c356999c3da7fd7893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab355e39e166c83c356999c3da7fd7893">SYSCFG_EXTICR2_EXTI6_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab355e39e166c83c356999c3da7fd7893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadbcd9e40a5da23a133cd3479d326c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66">SYSCFG_EXTICR2_EXTI6_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab355e39e166c83c356999c3da7fd7893">SYSCFG_EXTICR2_EXTI6_Pos</a>)</td></tr>
<tr class="separator:gaadbcd9e40a5da23a133cd3479d326c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c50caf6019fd7d5038d77e61f57ad7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">SYSCFG_EXTICR2_EXTI6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66">SYSCFG_EXTICR2_EXTI6_Msk</a></td></tr>
<tr class="separator:ga6c50caf6019fd7d5038d77e61f57ad7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa503d2cda916e0b9d0f621317c3f1601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa503d2cda916e0b9d0f621317c3f1601">SYSCFG_EXTICR2_EXTI7_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa503d2cda916e0b9d0f621317c3f1601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97160d2262cb4ab1ae9098809391f52e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e">SYSCFG_EXTICR2_EXTI7_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa503d2cda916e0b9d0f621317c3f1601">SYSCFG_EXTICR2_EXTI7_Pos</a>)</td></tr>
<tr class="separator:ga97160d2262cb4ab1ae9098809391f52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga638ea3bb014752813d064d37b3388950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950">SYSCFG_EXTICR2_EXTI7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e">SYSCFG_EXTICR2_EXTI7_Msk</a></td></tr>
<tr class="separator:ga638ea3bb014752813d064d37b3388950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51147f1747daf48dbcfad03285ae8889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">SYSCFG_EXTICR2_EXTI4_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga51147f1747daf48dbcfad03285ae8889"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI4 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">More...</a><br /></td></tr>
<tr class="separator:ga51147f1747daf48dbcfad03285ae8889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917aeb0df688d6b34785085fc85d9e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47">SYSCFG_EXTICR2_EXTI4_PB</a>&#160;&#160;&#160;0x0001U</td></tr>
<tr class="separator:ga917aeb0df688d6b34785085fc85d9e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ac312beeb19d3bb34a552546477613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613">SYSCFG_EXTICR2_EXTI4_PC</a>&#160;&#160;&#160;0x0002U</td></tr>
<tr class="separator:ga14ac312beeb19d3bb34a552546477613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec62164e18d1b525e8272169b1efe642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642">SYSCFG_EXTICR2_EXTI4_PD</a>&#160;&#160;&#160;0x0003U</td></tr>
<tr class="separator:gaec62164e18d1b525e8272169b1efe642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d2292b6a856a8a71d82f595b580b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b">SYSCFG_EXTICR2_EXTI4_PE</a>&#160;&#160;&#160;0x0004U</td></tr>
<tr class="separator:gac1d2292b6a856a8a71d82f595b580b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339f8994c317190a387a96b857aa79d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga339f8994c317190a387a96b857aa79d0">SYSCFG_EXTICR2_EXTI4_PH</a>&#160;&#160;&#160;0x0007U</td></tr>
<tr class="separator:ga339f8994c317190a387a96b857aa79d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">SYSCFG_EXTICR2_EXTI5_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI5 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">More...</a><br /></td></tr>
<tr class="separator:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a3f610234dfa13f56e72c76a12be74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74">SYSCFG_EXTICR2_EXTI5_PB</a>&#160;&#160;&#160;0x0010U</td></tr>
<tr class="separator:ga90a3f610234dfa13f56e72c76a12be74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b6bdc1b4bfeda0d4034dc67f1a6046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046">SYSCFG_EXTICR2_EXTI5_PC</a>&#160;&#160;&#160;0x0020U</td></tr>
<tr class="separator:ga33b6bdc1b4bfeda0d4034dc67f1a6046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea392f1530c7cb794a63d04e268a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70">SYSCFG_EXTICR2_EXTI5_PD</a>&#160;&#160;&#160;0x0030U</td></tr>
<tr class="separator:ga0eea392f1530c7cb794a63d04e268a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4e6644d0144bfb0f913cf20eaf2f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e">SYSCFG_EXTICR2_EXTI5_PE</a>&#160;&#160;&#160;0x0040U</td></tr>
<tr class="separator:ga8a4e6644d0144bfb0f913cf20eaf2f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a06842a64138b5010186d980cb594f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a06842a64138b5010186d980cb594f9">SYSCFG_EXTICR2_EXTI5_PH</a>&#160;&#160;&#160;0x0070U</td></tr>
<tr class="separator:ga4a06842a64138b5010186d980cb594f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">SYSCFG_EXTICR2_EXTI6_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI6 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">More...</a><br /></td></tr>
<tr class="separator:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6528de8e4ca8741e86ae254e1d6b2a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">SYSCFG_EXTICR2_EXTI6_PB</a>&#160;&#160;&#160;0x0100U</td></tr>
<tr class="separator:ga6528de8e4ca8741e86ae254e1d6b2a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d8745705d5eb84c70a8554f61d59ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac">SYSCFG_EXTICR2_EXTI6_PC</a>&#160;&#160;&#160;0x0200U</td></tr>
<tr class="separator:ga53d8745705d5eb84c70a8554f61d59ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c97cdece451441e49120e754020cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc">SYSCFG_EXTICR2_EXTI6_PD</a>&#160;&#160;&#160;0x0300U</td></tr>
<tr class="separator:ga26c97cdece451441e49120e754020cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804218f2dd83c72e672143ec4f283ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3">SYSCFG_EXTICR2_EXTI6_PE</a>&#160;&#160;&#160;0x0400U</td></tr>
<tr class="separator:ga804218f2dd83c72e672143ec4f283ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga283486dccd660fbf830e8c44b0161a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga283486dccd660fbf830e8c44b0161a63">SYSCFG_EXTICR2_EXTI6_PH</a>&#160;&#160;&#160;0x0700U</td></tr>
<tr class="separator:ga283486dccd660fbf830e8c44b0161a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">SYSCFG_EXTICR2_EXTI7_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI7 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">More...</a><br /></td></tr>
<tr class="separator:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab18d324986b18858f901febbcc2a57b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7">SYSCFG_EXTICR2_EXTI7_PB</a>&#160;&#160;&#160;0x1000U</td></tr>
<tr class="separator:gab18d324986b18858f901febbcc2a57b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f53618d9cf13af2b2ecf191da8595a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a">SYSCFG_EXTICR2_EXTI7_PC</a>&#160;&#160;&#160;0x2000U</td></tr>
<tr class="separator:gae9f53618d9cf13af2b2ecf191da8595a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38aa3b76227bb8e9d8cedc31c023f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63">SYSCFG_EXTICR2_EXTI7_PD</a>&#160;&#160;&#160;0x3000U</td></tr>
<tr class="separator:gae38aa3b76227bb8e9d8cedc31c023f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d097c1b5cbb62dc86327604907dcd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4">SYSCFG_EXTICR2_EXTI7_PE</a>&#160;&#160;&#160;0x4000U</td></tr>
<tr class="separator:ga90d097c1b5cbb62dc86327604907dcd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ce56e15f4eb86a3e262deaa845cb99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0ce56e15f4eb86a3e262deaa845cb99">SYSCFG_EXTICR2_EXTI7_PH</a>&#160;&#160;&#160;0x7000U</td></tr>
<tr class="separator:gab0ce56e15f4eb86a3e262deaa845cb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1169e4f50e721a7c6b9d9c2b722035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1169e4f50e721a7c6b9d9c2b722035">SYSCFG_EXTICR3_EXTI8_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0e1169e4f50e721a7c6b9d9c2b722035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab693b7e686ba5646959113dd6b408673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673">SYSCFG_EXTICR3_EXTI8_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1169e4f50e721a7c6b9d9c2b722035">SYSCFG_EXTICR3_EXTI8_Pos</a>)</td></tr>
<tr class="separator:gab693b7e686ba5646959113dd6b408673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a656b18cc728e38acb72cf8d7e7935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">SYSCFG_EXTICR3_EXTI8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673">SYSCFG_EXTICR3_EXTI8_Msk</a></td></tr>
<tr class="separator:gaf2a656b18cc728e38acb72cf8d7e7935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6d994a483df2e705db0343cb88fb53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f6d994a483df2e705db0343cb88fb53">SYSCFG_EXTICR3_EXTI9_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga6f6d994a483df2e705db0343cb88fb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea1b3c5cb074a305ad06709a7023689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689">SYSCFG_EXTICR3_EXTI9_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f6d994a483df2e705db0343cb88fb53">SYSCFG_EXTICR3_EXTI9_Pos</a>)</td></tr>
<tr class="separator:ga8ea1b3c5cb074a305ad06709a7023689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002462e4c233adc6dd502de726994575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575">SYSCFG_EXTICR3_EXTI9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689">SYSCFG_EXTICR3_EXTI9_Msk</a></td></tr>
<tr class="separator:ga002462e4c233adc6dd502de726994575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6efb981e6435ae15643e438196ffba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d6efb981e6435ae15643e438196ffba">SYSCFG_EXTICR3_EXTI10_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8d6efb981e6435ae15643e438196ffba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1803c2719fb53533547496e02c8b07d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4">SYSCFG_EXTICR3_EXTI10_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d6efb981e6435ae15643e438196ffba">SYSCFG_EXTICR3_EXTI10_Pos</a>)</td></tr>
<tr class="separator:ga1803c2719fb53533547496e02c8b07d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc06b17c3b3d393b749bf9924a43a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">SYSCFG_EXTICR3_EXTI10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4">SYSCFG_EXTICR3_EXTI10_Msk</a></td></tr>
<tr class="separator:ga8fc06b17c3b3d393b749bf9924a43a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b9c2241040cf831bbb18391cda402c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b9c2241040cf831bbb18391cda402c">SYSCFG_EXTICR3_EXTI11_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga29b9c2241040cf831bbb18391cda402c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7d37c95e30bf30ac80d455bfa9a842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842">SYSCFG_EXTICR3_EXTI11_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29b9c2241040cf831bbb18391cda402c">SYSCFG_EXTICR3_EXTI11_Pos</a>)</td></tr>
<tr class="separator:ga4c7d37c95e30bf30ac80d455bfa9a842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa66cc9a579696c8f5c41f5f138ee1e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67">SYSCFG_EXTICR3_EXTI11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842">SYSCFG_EXTICR3_EXTI11_Msk</a></td></tr>
<tr class="separator:gaa66cc9a579696c8f5c41f5f138ee1e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c6843a871f1a06ca25c0de50048b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">SYSCFG_EXTICR3_EXTI8_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:gae1c6843a871f1a06ca25c0de50048b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI8 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">More...</a><br /></td></tr>
<tr class="separator:gae1c6843a871f1a06ca25c0de50048b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4818dc7bffc8dfc2acc48995a62e66c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5">SYSCFG_EXTICR3_EXTI8_PB</a>&#160;&#160;&#160;0x0001U</td></tr>
<tr class="separator:ga4818dc7bffc8dfc2acc48995a62e66c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0d34ff57632d7753981404cef548e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2">SYSCFG_EXTICR3_EXTI8_PC</a>&#160;&#160;&#160;0x0002U</td></tr>
<tr class="separator:gaba0d34ff57632d7753981404cef548e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15260ba354dee354f0a71e7913009c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3">SYSCFG_EXTICR3_EXTI8_PD</a>&#160;&#160;&#160;0x0003U</td></tr>
<tr class="separator:gaa15260ba354dee354f0a71e7913009c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga185287204b8cead31d3760f65c5ca19d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d">SYSCFG_EXTICR3_EXTI8_PE</a>&#160;&#160;&#160;0x0004U</td></tr>
<tr class="separator:ga185287204b8cead31d3760f65c5ca19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4">SYSCFG_EXTICR3_EXTI8_PH</a>&#160;&#160;&#160;0x0007U</td></tr>
<tr class="separator:ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">SYSCFG_EXTICR3_EXTI9_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI9 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">More...</a><br /></td></tr>
<tr class="separator:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9271cbc1ed09774a5fef4b379cab260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260">SYSCFG_EXTICR3_EXTI9_PB</a>&#160;&#160;&#160;0x0010U</td></tr>
<tr class="separator:gaa9271cbc1ed09774a5fef4b379cab260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc355176941881870c620c0837cab48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48">SYSCFG_EXTICR3_EXTI9_PC</a>&#160;&#160;&#160;0x0020U</td></tr>
<tr class="separator:ga1cc355176941881870c620c0837cab48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75af3c7a94cfc78361c94b054f9fe064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064">SYSCFG_EXTICR3_EXTI9_PD</a>&#160;&#160;&#160;0x0030U</td></tr>
<tr class="separator:ga75af3c7a94cfc78361c94b054f9fe064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce176ef4b389251dadb98d9f59f8fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6">SYSCFG_EXTICR3_EXTI9_PE</a>&#160;&#160;&#160;0x0040U</td></tr>
<tr class="separator:gafce176ef4b389251dadb98d9f59f8fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31fdedc4a90328881fe8817f4eef61b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31fdedc4a90328881fe8817f4eef61b2">SYSCFG_EXTICR3_EXTI9_PH</a>&#160;&#160;&#160;0x0070U</td></tr>
<tr class="separator:ga31fdedc4a90328881fe8817f4eef61b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25acdbb9e916c440c41a060d861130ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">SYSCFG_EXTICR3_EXTI10_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga25acdbb9e916c440c41a060d861130ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI10 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">More...</a><br /></td></tr>
<tr class="separator:ga25acdbb9e916c440c41a060d861130ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d9aec4349bf38a4a9753b267b7de7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e">SYSCFG_EXTICR3_EXTI10_PB</a>&#160;&#160;&#160;0x0100U</td></tr>
<tr class="separator:gab8d9aec4349bf38a4a9753b267b7de7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d2b81d49e30ab4fe96572be5da8484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484">SYSCFG_EXTICR3_EXTI10_PC</a>&#160;&#160;&#160;0x0200U</td></tr>
<tr class="separator:ga62d2b81d49e30ab4fe96572be5da8484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3553c540cd836d465824939c2e3b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79">SYSCFG_EXTICR3_EXTI10_PD</a>&#160;&#160;&#160;0x0300U</td></tr>
<tr class="separator:gaab3553c540cd836d465824939c2e3b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde568ef1c8f4bfaf18954e8ee0716a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9">SYSCFG_EXTICR3_EXTI10_PE</a>&#160;&#160;&#160;0x0400U</td></tr>
<tr class="separator:gabde568ef1c8f4bfaf18954e8ee0716a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791e7d2bd23ae969540e5509c6718255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga791e7d2bd23ae969540e5509c6718255">SYSCFG_EXTICR3_EXTI10_PH</a>&#160;&#160;&#160;0x0700U</td></tr>
<tr class="separator:ga791e7d2bd23ae969540e5509c6718255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca8a85d4512677eff6ed2aac897a366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">SYSCFG_EXTICR3_EXTI11_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga0ca8a85d4512677eff6ed2aac897a366"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI11 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">More...</a><br /></td></tr>
<tr class="separator:ga0ca8a85d4512677eff6ed2aac897a366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb3a8cc6b1763e303986553c0e4e7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8">SYSCFG_EXTICR3_EXTI11_PB</a>&#160;&#160;&#160;0x1000U</td></tr>
<tr class="separator:gaedb3a8cc6b1763e303986553c0e4e7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b01c8ba6cb27899a4f5fa494bf2b3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">SYSCFG_EXTICR3_EXTI11_PC</a>&#160;&#160;&#160;0x2000U</td></tr>
<tr class="separator:ga0b01c8ba6cb27899a4f5fa494bf2b3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a69d636cda0352da0982c54f582787d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d">SYSCFG_EXTICR3_EXTI11_PD</a>&#160;&#160;&#160;0x3000U</td></tr>
<tr class="separator:ga6a69d636cda0352da0982c54f582787d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44affe06868a0490f8d0cbbba51ff412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412">SYSCFG_EXTICR3_EXTI11_PE</a>&#160;&#160;&#160;0x4000U</td></tr>
<tr class="separator:ga44affe06868a0490f8d0cbbba51ff412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa58cfe5d03072c259582ba8fefa322bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa58cfe5d03072c259582ba8fefa322bf">SYSCFG_EXTICR3_EXTI11_PH</a>&#160;&#160;&#160;0x7000U</td></tr>
<tr class="separator:gaa58cfe5d03072c259582ba8fefa322bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bcb273eca8dad24924a1402c31411e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bcb273eca8dad24924a1402c31411e">SYSCFG_EXTICR4_EXTI12_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga81bcb273eca8dad24924a1402c31411e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcd55b42c6aa84cdd8c36d7df16fcf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5">SYSCFG_EXTICR4_EXTI12_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81bcb273eca8dad24924a1402c31411e">SYSCFG_EXTICR4_EXTI12_Pos</a>)</td></tr>
<tr class="separator:gaabcd55b42c6aa84cdd8c36d7df16fcf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4b31f4a75d935b6a52afe6a16463d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">SYSCFG_EXTICR4_EXTI12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5">SYSCFG_EXTICR4_EXTI12_Msk</a></td></tr>
<tr class="separator:ga9d4b31f4a75d935b6a52afe6a16463d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09cc7a3ec956c6849e56f0deb4bf94cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09cc7a3ec956c6849e56f0deb4bf94cc">SYSCFG_EXTICR4_EXTI13_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga09cc7a3ec956c6849e56f0deb4bf94cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf1614a726586aeefae87ca1d803656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656">SYSCFG_EXTICR4_EXTI13_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga09cc7a3ec956c6849e56f0deb4bf94cc">SYSCFG_EXTICR4_EXTI13_Pos</a>)</td></tr>
<tr class="separator:gafaf1614a726586aeefae87ca1d803656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f04cda5bfe876431d5ad864302d7fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">SYSCFG_EXTICR4_EXTI13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656">SYSCFG_EXTICR4_EXTI13_Msk</a></td></tr>
<tr class="separator:ga7f04cda5bfe876431d5ad864302d7fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525a67279d0e7f222fd770de959a96d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga525a67279d0e7f222fd770de959a96d5">SYSCFG_EXTICR4_EXTI14_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga525a67279d0e7f222fd770de959a96d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bb6740c8bc08eb716e3ef71841e81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a">SYSCFG_EXTICR4_EXTI14_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga525a67279d0e7f222fd770de959a96d5">SYSCFG_EXTICR4_EXTI14_Pos</a>)</td></tr>
<tr class="separator:ga95bb6740c8bc08eb716e3ef71841e81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde06df3ec6e357374820a5a615991aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa">SYSCFG_EXTICR4_EXTI14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a">SYSCFG_EXTICR4_EXTI14_Msk</a></td></tr>
<tr class="separator:gabde06df3ec6e357374820a5a615991aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d829ebf74fc207970f57a960bd8b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d829ebf74fc207970f57a960bd8b4a">SYSCFG_EXTICR4_EXTI15_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa2d829ebf74fc207970f57a960bd8b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a">SYSCFG_EXTICR4_EXTI15_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d829ebf74fc207970f57a960bd8b4a">SYSCFG_EXTICR4_EXTI15_Pos</a>)</td></tr>
<tr class="separator:ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd325c27cff1ae3de773d5e205a33f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e">SYSCFG_EXTICR4_EXTI15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a">SYSCFG_EXTICR4_EXTI15_Msk</a></td></tr>
<tr class="separator:gabd325c27cff1ae3de773d5e205a33f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">SYSCFG_EXTICR4_EXTI12_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI12 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">More...</a><br /></td></tr>
<tr class="separator:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b00a462533a83c75c588340a2fa710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710">SYSCFG_EXTICR4_EXTI12_PB</a>&#160;&#160;&#160;0x0001U</td></tr>
<tr class="separator:gad8b00a462533a83c75c588340a2fa710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d27668b1fa6b1accde06aa144faa970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970">SYSCFG_EXTICR4_EXTI12_PC</a>&#160;&#160;&#160;0x0002U</td></tr>
<tr class="separator:ga4d27668b1fa6b1accde06aa144faa970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46ddd43a361d82abcb3cb7779ac74ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff">SYSCFG_EXTICR4_EXTI12_PD</a>&#160;&#160;&#160;0x0003U</td></tr>
<tr class="separator:gaa46ddd43a361d82abcb3cb7779ac74ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102ee111e27fd67228c169836dd0849e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e">SYSCFG_EXTICR4_EXTI12_PE</a>&#160;&#160;&#160;0x0004U</td></tr>
<tr class="separator:ga102ee111e27fd67228c169836dd0849e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7baa5b844b78d3e05326607b2910a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7baa5b844b78d3e05326607b2910a6">SYSCFG_EXTICR4_EXTI12_PH</a>&#160;&#160;&#160;0x0007U</td></tr>
<tr class="separator:ga0b7baa5b844b78d3e05326607b2910a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0514aaa894c9be44ba47c1346756f90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">SYSCFG_EXTICR4_EXTI13_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga0514aaa894c9be44ba47c1346756f90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI13 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">More...</a><br /></td></tr>
<tr class="separator:ga0514aaa894c9be44ba47c1346756f90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e6776e3ebfecc9e78c5aec77c48eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff">SYSCFG_EXTICR4_EXTI13_PB</a>&#160;&#160;&#160;0x0010U</td></tr>
<tr class="separator:ga34e6776e3ebfecc9e78c5aec77c48eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7833d4e3c6b7f3878f62a200a6ab14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14">SYSCFG_EXTICR4_EXTI13_PC</a>&#160;&#160;&#160;0x0020U</td></tr>
<tr class="separator:ga1c7833d4e3c6b7f3878f62a200a6ab14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed530f628b3c37281f7a583af1cdb3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c">SYSCFG_EXTICR4_EXTI13_PD</a>&#160;&#160;&#160;0x0030U</td></tr>
<tr class="separator:gabed530f628b3c37281f7a583af1cdb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc5424bf39509a989464a81ec0714da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da">SYSCFG_EXTICR4_EXTI13_PE</a>&#160;&#160;&#160;0x0040U</td></tr>
<tr class="separator:ga7dc5424bf39509a989464a81ec0714da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61214ec3d87450f54b959aab49ea65b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61214ec3d87450f54b959aab49ea65b6">SYSCFG_EXTICR4_EXTI13_PH</a>&#160;&#160;&#160;0x0070U</td></tr>
<tr class="separator:ga61214ec3d87450f54b959aab49ea65b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad140a68e3e4e0406a182a504679ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">SYSCFG_EXTICR4_EXTI14_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga7ad140a68e3e4e0406a182a504679ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI14 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">More...</a><br /></td></tr>
<tr class="separator:ga7ad140a68e3e4e0406a182a504679ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5c1b8a0f2b4f79bd868bbb2b4eff617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617">SYSCFG_EXTICR4_EXTI14_PB</a>&#160;&#160;&#160;0x0100U</td></tr>
<tr class="separator:gae5c1b8a0f2b4f79bd868bbb2b4eff617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca668cdd447acb1740566f46de5eb19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19">SYSCFG_EXTICR4_EXTI14_PC</a>&#160;&#160;&#160;0x0200U</td></tr>
<tr class="separator:ga8ca668cdd447acb1740566f46de5eb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f20b2bfa9dc8b57a987c127c6dfa6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe">SYSCFG_EXTICR4_EXTI14_PD</a>&#160;&#160;&#160;0x0300U</td></tr>
<tr class="separator:ga2f20b2bfa9dc8b57a987c127c6dfa6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c13c49f6d93865ba05361cd86fddabf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf">SYSCFG_EXTICR4_EXTI14_PE</a>&#160;&#160;&#160;0x0400U</td></tr>
<tr class="separator:ga4c13c49f6d93865ba05361cd86fddabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b38f38fa3957c6bc45ef4282b58377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b38f38fa3957c6bc45ef4282b58377">SYSCFG_EXTICR4_EXTI14_PH</a>&#160;&#160;&#160;0x0700U</td></tr>
<tr class="separator:ga07b38f38fa3957c6bc45ef4282b58377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">SYSCFG_EXTICR4_EXTI15_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI15 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">More...</a><br /></td></tr>
<tr class="separator:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412f44d6a8f8f60420d7e7f8b5635e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09">SYSCFG_EXTICR4_EXTI15_PB</a>&#160;&#160;&#160;0x1000U</td></tr>
<tr class="separator:ga412f44d6a8f8f60420d7e7f8b5635e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49778592caef3a176ee82c9b83e25148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148">SYSCFG_EXTICR4_EXTI15_PC</a>&#160;&#160;&#160;0x2000U</td></tr>
<tr class="separator:ga49778592caef3a176ee82c9b83e25148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23e07d92a68cf7f8c3e58b479638885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885">SYSCFG_EXTICR4_EXTI15_PD</a>&#160;&#160;&#160;0x3000U</td></tr>
<tr class="separator:gac23e07d92a68cf7f8c3e58b479638885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd64bc0ea005d03068f2e9b8f425944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944">SYSCFG_EXTICR4_EXTI15_PE</a>&#160;&#160;&#160;0x4000U</td></tr>
<tr class="separator:gaefd64bc0ea005d03068f2e9b8f425944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701c1065ec215a34329017bae69046c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga701c1065ec215a34329017bae69046c3">SYSCFG_EXTICR4_EXTI15_PH</a>&#160;&#160;&#160;0x7000U</td></tr>
<tr class="separator:ga701c1065ec215a34329017bae69046c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1747204ad5b1221e47a6610e46790e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1747204ad5b1221e47a6610e46790e9">SYSCFG_CMPCR_CMP_PD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad1747204ad5b1221e47a6610e46790e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff39240a251120eebbc18e4955be5db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff39240a251120eebbc18e4955be5db">SYSCFG_CMPCR_CMP_PD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad1747204ad5b1221e47a6610e46790e9">SYSCFG_CMPCR_CMP_PD_Pos</a>)</td></tr>
<tr class="separator:ga1ff39240a251120eebbc18e4955be5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261292a3a7ca1f767915b2e2ec3a7806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261292a3a7ca1f767915b2e2ec3a7806">SYSCFG_CMPCR_CMP_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff39240a251120eebbc18e4955be5db">SYSCFG_CMPCR_CMP_PD_Msk</a></td></tr>
<tr class="separator:ga261292a3a7ca1f767915b2e2ec3a7806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5884039c7c13bdef0f45090f48e275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5884039c7c13bdef0f45090f48e275">SYSCFG_CMPCR_READY_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga7d5884039c7c13bdef0f45090f48e275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d9717bd2df4c0742d09a2db4caa1ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4d9717bd2df4c0742d09a2db4caa1ea">SYSCFG_CMPCR_READY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5884039c7c13bdef0f45090f48e275">SYSCFG_CMPCR_READY_Pos</a>)</td></tr>
<tr class="separator:gaa4d9717bd2df4c0742d09a2db4caa1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16bcca9b727e68f11467b6b3dad6215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae16bcca9b727e68f11467b6b3dad6215">SYSCFG_CMPCR_READY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4d9717bd2df4c0742d09a2db4caa1ea">SYSCFG_CMPCR_READY_Msk</a></td></tr>
<tr class="separator:gae16bcca9b727e68f11467b6b3dad6215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdca91d88f73215ab00bc9a84938584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdca91d88f73215ab00bc9a84938584">TIM_CR1_CEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9cdca91d88f73215ab00bc9a84938584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39f58b244f6d1eb12be39b714e434e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5">TIM_CR1_CEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdca91d88f73215ab00bc9a84938584">TIM_CR1_CEN_Pos</a>)</td></tr>
<tr class="separator:gab39f58b244f6d1eb12be39b714e434e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5">TIM_CR1_CEN_Msk</a></td></tr>
<tr class="separator:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014a0f9d40c6a34b7fdf70bd8908d14d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga014a0f9d40c6a34b7fdf70bd8908d14d">TIM_CR1_UDIS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga014a0f9d40c6a34b7fdf70bd8908d14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab930af301c357d666089faef3fe38982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982">TIM_CR1_UDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga014a0f9d40c6a34b7fdf70bd8908d14d">TIM_CR1_UDIS_Pos</a>)</td></tr>
<tr class="separator:gab930af301c357d666089faef3fe38982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982">TIM_CR1_UDIS_Msk</a></td></tr>
<tr class="separator:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68d9cdf8e673e01035272fa228ab239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa68d9cdf8e673e01035272fa228ab239">TIM_CR1_URS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa68d9cdf8e673e01035272fa228ab239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b7788d2996e1a0b729c23f6c01df18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18">TIM_CR1_URS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa68d9cdf8e673e01035272fa228ab239">TIM_CR1_URS_Pos</a>)</td></tr>
<tr class="separator:ga86b7788d2996e1a0b729c23f6c01df18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c997c2c23e8bef7ca07579762c113b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18">TIM_CR1_URS_Msk</a></td></tr>
<tr class="separator:ga06c997c2c23e8bef7ca07579762c113b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cae3644294078a1a12ac19f86ece98e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cae3644294078a1a12ac19f86ece98e">TIM_CR1_OPM_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga2cae3644294078a1a12ac19f86ece98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fbbf98af8ecd146d7eae1874c0f115a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">TIM_CR1_OPM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cae3644294078a1a12ac19f86ece98e">TIM_CR1_OPM_Pos</a>)</td></tr>
<tr class="separator:ga6fbbf98af8ecd146d7eae1874c0f115a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3d1488296350af6d36fbbf71905d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">TIM_CR1_OPM_Msk</a></td></tr>
<tr class="separator:ga6d3d1488296350af6d36fbbf71905d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161776b682c51f69581800125bf89a48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga161776b682c51f69581800125bf89a48">TIM_CR1_DIR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga161776b682c51f69581800125bf89a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f92c5c62905feea73880ccbf6836aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa">TIM_CR1_DIR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga161776b682c51f69581800125bf89a48">TIM_CR1_DIR_Pos</a>)</td></tr>
<tr class="separator:gad5f92c5c62905feea73880ccbf6836aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea10770904af189f3aaeb97b45722aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa">TIM_CR1_DIR_Msk</a></td></tr>
<tr class="separator:gacea10770904af189f3aaeb97b45722aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f425763d1d4c1483ca41a34cda2b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">TIM_CR1_CMS_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaa8f425763d1d4c1483ca41a34cda2b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4916455eb6d08d131dd9ae5b8013ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">TIM_CR1_CMS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">TIM_CR1_CMS_Pos</a>)</td></tr>
<tr class="separator:gaee4916455eb6d08d131dd9ae5b8013ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352b3c389bde13dd6049de0afdd874f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">TIM_CR1_CMS_Msk</a></td></tr>
<tr class="separator:ga352b3c389bde13dd6049de0afdd874f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">TIM_CR1_CMS_Pos</a>)</td></tr>
<tr class="separator:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">TIM_CR1_CMS_Pos</a>)</td></tr>
<tr class="separator:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517317561e18e823ac75a35ae05b2c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga517317561e18e823ac75a35ae05b2c29">TIM_CR1_ARPE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga517317561e18e823ac75a35ae05b2c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e508ecc8ac453c2999b2ca7885f24a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">TIM_CR1_ARPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga517317561e18e823ac75a35ae05b2c29">TIM_CR1_ARPE_Pos</a>)</td></tr>
<tr class="separator:ga4e508ecc8ac453c2999b2ca7885f24a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">TIM_CR1_ARPE_Msk</a></td></tr>
<tr class="separator:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3940e6580a2f924894f6f2f80ca856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856">TIM_CR1_CKD_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaee3940e6580a2f924894f6f2f80ca856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0894ca61f67f8ce59882c5a9645f68bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">TIM_CR1_CKD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856">TIM_CR1_CKD_Pos</a>)</td></tr>
<tr class="separator:ga0894ca61f67f8ce59882c5a9645f68bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">TIM_CR1_CKD_Msk</a></td></tr>
<tr class="separator:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458d536d82aa3db7d227b0f00b36808f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856">TIM_CR1_CKD_Pos</a>)</td></tr>
<tr class="separator:ga458d536d82aa3db7d227b0f00b36808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856">TIM_CR1_CKD_Pos</a>)</td></tr>
<tr class="separator:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a631cdfa58f91c731b709e27ee6d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a631cdfa58f91c731b709e27ee6d0d">TIM_CR2_CCPC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga86a631cdfa58f91c731b709e27ee6d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ccf78eb52ea83a81ed28e4815860df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9">TIM_CR2_CCPC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga86a631cdfa58f91c731b709e27ee6d0d">TIM_CR2_CCPC_Pos</a>)</td></tr>
<tr class="separator:ga2ccf78eb52ea83a81ed28e4815860df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae22c9c1197107d6fa629f419a29541e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9">TIM_CR2_CCPC_Msk</a></td></tr>
<tr class="separator:gaae22c9c1197107d6fa629f419a29541e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944661589a5e77ab328c5df5569d967a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga944661589a5e77ab328c5df5569d967a">TIM_CR2_CCUS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga944661589a5e77ab328c5df5569d967a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac9908b05b59b90ba3e42124e7ad4347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347">TIM_CR2_CCUS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga944661589a5e77ab328c5df5569d967a">TIM_CR2_CCUS_Pos</a>)</td></tr>
<tr class="separator:gaac9908b05b59b90ba3e42124e7ad4347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0328c1339b2b1633ef7a8db4c02d0d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347">TIM_CR2_CCUS_Msk</a></td></tr>
<tr class="separator:gaf0328c1339b2b1633ef7a8db4c02d0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159a232ac14d50dc779712b5917e2ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga159a232ac14d50dc779712b5917e2ab5">TIM_CR2_CCDS_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga159a232ac14d50dc779712b5917e2ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57abe8dfa0dc138ec4c9f4b0dd72299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">TIM_CR2_CCDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga159a232ac14d50dc779712b5917e2ab5">TIM_CR2_CCDS_Pos</a>)</td></tr>
<tr class="separator:ga57abe8dfa0dc138ec4c9f4b0dd72299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade656832d3ec303a2a7a422638dd560e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">TIM_CR2_CCDS_Msk</a></td></tr>
<tr class="separator:gade656832d3ec303a2a7a422638dd560e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e8f8be33b5a8e48b67524b93e521a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7e8f8be33b5a8e48b67524b93e521a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6c31bf38844218cb8c8ee98aef46c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">TIM_CR2_MMS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>)</td></tr>
<tr class="separator:ga8f6c31bf38844218cb8c8ee98aef46c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">TIM_CR2_MMS_Msk</a></td></tr>
<tr class="separator:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e55308e84106d6501201e66bd46ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>)</td></tr>
<tr class="separator:gaf3e55308e84106d6501201e66bd46ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>)</td></tr>
<tr class="separator:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>)</td></tr>
<tr class="separator:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga493bce1bb3c1243de9e4a9069c261e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga493bce1bb3c1243de9e4a9069c261e54">TIM_CR2_TI1S_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga493bce1bb3c1243de9e4a9069c261e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aef7ed878a1f55f901cfdb25d3842ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">TIM_CR2_TI1S_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga493bce1bb3c1243de9e4a9069c261e54">TIM_CR2_TI1S_Pos</a>)</td></tr>
<tr class="separator:ga5aef7ed878a1f55f901cfdb25d3842ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07504497b70af628fa1aee8fe7ef63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">TIM_CR2_TI1S_Msk</a></td></tr>
<tr class="separator:gad07504497b70af628fa1aee8fe7ef63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a3877d7270c1ddf25da016cc40ed21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a3877d7270c1ddf25da016cc40ed21">TIM_CR2_OIS1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa5a3877d7270c1ddf25da016cc40ed21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a08d73020c32fdaa4cc403f234792b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1">TIM_CR2_OIS1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a3877d7270c1ddf25da016cc40ed21">TIM_CR2_OIS1_Pos</a>)</td></tr>
<tr class="separator:ga2a08d73020c32fdaa4cc403f234792b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b26bf058f88d771c33aff85ec89358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1">TIM_CR2_OIS1_Msk</a></td></tr>
<tr class="separator:ga31b26bf058f88d771c33aff85ec89358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga820e5a3fe5cf4265bc144c8bd697d839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga820e5a3fe5cf4265bc144c8bd697d839">TIM_CR2_OIS1N_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga820e5a3fe5cf4265bc144c8bd697d839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga146f505a2802837aa5799069416206bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc">TIM_CR2_OIS1N_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga820e5a3fe5cf4265bc144c8bd697d839">TIM_CR2_OIS1N_Pos</a>)</td></tr>
<tr class="separator:ga146f505a2802837aa5799069416206bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61f8d54923999fffb6db381e81f2b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc">TIM_CR2_OIS1N_Msk</a></td></tr>
<tr class="separator:gae61f8d54923999fffb6db381e81f2b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e01ac6a03a0903067f24c11540e2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7e01ac6a03a0903067f24c11540e2f0">TIM_CR2_OIS2_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gae7e01ac6a03a0903067f24c11540e2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2bd7f9b2666aa8205981e1c7ddb446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446">TIM_CR2_OIS2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae7e01ac6a03a0903067f24c11540e2f0">TIM_CR2_OIS2_Pos</a>)</td></tr>
<tr class="separator:gaeb2bd7f9b2666aa8205981e1c7ddb446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61467648a433bd887683b9a4760021fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446">TIM_CR2_OIS2_Msk</a></td></tr>
<tr class="separator:ga61467648a433bd887683b9a4760021fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60d70395acf83574da7c53ca126bdd4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60d70395acf83574da7c53ca126bdd4d">TIM_CR2_OIS2N_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga60d70395acf83574da7c53ca126bdd4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831140b7e39cda6b158041797be1ed37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37">TIM_CR2_OIS2N_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga60d70395acf83574da7c53ca126bdd4d">TIM_CR2_OIS2N_Pos</a>)</td></tr>
<tr class="separator:ga831140b7e39cda6b158041797be1ed37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769146db660b832f3ef26f892b567bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37">TIM_CR2_OIS2N_Msk</a></td></tr>
<tr class="separator:ga769146db660b832f3ef26f892b567bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf56da9ea6f82692b87573a45abab7447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf56da9ea6f82692b87573a45abab7447">TIM_CR2_OIS3_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf56da9ea6f82692b87573a45abab7447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5376e0d45eef0125cf133db5a7189a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a">TIM_CR2_OIS3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf56da9ea6f82692b87573a45abab7447">TIM_CR2_OIS3_Pos</a>)</td></tr>
<tr class="separator:ga4d5376e0d45eef0125cf133db5a7189a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad974d7c91edf6f1bd47e892b3b6f7565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a">TIM_CR2_OIS3_Msk</a></td></tr>
<tr class="separator:gad974d7c91edf6f1bd47e892b3b6f7565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0849600336151b9eb3a0b405913bdd96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0849600336151b9eb3a0b405913bdd96">TIM_CR2_OIS3N_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0849600336151b9eb3a0b405913bdd96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c25a6a16e1d0e6e3ae26eac52d8e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08">TIM_CR2_OIS3N_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0849600336151b9eb3a0b405913bdd96">TIM_CR2_OIS3N_Pos</a>)</td></tr>
<tr class="separator:gad1c25a6a16e1d0e6e3ae26eac52d8e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20fb9b62a7e8d114fbd180abd9f8ceae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08">TIM_CR2_OIS3N_Msk</a></td></tr>
<tr class="separator:ga20fb9b62a7e8d114fbd180abd9f8ceae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab672f9b97f3346360d6d740328a780f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab672f9b97f3346360d6d740328a780f7">TIM_CR2_OIS4_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gab672f9b97f3346360d6d740328a780f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8644bc052bc6251ddf877b79a2ef6f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48">TIM_CR2_OIS4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab672f9b97f3346360d6d740328a780f7">TIM_CR2_OIS4_Pos</a>)</td></tr>
<tr class="separator:ga8644bc052bc6251ddf877b79a2ef6f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad644f2f4b26e46587abedc8d3164e56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48">TIM_CR2_OIS4_Msk</a></td></tr>
<tr class="separator:gad644f2f4b26e46587abedc8d3164e56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40905e02ce0cff7e929a9e78e7f46bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga40905e02ce0cff7e929a9e78e7f46bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34db507d082a38eb597b9a27bb659ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">TIM_SMCR_SMS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>)</td></tr>
<tr class="separator:ga34db507d082a38eb597b9a27bb659ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92349731a6107e0f3a251b44a67c7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">TIM_SMCR_SMS_Msk</a></td></tr>
<tr class="separator:gae92349731a6107e0f3a251b44a67c7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>)</td></tr>
<tr class="separator:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>)</td></tr>
<tr class="separator:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63847fc3c71f582403e6301b1229c3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>)</td></tr>
<tr class="separator:ga63847fc3c71f582403e6301b1229c3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcaa765c40260187fc144e9e8138cc4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gafcaa765c40260187fc144e9e8138cc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa1e898f53a002c3bddaa336e8888b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">TIM_SMCR_TS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>)</td></tr>
<tr class="separator:ga2aa1e898f53a002c3bddaa336e8888b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680e719bca2b672d850504220ae51fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">TIM_SMCR_TS_Msk</a></td></tr>
<tr class="separator:ga8680e719bca2b672d850504220ae51fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>)</td></tr>
<tr class="separator:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb82212fcc89166a43ff97542da9182d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>)</td></tr>
<tr class="separator:gacb82212fcc89166a43ff97542da9182d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>)</td></tr>
<tr class="separator:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904f429175a5ab1cfb78af1487d8b187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga904f429175a5ab1cfb78af1487d8b187">TIM_SMCR_MSM_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga904f429175a5ab1cfb78af1487d8b187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba3fb13f79aeb124c0f496bef33e4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">TIM_SMCR_MSM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga904f429175a5ab1cfb78af1487d8b187">TIM_SMCR_MSM_Pos</a>)</td></tr>
<tr class="separator:gafba3fb13f79aeb124c0f496bef33e4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">TIM_SMCR_MSM_Msk</a></td></tr>
<tr class="separator:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb493ebc2ecb4f3759eb97f9496a1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafbb493ebc2ecb4f3759eb97f9496a1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423e64cbb40275055b1b92a6d3ab0a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">TIM_SMCR_ETF_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="separator:ga423e64cbb40275055b1b92a6d3ab0a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">TIM_SMCR_ETF_Msk</a></td></tr>
<tr class="separator:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="separator:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="separator:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5528381fb64ffbcc719de478391ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="separator:gafb5528381fb64ffbcc719de478391ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6082700946fc61a6f9d6209e258fcc14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="separator:ga6082700946fc61a6f9d6209e258fcc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f059d7026ed8c8b644ec62d416323b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b">TIM_SMCR_ETPS_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gac0f059d7026ed8c8b644ec62d416323b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab319df2e386dc55f421f20a7f4c8a5d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">TIM_SMCR_ETPS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b">TIM_SMCR_ETPS_Pos</a>)</td></tr>
<tr class="separator:gab319df2e386dc55f421f20a7f4c8a5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebb9e631876435e276211d88e797386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">TIM_SMCR_ETPS_Msk</a></td></tr>
<tr class="separator:ga0ebb9e631876435e276211d88e797386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b43cd09557a69ed10471ed76b228d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b">TIM_SMCR_ETPS_Pos</a>)</td></tr>
<tr class="separator:ga00b43cd09557a69ed10471ed76b228d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf12f04862dbc92ca238d1518b27b16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b">TIM_SMCR_ETPS_Pos</a>)</td></tr>
<tr class="separator:gabf12f04862dbc92ca238d1518b27b16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaef2d4adcfd438a4d19ea54ef7031ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaef2d4adcfd438a4d19ea54ef7031ed0">TIM_SMCR_ECE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaaef2d4adcfd438a4d19ea54ef7031ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">TIM_SMCR_ECE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaef2d4adcfd438a4d19ea54ef7031ed0">TIM_SMCR_ECE_Pos</a>)</td></tr>
<tr class="separator:ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331a1d5f39d5f47b5409054e693fc651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">TIM_SMCR_ECE_Msk</a></td></tr>
<tr class="separator:ga331a1d5f39d5f47b5409054e693fc651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5b5864ba9fe393be0bcd168e3cf439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5b5864ba9fe393be0bcd168e3cf439">TIM_SMCR_ETP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gada5b5864ba9fe393be0bcd168e3cf439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77f8984e6ac3422454b0a586a2b973e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">TIM_SMCR_ETP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada5b5864ba9fe393be0bcd168e3cf439">TIM_SMCR_ETP_Pos</a>)</td></tr>
<tr class="separator:ga77f8984e6ac3422454b0a586a2b973e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">TIM_SMCR_ETP_Msk</a></td></tr>
<tr class="separator:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177019595c3a462255e7ea4a64cde2a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga177019595c3a462255e7ea4a64cde2a6">TIM_DIER_UIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga177019595c3a462255e7ea4a64cde2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47c8f36981860ff345f922f6ba02662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">TIM_DIER_UIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga177019595c3a462255e7ea4a64cde2a6">TIM_DIER_UIE_Pos</a>)</td></tr>
<tr class="separator:gab47c8f36981860ff345f922f6ba02662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">TIM_DIER_UIE_Msk</a></td></tr>
<tr class="separator:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca1de767246ce92802bca84ae436364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca1de767246ce92802bca84ae436364">TIM_DIER_CC1IE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga0ca1de767246ce92802bca84ae436364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">TIM_DIER_CC1IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca1de767246ce92802bca84ae436364">TIM_DIER_CC1IE_Pos</a>)</td></tr>
<tr class="separator:ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">TIM_DIER_CC1IE_Msk</a></td></tr>
<tr class="separator:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5dcc06e124f3980a1d8a949787acc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5dcc06e124f3980a1d8a949787acc90">TIM_DIER_CC2IE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab5dcc06e124f3980a1d8a949787acc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db58d01a8e92e3403fb44ecc09e5e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">TIM_DIER_CC2IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5dcc06e124f3980a1d8a949787acc90">TIM_DIER_CC2IE_Pos</a>)</td></tr>
<tr class="separator:ga5db58d01a8e92e3403fb44ecc09e5e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757c59b690770adebf33e20d3d9dec15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">TIM_DIER_CC2IE_Msk</a></td></tr>
<tr class="separator:ga757c59b690770adebf33e20d3d9dec15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a26f9fd83be5be909cdbbf59fb138d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3a26f9fd83be5be909cdbbf59fb138d">TIM_DIER_CC3IE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae3a26f9fd83be5be909cdbbf59fb138d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78bd5f90a0f2d2d34132ef5568e18779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">TIM_DIER_CC3IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3a26f9fd83be5be909cdbbf59fb138d">TIM_DIER_CC3IE_Pos</a>)</td></tr>
<tr class="separator:ga78bd5f90a0f2d2d34132ef5568e18779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">TIM_DIER_CC3IE_Msk</a></td></tr>
<tr class="separator:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98032297756f6e341f92fa243278e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98032297756f6e341f92fa243278e98">TIM_DIER_CC4IE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac98032297756f6e341f92fa243278e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b5230621c6d2f44c44ff672a07ffaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">TIM_DIER_CC4IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac98032297756f6e341f92fa243278e98">TIM_DIER_CC4IE_Pos</a>)</td></tr>
<tr class="separator:ga66b5230621c6d2f44c44ff672a07ffaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad0f562a014572793b49fe87184338b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">TIM_DIER_CC4IE_Msk</a></td></tr>
<tr class="separator:ga6ad0f562a014572793b49fe87184338b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f87983f6cb8450b975286079c19ff29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f87983f6cb8450b975286079c19ff29">TIM_DIER_COMIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga2f87983f6cb8450b975286079c19ff29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9af339214666b3251fff9598277b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f">TIM_DIER_COMIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f87983f6cb8450b975286079c19ff29">TIM_DIER_COMIE_Pos</a>)</td></tr>
<tr class="separator:gabe9af339214666b3251fff9598277b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8a374e04740aac1ece248b868522fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f">TIM_DIER_COMIE_Msk</a></td></tr>
<tr class="separator:gade8a374e04740aac1ece248b868522fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa348f21e19ac18be00577cc2844941d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa348f21e19ac18be00577cc2844941d6">TIM_DIER_TIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaa348f21e19ac18be00577cc2844941d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3e781c907ca4774fae5c089e445f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">TIM_DIER_TIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa348f21e19ac18be00577cc2844941d6">TIM_DIER_TIE_Pos</a>)</td></tr>
<tr class="separator:gadf3e781c907ca4774fae5c089e445f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">TIM_DIER_TIE_Msk</a></td></tr>
<tr class="separator:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f1acf20b177e729494b03d389fc879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68f1acf20b177e729494b03d389fc879">TIM_DIER_BIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga68f1acf20b177e729494b03d389fc879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad054244795a6fcd3bc1ff35e4c651982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982">TIM_DIER_BIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68f1acf20b177e729494b03d389fc879">TIM_DIER_BIE_Pos</a>)</td></tr>
<tr class="separator:gad054244795a6fcd3bc1ff35e4c651982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fcb0d6d9fb7486a5901032fd81aef6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982">TIM_DIER_BIE_Msk</a></td></tr>
<tr class="separator:ga1fcb0d6d9fb7486a5901032fd81aef6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5078f4d6a9f542a502194cd1499f90a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5078f4d6a9f542a502194cd1499f90a3">TIM_DIER_UDE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5078f4d6a9f542a502194cd1499f90a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66544291fb58960e9f4018509a4dee09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">TIM_DIER_UDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5078f4d6a9f542a502194cd1499f90a3">TIM_DIER_UDE_Pos</a>)</td></tr>
<tr class="separator:ga66544291fb58960e9f4018509a4dee09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f47792b1c2f123464a2955f445c811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">TIM_DIER_UDE_Msk</a></td></tr>
<tr class="separator:gab9f47792b1c2f123464a2955f445c811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a2b408f82591fcffc36fb1b71e0ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15a2b408f82591fcffc36fb1b71e0ee4">TIM_DIER_CC1DE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga15a2b408f82591fcffc36fb1b71e0ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40247fa7b772b644df2754b599e71e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">TIM_DIER_CC1DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15a2b408f82591fcffc36fb1b71e0ee4">TIM_DIER_CC1DE_Pos</a>)</td></tr>
<tr class="separator:ga40247fa7b772b644df2754b599e71e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">TIM_DIER_CC1DE_Msk</a></td></tr>
<tr class="separator:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567e807487bdcf4d7db0c50c02154420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga567e807487bdcf4d7db0c50c02154420">TIM_DIER_CC2DE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga567e807487bdcf4d7db0c50c02154420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a3a6d017bcc45df793e9b1d19c013d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">TIM_DIER_CC2DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga567e807487bdcf4d7db0c50c02154420">TIM_DIER_CC2DE_Pos</a>)</td></tr>
<tr class="separator:ga74a3a6d017bcc45df793e9b1d19c013d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f97064991095b28c91028ca3cca28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">TIM_DIER_CC2DE_Msk</a></td></tr>
<tr class="separator:ga58f97064991095b28c91028ca3cca28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e08651981fedc16b1ed9925c4f84373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e08651981fedc16b1ed9925c4f84373">TIM_DIER_CC3DE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga3e08651981fedc16b1ed9925c4f84373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">TIM_DIER_CC3DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e08651981fedc16b1ed9925c4f84373">TIM_DIER_CC3DE_Pos</a>)</td></tr>
<tr class="separator:gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">TIM_DIER_CC3DE_Msk</a></td></tr>
<tr class="separator:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c72cedbdd1f3c2390f25bb181b76b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c72cedbdd1f3c2390f25bb181b76b39">TIM_DIER_CC4DE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4c72cedbdd1f3c2390f25bb181b76b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81dbfb6c7c8907ec2debd892b48e9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">TIM_DIER_CC4DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c72cedbdd1f3c2390f25bb181b76b39">TIM_DIER_CC4DE_Pos</a>)</td></tr>
<tr class="separator:gad81dbfb6c7c8907ec2debd892b48e9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba034412c54fa07024e516492748614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">TIM_DIER_CC4DE_Msk</a></td></tr>
<tr class="separator:gaaba034412c54fa07024e516492748614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed">TIM_DIER_COMDE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed00410aeabe33fef5feebbaec1a0a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6">TIM_DIER_COMDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed">TIM_DIER_COMDE_Pos</a>)</td></tr>
<tr class="separator:ga9ed00410aeabe33fef5feebbaec1a0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c3fab9d33de953a0a7f7d6516c73bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6">TIM_DIER_COMDE_Msk</a></td></tr>
<tr class="separator:ga79c3fab9d33de953a0a7f7d6516c73bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1014527f96f63edc7dfa3b79297557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1014527f96f63edc7dfa3b79297557">TIM_DIER_TDE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga8b1014527f96f63edc7dfa3b79297557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd5aee3b64fd928be288ae86b4fa020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">TIM_DIER_TDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1014527f96f63edc7dfa3b79297557">TIM_DIER_TDE_Pos</a>)</td></tr>
<tr class="separator:gadbd5aee3b64fd928be288ae86b4fa020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a752d4295f100708df9b8be5a7f439d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">TIM_DIER_TDE_Msk</a></td></tr>
<tr class="separator:ga5a752d4295f100708df9b8be5a7f439d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558df2cd4bfe780f9381149b4e0eab19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga558df2cd4bfe780f9381149b4e0eab19">TIM_SR_UIF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga558df2cd4bfe780f9381149b4e0eab19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a713154f9408c97cd7b193f23affab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">TIM_SR_UIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga558df2cd4bfe780f9381149b4e0eab19">TIM_SR_UIF_Pos</a>)</td></tr>
<tr class="separator:ga7a713154f9408c97cd7b193f23affab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">TIM_SR_UIF_Msk</a></td></tr>
<tr class="separator:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c518804171ea0813d7dd5702adde4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61c518804171ea0813d7dd5702adde4c">TIM_SR_CC1IF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga61c518804171ea0813d7dd5702adde4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce1be8a563567338d87977ddc0aa2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">TIM_SR_CC1IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga61c518804171ea0813d7dd5702adde4c">TIM_SR_CC1IF_Pos</a>)</td></tr>
<tr class="separator:ga2ce1be8a563567338d87977ddc0aa2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449a61344a97608d85384c29f003c0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">TIM_SR_CC1IF_Msk</a></td></tr>
<tr class="separator:ga449a61344a97608d85384c29f003c0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef088105198e8850e542fc8e0fd362ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef088105198e8850e542fc8e0fd362ae">TIM_SR_CC2IF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaef088105198e8850e542fc8e0fd362ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac970c8ac8779185ba8f313e280c40902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">TIM_SR_CC2IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef088105198e8850e542fc8e0fd362ae">TIM_SR_CC2IF_Pos</a>)</td></tr>
<tr class="separator:gac970c8ac8779185ba8f313e280c40902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a48bf099467169aa50464fbf462bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">TIM_SR_CC2IF_Msk</a></td></tr>
<tr class="separator:ga25a48bf099467169aa50464fbf462bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d4e629577fc5a15dd907a0a2d6f43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9d4e629577fc5a15dd907a0a2d6f43a">TIM_SR_CC3IF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad9d4e629577fc5a15dd907a0a2d6f43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b2e69acc55c8d12f789fc5bf9a5f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">TIM_SR_CC3IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9d4e629577fc5a15dd907a0a2d6f43a">TIM_SR_CC3IF_Pos</a>)</td></tr>
<tr class="separator:ga77b2e69acc55c8d12f789fc5bf9a5f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">TIM_SR_CC3IF_Msk</a></td></tr>
<tr class="separator:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5a114b99523c3f6766951ab28026f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f5a114b99523c3f6766951ab28026f9">TIM_SR_CC4IF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1f5a114b99523c3f6766951ab28026f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62087fa2c5fa8166d6b4be7e32c60442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">TIM_SR_CC4IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f5a114b99523c3f6766951ab28026f9">TIM_SR_CC4IF_Pos</a>)</td></tr>
<tr class="separator:ga62087fa2c5fa8166d6b4be7e32c60442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacade8a06303bf216bfb03140c7e16cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">TIM_SR_CC4IF_Msk</a></td></tr>
<tr class="separator:gacade8a06303bf216bfb03140c7e16cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa44f0ec2b4134ef80ce28d7a878772af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa44f0ec2b4134ef80ce28d7a878772af">TIM_SR_COMIF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaa44f0ec2b4134ef80ce28d7a878772af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8af1c1f93eee747aaa7fdc3a5aeb5337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337">TIM_SR_COMIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa44f0ec2b4134ef80ce28d7a878772af">TIM_SR_COMIF_Pos</a>)</td></tr>
<tr class="separator:ga8af1c1f93eee747aaa7fdc3a5aeb5337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91775c029171c4585e9cca6ebf1cd57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337">TIM_SR_COMIF_Msk</a></td></tr>
<tr class="separator:ga91775c029171c4585e9cca6ebf1cd57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc65e5e222f7625dda796d36e0c0d563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc65e5e222f7625dda796d36e0c0d563">TIM_SR_TIF_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gabc65e5e222f7625dda796d36e0c0d563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad9bed9cae745d41a987675821b202a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">TIM_SR_TIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabc65e5e222f7625dda796d36e0c0d563">TIM_SR_TIF_Pos</a>)</td></tr>
<tr class="separator:ga6ad9bed9cae745d41a987675821b202a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">TIM_SR_TIF_Msk</a></td></tr>
<tr class="separator:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61bc5fc1383047eb82dd66cb44a52ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61bc5fc1383047eb82dd66cb44a52ff3">TIM_SR_BIF_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga61bc5fc1383047eb82dd66cb44a52ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778093c3983d94f88d6da49de96c9826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826">TIM_SR_BIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga61bc5fc1383047eb82dd66cb44a52ff3">TIM_SR_BIF_Pos</a>)</td></tr>
<tr class="separator:ga778093c3983d94f88d6da49de96c9826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d52cd5a57c9a26b0d993c93d9875097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826">TIM_SR_BIF_Msk</a></td></tr>
<tr class="separator:ga6d52cd5a57c9a26b0d993c93d9875097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3dd0efe5e5b6c21a10091bbb61d2c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3dd0efe5e5b6c21a10091bbb61d2c6">TIM_SR_CC1OF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6d3dd0efe5e5b6c21a10091bbb61d2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38020b672e525cf31f3a21a01ee680f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">TIM_SR_CC1OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3dd0efe5e5b6c21a10091bbb61d2c6">TIM_SR_CC1OF_Pos</a>)</td></tr>
<tr class="separator:gae38020b672e525cf31f3a21a01ee680f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819c4b27f8fa99b537c4407521f9780c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">TIM_SR_CC1OF_Msk</a></td></tr>
<tr class="separator:ga819c4b27f8fa99b537c4407521f9780c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0188211bdf0406c2712d92e7d644c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0188211bdf0406c2712d92e7d644c3">TIM_SR_CC2OF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9a0188211bdf0406c2712d92e7d644c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga772886dce929789865cf7053728488d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">TIM_SR_CC2OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0188211bdf0406c2712d92e7d644c3">TIM_SR_CC2OF_Pos</a>)</td></tr>
<tr class="separator:ga772886dce929789865cf7053728488d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7798da5863d559ea9a642af6658050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">TIM_SR_CC2OF_Msk</a></td></tr>
<tr class="separator:ga3b7798da5863d559ea9a642af6658050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131fff23ae52a9ae98267f06f35b9abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga131fff23ae52a9ae98267f06f35b9abb">TIM_SR_CC3OF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga131fff23ae52a9ae98267f06f35b9abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d466016b806136b3e0251363e7e38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">TIM_SR_CC3OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga131fff23ae52a9ae98267f06f35b9abb">TIM_SR_CC3OF_Pos</a>)</td></tr>
<tr class="separator:ga36d466016b806136b3e0251363e7e38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a2d4c831eb641ba082156e41d03358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">TIM_SR_CC3OF_Msk</a></td></tr>
<tr class="separator:gaf7a2d4c831eb641ba082156e41d03358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa692368f903e95550c110a8cdbece996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa692368f903e95550c110a8cdbece996">TIM_SR_CC4OF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa692368f903e95550c110a8cdbece996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36421d430d4fd0d34d02444b5da804b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">TIM_SR_CC4OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa692368f903e95550c110a8cdbece996">TIM_SR_CC4OF_Pos</a>)</td></tr>
<tr class="separator:ga36421d430d4fd0d34d02444b5da804b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ba979e8309b66808e06e4de34bc740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">TIM_SR_CC4OF_Msk</a></td></tr>
<tr class="separator:ga81ba979e8309b66808e06e4de34bc740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71cd5b80d699afa003cb407a74dc0593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd5b80d699afa003cb407a74dc0593">TIM_EGR_UG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga71cd5b80d699afa003cb407a74dc0593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff315da1492025d608eb2c71e1e4462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">TIM_EGR_UG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd5b80d699afa003cb407a74dc0593">TIM_EGR_UG_Pos</a>)</td></tr>
<tr class="separator:ga5ff315da1492025d608eb2c71e1e4462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f52a8e9aad153223405b965566ae91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">TIM_EGR_UG_Msk</a></td></tr>
<tr class="separator:ga16f52a8e9aad153223405b965566ae91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee06d20dfa5d132d221a28193dedd211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee06d20dfa5d132d221a28193dedd211">TIM_EGR_CC1G_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaee06d20dfa5d132d221a28193dedd211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7a2fa9e7341df84a32cf5d54e61ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">TIM_EGR_CC1G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee06d20dfa5d132d221a28193dedd211">TIM_EGR_CC1G_Pos</a>)</td></tr>
<tr class="separator:gaba7a2fa9e7341df84a32cf5d54e61ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">TIM_EGR_CC1G_Msk</a></td></tr>
<tr class="separator:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49003c85e8c92b159faee96d1c6a8cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49003c85e8c92b159faee96d1c6a8cea">TIM_EGR_CC2G_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga49003c85e8c92b159faee96d1c6a8cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa4c983163836490441a78e7bf89b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">TIM_EGR_CC2G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga49003c85e8c92b159faee96d1c6a8cea">TIM_EGR_CC2G_Pos</a>)</td></tr>
<tr class="separator:gacfa4c983163836490441a78e7bf89b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5423de00e86aeb8a4657a509af485055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">TIM_EGR_CC2G_Msk</a></td></tr>
<tr class="separator:ga5423de00e86aeb8a4657a509af485055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8006ffc22a9a37d21364e8023d7eb145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8006ffc22a9a37d21364e8023d7eb145">TIM_EGR_CC3G_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga8006ffc22a9a37d21364e8023d7eb145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73c2e5ea59b860e342d2ea5f99ff672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">TIM_EGR_CC3G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8006ffc22a9a37d21364e8023d7eb145">TIM_EGR_CC3G_Pos</a>)</td></tr>
<tr class="separator:gab73c2e5ea59b860e342d2ea5f99ff672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064d2030abccc099ded418fd81d6aa07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">TIM_EGR_CC3G_Msk</a></td></tr>
<tr class="separator:ga064d2030abccc099ded418fd81d6aa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49b4e300af06da863900ba29d894eb26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49b4e300af06da863900ba29d894eb26">TIM_EGR_CC4G_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga49b4e300af06da863900ba29d894eb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae87478438e43366db04ac05db1db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">TIM_EGR_CC4G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga49b4e300af06da863900ba29d894eb26">TIM_EGR_CC4G_Pos</a>)</td></tr>
<tr class="separator:ga8ae87478438e43366db04ac05db1db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">TIM_EGR_CC4G_Msk</a></td></tr>
<tr class="separator:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga235c6ad9b108e6640f0c3fb7b3b9e278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga235c6ad9b108e6640f0c3fb7b3b9e278">TIM_EGR_COMG_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga235c6ad9b108e6640f0c3fb7b3b9e278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04646da2ee78ff6e2d4c483c8050d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20">TIM_EGR_COMG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga235c6ad9b108e6640f0c3fb7b3b9e278">TIM_EGR_COMG_Pos</a>)</td></tr>
<tr class="separator:gab04646da2ee78ff6e2d4c483c8050d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb06f8bb364307695c7d6a028391de7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20">TIM_EGR_COMG_Msk</a></td></tr>
<tr class="separator:gadb06f8bb364307695c7d6a028391de7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68094deb44a74ef649c243ec840b9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad68094deb44a74ef649c243ec840b9a2">TIM_EGR_TG_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad68094deb44a74ef649c243ec840b9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb01f674152f674c87c21b6147963d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">TIM_EGR_TG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad68094deb44a74ef649c243ec840b9a2">TIM_EGR_TG_Pos</a>)</td></tr>
<tr class="separator:gaedb01f674152f674c87c21b6147963d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabface433d6adaa2dee3df49852585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">TIM_EGR_TG_Msk</a></td></tr>
<tr class="separator:ga2eabface433d6adaa2dee3df49852585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga068531a673c44015bef074e6c926ce77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga068531a673c44015bef074e6c926ce77">TIM_EGR_BG_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga068531a673c44015bef074e6c926ce77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbac05839c59f31bd13664890685941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941">TIM_EGR_BG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga068531a673c44015bef074e6c926ce77">TIM_EGR_BG_Pos</a>)</td></tr>
<tr class="separator:ga3cbac05839c59f31bd13664890685941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c5635a0ac0ce5618485319a4fa0f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941">TIM_EGR_BG_Msk</a></td></tr>
<tr class="separator:ga08c5635a0ac0ce5618485319a4fa0f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8824b80350897e1b65c1b98f1b7e9469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469">TIM_CCMR1_CC1S_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8824b80350897e1b65c1b98f1b7e9469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45972a14def2a4e25e20a688e535b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">TIM_CCMR1_CC1S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469">TIM_CCMR1_CC1S_Pos</a>)</td></tr>
<tr class="separator:gae45972a14def2a4e25e20a688e535b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95291df1eaf532c5c996d176648938eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">TIM_CCMR1_CC1S_Msk</a></td></tr>
<tr class="separator:ga95291df1eaf532c5c996d176648938eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469">TIM_CCMR1_CC1S_Pos</a>)</td></tr>
<tr class="separator:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469">TIM_CCMR1_CC1S_Pos</a>)</td></tr>
<tr class="separator:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1">TIM_CCMR1_OC1FE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9383afb4e7ea68c9254f69461ec626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">TIM_CCMR1_OC1FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1">TIM_CCMR1_OC1FE_Pos</a>)</td></tr>
<tr class="separator:gaae9383afb4e7ea68c9254f69461ec626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">TIM_CCMR1_OC1FE_Msk</a></td></tr>
<tr class="separator:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34f1ffb1956f71bb24fb8229d76a6a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf34f1ffb1956f71bb24fb8229d76a6a7">TIM_CCMR1_OC1PE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf34f1ffb1956f71bb24fb8229d76a6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ad2b511f62760051b61edc1d666b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">TIM_CCMR1_OC1PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf34f1ffb1956f71bb24fb8229d76a6a7">TIM_CCMR1_OC1PE_Pos</a>)</td></tr>
<tr class="separator:gad6ad2b511f62760051b61edc1d666b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">TIM_CCMR1_OC1PE_Msk</a></td></tr>
<tr class="separator:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e6a8f6b0480f58e9632780bb393c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac4e6a8f6b0480f58e9632780bb393c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e26a7685848c6cd8572038f06ceab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">TIM_CCMR1_OC1M_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>)</td></tr>
<tr class="separator:ga45e26a7685848c6cd8572038f06ceab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">TIM_CCMR1_OC1M_Msk</a></td></tr>
<tr class="separator:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>)</td></tr>
<tr class="separator:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>)</td></tr>
<tr class="separator:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac024f6b9972b940925ab5786ee38701b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>)</td></tr>
<tr class="separator:gac024f6b9972b940925ab5786ee38701b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c5f97f5378df55d6b5bdf60219ecd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78c5f97f5378df55d6b5bdf60219ecd2">TIM_CCMR1_OC1CE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga78c5f97f5378df55d6b5bdf60219ecd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574f991bc328a80c9b44224e9a74d045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">TIM_CCMR1_OC1CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78c5f97f5378df55d6b5bdf60219ecd2">TIM_CCMR1_OC1CE_Pos</a>)</td></tr>
<tr class="separator:ga574f991bc328a80c9b44224e9a74d045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">TIM_CCMR1_OC1CE_Msk</a></td></tr>
<tr class="separator:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e06c5ff5024706a767be3454512401e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e">TIM_CCMR1_CC2S_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2e06c5ff5024706a767be3454512401e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df8354fa71992fddecba93c6309c7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">TIM_CCMR1_CC2S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e">TIM_CCMR1_CC2S_Pos</a>)</td></tr>
<tr class="separator:ga1df8354fa71992fddecba93c6309c7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">TIM_CCMR1_CC2S_Msk</a></td></tr>
<tr class="separator:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e">TIM_CCMR1_CC2S_Pos</a>)</td></tr>
<tr class="separator:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e">TIM_CCMR1_CC2S_Pos</a>)</td></tr>
<tr class="separator:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7240668687c24e88a8738b3a84be511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7240668687c24e88a8738b3a84be511">TIM_CCMR1_OC2FE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gab7240668687c24e88a8738b3a84be511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga376f7fd88a0dc62039e03bbc2fdd9569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">TIM_CCMR1_OC2FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab7240668687c24e88a8738b3a84be511">TIM_CCMR1_OC2FE_Pos</a>)</td></tr>
<tr class="separator:ga376f7fd88a0dc62039e03bbc2fdd9569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">TIM_CCMR1_OC2FE_Msk</a></td></tr>
<tr class="separator:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819513a7183766b4427cddfb08413eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819513a7183766b4427cddfb08413eb7">TIM_CCMR1_OC2PE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga819513a7183766b4427cddfb08413eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664936de978a62b290fe7da4c2b1c395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">TIM_CCMR1_OC2PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga819513a7183766b4427cddfb08413eb7">TIM_CCMR1_OC2PE_Pos</a>)</td></tr>
<tr class="separator:ga664936de978a62b290fe7da4c2b1c395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabddbf508732039730125ab3e87e9d370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">TIM_CCMR1_OC2PE_Msk</a></td></tr>
<tr class="separator:gabddbf508732039730125ab3e87e9d370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31265c2d3adef5873acc64f2f0045a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae31265c2d3adef5873acc64f2f0045a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7082e88c67576a8ce483e0534b0ae8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">TIM_CCMR1_OC2M_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>)</td></tr>
<tr class="separator:ga7082e88c67576a8ce483e0534b0ae8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">TIM_CCMR1_OC2M_Msk</a></td></tr>
<tr class="separator:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>)</td></tr>
<tr class="separator:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb673b7e2c016191579de704eb842e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>)</td></tr>
<tr class="separator:gaedb673b7e2c016191579de704eb842e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>)</td></tr>
<tr class="separator:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e30d09989e2a51517b5962e63baf1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e30d09989e2a51517b5962e63baf1dd">TIM_CCMR1_OC2CE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga2e30d09989e2a51517b5962e63baf1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c788cd4e4e8549585b21e050bf91de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">TIM_CCMR1_OC2CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e30d09989e2a51517b5962e63baf1dd">TIM_CCMR1_OC2CE_Pos</a>)</td></tr>
<tr class="separator:ga3c788cd4e4e8549585b21e050bf91de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">TIM_CCMR1_OC2CE_Msk</a></td></tr>
<tr class="separator:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84059edcc2ee8d02b8bc6757b667b47a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">TIM_CCMR1_IC1PSC_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga84059edcc2ee8d02b8bc6757b667b47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7ca2ec3b7bc576b7883702a45823d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">TIM_CCMR1_IC1PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">TIM_CCMR1_IC1PSC_Pos</a>)</td></tr>
<tr class="separator:ga0a7ca2ec3b7bc576b7883702a45823d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46b7186665f5308cd2ca52acfb63e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">TIM_CCMR1_IC1PSC_Msk</a></td></tr>
<tr class="separator:gab46b7186665f5308cd2ca52acfb63e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05673358a44aeaa56daefca67341b29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">TIM_CCMR1_IC1PSC_Pos</a>)</td></tr>
<tr class="separator:ga05673358a44aeaa56daefca67341b29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">TIM_CCMR1_IC1PSC_Pos</a>)</td></tr>
<tr class="separator:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b270ce595ea92cabc0e62576b5cbdb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4b270ce595ea92cabc0e62576b5cbdb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8750e792254e281c4999de3fbf9e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">TIM_CCMR1_IC1F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="separator:gade8750e792254e281c4999de3fbf9e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">TIM_CCMR1_IC1F_Msk</a></td></tr>
<tr class="separator:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dde4afee556d2d8d22885f191da65a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="separator:ga7dde4afee556d2d8d22885f191da65a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga201491465e6864088210bccb8491be84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="separator:ga201491465e6864088210bccb8491be84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa55ab1e0109b055cabef579c32d67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="separator:gabaa55ab1e0109b055cabef579c32d67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23da95530eb6d6451c7c9e451a580f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="separator:ga23da95530eb6d6451c7c9e451a580f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb62126e13b62bf9ed83bcb358532b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">TIM_CCMR1_IC2PSC_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga5eb62126e13b62bf9ed83bcb358532b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7570c3a71156c52b0d95b4199f5d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">TIM_CCMR1_IC2PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">TIM_CCMR1_IC2PSC_Pos</a>)</td></tr>
<tr class="separator:gafa7570c3a71156c52b0d95b4199f5d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">TIM_CCMR1_IC2PSC_Msk</a></td></tr>
<tr class="separator:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">TIM_CCMR1_IC2PSC_Pos</a>)</td></tr>
<tr class="separator:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae861d74943f3c045421f9fdc8b966841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">TIM_CCMR1_IC2PSC_Pos</a>)</td></tr>
<tr class="separator:gae861d74943f3c045421f9fdc8b966841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5a16f773b95122caa60dbdd5b22964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaed5a16f773b95122caa60dbdd5b22964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1456053707716ae50feded2a118887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">TIM_CCMR1_IC2F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="separator:ga4b1456053707716ae50feded2a118887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b942752d686c23323880ff576e7dffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">TIM_CCMR1_IC2F_Msk</a></td></tr>
<tr class="separator:ga2b942752d686c23323880ff576e7dffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d75acd7072f28844074702683d8493f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="separator:ga5d75acd7072f28844074702683d8493f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="separator:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="separator:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafece48b6f595ef9717d523fa23cea1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="separator:gafece48b6f595ef9717d523fa23cea1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab00cf673f46bb5a112370ff94d5495b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b">TIM_CCMR2_CC3S_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaab00cf673f46bb5a112370ff94d5495b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac236d456c1635745129611f040e50392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">TIM_CCMR2_CC3S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b">TIM_CCMR2_CC3S_Pos</a>)</td></tr>
<tr class="separator:gac236d456c1635745129611f040e50392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">TIM_CCMR2_CC3S_Msk</a></td></tr>
<tr class="separator:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b">TIM_CCMR2_CC3S_Pos</a>)</td></tr>
<tr class="separator:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bed6648aad6e8d16196246b355452dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b">TIM_CCMR2_CC3S_Pos</a>)</td></tr>
<tr class="separator:ga4bed6648aad6e8d16196246b355452dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fada082e0cea460d9722f5dca1fe1a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fada082e0cea460d9722f5dca1fe1a8">TIM_CCMR2_OC3FE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3fada082e0cea460d9722f5dca1fe1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7fdd716098d6370d1fbef9ec6de226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">TIM_CCMR2_OC3FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fada082e0cea460d9722f5dca1fe1a8">TIM_CCMR2_OC3FE_Pos</a>)</td></tr>
<tr class="separator:gaef7fdd716098d6370d1fbef9ec6de226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d8d2847058747ce23a648668ce4dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">TIM_CCMR2_OC3FE_Msk</a></td></tr>
<tr class="separator:gae6d8d2847058747ce23a648668ce4dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebdd2a0a808080fac30e5ee1514f4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ebdd2a0a808080fac30e5ee1514f4cf">TIM_CCMR2_OC3PE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga5ebdd2a0a808080fac30e5ee1514f4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340c7064a44bc7478982f5ef7a7655f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">TIM_CCMR2_OC3PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ebdd2a0a808080fac30e5ee1514f4cf">TIM_CCMR2_OC3PE_Pos</a>)</td></tr>
<tr class="separator:ga340c7064a44bc7478982f5ef7a7655f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">TIM_CCMR2_OC3PE_Msk</a></td></tr>
<tr class="separator:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc968db76163687538732d31cf4d4d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gafc968db76163687538732d31cf4d4d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e306d8b3f5f98f8bfb6002dc2a7ff06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">TIM_CCMR2_OC3M_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>)</td></tr>
<tr class="separator:ga8e306d8b3f5f98f8bfb6002dc2a7ff06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52095cae524adb237339bfee92e8168a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">TIM_CCMR2_OC3M_Msk</a></td></tr>
<tr class="separator:ga52095cae524adb237339bfee92e8168a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899b26ffa9c5f30f143306b8598a537f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>)</td></tr>
<tr class="separator:ga899b26ffa9c5f30f143306b8598a537f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91476ae2cc3449facafcad82569e14f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>)</td></tr>
<tr class="separator:ga91476ae2cc3449facafcad82569e14f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20394da7afcada6c3fc455b05004cff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>)</td></tr>
<tr class="separator:ga20394da7afcada6c3fc455b05004cff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03695b16c15f57bd329b050603e11ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03695b16c15f57bd329b050603e11ff6">TIM_CCMR2_OC3CE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga03695b16c15f57bd329b050603e11ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040e81b609666fec1f0476346bb8b942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">TIM_CCMR2_OC3CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga03695b16c15f57bd329b050603e11ff6">TIM_CCMR2_OC3CE_Pos</a>)</td></tr>
<tr class="separator:ga040e81b609666fec1f0476346bb8b942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4209d414df704ce96c54abb2ea2df66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">TIM_CCMR2_OC3CE_Msk</a></td></tr>
<tr class="separator:ga4209d414df704ce96c54abb2ea2df66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5774c57db57a50e9a1b7e6fa6c2833f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">TIM_CCMR2_CC4S_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5774c57db57a50e9a1b7e6fa6c2833f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66957133f2ac46cacb14834a6ad46b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">TIM_CCMR2_CC4S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">TIM_CCMR2_CC4S_Pos</a>)</td></tr>
<tr class="separator:ga66957133f2ac46cacb14834a6ad46b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294e216b50edd1c2f891143e1f971048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">TIM_CCMR2_CC4S_Msk</a></td></tr>
<tr class="separator:ga294e216b50edd1c2f891143e1f971048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">TIM_CCMR2_CC4S_Pos</a>)</td></tr>
<tr class="separator:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6386ec77a3a451954325a1512d44f893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">TIM_CCMR2_CC4S_Pos</a>)</td></tr>
<tr class="separator:ga6386ec77a3a451954325a1512d44f893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ec4d183286e02653876ead0a835a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69ec4d183286e02653876ead0a835a09">TIM_CCMR2_OC4FE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga69ec4d183286e02653876ead0a835a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f0c4e1d96b5dde5af64ea95b2c3880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">TIM_CCMR2_OC4FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69ec4d183286e02653876ead0a835a09">TIM_CCMR2_OC4FE_Pos</a>)</td></tr>
<tr class="separator:ga01f0c4e1d96b5dde5af64ea95b2c3880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70dc197250c2699d470aea1a7a42ad57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">TIM_CCMR2_OC4FE_Msk</a></td></tr>
<tr class="separator:ga70dc197250c2699d470aea1a7a42ad57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1271844d8091a2494487cd082a585ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1271844d8091a2494487cd082a585ca">TIM_CCMR2_OC4PE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf1271844d8091a2494487cd082a585ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c07cee007c349ef4ba4a954b341ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">TIM_CCMR2_OC4PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1271844d8091a2494487cd082a585ca">TIM_CCMR2_OC4PE_Pos</a>)</td></tr>
<tr class="separator:ga28c07cee007c349ef4ba4a954b341ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">TIM_CCMR2_OC4PE_Msk</a></td></tr>
<tr class="separator:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d4d6f1f9b93ff94a941d8c574ca400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga67d4d6f1f9b93ff94a941d8c574ca400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffb46fed2d65aab83a895d8f791f84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">TIM_CCMR2_OC4M_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>)</td></tr>
<tr class="separator:ga0ffb46fed2d65aab83a895d8f791f84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">TIM_CCMR2_OC4M_Msk</a></td></tr>
<tr class="separator:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad866f52cce9ce32e3c0d181007b82de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>)</td></tr>
<tr class="separator:gad866f52cce9ce32e3c0d181007b82de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd97b1c86dd4953f3382fea317d165af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>)</td></tr>
<tr class="separator:gafd97b1c86dd4953f3382fea317d165af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>)</td></tr>
<tr class="separator:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b06f4781d9ec977f5be9f010ee44b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b06f4781d9ec977f5be9f010ee44b6b">TIM_CCMR2_OC4CE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga8b06f4781d9ec977f5be9f010ee44b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a3897ea2b9197cbc75507df645faefc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">TIM_CCMR2_OC4CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b06f4781d9ec977f5be9f010ee44b6b">TIM_CCMR2_OC4CE_Pos</a>)</td></tr>
<tr class="separator:ga3a3897ea2b9197cbc75507df645faefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">TIM_CCMR2_OC4CE_Msk</a></td></tr>
<tr class="separator:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae531e77cc77a9a76a0f32074ad371cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2">TIM_CCMR2_IC3PSC_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae531e77cc77a9a76a0f32074ad371cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec127dfbd39286e7467a88e42b0e2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">TIM_CCMR2_IC3PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2">TIM_CCMR2_IC3PSC_Pos</a>)</td></tr>
<tr class="separator:gabec127dfbd39286e7467a88e42b0e2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">TIM_CCMR2_IC3PSC_Msk</a></td></tr>
<tr class="separator:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588513395cbf8be6f4749c140fbf811c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2">TIM_CCMR2_IC3PSC_Pos</a>)</td></tr>
<tr class="separator:ga588513395cbf8be6f4749c140fbf811c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2">TIM_CCMR2_IC3PSC_Pos</a>)</td></tr>
<tr class="separator:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23e70bb3dfe3c685a26e6ae00786b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf23e70bb3dfe3c685a26e6ae00786b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac13900fc61a22d5b43f579e5854fa2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">TIM_CCMR2_IC3F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="separator:gaac13900fc61a22d5b43f579e5854fa2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad218af6bd1de72891e1b85d582b766cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">TIM_CCMR2_IC3F_Msk</a></td></tr>
<tr class="separator:gad218af6bd1de72891e1b85d582b766cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="separator:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f92a3f831685d6df7ab69e68181849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="separator:ga26f92a3f831685d6df7ab69e68181849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="separator:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="separator:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df596e58e5b71467be3d85988fb302f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f">TIM_CCMR2_IC4PSC_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1df596e58e5b71467be3d85988fb302f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289328a0304739b4459fa74978be5aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">TIM_CCMR2_IC4PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f">TIM_CCMR2_IC4PSC_Pos</a>)</td></tr>
<tr class="separator:ga289328a0304739b4459fa74978be5aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">TIM_CCMR2_IC4PSC_Msk</a></td></tr>
<tr class="separator:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f7d206409bc551eab06819e17451e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f">TIM_CCMR2_IC4PSC_Pos</a>)</td></tr>
<tr class="separator:ga80f7d206409bc551eab06819e17451e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6690f5e98e02addd5e75643767c6d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f">TIM_CCMR2_IC4PSC_Pos</a>)</td></tr>
<tr class="separator:gaf6690f5e98e02addd5e75643767c6d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce62241567cc540d3b7ce61084c1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gafdce62241567cc540d3b7ce61084c1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f59cf5cc82d482d733a365cc7d887c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">TIM_CCMR2_IC4F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="separator:gaa9f59cf5cc82d482d733a365cc7d887c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51653fd06a591294d432385e794a19e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">TIM_CCMR2_IC4F_Msk</a></td></tr>
<tr class="separator:gad51653fd06a591294d432385e794a19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="separator:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="separator:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="separator:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="separator:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da61acdf3f1662c2a522820260f0ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da61acdf3f1662c2a522820260f0ca1">TIM_CCER_CC1E_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6da61acdf3f1662c2a522820260f0ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871be5249ffb7666a32f4e2e60e50a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">TIM_CCER_CC1E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6da61acdf3f1662c2a522820260f0ca1">TIM_CCER_CC1E_Pos</a>)</td></tr>
<tr class="separator:ga871be5249ffb7666a32f4e2e60e50a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">TIM_CCER_CC1E_Msk</a></td></tr>
<tr class="separator:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c77329fadbcb3c84bde50fca4531fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c77329fadbcb3c84bde50fca4531fb">TIM_CCER_CC1P_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga15c77329fadbcb3c84bde50fca4531fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3006ecce72e486321261536ae385732f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">TIM_CCER_CC1P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15c77329fadbcb3c84bde50fca4531fb">TIM_CCER_CC1P_Pos</a>)</td></tr>
<tr class="separator:ga3006ecce72e486321261536ae385732f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca0aedba14241caff739afb3c3ee291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">TIM_CCER_CC1P_Msk</a></td></tr>
<tr class="separator:ga0ca0aedba14241caff739afb3c3ee291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27744605da2a44ce88bcd692a6dd639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac27744605da2a44ce88bcd692a6dd639">TIM_CCER_CC1NE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac27744605da2a44ce88bcd692a6dd639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f84300589fc23c7ad7c688b77adffd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6">TIM_CCER_CC1NE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac27744605da2a44ce88bcd692a6dd639">TIM_CCER_CC1NE_Pos</a>)</td></tr>
<tr class="separator:ga6f84300589fc23c7ad7c688b77adffd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813056b3f90a13c4432aeba55f28957e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6">TIM_CCER_CC1NE_Msk</a></td></tr>
<tr class="separator:ga813056b3f90a13c4432aeba55f28957e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17cab7ddc6363d68c881d424dc2f95b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17cab7ddc6363d68c881d424dc2f95b3">TIM_CCER_CC1NP_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga17cab7ddc6363d68c881d424dc2f95b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ca6b2d577776a67d48e9a7e1863700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">TIM_CCER_CC1NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17cab7ddc6363d68c881d424dc2f95b3">TIM_CCER_CC1NP_Pos</a>)</td></tr>
<tr class="separator:ga22ca6b2d577776a67d48e9a7e1863700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">TIM_CCER_CC1NP_Msk</a></td></tr>
<tr class="separator:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a7e6fef34c0f02a97140620a2429b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a7e6fef34c0f02a97140620a2429b84">TIM_CCER_CC2E_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4a7e6fef34c0f02a97140620a2429b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91010bed31fbd01d7013fe9be759b215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">TIM_CCER_CC2E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a7e6fef34c0f02a97140620a2429b84">TIM_CCER_CC2E_Pos</a>)</td></tr>
<tr class="separator:ga91010bed31fbd01d7013fe9be759b215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76392a4d63674cd0db0a55762458f16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">TIM_CCER_CC2E_Msk</a></td></tr>
<tr class="separator:ga76392a4d63674cd0db0a55762458f16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6eed48ffae9d0a886c124b2993b8a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6eed48ffae9d0a886c124b2993b8a9f">TIM_CCER_CC2P_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab6eed48ffae9d0a886c124b2993b8a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f10f70479dce9444a304a58dfa52e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">TIM_CCER_CC2P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab6eed48ffae9d0a886c124b2993b8a9f">TIM_CCER_CC2P_Pos</a>)</td></tr>
<tr class="separator:ga95f10f70479dce9444a304a58dfa52e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3136c6e776c6066509d298b6a9b34912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">TIM_CCER_CC2P_Msk</a></td></tr>
<tr class="separator:ga3136c6e776c6066509d298b6a9b34912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a035ed74e6d62a0fcf54bd0b31f785a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a035ed74e6d62a0fcf54bd0b31f785a">TIM_CCER_CC2NE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5a035ed74e6d62a0fcf54bd0b31f785a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395e49f88082d5e2144801c98047e03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b">TIM_CCER_CC2NE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a035ed74e6d62a0fcf54bd0b31f785a">TIM_CCER_CC2NE_Pos</a>)</td></tr>
<tr class="separator:ga395e49f88082d5e2144801c98047e03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a784649120eddec31998f34323d4156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b">TIM_CCER_CC2NE_Msk</a></td></tr>
<tr class="separator:ga6a784649120eddec31998f34323d4156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de88ef55a7e82a4fe7379a0568da7ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8de88ef55a7e82a4fe7379a0568da7ab">TIM_CCER_CC2NP_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8de88ef55a7e82a4fe7379a0568da7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b294ed91060a15ee77651cd8e688e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">TIM_CCER_CC2NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8de88ef55a7e82a4fe7379a0568da7ab">TIM_CCER_CC2NP_Pos</a>)</td></tr>
<tr class="separator:ga1b294ed91060a15ee77651cd8e688e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387de559d8b16b16f3934fddd2aa969f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">TIM_CCER_CC2NP_Msk</a></td></tr>
<tr class="separator:ga387de559d8b16b16f3934fddd2aa969f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee67670829d7a6333cae4b5eada7899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaee67670829d7a6333cae4b5eada7899">TIM_CCER_CC3E_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaee67670829d7a6333cae4b5eada7899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga800a18a966d63d71dfc6cf7e3c18ca08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">TIM_CCER_CC3E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaee67670829d7a6333cae4b5eada7899">TIM_CCER_CC3E_Pos</a>)</td></tr>
<tr class="separator:ga800a18a966d63d71dfc6cf7e3c18ca08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">TIM_CCER_CC3E_Msk</a></td></tr>
<tr class="separator:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92731a4de3cb45962bfc34f3986a3bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab92731a4de3cb45962bfc34f3986a3bb">TIM_CCER_CC3P_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab92731a4de3cb45962bfc34f3986a3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647aadf30c1f4c7850a025bce9e264a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">TIM_CCER_CC3P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab92731a4de3cb45962bfc34f3986a3bb">TIM_CCER_CC3P_Pos</a>)</td></tr>
<tr class="separator:ga647aadf30c1f4c7850a025bce9e264a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">TIM_CCER_CC3P_Msk</a></td></tr>
<tr class="separator:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e4ec9ec3d3f6b778c7750f4861de8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e4ec9ec3d3f6b778c7750f4861de8dc">TIM_CCER_CC3NE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0e4ec9ec3d3f6b778c7750f4861de8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34cbf30b58b4fa02ddc7c1bab93420b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3">TIM_CCER_CC3NE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e4ec9ec3d3f6b778c7750f4861de8dc">TIM_CCER_CC3NE_Pos</a>)</td></tr>
<tr class="separator:ga34cbf30b58b4fa02ddc7c1bab93420b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46cce61d3bd83b64257ba75e54ee1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3">TIM_CCER_CC3NE_Msk</a></td></tr>
<tr class="separator:gad46cce61d3bd83b64257ba75e54ee1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4768173a56472e6f19ca49bb229e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc4768173a56472e6f19ca49bb229e6a">TIM_CCER_CC3NP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gacc4768173a56472e6f19ca49bb229e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013c6bc2ba905dea2713cdef67f39c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">TIM_CCER_CC3NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc4768173a56472e6f19ca49bb229e6a">TIM_CCER_CC3NP_Pos</a>)</td></tr>
<tr class="separator:ga013c6bc2ba905dea2713cdef67f39c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4029686d3307111d3f9f4400e29e4521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">TIM_CCER_CC3NP_Msk</a></td></tr>
<tr class="separator:ga4029686d3307111d3f9f4400e29e4521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4f1890df26547229ce711eed7a30c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e4f1890df26547229ce711eed7a30c3">TIM_CCER_CC4E_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8e4f1890df26547229ce711eed7a30c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8f00da3ce9a145e9c7c0ece18706d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">TIM_CCER_CC4E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e4f1890df26547229ce711eed7a30c3">TIM_CCER_CC4E_Pos</a>)</td></tr>
<tr class="separator:gae8f00da3ce9a145e9c7c0ece18706d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940b041ab5975311f42f26d314a4b621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">TIM_CCER_CC4E_Msk</a></td></tr>
<tr class="separator:ga940b041ab5975311f42f26d314a4b621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b16bb9029a386a09ca24796a74f7fa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b16bb9029a386a09ca24796a74f7fa8">TIM_CCER_CC4P_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0b16bb9029a386a09ca24796a74f7fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22962f81c9abfc88ae30f50b5592d3a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">TIM_CCER_CC4P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b16bb9029a386a09ca24796a74f7fa8">TIM_CCER_CC4P_Pos</a>)</td></tr>
<tr class="separator:ga22962f81c9abfc88ae30f50b5592d3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">TIM_CCER_CC4P_Msk</a></td></tr>
<tr class="separator:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga451b690ca839a363b6b911bcacafffb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga451b690ca839a363b6b911bcacafffb4">TIM_CCER_CC4NP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga451b690ca839a363b6b911bcacafffb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e263b29e870a454c029f4a825f4f50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e">TIM_CCER_CC4NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga451b690ca839a363b6b911bcacafffb4">TIM_CCER_CC4NP_Pos</a>)</td></tr>
<tr class="separator:ga7e263b29e870a454c029f4a825f4f50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b88bff3f38cec0617ce66fa5aef260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e">TIM_CCER_CC4NP_Msk</a></td></tr>
<tr class="separator:ga41b88bff3f38cec0617ce66fa5aef260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf110ca46cc8cf7b55f63cafa563073b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf110ca46cc8cf7b55f63cafa563073b2">TIM_CNT_CNT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf110ca46cc8cf7b55f63cafa563073b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54bb0107f222981fe8c8416af521fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">TIM_CNT_CNT_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf110ca46cc8cf7b55f63cafa563073b2">TIM_CNT_CNT_Pos</a>)</td></tr>
<tr class="separator:gac54bb0107f222981fe8c8416af521fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">TIM_CNT_CNT_Msk</a></td></tr>
<tr class="separator:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11163ae1ef14d3e7a1f047c40a501f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11163ae1ef14d3e7a1f047c40a501f4">TIM_PSC_PSC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac11163ae1ef14d3e7a1f047c40a501f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff3a421342fafac2e25421084bd85df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">TIM_PSC_PSC_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac11163ae1ef14d3e7a1f047c40a501f4">TIM_PSC_PSC_Pos</a>)</td></tr>
<tr class="separator:gacff3a421342fafac2e25421084bd85df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb85e4000ddab0ada67c5964810da35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">TIM_PSC_PSC_Msk</a></td></tr>
<tr class="separator:gaefb85e4000ddab0ada67c5964810da35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8430ae919aa2e98c8a4cb32049ae5c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8430ae919aa2e98c8a4cb32049ae5c3b">TIM_ARR_ARR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8430ae919aa2e98c8a4cb32049ae5c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166174bde137aa84aec495eef6907ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">TIM_ARR_ARR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8430ae919aa2e98c8a4cb32049ae5c3b">TIM_ARR_ARR_Pos</a>)</td></tr>
<tr class="separator:ga166174bde137aa84aec495eef6907ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace50256fdecc38f641050a4a3266e4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">TIM_ARR_ARR_Msk</a></td></tr>
<tr class="separator:gace50256fdecc38f641050a4a3266e4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab062a3ee5ed93cef0fd1de937719fe5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab062a3ee5ed93cef0fd1de937719fe5c">TIM_RCR_REP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab062a3ee5ed93cef0fd1de937719fe5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e8380ec8ac6138f401fa53833978fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc">TIM_RCR_REP_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab062a3ee5ed93cef0fd1de937719fe5c">TIM_RCR_REP_Pos</a>)</td></tr>
<tr class="separator:ga06e8380ec8ac6138f401fa53833978fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcef8f28580e36cdfda3be1f7561afc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">TIM_RCR_REP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc">TIM_RCR_REP_Msk</a></td></tr>
<tr class="separator:gadcef8f28580e36cdfda3be1f7561afc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815f704b96c35f8f2b4a9160913e36f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga815f704b96c35f8f2b4a9160913e36f6">TIM_CCR1_CCR1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga815f704b96c35f8f2b4a9160913e36f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1052d30a540b5332d39cc9e1e23587bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">TIM_CCR1_CCR1_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga815f704b96c35f8f2b4a9160913e36f6">TIM_CCR1_CCR1_Pos</a>)</td></tr>
<tr class="separator:ga1052d30a540b5332d39cc9e1e23587bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac927cc11eff415210dcf94657d8dfbe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">TIM_CCR1_CCR1_Msk</a></td></tr>
<tr class="separator:gac927cc11eff415210dcf94657d8dfbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f43b4f1a39a8ff5124a31e2e37efbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22f43b4f1a39a8ff5124a31e2e37efbf">TIM_CCR2_CCR2_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga22f43b4f1a39a8ff5124a31e2e37efbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ef3300e4399d1b036c2e28061d9dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">TIM_CCR2_CCR2_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga22f43b4f1a39a8ff5124a31e2e37efbf">TIM_CCR2_CCR2_Pos</a>)</td></tr>
<tr class="separator:gab4ef3300e4399d1b036c2e28061d9dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">TIM_CCR2_CCR2_Msk</a></td></tr>
<tr class="separator:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a2438c905cf2e7f0c15b06090be697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69a2438c905cf2e7f0c15b06090be697">TIM_CCR3_CCR3_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga69a2438c905cf2e7f0c15b06090be697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3983e861f1f4418bf3df69d263550024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">TIM_CCR3_CCR3_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69a2438c905cf2e7f0c15b06090be697">TIM_CCR3_CCR3_Pos</a>)</td></tr>
<tr class="separator:ga3983e861f1f4418bf3df69d263550024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e85064d37d387851e95c5c1f35315a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">TIM_CCR3_CCR3_Msk</a></td></tr>
<tr class="separator:ga4e85064d37d387851e95c5c1f35315a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812691bb8cabc5eef6093926c6afb0fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga812691bb8cabc5eef6093926c6afb0fa">TIM_CCR4_CCR4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga812691bb8cabc5eef6093926c6afb0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2e10599fa35e837f604584c742551f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">TIM_CCR4_CCR4_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga812691bb8cabc5eef6093926c6afb0fa">TIM_CCR4_CCR4_Pos</a>)</td></tr>
<tr class="separator:ga2e2e10599fa35e837f604584c742551f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c9dd67a6701b5498926ae536773eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">TIM_CCR4_CCR4_Msk</a></td></tr>
<tr class="separator:ga15c9dd67a6701b5498926ae536773eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f8f8f7a4e2e060b4b51e0a8adc6201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga20f8f8f7a4e2e060b4b51e0a8adc6201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c52bd0a743ce97111f4f7210f4f0875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875">TIM_BDTR_DTG_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="separator:ga2c52bd0a743ce97111f4f7210f4f0875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf985e9c78f15e1e44b2bc4d2bafc67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875">TIM_BDTR_DTG_Msk</a></td></tr>
<tr class="separator:gabcf985e9c78f15e1e44b2bc4d2bafc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b575cca31b0e22ef1d5b842aa162bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">TIM_BDTR_DTG_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="separator:ga4b575cca31b0e22ef1d5b842aa162bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f33ae1e9b7847a60032a60d0cc7f81d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">TIM_BDTR_DTG_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="separator:ga0f33ae1e9b7847a60032a60d0cc7f81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f06a132eba960bd6cc972e3580d537c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">TIM_BDTR_DTG_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="separator:ga2f06a132eba960bd6cc972e3580d537c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7868643a65285fc7132f040c8950f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">TIM_BDTR_DTG_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="separator:gae7868643a65285fc7132f040c8950f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503b44e30a5fb77c34630d1faca70213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">TIM_BDTR_DTG_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="separator:ga503b44e30a5fb77c34630d1faca70213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a12ecb0a8dd21bc164d9a345ea564f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">TIM_BDTR_DTG_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="separator:ga83a12ecb0a8dd21bc164d9a345ea564f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d418cbd0db89991522cb6be34a017e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">TIM_BDTR_DTG_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="separator:gaf7d418cbd0db89991522cb6be34a017e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac945c8bcf5567912a88eb2acee53c45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">TIM_BDTR_DTG_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="separator:gac945c8bcf5567912a88eb2acee53c45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71810028fd9aba73ee3b92d59017cb8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71810028fd9aba73ee3b92d59017cb8d">TIM_BDTR_LOCK_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga71810028fd9aba73ee3b92d59017cb8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c7b82190b30d879c3c7b3a46b9ab82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82">TIM_BDTR_LOCK_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71810028fd9aba73ee3b92d59017cb8d">TIM_BDTR_LOCK_Pos</a>)</td></tr>
<tr class="separator:ga31c7b82190b30d879c3c7b3a46b9ab82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4215d17f0548dfcf0b15fe4d0f4651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82">TIM_BDTR_LOCK_Msk</a></td></tr>
<tr class="separator:ga7e4215d17f0548dfcf0b15fe4d0f4651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd1736c8172e7cd098bb591264b07bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">TIM_BDTR_LOCK_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71810028fd9aba73ee3b92d59017cb8d">TIM_BDTR_LOCK_Pos</a>)</td></tr>
<tr class="separator:gabbd1736c8172e7cd098bb591264b07bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756df80ff8c34399435f52dca18e6eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">TIM_BDTR_LOCK_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71810028fd9aba73ee3b92d59017cb8d">TIM_BDTR_LOCK_Pos</a>)</td></tr>
<tr class="separator:ga756df80ff8c34399435f52dca18e6eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508a8d8aea6def7bd3dd689ff5f47312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508a8d8aea6def7bd3dd689ff5f47312">TIM_BDTR_OSSI_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga508a8d8aea6def7bd3dd689ff5f47312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ff8c5f843f6587554de55163a0f420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420">TIM_BDTR_OSSI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga508a8d8aea6def7bd3dd689ff5f47312">TIM_BDTR_OSSI_Pos</a>)</td></tr>
<tr class="separator:ga05ff8c5f843f6587554de55163a0f420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cf04e70ccf3d4aba5afcf2496a411a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420">TIM_BDTR_OSSI_Msk</a></td></tr>
<tr class="separator:gab1cf04e70ccf3d4aba5afcf2496a411a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5738bf6a27c598bc93b37db41f1a21c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5738bf6a27c598bc93b37db41f1a21c1">TIM_BDTR_OSSR_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga5738bf6a27c598bc93b37db41f1a21c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396c60115df4f4f217ae3b2df15d130c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c">TIM_BDTR_OSSR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5738bf6a27c598bc93b37db41f1a21c1">TIM_BDTR_OSSR_Pos</a>)</td></tr>
<tr class="separator:ga396c60115df4f4f217ae3b2df15d130c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9435f36d53c6be1107e57ab6a82c16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c">TIM_BDTR_OSSR_Msk</a></td></tr>
<tr class="separator:gaf9435f36d53c6be1107e57ab6a82c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27bff46bd1b077d0a152e4600397f98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27bff46bd1b077d0a152e4600397f98d">TIM_BDTR_BKE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga27bff46bd1b077d0a152e4600397f98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2272c6e4c575623c1f46f482cd957415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415">TIM_BDTR_BKE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27bff46bd1b077d0a152e4600397f98d">TIM_BDTR_BKE_Pos</a>)</td></tr>
<tr class="separator:ga2272c6e4c575623c1f46f482cd957415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74250b040dd9fd9c09dcc54cdd6d86d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415">TIM_BDTR_BKE_Msk</a></td></tr>
<tr class="separator:ga74250b040dd9fd9c09dcc54cdd6d86d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42525a0a24fac15595720c1ef01d57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf42525a0a24fac15595720c1ef01d57a">TIM_BDTR_BKP_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaf42525a0a24fac15595720c1ef01d57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101b7d11ccc8db986ee394ec26167130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130">TIM_BDTR_BKP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf42525a0a24fac15595720c1ef01d57a">TIM_BDTR_BKP_Pos</a>)</td></tr>
<tr class="separator:ga101b7d11ccc8db986ee394ec26167130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3247abbbf0d00260be051d176d88020e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130">TIM_BDTR_BKP_Msk</a></td></tr>
<tr class="separator:ga3247abbbf0d00260be051d176d88020e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c59af6d6570d3f4c7bff1efcde8fd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c59af6d6570d3f4c7bff1efcde8fd5a">TIM_BDTR_AOE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga7c59af6d6570d3f4c7bff1efcde8fd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f2a293cb57e4e53908ff3968b44eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda">TIM_BDTR_AOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c59af6d6570d3f4c7bff1efcde8fd5a">TIM_BDTR_AOE_Pos</a>)</td></tr>
<tr class="separator:gaa9f2a293cb57e4e53908ff3968b44eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f15008050f91fa3ecc9eaaa971a509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda">TIM_BDTR_AOE_Msk</a></td></tr>
<tr class="separator:ga59f15008050f91fa3ecc9eaaa971a509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1874eb52559400db69885a6dee768c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1874eb52559400db69885a6dee768c4">TIM_BDTR_MOE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gae1874eb52559400db69885a6dee768c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaead4c63fdacf9c85e3c997275649aa8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e">TIM_BDTR_MOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae1874eb52559400db69885a6dee768c4">TIM_BDTR_MOE_Pos</a>)</td></tr>
<tr class="separator:gaead4c63fdacf9c85e3c997275649aa8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga277a096614829feba2d0a4fbb7d3dffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e">TIM_BDTR_MOE_Msk</a></td></tr>
<tr class="separator:ga277a096614829feba2d0a4fbb7d3dffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a306a1cb19e8538984d63e2728f18c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3a306a1cb19e8538984d63e2728f18c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603bd90bfdd7e08fb4c749c926ae8d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">TIM_DCR_DBA_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="separator:ga603bd90bfdd7e08fb4c749c926ae8d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">TIM_DCR_DBA_Msk</a></td></tr>
<tr class="separator:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="separator:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="separator:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="separator:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="separator:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="separator:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e78721748388667766590962b29f610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2e78721748388667766590962b29f610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d5bc5ed6177c1603a35d52918e5068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">TIM_DCR_DBL_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="separator:ga19d5bc5ed6177c1603a35d52918e5068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e197a78484567d4c6093c28265f3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">TIM_DCR_DBL_Msk</a></td></tr>
<tr class="separator:gab9e197a78484567d4c6093c28265f3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677195c0b4892bb6717564c0528126a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="separator:ga677195c0b4892bb6717564c0528126a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad427ba987877e491f7a2be60e320dbea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="separator:gad427ba987877e491f7a2be60e320dbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="separator:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="separator:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="separator:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404a796ef83390218d4aed467f779ca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga404a796ef83390218d4aed467f779ca0">TIM_DMAR_DMAB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga404a796ef83390218d4aed467f779ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d6d71391fa416ce5c1aa65e459d92a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">TIM_DMAR_DMAB_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga404a796ef83390218d4aed467f779ca0">TIM_DMAR_DMAB_Pos</a>)</td></tr>
<tr class="separator:gaa5d6d71391fa416ce5c1aa65e459d92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">TIM_DMAR_DMAB_Msk</a></td></tr>
<tr class="separator:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f62ec5e16705319b0d7ecdc54471788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f62ec5e16705319b0d7ecdc54471788">TIM_OR_TI1_RMP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3f62ec5e16705319b0d7ecdc54471788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8ec8a0faf4bc51e04f909e3b13708e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8ec8a0faf4bc51e04f909e3b13708e">TIM_OR_TI1_RMP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f62ec5e16705319b0d7ecdc54471788">TIM_OR_TI1_RMP_Pos</a>)</td></tr>
<tr class="separator:ga3e8ec8a0faf4bc51e04f909e3b13708e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0ec0e64e354c9670015c91aaf54c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd0ec0e64e354c9670015c91aaf54c2e">TIM_OR_TI1_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8ec8a0faf4bc51e04f909e3b13708e">TIM_OR_TI1_RMP_Msk</a></td></tr>
<tr class="separator:gacd0ec0e64e354c9670015c91aaf54c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59fa1246d851959d5231b5b0796fd3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59fa1246d851959d5231b5b0796fd3a5">TIM_OR_TI1_RMP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f62ec5e16705319b0d7ecdc54471788">TIM_OR_TI1_RMP_Pos</a>)</td></tr>
<tr class="separator:ga59fa1246d851959d5231b5b0796fd3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d9cdc55111a548e48df0819922852b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98d9cdc55111a548e48df0819922852b">TIM_OR_TI1_RMP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f62ec5e16705319b0d7ecdc54471788">TIM_OR_TI1_RMP_Pos</a>)</td></tr>
<tr class="separator:ga98d9cdc55111a548e48df0819922852b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaecd8b0b125d46d02c35f990903d6fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaecd8b0b125d46d02c35f990903d6fcb">TIM_OR_TI4_RMP_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaaecd8b0b125d46d02c35f990903d6fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef046d565911337566adcc67904847ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef046d565911337566adcc67904847ea">TIM_OR_TI4_RMP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaecd8b0b125d46d02c35f990903d6fcb">TIM_OR_TI4_RMP_Pos</a>)</td></tr>
<tr class="separator:gaef046d565911337566adcc67904847ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2916847c3545c06578d7ba8c381a4c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2916847c3545c06578d7ba8c381a4c20">TIM_OR_TI4_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef046d565911337566adcc67904847ea">TIM_OR_TI4_RMP_Msk</a></td></tr>
<tr class="separator:ga2916847c3545c06578d7ba8c381a4c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aea4f8a0abedbf08bb1e686933c1120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aea4f8a0abedbf08bb1e686933c1120">TIM_OR_TI4_RMP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaecd8b0b125d46d02c35f990903d6fcb">TIM_OR_TI4_RMP_Pos</a>)</td></tr>
<tr class="separator:ga9aea4f8a0abedbf08bb1e686933c1120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a46aa18f15f2074b93233a18e85629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2a46aa18f15f2074b93233a18e85629">TIM_OR_TI4_RMP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaecd8b0b125d46d02c35f990903d6fcb">TIM_OR_TI4_RMP_Pos</a>)</td></tr>
<tr class="separator:gaa2a46aa18f15f2074b93233a18e85629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c5d626671e911a5d0943e6477e4aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c5d626671e911a5d0943e6477e4aa7">TIM_OR_ITR1_RMP_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga50c5d626671e911a5d0943e6477e4aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc0672804e61da192e6063e0bb82ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc0672804e61da192e6063e0bb82ed3">TIM_OR_ITR1_RMP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga50c5d626671e911a5d0943e6477e4aa7">TIM_OR_ITR1_RMP_Pos</a>)</td></tr>
<tr class="separator:ga8bc0672804e61da192e6063e0bb82ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f413eac7f503dfddc9a9914efa555ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f413eac7f503dfddc9a9914efa555ac">TIM_OR_ITR1_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc0672804e61da192e6063e0bb82ed3">TIM_OR_ITR1_RMP_Msk</a></td></tr>
<tr class="separator:ga4f413eac7f503dfddc9a9914efa555ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7141f22c81a83134d9bb35cdeca5549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7141f22c81a83134d9bb35cdeca5549">TIM_OR_ITR1_RMP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga50c5d626671e911a5d0943e6477e4aa7">TIM_OR_ITR1_RMP_Pos</a>)</td></tr>
<tr class="separator:gad7141f22c81a83134d9bb35cdeca5549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba54d02d962d04d2bdf16df11c7ccd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba54d02d962d04d2bdf16df11c7ccd0">TIM_OR_ITR1_RMP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga50c5d626671e911a5d0943e6477e4aa7">TIM_OR_ITR1_RMP_Pos</a>)</td></tr>
<tr class="separator:ga7ba54d02d962d04d2bdf16df11c7ccd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0635e2ab8eac81f2a10164602121ccf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0635e2ab8eac81f2a10164602121ccf2">USART_SR_PE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0635e2ab8eac81f2a10164602121ccf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b7f81b87e70796a8cffaae0eb9ba9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83b7f81b87e70796a8cffaae0eb9ba9a">USART_SR_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0635e2ab8eac81f2a10164602121ccf2">USART_SR_PE_Pos</a>)</td></tr>
<tr class="separator:ga83b7f81b87e70796a8cffaae0eb9ba9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac88be3484245af8c1b271ae5c1b97a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83b7f81b87e70796a8cffaae0eb9ba9a">USART_SR_PE_Msk</a></td></tr>
<tr class="separator:gac88be3484245af8c1b271ae5c1b97a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga780d79584f83d2873c4026cdaa93d848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga780d79584f83d2873c4026cdaa93d848">USART_SR_FE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga780d79584f83d2873c4026cdaa93d848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3050686c973903a8821196e0a7166f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3050686c973903a8821196e0a7166f3">USART_SR_FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga780d79584f83d2873c4026cdaa93d848">USART_SR_FE_Pos</a>)</td></tr>
<tr class="separator:gad3050686c973903a8821196e0a7166f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb6fd3f820bd12e0b5a981de1894804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3050686c973903a8821196e0a7166f3">USART_SR_FE_Msk</a></td></tr>
<tr class="separator:ga9eb6fd3f820bd12e0b5a981de1894804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92528c798c4fa8ecfda09d6058cbb7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92528c798c4fa8ecfda09d6058cbb7f3">USART_SR_NE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga92528c798c4fa8ecfda09d6058cbb7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4150c4eff1939e0c1c474dce82ed76bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4150c4eff1939e0c1c474dce82ed76bf">USART_SR_NE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92528c798c4fa8ecfda09d6058cbb7f3">USART_SR_NE_Pos</a>)</td></tr>
<tr class="separator:ga4150c4eff1939e0c1c474dce82ed76bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8938468c5666a8305ade6d80d467c572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572">USART_SR_NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4150c4eff1939e0c1c474dce82ed76bf">USART_SR_NE_Msk</a></td></tr>
<tr class="separator:ga8938468c5666a8305ade6d80d467c572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1413d933bfe380829bd883ce5ae6f27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1413d933bfe380829bd883ce5ae6f27b">USART_SR_ORE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga1413d933bfe380829bd883ce5ae6f27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga654b0cd0fb1fdf02de8f1af223eca9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga654b0cd0fb1fdf02de8f1af223eca9d5">USART_SR_ORE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1413d933bfe380829bd883ce5ae6f27b">USART_SR_ORE_Pos</a>)</td></tr>
<tr class="separator:ga654b0cd0fb1fdf02de8f1af223eca9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4560fc7a60df4bdf402fc7219ae7b558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga654b0cd0fb1fdf02de8f1af223eca9d5">USART_SR_ORE_Msk</a></td></tr>
<tr class="separator:ga4560fc7a60df4bdf402fc7219ae7b558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a7cf252454c0c27e5d4327bbd3206f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2a7cf252454c0c27e5d4327bbd3206f">USART_SR_IDLE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae2a7cf252454c0c27e5d4327bbd3206f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b2420f9c84d2adbb47dce8d0e65497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2b2420f9c84d2adbb47dce8d0e65497">USART_SR_IDLE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae2a7cf252454c0c27e5d4327bbd3206f">USART_SR_IDLE_Pos</a>)</td></tr>
<tr class="separator:gae2b2420f9c84d2adbb47dce8d0e65497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336fa8c9965ce18c10972ac80ded611f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2b2420f9c84d2adbb47dce8d0e65497">USART_SR_IDLE_Msk</a></td></tr>
<tr class="separator:ga336fa8c9965ce18c10972ac80ded611f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5895ff1c2d076cb10c291c873eedc55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5895ff1c2d076cb10c291c873eedc55">USART_SR_RXNE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaf5895ff1c2d076cb10c291c873eedc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64611f0aa4ba3dcafb6d934e831279e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64611f0aa4ba3dcafb6d934e831279e9">USART_SR_RXNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5895ff1c2d076cb10c291c873eedc55">USART_SR_RXNE_Pos</a>)</td></tr>
<tr class="separator:ga64611f0aa4ba3dcafb6d934e831279e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64611f0aa4ba3dcafb6d934e831279e9">USART_SR_RXNE_Msk</a></td></tr>
<tr class="separator:gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8cdb6c85343e4287d5c07bcff25d58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8cdb6c85343e4287d5c07bcff25d58e">USART_SR_TC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac8cdb6c85343e4287d5c07bcff25d58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972584d838f708691ef3c153ad8233ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga972584d838f708691ef3c153ad8233ac">USART_SR_TC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac8cdb6c85343e4287d5c07bcff25d58e">USART_SR_TC_Pos</a>)</td></tr>
<tr class="separator:ga972584d838f708691ef3c153ad8233ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76229b05ac37a5a688e6ba45851a29f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga972584d838f708691ef3c153ad8233ac">USART_SR_TC_Msk</a></td></tr>
<tr class="separator:ga76229b05ac37a5a688e6ba45851a29f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa708cd1b36e1ee1cfed89e85620a7c00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa708cd1b36e1ee1cfed89e85620a7c00">USART_SR_TXE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaa708cd1b36e1ee1cfed89e85620a7c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe75a9021a84919f6c1ea3e3c08a23e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe75a9021a84919f6c1ea3e3c08a23e0">USART_SR_TXE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa708cd1b36e1ee1cfed89e85620a7c00">USART_SR_TXE_Pos</a>)</td></tr>
<tr class="separator:gabe75a9021a84919f6c1ea3e3c08a23e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65e9cddf0890113d405342f1d8b5b980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe75a9021a84919f6c1ea3e3c08a23e0">USART_SR_TXE_Msk</a></td></tr>
<tr class="separator:ga65e9cddf0890113d405342f1d8b5b980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae347aead943d5b4c1044a226380b3fda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae347aead943d5b4c1044a226380b3fda">USART_SR_LBD_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae347aead943d5b4c1044a226380b3fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga233a2963e3a24a14f98865224183d93d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga233a2963e3a24a14f98865224183d93d">USART_SR_LBD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae347aead943d5b4c1044a226380b3fda">USART_SR_LBD_Pos</a>)</td></tr>
<tr class="separator:ga233a2963e3a24a14f98865224183d93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b868b59576f42421226d35628c6b628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga233a2963e3a24a14f98865224183d93d">USART_SR_LBD_Msk</a></td></tr>
<tr class="separator:ga5b868b59576f42421226d35628c6b628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2b04e34749fc2ef806327e991dcad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2b04e34749fc2ef806327e991dcad8">USART_SR_CTS_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga8d2b04e34749fc2ef806327e991dcad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d241b440c4595aac4bdf1ffee9c22f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d241b440c4595aac4bdf1ffee9c22f9">USART_SR_CTS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2b04e34749fc2ef806327e991dcad8">USART_SR_CTS_Pos</a>)</td></tr>
<tr class="separator:ga4d241b440c4595aac4bdf1ffee9c22f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9250ae2793db0541e6c4bb8837424541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d241b440c4595aac4bdf1ffee9c22f9">USART_SR_CTS_Msk</a></td></tr>
<tr class="separator:ga9250ae2793db0541e6c4bb8837424541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d7d8f36a92c78b93ab1a3e4011b771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1d7d8f36a92c78b93ab1a3e4011b771">USART_DR_DR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab1d7d8f36a92c78b93ab1a3e4011b771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911912bd628fd1fc33a1d8819d27e81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga911912bd628fd1fc33a1d8819d27e81f">USART_DR_DR_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1d7d8f36a92c78b93ab1a3e4011b771">USART_DR_DR_Pos</a>)</td></tr>
<tr class="separator:ga911912bd628fd1fc33a1d8819d27e81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84ad1e1d0202b41021e2d6e40486bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff">USART_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga911912bd628fd1fc33a1d8819d27e81f">USART_DR_DR_Msk</a></td></tr>
<tr class="separator:gad84ad1e1d0202b41021e2d6e40486bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c70e9b7c797d9a6e1e7a4e4e645ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4c70e9b7c797d9a6e1e7a4e4e645ef1">USART_BRR_DIV_Fraction_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa4c70e9b7c797d9a6e1e7a4e4e645ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc35155a1120da23f3fc72cb26b4aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc35155a1120da23f3fc72cb26b4aea">USART_BRR_DIV_Fraction_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4c70e9b7c797d9a6e1e7a4e4e645ef1">USART_BRR_DIV_Fraction_Pos</a>)</td></tr>
<tr class="separator:ga1cc35155a1120da23f3fc72cb26b4aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dfae31be4ec2c8a3b0905eff30c7046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046">USART_BRR_DIV_Fraction</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc35155a1120da23f3fc72cb26b4aea">USART_BRR_DIV_Fraction_Msk</a></td></tr>
<tr class="separator:ga9dfae31be4ec2c8a3b0905eff30c7046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21895f823b1422a7af307b0656560058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21895f823b1422a7af307b0656560058">USART_BRR_DIV_Mantissa_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga21895f823b1422a7af307b0656560058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace4259fb84cf5a9096ad62cd2453d28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace4259fb84cf5a9096ad62cd2453d28e">USART_BRR_DIV_Mantissa_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21895f823b1422a7af307b0656560058">USART_BRR_DIV_Mantissa_Pos</a>)</td></tr>
<tr class="separator:gace4259fb84cf5a9096ad62cd2453d28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60cfa3802798306b86231f828ed2e71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e">USART_BRR_DIV_Mantissa</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace4259fb84cf5a9096ad62cd2453d28e">USART_BRR_DIV_Mantissa_Msk</a></td></tr>
<tr class="separator:ga60cfa3802798306b86231f828ed2e71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23eec4bbb3ac06c22aff3355f965457a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23eec4bbb3ac06c22aff3355f965457a">USART_CR1_SBK_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga23eec4bbb3ac06c22aff3355f965457a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f06150e7efb4ee5858a0863c0af36e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f06150e7efb4ee5858a0863c0af36e1">USART_CR1_SBK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga23eec4bbb3ac06c22aff3355f965457a">USART_CR1_SBK_Pos</a>)</td></tr>
<tr class="separator:ga4f06150e7efb4ee5858a0863c0af36e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac457c519baa28359ab7959fbe0c5cda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f06150e7efb4ee5858a0863c0af36e1">USART_CR1_SBK_Msk</a></td></tr>
<tr class="separator:gac457c519baa28359ab7959fbe0c5cda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a90f545fa1ee315c277fd0f06f2274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64a90f545fa1ee315c277fd0f06f2274">USART_CR1_RWU_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga64a90f545fa1ee315c277fd0f06f2274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0cafa55c289e39145287325f9d7cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0cafa55c289e39145287325f9d7cf4">USART_CR1_RWU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga64a90f545fa1ee315c277fd0f06f2274">USART_CR1_RWU_Pos</a>)</td></tr>
<tr class="separator:ga8e0cafa55c289e39145287325f9d7cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0cafa55c289e39145287325f9d7cf4">USART_CR1_RWU_Msk</a></td></tr>
<tr class="separator:gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678b98c07ad61dec17131716d1ddfa58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga678b98c07ad61dec17131716d1ddfa58">USART_CR1_RE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga678b98c07ad61dec17131716d1ddfa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625927bbfd40ce911de7183cae92e682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">USART_CR1_RE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga678b98c07ad61dec17131716d1ddfa58">USART_CR1_RE_Pos</a>)</td></tr>
<tr class="separator:ga625927bbfd40ce911de7183cae92e682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0d5d407a22264de847bc1b40a17aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">USART_CR1_RE_Msk</a></td></tr>
<tr class="separator:gada0d5d407a22264de847bc1b40a17aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53df187761bfed354686b47e0a691564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53df187761bfed354686b47e0a691564">USART_CR1_TE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga53df187761bfed354686b47e0a691564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c5e02008c2fde7c5f0070d94ee77bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">USART_CR1_TE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53df187761bfed354686b47e0a691564">USART_CR1_TE_Pos</a>)</td></tr>
<tr class="separator:ga0c5e02008c2fde7c5f0070d94ee77bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7f090b04fd78b755b43357ecaa9622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">USART_CR1_TE_Msk</a></td></tr>
<tr class="separator:gade7f090b04fd78b755b43357ecaa9622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba3e0fc695108b77498a9fdbacc95d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba3e0fc695108b77498a9fdbacc95d3">USART_CR1_IDLEIE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga5ba3e0fc695108b77498a9fdbacc95d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad37a38ae2c8a059a922f5b33c5c2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">USART_CR1_IDLEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba3e0fc695108b77498a9fdbacc95d3">USART_CR1_IDLEIE_Pos</a>)</td></tr>
<tr class="separator:ga8ad37a38ae2c8a059a922f5b33c5c2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5221d09eebd12445a20f221bf98066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">USART_CR1_IDLEIE_Msk</a></td></tr>
<tr class="separator:ga5221d09eebd12445a20f221bf98066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2232ea76bad178a6e945fe573c2dc984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2232ea76bad178a6e945fe573c2dc984">USART_CR1_RXNEIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga2232ea76bad178a6e945fe573c2dc984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e4ba1ab97599cbf7f182d2cfc80543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">USART_CR1_RXNEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2232ea76bad178a6e945fe573c2dc984">USART_CR1_RXNEIE_Pos</a>)</td></tr>
<tr class="separator:gac2e4ba1ab97599cbf7f182d2cfc80543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91118f867adfdb2e805beea86666de04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">USART_CR1_RXNEIE_Msk</a></td></tr>
<tr class="separator:ga91118f867adfdb2e805beea86666de04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee92ad658865410023fc8508325024a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee92ad658865410023fc8508325024a">USART_CR1_TCIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga3ee92ad658865410023fc8508325024a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ff7666f8e81e2cf6d40bebaf0a84b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">USART_CR1_TCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee92ad658865410023fc8508325024a">USART_CR1_TCIE_Pos</a>)</td></tr>
<tr class="separator:gad3ff7666f8e81e2cf6d40bebaf0a84b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17130690a1ca95b972429eb64d4254e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">USART_CR1_TCIE_Msk</a></td></tr>
<tr class="separator:gaa17130690a1ca95b972429eb64d4254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6931210415f36d727f75bfc856aed9ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6931210415f36d727f75bfc856aed9ef">USART_CR1_TXEIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga6931210415f36d727f75bfc856aed9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65436dd25155a36250ee090dd940caa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">USART_CR1_TXEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6931210415f36d727f75bfc856aed9ef">USART_CR1_TXEIE_Pos</a>)</td></tr>
<tr class="separator:ga65436dd25155a36250ee090dd940caa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70422871d15f974b464365e7fe1877e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">USART_CR1_TXEIE_Msk</a></td></tr>
<tr class="separator:ga70422871d15f974b464365e7fe1877e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a693e8924defd8e57b0b08323afa0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46a693e8924defd8e57b0b08323afa0b">USART_CR1_PEIE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga46a693e8924defd8e57b0b08323afa0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99fb4719a46d6d1d423d7ffe7ce06e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">USART_CR1_PEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46a693e8924defd8e57b0b08323afa0b">USART_CR1_PEIE_Pos</a>)</td></tr>
<tr class="separator:gad99fb4719a46d6d1d423d7ffe7ce06e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27405d413b6d355ccdb076d52fef6875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">USART_CR1_PEIE_Msk</a></td></tr>
<tr class="separator:ga27405d413b6d355ccdb076d52fef6875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e65e62ab989658fec2bdaad7892c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e65e62ab989658fec2bdaad7892c16">USART_CR1_PS_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf2e65e62ab989658fec2bdaad7892c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08638afebc30caad3337f1faac6d904e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">USART_CR1_PS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e65e62ab989658fec2bdaad7892c16">USART_CR1_PS_Pos</a>)</td></tr>
<tr class="separator:ga08638afebc30caad3337f1faac6d904e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">USART_CR1_PS_Msk</a></td></tr>
<tr class="separator:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1029c679b6ce540fc8343e074387fa5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1029c679b6ce540fc8343e074387fa5b">USART_CR1_PCE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1029c679b6ce540fc8343e074387fa5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60894c2937928b5ca83fe73e60e1c9c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">USART_CR1_PCE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1029c679b6ce540fc8343e074387fa5b">USART_CR1_PCE_Pos</a>)</td></tr>
<tr class="separator:ga60894c2937928b5ca83fe73e60e1c9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f8fcf084f9a8514efafb617c70b074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">USART_CR1_PCE_Msk</a></td></tr>
<tr class="separator:ga60f8fcf084f9a8514efafb617c70b074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86cc2060fef5dc3ce6820e31f0156492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86cc2060fef5dc3ce6820e31f0156492">USART_CR1_WAKE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga86cc2060fef5dc3ce6820e31f0156492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0bc41f3a11fced743f19684211eacd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">USART_CR1_WAKE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga86cc2060fef5dc3ce6820e31f0156492">USART_CR1_WAKE_Pos</a>)</td></tr>
<tr class="separator:gab0bc41f3a11fced743f19684211eacd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad831dfc169fcf14b7284984dbecf322d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">USART_CR1_WAKE_Msk</a></td></tr>
<tr class="separator:gad831dfc169fcf14b7284984dbecf322d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b16c1bf94dba8a889397c5933322308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b16c1bf94dba8a889397c5933322308">USART_CR1_M_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8b16c1bf94dba8a889397c5933322308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5f5bc798207f9cc9e54ab080637634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">USART_CR1_M_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b16c1bf94dba8a889397c5933322308">USART_CR1_M_Pos</a>)</td></tr>
<tr class="separator:ga3b5f5bc798207f9cc9e54ab080637634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">USART_CR1_M_Msk</a></td></tr>
<tr class="separator:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f40c78bbc597ada96c2ec828722eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64f40c78bbc597ada96c2ec828722eeb">USART_CR1_UE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga64f40c78bbc597ada96c2ec828722eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b32c050e6d9482a819e0107ceb9f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">USART_CR1_UE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga64f40c78bbc597ada96c2ec828722eeb">USART_CR1_UE_Pos</a>)</td></tr>
<tr class="separator:gab8b32c050e6d9482a819e0107ceb9f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb650676aaae4a5203f372d497d5947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">USART_CR1_UE_Msk</a></td></tr>
<tr class="separator:ga2bb650676aaae4a5203f372d497d5947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f51c380de00d417c76712183070ff01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f51c380de00d417c76712183070ff01">USART_CR1_OVER8_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga7f51c380de00d417c76712183070ff01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac009e53008167c20955efe87a147ea02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">USART_CR1_OVER8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f51c380de00d417c76712183070ff01">USART_CR1_OVER8_Pos</a>)</td></tr>
<tr class="separator:gac009e53008167c20955efe87a147ea02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">USART_CR1_OVER8_Msk</a></td></tr>
<tr class="separator:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d1320f17e2f61e21a867e538c737ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3">USART_CR2_ADD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2d1320f17e2f61e21a867e538c737ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ee87cc9cdc865b0f5a61af0c26ec28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">USART_CR2_ADD_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3">USART_CR2_ADD_Pos</a>)</td></tr>
<tr class="separator:gad7ee87cc9cdc865b0f5a61af0c26ec28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee77fac25142271ad56d49685e518b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">USART_CR2_ADD_Msk</a></td></tr>
<tr class="separator:ga3ee77fac25142271ad56d49685e518b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0b33cd8b6a3eb4a21bb6c34922a624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf0b33cd8b6a3eb4a21bb6c34922a624">USART_CR2_LBDL_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gadf0b33cd8b6a3eb4a21bb6c34922a624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d54a2e633ef8dda121c9d5670a5de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">USART_CR2_LBDL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf0b33cd8b6a3eb4a21bb6c34922a624">USART_CR2_LBDL_Pos</a>)</td></tr>
<tr class="separator:gad8d54a2e633ef8dda121c9d5670a5de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">USART_CR2_LBDL_Msk</a></td></tr>
<tr class="separator:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9af36362bd69d0008e46a7ea7633b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9af36362bd69d0008e46a7ea7633b0f">USART_CR2_LBDIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gae9af36362bd69d0008e46a7ea7633b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55383a0b8d928fd50c18c62faf44a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">USART_CR2_LBDIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9af36362bd69d0008e46a7ea7633b0f">USART_CR2_LBDIE_Pos</a>)</td></tr>
<tr class="separator:gad55383a0b8d928fd50c18c62faf44a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">USART_CR2_LBDIE_Msk</a></td></tr>
<tr class="separator:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0262849ac25bc43d23d46945c85851b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0262849ac25bc43d23d46945c85851b0">USART_CR2_LBCL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0262849ac25bc43d23d46945c85851b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d515f33359c44365712bfbcf34c7e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">USART_CR2_LBCL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0262849ac25bc43d23d46945c85851b0">USART_CR2_LBCL_Pos</a>)</td></tr>
<tr class="separator:ga3d515f33359c44365712bfbcf34c7e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a62e93ae7864e89622bdd92508b615e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">USART_CR2_LBCL_Msk</a></td></tr>
<tr class="separator:ga4a62e93ae7864e89622bdd92508b615e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4188976dbf7f6455ba79d1afd830cf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4188976dbf7f6455ba79d1afd830cf7a">USART_CR2_CPHA_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga4188976dbf7f6455ba79d1afd830cf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c8198c5780edaa8ef67706d7d1ea34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">USART_CR2_CPHA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4188976dbf7f6455ba79d1afd830cf7a">USART_CR2_CPHA_Pos</a>)</td></tr>
<tr class="separator:ga65c8198c5780edaa8ef67706d7d1ea34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362976ce813e58310399d113d2cf09cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">USART_CR2_CPHA_Msk</a></td></tr>
<tr class="separator:ga362976ce813e58310399d113d2cf09cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110f164794e57c70b9d7b0b26577e86a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110f164794e57c70b9d7b0b26577e86a">USART_CR2_CPOL_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga110f164794e57c70b9d7b0b26577e86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182e2b837ab775c53868a37a1e4eb05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">USART_CR2_CPOL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga110f164794e57c70b9d7b0b26577e86a">USART_CR2_CPOL_Pos</a>)</td></tr>
<tr class="separator:ga182e2b837ab775c53868a37a1e4eb05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">USART_CR2_CPOL_Msk</a></td></tr>
<tr class="separator:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff740ebbb84ac8db332d177cd6cc9235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff740ebbb84ac8db332d177cd6cc9235">USART_CR2_CLKEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaff740ebbb84ac8db332d177cd6cc9235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6a20180f8b2ad531009b33ecec1ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">USART_CR2_CLKEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff740ebbb84ac8db332d177cd6cc9235">USART_CR2_CLKEN_Pos</a>)</td></tr>
<tr class="separator:ga2f6a20180f8b2ad531009b33ecec1ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">USART_CR2_CLKEN_Msk</a></td></tr>
<tr class="separator:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a46b8272a2fe5ae5e5ce7123db22d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">USART_CR2_STOP_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4a46b8272a2fe5ae5e5ce7123db22d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf73b228efa85f04a6b9a42e01b7f916c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">USART_CR2_STOP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">USART_CR2_STOP_Pos</a>)</td></tr>
<tr class="separator:gaf73b228efa85f04a6b9a42e01b7f916c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf993e483318ebcecffd18649de766dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">USART_CR2_STOP_Msk</a></td></tr>
<tr class="separator:gaf993e483318ebcecffd18649de766dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">USART_CR2_STOP_Pos</a>)</td></tr>
<tr class="separator:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">USART_CR2_STOP_Pos</a>)</td></tr>
<tr class="separator:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f06b1d9300507573ffbf99f9a6ee57f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f06b1d9300507573ffbf99f9a6ee57f">USART_CR2_LINEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga4f06b1d9300507573ffbf99f9a6ee57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500c59de0f57986002b962dc9bccfbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">USART_CR2_LINEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f06b1d9300507573ffbf99f9a6ee57f">USART_CR2_LINEN_Pos</a>)</td></tr>
<tr class="separator:ga500c59de0f57986002b962dc9bccfbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">USART_CR2_LINEN_Msk</a></td></tr>
<tr class="separator:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb00f27cc04dab7e9bcca92d6e7ad9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeb00f27cc04dab7e9bcca92d6e7ad9e">USART_CR3_EIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafeb00f27cc04dab7e9bcca92d6e7ad9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0414669386ae8dd26b993ddf96d7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">USART_CR3_EIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafeb00f27cc04dab7e9bcca92d6e7ad9e">USART_CR3_EIE_Pos</a>)</td></tr>
<tr class="separator:gaac0414669386ae8dd26b993ddf96d7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed1a39c551b1641128f81893ff558d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">USART_CR3_EIE_Msk</a></td></tr>
<tr class="separator:gaaed1a39c551b1641128f81893ff558d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ce6319d8acdb4a57215aeb933c7a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22ce6319d8acdb4a57215aeb933c7a57">USART_CR3_IREN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga22ce6319d8acdb4a57215aeb933c7a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c0575491453dbd478d5a3413ac759c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">USART_CR3_IREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga22ce6319d8acdb4a57215aeb933c7a57">USART_CR3_IREN_Pos</a>)</td></tr>
<tr class="separator:gad3c0575491453dbd478d5a3413ac759c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c66373bfbae7724c836ac63b8411dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">USART_CR3_IREN_Msk</a></td></tr>
<tr class="separator:ga31c66373bfbae7724c836ac63b8411dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73290a1bb7594fc2016662ba4b927dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73290a1bb7594fc2016662ba4b927dd5">USART_CR3_IRLP_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga73290a1bb7594fc2016662ba4b927dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67262b96751aebc3a04d3a6d46213633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">USART_CR3_IRLP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73290a1bb7594fc2016662ba4b927dd5">USART_CR3_IRLP_Pos</a>)</td></tr>
<tr class="separator:ga67262b96751aebc3a04d3a6d46213633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22af8d399f1adda62e31186f0309af80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">USART_CR3_IRLP_Msk</a></td></tr>
<tr class="separator:ga22af8d399f1adda62e31186f0309af80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df0071641a9cc2d70e4957c28f923c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df0071641a9cc2d70e4957c28f923c9">USART_CR3_HDSEL_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga7df0071641a9cc2d70e4957c28f923c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5553c10996ceb918244202407347848d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">USART_CR3_HDSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7df0071641a9cc2d70e4957c28f923c9">USART_CR3_HDSEL_Pos</a>)</td></tr>
<tr class="separator:ga5553c10996ceb918244202407347848d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71129810fab0b46d91161a39e3f8d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">USART_CR3_HDSEL_Msk</a></td></tr>
<tr class="separator:gac71129810fab0b46d91161a39e3f8d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818bd165232f86477503e8f9bc9de049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga818bd165232f86477503e8f9bc9de049">USART_CR3_NACK_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga818bd165232f86477503e8f9bc9de049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214ed21d5354e7a14f013fd4954e4d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">USART_CR3_NACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga818bd165232f86477503e8f9bc9de049">USART_CR3_NACK_Pos</a>)</td></tr>
<tr class="separator:ga214ed21d5354e7a14f013fd4954e4d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">USART_CR3_NACK_Msk</a></td></tr>
<tr class="separator:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae269fb759007c1043534a3794f7b98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae269fb759007c1043534a3794f7b98d">USART_CR3_SCEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaae269fb759007c1043534a3794f7b98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff592b0d891ba78201de2e08cd9305b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">USART_CR3_SCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaae269fb759007c1043534a3794f7b98d">USART_CR3_SCEN_Pos</a>)</td></tr>
<tr class="separator:gaff592b0d891ba78201de2e08cd9305b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">USART_CR3_SCEN_Msk</a></td></tr>
<tr class="separator:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173f2f38fdb5ba3db30d3b2686bd9773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga173f2f38fdb5ba3db30d3b2686bd9773">USART_CR3_DMAR_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga173f2f38fdb5ba3db30d3b2686bd9773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd0232a385ce9760635c92556c3eadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">USART_CR3_DMAR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga173f2f38fdb5ba3db30d3b2686bd9773">USART_CR3_DMAR_Pos</a>)</td></tr>
<tr class="separator:ga4dd0232a385ce9760635c92556c3eadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff130f15493c765353ec2fd605667c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">USART_CR3_DMAR_Msk</a></td></tr>
<tr class="separator:gaff130f15493c765353ec2fd605667c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00afc87870cbe74aabf127179dedca3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00afc87870cbe74aabf127179dedca3f">USART_CR3_DMAT_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga00afc87870cbe74aabf127179dedca3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114a52251ccd0dae87055bbd336add29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">USART_CR3_DMAT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga00afc87870cbe74aabf127179dedca3f">USART_CR3_DMAT_Pos</a>)</td></tr>
<tr class="separator:ga114a52251ccd0dae87055bbd336add29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">USART_CR3_DMAT_Msk</a></td></tr>
<tr class="separator:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790491b1c83dd6a84a6f86945cf74563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga790491b1c83dd6a84a6f86945cf74563">USART_CR3_RTSE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga790491b1c83dd6a84a6f86945cf74563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20cda51a847495ad5f32c5f5c252152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">USART_CR3_RTSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga790491b1c83dd6a84a6f86945cf74563">USART_CR3_RTSE_Pos</a>)</td></tr>
<tr class="separator:gae20cda51a847495ad5f32c5f5c252152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">USART_CR3_RTSE_Msk</a></td></tr>
<tr class="separator:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3bfa28091d9c8781aeb03fcb371dd01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3bfa28091d9c8781aeb03fcb371dd01">USART_CR3_CTSE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae3bfa28091d9c8781aeb03fcb371dd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e4c254d292233d827a898bda170fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">USART_CR3_CTSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3bfa28091d9c8781aeb03fcb371dd01">USART_CR3_CTSE_Pos</a>)</td></tr>
<tr class="separator:ga97e4c254d292233d827a898bda170fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa125f026b1ca2d76eab48b191baed265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">USART_CR3_CTSE_Msk</a></td></tr>
<tr class="separator:gaa125f026b1ca2d76eab48b191baed265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660c0090fb7c6c17bce5f15a7b07ce7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga660c0090fb7c6c17bce5f15a7b07ce7d">USART_CR3_CTSIE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga660c0090fb7c6c17bce5f15a7b07ce7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca77aa980a93f5b35bf318c20f500cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">USART_CR3_CTSIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga660c0090fb7c6c17bce5f15a7b07ce7d">USART_CR3_CTSIE_Pos</a>)</td></tr>
<tr class="separator:ga8ca77aa980a93f5b35bf318c20f500cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">USART_CR3_CTSIE_Msk</a></td></tr>
<tr class="separator:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9eb170fd3fa98254e243f588e5a068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9eb170fd3fa98254e243f588e5a068">USART_CR3_ONEBIT_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga8d9eb170fd3fa98254e243f588e5a068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e3e99ce53ca74ca3396b63a51f18ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">USART_CR3_ONEBIT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9eb170fd3fa98254e243f588e5a068">USART_CR3_ONEBIT_Pos</a>)</td></tr>
<tr class="separator:ga09e3e99ce53ca74ca3396b63a51f18ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">USART_CR3_ONEBIT_Msk</a></td></tr>
<tr class="separator:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09117d544d70ca803eb3831fc86b4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab09117d544d70ca803eb3831fc86b4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga742100366bd139204afb3402a052a588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">USART_GTPR_PSC_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="separator:ga742100366bd139204afb3402a052a588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">USART_GTPR_PSC_Msk</a></td></tr>
<tr class="separator:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c49c90d83a0e3746b56b2a0a3b0ddcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb">USART_GTPR_PSC_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="separator:ga2c49c90d83a0e3746b56b2a0a3b0ddcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eab5000ab993991d0da8ffbd386c92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b">USART_GTPR_PSC_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="separator:ga8eab5000ab993991d0da8ffbd386c92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">USART_GTPR_PSC_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="separator:ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6b237fcac675f8f047c4ff64248486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486">USART_GTPR_PSC_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="separator:ga1b6b237fcac675f8f047c4ff64248486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c0e92df8edb974008b3d37d12f655a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a">USART_GTPR_PSC_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="separator:gad1c0e92df8edb974008b3d37d12f655a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12dda4877432bc181c9684b0830b1b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b">USART_GTPR_PSC_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="separator:ga12dda4877432bc181c9684b0830b1b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045e834b03e7a06b2005a13923af424a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a">USART_GTPR_PSC_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="separator:ga045e834b03e7a06b2005a13923af424a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3da67d3c9c3abf436098a86477d2dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc">USART_GTPR_PSC_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="separator:gad3da67d3c9c3abf436098a86477d2dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219c2c6c797f288ff792f0b6c792070b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga219c2c6c797f288ff792f0b6c792070b">USART_GTPR_GT_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga219c2c6c797f288ff792f0b6c792070b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc06fc01cf5031610706007672f2780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">USART_GTPR_GT_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga219c2c6c797f288ff792f0b6c792070b">USART_GTPR_GT_Pos</a>)</td></tr>
<tr class="separator:gaddc06fc01cf5031610706007672f2780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e927fad0bfa430f54007e158e01f43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">USART_GTPR_GT_Msk</a></td></tr>
<tr class="separator:ga8e927fad0bfa430f54007e158e01f43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1da6274cc0fb20e75dfbe1a20ab62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1a1da6274cc0fb20e75dfbe1a20ab62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8676c7d294b92a9ea0d0f1b088308ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">WWDG_CR_T_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:gaa8676c7d294b92a9ea0d0f1b088308ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">WWDG_CR_T_Msk</a></td></tr>
<tr class="separator:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305c0da4633020b9696d64a1785fa29c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:ga305c0da4633020b9696d64a1785fa29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e5ea3baea1e37b0446e56e910c3409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:ga44e5ea3baea1e37b0446e56e910c3409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e7b9fa1867ecd6a9dd4b28381e4229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:ga67e7b9fa1867ecd6a9dd4b28381e4229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ede5bff80b5b979a44d073205f5930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:ga64ede5bff80b5b979a44d073205f5930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc9c4a71473ceb1fde58a1d6054a7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:gabbc9c4a71473ceb1fde58a1d6054a7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f41b8c9b91c0632521373203bcb5b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:ga9f41b8c9b91c0632521373203bcb5b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8abc0d44e390aabc2c7f787f2ed0b632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:ga8abc0d44e390aabc2c7f787f2ed0b632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d510237467b8e10ca1001574671ad8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e">WWDG_CR_T0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</a></td></tr>
<tr class="separator:ga4d510237467b8e10ca1001574671ad8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95">WWDG_CR_T1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</a></td></tr>
<tr class="separator:gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c">WWDG_CR_T2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</a></td></tr>
<tr class="separator:gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e344f4a12c60e57cb643511379b261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261">WWDG_CR_T3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</a></td></tr>
<tr class="separator:gab1e344f4a12c60e57cb643511379b261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45">WWDG_CR_T4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</a></td></tr>
<tr class="separator:gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee">WWDG_CR_T5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</a></td></tr>
<tr class="separator:gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a493575c9a7c6006a3af9d13399268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268">WWDG_CR_T6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</a></td></tr>
<tr class="separator:gab3a493575c9a7c6006a3af9d13399268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b9fed94bc5fdbc67446173e1b3676c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51b9fed94bc5fdbc67446173e1b3676c">WWDG_CR_WDGA_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga51b9fed94bc5fdbc67446173e1b3676c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06bd586be3859790f803c1275ea52390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">WWDG_CR_WDGA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga51b9fed94bc5fdbc67446173e1b3676c">WWDG_CR_WDGA_Pos</a>)</td></tr>
<tr class="separator:ga06bd586be3859790f803c1275ea52390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">WWDG_CR_WDGA_Msk</a></td></tr>
<tr class="separator:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c98c783bea6069765360fcd6df341b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae9c98c783bea6069765360fcd6df341b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aed21af49014ce535798f9beead136d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">WWDG_CFR_W_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga3aed21af49014ce535798f9beead136d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">WWDG_CFR_W_Msk</a></td></tr>
<tr class="separator:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f4016f9990c2657acdf7521233d16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga26f4016f9990c2657acdf7521233d16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546410b3ec62e976c0f590cf9f216bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga546410b3ec62e976c0f590cf9f216bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3de841283deaea061d977392805211d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:gac3de841283deaea061d977392805211d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0394248f2a4e4b6ba6c28024fa961a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga0394248f2a4e4b6ba6c28024fa961a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25594b7ced3e1277b636caf02416a4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga25594b7ced3e1277b636caf02416a4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e730800b000f6fe3be5ea43a6e29cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga7e730800b000f6fe3be5ea43a6e29cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc25f8d5c23a76d364c1cb5d7518a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga9fc25f8d5c23a76d364c1cb5d7518a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37e08098d003f44eb8770a9d9bd40d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0">WWDG_CFR_W0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</a></td></tr>
<tr class="separator:gae37e08098d003f44eb8770a9d9bd40d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698b68239773862647ef5f9d963b80c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4">WWDG_CFR_W1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</a></td></tr>
<tr class="separator:ga698b68239773862647ef5f9d963b80c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166845425e89d01552bac0baeec686d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9">WWDG_CFR_W2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</a></td></tr>
<tr class="separator:ga166845425e89d01552bac0baeec686d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga344253edc9710aa6db6047b76cce723b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b">WWDG_CFR_W3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</a></td></tr>
<tr class="separator:ga344253edc9710aa6db6047b76cce723b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d">WWDG_CFR_W4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</a></td></tr>
<tr class="separator:gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8032c21626b10fcf5cd8ad36bc051663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663">WWDG_CFR_W5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</a></td></tr>
<tr class="separator:ga8032c21626b10fcf5cd8ad36bc051663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106cdb96da03ce192628f54cefcbec2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f">WWDG_CFR_W6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</a></td></tr>
<tr class="separator:ga106cdb96da03ce192628f54cefcbec2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496363a4b305b4aa94d9ec6c80d232f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">WWDG_CFR_WDGTB_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga496363a4b305b4aa94d9ec6c80d232f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627018d443463abccf249b1b848e2b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">WWDG_CFR_WDGTB_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">WWDG_CFR_WDGTB_Pos</a>)</td></tr>
<tr class="separator:ga627018d443463abccf249b1b848e2b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067b1d8238f1d5613481aba71a946638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">WWDG_CFR_WDGTB_Msk</a></td></tr>
<tr class="separator:ga067b1d8238f1d5613481aba71a946638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab94b761166186987f91d342a5f79695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">WWDG_CFR_WDGTB_Pos</a>)</td></tr>
<tr class="separator:gaab94b761166186987f91d342a5f79695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9120ceb094ab327ec766a06fc66ef401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">WWDG_CFR_WDGTB_Pos</a>)</td></tr>
<tr class="separator:ga9120ceb094ab327ec766a06fc66ef401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4858525604534e493b8a09e0b04ace61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61">WWDG_CFR_WDGTB0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</a></td></tr>
<tr class="separator:ga4858525604534e493b8a09e0b04ace61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33">WWDG_CFR_WDGTB1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</a></td></tr>
<tr class="separator:ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b4e702f6496841d60bc7ada8d68d648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b4e702f6496841d60bc7ada8d68d648">WWDG_CFR_EWI_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6b4e702f6496841d60bc7ada8d68d648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4ed7e970421b1b4b4b0f94e3296117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">WWDG_CFR_EWI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b4e702f6496841d60bc7ada8d68d648">WWDG_CFR_EWI_Pos</a>)</td></tr>
<tr class="separator:gaca4ed7e970421b1b4b4b0f94e3296117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">WWDG_CFR_EWI_Msk</a></td></tr>
<tr class="separator:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c37d2819f82d4cec6c8c9a9250ee43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4c37d2819f82d4cec6c8c9a9250ee43">WWDG_SR_EWIF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac4c37d2819f82d4cec6c8c9a9250ee43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284cdb5e7c17598a03a9a0790dd7508c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">WWDG_SR_EWIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4c37d2819f82d4cec6c8c9a9250ee43">WWDG_SR_EWIF_Pos</a>)</td></tr>
<tr class="separator:ga284cdb5e7c17598a03a9a0790dd7508c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">WWDG_SR_EWIF_Msk</a></td></tr>
<tr class="separator:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad05a229877e557798dfbabe7188d7a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad05a229877e557798dfbabe7188d7a54">DBGMCU_IDCODE_DEV_ID_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad05a229877e557798dfbabe7188d7a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf18661126fecb64b8c7d7d4e590fb33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33">DBGMCU_IDCODE_DEV_ID_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad05a229877e557798dfbabe7188d7a54">DBGMCU_IDCODE_DEV_ID_Pos</a>)</td></tr>
<tr class="separator:gabf18661126fecb64b8c7d7d4e590fb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd961fcddc40341a817a9ec85b7c80ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">DBGMCU_IDCODE_DEV_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33">DBGMCU_IDCODE_DEV_ID_Msk</a></td></tr>
<tr class="separator:gafd961fcddc40341a817a9ec85b7c80ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e98f7579d16c36cbf6a09b04f2ee170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6e98f7579d16c36cbf6a09b04f2ee170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d92c620aed9b19c7e8d9d12f743b258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258">DBGMCU_IDCODE_REV_ID_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:ga0d92c620aed9b19c7e8d9d12f743b258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887eb26364a8693355024ca203323165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">DBGMCU_IDCODE_REV_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258">DBGMCU_IDCODE_REV_ID_Msk</a></td></tr>
<tr class="separator:ga887eb26364a8693355024ca203323165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b996a2be01fbeeaa868603c7bca6044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b996a2be01fbeeaa868603c7bca6044">DBGMCU_CR_DBG_SLEEP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3b996a2be01fbeeaa868603c7bca6044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127e0531bc305bb460fd2417106bee61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61">DBGMCU_CR_DBG_SLEEP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b996a2be01fbeeaa868603c7bca6044">DBGMCU_CR_DBG_SLEEP_Pos</a>)</td></tr>
<tr class="separator:ga127e0531bc305bb460fd2417106bee61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037c80fe1d7308cee68245715ef6cd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a">DBGMCU_CR_DBG_SLEEP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61">DBGMCU_CR_DBG_SLEEP_Msk</a></td></tr>
<tr class="separator:ga037c80fe1d7308cee68245715ef6cd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998b25ffd43297001c2f20ebb04fbcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga998b25ffd43297001c2f20ebb04fbcc9">DBGMCU_CR_DBG_STOP_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga998b25ffd43297001c2f20ebb04fbcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71cd122085cdadba462f9e251ac35349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349">DBGMCU_CR_DBG_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga998b25ffd43297001c2f20ebb04fbcc9">DBGMCU_CR_DBG_STOP_Pos</a>)</td></tr>
<tr class="separator:ga71cd122085cdadba462f9e251ac35349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf511f21a8de5b0b66c862915eee8bf75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">DBGMCU_CR_DBG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349">DBGMCU_CR_DBG_STOP_Msk</a></td></tr>
<tr class="separator:gaf511f21a8de5b0b66c862915eee8bf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74521b2e06cd16f46ea5987d82f9ff19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74521b2e06cd16f46ea5987d82f9ff19">DBGMCU_CR_DBG_STANDBY_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga74521b2e06cd16f46ea5987d82f9ff19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e9a797b04f9577456af2499f5bd9ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff">DBGMCU_CR_DBG_STANDBY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga74521b2e06cd16f46ea5987d82f9ff19">DBGMCU_CR_DBG_STANDBY_Pos</a>)</td></tr>
<tr class="separator:ga52e9a797b04f9577456af2499f5bd9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107a9396d63c892a8e614897c9d0b132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">DBGMCU_CR_DBG_STANDBY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff">DBGMCU_CR_DBG_STANDBY_Msk</a></td></tr>
<tr class="separator:ga107a9396d63c892a8e614897c9d0b132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be1af4b18b8c9ce4001dd363e6626e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2be1af4b18b8c9ce4001dd363e6626e7">DBGMCU_CR_TRACE_IOEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga2be1af4b18b8c9ce4001dd363e6626e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18007dc2c11d41a5dc449e37cb8c0c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18007dc2c11d41a5dc449e37cb8c0c56">DBGMCU_CR_TRACE_IOEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2be1af4b18b8c9ce4001dd363e6626e7">DBGMCU_CR_TRACE_IOEN_Pos</a>)</td></tr>
<tr class="separator:ga18007dc2c11d41a5dc449e37cb8c0c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9034b6eb9d4dceadffc6a1d1959056c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9">DBGMCU_CR_TRACE_IOEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18007dc2c11d41a5dc449e37cb8c0c56">DBGMCU_CR_TRACE_IOEN_Msk</a></td></tr>
<tr class="separator:ga9034b6eb9d4dceadffc6a1d1959056c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20dddffa934315ca4a5902cbf45f4d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20dddffa934315ca4a5902cbf45f4d93">DBGMCU_CR_TRACE_MODE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga20dddffa934315ca4a5902cbf45f4d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad641a08b344645d47a0789ffa25d7079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad641a08b344645d47a0789ffa25d7079">DBGMCU_CR_TRACE_MODE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20dddffa934315ca4a5902cbf45f4d93">DBGMCU_CR_TRACE_MODE_Pos</a>)</td></tr>
<tr class="separator:gad641a08b344645d47a0789ffa25d7079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1395189e10bdbc37bce9ea480e22d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10">DBGMCU_CR_TRACE_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad641a08b344645d47a0789ffa25d7079">DBGMCU_CR_TRACE_MODE_Msk</a></td></tr>
<tr class="separator:gaa1395189e10bdbc37bce9ea480e22d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d41a4027853783633d929a43f8d6d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85">DBGMCU_CR_TRACE_MODE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20dddffa934315ca4a5902cbf45f4d93">DBGMCU_CR_TRACE_MODE_Pos</a>)</td></tr>
<tr class="separator:ga2d41a4027853783633d929a43f8d6d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba3a830051b53d43d850768242c503e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e">DBGMCU_CR_TRACE_MODE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20dddffa934315ca4a5902cbf45f4d93">DBGMCU_CR_TRACE_MODE_Pos</a>)</td></tr>
<tr class="separator:ga7ba3a830051b53d43d850768242c503e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1de6489ecedec59891894a54458bef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1de6489ecedec59891894a54458bef2">DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad1de6489ecedec59891894a54458bef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96a2b1fb00169f78d3c8fb050ca35be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf96a2b1fb00169f78d3c8fb050ca35be">DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad1de6489ecedec59891894a54458bef2">DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos</a>)</td></tr>
<tr class="separator:gaf96a2b1fb00169f78d3c8fb050ca35be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3c5b87084934a18748f5ec168f5aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3c5b87084934a18748f5ec168f5aef">DBGMCU_APB1_FZ_DBG_TIM2_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf96a2b1fb00169f78d3c8fb050ca35be">DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk</a></td></tr>
<tr class="separator:gaae3c5b87084934a18748f5ec168f5aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd5fd9c34fd75ddb5c77d526f8f53a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd5fd9c34fd75ddb5c77d526f8f53a1">DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3bd5fd9c34fd75ddb5c77d526f8f53a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab210ab764b68711904243c0d11631b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab210ab764b68711904243c0d11631b8">DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd5fd9c34fd75ddb5c77d526f8f53a1">DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos</a>)</td></tr>
<tr class="separator:gaab210ab764b68711904243c0d11631b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fea6834f4ef9fc6b403cd079a001cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec">DBGMCU_APB1_FZ_DBG_TIM3_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab210ab764b68711904243c0d11631b8">DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk</a></td></tr>
<tr class="separator:ga2fea6834f4ef9fc6b403cd079a001cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeef66d67708ae915fbbc2ee76aeaef3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeef66d67708ae915fbbc2ee76aeaef3e">DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaeef66d67708ae915fbbc2ee76aeaef3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7dfb56349db84ef1ef5753e13cf2f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7dfb56349db84ef1ef5753e13cf2f48">DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeef66d67708ae915fbbc2ee76aeaef3e">DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos</a>)</td></tr>
<tr class="separator:gaa7dfb56349db84ef1ef5753e13cf2f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac65bf9342bb8acbcb25938e93abc45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac65bf9342bb8acbcb25938e93abc45">DBGMCU_APB1_FZ_DBG_TIM4_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7dfb56349db84ef1ef5753e13cf2f48">DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk</a></td></tr>
<tr class="separator:ga7ac65bf9342bb8acbcb25938e93abc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5218cc7d400bfb220c42a80b3a2a0603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5218cc7d400bfb220c42a80b3a2a0603">DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga5218cc7d400bfb220c42a80b3a2a0603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e288f717db03126942d03a1a6fafd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4e288f717db03126942d03a1a6fafd8">DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5218cc7d400bfb220c42a80b3a2a0603">DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos</a>)</td></tr>
<tr class="separator:gac4e288f717db03126942d03a1a6fafd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d29d40515d36ce6ed7e5d34ed17dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42d29d40515d36ce6ed7e5d34ed17dcf">DBGMCU_APB1_FZ_DBG_TIM5_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4e288f717db03126942d03a1a6fafd8">DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk</a></td></tr>
<tr class="separator:ga42d29d40515d36ce6ed7e5d34ed17dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga004684cb88ffb723509a9ca4193e78ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga004684cb88ffb723509a9ca4193e78ec">DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga004684cb88ffb723509a9ca4193e78ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7fefeace05cb28675d23037f7b3966a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a">DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga004684cb88ffb723509a9ca4193e78ec">DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos</a>)</td></tr>
<tr class="separator:gaf7fefeace05cb28675d23037f7b3966a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e20246d389229ff46006b405bb56b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d">DBGMCU_APB1_FZ_DBG_RTC_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a">DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk</a></td></tr>
<tr class="separator:ga1e20246d389229ff46006b405bb56b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad459d6930c29babb7672cd26d0ea9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaad459d6930c29babb7672cd26d0ea9b">DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaaad459d6930c29babb7672cd26d0ea9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f24695b718a52f4a91297ee3c512db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4">DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaad459d6930c29babb7672cd26d0ea9b">DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos</a>)</td></tr>
<tr class="separator:ga0f24695b718a52f4a91297ee3c512db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a49d5e849185d09ee6c7594512ffe88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88">DBGMCU_APB1_FZ_DBG_WWDG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4">DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk</a></td></tr>
<tr class="separator:ga8a49d5e849185d09ee6c7594512ffe88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb0a55a4b7c9c3deeb61568b9c7e85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb0a55a4b7c9c3deeb61568b9c7e85c">DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga3bb0a55a4b7c9c3deeb61568b9c7e85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7937e3a29764f7e80895b8fbe81baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa">DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb0a55a4b7c9c3deeb61568b9c7e85c">DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos</a>)</td></tr>
<tr class="separator:ga9a7937e3a29764f7e80895b8fbe81baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8989cb96dd5d6dbdaaf16e1f127c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a">DBGMCU_APB1_FZ_DBG_IWDG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa">DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk</a></td></tr>
<tr class="separator:gada8989cb96dd5d6dbdaaf16e1f127c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303e9dea0617bb3f03a8cc825005d6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga303e9dea0617bb3f03a8cc825005d6ce">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga303e9dea0617bb3f03a8cc825005d6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga202de646d5890eec98b04ad2be808604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga202de646d5890eec98b04ad2be808604">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga303e9dea0617bb3f03a8cc825005d6ce">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos</a>)</td></tr>
<tr class="separator:ga202de646d5890eec98b04ad2be808604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83fb5d62c6e6fa1c2fd06084528404e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga202de646d5890eec98b04ad2be808604">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk</a></td></tr>
<tr class="separator:gae83fb5d62c6e6fa1c2fd06084528404e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc66781299067fbbec7d1be708314c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc66781299067fbbec7d1be708314c17">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gabc66781299067fbbec7d1be708314c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae03e6603b8d1af65a2b5c026c8379908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae03e6603b8d1af65a2b5c026c8379908">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabc66781299067fbbec7d1be708314c17">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos</a>)</td></tr>
<tr class="separator:gae03e6603b8d1af65a2b5c026c8379908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6320aba695f6c3f97608e478533e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6320aba695f6c3f97608e478533e96">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae03e6603b8d1af65a2b5c026c8379908">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk</a></td></tr>
<tr class="separator:ga8f6320aba695f6c3f97608e478533e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c17ca25c071d846eeecdc761f590bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c17ca25c071d846eeecdc761f590bf0">DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga0c17ca25c071d846eeecdc761f590bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebb7cd7e57d8d9888025cfbdea082b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebb7cd7e57d8d9888025cfbdea082b4">DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c17ca25c071d846eeecdc761f590bf0">DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos</a>)</td></tr>
<tr class="separator:ga0ebb7cd7e57d8d9888025cfbdea082b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7e5c708387aa1ddae35b892811b4e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f7e5c708387aa1ddae35b892811b4e9">DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebb7cd7e57d8d9888025cfbdea082b4">DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk</a></td></tr>
<tr class="separator:ga7f7e5c708387aa1ddae35b892811b4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe48f858edb831fbcb8769421df7d8e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe48f858edb831fbcb8769421df7d8e9">DBGMCU_APB1_FZ_DBG_IWDEG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a">DBGMCU_APB1_FZ_DBG_IWDG_STOP</a></td></tr>
<tr class="separator:gabe48f858edb831fbcb8769421df7d8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b30844d430324cfe63e4932275a6978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b30844d430324cfe63e4932275a6978">DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2b30844d430324cfe63e4932275a6978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74cb9644d7d1eaf1a71254121f926169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74cb9644d7d1eaf1a71254121f926169">DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b30844d430324cfe63e4932275a6978">DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos</a>)</td></tr>
<tr class="separator:ga74cb9644d7d1eaf1a71254121f926169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb7be194b6ffb258b9e9f5ed08a931e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eb7be194b6ffb258b9e9f5ed08a931e">DBGMCU_APB2_FZ_DBG_TIM1_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74cb9644d7d1eaf1a71254121f926169">DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk</a></td></tr>
<tr class="separator:ga3eb7be194b6ffb258b9e9f5ed08a931e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6fc3b8c8d5cbb8695e7cec3153bbe65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6fc3b8c8d5cbb8695e7cec3153bbe65">DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaa6fc3b8c8d5cbb8695e7cec3153bbe65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983432f2957617c4215fe406dd932080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983432f2957617c4215fe406dd932080">DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6fc3b8c8d5cbb8695e7cec3153bbe65">DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos</a>)</td></tr>
<tr class="separator:ga983432f2957617c4215fe406dd932080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12c17533a1e3262ee11f760e44f5127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf12c17533a1e3262ee11f760e44f5127">DBGMCU_APB2_FZ_DBG_TIM9_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga983432f2957617c4215fe406dd932080">DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk</a></td></tr>
<tr class="separator:gaf12c17533a1e3262ee11f760e44f5127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb21a02384033248b1e45030a314598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eb21a02384033248b1e45030a314598">DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga2eb21a02384033248b1e45030a314598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9390f2c13a5b525bd1e7bbd6501c7a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9390f2c13a5b525bd1e7bbd6501c7a67">DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2eb21a02384033248b1e45030a314598">DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos</a>)</td></tr>
<tr class="separator:ga9390f2c13a5b525bd1e7bbd6501c7a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d4bbf803a65e8202b0019ed0ce0ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24d4bbf803a65e8202b0019ed0ce0ebb">DBGMCU_APB2_FZ_DBG_TIM10_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9390f2c13a5b525bd1e7bbd6501c7a67">DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk</a></td></tr>
<tr class="separator:ga24d4bbf803a65e8202b0019ed0ce0ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd5b307e8d9992857942180b6f7358f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dd5b307e8d9992857942180b6f7358f">DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga0dd5b307e8d9992857942180b6f7358f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea914b4c8a46cb0be4909dfd4e3199d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea914b4c8a46cb0be4909dfd4e3199d6">DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dd5b307e8d9992857942180b6f7358f">DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos</a>)</td></tr>
<tr class="separator:gaea914b4c8a46cb0be4909dfd4e3199d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga354671c942db40e69820fd783ef955b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga354671c942db40e69820fd783ef955b4">DBGMCU_APB2_FZ_DBG_TIM11_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea914b4c8a46cb0be4909dfd4e3199d6">DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk</a></td></tr>
<tr class="separator:ga354671c942db40e69820fd783ef955b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ebcd754d775e8f9c405194f2b2258d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ebcd754d775e8f9c405194f2b2258d">USB_OTG_GOTGCTL_SRQSCS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab8ebcd754d775e8f9c405194f2b2258d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27144da12fabf5f20058022b7a060375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27144da12fabf5f20058022b7a060375">USB_OTG_GOTGCTL_SRQSCS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8ebcd754d775e8f9c405194f2b2258d">USB_OTG_GOTGCTL_SRQSCS_Pos</a>)</td></tr>
<tr class="separator:ga27144da12fabf5f20058022b7a060375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09ab672e632dfd87bfb97e10563dfac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09ab672e632dfd87bfb97e10563dfac">USB_OTG_GOTGCTL_SRQSCS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27144da12fabf5f20058022b7a060375">USB_OTG_GOTGCTL_SRQSCS_Msk</a></td></tr>
<tr class="separator:gae09ab672e632dfd87bfb97e10563dfac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b2b4067f78896b9de20b00d78beae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46b2b4067f78896b9de20b00d78beae7">USB_OTG_GOTGCTL_SRQ_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga46b2b4067f78896b9de20b00d78beae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911bbd5c9dff39b1539db5afda218133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga911bbd5c9dff39b1539db5afda218133">USB_OTG_GOTGCTL_SRQ_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46b2b4067f78896b9de20b00d78beae7">USB_OTG_GOTGCTL_SRQ_Pos</a>)</td></tr>
<tr class="separator:ga911bbd5c9dff39b1539db5afda218133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade39c1039ab30f1ca7ff7c33dd3e1c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade39c1039ab30f1ca7ff7c33dd3e1c1b">USB_OTG_GOTGCTL_SRQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga911bbd5c9dff39b1539db5afda218133">USB_OTG_GOTGCTL_SRQ_Msk</a></td></tr>
<tr class="separator:gade39c1039ab30f1ca7ff7c33dd3e1c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa11f463747ce5e1444256f11fd57e3bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa11f463747ce5e1444256f11fd57e3bc">USB_OTG_GOTGCTL_HNGSCS_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa11f463747ce5e1444256f11fd57e3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1172acd99753812214a91f822770fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1172acd99753812214a91f822770fad">USB_OTG_GOTGCTL_HNGSCS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa11f463747ce5e1444256f11fd57e3bc">USB_OTG_GOTGCTL_HNGSCS_Pos</a>)</td></tr>
<tr class="separator:gaf1172acd99753812214a91f822770fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0325825760f66d4792be59cde2a6fb36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0325825760f66d4792be59cde2a6fb36">USB_OTG_GOTGCTL_HNGSCS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1172acd99753812214a91f822770fad">USB_OTG_GOTGCTL_HNGSCS_Msk</a></td></tr>
<tr class="separator:ga0325825760f66d4792be59cde2a6fb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500945c12339a4e1350eaa5ca75c2767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga500945c12339a4e1350eaa5ca75c2767">USB_OTG_GOTGCTL_HNPRQ_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga500945c12339a4e1350eaa5ca75c2767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ce59b4eac11aed163f9b0a40ebd830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ce59b4eac11aed163f9b0a40ebd830">USB_OTG_GOTGCTL_HNPRQ_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga500945c12339a4e1350eaa5ca75c2767">USB_OTG_GOTGCTL_HNPRQ_Pos</a>)</td></tr>
<tr class="separator:ga00ce59b4eac11aed163f9b0a40ebd830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5db1466d8363575ab2cc8e61855b6d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5db1466d8363575ab2cc8e61855b6d9">USB_OTG_GOTGCTL_HNPRQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00ce59b4eac11aed163f9b0a40ebd830">USB_OTG_GOTGCTL_HNPRQ_Msk</a></td></tr>
<tr class="separator:gab5db1466d8363575ab2cc8e61855b6d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a2918e796f1451a374f53af914d19e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49a2918e796f1451a374f53af914d19e">USB_OTG_GOTGCTL_HSHNPEN_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga49a2918e796f1451a374f53af914d19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac02604ee9f359f998fac804332d8e82e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac02604ee9f359f998fac804332d8e82e">USB_OTG_GOTGCTL_HSHNPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga49a2918e796f1451a374f53af914d19e">USB_OTG_GOTGCTL_HSHNPEN_Pos</a>)</td></tr>
<tr class="separator:gac02604ee9f359f998fac804332d8e82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b67d7ea4c4a3d92b031b1dc4e2d014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62b67d7ea4c4a3d92b031b1dc4e2d014">USB_OTG_GOTGCTL_HSHNPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac02604ee9f359f998fac804332d8e82e">USB_OTG_GOTGCTL_HSHNPEN_Msk</a></td></tr>
<tr class="separator:ga62b67d7ea4c4a3d92b031b1dc4e2d014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13365d4746a4b49753d9f4852995063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa13365d4746a4b49753d9f4852995063">USB_OTG_GOTGCTL_DHNPEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaa13365d4746a4b49753d9f4852995063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c847c2f7db2b4f25a4b807847cf5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c847c2f7db2b4f25a4b807847cf5fd">USB_OTG_GOTGCTL_DHNPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa13365d4746a4b49753d9f4852995063">USB_OTG_GOTGCTL_DHNPEN_Pos</a>)</td></tr>
<tr class="separator:gaa5c847c2f7db2b4f25a4b807847cf5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad29b2224940ad3324855355f4fb52c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad29b2224940ad3324855355f4fb52c51">USB_OTG_GOTGCTL_DHNPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c847c2f7db2b4f25a4b807847cf5fd">USB_OTG_GOTGCTL_DHNPEN_Msk</a></td></tr>
<tr class="separator:gad29b2224940ad3324855355f4fb52c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f4a444a7765ed3acc31d88e20a145b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61f4a444a7765ed3acc31d88e20a145b">USB_OTG_GOTGCTL_CIDSTS_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga61f4a444a7765ed3acc31d88e20a145b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcbeabffac3327cd545d469b58baf2f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcbeabffac3327cd545d469b58baf2f2">USB_OTG_GOTGCTL_CIDSTS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga61f4a444a7765ed3acc31d88e20a145b">USB_OTG_GOTGCTL_CIDSTS_Pos</a>)</td></tr>
<tr class="separator:gadcbeabffac3327cd545d469b58baf2f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ab7a1464a20fd128370a41c6b2c5db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2ab7a1464a20fd128370a41c6b2c5db">USB_OTG_GOTGCTL_CIDSTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcbeabffac3327cd545d469b58baf2f2">USB_OTG_GOTGCTL_CIDSTS_Msk</a></td></tr>
<tr class="separator:gad2ab7a1464a20fd128370a41c6b2c5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada74ca38296ae390167d8d6ef705b79c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada74ca38296ae390167d8d6ef705b79c">USB_OTG_GOTGCTL_DBCT_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gada74ca38296ae390167d8d6ef705b79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cb7bd418b6f7625dd90c36be4a20008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cb7bd418b6f7625dd90c36be4a20008">USB_OTG_GOTGCTL_DBCT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada74ca38296ae390167d8d6ef705b79c">USB_OTG_GOTGCTL_DBCT_Pos</a>)</td></tr>
<tr class="separator:ga4cb7bd418b6f7625dd90c36be4a20008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac28cd7384fa1d08b1aa518d5d8ed622d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac28cd7384fa1d08b1aa518d5d8ed622d">USB_OTG_GOTGCTL_DBCT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cb7bd418b6f7625dd90c36be4a20008">USB_OTG_GOTGCTL_DBCT_Msk</a></td></tr>
<tr class="separator:gac28cd7384fa1d08b1aa518d5d8ed622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b0ea0a085b2f7608a51fdb0a842b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61b0ea0a085b2f7608a51fdb0a842b14">USB_OTG_GOTGCTL_ASVLD_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga61b0ea0a085b2f7608a51fdb0a842b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845bbc4c94240d4de22010b542f47ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga845bbc4c94240d4de22010b542f47ba8">USB_OTG_GOTGCTL_ASVLD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga61b0ea0a085b2f7608a51fdb0a842b14">USB_OTG_GOTGCTL_ASVLD_Pos</a>)</td></tr>
<tr class="separator:ga845bbc4c94240d4de22010b542f47ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd37f8bf64b304c6e4d053849f56748c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd37f8bf64b304c6e4d053849f56748c">USB_OTG_GOTGCTL_ASVLD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga845bbc4c94240d4de22010b542f47ba8">USB_OTG_GOTGCTL_ASVLD_Msk</a></td></tr>
<tr class="separator:gafd37f8bf64b304c6e4d053849f56748c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf05b62615285fd77bc354c072b7ba0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf05b62615285fd77bc354c072b7ba0cd">USB_OTG_GOTGCTL_BSVLD_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaf05b62615285fd77bc354c072b7ba0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4110e90ebb7c55aeb8b429fb5171e378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4110e90ebb7c55aeb8b429fb5171e378">USB_OTG_GOTGCTL_BSVLD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf05b62615285fd77bc354c072b7ba0cd">USB_OTG_GOTGCTL_BSVLD_Pos</a>)</td></tr>
<tr class="separator:ga4110e90ebb7c55aeb8b429fb5171e378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2ae24138663e92bdca36c8017b6c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc2ae24138663e92bdca36c8017b6c13">USB_OTG_GOTGCTL_BSVLD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4110e90ebb7c55aeb8b429fb5171e378">USB_OTG_GOTGCTL_BSVLD_Msk</a></td></tr>
<tr class="separator:gacc2ae24138663e92bdca36c8017b6c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473714ba284e49803fdf522f88151914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga473714ba284e49803fdf522f88151914">USB_OTG_HCFG_FSLSPCS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga473714ba284e49803fdf522f88151914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2eed76dce0ee687f52e08f16bc4c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2eed76dce0ee687f52e08f16bc4c1b">USB_OTG_HCFG_FSLSPCS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga473714ba284e49803fdf522f88151914">USB_OTG_HCFG_FSLSPCS_Pos</a>)</td></tr>
<tr class="separator:gaad2eed76dce0ee687f52e08f16bc4c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a881de3c707878018490b8b3db282f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a881de3c707878018490b8b3db282f7">USB_OTG_HCFG_FSLSPCS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad2eed76dce0ee687f52e08f16bc4c1b">USB_OTG_HCFG_FSLSPCS_Msk</a></td></tr>
<tr class="separator:ga8a881de3c707878018490b8b3db282f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad229aff8e0584e5b5abbf80629e141cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad229aff8e0584e5b5abbf80629e141cc">USB_OTG_HCFG_FSLSPCS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga473714ba284e49803fdf522f88151914">USB_OTG_HCFG_FSLSPCS_Pos</a>)</td></tr>
<tr class="separator:gad229aff8e0584e5b5abbf80629e141cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga981001cbade2d922b72e1b06d6069da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga981001cbade2d922b72e1b06d6069da0">USB_OTG_HCFG_FSLSPCS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga473714ba284e49803fdf522f88151914">USB_OTG_HCFG_FSLSPCS_Pos</a>)</td></tr>
<tr class="separator:ga981001cbade2d922b72e1b06d6069da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab662285d2cc3bfd61c664e572fb69f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab662285d2cc3bfd61c664e572fb69f5e">USB_OTG_HCFG_FSLSS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab662285d2cc3bfd61c664e572fb69f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebb27b8d77f15f8100c1d27149fb7186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebb27b8d77f15f8100c1d27149fb7186">USB_OTG_HCFG_FSLSS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab662285d2cc3bfd61c664e572fb69f5e">USB_OTG_HCFG_FSLSS_Pos</a>)</td></tr>
<tr class="separator:gaebb27b8d77f15f8100c1d27149fb7186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98190493ea5b039322c77341e3cf61f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98190493ea5b039322c77341e3cf61f8">USB_OTG_HCFG_FSLSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaebb27b8d77f15f8100c1d27149fb7186">USB_OTG_HCFG_FSLSS_Msk</a></td></tr>
<tr class="separator:ga98190493ea5b039322c77341e3cf61f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f814fca4fbed44bc00dc4fd248cba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f814fca4fbed44bc00dc4fd248cba7f">USB_OTG_DCFG_DSPD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0f814fca4fbed44bc00dc4fd248cba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b6bf36ee06f07105efb0568bfb3c06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b6bf36ee06f07105efb0568bfb3c06d">USB_OTG_DCFG_DSPD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f814fca4fbed44bc00dc4fd248cba7f">USB_OTG_DCFG_DSPD_Pos</a>)</td></tr>
<tr class="separator:ga0b6bf36ee06f07105efb0568bfb3c06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f008e2b969946597b56824fef3cc7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f008e2b969946597b56824fef3cc7ef">USB_OTG_DCFG_DSPD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b6bf36ee06f07105efb0568bfb3c06d">USB_OTG_DCFG_DSPD_Msk</a></td></tr>
<tr class="separator:ga6f008e2b969946597b56824fef3cc7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f73c1cb1213fd6e28ce7409fc3c63d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f73c1cb1213fd6e28ce7409fc3c63d1">USB_OTG_DCFG_DSPD_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f814fca4fbed44bc00dc4fd248cba7f">USB_OTG_DCFG_DSPD_Pos</a>)</td></tr>
<tr class="separator:ga5f73c1cb1213fd6e28ce7409fc3c63d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d4f6f3e5002c73be03457ab3ac4023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7d4f6f3e5002c73be03457ab3ac4023">USB_OTG_DCFG_DSPD_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f814fca4fbed44bc00dc4fd248cba7f">USB_OTG_DCFG_DSPD_Pos</a>)</td></tr>
<tr class="separator:gab7d4f6f3e5002c73be03457ab3ac4023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e34cb67fa67ee5ea04ca8ade51d10e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e34cb67fa67ee5ea04ca8ade51d10e5">USB_OTG_DCFG_NZLSOHSK_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga7e34cb67fa67ee5ea04ca8ade51d10e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa785273cbe79b53e609ed2715cfbf98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa785273cbe79b53e609ed2715cfbf98">USB_OTG_DCFG_NZLSOHSK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e34cb67fa67ee5ea04ca8ade51d10e5">USB_OTG_DCFG_NZLSOHSK_Pos</a>)</td></tr>
<tr class="separator:gaaa785273cbe79b53e609ed2715cfbf98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c492b6fc8389b58b1879aa7d822137f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c492b6fc8389b58b1879aa7d822137f">USB_OTG_DCFG_NZLSOHSK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa785273cbe79b53e609ed2715cfbf98">USB_OTG_DCFG_NZLSOHSK_Msk</a></td></tr>
<tr class="separator:ga7c492b6fc8389b58b1879aa7d822137f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae76878ba65b726eb3baca6db5a9c4397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae76878ba65b726eb3baca6db5a9c4397">USB_OTG_DCFG_DAD_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae76878ba65b726eb3baca6db5a9c4397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67fabe86ac6ef650b9ad01a026b67a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67fabe86ac6ef650b9ad01a026b67a5d">USB_OTG_DCFG_DAD_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae76878ba65b726eb3baca6db5a9c4397">USB_OTG_DCFG_DAD_Pos</a>)</td></tr>
<tr class="separator:ga67fabe86ac6ef650b9ad01a026b67a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fd5819883e2d18cad4c19af8146e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9fd5819883e2d18cad4c19af8146e1d">USB_OTG_DCFG_DAD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67fabe86ac6ef650b9ad01a026b67a5d">USB_OTG_DCFG_DAD_Msk</a></td></tr>
<tr class="separator:gaf9fd5819883e2d18cad4c19af8146e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34aa0076cdeff59113e9880458ae79ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34aa0076cdeff59113e9880458ae79ba">USB_OTG_DCFG_DAD_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae76878ba65b726eb3baca6db5a9c4397">USB_OTG_DCFG_DAD_Pos</a>)</td></tr>
<tr class="separator:ga34aa0076cdeff59113e9880458ae79ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646ba21ce25f42e2fbf706295a5ad031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga646ba21ce25f42e2fbf706295a5ad031">USB_OTG_DCFG_DAD_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae76878ba65b726eb3baca6db5a9c4397">USB_OTG_DCFG_DAD_Pos</a>)</td></tr>
<tr class="separator:ga646ba21ce25f42e2fbf706295a5ad031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d495202852341acc620ce02043281a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d495202852341acc620ce02043281a6">USB_OTG_DCFG_DAD_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae76878ba65b726eb3baca6db5a9c4397">USB_OTG_DCFG_DAD_Pos</a>)</td></tr>
<tr class="separator:ga2d495202852341acc620ce02043281a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa407810d17c7f3795fe268bd01120b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fa407810d17c7f3795fe268bd01120b">USB_OTG_DCFG_DAD_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae76878ba65b726eb3baca6db5a9c4397">USB_OTG_DCFG_DAD_Pos</a>)</td></tr>
<tr class="separator:ga1fa407810d17c7f3795fe268bd01120b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72351ad7cdbbd7992f70892b49a2a669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72351ad7cdbbd7992f70892b49a2a669">USB_OTG_DCFG_DAD_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae76878ba65b726eb3baca6db5a9c4397">USB_OTG_DCFG_DAD_Pos</a>)</td></tr>
<tr class="separator:ga72351ad7cdbbd7992f70892b49a2a669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f0d5b909af5196782bbe6e03855f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61f0d5b909af5196782bbe6e03855f06">USB_OTG_DCFG_DAD_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae76878ba65b726eb3baca6db5a9c4397">USB_OTG_DCFG_DAD_Pos</a>)</td></tr>
<tr class="separator:ga61f0d5b909af5196782bbe6e03855f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae949fe90d15c793eb011958a4f600ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae949fe90d15c793eb011958a4f600ac">USB_OTG_DCFG_DAD_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae76878ba65b726eb3baca6db5a9c4397">USB_OTG_DCFG_DAD_Pos</a>)</td></tr>
<tr class="separator:gaae949fe90d15c793eb011958a4f600ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27759af8c6692f16b6fd717fba4c7fd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27759af8c6692f16b6fd717fba4c7fd1">USB_OTG_DCFG_PFIVL_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga27759af8c6692f16b6fd717fba4c7fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga273b5f0a16f8276d0f0e76f216caa03f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga273b5f0a16f8276d0f0e76f216caa03f">USB_OTG_DCFG_PFIVL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27759af8c6692f16b6fd717fba4c7fd1">USB_OTG_DCFG_PFIVL_Pos</a>)</td></tr>
<tr class="separator:ga273b5f0a16f8276d0f0e76f216caa03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ae423d6325aa35bb037304ba8f8235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ae423d6325aa35bb037304ba8f8235">USB_OTG_DCFG_PFIVL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga273b5f0a16f8276d0f0e76f216caa03f">USB_OTG_DCFG_PFIVL_Msk</a></td></tr>
<tr class="separator:ga08ae423d6325aa35bb037304ba8f8235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4e78c573f8cd0548bce86ce8593353d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4e78c573f8cd0548bce86ce8593353d">USB_OTG_DCFG_PFIVL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27759af8c6692f16b6fd717fba4c7fd1">USB_OTG_DCFG_PFIVL_Pos</a>)</td></tr>
<tr class="separator:gaf4e78c573f8cd0548bce86ce8593353d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9cc973db831fb86b1e122443a58aa7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9cc973db831fb86b1e122443a58aa7c">USB_OTG_DCFG_PFIVL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27759af8c6692f16b6fd717fba4c7fd1">USB_OTG_DCFG_PFIVL_Pos</a>)</td></tr>
<tr class="separator:gab9cc973db831fb86b1e122443a58aa7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13016a80c9fcb7f2219d7d6c5a15420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad13016a80c9fcb7f2219d7d6c5a15420">USB_OTG_DCFG_XCVRDLY_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gad13016a80c9fcb7f2219d7d6c5a15420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a4c6ac40e44ccfe90a65c583c202b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9a4c6ac40e44ccfe90a65c583c202b2">USB_OTG_DCFG_XCVRDLY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad13016a80c9fcb7f2219d7d6c5a15420">USB_OTG_DCFG_XCVRDLY_Pos</a>)</td></tr>
<tr class="separator:gac9a4c6ac40e44ccfe90a65c583c202b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fbc004fabda6fa9cda2977d45755e42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fbc004fabda6fa9cda2977d45755e42">USB_OTG_DCFG_XCVRDLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9a4c6ac40e44ccfe90a65c583c202b2">USB_OTG_DCFG_XCVRDLY_Msk</a></td></tr>
<tr class="separator:ga0fbc004fabda6fa9cda2977d45755e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e3c2d9632a9ab98fae27f4e1de639c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6e3c2d9632a9ab98fae27f4e1de639c">USB_OTG_DCFG_ERRATIM_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa6e3c2d9632a9ab98fae27f4e1de639c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd12755447b5773fd5db5b71b5ea292a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd12755447b5773fd5db5b71b5ea292a">USB_OTG_DCFG_ERRATIM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6e3c2d9632a9ab98fae27f4e1de639c">USB_OTG_DCFG_ERRATIM_Pos</a>)</td></tr>
<tr class="separator:gacd12755447b5773fd5db5b71b5ea292a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36b7cce75bb4e60fe38760c78167b2ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36b7cce75bb4e60fe38760c78167b2ac">USB_OTG_DCFG_ERRATIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd12755447b5773fd5db5b71b5ea292a">USB_OTG_DCFG_ERRATIM_Msk</a></td></tr>
<tr class="separator:ga36b7cce75bb4e60fe38760c78167b2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad22746397a7c2cfeba819d38a172c212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad22746397a7c2cfeba819d38a172c212">USB_OTG_DCFG_PERSCHIVL_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gad22746397a7c2cfeba819d38a172c212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4407194cfda70b7408523c537ba03060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4407194cfda70b7408523c537ba03060">USB_OTG_DCFG_PERSCHIVL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad22746397a7c2cfeba819d38a172c212">USB_OTG_DCFG_PERSCHIVL_Pos</a>)</td></tr>
<tr class="separator:ga4407194cfda70b7408523c537ba03060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb78d02bad573871d6b9d92100561a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb78d02bad573871d6b9d92100561a4">USB_OTG_DCFG_PERSCHIVL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4407194cfda70b7408523c537ba03060">USB_OTG_DCFG_PERSCHIVL_Msk</a></td></tr>
<tr class="separator:ga8fb78d02bad573871d6b9d92100561a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eef8bf8e73d8b94b0caf98caa978c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4eef8bf8e73d8b94b0caf98caa978c11">USB_OTG_DCFG_PERSCHIVL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad22746397a7c2cfeba819d38a172c212">USB_OTG_DCFG_PERSCHIVL_Pos</a>)</td></tr>
<tr class="separator:ga4eef8bf8e73d8b94b0caf98caa978c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e47455432a6c8c7c7400024427c25d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e47455432a6c8c7c7400024427c25d8">USB_OTG_DCFG_PERSCHIVL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad22746397a7c2cfeba819d38a172c212">USB_OTG_DCFG_PERSCHIVL_Pos</a>)</td></tr>
<tr class="separator:ga4e47455432a6c8c7c7400024427c25d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b40c8b9e9f41a6d908e918591093dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b40c8b9e9f41a6d908e918591093dea">USB_OTG_PCGCR_STPPCLK_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3b40c8b9e9f41a6d908e918591093dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f118ddd4551c474f8edc23058876fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f118ddd4551c474f8edc23058876fdf">USB_OTG_PCGCR_STPPCLK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b40c8b9e9f41a6d908e918591093dea">USB_OTG_PCGCR_STPPCLK_Pos</a>)</td></tr>
<tr class="separator:ga7f118ddd4551c474f8edc23058876fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac696153ff9f165deadff3fe0225849e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac696153ff9f165deadff3fe0225849e8">USB_OTG_PCGCR_STPPCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f118ddd4551c474f8edc23058876fdf">USB_OTG_PCGCR_STPPCLK_Msk</a></td></tr>
<tr class="separator:gac696153ff9f165deadff3fe0225849e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf87ca67c6646747e2fbea26cda8890b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf87ca67c6646747e2fbea26cda8890b5">USB_OTG_PCGCR_GATEHCLK_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf87ca67c6646747e2fbea26cda8890b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14c302139df9ab546ce190277ecbc090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14c302139df9ab546ce190277ecbc090">USB_OTG_PCGCR_GATEHCLK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf87ca67c6646747e2fbea26cda8890b5">USB_OTG_PCGCR_GATEHCLK_Pos</a>)</td></tr>
<tr class="separator:ga14c302139df9ab546ce190277ecbc090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d6bcb65b4cb112d17466cf24c42e37f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d6bcb65b4cb112d17466cf24c42e37f">USB_OTG_PCGCR_GATEHCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14c302139df9ab546ce190277ecbc090">USB_OTG_PCGCR_GATEHCLK_Msk</a></td></tr>
<tr class="separator:ga6d6bcb65b4cb112d17466cf24c42e37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0ac8d8fabee0eea8a1711ea7fafe02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d0ac8d8fabee0eea8a1711ea7fafe02">USB_OTG_PCGCR_PHYSUSP_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga0d0ac8d8fabee0eea8a1711ea7fafe02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd9eee61333c5bd9565e74be8daacb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bd9eee61333c5bd9565e74be8daacb2">USB_OTG_PCGCR_PHYSUSP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d0ac8d8fabee0eea8a1711ea7fafe02">USB_OTG_PCGCR_PHYSUSP_Pos</a>)</td></tr>
<tr class="separator:ga6bd9eee61333c5bd9565e74be8daacb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8c8a29c623fc354c03942a6a414c06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b8c8a29c623fc354c03942a6a414c06">USB_OTG_PCGCR_PHYSUSP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bd9eee61333c5bd9565e74be8daacb2">USB_OTG_PCGCR_PHYSUSP_Msk</a></td></tr>
<tr class="separator:ga0b8c8a29c623fc354c03942a6a414c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7880e1cd896eb997da0931d7ec2382bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7880e1cd896eb997da0931d7ec2382bd">USB_OTG_GOTGINT_SEDET_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga7880e1cd896eb997da0931d7ec2382bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa244dfb48bb953763802745e978649b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa244dfb48bb953763802745e978649b2">USB_OTG_GOTGINT_SEDET_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7880e1cd896eb997da0931d7ec2382bd">USB_OTG_GOTGINT_SEDET_Pos</a>)</td></tr>
<tr class="separator:gaa244dfb48bb953763802745e978649b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46e79a60810179da2479104fbf514a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46e79a60810179da2479104fbf514a70">USB_OTG_GOTGINT_SEDET</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa244dfb48bb953763802745e978649b2">USB_OTG_GOTGINT_SEDET_Msk</a></td></tr>
<tr class="separator:ga46e79a60810179da2479104fbf514a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9485401fa0f22f9eece9f372d8189343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9485401fa0f22f9eece9f372d8189343">USB_OTG_GOTGINT_SRSSCHG_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga9485401fa0f22f9eece9f372d8189343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750e5c8cbb573197c89318c8b99771e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga750e5c8cbb573197c89318c8b99771e0">USB_OTG_GOTGINT_SRSSCHG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9485401fa0f22f9eece9f372d8189343">USB_OTG_GOTGINT_SRSSCHG_Pos</a>)</td></tr>
<tr class="separator:ga750e5c8cbb573197c89318c8b99771e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5094462de3569f89fdcc641ead7d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5094462de3569f89fdcc641ead7d47">USB_OTG_GOTGINT_SRSSCHG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga750e5c8cbb573197c89318c8b99771e0">USB_OTG_GOTGINT_SRSSCHG_Msk</a></td></tr>
<tr class="separator:ga7c5094462de3569f89fdcc641ead7d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747d0bf0c6cd7caaaa24b7263689b6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga747d0bf0c6cd7caaaa24b7263689b6f7">USB_OTG_GOTGINT_HNSSCHG_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga747d0bf0c6cd7caaaa24b7263689b6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83eeecbc4aa4d8bc1c1c6cac82695577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83eeecbc4aa4d8bc1c1c6cac82695577">USB_OTG_GOTGINT_HNSSCHG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga747d0bf0c6cd7caaaa24b7263689b6f7">USB_OTG_GOTGINT_HNSSCHG_Pos</a>)</td></tr>
<tr class="separator:ga83eeecbc4aa4d8bc1c1c6cac82695577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50fcdec0f5ff7e594b726dc63175a1f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50fcdec0f5ff7e594b726dc63175a1f3">USB_OTG_GOTGINT_HNSSCHG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83eeecbc4aa4d8bc1c1c6cac82695577">USB_OTG_GOTGINT_HNSSCHG_Msk</a></td></tr>
<tr class="separator:ga50fcdec0f5ff7e594b726dc63175a1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad417dfa3c157c52bd339c8a832017bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad417dfa3c157c52bd339c8a832017bcd">USB_OTG_GOTGINT_HNGDET_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gad417dfa3c157c52bd339c8a832017bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c87ba48d57c205ce011dfa8b6888a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c87ba48d57c205ce011dfa8b6888a9f">USB_OTG_GOTGINT_HNGDET_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad417dfa3c157c52bd339c8a832017bcd">USB_OTG_GOTGINT_HNGDET_Pos</a>)</td></tr>
<tr class="separator:ga1c87ba48d57c205ce011dfa8b6888a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16a656720e4914c0935ef597f9719ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab16a656720e4914c0935ef597f9719ef">USB_OTG_GOTGINT_HNGDET</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c87ba48d57c205ce011dfa8b6888a9f">USB_OTG_GOTGINT_HNGDET_Msk</a></td></tr>
<tr class="separator:gab16a656720e4914c0935ef597f9719ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae10eaf27601d24b1501f70242905fee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae10eaf27601d24b1501f70242905fee9">USB_OTG_GOTGINT_ADTOCHG_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gae10eaf27601d24b1501f70242905fee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2f3eeb46b9addf20afbc0f4e0c3196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2f3eeb46b9addf20afbc0f4e0c3196">USB_OTG_GOTGINT_ADTOCHG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae10eaf27601d24b1501f70242905fee9">USB_OTG_GOTGINT_ADTOCHG_Pos</a>)</td></tr>
<tr class="separator:ga6e2f3eeb46b9addf20afbc0f4e0c3196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73e4e50f0fbe8376e87b833872f4b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac73e4e50f0fbe8376e87b833872f4b40">USB_OTG_GOTGINT_ADTOCHG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2f3eeb46b9addf20afbc0f4e0c3196">USB_OTG_GOTGINT_ADTOCHG_Msk</a></td></tr>
<tr class="separator:gac73e4e50f0fbe8376e87b833872f4b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d9e656b9e43f0959f16a86b21aef45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d9e656b9e43f0959f16a86b21aef45e">USB_OTG_GOTGINT_DBCDNE_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga1d9e656b9e43f0959f16a86b21aef45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2ad3f6e96de9fbe88f1e5f6d3be7d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2ad3f6e96de9fbe88f1e5f6d3be7d4">USB_OTG_GOTGINT_DBCDNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d9e656b9e43f0959f16a86b21aef45e">USB_OTG_GOTGINT_DBCDNE_Pos</a>)</td></tr>
<tr class="separator:ga9e2ad3f6e96de9fbe88f1e5f6d3be7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa17e41c826fded604c1837cacae0b66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa17e41c826fded604c1837cacae0b66">USB_OTG_GOTGINT_DBCDNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2ad3f6e96de9fbe88f1e5f6d3be7d4">USB_OTG_GOTGINT_DBCDNE_Msk</a></td></tr>
<tr class="separator:gafa17e41c826fded604c1837cacae0b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c2fa606dfe64d8839dbfd7cb059eb1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c2fa606dfe64d8839dbfd7cb059eb1f">USB_OTG_DCTL_RWUSIG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4c2fa606dfe64d8839dbfd7cb059eb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6caa072b60a7c1c580d47f5ac1d4a63d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6caa072b60a7c1c580d47f5ac1d4a63d">USB_OTG_DCTL_RWUSIG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c2fa606dfe64d8839dbfd7cb059eb1f">USB_OTG_DCTL_RWUSIG_Pos</a>)</td></tr>
<tr class="separator:ga6caa072b60a7c1c580d47f5ac1d4a63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e87febbcda52c3b0b4679ce4fc10aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e87febbcda52c3b0b4679ce4fc10aae">USB_OTG_DCTL_RWUSIG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6caa072b60a7c1c580d47f5ac1d4a63d">USB_OTG_DCTL_RWUSIG_Msk</a></td></tr>
<tr class="separator:ga8e87febbcda52c3b0b4679ce4fc10aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebac09e13aa5eb753c567253f7a7be17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebac09e13aa5eb753c567253f7a7be17">USB_OTG_DCTL_SDIS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaebac09e13aa5eb753c567253f7a7be17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f43895b41cdf03141fd07278679e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34f43895b41cdf03141fd07278679e9c">USB_OTG_DCTL_SDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaebac09e13aa5eb753c567253f7a7be17">USB_OTG_DCTL_SDIS_Pos</a>)</td></tr>
<tr class="separator:ga34f43895b41cdf03141fd07278679e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148c9f1be1abbca2c8568a079894c9d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga148c9f1be1abbca2c8568a079894c9d0">USB_OTG_DCTL_SDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34f43895b41cdf03141fd07278679e9c">USB_OTG_DCTL_SDIS_Msk</a></td></tr>
<tr class="separator:ga148c9f1be1abbca2c8568a079894c9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3fab019e98600e57b4416eff4b0c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3fab019e98600e57b4416eff4b0c6c">USB_OTG_DCTL_GINSTS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5b3fab019e98600e57b4416eff4b0c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf928315cb36f5a39a14f58cb15468ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf928315cb36f5a39a14f58cb15468ec8">USB_OTG_DCTL_GINSTS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3fab019e98600e57b4416eff4b0c6c">USB_OTG_DCTL_GINSTS_Pos</a>)</td></tr>
<tr class="separator:gaf928315cb36f5a39a14f58cb15468ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3d6c5c6827fad61f6f8fa5553935fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3d6c5c6827fad61f6f8fa5553935fa">USB_OTG_DCTL_GINSTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf928315cb36f5a39a14f58cb15468ec8">USB_OTG_DCTL_GINSTS_Msk</a></td></tr>
<tr class="separator:ga6d3d6c5c6827fad61f6f8fa5553935fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e7c5f4b5a7e317f9691805596a54cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62e7c5f4b5a7e317f9691805596a54cb">USB_OTG_DCTL_GONSTS_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga62e7c5f4b5a7e317f9691805596a54cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa880c9c7c5ee16534e0156380cf04d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa880c9c7c5ee16534e0156380cf04d28">USB_OTG_DCTL_GONSTS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62e7c5f4b5a7e317f9691805596a54cb">USB_OTG_DCTL_GONSTS_Pos</a>)</td></tr>
<tr class="separator:gaa880c9c7c5ee16534e0156380cf04d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199625403480a432df8f653b9bee0bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga199625403480a432df8f653b9bee0bd4">USB_OTG_DCTL_GONSTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa880c9c7c5ee16534e0156380cf04d28">USB_OTG_DCTL_GONSTS_Msk</a></td></tr>
<tr class="separator:ga199625403480a432df8f653b9bee0bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2949c49bf972e4db35cd85649ccb3c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2949c49bf972e4db35cd85649ccb3c6">USB_OTG_DCTL_TCTL_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf2949c49bf972e4db35cd85649ccb3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad771cd9b6f19e1f335016426d41dec48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad771cd9b6f19e1f335016426d41dec48">USB_OTG_DCTL_TCTL_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2949c49bf972e4db35cd85649ccb3c6">USB_OTG_DCTL_TCTL_Pos</a>)</td></tr>
<tr class="separator:gad771cd9b6f19e1f335016426d41dec48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebcf7c6c98c93f075f635cf0969c16f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebcf7c6c98c93f075f635cf0969c16f4">USB_OTG_DCTL_TCTL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad771cd9b6f19e1f335016426d41dec48">USB_OTG_DCTL_TCTL_Msk</a></td></tr>
<tr class="separator:gaebcf7c6c98c93f075f635cf0969c16f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48750394a0e7d020b3b1e4c4b73b981f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48750394a0e7d020b3b1e4c4b73b981f">USB_OTG_DCTL_TCTL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2949c49bf972e4db35cd85649ccb3c6">USB_OTG_DCTL_TCTL_Pos</a>)</td></tr>
<tr class="separator:ga48750394a0e7d020b3b1e4c4b73b981f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27636cb092fce5a35e0dd25debc50294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27636cb092fce5a35e0dd25debc50294">USB_OTG_DCTL_TCTL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2949c49bf972e4db35cd85649ccb3c6">USB_OTG_DCTL_TCTL_Pos</a>)</td></tr>
<tr class="separator:ga27636cb092fce5a35e0dd25debc50294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ad49a50f4cb5a7c310e94d92daa889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ad49a50f4cb5a7c310e94d92daa889">USB_OTG_DCTL_TCTL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2949c49bf972e4db35cd85649ccb3c6">USB_OTG_DCTL_TCTL_Pos</a>)</td></tr>
<tr class="separator:ga82ad49a50f4cb5a7c310e94d92daa889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6d0efe73a56eb7e63594717cd3784e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a6d0efe73a56eb7e63594717cd3784e">USB_OTG_DCTL_SGINAK_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga3a6d0efe73a56eb7e63594717cd3784e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa822717fd13eed433f8496f8c0b81482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa822717fd13eed433f8496f8c0b81482">USB_OTG_DCTL_SGINAK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a6d0efe73a56eb7e63594717cd3784e">USB_OTG_DCTL_SGINAK_Pos</a>)</td></tr>
<tr class="separator:gaa822717fd13eed433f8496f8c0b81482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde278c400411575329026a0a8a67fa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafde278c400411575329026a0a8a67fa0">USB_OTG_DCTL_SGINAK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa822717fd13eed433f8496f8c0b81482">USB_OTG_DCTL_SGINAK_Msk</a></td></tr>
<tr class="separator:gafde278c400411575329026a0a8a67fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2110acce46d292ea06baa8816332b516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2110acce46d292ea06baa8816332b516">USB_OTG_DCTL_CGINAK_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2110acce46d292ea06baa8816332b516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45fb8854f9cb1d9e5aa9b55e4392af8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45fb8854f9cb1d9e5aa9b55e4392af8b">USB_OTG_DCTL_CGINAK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2110acce46d292ea06baa8816332b516">USB_OTG_DCTL_CGINAK_Pos</a>)</td></tr>
<tr class="separator:ga45fb8854f9cb1d9e5aa9b55e4392af8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga200f87e323c35612737fbaeb7b1c52f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga200f87e323c35612737fbaeb7b1c52f2">USB_OTG_DCTL_CGINAK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45fb8854f9cb1d9e5aa9b55e4392af8b">USB_OTG_DCTL_CGINAK_Msk</a></td></tr>
<tr class="separator:ga200f87e323c35612737fbaeb7b1c52f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7701014b6f5ba7a52bd48e8c8a1d1821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7701014b6f5ba7a52bd48e8c8a1d1821">USB_OTG_DCTL_SGONAK_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga7701014b6f5ba7a52bd48e8c8a1d1821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54678325db99694db585d8ec50f46ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54678325db99694db585d8ec50f46ae6">USB_OTG_DCTL_SGONAK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7701014b6f5ba7a52bd48e8c8a1d1821">USB_OTG_DCTL_SGONAK_Pos</a>)</td></tr>
<tr class="separator:ga54678325db99694db585d8ec50f46ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717ea6d52263b0b9938ebf1f3ef4b409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga717ea6d52263b0b9938ebf1f3ef4b409">USB_OTG_DCTL_SGONAK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54678325db99694db585d8ec50f46ae6">USB_OTG_DCTL_SGONAK_Msk</a></td></tr>
<tr class="separator:ga717ea6d52263b0b9938ebf1f3ef4b409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d32c2416c40902c1095f2e3e84c2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57d32c2416c40902c1095f2e3e84c2c1">USB_OTG_DCTL_CGONAK_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga57d32c2416c40902c1095f2e3e84c2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b9fd237b82bf4b3556a7a344a0058c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b9fd237b82bf4b3556a7a344a0058c">USB_OTG_DCTL_CGONAK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57d32c2416c40902c1095f2e3e84c2c1">USB_OTG_DCTL_CGONAK_Pos</a>)</td></tr>
<tr class="separator:ga07b9fd237b82bf4b3556a7a344a0058c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232f28bae3c9cd354b2fca1be518d043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga232f28bae3c9cd354b2fca1be518d043">USB_OTG_DCTL_CGONAK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07b9fd237b82bf4b3556a7a344a0058c">USB_OTG_DCTL_CGONAK_Msk</a></td></tr>
<tr class="separator:ga232f28bae3c9cd354b2fca1be518d043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607c004ead13d867f5712fc7c46d335d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga607c004ead13d867f5712fc7c46d335d">USB_OTG_DCTL_POPRGDNE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga607c004ead13d867f5712fc7c46d335d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2daaa82f3b3ea2bbfb3c0677c46b93b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2daaa82f3b3ea2bbfb3c0677c46b93b">USB_OTG_DCTL_POPRGDNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga607c004ead13d867f5712fc7c46d335d">USB_OTG_DCTL_POPRGDNE_Pos</a>)</td></tr>
<tr class="separator:gac2daaa82f3b3ea2bbfb3c0677c46b93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace837326945cc056aef6969fc24e1a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace837326945cc056aef6969fc24e1a09">USB_OTG_DCTL_POPRGDNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2daaa82f3b3ea2bbfb3c0677c46b93b">USB_OTG_DCTL_POPRGDNE_Msk</a></td></tr>
<tr class="separator:gace837326945cc056aef6969fc24e1a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97444625f6ff4b49606dc6f571bc66ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97444625f6ff4b49606dc6f571bc66ff">USB_OTG_HFIR_FRIVL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga97444625f6ff4b49606dc6f571bc66ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcdb6f745b118b51a607d89bbf864a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadcdb6f745b118b51a607d89bbf864a0">USB_OTG_HFIR_FRIVL_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97444625f6ff4b49606dc6f571bc66ff">USB_OTG_HFIR_FRIVL_Pos</a>)</td></tr>
<tr class="separator:gaadcdb6f745b118b51a607d89bbf864a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8345933ec4180c4ea9013291ce085a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8345933ec4180c4ea9013291ce085a2d">USB_OTG_HFIR_FRIVL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaadcdb6f745b118b51a607d89bbf864a0">USB_OTG_HFIR_FRIVL_Msk</a></td></tr>
<tr class="separator:ga8345933ec4180c4ea9013291ce085a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d39ecc57d3e50e398dcca940eaf4a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d39ecc57d3e50e398dcca940eaf4a17">USB_OTG_HFNUM_FRNUM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0d39ecc57d3e50e398dcca940eaf4a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a555bd57d9e8f2a41d5b9499ad7c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34a555bd57d9e8f2a41d5b9499ad7c44">USB_OTG_HFNUM_FRNUM_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d39ecc57d3e50e398dcca940eaf4a17">USB_OTG_HFNUM_FRNUM_Pos</a>)</td></tr>
<tr class="separator:ga34a555bd57d9e8f2a41d5b9499ad7c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab240bcea196fe42725639b82a3ceac75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab240bcea196fe42725639b82a3ceac75">USB_OTG_HFNUM_FRNUM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34a555bd57d9e8f2a41d5b9499ad7c44">USB_OTG_HFNUM_FRNUM_Msk</a></td></tr>
<tr class="separator:gab240bcea196fe42725639b82a3ceac75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3bc7db92586a96e7a4c3cebb97644a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3bc7db92586a96e7a4c3cebb97644a5">USB_OTG_HFNUM_FTREM_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae3bc7db92586a96e7a4c3cebb97644a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad58aef8796a09f03191b07f54244b67f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad58aef8796a09f03191b07f54244b67f">USB_OTG_HFNUM_FTREM_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3bc7db92586a96e7a4c3cebb97644a5">USB_OTG_HFNUM_FTREM_Pos</a>)</td></tr>
<tr class="separator:gad58aef8796a09f03191b07f54244b67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a24f44589040844690a0d6d2f23c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51a24f44589040844690a0d6d2f23c13">USB_OTG_HFNUM_FTREM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad58aef8796a09f03191b07f54244b67f">USB_OTG_HFNUM_FTREM_Msk</a></td></tr>
<tr class="separator:ga51a24f44589040844690a0d6d2f23c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c34163004ae2c55ba72739f5accd8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2c34163004ae2c55ba72739f5accd8d">USB_OTG_DSTS_SUSPSTS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac2c34163004ae2c55ba72739f5accd8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga474e845231f3f8f1de1d4be1e99167ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga474e845231f3f8f1de1d4be1e99167ca">USB_OTG_DSTS_SUSPSTS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2c34163004ae2c55ba72739f5accd8d">USB_OTG_DSTS_SUSPSTS_Pos</a>)</td></tr>
<tr class="separator:ga474e845231f3f8f1de1d4be1e99167ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8faf1dcd3fb686cc4acf23ca6f4b71ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8faf1dcd3fb686cc4acf23ca6f4b71ec">USB_OTG_DSTS_SUSPSTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga474e845231f3f8f1de1d4be1e99167ca">USB_OTG_DSTS_SUSPSTS_Msk</a></td></tr>
<tr class="separator:ga8faf1dcd3fb686cc4acf23ca6f4b71ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86eea0eb8d965de29d5e33c0996001eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86eea0eb8d965de29d5e33c0996001eb">USB_OTG_DSTS_ENUMSPD_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga86eea0eb8d965de29d5e33c0996001eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga270bfa6f7139f8a15af6a55c4b48c167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga270bfa6f7139f8a15af6a55c4b48c167">USB_OTG_DSTS_ENUMSPD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga86eea0eb8d965de29d5e33c0996001eb">USB_OTG_DSTS_ENUMSPD_Pos</a>)</td></tr>
<tr class="separator:ga270bfa6f7139f8a15af6a55c4b48c167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf68e749d3365b8b6aba2002718a16e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf68e749d3365b8b6aba2002718a16e94">USB_OTG_DSTS_ENUMSPD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga270bfa6f7139f8a15af6a55c4b48c167">USB_OTG_DSTS_ENUMSPD_Msk</a></td></tr>
<tr class="separator:gaf68e749d3365b8b6aba2002718a16e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b85a30093b2120bd2f0dca9a2fabd46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b85a30093b2120bd2f0dca9a2fabd46">USB_OTG_DSTS_ENUMSPD_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga86eea0eb8d965de29d5e33c0996001eb">USB_OTG_DSTS_ENUMSPD_Pos</a>)</td></tr>
<tr class="separator:ga4b85a30093b2120bd2f0dca9a2fabd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38dcfba81d842a0514d24f42fbea815c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38dcfba81d842a0514d24f42fbea815c">USB_OTG_DSTS_ENUMSPD_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga86eea0eb8d965de29d5e33c0996001eb">USB_OTG_DSTS_ENUMSPD_Pos</a>)</td></tr>
<tr class="separator:ga38dcfba81d842a0514d24f42fbea815c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6d51148141137f5b622379f7966cca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f6d51148141137f5b622379f7966cca">USB_OTG_DSTS_EERR_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga7f6d51148141137f5b622379f7966cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3125d311d52b88b33109ffd3b1c2b194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3125d311d52b88b33109ffd3b1c2b194">USB_OTG_DSTS_EERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f6d51148141137f5b622379f7966cca">USB_OTG_DSTS_EERR_Pos</a>)</td></tr>
<tr class="separator:ga3125d311d52b88b33109ffd3b1c2b194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9787add94a212edfffa82dd2fe47863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9787add94a212edfffa82dd2fe47863">USB_OTG_DSTS_EERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3125d311d52b88b33109ffd3b1c2b194">USB_OTG_DSTS_EERR_Msk</a></td></tr>
<tr class="separator:gab9787add94a212edfffa82dd2fe47863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27e73ebdbb3e3c257187546cda07466a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27e73ebdbb3e3c257187546cda07466a">USB_OTG_DSTS_FNSOF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga27e73ebdbb3e3c257187546cda07466a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa7bb17de01b147c98b6c23e4f146cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aa7bb17de01b147c98b6c23e4f146cd">USB_OTG_DSTS_FNSOF_Msk</a>&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27e73ebdbb3e3c257187546cda07466a">USB_OTG_DSTS_FNSOF_Pos</a>)</td></tr>
<tr class="separator:ga9aa7bb17de01b147c98b6c23e4f146cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047ff56c1d9fbd02b738f2a5bf768a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga047ff56c1d9fbd02b738f2a5bf768a45">USB_OTG_DSTS_FNSOF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9aa7bb17de01b147c98b6c23e4f146cd">USB_OTG_DSTS_FNSOF_Msk</a></td></tr>
<tr class="separator:ga047ff56c1d9fbd02b738f2a5bf768a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c768ed073f3aaa6a43cf514e44a1d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02c768ed073f3aaa6a43cf514e44a1d5">USB_OTG_GAHBCFG_GINT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga02c768ed073f3aaa6a43cf514e44a1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfab3e804f69049a10d08b30d986ecf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfab3e804f69049a10d08b30d986ecf0">USB_OTG_GAHBCFG_GINT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02c768ed073f3aaa6a43cf514e44a1d5">USB_OTG_GAHBCFG_GINT_Pos</a>)</td></tr>
<tr class="separator:gadfab3e804f69049a10d08b30d986ecf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1bbe9e90d56d2aa225ff5532e15c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd1bbe9e90d56d2aa225ff5532e15c6e">USB_OTG_GAHBCFG_GINT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadfab3e804f69049a10d08b30d986ecf0">USB_OTG_GAHBCFG_GINT_Msk</a></td></tr>
<tr class="separator:gafd1bbe9e90d56d2aa225ff5532e15c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaef2f23bb565f244cae0c2fed8655bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaef2f23bb565f244cae0c2fed8655bf">USB_OTG_GAHBCFG_HBSTLEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabaef2f23bb565f244cae0c2fed8655bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f129cc1f698c1a272851d848541397c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f129cc1f698c1a272851d848541397c">USB_OTG_GAHBCFG_HBSTLEN_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaef2f23bb565f244cae0c2fed8655bf">USB_OTG_GAHBCFG_HBSTLEN_Pos</a>)</td></tr>
<tr class="separator:ga0f129cc1f698c1a272851d848541397c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ffbca11bd10b4d94843a5084078fdd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ffbca11bd10b4d94843a5084078fdd4">USB_OTG_GAHBCFG_HBSTLEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f129cc1f698c1a272851d848541397c">USB_OTG_GAHBCFG_HBSTLEN_Msk</a></td></tr>
<tr class="separator:ga2ffbca11bd10b4d94843a5084078fdd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacccaf834ac65b3859e6f0519d2c4d75d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacccaf834ac65b3859e6f0519d2c4d75d">USB_OTG_GAHBCFG_HBSTLEN_0</a>&#160;&#160;&#160;(0x0UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaef2f23bb565f244cae0c2fed8655bf">USB_OTG_GAHBCFG_HBSTLEN_Pos</a>)</td></tr>
<tr class="separator:gacccaf834ac65b3859e6f0519d2c4d75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944e91046cd27e0bea8954bd56a45a94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga944e91046cd27e0bea8954bd56a45a94">USB_OTG_GAHBCFG_HBSTLEN_1</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaef2f23bb565f244cae0c2fed8655bf">USB_OTG_GAHBCFG_HBSTLEN_Pos</a>)</td></tr>
<tr class="separator:ga944e91046cd27e0bea8954bd56a45a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9994176dc5115431b0a537ad26900c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b9994176dc5115431b0a537ad26900c">USB_OTG_GAHBCFG_HBSTLEN_2</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaef2f23bb565f244cae0c2fed8655bf">USB_OTG_GAHBCFG_HBSTLEN_Pos</a>)</td></tr>
<tr class="separator:ga3b9994176dc5115431b0a537ad26900c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac6781cf82fd4c21a342b4e8c8f25f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ac6781cf82fd4c21a342b4e8c8f25f8">USB_OTG_GAHBCFG_HBSTLEN_3</a>&#160;&#160;&#160;(0x5UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaef2f23bb565f244cae0c2fed8655bf">USB_OTG_GAHBCFG_HBSTLEN_Pos</a>)</td></tr>
<tr class="separator:ga1ac6781cf82fd4c21a342b4e8c8f25f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60a1aed37523932d2cbfa6e78963e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae60a1aed37523932d2cbfa6e78963e28">USB_OTG_GAHBCFG_HBSTLEN_4</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaef2f23bb565f244cae0c2fed8655bf">USB_OTG_GAHBCFG_HBSTLEN_Pos</a>)</td></tr>
<tr class="separator:gae60a1aed37523932d2cbfa6e78963e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4dbb305ea29c5269f275bb2f727fc0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4dbb305ea29c5269f275bb2f727fc0a">USB_OTG_GAHBCFG_DMAEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gad4dbb305ea29c5269f275bb2f727fc0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d9f42ed7111f4a498e213ceae2d357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67d9f42ed7111f4a498e213ceae2d357">USB_OTG_GAHBCFG_DMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad4dbb305ea29c5269f275bb2f727fc0a">USB_OTG_GAHBCFG_DMAEN_Pos</a>)</td></tr>
<tr class="separator:ga67d9f42ed7111f4a498e213ceae2d357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b9ace9572bb6ec977594c8b4b0825f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46b9ace9572bb6ec977594c8b4b0825f">USB_OTG_GAHBCFG_DMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67d9f42ed7111f4a498e213ceae2d357">USB_OTG_GAHBCFG_DMAEN_Msk</a></td></tr>
<tr class="separator:ga46b9ace9572bb6ec977594c8b4b0825f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59620c8a8f85f5f5986b0382152e2564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59620c8a8f85f5f5986b0382152e2564">USB_OTG_GAHBCFG_TXFELVL_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga59620c8a8f85f5f5986b0382152e2564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbed93fcc3e44debab0f9a6b8f56a4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbed93fcc3e44debab0f9a6b8f56a4e4">USB_OTG_GAHBCFG_TXFELVL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga59620c8a8f85f5f5986b0382152e2564">USB_OTG_GAHBCFG_TXFELVL_Pos</a>)</td></tr>
<tr class="separator:gadbed93fcc3e44debab0f9a6b8f56a4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a8af9d1d89b731426db773905ae4450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a8af9d1d89b731426db773905ae4450">USB_OTG_GAHBCFG_TXFELVL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbed93fcc3e44debab0f9a6b8f56a4e4">USB_OTG_GAHBCFG_TXFELVL_Msk</a></td></tr>
<tr class="separator:ga6a8af9d1d89b731426db773905ae4450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86fe83bcec3b4ce6a21c18bb0996af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf86fe83bcec3b4ce6a21c18bb0996af8">USB_OTG_GAHBCFG_PTXFELVL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf86fe83bcec3b4ce6a21c18bb0996af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce05358bc5a54302af1f296bd1338c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce05358bc5a54302af1f296bd1338c4">USB_OTG_GAHBCFG_PTXFELVL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf86fe83bcec3b4ce6a21c18bb0996af8">USB_OTG_GAHBCFG_PTXFELVL_Pos</a>)</td></tr>
<tr class="separator:ga1ce05358bc5a54302af1f296bd1338c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7443f8ddb5b67b506637b282923a0c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7443f8ddb5b67b506637b282923a0c57">USB_OTG_GAHBCFG_PTXFELVL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce05358bc5a54302af1f296bd1338c4">USB_OTG_GAHBCFG_PTXFELVL_Msk</a></td></tr>
<tr class="separator:ga7443f8ddb5b67b506637b282923a0c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652452baf3a68648d58eda39f8b95b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga652452baf3a68648d58eda39f8b95b17">USB_OTG_GUSBCFG_TOCAL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga652452baf3a68648d58eda39f8b95b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03324441e7f1d314a3d553097a97d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa03324441e7f1d314a3d553097a97d98">USB_OTG_GUSBCFG_TOCAL_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga652452baf3a68648d58eda39f8b95b17">USB_OTG_GUSBCFG_TOCAL_Pos</a>)</td></tr>
<tr class="separator:gaa03324441e7f1d314a3d553097a97d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb035573c48f1055126d94a3c15dd5f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb035573c48f1055126d94a3c15dd5f3">USB_OTG_GUSBCFG_TOCAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa03324441e7f1d314a3d553097a97d98">USB_OTG_GUSBCFG_TOCAL_Msk</a></td></tr>
<tr class="separator:gadb035573c48f1055126d94a3c15dd5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9afeebc0fdfffa134586228627d0994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9afeebc0fdfffa134586228627d0994">USB_OTG_GUSBCFG_TOCAL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga652452baf3a68648d58eda39f8b95b17">USB_OTG_GUSBCFG_TOCAL_Pos</a>)</td></tr>
<tr class="separator:gaa9afeebc0fdfffa134586228627d0994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad406f5ebd83521f075d973f1afae39f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad406f5ebd83521f075d973f1afae39f8">USB_OTG_GUSBCFG_TOCAL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga652452baf3a68648d58eda39f8b95b17">USB_OTG_GUSBCFG_TOCAL_Pos</a>)</td></tr>
<tr class="separator:gad406f5ebd83521f075d973f1afae39f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c336a75d6e5035c376667f9794d9aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c336a75d6e5035c376667f9794d9aae">USB_OTG_GUSBCFG_TOCAL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga652452baf3a68648d58eda39f8b95b17">USB_OTG_GUSBCFG_TOCAL_Pos</a>)</td></tr>
<tr class="separator:ga5c336a75d6e5035c376667f9794d9aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55cc06db9db1914662fbcf8ad9de06b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55cc06db9db1914662fbcf8ad9de06b8">USB_OTG_GUSBCFG_PHYSEL_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga55cc06db9db1914662fbcf8ad9de06b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3373712099429d9b7186af1f2bf1e662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3373712099429d9b7186af1f2bf1e662">USB_OTG_GUSBCFG_PHYSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55cc06db9db1914662fbcf8ad9de06b8">USB_OTG_GUSBCFG_PHYSEL_Pos</a>)</td></tr>
<tr class="separator:ga3373712099429d9b7186af1f2bf1e662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2148059ec3e6a804d102ed9964c9a005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2148059ec3e6a804d102ed9964c9a005">USB_OTG_GUSBCFG_PHYSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3373712099429d9b7186af1f2bf1e662">USB_OTG_GUSBCFG_PHYSEL_Msk</a></td></tr>
<tr class="separator:ga2148059ec3e6a804d102ed9964c9a005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24275f2398ac98c01acd951a7a03d3dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24275f2398ac98c01acd951a7a03d3dc">USB_OTG_GUSBCFG_SRPCAP_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga24275f2398ac98c01acd951a7a03d3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffdc662f62192d4b3b04c2967dc17499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffdc662f62192d4b3b04c2967dc17499">USB_OTG_GUSBCFG_SRPCAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24275f2398ac98c01acd951a7a03d3dc">USB_OTG_GUSBCFG_SRPCAP_Pos</a>)</td></tr>
<tr class="separator:gaffdc662f62192d4b3b04c2967dc17499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cadf8d7d278615a2681c308d69a1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26cadf8d7d278615a2681c308d69a1f4">USB_OTG_GUSBCFG_SRPCAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdc662f62192d4b3b04c2967dc17499">USB_OTG_GUSBCFG_SRPCAP_Msk</a></td></tr>
<tr class="separator:ga26cadf8d7d278615a2681c308d69a1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1e032b4bf712c5f02f8fcbf6493f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1e032b4bf712c5f02f8fcbf6493f9c">USB_OTG_GUSBCFG_HNPCAP_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6f1e032b4bf712c5f02f8fcbf6493f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014d25d1f767f3db5ad0c60e7c752607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga014d25d1f767f3db5ad0c60e7c752607">USB_OTG_GUSBCFG_HNPCAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1e032b4bf712c5f02f8fcbf6493f9c">USB_OTG_GUSBCFG_HNPCAP_Pos</a>)</td></tr>
<tr class="separator:ga014d25d1f767f3db5ad0c60e7c752607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e220d23f5739e07442461204a70a2c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e220d23f5739e07442461204a70a2c7">USB_OTG_GUSBCFG_HNPCAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga014d25d1f767f3db5ad0c60e7c752607">USB_OTG_GUSBCFG_HNPCAP_Msk</a></td></tr>
<tr class="separator:ga6e220d23f5739e07442461204a70a2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb11f994508c0f3582a561c67784df2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb11f994508c0f3582a561c67784df2">USB_OTG_GUSBCFG_TRDT_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga5bb11f994508c0f3582a561c67784df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec02000199e190ce726adc091bd9fc18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec02000199e190ce726adc091bd9fc18">USB_OTG_GUSBCFG_TRDT_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb11f994508c0f3582a561c67784df2">USB_OTG_GUSBCFG_TRDT_Pos</a>)</td></tr>
<tr class="separator:gaec02000199e190ce726adc091bd9fc18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf4c990f79714f2747232ccb7470d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedf4c990f79714f2747232ccb7470d4c">USB_OTG_GUSBCFG_TRDT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec02000199e190ce726adc091bd9fc18">USB_OTG_GUSBCFG_TRDT_Msk</a></td></tr>
<tr class="separator:gaedf4c990f79714f2747232ccb7470d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f21fcd7d2ba96955088e33afa034e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09f21fcd7d2ba96955088e33afa034e5">USB_OTG_GUSBCFG_TRDT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb11f994508c0f3582a561c67784df2">USB_OTG_GUSBCFG_TRDT_Pos</a>)</td></tr>
<tr class="separator:ga09f21fcd7d2ba96955088e33afa034e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad316e69d3679d7fa0a73caf577e1d2b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad316e69d3679d7fa0a73caf577e1d2b8">USB_OTG_GUSBCFG_TRDT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb11f994508c0f3582a561c67784df2">USB_OTG_GUSBCFG_TRDT_Pos</a>)</td></tr>
<tr class="separator:gad316e69d3679d7fa0a73caf577e1d2b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ecdc45ec0654c353bee6da6d17a9a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ecdc45ec0654c353bee6da6d17a9a6">USB_OTG_GUSBCFG_TRDT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb11f994508c0f3582a561c67784df2">USB_OTG_GUSBCFG_TRDT_Pos</a>)</td></tr>
<tr class="separator:gad8ecdc45ec0654c353bee6da6d17a9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga019e347f4b9b5a2bf980b90e921c23f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga019e347f4b9b5a2bf980b90e921c23f0">USB_OTG_GUSBCFG_TRDT_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb11f994508c0f3582a561c67784df2">USB_OTG_GUSBCFG_TRDT_Pos</a>)</td></tr>
<tr class="separator:ga019e347f4b9b5a2bf980b90e921c23f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9374168e3afcc350fa7645900bec121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9374168e3afcc350fa7645900bec121">USB_OTG_GUSBCFG_PHYLPCS_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gac9374168e3afcc350fa7645900bec121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga754ace191e8556620eec7c93ba53a914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga754ace191e8556620eec7c93ba53a914">USB_OTG_GUSBCFG_PHYLPCS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac9374168e3afcc350fa7645900bec121">USB_OTG_GUSBCFG_PHYLPCS_Pos</a>)</td></tr>
<tr class="separator:ga754ace191e8556620eec7c93ba53a914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e134cc67f7b77efcb1506f7ca57b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87e134cc67f7b77efcb1506f7ca57b64">USB_OTG_GUSBCFG_PHYLPCS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga754ace191e8556620eec7c93ba53a914">USB_OTG_GUSBCFG_PHYLPCS_Msk</a></td></tr>
<tr class="separator:ga87e134cc67f7b77efcb1506f7ca57b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf18014a20add68d69f8cceb62e012e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cf18014a20add68d69f8cceb62e012e">USB_OTG_GUSBCFG_ULPIFSLS_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga1cf18014a20add68d69f8cceb62e012e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff2a24486b52bc1e86707e5e4f9ebbd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff2a24486b52bc1e86707e5e4f9ebbd9">USB_OTG_GUSBCFG_ULPIFSLS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1cf18014a20add68d69f8cceb62e012e">USB_OTG_GUSBCFG_ULPIFSLS_Pos</a>)</td></tr>
<tr class="separator:gaff2a24486b52bc1e86707e5e4f9ebbd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad0a14d1e0b69f72209ac0de8290862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ad0a14d1e0b69f72209ac0de8290862">USB_OTG_GUSBCFG_ULPIFSLS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff2a24486b52bc1e86707e5e4f9ebbd9">USB_OTG_GUSBCFG_ULPIFSLS_Msk</a></td></tr>
<tr class="separator:ga9ad0a14d1e0b69f72209ac0de8290862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d99b3198a804e57d5b103de896cbae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d99b3198a804e57d5b103de896cbae1">USB_OTG_GUSBCFG_ULPIAR_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga3d99b3198a804e57d5b103de896cbae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2787eb50165fdc318425a15808e195d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2787eb50165fdc318425a15808e195d7">USB_OTG_GUSBCFG_ULPIAR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d99b3198a804e57d5b103de896cbae1">USB_OTG_GUSBCFG_ULPIAR_Pos</a>)</td></tr>
<tr class="separator:ga2787eb50165fdc318425a15808e195d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9996da3f96fd45ce80d12a1db533b89d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9996da3f96fd45ce80d12a1db533b89d">USB_OTG_GUSBCFG_ULPIAR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2787eb50165fdc318425a15808e195d7">USB_OTG_GUSBCFG_ULPIAR_Msk</a></td></tr>
<tr class="separator:ga9996da3f96fd45ce80d12a1db533b89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0898ecb1e370e25eda1e7b4296f497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c0898ecb1e370e25eda1e7b4296f497">USB_OTG_GUSBCFG_ULPICSM_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga8c0898ecb1e370e25eda1e7b4296f497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb75fefda7133445f8372502ee6dc415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb75fefda7133445f8372502ee6dc415">USB_OTG_GUSBCFG_ULPICSM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c0898ecb1e370e25eda1e7b4296f497">USB_OTG_GUSBCFG_ULPICSM_Pos</a>)</td></tr>
<tr class="separator:gacb75fefda7133445f8372502ee6dc415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7f25e19a542791bcb97956262637e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7f25e19a542791bcb97956262637e9b">USB_OTG_GUSBCFG_ULPICSM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb75fefda7133445f8372502ee6dc415">USB_OTG_GUSBCFG_ULPICSM_Msk</a></td></tr>
<tr class="separator:gae7f25e19a542791bcb97956262637e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga971bd3927ed8382dc26b7031f44140ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga971bd3927ed8382dc26b7031f44140ab">USB_OTG_GUSBCFG_ULPIEVBUSD_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga971bd3927ed8382dc26b7031f44140ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f99055d4e1309feeba94e88c767f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51f99055d4e1309feeba94e88c767f03">USB_OTG_GUSBCFG_ULPIEVBUSD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga971bd3927ed8382dc26b7031f44140ab">USB_OTG_GUSBCFG_ULPIEVBUSD_Pos</a>)</td></tr>
<tr class="separator:ga51f99055d4e1309feeba94e88c767f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafad0b734f8f4511d7839385a01f105b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafad0b734f8f4511d7839385a01f105b6">USB_OTG_GUSBCFG_ULPIEVBUSD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51f99055d4e1309feeba94e88c767f03">USB_OTG_GUSBCFG_ULPIEVBUSD_Msk</a></td></tr>
<tr class="separator:gafad0b734f8f4511d7839385a01f105b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c02da8d9118f5fb97e6ba78fd4d04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c02da8d9118f5fb97e6ba78fd4d04f">USB_OTG_GUSBCFG_ULPIEVBUSI_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gad3c02da8d9118f5fb97e6ba78fd4d04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c1b32f50469cd6f5b5728b85af1ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04c1b32f50469cd6f5b5728b85af1ad0">USB_OTG_GUSBCFG_ULPIEVBUSI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad3c02da8d9118f5fb97e6ba78fd4d04f">USB_OTG_GUSBCFG_ULPIEVBUSI_Pos</a>)</td></tr>
<tr class="separator:ga04c1b32f50469cd6f5b5728b85af1ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a57c032717ceeeef110b7fd33cddd79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a57c032717ceeeef110b7fd33cddd79">USB_OTG_GUSBCFG_ULPIEVBUSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04c1b32f50469cd6f5b5728b85af1ad0">USB_OTG_GUSBCFG_ULPIEVBUSI_Msk</a></td></tr>
<tr class="separator:ga3a57c032717ceeeef110b7fd33cddd79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a8efdaa2432c74a2e7e81a79ee96b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72a8efdaa2432c74a2e7e81a79ee96b0">USB_OTG_GUSBCFG_TSDPS_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga72a8efdaa2432c74a2e7e81a79ee96b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f3f8f8230c13d226cfc088d2ef2f5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f3f8f8230c13d226cfc088d2ef2f5b">USB_OTG_GUSBCFG_TSDPS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga72a8efdaa2432c74a2e7e81a79ee96b0">USB_OTG_GUSBCFG_TSDPS_Pos</a>)</td></tr>
<tr class="separator:gac4f3f8f8230c13d226cfc088d2ef2f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1cdbe63bf7a5b2212e602f88a16796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1cdbe63bf7a5b2212e602f88a16796">USB_OTG_GUSBCFG_TSDPS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4f3f8f8230c13d226cfc088d2ef2f5b">USB_OTG_GUSBCFG_TSDPS_Msk</a></td></tr>
<tr class="separator:gabe1cdbe63bf7a5b2212e602f88a16796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a28d51da909433ba4244ba2a5e42d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a28d51da909433ba4244ba2a5e42d8">USB_OTG_GUSBCFG_PCCI_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga68a28d51da909433ba4244ba2a5e42d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013f30e987d548455287896e9f5600a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga013f30e987d548455287896e9f5600a6">USB_OTG_GUSBCFG_PCCI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68a28d51da909433ba4244ba2a5e42d8">USB_OTG_GUSBCFG_PCCI_Pos</a>)</td></tr>
<tr class="separator:ga013f30e987d548455287896e9f5600a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae325703f616d90c6c22198c288fa4f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae325703f616d90c6c22198c288fa4f28">USB_OTG_GUSBCFG_PCCI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga013f30e987d548455287896e9f5600a6">USB_OTG_GUSBCFG_PCCI_Msk</a></td></tr>
<tr class="separator:gae325703f616d90c6c22198c288fa4f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa08ed9b2e729e9b8ff29283ed8fadb84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa08ed9b2e729e9b8ff29283ed8fadb84">USB_OTG_GUSBCFG_PTCI_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaa08ed9b2e729e9b8ff29283ed8fadb84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab89a6d18ebdbf9a78551b167eedf7c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab89a6d18ebdbf9a78551b167eedf7c2f">USB_OTG_GUSBCFG_PTCI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa08ed9b2e729e9b8ff29283ed8fadb84">USB_OTG_GUSBCFG_PTCI_Pos</a>)</td></tr>
<tr class="separator:gab89a6d18ebdbf9a78551b167eedf7c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55174040ef4566af2326b0a424bff30a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55174040ef4566af2326b0a424bff30a">USB_OTG_GUSBCFG_PTCI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab89a6d18ebdbf9a78551b167eedf7c2f">USB_OTG_GUSBCFG_PTCI_Msk</a></td></tr>
<tr class="separator:ga55174040ef4566af2326b0a424bff30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a20078b3fc4f5aad413fe73b96c7ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a20078b3fc4f5aad413fe73b96c7ed3">USB_OTG_GUSBCFG_ULPIIPD_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga8a20078b3fc4f5aad413fe73b96c7ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c2349edc84b6a82c2e350ae60c3c49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2349edc84b6a82c2e350ae60c3c49b">USB_OTG_GUSBCFG_ULPIIPD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a20078b3fc4f5aad413fe73b96c7ed3">USB_OTG_GUSBCFG_ULPIIPD_Pos</a>)</td></tr>
<tr class="separator:ga3c2349edc84b6a82c2e350ae60c3c49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga240a106dc942384f0c0dae11a7efc018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga240a106dc942384f0c0dae11a7efc018">USB_OTG_GUSBCFG_ULPIIPD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2349edc84b6a82c2e350ae60c3c49b">USB_OTG_GUSBCFG_ULPIIPD_Msk</a></td></tr>
<tr class="separator:ga240a106dc942384f0c0dae11a7efc018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78d129fd19d35e210ec7dcf9e50dfd07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78d129fd19d35e210ec7dcf9e50dfd07">USB_OTG_GUSBCFG_FHMOD_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga78d129fd19d35e210ec7dcf9e50dfd07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9aae8e1a49ed8a7d8b3d8a779581a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9aae8e1a49ed8a7d8b3d8a779581a3">USB_OTG_GUSBCFG_FHMOD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78d129fd19d35e210ec7dcf9e50dfd07">USB_OTG_GUSBCFG_FHMOD_Pos</a>)</td></tr>
<tr class="separator:ga8b9aae8e1a49ed8a7d8b3d8a779581a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2bafa204b663017c8c08dcd42c1c031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2bafa204b663017c8c08dcd42c1c031">USB_OTG_GUSBCFG_FHMOD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9aae8e1a49ed8a7d8b3d8a779581a3">USB_OTG_GUSBCFG_FHMOD_Msk</a></td></tr>
<tr class="separator:gac2bafa204b663017c8c08dcd42c1c031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1338a2855521cf8b23de215e0a24d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1338a2855521cf8b23de215e0a24d4">USB_OTG_GUSBCFG_FDMOD_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaaa1338a2855521cf8b23de215e0a24d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93cc2f6447eb4b2e36588e604b66d2b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93cc2f6447eb4b2e36588e604b66d2b8">USB_OTG_GUSBCFG_FDMOD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1338a2855521cf8b23de215e0a24d4">USB_OTG_GUSBCFG_FDMOD_Pos</a>)</td></tr>
<tr class="separator:ga93cc2f6447eb4b2e36588e604b66d2b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga012379ec9a2c86e7d28f5dc882fed0c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga012379ec9a2c86e7d28f5dc882fed0c5">USB_OTG_GUSBCFG_FDMOD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93cc2f6447eb4b2e36588e604b66d2b8">USB_OTG_GUSBCFG_FDMOD_Msk</a></td></tr>
<tr class="separator:ga012379ec9a2c86e7d28f5dc882fed0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58fa0446165b4a2d5dbb3998ca3c8030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58fa0446165b4a2d5dbb3998ca3c8030">USB_OTG_GUSBCFG_CTXPKT_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga58fa0446165b4a2d5dbb3998ca3c8030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ac2f68e29f0584ba980f3d396eb1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90ac2f68e29f0584ba980f3d396eb1e2">USB_OTG_GUSBCFG_CTXPKT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58fa0446165b4a2d5dbb3998ca3c8030">USB_OTG_GUSBCFG_CTXPKT_Pos</a>)</td></tr>
<tr class="separator:ga90ac2f68e29f0584ba980f3d396eb1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0efb62f80533abcf9cecd96815200380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0efb62f80533abcf9cecd96815200380">USB_OTG_GUSBCFG_CTXPKT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90ac2f68e29f0584ba980f3d396eb1e2">USB_OTG_GUSBCFG_CTXPKT_Msk</a></td></tr>
<tr class="separator:ga0efb62f80533abcf9cecd96815200380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5123d9d21428692a45e351595b14954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5123d9d21428692a45e351595b14954">USB_OTG_GRSTCTL_CSRST_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae5123d9d21428692a45e351595b14954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff29d2fa7bd837e8130717b43e71a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff29d2fa7bd837e8130717b43e71a04">USB_OTG_GRSTCTL_CSRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae5123d9d21428692a45e351595b14954">USB_OTG_GRSTCTL_CSRST_Pos</a>)</td></tr>
<tr class="separator:ga1ff29d2fa7bd837e8130717b43e71a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e85306ee6705e7120877dee47d50b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2e85306ee6705e7120877dee47d50b0">USB_OTG_GRSTCTL_CSRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff29d2fa7bd837e8130717b43e71a04">USB_OTG_GRSTCTL_CSRST_Msk</a></td></tr>
<tr class="separator:gad2e85306ee6705e7120877dee47d50b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d70beddcb07affa73404fb00c02e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d70beddcb07affa73404fb00c02e9d">USB_OTG_GRSTCTL_HSRST_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gab2d70beddcb07affa73404fb00c02e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff92f8742438f99c8e81d37c63e8fbf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff92f8742438f99c8e81d37c63e8fbf0">USB_OTG_GRSTCTL_HSRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab2d70beddcb07affa73404fb00c02e9d">USB_OTG_GRSTCTL_HSRST_Pos</a>)</td></tr>
<tr class="separator:gaff92f8742438f99c8e81d37c63e8fbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a5f9be64498b49d12a3dc7b5bb4d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88a5f9be64498b49d12a3dc7b5bb4d0c">USB_OTG_GRSTCTL_HSRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff92f8742438f99c8e81d37c63e8fbf0">USB_OTG_GRSTCTL_HSRST_Msk</a></td></tr>
<tr class="separator:ga88a5f9be64498b49d12a3dc7b5bb4d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5718ced264cecb7108c689b6cf3d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace5718ced264cecb7108c689b6cf3d66">USB_OTG_GRSTCTL_FCRST_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gace5718ced264cecb7108c689b6cf3d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8b8125ce36876edcb9041304fb0d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8b8125ce36876edcb9041304fb0d81">USB_OTG_GRSTCTL_FCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace5718ced264cecb7108c689b6cf3d66">USB_OTG_GRSTCTL_FCRST_Pos</a>)</td></tr>
<tr class="separator:ga0e8b8125ce36876edcb9041304fb0d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6417d13d2568b05676800c9eda4bdfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6417d13d2568b05676800c9eda4bdfb">USB_OTG_GRSTCTL_FCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8b8125ce36876edcb9041304fb0d81">USB_OTG_GRSTCTL_FCRST_Msk</a></td></tr>
<tr class="separator:gae6417d13d2568b05676800c9eda4bdfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4801088b836b002fe4b2c7525cf8a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4801088b836b002fe4b2c7525cf8a4a">USB_OTG_GRSTCTL_RXFFLSH_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae4801088b836b002fe4b2c7525cf8a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6d47098a622dd1002f38438db5db6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e6d47098a622dd1002f38438db5db6d">USB_OTG_GRSTCTL_RXFFLSH_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae4801088b836b002fe4b2c7525cf8a4a">USB_OTG_GRSTCTL_RXFFLSH_Pos</a>)</td></tr>
<tr class="separator:ga6e6d47098a622dd1002f38438db5db6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe28fdd671e34e48f5d96119fd91cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbe28fdd671e34e48f5d96119fd91cab">USB_OTG_GRSTCTL_RXFFLSH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e6d47098a622dd1002f38438db5db6d">USB_OTG_GRSTCTL_RXFFLSH_Msk</a></td></tr>
<tr class="separator:gacbe28fdd671e34e48f5d96119fd91cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3cc0fc41e913807924741e7f197cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3cc0fc41e913807924741e7f197cbf">USB_OTG_GRSTCTL_TXFFLSH_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga4a3cc0fc41e913807924741e7f197cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3ea77b9f0bdd2cb5e6c104d28278de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3ea77b9f0bdd2cb5e6c104d28278de">USB_OTG_GRSTCTL_TXFFLSH_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3cc0fc41e913807924741e7f197cbf">USB_OTG_GRSTCTL_TXFFLSH_Pos</a>)</td></tr>
<tr class="separator:ga7a3ea77b9f0bdd2cb5e6c104d28278de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92d0ccd406f33733199edbee13eeb7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac92d0ccd406f33733199edbee13eeb7b">USB_OTG_GRSTCTL_TXFFLSH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3ea77b9f0bdd2cb5e6c104d28278de">USB_OTG_GRSTCTL_TXFFLSH_Msk</a></td></tr>
<tr class="separator:gac92d0ccd406f33733199edbee13eeb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa3cd465651e6d08fa0507cffaeb1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa3cd465651e6d08fa0507cffaeb1ce">USB_OTG_GRSTCTL_TXFNUM_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gabaa3cd465651e6d08fa0507cffaeb1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15516a0193e467d3a42dfe24a7a20b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15516a0193e467d3a42dfe24a7a20b09">USB_OTG_GRSTCTL_TXFNUM_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaa3cd465651e6d08fa0507cffaeb1ce">USB_OTG_GRSTCTL_TXFNUM_Pos</a>)</td></tr>
<tr class="separator:ga15516a0193e467d3a42dfe24a7a20b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d15f7c8d94dbf1b67b6d7fda680a5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d15f7c8d94dbf1b67b6d7fda680a5ad">USB_OTG_GRSTCTL_TXFNUM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15516a0193e467d3a42dfe24a7a20b09">USB_OTG_GRSTCTL_TXFNUM_Msk</a></td></tr>
<tr class="separator:ga1d15f7c8d94dbf1b67b6d7fda680a5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d4785ae9db0a59b8e945be32582fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d4785ae9db0a59b8e945be32582fa3">USB_OTG_GRSTCTL_TXFNUM_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaa3cd465651e6d08fa0507cffaeb1ce">USB_OTG_GRSTCTL_TXFNUM_Pos</a>)</td></tr>
<tr class="separator:ga30d4785ae9db0a59b8e945be32582fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga260a76595ceb569e47b30fc946ce7f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga260a76595ceb569e47b30fc946ce7f84">USB_OTG_GRSTCTL_TXFNUM_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaa3cd465651e6d08fa0507cffaeb1ce">USB_OTG_GRSTCTL_TXFNUM_Pos</a>)</td></tr>
<tr class="separator:ga260a76595ceb569e47b30fc946ce7f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82fc2f146c00833e94244fdb640fcbd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82fc2f146c00833e94244fdb640fcbd4">USB_OTG_GRSTCTL_TXFNUM_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaa3cd465651e6d08fa0507cffaeb1ce">USB_OTG_GRSTCTL_TXFNUM_Pos</a>)</td></tr>
<tr class="separator:ga82fc2f146c00833e94244fdb640fcbd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625608800e950e7540f7888a281ab91e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625608800e950e7540f7888a281ab91e">USB_OTG_GRSTCTL_TXFNUM_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaa3cd465651e6d08fa0507cffaeb1ce">USB_OTG_GRSTCTL_TXFNUM_Pos</a>)</td></tr>
<tr class="separator:ga625608800e950e7540f7888a281ab91e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafacdf091f563680eafdd5500809c912f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafacdf091f563680eafdd5500809c912f">USB_OTG_GRSTCTL_TXFNUM_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaa3cd465651e6d08fa0507cffaeb1ce">USB_OTG_GRSTCTL_TXFNUM_Pos</a>)</td></tr>
<tr class="separator:gafacdf091f563680eafdd5500809c912f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0e58f272fdcbb69d964319b0cf58db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0e58f272fdcbb69d964319b0cf58db">USB_OTG_GRSTCTL_DMAREQ_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga8e0e58f272fdcbb69d964319b0cf58db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac32cd68230279be0476ab2bafd5f8e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac32cd68230279be0476ab2bafd5f8e1d">USB_OTG_GRSTCTL_DMAREQ_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0e58f272fdcbb69d964319b0cf58db">USB_OTG_GRSTCTL_DMAREQ_Pos</a>)</td></tr>
<tr class="separator:gac32cd68230279be0476ab2bafd5f8e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf152b268977d411b34bf47e674a8239a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf152b268977d411b34bf47e674a8239a">USB_OTG_GRSTCTL_DMAREQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac32cd68230279be0476ab2bafd5f8e1d">USB_OTG_GRSTCTL_DMAREQ_Msk</a></td></tr>
<tr class="separator:gaf152b268977d411b34bf47e674a8239a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25e845d8586bdcf102f99fde5ba85f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25e845d8586bdcf102f99fde5ba85f40">USB_OTG_GRSTCTL_AHBIDL_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga25e845d8586bdcf102f99fde5ba85f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd9f38aa1f6dcc20c4eeb13a6547a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd9f38aa1f6dcc20c4eeb13a6547a46">USB_OTG_GRSTCTL_AHBIDL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25e845d8586bdcf102f99fde5ba85f40">USB_OTG_GRSTCTL_AHBIDL_Pos</a>)</td></tr>
<tr class="separator:ga4dd9f38aa1f6dcc20c4eeb13a6547a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc525ece665c5448d652166bf962b7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfc525ece665c5448d652166bf962b7a">USB_OTG_GRSTCTL_AHBIDL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd9f38aa1f6dcc20c4eeb13a6547a46">USB_OTG_GRSTCTL_AHBIDL_Msk</a></td></tr>
<tr class="separator:gabfc525ece665c5448d652166bf962b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77a95aac6875bc11ee78ffec7381ec24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77a95aac6875bc11ee78ffec7381ec24">USB_OTG_DIEPMSK_XFRCM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga77a95aac6875bc11ee78ffec7381ec24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4f31482f2ac26051500e0c8f3a0869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d4f31482f2ac26051500e0c8f3a0869">USB_OTG_DIEPMSK_XFRCM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga77a95aac6875bc11ee78ffec7381ec24">USB_OTG_DIEPMSK_XFRCM_Pos</a>)</td></tr>
<tr class="separator:ga4d4f31482f2ac26051500e0c8f3a0869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f5c0badd33dc95fa7897bd4bb558ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f5c0badd33dc95fa7897bd4bb558ad6">USB_OTG_DIEPMSK_XFRCM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d4f31482f2ac26051500e0c8f3a0869">USB_OTG_DIEPMSK_XFRCM_Msk</a></td></tr>
<tr class="separator:ga6f5c0badd33dc95fa7897bd4bb558ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33e7f717470ec3ffbaf5655caeb5042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf33e7f717470ec3ffbaf5655caeb5042">USB_OTG_DIEPMSK_EPDM_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf33e7f717470ec3ffbaf5655caeb5042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f93bf9a17e71b2f6d82c485ec81c464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f93bf9a17e71b2f6d82c485ec81c464">USB_OTG_DIEPMSK_EPDM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf33e7f717470ec3ffbaf5655caeb5042">USB_OTG_DIEPMSK_EPDM_Pos</a>)</td></tr>
<tr class="separator:ga5f93bf9a17e71b2f6d82c485ec81c464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd42de5994316c7c765e349aceaf1718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd42de5994316c7c765e349aceaf1718">USB_OTG_DIEPMSK_EPDM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f93bf9a17e71b2f6d82c485ec81c464">USB_OTG_DIEPMSK_EPDM_Msk</a></td></tr>
<tr class="separator:gafd42de5994316c7c765e349aceaf1718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c48c84904e681f9f973b9e102dd45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23c48c84904e681f9f973b9e102dd45b">USB_OTG_DIEPMSK_TOM_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga23c48c84904e681f9f973b9e102dd45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3ef8fc38aa3179714c5ac82ac381e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3ef8fc38aa3179714c5ac82ac381e94">USB_OTG_DIEPMSK_TOM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga23c48c84904e681f9f973b9e102dd45b">USB_OTG_DIEPMSK_TOM_Pos</a>)</td></tr>
<tr class="separator:gae3ef8fc38aa3179714c5ac82ac381e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7329fbd5f4d78564704e80cbdcfb6a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7329fbd5f4d78564704e80cbdcfb6a8f">USB_OTG_DIEPMSK_TOM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3ef8fc38aa3179714c5ac82ac381e94">USB_OTG_DIEPMSK_TOM_Msk</a></td></tr>
<tr class="separator:ga7329fbd5f4d78564704e80cbdcfb6a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b2199466036aae72f41437ca8d12305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b2199466036aae72f41437ca8d12305">USB_OTG_DIEPMSK_ITTXFEMSK_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8b2199466036aae72f41437ca8d12305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7c9ebfa6013f1aed7b853573298a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa7c9ebfa6013f1aed7b853573298a0a">USB_OTG_DIEPMSK_ITTXFEMSK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b2199466036aae72f41437ca8d12305">USB_OTG_DIEPMSK_ITTXFEMSK_Pos</a>)</td></tr>
<tr class="separator:gafa7c9ebfa6013f1aed7b853573298a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a6c7819bcf9554d7f20c9ba4ad99dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52a6c7819bcf9554d7f20c9ba4ad99dd">USB_OTG_DIEPMSK_ITTXFEMSK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa7c9ebfa6013f1aed7b853573298a0a">USB_OTG_DIEPMSK_ITTXFEMSK_Msk</a></td></tr>
<tr class="separator:ga52a6c7819bcf9554d7f20c9ba4ad99dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e89f316e156b4d99a97be6c55c697ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e89f316e156b4d99a97be6c55c697ef">USB_OTG_DIEPMSK_INEPNMM_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga4e89f316e156b4d99a97be6c55c697ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9558bbbb276b63f32baf0dc2c9e37a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9558bbbb276b63f32baf0dc2c9e37a87">USB_OTG_DIEPMSK_INEPNMM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e89f316e156b4d99a97be6c55c697ef">USB_OTG_DIEPMSK_INEPNMM_Pos</a>)</td></tr>
<tr class="separator:ga9558bbbb276b63f32baf0dc2c9e37a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f85531f0e6f963d30dbc284c23fb92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34f85531f0e6f963d30dbc284c23fb92">USB_OTG_DIEPMSK_INEPNMM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9558bbbb276b63f32baf0dc2c9e37a87">USB_OTG_DIEPMSK_INEPNMM_Msk</a></td></tr>
<tr class="separator:ga34f85531f0e6f963d30dbc284c23fb92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f0c997d4ec1a2a00c07963d66f4a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62f0c997d4ec1a2a00c07963d66f4a19">USB_OTG_DIEPMSK_INEPNEM_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga62f0c997d4ec1a2a00c07963d66f4a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4413974123f59fa698d3f79b8218016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4413974123f59fa698d3f79b8218016">USB_OTG_DIEPMSK_INEPNEM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62f0c997d4ec1a2a00c07963d66f4a19">USB_OTG_DIEPMSK_INEPNEM_Pos</a>)</td></tr>
<tr class="separator:gac4413974123f59fa698d3f79b8218016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26a366ee28afa322e37670c3eb5d0722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26a366ee28afa322e37670c3eb5d0722">USB_OTG_DIEPMSK_INEPNEM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4413974123f59fa698d3f79b8218016">USB_OTG_DIEPMSK_INEPNEM_Msk</a></td></tr>
<tr class="separator:ga26a366ee28afa322e37670c3eb5d0722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a917fb1c83934de74f903f2d5fb68ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a917fb1c83934de74f903f2d5fb68ae">USB_OTG_DIEPMSK_TXFURM_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1a917fb1c83934de74f903f2d5fb68ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e7e1dc554fdd79e23762aac9e2338b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e7e1dc554fdd79e23762aac9e2338b0">USB_OTG_DIEPMSK_TXFURM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a917fb1c83934de74f903f2d5fb68ae">USB_OTG_DIEPMSK_TXFURM_Pos</a>)</td></tr>
<tr class="separator:ga3e7e1dc554fdd79e23762aac9e2338b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d10ab688d3bf47aaf8180daf0624e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d10ab688d3bf47aaf8180daf0624e9d">USB_OTG_DIEPMSK_TXFURM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e7e1dc554fdd79e23762aac9e2338b0">USB_OTG_DIEPMSK_TXFURM_Msk</a></td></tr>
<tr class="separator:ga8d10ab688d3bf47aaf8180daf0624e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c9b6bfc32bc4fe2109567cc99efc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16c9b6bfc32bc4fe2109567cc99efc3d">USB_OTG_DIEPMSK_BIM_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga16c9b6bfc32bc4fe2109567cc99efc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf510f548548201cdaef6370c77bd644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf510f548548201cdaef6370c77bd644">USB_OTG_DIEPMSK_BIM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16c9b6bfc32bc4fe2109567cc99efc3d">USB_OTG_DIEPMSK_BIM_Pos</a>)</td></tr>
<tr class="separator:gaaf510f548548201cdaef6370c77bd644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd5dbb2c67a3dd71a8fe6563441d243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dd5dbb2c67a3dd71a8fe6563441d243">USB_OTG_DIEPMSK_BIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf510f548548201cdaef6370c77bd644">USB_OTG_DIEPMSK_BIM_Msk</a></td></tr>
<tr class="separator:ga2dd5dbb2c67a3dd71a8fe6563441d243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6aedb1b39e4e5adaacbc690e30515a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6aedb1b39e4e5adaacbc690e30515a">USB_OTG_HPTXSTS_PTXFSAVL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4a6aedb1b39e4e5adaacbc690e30515a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab49ec3e222a628b813a802f9ebb28448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab49ec3e222a628b813a802f9ebb28448">USB_OTG_HPTXSTS_PTXFSAVL_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6aedb1b39e4e5adaacbc690e30515a">USB_OTG_HPTXSTS_PTXFSAVL_Pos</a>)</td></tr>
<tr class="separator:gab49ec3e222a628b813a802f9ebb28448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37734d4115211633d584e59cbeabe19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab37734d4115211633d584e59cbeabe19">USB_OTG_HPTXSTS_PTXFSAVL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab49ec3e222a628b813a802f9ebb28448">USB_OTG_HPTXSTS_PTXFSAVL_Msk</a></td></tr>
<tr class="separator:gab37734d4115211633d584e59cbeabe19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad838ab2d271e69a85003600c33fa636e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad838ab2d271e69a85003600c33fa636e">USB_OTG_HPTXSTS_PTXQSAV_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gad838ab2d271e69a85003600c33fa636e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57a34e5dc4826091ab53667fa1d0d6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57a34e5dc4826091ab53667fa1d0d6d7">USB_OTG_HPTXSTS_PTXQSAV_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad838ab2d271e69a85003600c33fa636e">USB_OTG_HPTXSTS_PTXQSAV_Pos</a>)</td></tr>
<tr class="separator:ga57a34e5dc4826091ab53667fa1d0d6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338e5e7a3613da0d1dbca7bcdced15ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga338e5e7a3613da0d1dbca7bcdced15ca">USB_OTG_HPTXSTS_PTXQSAV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57a34e5dc4826091ab53667fa1d0d6d7">USB_OTG_HPTXSTS_PTXQSAV_Msk</a></td></tr>
<tr class="separator:ga338e5e7a3613da0d1dbca7bcdced15ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0029668daec1137fa7373e7b151099ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0029668daec1137fa7373e7b151099ac">USB_OTG_HPTXSTS_PTXQSAV_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad838ab2d271e69a85003600c33fa636e">USB_OTG_HPTXSTS_PTXQSAV_Pos</a>)</td></tr>
<tr class="separator:ga0029668daec1137fa7373e7b151099ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96badb4855acc006656a4045db4170f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96badb4855acc006656a4045db4170f2">USB_OTG_HPTXSTS_PTXQSAV_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad838ab2d271e69a85003600c33fa636e">USB_OTG_HPTXSTS_PTXQSAV_Pos</a>)</td></tr>
<tr class="separator:ga96badb4855acc006656a4045db4170f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e29269f12dd3a01bdccd31b5fefcdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e29269f12dd3a01bdccd31b5fefcdf">USB_OTG_HPTXSTS_PTXQSAV_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad838ab2d271e69a85003600c33fa636e">USB_OTG_HPTXSTS_PTXQSAV_Pos</a>)</td></tr>
<tr class="separator:ga51e29269f12dd3a01bdccd31b5fefcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac36241d1f9e6a781b55952f6ae8ca4ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac36241d1f9e6a781b55952f6ae8ca4ea">USB_OTG_HPTXSTS_PTXQSAV_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad838ab2d271e69a85003600c33fa636e">USB_OTG_HPTXSTS_PTXQSAV_Pos</a>)</td></tr>
<tr class="separator:gac36241d1f9e6a781b55952f6ae8ca4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf8f748b5a048fd46fc3c710daddf2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccf8f748b5a048fd46fc3c710daddf2a">USB_OTG_HPTXSTS_PTXQSAV_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad838ab2d271e69a85003600c33fa636e">USB_OTG_HPTXSTS_PTXQSAV_Pos</a>)</td></tr>
<tr class="separator:gaccf8f748b5a048fd46fc3c710daddf2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0ab79df9fad1b945edb6384dbc8e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac0ab79df9fad1b945edb6384dbc8e3d">USB_OTG_HPTXSTS_PTXQSAV_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad838ab2d271e69a85003600c33fa636e">USB_OTG_HPTXSTS_PTXQSAV_Pos</a>)</td></tr>
<tr class="separator:gaac0ab79df9fad1b945edb6384dbc8e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba458280e9d6532dd12837a90742f408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba458280e9d6532dd12837a90742f408">USB_OTG_HPTXSTS_PTXQSAV_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad838ab2d271e69a85003600c33fa636e">USB_OTG_HPTXSTS_PTXQSAV_Pos</a>)</td></tr>
<tr class="separator:gaba458280e9d6532dd12837a90742f408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga873ee2b3f86e357de46cd936a899ed31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga873ee2b3f86e357de46cd936a899ed31">USB_OTG_HPTXSTS_PTXQSAV_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad838ab2d271e69a85003600c33fa636e">USB_OTG_HPTXSTS_PTXQSAV_Pos</a>)</td></tr>
<tr class="separator:ga873ee2b3f86e357de46cd936a899ed31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a19e1bb99e39af155bffbdaed9f001d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a19e1bb99e39af155bffbdaed9f001d">USB_OTG_HPTXSTS_PTXQTOP_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga6a19e1bb99e39af155bffbdaed9f001d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4378a888dfbf5185446cdf184521471b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4378a888dfbf5185446cdf184521471b">USB_OTG_HPTXSTS_PTXQTOP_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a19e1bb99e39af155bffbdaed9f001d">USB_OTG_HPTXSTS_PTXQTOP_Pos</a>)</td></tr>
<tr class="separator:ga4378a888dfbf5185446cdf184521471b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9381ee78a71b8c91e76a974fd633f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c9381ee78a71b8c91e76a974fd633f1">USB_OTG_HPTXSTS_PTXQTOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4378a888dfbf5185446cdf184521471b">USB_OTG_HPTXSTS_PTXQTOP_Msk</a></td></tr>
<tr class="separator:ga4c9381ee78a71b8c91e76a974fd633f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4f9d82388f22aedd70ffc2074f8526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc4f9d82388f22aedd70ffc2074f8526">USB_OTG_HPTXSTS_PTXQTOP_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a19e1bb99e39af155bffbdaed9f001d">USB_OTG_HPTXSTS_PTXQTOP_Pos</a>)</td></tr>
<tr class="separator:gadc4f9d82388f22aedd70ffc2074f8526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b75ae59aa46eb3f366e0c0eb18a953e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b75ae59aa46eb3f366e0c0eb18a953e">USB_OTG_HPTXSTS_PTXQTOP_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a19e1bb99e39af155bffbdaed9f001d">USB_OTG_HPTXSTS_PTXQTOP_Pos</a>)</td></tr>
<tr class="separator:ga4b75ae59aa46eb3f366e0c0eb18a953e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49c079a1cad8c676ff57e997fddcc939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49c079a1cad8c676ff57e997fddcc939">USB_OTG_HPTXSTS_PTXQTOP_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a19e1bb99e39af155bffbdaed9f001d">USB_OTG_HPTXSTS_PTXQTOP_Pos</a>)</td></tr>
<tr class="separator:ga49c079a1cad8c676ff57e997fddcc939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f71961a65f5c88a0bcfea71c88bfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37f71961a65f5c88a0bcfea71c88bfab">USB_OTG_HPTXSTS_PTXQTOP_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a19e1bb99e39af155bffbdaed9f001d">USB_OTG_HPTXSTS_PTXQTOP_Pos</a>)</td></tr>
<tr class="separator:ga37f71961a65f5c88a0bcfea71c88bfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10291d16c7f539b1fb2d6e0b22fd7cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10291d16c7f539b1fb2d6e0b22fd7cbf">USB_OTG_HPTXSTS_PTXQTOP_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a19e1bb99e39af155bffbdaed9f001d">USB_OTG_HPTXSTS_PTXQTOP_Pos</a>)</td></tr>
<tr class="separator:ga10291d16c7f539b1fb2d6e0b22fd7cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bac7d58ce0353c4570601a5a8c04090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bac7d58ce0353c4570601a5a8c04090">USB_OTG_HPTXSTS_PTXQTOP_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a19e1bb99e39af155bffbdaed9f001d">USB_OTG_HPTXSTS_PTXQTOP_Pos</a>)</td></tr>
<tr class="separator:ga8bac7d58ce0353c4570601a5a8c04090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga164af5e3ff7a7c104028840b5ccb8447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga164af5e3ff7a7c104028840b5ccb8447">USB_OTG_HPTXSTS_PTXQTOP_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a19e1bb99e39af155bffbdaed9f001d">USB_OTG_HPTXSTS_PTXQTOP_Pos</a>)</td></tr>
<tr class="separator:ga164af5e3ff7a7c104028840b5ccb8447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66e43fdfea8df808ae46b41537c5b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad66e43fdfea8df808ae46b41537c5b0a">USB_OTG_HPTXSTS_PTXQTOP_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a19e1bb99e39af155bffbdaed9f001d">USB_OTG_HPTXSTS_PTXQTOP_Pos</a>)</td></tr>
<tr class="separator:gad66e43fdfea8df808ae46b41537c5b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb914e0dfd6e2f21aa41ce6e2ac289bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb914e0dfd6e2f21aa41ce6e2ac289bf">USB_OTG_HAINT_HAINT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabb914e0dfd6e2f21aa41ce6e2ac289bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d40f68bf4ce28cec78ad449152f16e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d40f68bf4ce28cec78ad449152f16e2">USB_OTG_HAINT_HAINT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabb914e0dfd6e2f21aa41ce6e2ac289bf">USB_OTG_HAINT_HAINT_Pos</a>)</td></tr>
<tr class="separator:ga6d40f68bf4ce28cec78ad449152f16e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f6ce630f54df1a49314012a612d98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f6ce630f54df1a49314012a612d98d">USB_OTG_HAINT_HAINT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d40f68bf4ce28cec78ad449152f16e2">USB_OTG_HAINT_HAINT_Msk</a></td></tr>
<tr class="separator:ga13f6ce630f54df1a49314012a612d98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f7cf9e1a76b015dd90de4a3d5b3c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f7cf9e1a76b015dd90de4a3d5b3c2c">USB_OTG_DOEPMSK_XFRCM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf6f7cf9e1a76b015dd90de4a3d5b3c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722790431dd642e348bcded588d7e824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga722790431dd642e348bcded588d7e824">USB_OTG_DOEPMSK_XFRCM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f7cf9e1a76b015dd90de4a3d5b3c2c">USB_OTG_DOEPMSK_XFRCM_Pos</a>)</td></tr>
<tr class="separator:ga722790431dd642e348bcded588d7e824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e4371d47a5b0cfcc1235fbb9fbd7931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e4371d47a5b0cfcc1235fbb9fbd7931">USB_OTG_DOEPMSK_XFRCM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga722790431dd642e348bcded588d7e824">USB_OTG_DOEPMSK_XFRCM_Msk</a></td></tr>
<tr class="separator:ga9e4371d47a5b0cfcc1235fbb9fbd7931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5c2c8efd16702ac54250eef9e71f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5c2c8efd16702ac54250eef9e71f5f">USB_OTG_DOEPMSK_EPDM_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7b5c2c8efd16702ac54250eef9e71f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3b3d4b03a79afdb9c3a5b9e40d07158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3b3d4b03a79afdb9c3a5b9e40d07158">USB_OTG_DOEPMSK_EPDM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5c2c8efd16702ac54250eef9e71f5f">USB_OTG_DOEPMSK_EPDM_Pos</a>)</td></tr>
<tr class="separator:gab3b3d4b03a79afdb9c3a5b9e40d07158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6078d0855016e26c85d0a5b935e6f6ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6078d0855016e26c85d0a5b935e6f6ba">USB_OTG_DOEPMSK_EPDM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3b3d4b03a79afdb9c3a5b9e40d07158">USB_OTG_DOEPMSK_EPDM_Msk</a></td></tr>
<tr class="separator:ga6078d0855016e26c85d0a5b935e6f6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cee72a98e75f37cc4e9c71002ed9e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cee72a98e75f37cc4e9c71002ed9e74">USB_OTG_DOEPMSK_AHBERRM_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3cee72a98e75f37cc4e9c71002ed9e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec4375fe9d10b890e84c603398653dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec4375fe9d10b890e84c603398653dbd">USB_OTG_DOEPMSK_AHBERRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cee72a98e75f37cc4e9c71002ed9e74">USB_OTG_DOEPMSK_AHBERRM_Pos</a>)</td></tr>
<tr class="separator:gaec4375fe9d10b890e84c603398653dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc5eeb0500ce7832cf607829de07dc06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc5eeb0500ce7832cf607829de07dc06">USB_OTG_DOEPMSK_AHBERRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec4375fe9d10b890e84c603398653dbd">USB_OTG_DOEPMSK_AHBERRM_Msk</a></td></tr>
<tr class="separator:gafc5eeb0500ce7832cf607829de07dc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc448d81a686805e6929bfa1b0733a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cc448d81a686805e6929bfa1b0733a0">USB_OTG_DOEPMSK_STUPM_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga7cc448d81a686805e6929bfa1b0733a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafccb9d1a7a0af8c8ed2be97eff94a8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafccb9d1a7a0af8c8ed2be97eff94a8d1">USB_OTG_DOEPMSK_STUPM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cc448d81a686805e6929bfa1b0733a0">USB_OTG_DOEPMSK_STUPM_Pos</a>)</td></tr>
<tr class="separator:gafccb9d1a7a0af8c8ed2be97eff94a8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb61e805f1e512b80a7b33efcca6182e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb61e805f1e512b80a7b33efcca6182e">USB_OTG_DOEPMSK_STUPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafccb9d1a7a0af8c8ed2be97eff94a8d1">USB_OTG_DOEPMSK_STUPM_Msk</a></td></tr>
<tr class="separator:gabb61e805f1e512b80a7b33efcca6182e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b98d5a957803fef609dcc8ce29e5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b98d5a957803fef609dcc8ce29e5e7">USB_OTG_DOEPMSK_OTEPDM_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga71b98d5a957803fef609dcc8ce29e5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7df1cf9a2583c2a2c079c2743db0c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7df1cf9a2583c2a2c079c2743db0c0a">USB_OTG_DOEPMSK_OTEPDM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71b98d5a957803fef609dcc8ce29e5e7">USB_OTG_DOEPMSK_OTEPDM_Pos</a>)</td></tr>
<tr class="separator:gae7df1cf9a2583c2a2c079c2743db0c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad472667f09c79f0ca122586ae032e9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad472667f09c79f0ca122586ae032e9df">USB_OTG_DOEPMSK_OTEPDM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7df1cf9a2583c2a2c079c2743db0c0a">USB_OTG_DOEPMSK_OTEPDM_Msk</a></td></tr>
<tr class="separator:gad472667f09c79f0ca122586ae032e9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44f78310897990a88aaef41fb7e0ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae44f78310897990a88aaef41fb7e0ec3">USB_OTG_DOEPMSK_OTEPSPRM_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gae44f78310897990a88aaef41fb7e0ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2715f06a8df58db51a00016f761d6b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2715f06a8df58db51a00016f761d6b0">USB_OTG_DOEPMSK_OTEPSPRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae44f78310897990a88aaef41fb7e0ec3">USB_OTG_DOEPMSK_OTEPSPRM_Pos</a>)</td></tr>
<tr class="separator:gaf2715f06a8df58db51a00016f761d6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b959b8d57d5bace18e35d95de09a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22b959b8d57d5bace18e35d95de09a77">USB_OTG_DOEPMSK_OTEPSPRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2715f06a8df58db51a00016f761d6b0">USB_OTG_DOEPMSK_OTEPSPRM_Msk</a></td></tr>
<tr class="separator:ga22b959b8d57d5bace18e35d95de09a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab4e6b15ce4e8b36a49a8e46d6354ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab4e6b15ce4e8b36a49a8e46d6354ab2">USB_OTG_DOEPMSK_B2BSTUP_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaab4e6b15ce4e8b36a49a8e46d6354ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990e43476d2858b9b8b0a1e10ddd3ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga990e43476d2858b9b8b0a1e10ddd3ca1">USB_OTG_DOEPMSK_B2BSTUP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab4e6b15ce4e8b36a49a8e46d6354ab2">USB_OTG_DOEPMSK_B2BSTUP_Pos</a>)</td></tr>
<tr class="separator:ga990e43476d2858b9b8b0a1e10ddd3ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ef878371c32d6157a619ec42144c09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59ef878371c32d6157a619ec42144c09">USB_OTG_DOEPMSK_B2BSTUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga990e43476d2858b9b8b0a1e10ddd3ca1">USB_OTG_DOEPMSK_B2BSTUP_Msk</a></td></tr>
<tr class="separator:ga59ef878371c32d6157a619ec42144c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e214436522dcf78ba7057e0cd9e463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5e214436522dcf78ba7057e0cd9e463">USB_OTG_DOEPMSK_OPEM_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf5e214436522dcf78ba7057e0cd9e463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf413b92fd7377313378c481fbf28c6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf413b92fd7377313378c481fbf28c6f0">USB_OTG_DOEPMSK_OPEM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5e214436522dcf78ba7057e0cd9e463">USB_OTG_DOEPMSK_OPEM_Pos</a>)</td></tr>
<tr class="separator:gaf413b92fd7377313378c481fbf28c6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bf486957377a746a55ae6203ea697c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26bf486957377a746a55ae6203ea697c">USB_OTG_DOEPMSK_OPEM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf413b92fd7377313378c481fbf28c6f0">USB_OTG_DOEPMSK_OPEM_Msk</a></td></tr>
<tr class="separator:ga26bf486957377a746a55ae6203ea697c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf13c76bdd8af0056459a0ec9e8b38a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf13c76bdd8af0056459a0ec9e8b38a50">USB_OTG_DOEPMSK_BOIM_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf13c76bdd8af0056459a0ec9e8b38a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93f1e928648830df23013e8868ed53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa93f1e928648830df23013e8868ed53a">USB_OTG_DOEPMSK_BOIM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf13c76bdd8af0056459a0ec9e8b38a50">USB_OTG_DOEPMSK_BOIM_Pos</a>)</td></tr>
<tr class="separator:gaa93f1e928648830df23013e8868ed53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga980f37cfb000d12f7752530986d5069c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga980f37cfb000d12f7752530986d5069c">USB_OTG_DOEPMSK_BOIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa93f1e928648830df23013e8868ed53a">USB_OTG_DOEPMSK_BOIM_Msk</a></td></tr>
<tr class="separator:ga980f37cfb000d12f7752530986d5069c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f60404d296c1b736ed763904914bbc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f60404d296c1b736ed763904914bbc4">USB_OTG_DOEPMSK_BERRM_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4f60404d296c1b736ed763904914bbc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad22af854eb20c0c8f6c718703aa06cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad22af854eb20c0c8f6c718703aa06cc">USB_OTG_DOEPMSK_BERRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f60404d296c1b736ed763904914bbc4">USB_OTG_DOEPMSK_BERRM_Pos</a>)</td></tr>
<tr class="separator:gaad22af854eb20c0c8f6c718703aa06cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaac35f8747cd753d8534cfd8d6f4e6f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaac35f8747cd753d8534cfd8d6f4e6f2">USB_OTG_DOEPMSK_BERRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad22af854eb20c0c8f6c718703aa06cc">USB_OTG_DOEPMSK_BERRM_Msk</a></td></tr>
<tr class="separator:gaaac35f8747cd753d8534cfd8d6f4e6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga849d7e79fa347faa484a293e99337c37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga849d7e79fa347faa484a293e99337c37">USB_OTG_DOEPMSK_NAKM_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga849d7e79fa347faa484a293e99337c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4282f15a3f24294c3de271447aa0b53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4282f15a3f24294c3de271447aa0b53a">USB_OTG_DOEPMSK_NAKM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga849d7e79fa347faa484a293e99337c37">USB_OTG_DOEPMSK_NAKM_Pos</a>)</td></tr>
<tr class="separator:ga4282f15a3f24294c3de271447aa0b53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga377812e187288777184fec2d96929ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga377812e187288777184fec2d96929ac3">USB_OTG_DOEPMSK_NAKM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4282f15a3f24294c3de271447aa0b53a">USB_OTG_DOEPMSK_NAKM_Msk</a></td></tr>
<tr class="separator:ga377812e187288777184fec2d96929ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60d3e6971b726ef17a4f7518838813b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60d3e6971b726ef17a4f7518838813b5">USB_OTG_DOEPMSK_NYETM_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga60d3e6971b726ef17a4f7518838813b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d2f79cc4d6c27cc7d24cc63b2103d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d2f79cc4d6c27cc7d24cc63b2103d0">USB_OTG_DOEPMSK_NYETM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga60d3e6971b726ef17a4f7518838813b5">USB_OTG_DOEPMSK_NYETM_Pos</a>)</td></tr>
<tr class="separator:gaa7d2f79cc4d6c27cc7d24cc63b2103d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a60db81ca4a7ab4ce864d70c5235498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a60db81ca4a7ab4ce864d70c5235498">USB_OTG_DOEPMSK_NYETM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d2f79cc4d6c27cc7d24cc63b2103d0">USB_OTG_DOEPMSK_NYETM_Msk</a></td></tr>
<tr class="separator:ga1a60db81ca4a7ab4ce864d70c5235498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd85c4ebf2f92718d17fe2d03542046a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd85c4ebf2f92718d17fe2d03542046a">USB_OTG_GINTSTS_CMOD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacd85c4ebf2f92718d17fe2d03542046a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac38b6e32c779099c6cdba55e857f33e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac38b6e32c779099c6cdba55e857f33e0">USB_OTG_GINTSTS_CMOD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd85c4ebf2f92718d17fe2d03542046a">USB_OTG_GINTSTS_CMOD_Pos</a>)</td></tr>
<tr class="separator:gac38b6e32c779099c6cdba55e857f33e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga357496f2734867ddaf5a00cc61ff0191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga357496f2734867ddaf5a00cc61ff0191">USB_OTG_GINTSTS_CMOD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac38b6e32c779099c6cdba55e857f33e0">USB_OTG_GINTSTS_CMOD_Msk</a></td></tr>
<tr class="separator:ga357496f2734867ddaf5a00cc61ff0191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabeb493e86d2c0348c72313101d37d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabeb493e86d2c0348c72313101d37d35">USB_OTG_GINTSTS_MMIS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaabeb493e86d2c0348c72313101d37d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6421c9e8b57f5343e197c85008ae82d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6421c9e8b57f5343e197c85008ae82d5">USB_OTG_GINTSTS_MMIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaabeb493e86d2c0348c72313101d37d35">USB_OTG_GINTSTS_MMIS_Pos</a>)</td></tr>
<tr class="separator:ga6421c9e8b57f5343e197c85008ae82d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c1ac0fa6a6a1b95d1dfc2b90383a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0c1ac0fa6a6a1b95d1dfc2b90383a39">USB_OTG_GINTSTS_MMIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6421c9e8b57f5343e197c85008ae82d5">USB_OTG_GINTSTS_MMIS_Msk</a></td></tr>
<tr class="separator:gab0c1ac0fa6a6a1b95d1dfc2b90383a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea398db5607b71a1f2502cf2070114b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea398db5607b71a1f2502cf2070114b3">USB_OTG_GINTSTS_OTGINT_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaea398db5607b71a1f2502cf2070114b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7154d80c30c1c71720c35ce47aed996b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7154d80c30c1c71720c35ce47aed996b">USB_OTG_GINTSTS_OTGINT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaea398db5607b71a1f2502cf2070114b3">USB_OTG_GINTSTS_OTGINT_Pos</a>)</td></tr>
<tr class="separator:ga7154d80c30c1c71720c35ce47aed996b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a7ff1e46bfa5481522003726a1b6304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a7ff1e46bfa5481522003726a1b6304">USB_OTG_GINTSTS_OTGINT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7154d80c30c1c71720c35ce47aed996b">USB_OTG_GINTSTS_OTGINT_Msk</a></td></tr>
<tr class="separator:ga4a7ff1e46bfa5481522003726a1b6304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241c59b3b0a4716cdfeae02bee7ee6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga241c59b3b0a4716cdfeae02bee7ee6f7">USB_OTG_GINTSTS_SOF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga241c59b3b0a4716cdfeae02bee7ee6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574b32ff2365c138b8454bec261a44e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574b32ff2365c138b8454bec261a44e5">USB_OTG_GINTSTS_SOF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga241c59b3b0a4716cdfeae02bee7ee6f7">USB_OTG_GINTSTS_SOF_Pos</a>)</td></tr>
<tr class="separator:ga574b32ff2365c138b8454bec261a44e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478373e0aea76bfad1c9d8e93c33a2f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478373e0aea76bfad1c9d8e93c33a2f8">USB_OTG_GINTSTS_SOF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga574b32ff2365c138b8454bec261a44e5">USB_OTG_GINTSTS_SOF_Msk</a></td></tr>
<tr class="separator:ga478373e0aea76bfad1c9d8e93c33a2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b883fbb67ff958f65920e91e1bef891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b883fbb67ff958f65920e91e1bef891">USB_OTG_GINTSTS_RXFLVL_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga0b883fbb67ff958f65920e91e1bef891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb089db587ace41b14385dda34247e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fb089db587ace41b14385dda34247e5">USB_OTG_GINTSTS_RXFLVL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b883fbb67ff958f65920e91e1bef891">USB_OTG_GINTSTS_RXFLVL_Pos</a>)</td></tr>
<tr class="separator:ga7fb089db587ace41b14385dda34247e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7c264becfe7a116ae20933173b1e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd7c264becfe7a116ae20933173b1e5b">USB_OTG_GINTSTS_RXFLVL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fb089db587ace41b14385dda34247e5">USB_OTG_GINTSTS_RXFLVL_Msk</a></td></tr>
<tr class="separator:gabd7c264becfe7a116ae20933173b1e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445da8fb063099b3ad27f761ccbb5717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga445da8fb063099b3ad27f761ccbb5717">USB_OTG_GINTSTS_NPTXFE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga445da8fb063099b3ad27f761ccbb5717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750ef2111fed4186378990d5b4604911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga750ef2111fed4186378990d5b4604911">USB_OTG_GINTSTS_NPTXFE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga445da8fb063099b3ad27f761ccbb5717">USB_OTG_GINTSTS_NPTXFE_Pos</a>)</td></tr>
<tr class="separator:ga750ef2111fed4186378990d5b4604911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84f417f4c311418505bcd04e6b9cbdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa84f417f4c311418505bcd04e6b9cbdf">USB_OTG_GINTSTS_NPTXFE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga750ef2111fed4186378990d5b4604911">USB_OTG_GINTSTS_NPTXFE_Msk</a></td></tr>
<tr class="separator:gaa84f417f4c311418505bcd04e6b9cbdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99b72bc7ac0386f0db4fe4525c29e29a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99b72bc7ac0386f0db4fe4525c29e29a">USB_OTG_GINTSTS_GINAKEFF_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga99b72bc7ac0386f0db4fe4525c29e29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac8bce3f4c26db797f4d5bc1fbbf56a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac8bce3f4c26db797f4d5bc1fbbf56a3">USB_OTG_GINTSTS_GINAKEFF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga99b72bc7ac0386f0db4fe4525c29e29a">USB_OTG_GINTSTS_GINAKEFF_Pos</a>)</td></tr>
<tr class="separator:gaac8bce3f4c26db797f4d5bc1fbbf56a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf16d8b480c90018eaf6a717c989100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcf16d8b480c90018eaf6a717c989100">USB_OTG_GINTSTS_GINAKEFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac8bce3f4c26db797f4d5bc1fbbf56a3">USB_OTG_GINTSTS_GINAKEFF_Msk</a></td></tr>
<tr class="separator:gafcf16d8b480c90018eaf6a717c989100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga317bd1c94486fbce8c5fad17a0c1a888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga317bd1c94486fbce8c5fad17a0c1a888">USB_OTG_GINTSTS_BOUTNAKEFF_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga317bd1c94486fbce8c5fad17a0c1a888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2197d4cc945121d9c75d7d9701e64c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2197d4cc945121d9c75d7d9701e64c5">USB_OTG_GINTSTS_BOUTNAKEFF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga317bd1c94486fbce8c5fad17a0c1a888">USB_OTG_GINTSTS_BOUTNAKEFF_Pos</a>)</td></tr>
<tr class="separator:gad2197d4cc945121d9c75d7d9701e64c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2966f09bafa5de7b1ee2bbddfc2628fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2966f09bafa5de7b1ee2bbddfc2628fc">USB_OTG_GINTSTS_BOUTNAKEFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2197d4cc945121d9c75d7d9701e64c5">USB_OTG_GINTSTS_BOUTNAKEFF_Msk</a></td></tr>
<tr class="separator:ga2966f09bafa5de7b1ee2bbddfc2628fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cad1cf9f3eb790549029467955ec3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cad1cf9f3eb790549029467955ec3ca">USB_OTG_GINTSTS_ESUSP_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga7cad1cf9f3eb790549029467955ec3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d506f6959a079205ed975944e8e1189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d506f6959a079205ed975944e8e1189">USB_OTG_GINTSTS_ESUSP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cad1cf9f3eb790549029467955ec3ca">USB_OTG_GINTSTS_ESUSP_Pos</a>)</td></tr>
<tr class="separator:ga6d506f6959a079205ed975944e8e1189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d72bb12c0c5bf1d17290c49b392027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99d72bb12c0c5bf1d17290c49b392027">USB_OTG_GINTSTS_ESUSP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d506f6959a079205ed975944e8e1189">USB_OTG_GINTSTS_ESUSP_Msk</a></td></tr>
<tr class="separator:ga99d72bb12c0c5bf1d17290c49b392027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44254e287488e465ba70a9a19d1b95a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae44254e287488e465ba70a9a19d1b95a">USB_OTG_GINTSTS_USBSUSP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gae44254e287488e465ba70a9a19d1b95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e012bb063b871af8f27698f652d757d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e012bb063b871af8f27698f652d757d">USB_OTG_GINTSTS_USBSUSP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae44254e287488e465ba70a9a19d1b95a">USB_OTG_GINTSTS_USBSUSP_Pos</a>)</td></tr>
<tr class="separator:ga4e012bb063b871af8f27698f652d757d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd16c90192e1c43d95c16265f86cdd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd16c90192e1c43d95c16265f86cdd5d">USB_OTG_GINTSTS_USBSUSP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e012bb063b871af8f27698f652d757d">USB_OTG_GINTSTS_USBSUSP_Msk</a></td></tr>
<tr class="separator:gadd16c90192e1c43d95c16265f86cdd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52cb564c30e26f503da97e15c1404cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf52cb564c30e26f503da97e15c1404cd">USB_OTG_GINTSTS_USBRST_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf52cb564c30e26f503da97e15c1404cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc0c061635f5ac73557643af51a1441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cc0c061635f5ac73557643af51a1441">USB_OTG_GINTSTS_USBRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf52cb564c30e26f503da97e15c1404cd">USB_OTG_GINTSTS_USBRST_Pos</a>)</td></tr>
<tr class="separator:ga2cc0c061635f5ac73557643af51a1441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga446f240725aaa8a702b70763cef41661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga446f240725aaa8a702b70763cef41661">USB_OTG_GINTSTS_USBRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cc0c061635f5ac73557643af51a1441">USB_OTG_GINTSTS_USBRST_Msk</a></td></tr>
<tr class="separator:ga446f240725aaa8a702b70763cef41661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd05b6cfa6b54ec8258ccd9c4957859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fd05b6cfa6b54ec8258ccd9c4957859">USB_OTG_GINTSTS_ENUMDNE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0fd05b6cfa6b54ec8258ccd9c4957859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4300a8cbfa6b81490d1747b67966f63b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4300a8cbfa6b81490d1747b67966f63b">USB_OTG_GINTSTS_ENUMDNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0fd05b6cfa6b54ec8258ccd9c4957859">USB_OTG_GINTSTS_ENUMDNE_Pos</a>)</td></tr>
<tr class="separator:ga4300a8cbfa6b81490d1747b67966f63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d4e3bdfdfc08a0cc2db20a34cbd598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d4e3bdfdfc08a0cc2db20a34cbd598">USB_OTG_GINTSTS_ENUMDNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4300a8cbfa6b81490d1747b67966f63b">USB_OTG_GINTSTS_ENUMDNE_Msk</a></td></tr>
<tr class="separator:ga88d4e3bdfdfc08a0cc2db20a34cbd598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23417bce86919951f9fa8b03d99d9017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23417bce86919951f9fa8b03d99d9017">USB_OTG_GINTSTS_ISOODRP_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga23417bce86919951f9fa8b03d99d9017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca4fde1933a925bf08275f0dc66fab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ca4fde1933a925bf08275f0dc66fab3">USB_OTG_GINTSTS_ISOODRP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga23417bce86919951f9fa8b03d99d9017">USB_OTG_GINTSTS_ISOODRP_Pos</a>)</td></tr>
<tr class="separator:ga1ca4fde1933a925bf08275f0dc66fab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad550fd1c59868de214b47c06ef72af16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad550fd1c59868de214b47c06ef72af16">USB_OTG_GINTSTS_ISOODRP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ca4fde1933a925bf08275f0dc66fab3">USB_OTG_GINTSTS_ISOODRP_Msk</a></td></tr>
<tr class="separator:gad550fd1c59868de214b47c06ef72af16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3812f09bf415a4f1ee087e527f2f8ff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3812f09bf415a4f1ee087e527f2f8ff2">USB_OTG_GINTSTS_EOPF_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga3812f09bf415a4f1ee087e527f2f8ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c09e625f1d9bc1b803c5930d0e0298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1c09e625f1d9bc1b803c5930d0e0298">USB_OTG_GINTSTS_EOPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3812f09bf415a4f1ee087e527f2f8ff2">USB_OTG_GINTSTS_EOPF_Pos</a>)</td></tr>
<tr class="separator:gab1c09e625f1d9bc1b803c5930d0e0298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e72bb03e22a40500af8f0cf4a34d4a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e72bb03e22a40500af8f0cf4a34d4a8">USB_OTG_GINTSTS_EOPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1c09e625f1d9bc1b803c5930d0e0298">USB_OTG_GINTSTS_EOPF_Msk</a></td></tr>
<tr class="separator:ga3e72bb03e22a40500af8f0cf4a34d4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac190f90afc7a7800ce530536635c84db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac190f90afc7a7800ce530536635c84db">USB_OTG_GINTSTS_IEPINT_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac190f90afc7a7800ce530536635c84db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17b5ac65578ca653e41479144a6f1fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17b5ac65578ca653e41479144a6f1fc">USB_OTG_GINTSTS_IEPINT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac190f90afc7a7800ce530536635c84db">USB_OTG_GINTSTS_IEPINT_Pos</a>)</td></tr>
<tr class="separator:gaa17b5ac65578ca653e41479144a6f1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba3464cca97f65b232975c7ede5f3928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba3464cca97f65b232975c7ede5f3928">USB_OTG_GINTSTS_IEPINT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa17b5ac65578ca653e41479144a6f1fc">USB_OTG_GINTSTS_IEPINT_Msk</a></td></tr>
<tr class="separator:gaba3464cca97f65b232975c7ede5f3928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df58b4dcba0c0e787cd6b5943342c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df58b4dcba0c0e787cd6b5943342c52">USB_OTG_GINTSTS_OEPINT_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga8df58b4dcba0c0e787cd6b5943342c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005e49f60424a85b2abd5315691093dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga005e49f60424a85b2abd5315691093dd">USB_OTG_GINTSTS_OEPINT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8df58b4dcba0c0e787cd6b5943342c52">USB_OTG_GINTSTS_OEPINT_Pos</a>)</td></tr>
<tr class="separator:ga005e49f60424a85b2abd5315691093dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7191a4ff25e5834f2ebdf0b61103294b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7191a4ff25e5834f2ebdf0b61103294b">USB_OTG_GINTSTS_OEPINT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga005e49f60424a85b2abd5315691093dd">USB_OTG_GINTSTS_OEPINT_Msk</a></td></tr>
<tr class="separator:ga7191a4ff25e5834f2ebdf0b61103294b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5e42d68b484721ee831b67ded60c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5e42d68b484721ee831b67ded60c83">USB_OTG_GINTSTS_IISOIXFR_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaac5e42d68b484721ee831b67ded60c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf380deb48e6ff5e99ab18c74684dd51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf380deb48e6ff5e99ab18c74684dd51e">USB_OTG_GINTSTS_IISOIXFR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaac5e42d68b484721ee831b67ded60c83">USB_OTG_GINTSTS_IISOIXFR_Pos</a>)</td></tr>
<tr class="separator:gaf380deb48e6ff5e99ab18c74684dd51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d9ad7356460a81cfb01e4a39d9fe14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64d9ad7356460a81cfb01e4a39d9fe14">USB_OTG_GINTSTS_IISOIXFR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf380deb48e6ff5e99ab18c74684dd51e">USB_OTG_GINTSTS_IISOIXFR_Msk</a></td></tr>
<tr class="separator:ga64d9ad7356460a81cfb01e4a39d9fe14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58cee872eb24af9fbf28c6e5d736f6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58cee872eb24af9fbf28c6e5d736f6ea">USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga58cee872eb24af9fbf28c6e5d736f6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga038bf029239a7327a134697d89adf4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga038bf029239a7327a134697d89adf4d2">USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58cee872eb24af9fbf28c6e5d736f6ea">USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos</a>)</td></tr>
<tr class="separator:ga038bf029239a7327a134697d89adf4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590d7ef0d41e8499b968429da4bbe289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga590d7ef0d41e8499b968429da4bbe289">USB_OTG_GINTSTS_PXFR_INCOMPISOOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga038bf029239a7327a134697d89adf4d2">USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk</a></td></tr>
<tr class="separator:ga590d7ef0d41e8499b968429da4bbe289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89d028cf11771da190cb02568a7c711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf89d028cf11771da190cb02568a7c711">USB_OTG_GINTSTS_DATAFSUSP_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaf89d028cf11771da190cb02568a7c711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7b0f4c8c2bbc97f303685f3d236bb0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7b0f4c8c2bbc97f303685f3d236bb0b">USB_OTG_GINTSTS_DATAFSUSP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf89d028cf11771da190cb02568a7c711">USB_OTG_GINTSTS_DATAFSUSP_Pos</a>)</td></tr>
<tr class="separator:gaa7b0f4c8c2bbc97f303685f3d236bb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e3ca6a1a8087c2c60a6980fa365776d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e3ca6a1a8087c2c60a6980fa365776d">USB_OTG_GINTSTS_DATAFSUSP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7b0f4c8c2bbc97f303685f3d236bb0b">USB_OTG_GINTSTS_DATAFSUSP_Msk</a></td></tr>
<tr class="separator:ga3e3ca6a1a8087c2c60a6980fa365776d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae42486a050eb3f8d9b546a06c955f831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae42486a050eb3f8d9b546a06c955f831">USB_OTG_GINTSTS_HPRTINT_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gae42486a050eb3f8d9b546a06c955f831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d8553b58efc1196c9390088c8c28cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d8553b58efc1196c9390088c8c28cac">USB_OTG_GINTSTS_HPRTINT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae42486a050eb3f8d9b546a06c955f831">USB_OTG_GINTSTS_HPRTINT_Pos</a>)</td></tr>
<tr class="separator:ga6d8553b58efc1196c9390088c8c28cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea3470d78914a470f9aba4367f7609d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaea3470d78914a470f9aba4367f7609d">USB_OTG_GINTSTS_HPRTINT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d8553b58efc1196c9390088c8c28cac">USB_OTG_GINTSTS_HPRTINT_Msk</a></td></tr>
<tr class="separator:gaaea3470d78914a470f9aba4367f7609d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee336f2248571aab4d92adab169cff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ee336f2248571aab4d92adab169cff9">USB_OTG_GINTSTS_HCINT_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga2ee336f2248571aab4d92adab169cff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367de65d703dfe6cb6db52c76f996f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga367de65d703dfe6cb6db52c76f996f85">USB_OTG_GINTSTS_HCINT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ee336f2248571aab4d92adab169cff9">USB_OTG_GINTSTS_HCINT_Pos</a>)</td></tr>
<tr class="separator:ga367de65d703dfe6cb6db52c76f996f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc1e52a9576a68e762d473c74225d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedc1e52a9576a68e762d473c74225d2a">USB_OTG_GINTSTS_HCINT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga367de65d703dfe6cb6db52c76f996f85">USB_OTG_GINTSTS_HCINT_Msk</a></td></tr>
<tr class="separator:gaedc1e52a9576a68e762d473c74225d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f8c0100f49bf442ec3aedc4b4d24d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f8c0100f49bf442ec3aedc4b4d24d1c">USB_OTG_GINTSTS_PTXFE_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga5f8c0100f49bf442ec3aedc4b4d24d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16028501b6619df3019f71876b649884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16028501b6619df3019f71876b649884">USB_OTG_GINTSTS_PTXFE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f8c0100f49bf442ec3aedc4b4d24d1c">USB_OTG_GINTSTS_PTXFE_Pos</a>)</td></tr>
<tr class="separator:ga16028501b6619df3019f71876b649884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce397157106fc508c7f067d8efb7396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ce397157106fc508c7f067d8efb7396">USB_OTG_GINTSTS_PTXFE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16028501b6619df3019f71876b649884">USB_OTG_GINTSTS_PTXFE_Msk</a></td></tr>
<tr class="separator:ga2ce397157106fc508c7f067d8efb7396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2695d008efbfc9c58c739542f8b5a3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2695d008efbfc9c58c739542f8b5a3da">USB_OTG_GINTSTS_CIDSCHG_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga2695d008efbfc9c58c739542f8b5a3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99288d13e884a0c4c554d3219bf56f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99288d13e884a0c4c554d3219bf56f51">USB_OTG_GINTSTS_CIDSCHG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2695d008efbfc9c58c739542f8b5a3da">USB_OTG_GINTSTS_CIDSCHG_Pos</a>)</td></tr>
<tr class="separator:ga99288d13e884a0c4c554d3219bf56f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931ec3cde136bc655953191000a16855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931ec3cde136bc655953191000a16855">USB_OTG_GINTSTS_CIDSCHG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99288d13e884a0c4c554d3219bf56f51">USB_OTG_GINTSTS_CIDSCHG_Msk</a></td></tr>
<tr class="separator:ga931ec3cde136bc655953191000a16855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f782ddcb6d950f66177624dd4945906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f782ddcb6d950f66177624dd4945906">USB_OTG_GINTSTS_DISCINT_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga2f782ddcb6d950f66177624dd4945906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf091e3d68accaeb0237700d77c9fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bf091e3d68accaeb0237700d77c9fc3">USB_OTG_GINTSTS_DISCINT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f782ddcb6d950f66177624dd4945906">USB_OTG_GINTSTS_DISCINT_Pos</a>)</td></tr>
<tr class="separator:ga9bf091e3d68accaeb0237700d77c9fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ef887fec0170857c82ad7a142cce98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7ef887fec0170857c82ad7a142cce98">USB_OTG_GINTSTS_DISCINT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bf091e3d68accaeb0237700d77c9fc3">USB_OTG_GINTSTS_DISCINT_Msk</a></td></tr>
<tr class="separator:gaa7ef887fec0170857c82ad7a142cce98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f3e7b8b9ed0fbb3398b29a092e775bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f3e7b8b9ed0fbb3398b29a092e775bb">USB_OTG_GINTSTS_SRQINT_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga5f3e7b8b9ed0fbb3398b29a092e775bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37cf1033876ca51d197c2652b87bd084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37cf1033876ca51d197c2652b87bd084">USB_OTG_GINTSTS_SRQINT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f3e7b8b9ed0fbb3398b29a092e775bb">USB_OTG_GINTSTS_SRQINT_Pos</a>)</td></tr>
<tr class="separator:ga37cf1033876ca51d197c2652b87bd084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f152a76e8a4457cf7f2cd93a95d3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6f152a76e8a4457cf7f2cd93a95d3fd">USB_OTG_GINTSTS_SRQINT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37cf1033876ca51d197c2652b87bd084">USB_OTG_GINTSTS_SRQINT_Msk</a></td></tr>
<tr class="separator:gad6f152a76e8a4457cf7f2cd93a95d3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a4034786904e2e3e8d6125d0e8c43d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3a4034786904e2e3e8d6125d0e8c43d">USB_OTG_GINTSTS_WKUINT_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gae3a4034786904e2e3e8d6125d0e8c43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0607db8d81e1637d4f91fbddb26bc25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0607db8d81e1637d4f91fbddb26bc25">USB_OTG_GINTSTS_WKUINT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3a4034786904e2e3e8d6125d0e8c43d">USB_OTG_GINTSTS_WKUINT_Pos</a>)</td></tr>
<tr class="separator:gaa0607db8d81e1637d4f91fbddb26bc25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60bc942876444a039c20070d3a91055e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60bc942876444a039c20070d3a91055e">USB_OTG_GINTSTS_WKUINT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0607db8d81e1637d4f91fbddb26bc25">USB_OTG_GINTSTS_WKUINT_Msk</a></td></tr>
<tr class="separator:ga60bc942876444a039c20070d3a91055e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c01134b517eb3df18e9f5ef8468aa00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c01134b517eb3df18e9f5ef8468aa00">USB_OTG_GINTMSK_MMISM_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2c01134b517eb3df18e9f5ef8468aa00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5ccb0f8c7955022c74175b060f1a5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5ccb0f8c7955022c74175b060f1a5e4">USB_OTG_GINTMSK_MMISM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c01134b517eb3df18e9f5ef8468aa00">USB_OTG_GINTMSK_MMISM_Pos</a>)</td></tr>
<tr class="separator:gaf5ccb0f8c7955022c74175b060f1a5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49ccdddf721bcdb2d44915f210b3e2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49ccdddf721bcdb2d44915f210b3e2e2">USB_OTG_GINTMSK_MMISM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5ccb0f8c7955022c74175b060f1a5e4">USB_OTG_GINTMSK_MMISM_Msk</a></td></tr>
<tr class="separator:ga49ccdddf721bcdb2d44915f210b3e2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6855459d5f63d37ac78e68e3b4e1c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6855459d5f63d37ac78e68e3b4e1c6c">USB_OTG_GINTMSK_OTGINT_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa6855459d5f63d37ac78e68e3b4e1c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff43c3b891b1e76c1e0242a2bab658c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaff43c3b891b1e76c1e0242a2bab658c">USB_OTG_GINTMSK_OTGINT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6855459d5f63d37ac78e68e3b4e1c6c">USB_OTG_GINTMSK_OTGINT_Pos</a>)</td></tr>
<tr class="separator:gaaff43c3b891b1e76c1e0242a2bab658c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1138fd4386ac29900b5c46ec7754b4ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1138fd4386ac29900b5c46ec7754b4ff">USB_OTG_GINTMSK_OTGINT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaff43c3b891b1e76c1e0242a2bab658c">USB_OTG_GINTMSK_OTGINT_Msk</a></td></tr>
<tr class="separator:ga1138fd4386ac29900b5c46ec7754b4ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d66ca67546aa82347d6c35b525d514e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d66ca67546aa82347d6c35b525d514e">USB_OTG_GINTMSK_SOFM_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga9d66ca67546aa82347d6c35b525d514e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03618e5abf25fbd2f495b47e6121402a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03618e5abf25fbd2f495b47e6121402a">USB_OTG_GINTMSK_SOFM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d66ca67546aa82347d6c35b525d514e">USB_OTG_GINTMSK_SOFM_Pos</a>)</td></tr>
<tr class="separator:ga03618e5abf25fbd2f495b47e6121402a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd83cf86e077c35fdc47e2a2666b391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbd83cf86e077c35fdc47e2a2666b391">USB_OTG_GINTMSK_SOFM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03618e5abf25fbd2f495b47e6121402a">USB_OTG_GINTMSK_SOFM_Msk</a></td></tr>
<tr class="separator:gabbd83cf86e077c35fdc47e2a2666b391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b2b2a3983a115a57c5a8187568b1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18b2b2a3983a115a57c5a8187568b1f5">USB_OTG_GINTMSK_RXFLVLM_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga18b2b2a3983a115a57c5a8187568b1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0f9299eaf0a9987bb07d6d4ba05228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e0f9299eaf0a9987bb07d6d4ba05228">USB_OTG_GINTMSK_RXFLVLM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga18b2b2a3983a115a57c5a8187568b1f5">USB_OTG_GINTMSK_RXFLVLM_Pos</a>)</td></tr>
<tr class="separator:ga2e0f9299eaf0a9987bb07d6d4ba05228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca853066f092884b6c6af005eee77ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacca853066f092884b6c6af005eee77ed">USB_OTG_GINTMSK_RXFLVLM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e0f9299eaf0a9987bb07d6d4ba05228">USB_OTG_GINTMSK_RXFLVLM_Msk</a></td></tr>
<tr class="separator:gacca853066f092884b6c6af005eee77ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga980f36264fcd2e20e5d0f53fbde196f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga980f36264fcd2e20e5d0f53fbde196f1">USB_OTG_GINTMSK_NPTXFEM_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga980f36264fcd2e20e5d0f53fbde196f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67278c309dddbbaa4cc520416c60d9be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67278c309dddbbaa4cc520416c60d9be">USB_OTG_GINTMSK_NPTXFEM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga980f36264fcd2e20e5d0f53fbde196f1">USB_OTG_GINTMSK_NPTXFEM_Pos</a>)</td></tr>
<tr class="separator:ga67278c309dddbbaa4cc520416c60d9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b7860f3dc90a9f46e46e2dc133f2e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40b7860f3dc90a9f46e46e2dc133f2e4">USB_OTG_GINTMSK_NPTXFEM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67278c309dddbbaa4cc520416c60d9be">USB_OTG_GINTMSK_NPTXFEM_Msk</a></td></tr>
<tr class="separator:ga40b7860f3dc90a9f46e46e2dc133f2e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc09652469952607ef86af53e1faa20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bc09652469952607ef86af53e1faa20">USB_OTG_GINTMSK_GINAKEFFM_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga2bc09652469952607ef86af53e1faa20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53aed86becf8549f65f3038d0d5da115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53aed86becf8549f65f3038d0d5da115">USB_OTG_GINTMSK_GINAKEFFM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2bc09652469952607ef86af53e1faa20">USB_OTG_GINTMSK_GINAKEFFM_Pos</a>)</td></tr>
<tr class="separator:ga53aed86becf8549f65f3038d0d5da115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb2bbcd11ddee87630472eb01897d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eb2bbcd11ddee87630472eb01897d3d">USB_OTG_GINTMSK_GINAKEFFM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53aed86becf8549f65f3038d0d5da115">USB_OTG_GINTMSK_GINAKEFFM_Msk</a></td></tr>
<tr class="separator:ga3eb2bbcd11ddee87630472eb01897d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd00e95e293a7cf81e2912b02a7cf58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd00e95e293a7cf81e2912b02a7cf58">USB_OTG_GINTMSK_GONAKEFFM_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8cd00e95e293a7cf81e2912b02a7cf58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360c770dba2809d002ba1cf317179988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga360c770dba2809d002ba1cf317179988">USB_OTG_GINTMSK_GONAKEFFM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd00e95e293a7cf81e2912b02a7cf58">USB_OTG_GINTMSK_GONAKEFFM_Pos</a>)</td></tr>
<tr class="separator:ga360c770dba2809d002ba1cf317179988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9de7677f70e7fcb4dab90228bdb484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba9de7677f70e7fcb4dab90228bdb484">USB_OTG_GINTMSK_GONAKEFFM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga360c770dba2809d002ba1cf317179988">USB_OTG_GINTMSK_GONAKEFFM_Msk</a></td></tr>
<tr class="separator:gaba9de7677f70e7fcb4dab90228bdb484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7751043116b431d9ad344b0a58d57a9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7751043116b431d9ad344b0a58d57a9b">USB_OTG_GINTMSK_ESUSPM_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga7751043116b431d9ad344b0a58d57a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed33a7a408afafbce8c6243e2345433"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabed33a7a408afafbce8c6243e2345433">USB_OTG_GINTMSK_ESUSPM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7751043116b431d9ad344b0a58d57a9b">USB_OTG_GINTMSK_ESUSPM_Pos</a>)</td></tr>
<tr class="separator:gabed33a7a408afafbce8c6243e2345433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa0fc70a7e7198d7d6f179d9cae29394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa0fc70a7e7198d7d6f179d9cae29394">USB_OTG_GINTMSK_ESUSPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabed33a7a408afafbce8c6243e2345433">USB_OTG_GINTMSK_ESUSPM_Msk</a></td></tr>
<tr class="separator:gafa0fc70a7e7198d7d6f179d9cae29394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7dc3bfe1c4f58eee80c49b1382df3a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7dc3bfe1c4f58eee80c49b1382df3a9">USB_OTG_GINTMSK_USBSUSPM_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gae7dc3bfe1c4f58eee80c49b1382df3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44cee5301fb072bbea3e3b095d12e08d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44cee5301fb072bbea3e3b095d12e08d">USB_OTG_GINTMSK_USBSUSPM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae7dc3bfe1c4f58eee80c49b1382df3a9">USB_OTG_GINTMSK_USBSUSPM_Pos</a>)</td></tr>
<tr class="separator:ga44cee5301fb072bbea3e3b095d12e08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7afb2b0396964430aeb1c7650012fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7afb2b0396964430aeb1c7650012fe6">USB_OTG_GINTMSK_USBSUSPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44cee5301fb072bbea3e3b095d12e08d">USB_OTG_GINTMSK_USBSUSPM_Msk</a></td></tr>
<tr class="separator:gaa7afb2b0396964430aeb1c7650012fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e9ba2c03e49bbe6da21b73e57e73c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9ba2c03e49bbe6da21b73e57e73c26">USB_OTG_GINTMSK_USBRST_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4e9ba2c03e49bbe6da21b73e57e73c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9356341b405c61209433fd206e5edc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9356341b405c61209433fd206e5edc4">USB_OTG_GINTMSK_USBRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9ba2c03e49bbe6da21b73e57e73c26">USB_OTG_GINTMSK_USBRST_Pos</a>)</td></tr>
<tr class="separator:gaa9356341b405c61209433fd206e5edc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0935f9f5fb77fee0755ceaaa787bb7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0935f9f5fb77fee0755ceaaa787bb7f6">USB_OTG_GINTMSK_USBRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9356341b405c61209433fd206e5edc4">USB_OTG_GINTMSK_USBRST_Msk</a></td></tr>
<tr class="separator:ga0935f9f5fb77fee0755ceaaa787bb7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bafbc1ce354519f9b0d53d8d8f4187f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bafbc1ce354519f9b0d53d8d8f4187f">USB_OTG_GINTMSK_ENUMDNEM_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga7bafbc1ce354519f9b0d53d8d8f4187f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc647118b4e7ef089e014a6da2e42f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc647118b4e7ef089e014a6da2e42f9e">USB_OTG_GINTMSK_ENUMDNEM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7bafbc1ce354519f9b0d53d8d8f4187f">USB_OTG_GINTMSK_ENUMDNEM_Pos</a>)</td></tr>
<tr class="separator:gabc647118b4e7ef089e014a6da2e42f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6066078d17a4216093855cc210ab6764"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6066078d17a4216093855cc210ab6764">USB_OTG_GINTMSK_ENUMDNEM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc647118b4e7ef089e014a6da2e42f9e">USB_OTG_GINTMSK_ENUMDNEM_Msk</a></td></tr>
<tr class="separator:ga6066078d17a4216093855cc210ab6764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga594d179afd1c73ca5c341fe09a67cbe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga594d179afd1c73ca5c341fe09a67cbe7">USB_OTG_GINTMSK_ISOODRPM_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga594d179afd1c73ca5c341fe09a67cbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442bbb88091efa2c2f707909e51477f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga442bbb88091efa2c2f707909e51477f3">USB_OTG_GINTMSK_ISOODRPM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga594d179afd1c73ca5c341fe09a67cbe7">USB_OTG_GINTMSK_ISOODRPM_Pos</a>)</td></tr>
<tr class="separator:ga442bbb88091efa2c2f707909e51477f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e01710480bf4d5edf5c344798c88624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e01710480bf4d5edf5c344798c88624">USB_OTG_GINTMSK_ISOODRPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga442bbb88091efa2c2f707909e51477f3">USB_OTG_GINTMSK_ISOODRPM_Msk</a></td></tr>
<tr class="separator:ga1e01710480bf4d5edf5c344798c88624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9dc782a42d4b724d28494d0030b9a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9dc782a42d4b724d28494d0030b9a71">USB_OTG_GINTMSK_EOPFM_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gac9dc782a42d4b724d28494d0030b9a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53404953b235600349f7f631caff940b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53404953b235600349f7f631caff940b">USB_OTG_GINTMSK_EOPFM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac9dc782a42d4b724d28494d0030b9a71">USB_OTG_GINTMSK_EOPFM_Pos</a>)</td></tr>
<tr class="separator:ga53404953b235600349f7f631caff940b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd06eee1627ac5ba7212a728f19e4fe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd06eee1627ac5ba7212a728f19e4fe8">USB_OTG_GINTMSK_EOPFM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53404953b235600349f7f631caff940b">USB_OTG_GINTMSK_EOPFM_Msk</a></td></tr>
<tr class="separator:gabd06eee1627ac5ba7212a728f19e4fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c92fa81e0b29cbf873ac24bdcbc1ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2c92fa81e0b29cbf873ac24bdcbc1ac">USB_OTG_GINTMSK_EPMISM_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gad2c92fa81e0b29cbf873ac24bdcbc1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf538166d934b884ae39bdfe98cbd16b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf538166d934b884ae39bdfe98cbd16b6">USB_OTG_GINTMSK_EPMISM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad2c92fa81e0b29cbf873ac24bdcbc1ac">USB_OTG_GINTMSK_EPMISM_Pos</a>)</td></tr>
<tr class="separator:gaf538166d934b884ae39bdfe98cbd16b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35ecb8ef940b0ace19712f5fefa1193c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35ecb8ef940b0ace19712f5fefa1193c">USB_OTG_GINTMSK_EPMISM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf538166d934b884ae39bdfe98cbd16b6">USB_OTG_GINTMSK_EPMISM_Msk</a></td></tr>
<tr class="separator:ga35ecb8ef940b0ace19712f5fefa1193c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf4b99bff0d732dfc46a83947266fce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf4b99bff0d732dfc46a83947266fce">USB_OTG_GINTMSK_IEPINT_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga6cf4b99bff0d732dfc46a83947266fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae283ace2a396c147245a581322b25761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae283ace2a396c147245a581322b25761">USB_OTG_GINTMSK_IEPINT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf4b99bff0d732dfc46a83947266fce">USB_OTG_GINTMSK_IEPINT_Pos</a>)</td></tr>
<tr class="separator:gae283ace2a396c147245a581322b25761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7b0d0879e3d57e3a21610ab590da6ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7b0d0879e3d57e3a21610ab590da6ae">USB_OTG_GINTMSK_IEPINT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae283ace2a396c147245a581322b25761">USB_OTG_GINTMSK_IEPINT_Msk</a></td></tr>
<tr class="separator:gaa7b0d0879e3d57e3a21610ab590da6ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e646bf0709fd1662301a3e81e167e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e646bf0709fd1662301a3e81e167e8f">USB_OTG_GINTMSK_OEPINT_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga7e646bf0709fd1662301a3e81e167e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcdffda36a1a980f7d77038e2e5acb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcdffda36a1a980f7d77038e2e5acb29">USB_OTG_GINTMSK_OEPINT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e646bf0709fd1662301a3e81e167e8f">USB_OTG_GINTMSK_OEPINT_Pos</a>)</td></tr>
<tr class="separator:gafcdffda36a1a980f7d77038e2e5acb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff1341cabf6155e197f657b12237dbb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff1341cabf6155e197f657b12237dbb8">USB_OTG_GINTMSK_OEPINT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcdffda36a1a980f7d77038e2e5acb29">USB_OTG_GINTMSK_OEPINT_Msk</a></td></tr>
<tr class="separator:gaff1341cabf6155e197f657b12237dbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f677a85809f7741c7bce7d6486f4f0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f677a85809f7741c7bce7d6486f4f0b">USB_OTG_GINTMSK_IISOIXFRM_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga7f677a85809f7741c7bce7d6486f4f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932753540aef5f14f8801ea26789cef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932753540aef5f14f8801ea26789cef4">USB_OTG_GINTMSK_IISOIXFRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f677a85809f7741c7bce7d6486f4f0b">USB_OTG_GINTMSK_IISOIXFRM_Pos</a>)</td></tr>
<tr class="separator:ga932753540aef5f14f8801ea26789cef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a505c6af38c507dfe84028d6194e08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a505c6af38c507dfe84028d6194e08e">USB_OTG_GINTMSK_IISOIXFRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga932753540aef5f14f8801ea26789cef4">USB_OTG_GINTMSK_IISOIXFRM_Msk</a></td></tr>
<tr class="separator:ga9a505c6af38c507dfe84028d6194e08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a04d965084d298bd9902072771750f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6a04d965084d298bd9902072771750f">USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gad6a04d965084d298bd9902072771750f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7fc2d5326991ca1857dcc4825688d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7fc2d5326991ca1857dcc4825688d21">USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad6a04d965084d298bd9902072771750f">USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos</a>)</td></tr>
<tr class="separator:gae7fc2d5326991ca1857dcc4825688d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1">USB_OTG_GINTMSK_PXFRM_IISOOXFRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7fc2d5326991ca1857dcc4825688d21">USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk</a></td></tr>
<tr class="separator:ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc5d32a7e8a6828c986edb99360bb61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fc5d32a7e8a6828c986edb99360bb61">USB_OTG_GINTMSK_FSUSPM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga2fc5d32a7e8a6828c986edb99360bb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga941f4e537d06501247b906cbd37410c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga941f4e537d06501247b906cbd37410c7">USB_OTG_GINTMSK_FSUSPM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2fc5d32a7e8a6828c986edb99360bb61">USB_OTG_GINTMSK_FSUSPM_Pos</a>)</td></tr>
<tr class="separator:ga941f4e537d06501247b906cbd37410c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29d6ecd5e6c802a6214b814f6466b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29d6ecd5e6c802a6214b814f6466b58">USB_OTG_GINTMSK_FSUSPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga941f4e537d06501247b906cbd37410c7">USB_OTG_GINTMSK_FSUSPM_Msk</a></td></tr>
<tr class="separator:gae29d6ecd5e6c802a6214b814f6466b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2401d68c3c2a2d7229572c214377615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2401d68c3c2a2d7229572c214377615">USB_OTG_GINTMSK_PRTIM_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaa2401d68c3c2a2d7229572c214377615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f3349ecf1e586219b22452f93d3725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2f3349ecf1e586219b22452f93d3725">USB_OTG_GINTMSK_PRTIM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2401d68c3c2a2d7229572c214377615">USB_OTG_GINTMSK_PRTIM_Pos</a>)</td></tr>
<tr class="separator:gaf2f3349ecf1e586219b22452f93d3725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b1d4a903966e3ad62a8c299875a082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b1d4a903966e3ad62a8c299875a082">USB_OTG_GINTMSK_PRTIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2f3349ecf1e586219b22452f93d3725">USB_OTG_GINTMSK_PRTIM_Msk</a></td></tr>
<tr class="separator:gab8b1d4a903966e3ad62a8c299875a082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad83cad33689d2b786e2ea01faece0f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad83cad33689d2b786e2ea01faece0f6a">USB_OTG_GINTMSK_HCIM_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gad83cad33689d2b786e2ea01faece0f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91482bd34447d0e44c2bf4ad9b9e3aa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91482bd34447d0e44c2bf4ad9b9e3aa0">USB_OTG_GINTMSK_HCIM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad83cad33689d2b786e2ea01faece0f6a">USB_OTG_GINTMSK_HCIM_Pos</a>)</td></tr>
<tr class="separator:ga91482bd34447d0e44c2bf4ad9b9e3aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff8e84db67f2f7c46998c2236f9c6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff8e84db67f2f7c46998c2236f9c6cc">USB_OTG_GINTMSK_HCIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91482bd34447d0e44c2bf4ad9b9e3aa0">USB_OTG_GINTMSK_HCIM_Msk</a></td></tr>
<tr class="separator:ga1ff8e84db67f2f7c46998c2236f9c6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3c9998d70dd959dfa2afa021984bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe3c9998d70dd959dfa2afa021984bf6">USB_OTG_GINTMSK_PTXFEM_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gafe3c9998d70dd959dfa2afa021984bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7146797fddc3a6bae1b081568810f35e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7146797fddc3a6bae1b081568810f35e">USB_OTG_GINTMSK_PTXFEM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe3c9998d70dd959dfa2afa021984bf6">USB_OTG_GINTMSK_PTXFEM_Pos</a>)</td></tr>
<tr class="separator:ga7146797fddc3a6bae1b081568810f35e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2744ae4d8e4c018a9a541af8ce68d01d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2744ae4d8e4c018a9a541af8ce68d01d">USB_OTG_GINTMSK_PTXFEM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7146797fddc3a6bae1b081568810f35e">USB_OTG_GINTMSK_PTXFEM_Msk</a></td></tr>
<tr class="separator:ga2744ae4d8e4c018a9a541af8ce68d01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17256c345931101867a6244fffd296e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17256c345931101867a6244fffd296e5">USB_OTG_GINTMSK_CIDSCHGM_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga17256c345931101867a6244fffd296e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4b71ca238b78977cad1c0362044065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae4b71ca238b78977cad1c0362044065">USB_OTG_GINTMSK_CIDSCHGM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17256c345931101867a6244fffd296e5">USB_OTG_GINTMSK_CIDSCHGM_Pos</a>)</td></tr>
<tr class="separator:gaae4b71ca238b78977cad1c0362044065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe390b69b7379dc93f9c25b6b35a71f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe390b69b7379dc93f9c25b6b35a71f2">USB_OTG_GINTMSK_CIDSCHGM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae4b71ca238b78977cad1c0362044065">USB_OTG_GINTMSK_CIDSCHGM_Msk</a></td></tr>
<tr class="separator:gabe390b69b7379dc93f9c25b6b35a71f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9413f2f7748902aa9b9e6997fdb2e59c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9413f2f7748902aa9b9e6997fdb2e59c">USB_OTG_GINTMSK_DISCINT_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga9413f2f7748902aa9b9e6997fdb2e59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f387040509ac1ea94b3dbc95302e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34f387040509ac1ea94b3dbc95302e54">USB_OTG_GINTMSK_DISCINT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9413f2f7748902aa9b9e6997fdb2e59c">USB_OTG_GINTMSK_DISCINT_Pos</a>)</td></tr>
<tr class="separator:ga34f387040509ac1ea94b3dbc95302e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de24048cab1948503c26d09ee5a4397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6de24048cab1948503c26d09ee5a4397">USB_OTG_GINTMSK_DISCINT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34f387040509ac1ea94b3dbc95302e54">USB_OTG_GINTMSK_DISCINT_Msk</a></td></tr>
<tr class="separator:ga6de24048cab1948503c26d09ee5a4397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7fa3ef7a96e9fc563a90bdd46348e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7fa3ef7a96e9fc563a90bdd46348e9">USB_OTG_GINTMSK_SRQIM_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga2b7fa3ef7a96e9fc563a90bdd46348e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga075abd906877496518197feccbd33643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga075abd906877496518197feccbd33643">USB_OTG_GINTMSK_SRQIM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7fa3ef7a96e9fc563a90bdd46348e9">USB_OTG_GINTMSK_SRQIM_Pos</a>)</td></tr>
<tr class="separator:ga075abd906877496518197feccbd33643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896592b90dc012f3c4d004cd2280fb8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga896592b90dc012f3c4d004cd2280fb8f">USB_OTG_GINTMSK_SRQIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga075abd906877496518197feccbd33643">USB_OTG_GINTMSK_SRQIM_Msk</a></td></tr>
<tr class="separator:ga896592b90dc012f3c4d004cd2280fb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cfe069353fb275d12afa3e0a55e7e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cfe069353fb275d12afa3e0a55e7e11">USB_OTG_GINTMSK_WUIM_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga5cfe069353fb275d12afa3e0a55e7e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf042e8854e22eacdba2faa356fe1b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf042e8854e22eacdba2faa356fe1b58">USB_OTG_GINTMSK_WUIM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cfe069353fb275d12afa3e0a55e7e11">USB_OTG_GINTMSK_WUIM_Pos</a>)</td></tr>
<tr class="separator:gaaf042e8854e22eacdba2faa356fe1b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab641d285c79ab1b54c1d0c615afe87f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab641d285c79ab1b54c1d0c615afe87f5">USB_OTG_GINTMSK_WUIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf042e8854e22eacdba2faa356fe1b58">USB_OTG_GINTMSK_WUIM_Msk</a></td></tr>
<tr class="separator:gab641d285c79ab1b54c1d0c615afe87f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae63137414d813c9639e678ce3f59d214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae63137414d813c9639e678ce3f59d214">USB_OTG_DAINT_IEPINT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae63137414d813c9639e678ce3f59d214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0458c7203562b2f88f6301ee5914b5be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0458c7203562b2f88f6301ee5914b5be">USB_OTG_DAINT_IEPINT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae63137414d813c9639e678ce3f59d214">USB_OTG_DAINT_IEPINT_Pos</a>)</td></tr>
<tr class="separator:ga0458c7203562b2f88f6301ee5914b5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac640d7686606412f8b3593fc3bc76976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac640d7686606412f8b3593fc3bc76976">USB_OTG_DAINT_IEPINT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0458c7203562b2f88f6301ee5914b5be">USB_OTG_DAINT_IEPINT_Msk</a></td></tr>
<tr class="separator:gac640d7686606412f8b3593fc3bc76976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25afe9767c710d1e25db2f40719e2d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25afe9767c710d1e25db2f40719e2d1e">USB_OTG_DAINT_OEPINT_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga25afe9767c710d1e25db2f40719e2d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1224c9e9728d40025d9326e31a0c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae1224c9e9728d40025d9326e31a0c6b">USB_OTG_DAINT_OEPINT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25afe9767c710d1e25db2f40719e2d1e">USB_OTG_DAINT_OEPINT_Pos</a>)</td></tr>
<tr class="separator:gaae1224c9e9728d40025d9326e31a0c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1da6e6b0cb689727710c7c23162fb5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1da6e6b0cb689727710c7c23162fb5d">USB_OTG_DAINT_OEPINT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae1224c9e9728d40025d9326e31a0c6b">USB_OTG_DAINT_OEPINT_Msk</a></td></tr>
<tr class="separator:gad1da6e6b0cb689727710c7c23162fb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa567788f5117a97c9ac2f72065e49365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa567788f5117a97c9ac2f72065e49365">USB_OTG_HAINTMSK_HAINTM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa567788f5117a97c9ac2f72065e49365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326da6d7c5280028f57cf69bc5958b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326da6d7c5280028f57cf69bc5958b4a">USB_OTG_HAINTMSK_HAINTM_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa567788f5117a97c9ac2f72065e49365">USB_OTG_HAINTMSK_HAINTM_Pos</a>)</td></tr>
<tr class="separator:ga326da6d7c5280028f57cf69bc5958b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1f2419baf94819340bd759b09004121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1f2419baf94819340bd759b09004121">USB_OTG_HAINTMSK_HAINTM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga326da6d7c5280028f57cf69bc5958b4a">USB_OTG_HAINTMSK_HAINTM_Msk</a></td></tr>
<tr class="separator:gac1f2419baf94819340bd759b09004121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7c5fd797eed7457c60a0edfa2578e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7c5fd797eed7457c60a0edfa2578e5">USB_OTG_GRXSTSP_EPNUM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7c7c5fd797eed7457c60a0edfa2578e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34de745d37102b0c8d8bc0daac0437a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34de745d37102b0c8d8bc0daac0437a4">USB_OTG_GRXSTSP_EPNUM_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7c5fd797eed7457c60a0edfa2578e5">USB_OTG_GRXSTSP_EPNUM_Pos</a>)</td></tr>
<tr class="separator:ga34de745d37102b0c8d8bc0daac0437a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09b6ae9c0db0348ae11d171912651bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09b6ae9c0db0348ae11d171912651bf2">USB_OTG_GRXSTSP_EPNUM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34de745d37102b0c8d8bc0daac0437a4">USB_OTG_GRXSTSP_EPNUM_Msk</a></td></tr>
<tr class="separator:ga09b6ae9c0db0348ae11d171912651bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac000307f9a9c2cd3f342ea9bb1d5c53f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac000307f9a9c2cd3f342ea9bb1d5c53f">USB_OTG_GRXSTSP_BCNT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac000307f9a9c2cd3f342ea9bb1d5c53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd3da88ae4fb7c15b79e072e2230441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffd3da88ae4fb7c15b79e072e2230441">USB_OTG_GRXSTSP_BCNT_Msk</a>&#160;&#160;&#160;(0x7FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac000307f9a9c2cd3f342ea9bb1d5c53f">USB_OTG_GRXSTSP_BCNT_Pos</a>)</td></tr>
<tr class="separator:gaffd3da88ae4fb7c15b79e072e2230441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7cc28354cac4479286e02df84b82eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7cc28354cac4479286e02df84b82eaa">USB_OTG_GRXSTSP_BCNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffd3da88ae4fb7c15b79e072e2230441">USB_OTG_GRXSTSP_BCNT_Msk</a></td></tr>
<tr class="separator:gaa7cc28354cac4479286e02df84b82eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13cf2cc9c798b4048a80c993020c4306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13cf2cc9c798b4048a80c993020c4306">USB_OTG_GRXSTSP_DPID_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga13cf2cc9c798b4048a80c993020c4306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f9198db9bcb93fc1823fe6278c06ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f9198db9bcb93fc1823fe6278c06ad">USB_OTG_GRXSTSP_DPID_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga13cf2cc9c798b4048a80c993020c4306">USB_OTG_GRXSTSP_DPID_Pos</a>)</td></tr>
<tr class="separator:ga76f9198db9bcb93fc1823fe6278c06ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a85cea9c8ee8cea016f80c1354b0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89a85cea9c8ee8cea016f80c1354b0e2">USB_OTG_GRXSTSP_DPID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76f9198db9bcb93fc1823fe6278c06ad">USB_OTG_GRXSTSP_DPID_Msk</a></td></tr>
<tr class="separator:ga89a85cea9c8ee8cea016f80c1354b0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27644858023a064bac6755fcdff30ab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27644858023a064bac6755fcdff30ab9">USB_OTG_GRXSTSP_PKTSTS_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga27644858023a064bac6755fcdff30ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d6c9af341038ba6622a9ac14e0aeda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02d6c9af341038ba6622a9ac14e0aeda">USB_OTG_GRXSTSP_PKTSTS_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27644858023a064bac6755fcdff30ab9">USB_OTG_GRXSTSP_PKTSTS_Pos</a>)</td></tr>
<tr class="separator:ga02d6c9af341038ba6622a9ac14e0aeda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga968cdd119ee75647a2ab2a6beecd54fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga968cdd119ee75647a2ab2a6beecd54fc">USB_OTG_GRXSTSP_PKTSTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02d6c9af341038ba6622a9ac14e0aeda">USB_OTG_GRXSTSP_PKTSTS_Msk</a></td></tr>
<tr class="separator:ga968cdd119ee75647a2ab2a6beecd54fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c30ee057efc639e21534e6d8cff9a1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c30ee057efc639e21534e6d8cff9a1f">USB_OTG_DAINTMSK_IEPM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7c30ee057efc639e21534e6d8cff9a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff61f58b2d93be3d36f44794981e80c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafff61f58b2d93be3d36f44794981e80c">USB_OTG_DAINTMSK_IEPM_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c30ee057efc639e21534e6d8cff9a1f">USB_OTG_DAINTMSK_IEPM_Pos</a>)</td></tr>
<tr class="separator:gafff61f58b2d93be3d36f44794981e80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eaacec55a1e6d5ea06babfacf6a77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eaacec55a1e6d5ea06babfacf6a77c">USB_OTG_DAINTMSK_IEPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafff61f58b2d93be3d36f44794981e80c">USB_OTG_DAINTMSK_IEPM_Msk</a></td></tr>
<tr class="separator:gaa9eaacec55a1e6d5ea06babfacf6a77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24fb9df620319cb9d09fb93822cf9673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24fb9df620319cb9d09fb93822cf9673">USB_OTG_DAINTMSK_OEPM_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga24fb9df620319cb9d09fb93822cf9673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86dad56d8d5e8ced81ff1486b8f8b82c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86dad56d8d5e8ced81ff1486b8f8b82c">USB_OTG_DAINTMSK_OEPM_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24fb9df620319cb9d09fb93822cf9673">USB_OTG_DAINTMSK_OEPM_Pos</a>)</td></tr>
<tr class="separator:ga86dad56d8d5e8ced81ff1486b8f8b82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e90f8633158170a810a7b739d280aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1e90f8633158170a810a7b739d280aa">USB_OTG_DAINTMSK_OEPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86dad56d8d5e8ced81ff1486b8f8b82c">USB_OTG_DAINTMSK_OEPM_Msk</a></td></tr>
<tr class="separator:gad1e90f8633158170a810a7b739d280aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57cf2cc40ef0ecb3f7162af3bde8417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac57cf2cc40ef0ecb3f7162af3bde8417">USB_OTG_GRXFSIZ_RXFD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac57cf2cc40ef0ecb3f7162af3bde8417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19912b7862dbda078a7c986251282051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19912b7862dbda078a7c986251282051">USB_OTG_GRXFSIZ_RXFD_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac57cf2cc40ef0ecb3f7162af3bde8417">USB_OTG_GRXFSIZ_RXFD_Pos</a>)</td></tr>
<tr class="separator:ga19912b7862dbda078a7c986251282051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga645e153273d36f18999be31a5f9c152b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga645e153273d36f18999be31a5f9c152b">USB_OTG_GRXFSIZ_RXFD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19912b7862dbda078a7c986251282051">USB_OTG_GRXFSIZ_RXFD_Msk</a></td></tr>
<tr class="separator:ga645e153273d36f18999be31a5f9c152b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga068bb85a1956e5ef91ed2556a68814da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga068bb85a1956e5ef91ed2556a68814da">USB_OTG_DVBUSDIS_VBUSDT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga068bb85a1956e5ef91ed2556a68814da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d481daeec0e3867bc14ddbf33c668b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05d481daeec0e3867bc14ddbf33c668b">USB_OTG_DVBUSDIS_VBUSDT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga068bb85a1956e5ef91ed2556a68814da">USB_OTG_DVBUSDIS_VBUSDT_Pos</a>)</td></tr>
<tr class="separator:ga05d481daeec0e3867bc14ddbf33c668b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga749c7152aea411faaaeec1b43afb43e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga749c7152aea411faaaeec1b43afb43e5">USB_OTG_DVBUSDIS_VBUSDT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05d481daeec0e3867bc14ddbf33c668b">USB_OTG_DVBUSDIS_VBUSDT_Msk</a></td></tr>
<tr class="separator:ga749c7152aea411faaaeec1b43afb43e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33e0dcd0891b3d9175d22596f37335e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad33e0dcd0891b3d9175d22596f37335e">USB_OTG_NPTXFSA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad33e0dcd0891b3d9175d22596f37335e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d574718d661d828fdbd50dd9de84f79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d574718d661d828fdbd50dd9de84f79">USB_OTG_NPTXFSA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad33e0dcd0891b3d9175d22596f37335e">USB_OTG_NPTXFSA_Pos</a>)</td></tr>
<tr class="separator:ga8d574718d661d828fdbd50dd9de84f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7288bc9a03bd0068584bfbf7a00de132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7288bc9a03bd0068584bfbf7a00de132">USB_OTG_NPTXFSA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d574718d661d828fdbd50dd9de84f79">USB_OTG_NPTXFSA_Msk</a></td></tr>
<tr class="separator:ga7288bc9a03bd0068584bfbf7a00de132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga954d5cbcea939dfff88dcbf8be48fcb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga954d5cbcea939dfff88dcbf8be48fcb8">USB_OTG_NPTXFD_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga954d5cbcea939dfff88dcbf8be48fcb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga925ee7600d2f4c33f4ada106ad2da436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga925ee7600d2f4c33f4ada106ad2da436">USB_OTG_NPTXFD_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga954d5cbcea939dfff88dcbf8be48fcb8">USB_OTG_NPTXFD_Pos</a>)</td></tr>
<tr class="separator:ga925ee7600d2f4c33f4ada106ad2da436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa42909f04dfa46977d5d95ba84a81f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa42909f04dfa46977d5d95ba84a81f7a">USB_OTG_NPTXFD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga925ee7600d2f4c33f4ada106ad2da436">USB_OTG_NPTXFD_Msk</a></td></tr>
<tr class="separator:gaa42909f04dfa46977d5d95ba84a81f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09477e07dbd7bb519ed546c5a609f9e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09477e07dbd7bb519ed546c5a609f9e2">USB_OTG_TX0FSA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga09477e07dbd7bb519ed546c5a609f9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1135e855d8d6bd816ab72978a82217d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1135e855d8d6bd816ab72978a82217d5">USB_OTG_TX0FSA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga09477e07dbd7bb519ed546c5a609f9e2">USB_OTG_TX0FSA_Pos</a>)</td></tr>
<tr class="separator:ga1135e855d8d6bd816ab72978a82217d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878564768aedb86dd987f933edd56ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga878564768aedb86dd987f933edd56ded">USB_OTG_TX0FSA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1135e855d8d6bd816ab72978a82217d5">USB_OTG_TX0FSA_Msk</a></td></tr>
<tr class="separator:ga878564768aedb86dd987f933edd56ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1230d9e57244b6175d180f4055043add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1230d9e57244b6175d180f4055043add">USB_OTG_TX0FD_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1230d9e57244b6175d180f4055043add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9db88da5ed817b0e836a7fe631b8a3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9db88da5ed817b0e836a7fe631b8a3c">USB_OTG_TX0FD_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1230d9e57244b6175d180f4055043add">USB_OTG_TX0FD_Pos</a>)</td></tr>
<tr class="separator:gae9db88da5ed817b0e836a7fe631b8a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6ed0dba3c92506928f19a8dae4a4cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd6ed0dba3c92506928f19a8dae4a4cd">USB_OTG_TX0FD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9db88da5ed817b0e836a7fe631b8a3c">USB_OTG_TX0FD_Msk</a></td></tr>
<tr class="separator:gabd6ed0dba3c92506928f19a8dae4a4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1debd748822446b78fd35dd4e5bffb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1debd748822446b78fd35dd4e5bffb2">USB_OTG_DVBUSPULSE_DVBUSP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa1debd748822446b78fd35dd4e5bffb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f53728ef57cfd0c9099458e5ede08b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0f53728ef57cfd0c9099458e5ede08b">USB_OTG_DVBUSPULSE_DVBUSP_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1debd748822446b78fd35dd4e5bffb2">USB_OTG_DVBUSPULSE_DVBUSP_Pos</a>)</td></tr>
<tr class="separator:gaa0f53728ef57cfd0c9099458e5ede08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc9a44df3a6bf09319feb0ade70219b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc9a44df3a6bf09319feb0ade70219b">USB_OTG_DVBUSPULSE_DVBUSP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0f53728ef57cfd0c9099458e5ede08b">USB_OTG_DVBUSPULSE_DVBUSP_Msk</a></td></tr>
<tr class="separator:ga4dc9a44df3a6bf09319feb0ade70219b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a026cf1344c10820c26d7b2c6e6d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a026cf1344c10820c26d7b2c6e6d05">USB_OTG_GNPTXSTS_NPTXFSAV_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga39a026cf1344c10820c26d7b2c6e6d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f2d1e26e3ce0e261b8fbe6fe2797edc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f2d1e26e3ce0e261b8fbe6fe2797edc">USB_OTG_GNPTXSTS_NPTXFSAV_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga39a026cf1344c10820c26d7b2c6e6d05">USB_OTG_GNPTXSTS_NPTXFSAV_Pos</a>)</td></tr>
<tr class="separator:ga8f2d1e26e3ce0e261b8fbe6fe2797edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0f0efb60ff9965a1ef407bb36b0c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0f0efb60ff9965a1ef407bb36b0c9b">USB_OTG_GNPTXSTS_NPTXFSAV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f2d1e26e3ce0e261b8fbe6fe2797edc">USB_OTG_GNPTXSTS_NPTXFSAV_Msk</a></td></tr>
<tr class="separator:ga8e0f0efb60ff9965a1ef407bb36b0c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc6b3fe2c33634188cb47dd7c4c79be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc6b3fe2c33634188cb47dd7c4c79be">USB_OTG_GNPTXSTS_NPTQXSAV_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga5cc6b3fe2c33634188cb47dd7c4c79be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3b71a13949ca23c81dfd7901d5078e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca3b71a13949ca23c81dfd7901d5078e">USB_OTG_GNPTXSTS_NPTQXSAV_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc6b3fe2c33634188cb47dd7c4c79be">USB_OTG_GNPTXSTS_NPTQXSAV_Pos</a>)</td></tr>
<tr class="separator:gaca3b71a13949ca23c81dfd7901d5078e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dbb974d940609afd19b073574c40019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dbb974d940609afd19b073574c40019">USB_OTG_GNPTXSTS_NPTQXSAV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca3b71a13949ca23c81dfd7901d5078e">USB_OTG_GNPTXSTS_NPTQXSAV_Msk</a></td></tr>
<tr class="separator:ga0dbb974d940609afd19b073574c40019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7731a3940c52add8741a9102d1d921b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7731a3940c52add8741a9102d1d921b4">USB_OTG_GNPTXSTS_NPTQXSAV_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc6b3fe2c33634188cb47dd7c4c79be">USB_OTG_GNPTXSTS_NPTQXSAV_Pos</a>)</td></tr>
<tr class="separator:ga7731a3940c52add8741a9102d1d921b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaead027a78b6c561c4ab16a7b138373c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaead027a78b6c561c4ab16a7b138373c">USB_OTG_GNPTXSTS_NPTQXSAV_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc6b3fe2c33634188cb47dd7c4c79be">USB_OTG_GNPTXSTS_NPTQXSAV_Pos</a>)</td></tr>
<tr class="separator:gaaead027a78b6c561c4ab16a7b138373c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0af12c08cce383a26e0eef3c6a6fa72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0af12c08cce383a26e0eef3c6a6fa72">USB_OTG_GNPTXSTS_NPTQXSAV_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc6b3fe2c33634188cb47dd7c4c79be">USB_OTG_GNPTXSTS_NPTQXSAV_Pos</a>)</td></tr>
<tr class="separator:gae0af12c08cce383a26e0eef3c6a6fa72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896f6671b046ebcba5dde1f267508c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga896f6671b046ebcba5dde1f267508c2f">USB_OTG_GNPTXSTS_NPTQXSAV_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc6b3fe2c33634188cb47dd7c4c79be">USB_OTG_GNPTXSTS_NPTQXSAV_Pos</a>)</td></tr>
<tr class="separator:ga896f6671b046ebcba5dde1f267508c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207fc30605e39e471f9790f69e3fac74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga207fc30605e39e471f9790f69e3fac74">USB_OTG_GNPTXSTS_NPTQXSAV_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc6b3fe2c33634188cb47dd7c4c79be">USB_OTG_GNPTXSTS_NPTQXSAV_Pos</a>)</td></tr>
<tr class="separator:ga207fc30605e39e471f9790f69e3fac74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2c61ea0a8811b95ea5880adf869e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2c61ea0a8811b95ea5880adf869e0b">USB_OTG_GNPTXSTS_NPTQXSAV_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc6b3fe2c33634188cb47dd7c4c79be">USB_OTG_GNPTXSTS_NPTQXSAV_Pos</a>)</td></tr>
<tr class="separator:ga0d2c61ea0a8811b95ea5880adf869e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga787291b79ab2b19dcd87a188a8ad0c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga787291b79ab2b19dcd87a188a8ad0c7b">USB_OTG_GNPTXSTS_NPTQXSAV_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc6b3fe2c33634188cb47dd7c4c79be">USB_OTG_GNPTXSTS_NPTQXSAV_Pos</a>)</td></tr>
<tr class="separator:ga787291b79ab2b19dcd87a188a8ad0c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1212da7f367d7ccc3bb3db806c0293c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1212da7f367d7ccc3bb3db806c0293c">USB_OTG_GNPTXSTS_NPTQXSAV_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc6b3fe2c33634188cb47dd7c4c79be">USB_OTG_GNPTXSTS_NPTQXSAV_Pos</a>)</td></tr>
<tr class="separator:gac1212da7f367d7ccc3bb3db806c0293c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3fecb494258b9c4565f90696e76a599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3fecb494258b9c4565f90696e76a599">USB_OTG_GNPTXSTS_NPTXQTOP_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gac3fecb494258b9c4565f90696e76a599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga730120d7b71007fb05f5e74b8d3e6264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga730120d7b71007fb05f5e74b8d3e6264">USB_OTG_GNPTXSTS_NPTXQTOP_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3fecb494258b9c4565f90696e76a599">USB_OTG_GNPTXSTS_NPTXQTOP_Pos</a>)</td></tr>
<tr class="separator:ga730120d7b71007fb05f5e74b8d3e6264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga111271d7bfdc7155f029c2402d2bac41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga111271d7bfdc7155f029c2402d2bac41">USB_OTG_GNPTXSTS_NPTXQTOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga730120d7b71007fb05f5e74b8d3e6264">USB_OTG_GNPTXSTS_NPTXQTOP_Msk</a></td></tr>
<tr class="separator:ga111271d7bfdc7155f029c2402d2bac41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e940aac39f5922c0b7c6ffa797ce691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e940aac39f5922c0b7c6ffa797ce691">USB_OTG_GNPTXSTS_NPTXQTOP_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3fecb494258b9c4565f90696e76a599">USB_OTG_GNPTXSTS_NPTXQTOP_Pos</a>)</td></tr>
<tr class="separator:ga6e940aac39f5922c0b7c6ffa797ce691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ff80fe229f3a0ca31450cf037ad3117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ff80fe229f3a0ca31450cf037ad3117">USB_OTG_GNPTXSTS_NPTXQTOP_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3fecb494258b9c4565f90696e76a599">USB_OTG_GNPTXSTS_NPTXQTOP_Pos</a>)</td></tr>
<tr class="separator:ga4ff80fe229f3a0ca31450cf037ad3117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3f5554d1d052c25cba115f406d6f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb3f5554d1d052c25cba115f406d6f07">USB_OTG_GNPTXSTS_NPTXQTOP_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3fecb494258b9c4565f90696e76a599">USB_OTG_GNPTXSTS_NPTXQTOP_Pos</a>)</td></tr>
<tr class="separator:gacb3f5554d1d052c25cba115f406d6f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9fd208770d7a63c0c031fed2b650d19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9fd208770d7a63c0c031fed2b650d19">USB_OTG_GNPTXSTS_NPTXQTOP_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3fecb494258b9c4565f90696e76a599">USB_OTG_GNPTXSTS_NPTXQTOP_Pos</a>)</td></tr>
<tr class="separator:gab9fd208770d7a63c0c031fed2b650d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963a180ae1705b5161555d23fc8f9a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga963a180ae1705b5161555d23fc8f9a1e">USB_OTG_GNPTXSTS_NPTXQTOP_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3fecb494258b9c4565f90696e76a599">USB_OTG_GNPTXSTS_NPTXQTOP_Pos</a>)</td></tr>
<tr class="separator:ga963a180ae1705b5161555d23fc8f9a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad681db11aef73b8b65b2528f31fa9668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad681db11aef73b8b65b2528f31fa9668">USB_OTG_GNPTXSTS_NPTXQTOP_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3fecb494258b9c4565f90696e76a599">USB_OTG_GNPTXSTS_NPTXQTOP_Pos</a>)</td></tr>
<tr class="separator:gad681db11aef73b8b65b2528f31fa9668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba22a705c0bd9f3c18a22afcddd3edc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba22a705c0bd9f3c18a22afcddd3edc4">USB_OTG_GNPTXSTS_NPTXQTOP_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3fecb494258b9c4565f90696e76a599">USB_OTG_GNPTXSTS_NPTXQTOP_Pos</a>)</td></tr>
<tr class="separator:gaba22a705c0bd9f3c18a22afcddd3edc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27b3b7a9c8d5bd43eeed11c120b6b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa27b3b7a9c8d5bd43eeed11c120b6b94">USB_OTG_DTHRCTL_NONISOTHREN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa27b3b7a9c8d5bd43eeed11c120b6b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5a75e2c30cc44403d12a7fa3f3bbd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb5a75e2c30cc44403d12a7fa3f3bbd6">USB_OTG_DTHRCTL_NONISOTHREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa27b3b7a9c8d5bd43eeed11c120b6b94">USB_OTG_DTHRCTL_NONISOTHREN_Pos</a>)</td></tr>
<tr class="separator:gafb5a75e2c30cc44403d12a7fa3f3bbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90deedb84e953f01c80f382926cc07f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90deedb84e953f01c80f382926cc07f7">USB_OTG_DTHRCTL_NONISOTHREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb5a75e2c30cc44403d12a7fa3f3bbd6">USB_OTG_DTHRCTL_NONISOTHREN_Msk</a></td></tr>
<tr class="separator:ga90deedb84e953f01c80f382926cc07f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad27878401eaeb8cbf31bcca1aec333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacad27878401eaeb8cbf31bcca1aec333">USB_OTG_DTHRCTL_ISOTHREN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gacad27878401eaeb8cbf31bcca1aec333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1a2aa524f45130efc83e053acb865b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace1a2aa524f45130efc83e053acb865b">USB_OTG_DTHRCTL_ISOTHREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacad27878401eaeb8cbf31bcca1aec333">USB_OTG_DTHRCTL_ISOTHREN_Pos</a>)</td></tr>
<tr class="separator:gace1a2aa524f45130efc83e053acb865b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e741a79f38ab24adc52bd7143af049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04e741a79f38ab24adc52bd7143af049">USB_OTG_DTHRCTL_ISOTHREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace1a2aa524f45130efc83e053acb865b">USB_OTG_DTHRCTL_ISOTHREN_Msk</a></td></tr>
<tr class="separator:ga04e741a79f38ab24adc52bd7143af049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8369129264871f2a808694ae56b143a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8369129264871f2a808694ae56b143a">USB_OTG_DTHRCTL_TXTHRLEN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab8369129264871f2a808694ae56b143a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e14dc940b6baf117c256d9c60aa2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43e14dc940b6baf117c256d9c60aa2e0">USB_OTG_DTHRCTL_TXTHRLEN_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8369129264871f2a808694ae56b143a">USB_OTG_DTHRCTL_TXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:ga43e14dc940b6baf117c256d9c60aa2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89abc875678e55dd6f0404d06fd71ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89abc875678e55dd6f0404d06fd71ac4">USB_OTG_DTHRCTL_TXTHRLEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43e14dc940b6baf117c256d9c60aa2e0">USB_OTG_DTHRCTL_TXTHRLEN_Msk</a></td></tr>
<tr class="separator:ga89abc875678e55dd6f0404d06fd71ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc7e5363efa0a295aa92980b6cc04fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dc7e5363efa0a295aa92980b6cc04fa">USB_OTG_DTHRCTL_TXTHRLEN_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8369129264871f2a808694ae56b143a">USB_OTG_DTHRCTL_TXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:ga6dc7e5363efa0a295aa92980b6cc04fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e5b0ffa7872b1a86a5c1b595e1010e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77e5b0ffa7872b1a86a5c1b595e1010e">USB_OTG_DTHRCTL_TXTHRLEN_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8369129264871f2a808694ae56b143a">USB_OTG_DTHRCTL_TXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:ga77e5b0ffa7872b1a86a5c1b595e1010e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f69f648818f4c055d939afc66946ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05f69f648818f4c055d939afc66946ae">USB_OTG_DTHRCTL_TXTHRLEN_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8369129264871f2a808694ae56b143a">USB_OTG_DTHRCTL_TXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:ga05f69f648818f4c055d939afc66946ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30c1d04c0cdd9d55beae15953ec7693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf30c1d04c0cdd9d55beae15953ec7693">USB_OTG_DTHRCTL_TXTHRLEN_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8369129264871f2a808694ae56b143a">USB_OTG_DTHRCTL_TXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:gaf30c1d04c0cdd9d55beae15953ec7693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49b7ac9081652b86cba455dd0241ec67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49b7ac9081652b86cba455dd0241ec67">USB_OTG_DTHRCTL_TXTHRLEN_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8369129264871f2a808694ae56b143a">USB_OTG_DTHRCTL_TXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:ga49b7ac9081652b86cba455dd0241ec67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5adde0e7e9543650a413afa08241a990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5adde0e7e9543650a413afa08241a990">USB_OTG_DTHRCTL_TXTHRLEN_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8369129264871f2a808694ae56b143a">USB_OTG_DTHRCTL_TXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:ga5adde0e7e9543650a413afa08241a990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d34b0ad2fc0bb5c9fef41cf8d139a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d34b0ad2fc0bb5c9fef41cf8d139a2">USB_OTG_DTHRCTL_TXTHRLEN_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8369129264871f2a808694ae56b143a">USB_OTG_DTHRCTL_TXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:ga13d34b0ad2fc0bb5c9fef41cf8d139a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ac850ea713f1545dcd207e2e5bd104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86ac850ea713f1545dcd207e2e5bd104">USB_OTG_DTHRCTL_TXTHRLEN_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8369129264871f2a808694ae56b143a">USB_OTG_DTHRCTL_TXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:ga86ac850ea713f1545dcd207e2e5bd104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eafc52de58d4605d63ba125ceb08e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4eafc52de58d4605d63ba125ceb08e93">USB_OTG_DTHRCTL_TXTHRLEN_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8369129264871f2a808694ae56b143a">USB_OTG_DTHRCTL_TXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:ga4eafc52de58d4605d63ba125ceb08e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18423f010a887869d9240587099fb245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18423f010a887869d9240587099fb245">USB_OTG_DTHRCTL_RXTHREN_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga18423f010a887869d9240587099fb245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ea756a244f4f1c30f3d1feab40f90d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7ea756a244f4f1c30f3d1feab40f90d">USB_OTG_DTHRCTL_RXTHREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga18423f010a887869d9240587099fb245">USB_OTG_DTHRCTL_RXTHREN_Pos</a>)</td></tr>
<tr class="separator:gad7ea756a244f4f1c30f3d1feab40f90d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd6ccdda30038743b8857ec89c897d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccd6ccdda30038743b8857ec89c897d0">USB_OTG_DTHRCTL_RXTHREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7ea756a244f4f1c30f3d1feab40f90d">USB_OTG_DTHRCTL_RXTHREN_Msk</a></td></tr>
<tr class="separator:gaccd6ccdda30038743b8857ec89c897d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989aba6821e2352c5690961510aad20c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989aba6821e2352c5690961510aad20c">USB_OTG_DTHRCTL_RXTHRLEN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga989aba6821e2352c5690961510aad20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e3d673a7dffea2edb0212199ca55d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86e3d673a7dffea2edb0212199ca55d8">USB_OTG_DTHRCTL_RXTHRLEN_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga989aba6821e2352c5690961510aad20c">USB_OTG_DTHRCTL_RXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:ga86e3d673a7dffea2edb0212199ca55d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33dd5d34180983c398a1944eafd47fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33dd5d34180983c398a1944eafd47fac">USB_OTG_DTHRCTL_RXTHRLEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86e3d673a7dffea2edb0212199ca55d8">USB_OTG_DTHRCTL_RXTHRLEN_Msk</a></td></tr>
<tr class="separator:ga33dd5d34180983c398a1944eafd47fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb6edd2de6ee8c4680a604711920b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfb6edd2de6ee8c4680a604711920b83">USB_OTG_DTHRCTL_RXTHRLEN_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga989aba6821e2352c5690961510aad20c">USB_OTG_DTHRCTL_RXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:gabfb6edd2de6ee8c4680a604711920b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933148ffeb4784606b66a3229d77b921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga933148ffeb4784606b66a3229d77b921">USB_OTG_DTHRCTL_RXTHRLEN_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga989aba6821e2352c5690961510aad20c">USB_OTG_DTHRCTL_RXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:ga933148ffeb4784606b66a3229d77b921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4208cac73e194db119277ed12a69eedd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4208cac73e194db119277ed12a69eedd">USB_OTG_DTHRCTL_RXTHRLEN_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga989aba6821e2352c5690961510aad20c">USB_OTG_DTHRCTL_RXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:ga4208cac73e194db119277ed12a69eedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c499a8120b848257819105790c44aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c499a8120b848257819105790c44aef">USB_OTG_DTHRCTL_RXTHRLEN_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga989aba6821e2352c5690961510aad20c">USB_OTG_DTHRCTL_RXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:ga1c499a8120b848257819105790c44aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8e7493d15184845243110b44ef4e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b8e7493d15184845243110b44ef4e45">USB_OTG_DTHRCTL_RXTHRLEN_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga989aba6821e2352c5690961510aad20c">USB_OTG_DTHRCTL_RXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:ga5b8e7493d15184845243110b44ef4e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a10cc9b79775c3c0067a1b005862f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1a10cc9b79775c3c0067a1b005862f0">USB_OTG_DTHRCTL_RXTHRLEN_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga989aba6821e2352c5690961510aad20c">USB_OTG_DTHRCTL_RXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:gac1a10cc9b79775c3c0067a1b005862f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee1447a1041c5a2b2a88fd2edacb9cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee1447a1041c5a2b2a88fd2edacb9cdf">USB_OTG_DTHRCTL_RXTHRLEN_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga989aba6821e2352c5690961510aad20c">USB_OTG_DTHRCTL_RXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:gaee1447a1041c5a2b2a88fd2edacb9cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f753e4d8650b04a44a092c7581cda36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f753e4d8650b04a44a092c7581cda36">USB_OTG_DTHRCTL_RXTHRLEN_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga989aba6821e2352c5690961510aad20c">USB_OTG_DTHRCTL_RXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:ga2f753e4d8650b04a44a092c7581cda36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2dbf9b5e747cff136273b67258c36e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb2dbf9b5e747cff136273b67258c36e">USB_OTG_DTHRCTL_RXTHRLEN_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga989aba6821e2352c5690961510aad20c">USB_OTG_DTHRCTL_RXTHRLEN_Pos</a>)</td></tr>
<tr class="separator:gabb2dbf9b5e747cff136273b67258c36e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1905c98a839664f140afc08295b0e5a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1905c98a839664f140afc08295b0e5a2">USB_OTG_DTHRCTL_ARPEN_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga1905c98a839664f140afc08295b0e5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23e9fc77b37f86b49a3e6f9bb4f711b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac23e9fc77b37f86b49a3e6f9bb4f711b">USB_OTG_DTHRCTL_ARPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1905c98a839664f140afc08295b0e5a2">USB_OTG_DTHRCTL_ARPEN_Pos</a>)</td></tr>
<tr class="separator:gac23e9fc77b37f86b49a3e6f9bb4f711b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababbacdcc33bdd2be91513fd31c4efbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gababbacdcc33bdd2be91513fd31c4efbc">USB_OTG_DTHRCTL_ARPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac23e9fc77b37f86b49a3e6f9bb4f711b">USB_OTG_DTHRCTL_ARPEN_Msk</a></td></tr>
<tr class="separator:gababbacdcc33bdd2be91513fd31c4efbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga417e459f4724862c9832ec1a3762774c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga417e459f4724862c9832ec1a3762774c">USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga417e459f4724862c9832ec1a3762774c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5d9742bbb59530bdf7648a369aa31a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e5d9742bbb59530bdf7648a369aa31a">USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga417e459f4724862c9832ec1a3762774c">USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos</a>)</td></tr>
<tr class="separator:ga8e5d9742bbb59530bdf7648a369aa31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8129b6a9f51c5131fb60ae0b92887af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8129b6a9f51c5131fb60ae0b92887af">USB_OTG_DIEPEMPMSK_INEPTXFEM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e5d9742bbb59530bdf7648a369aa31a">USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk</a></td></tr>
<tr class="separator:gac8129b6a9f51c5131fb60ae0b92887af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199c8da83c26360084406b7ead8f5d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga199c8da83c26360084406b7ead8f5d3b">USB_OTG_DEACHINT_IEP1INT_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga199c8da83c26360084406b7ead8f5d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad029d48387a2d3e0e29661bab1848c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad029d48387a2d3e0e29661bab1848c41">USB_OTG_DEACHINT_IEP1INT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga199c8da83c26360084406b7ead8f5d3b">USB_OTG_DEACHINT_IEP1INT_Pos</a>)</td></tr>
<tr class="separator:gad029d48387a2d3e0e29661bab1848c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc58bf6e4389a56f5482f3c3b9f0afae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc58bf6e4389a56f5482f3c3b9f0afae">USB_OTG_DEACHINT_IEP1INT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad029d48387a2d3e0e29661bab1848c41">USB_OTG_DEACHINT_IEP1INT_Msk</a></td></tr>
<tr class="separator:gadc58bf6e4389a56f5482f3c3b9f0afae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68088b39445739349ceaf47186f57b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68088b39445739349ceaf47186f57b80">USB_OTG_DEACHINT_OEP1INT_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga68088b39445739349ceaf47186f57b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15176fb77b4e56480776944239113e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15176fb77b4e56480776944239113e2d">USB_OTG_DEACHINT_OEP1INT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68088b39445739349ceaf47186f57b80">USB_OTG_DEACHINT_OEP1INT_Pos</a>)</td></tr>
<tr class="separator:ga15176fb77b4e56480776944239113e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303cb170236d7f710cc125fb1af37179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga303cb170236d7f710cc125fb1af37179">USB_OTG_DEACHINT_OEP1INT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15176fb77b4e56480776944239113e2d">USB_OTG_DEACHINT_OEP1INT_Msk</a></td></tr>
<tr class="separator:ga303cb170236d7f710cc125fb1af37179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa044953a65f22022f0b54cf1f35216cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa044953a65f22022f0b54cf1f35216cc">USB_OTG_GCCFG_PWRDWN_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaa044953a65f22022f0b54cf1f35216cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29705f28087b457d2e6d6ade469b8da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29705f28087b457d2e6d6ade469b8da8">USB_OTG_GCCFG_PWRDWN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa044953a65f22022f0b54cf1f35216cc">USB_OTG_GCCFG_PWRDWN_Pos</a>)</td></tr>
<tr class="separator:ga29705f28087b457d2e6d6ade469b8da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c298cedbc73302fae613084ad098b22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c298cedbc73302fae613084ad098b22">USB_OTG_GCCFG_PWRDWN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29705f28087b457d2e6d6ade469b8da8">USB_OTG_GCCFG_PWRDWN_Msk</a></td></tr>
<tr class="separator:ga4c298cedbc73302fae613084ad098b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd96a2a753042888490b2d8b5cdae0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd96a2a753042888490b2d8b5cdae0f">USB_OTG_GCCFG_I2CPADEN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga5bd96a2a753042888490b2d8b5cdae0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d5a74bbfa9c61ca56b7b1f5a511dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4d5a74bbfa9c61ca56b7b1f5a511dd3">USB_OTG_GCCFG_I2CPADEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd96a2a753042888490b2d8b5cdae0f">USB_OTG_GCCFG_I2CPADEN_Pos</a>)</td></tr>
<tr class="separator:gaa4d5a74bbfa9c61ca56b7b1f5a511dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048469450e7d634cafa2e5677e5182b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga048469450e7d634cafa2e5677e5182b3">USB_OTG_GCCFG_I2CPADEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4d5a74bbfa9c61ca56b7b1f5a511dd3">USB_OTG_GCCFG_I2CPADEN_Msk</a></td></tr>
<tr class="separator:ga048469450e7d634cafa2e5677e5182b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59fa04d9f6d8e352b2a880b2cdd6163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa59fa04d9f6d8e352b2a880b2cdd6163">USB_OTG_GCCFG_VBUSASEN_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaa59fa04d9f6d8e352b2a880b2cdd6163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa234c38562741de2c25aa2d87a53b2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa234c38562741de2c25aa2d87a53b2b9">USB_OTG_GCCFG_VBUSASEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa59fa04d9f6d8e352b2a880b2cdd6163">USB_OTG_GCCFG_VBUSASEN_Pos</a>)</td></tr>
<tr class="separator:gaa234c38562741de2c25aa2d87a53b2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a0db31f98476dc46d77a77475c2991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a0db31f98476dc46d77a77475c2991">USB_OTG_GCCFG_VBUSASEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa234c38562741de2c25aa2d87a53b2b9">USB_OTG_GCCFG_VBUSASEN_Msk</a></td></tr>
<tr class="separator:ga83a0db31f98476dc46d77a77475c2991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a2fb91409323a578610f09cac80a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90a2fb91409323a578610f09cac80a12">USB_OTG_GCCFG_VBUSBSEN_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga90a2fb91409323a578610f09cac80a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11b625bb997a725e1965d4a678f0bea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11b625bb997a725e1965d4a678f0bea4">USB_OTG_GCCFG_VBUSBSEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga90a2fb91409323a578610f09cac80a12">USB_OTG_GCCFG_VBUSBSEN_Pos</a>)</td></tr>
<tr class="separator:ga11b625bb997a725e1965d4a678f0bea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa57c29a5c04621f54b2125536d11b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa57c29a5c04621f54b2125536d11b2">USB_OTG_GCCFG_VBUSBSEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11b625bb997a725e1965d4a678f0bea4">USB_OTG_GCCFG_VBUSBSEN_Msk</a></td></tr>
<tr class="separator:ga1aa57c29a5c04621f54b2125536d11b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36422f7842d3381290b5c7f1e1d920c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36422f7842d3381290b5c7f1e1d920c8">USB_OTG_GCCFG_SOFOUTEN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga36422f7842d3381290b5c7f1e1d920c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e05968150501b4f565898b43d33aed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e05968150501b4f565898b43d33aed8">USB_OTG_GCCFG_SOFOUTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga36422f7842d3381290b5c7f1e1d920c8">USB_OTG_GCCFG_SOFOUTEN_Pos</a>)</td></tr>
<tr class="separator:ga3e05968150501b4f565898b43d33aed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3caba9befa711f3bdeb99e0ed33d608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3caba9befa711f3bdeb99e0ed33d608">USB_OTG_GCCFG_SOFOUTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e05968150501b4f565898b43d33aed8">USB_OTG_GCCFG_SOFOUTEN_Msk</a></td></tr>
<tr class="separator:gac3caba9befa711f3bdeb99e0ed33d608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga198d2b56aa36042fd5874d004d8a71f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga198d2b56aa36042fd5874d004d8a71f5">USB_OTG_GCCFG_NOVBUSSENS_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga198d2b56aa36042fd5874d004d8a71f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84a118dc6bff7012b8a6d944b15089b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84a118dc6bff7012b8a6d944b15089b8">USB_OTG_GCCFG_NOVBUSSENS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga198d2b56aa36042fd5874d004d8a71f5">USB_OTG_GCCFG_NOVBUSSENS_Pos</a>)</td></tr>
<tr class="separator:ga84a118dc6bff7012b8a6d944b15089b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b38845c9338d0637983b3d81fc0c95d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b38845c9338d0637983b3d81fc0c95d">USB_OTG_GCCFG_NOVBUSSENS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84a118dc6bff7012b8a6d944b15089b8">USB_OTG_GCCFG_NOVBUSSENS_Msk</a></td></tr>
<tr class="separator:ga4b38845c9338d0637983b3d81fc0c95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee42186200d9099506cd4c8f877eba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ee42186200d9099506cd4c8f877eba3">USB_OTG_DEACHINTMSK_IEP1INTM_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2ee42186200d9099506cd4c8f877eba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8771cbb994263301333d9847621094e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8771cbb994263301333d9847621094e">USB_OTG_DEACHINTMSK_IEP1INTM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ee42186200d9099506cd4c8f877eba3">USB_OTG_DEACHINTMSK_IEP1INTM_Pos</a>)</td></tr>
<tr class="separator:gaa8771cbb994263301333d9847621094e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga258a2e60f2796217e28607252d4c57bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga258a2e60f2796217e28607252d4c57bf">USB_OTG_DEACHINTMSK_IEP1INTM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8771cbb994263301333d9847621094e">USB_OTG_DEACHINTMSK_IEP1INTM_Msk</a></td></tr>
<tr class="separator:ga258a2e60f2796217e28607252d4c57bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ddea2717e85931ae3085ef697f30311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ddea2717e85931ae3085ef697f30311">USB_OTG_DEACHINTMSK_OEP1INTM_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga2ddea2717e85931ae3085ef697f30311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429749723f28d5ac2c69768ec5340d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga429749723f28d5ac2c69768ec5340d17">USB_OTG_DEACHINTMSK_OEP1INTM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ddea2717e85931ae3085ef697f30311">USB_OTG_DEACHINTMSK_OEP1INTM_Pos</a>)</td></tr>
<tr class="separator:ga429749723f28d5ac2c69768ec5340d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fc88b5e76ded044e77ec4bebbe91ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fc88b5e76ded044e77ec4bebbe91ec5">USB_OTG_DEACHINTMSK_OEP1INTM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga429749723f28d5ac2c69768ec5340d17">USB_OTG_DEACHINTMSK_OEP1INTM_Msk</a></td></tr>
<tr class="separator:ga1fc88b5e76ded044e77ec4bebbe91ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812e14aa406ecfa45f30df73aacbd611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga812e14aa406ecfa45f30df73aacbd611">USB_OTG_CID_PRODUCT_ID_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga812e14aa406ecfa45f30df73aacbd611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c0749f0863635f439e2d8b760eeee17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c0749f0863635f439e2d8b760eeee17">USB_OTG_CID_PRODUCT_ID_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga812e14aa406ecfa45f30df73aacbd611">USB_OTG_CID_PRODUCT_ID_Pos</a>)</td></tr>
<tr class="separator:ga2c0749f0863635f439e2d8b760eeee17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bad40ec1b2cb101eaa49a5605f7a097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bad40ec1b2cb101eaa49a5605f7a097">USB_OTG_CID_PRODUCT_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c0749f0863635f439e2d8b760eeee17">USB_OTG_CID_PRODUCT_ID_Msk</a></td></tr>
<tr class="separator:ga2bad40ec1b2cb101eaa49a5605f7a097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be6178b3fbce4257db1b3272e5108b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5be6178b3fbce4257db1b3272e5108b1">USB_OTG_DIEPEACHMSK1_XFRCM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5be6178b3fbce4257db1b3272e5108b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1c74dcd04816e72d4dcb0cb87407bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e1c74dcd04816e72d4dcb0cb87407bb">USB_OTG_DIEPEACHMSK1_XFRCM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5be6178b3fbce4257db1b3272e5108b1">USB_OTG_DIEPEACHMSK1_XFRCM_Pos</a>)</td></tr>
<tr class="separator:ga3e1c74dcd04816e72d4dcb0cb87407bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3720d0a07deae3c6ff0c6c30c03543c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3720d0a07deae3c6ff0c6c30c03543c">USB_OTG_DIEPEACHMSK1_XFRCM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e1c74dcd04816e72d4dcb0cb87407bb">USB_OTG_DIEPEACHMSK1_XFRCM_Msk</a></td></tr>
<tr class="separator:gaf3720d0a07deae3c6ff0c6c30c03543c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21af2079e378d491e4fb43a5048b422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae21af2079e378d491e4fb43a5048b422">USB_OTG_DIEPEACHMSK1_EPDM_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae21af2079e378d491e4fb43a5048b422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd0e0b574eba98114663d2eafcd3efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd0e0b574eba98114663d2eafcd3efd">USB_OTG_DIEPEACHMSK1_EPDM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae21af2079e378d491e4fb43a5048b422">USB_OTG_DIEPEACHMSK1_EPDM_Pos</a>)</td></tr>
<tr class="separator:ga8cd0e0b574eba98114663d2eafcd3efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e4b8c28bb41136e5d6d3de217e5afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62e4b8c28bb41136e5d6d3de217e5afd">USB_OTG_DIEPEACHMSK1_EPDM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd0e0b574eba98114663d2eafcd3efd">USB_OTG_DIEPEACHMSK1_EPDM_Msk</a></td></tr>
<tr class="separator:ga62e4b8c28bb41136e5d6d3de217e5afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7759259bb9b0d42d020b79d0fe3a8d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7759259bb9b0d42d020b79d0fe3a8d1a">USB_OTG_DIEPEACHMSK1_TOM_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga7759259bb9b0d42d020b79d0fe3a8d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460e8e6ba9daf019aa81f13d097a19fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460e8e6ba9daf019aa81f13d097a19fc">USB_OTG_DIEPEACHMSK1_TOM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7759259bb9b0d42d020b79d0fe3a8d1a">USB_OTG_DIEPEACHMSK1_TOM_Pos</a>)</td></tr>
<tr class="separator:ga460e8e6ba9daf019aa81f13d097a19fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae910eb3d34714653d43579dcface4ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae910eb3d34714653d43579dcface4ead">USB_OTG_DIEPEACHMSK1_TOM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga460e8e6ba9daf019aa81f13d097a19fc">USB_OTG_DIEPEACHMSK1_TOM_Msk</a></td></tr>
<tr class="separator:gae910eb3d34714653d43579dcface4ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f0a7616486631d230baade93ed84d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8f0a7616486631d230baade93ed84d8">USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gad8f0a7616486631d230baade93ed84d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f86ddcb79c7f4467cdcd206e95dec7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f86ddcb79c7f4467cdcd206e95dec7e">USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad8f0a7616486631d230baade93ed84d8">USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos</a>)</td></tr>
<tr class="separator:ga6f86ddcb79c7f4467cdcd206e95dec7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b7b0c15d5b36f6f3925e51d56990ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96b7b0c15d5b36f6f3925e51d56990ac">USB_OTG_DIEPEACHMSK1_ITTXFEMSK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f86ddcb79c7f4467cdcd206e95dec7e">USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk</a></td></tr>
<tr class="separator:ga96b7b0c15d5b36f6f3925e51d56990ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabffd6dd8a5069f4eb0ceacde6f8b1c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabffd6dd8a5069f4eb0ceacde6f8b1c81">USB_OTG_DIEPEACHMSK1_INEPNMM_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gabffd6dd8a5069f4eb0ceacde6f8b1c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc16990fc5f01933112bbba2fa079a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc16990fc5f01933112bbba2fa079a9">USB_OTG_DIEPEACHMSK1_INEPNMM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabffd6dd8a5069f4eb0ceacde6f8b1c81">USB_OTG_DIEPEACHMSK1_INEPNMM_Pos</a>)</td></tr>
<tr class="separator:gafdc16990fc5f01933112bbba2fa079a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcc0f1fab9aac10d6edff07dde25d5bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcc0f1fab9aac10d6edff07dde25d5bc">USB_OTG_DIEPEACHMSK1_INEPNMM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdc16990fc5f01933112bbba2fa079a9">USB_OTG_DIEPEACHMSK1_INEPNMM_Msk</a></td></tr>
<tr class="separator:gafcc0f1fab9aac10d6edff07dde25d5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45a7ceb9a2a0fe26a60b723e80d7f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45a7ceb9a2a0fe26a60b723e80d7f4b">USB_OTG_DIEPEACHMSK1_INEPNEM_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gae45a7ceb9a2a0fe26a60b723e80d7f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga720ea28b3588862d6054ca5b13a7a883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga720ea28b3588862d6054ca5b13a7a883">USB_OTG_DIEPEACHMSK1_INEPNEM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae45a7ceb9a2a0fe26a60b723e80d7f4b">USB_OTG_DIEPEACHMSK1_INEPNEM_Pos</a>)</td></tr>
<tr class="separator:ga720ea28b3588862d6054ca5b13a7a883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ee1bc04de47f522a90619d57086b06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8ee1bc04de47f522a90619d57086b06">USB_OTG_DIEPEACHMSK1_INEPNEM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga720ea28b3588862d6054ca5b13a7a883">USB_OTG_DIEPEACHMSK1_INEPNEM_Msk</a></td></tr>
<tr class="separator:gae8ee1bc04de47f522a90619d57086b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8c4451b16845ea560b21c80640b4d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8c4451b16845ea560b21c80640b4d6">USB_OTG_DIEPEACHMSK1_TXFURM_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0e8c4451b16845ea560b21c80640b4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga227ade985d4eb585dc25efe080981d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga227ade985d4eb585dc25efe080981d66">USB_OTG_DIEPEACHMSK1_TXFURM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8c4451b16845ea560b21c80640b4d6">USB_OTG_DIEPEACHMSK1_TXFURM_Pos</a>)</td></tr>
<tr class="separator:ga227ade985d4eb585dc25efe080981d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c8f64ad39f7ca4fe195b0b03067866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c8f64ad39f7ca4fe195b0b03067866">USB_OTG_DIEPEACHMSK1_TXFURM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga227ade985d4eb585dc25efe080981d66">USB_OTG_DIEPEACHMSK1_TXFURM_Msk</a></td></tr>
<tr class="separator:gaa6c8f64ad39f7ca4fe195b0b03067866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c87f9f2c5c5eeedc735b455a1921afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c87f9f2c5c5eeedc735b455a1921afd">USB_OTG_DIEPEACHMSK1_BIM_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga2c87f9f2c5c5eeedc735b455a1921afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga942df01e1be13f057f2e7ecc286d1621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga942df01e1be13f057f2e7ecc286d1621">USB_OTG_DIEPEACHMSK1_BIM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c87f9f2c5c5eeedc735b455a1921afd">USB_OTG_DIEPEACHMSK1_BIM_Pos</a>)</td></tr>
<tr class="separator:ga942df01e1be13f057f2e7ecc286d1621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4445e5439cad7796d3fc5de74a2ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4445e5439cad7796d3fc5de74a2ed8">USB_OTG_DIEPEACHMSK1_BIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga942df01e1be13f057f2e7ecc286d1621">USB_OTG_DIEPEACHMSK1_BIM_Msk</a></td></tr>
<tr class="separator:gaac4445e5439cad7796d3fc5de74a2ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe57f29d04c457e07e50a6cbcd273505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe57f29d04c457e07e50a6cbcd273505">USB_OTG_DIEPEACHMSK1_NAKM_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gabe57f29d04c457e07e50a6cbcd273505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63e3d316ebc4d1b530ac5da37be23e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63e3d316ebc4d1b530ac5da37be23e6e">USB_OTG_DIEPEACHMSK1_NAKM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabe57f29d04c457e07e50a6cbcd273505">USB_OTG_DIEPEACHMSK1_NAKM_Pos</a>)</td></tr>
<tr class="separator:ga63e3d316ebc4d1b530ac5da37be23e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4089e9aeb641963584d76c932f78e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4089e9aeb641963584d76c932f78e06">USB_OTG_DIEPEACHMSK1_NAKM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63e3d316ebc4d1b530ac5da37be23e6e">USB_OTG_DIEPEACHMSK1_NAKM_Msk</a></td></tr>
<tr class="separator:gaa4089e9aeb641963584d76c932f78e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd91baead77bc3be91bf92566210fca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd91baead77bc3be91bf92566210fca2">USB_OTG_HPRT_PCSTS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacd91baead77bc3be91bf92566210fca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6277ab1fc490e322b3da7f1ebab56dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6277ab1fc490e322b3da7f1ebab56dce">USB_OTG_HPRT_PCSTS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd91baead77bc3be91bf92566210fca2">USB_OTG_HPRT_PCSTS_Pos</a>)</td></tr>
<tr class="separator:ga6277ab1fc490e322b3da7f1ebab56dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b303083e66f3018e57dbb275b6f4b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01b303083e66f3018e57dbb275b6f4b5">USB_OTG_HPRT_PCSTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6277ab1fc490e322b3da7f1ebab56dce">USB_OTG_HPRT_PCSTS_Msk</a></td></tr>
<tr class="separator:ga01b303083e66f3018e57dbb275b6f4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a5c1b6c67d02966503ed2867676c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20a5c1b6c67d02966503ed2867676c03">USB_OTG_HPRT_PCDET_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga20a5c1b6c67d02966503ed2867676c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd445d6f75df03444eb8b978d39f1e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd445d6f75df03444eb8b978d39f1e6f">USB_OTG_HPRT_PCDET_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20a5c1b6c67d02966503ed2867676c03">USB_OTG_HPRT_PCDET_Pos</a>)</td></tr>
<tr class="separator:gafd445d6f75df03444eb8b978d39f1e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bd9f8a9da09f9d52f19b8e68551c285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bd9f8a9da09f9d52f19b8e68551c285">USB_OTG_HPRT_PCDET</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd445d6f75df03444eb8b978d39f1e6f">USB_OTG_HPRT_PCDET_Msk</a></td></tr>
<tr class="separator:ga1bd9f8a9da09f9d52f19b8e68551c285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45a500ec95308387eebdfb881c0fcfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa45a500ec95308387eebdfb881c0fcfc">USB_OTG_HPRT_PENA_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa45a500ec95308387eebdfb881c0fcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8068309917d8be1de7bc9a2d9dea22e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8068309917d8be1de7bc9a2d9dea22e6">USB_OTG_HPRT_PENA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa45a500ec95308387eebdfb881c0fcfc">USB_OTG_HPRT_PENA_Pos</a>)</td></tr>
<tr class="separator:ga8068309917d8be1de7bc9a2d9dea22e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ad10f10631095aeb7a27e0475242f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95ad10f10631095aeb7a27e0475242f0">USB_OTG_HPRT_PENA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8068309917d8be1de7bc9a2d9dea22e6">USB_OTG_HPRT_PENA_Msk</a></td></tr>
<tr class="separator:ga95ad10f10631095aeb7a27e0475242f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e25510c52062775f4155eb233a4bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47e25510c52062775f4155eb233a4bca">USB_OTG_HPRT_PENCHNG_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga47e25510c52062775f4155eb233a4bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e7655490c7bdff631166769d46838d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2e7655490c7bdff631166769d46838d">USB_OTG_HPRT_PENCHNG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga47e25510c52062775f4155eb233a4bca">USB_OTG_HPRT_PENCHNG_Pos</a>)</td></tr>
<tr class="separator:gae2e7655490c7bdff631166769d46838d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d84be9a2f9c7f8750ee448c99164821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d84be9a2f9c7f8750ee448c99164821">USB_OTG_HPRT_PENCHNG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2e7655490c7bdff631166769d46838d">USB_OTG_HPRT_PENCHNG_Msk</a></td></tr>
<tr class="separator:ga7d84be9a2f9c7f8750ee448c99164821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3602a595b6dd2c43483e6df37567ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3602a595b6dd2c43483e6df37567ebc">USB_OTG_HPRT_POCA_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gab3602a595b6dd2c43483e6df37567ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf14c79e04bc40d676bb24be0b41145ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf14c79e04bc40d676bb24be0b41145ca">USB_OTG_HPRT_POCA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3602a595b6dd2c43483e6df37567ebc">USB_OTG_HPRT_POCA_Pos</a>)</td></tr>
<tr class="separator:gaf14c79e04bc40d676bb24be0b41145ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d510d6215d72faac65ad3109f009af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d510d6215d72faac65ad3109f009af">USB_OTG_HPRT_POCA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf14c79e04bc40d676bb24be0b41145ca">USB_OTG_HPRT_POCA_Msk</a></td></tr>
<tr class="separator:gac4d510d6215d72faac65ad3109f009af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12d375e01d04a960d38b26dd2e8685f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac12d375e01d04a960d38b26dd2e8685f">USB_OTG_HPRT_POCCHNG_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gac12d375e01d04a960d38b26dd2e8685f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63a4749bf5614ee8388364463ef039d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63a4749bf5614ee8388364463ef039d6">USB_OTG_HPRT_POCCHNG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac12d375e01d04a960d38b26dd2e8685f">USB_OTG_HPRT_POCCHNG_Pos</a>)</td></tr>
<tr class="separator:ga63a4749bf5614ee8388364463ef039d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc46d2c0e7f2525ad2d1dcb41c5e3814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc46d2c0e7f2525ad2d1dcb41c5e3814">USB_OTG_HPRT_POCCHNG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63a4749bf5614ee8388364463ef039d6">USB_OTG_HPRT_POCCHNG_Msk</a></td></tr>
<tr class="separator:gabc46d2c0e7f2525ad2d1dcb41c5e3814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33aaef70a252270021a2aaef1c33b726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33aaef70a252270021a2aaef1c33b726">USB_OTG_HPRT_PRES_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga33aaef70a252270021a2aaef1c33b726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cf39420fbe05f13da97b9d4f54c753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf39420fbe05f13da97b9d4f54c753">USB_OTG_HPRT_PRES_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga33aaef70a252270021a2aaef1c33b726">USB_OTG_HPRT_PRES_Pos</a>)</td></tr>
<tr class="separator:gad3cf39420fbe05f13da97b9d4f54c753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga643fdc3285aa718952214857d15dadfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga643fdc3285aa718952214857d15dadfb">USB_OTG_HPRT_PRES</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf39420fbe05f13da97b9d4f54c753">USB_OTG_HPRT_PRES_Msk</a></td></tr>
<tr class="separator:ga643fdc3285aa718952214857d15dadfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017663af01aba7f6745732a92f731668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga017663af01aba7f6745732a92f731668">USB_OTG_HPRT_PSUSP_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga017663af01aba7f6745732a92f731668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5b1f55077b63ba7fda82f1d5d06de23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5b1f55077b63ba7fda82f1d5d06de23">USB_OTG_HPRT_PSUSP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga017663af01aba7f6745732a92f731668">USB_OTG_HPRT_PSUSP_Pos</a>)</td></tr>
<tr class="separator:gad5b1f55077b63ba7fda82f1d5d06de23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98db6454c00ab942c1ca969ebb192f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98db6454c00ab942c1ca969ebb192f67">USB_OTG_HPRT_PSUSP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5b1f55077b63ba7fda82f1d5d06de23">USB_OTG_HPRT_PSUSP_Msk</a></td></tr>
<tr class="separator:ga98db6454c00ab942c1ca969ebb192f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac3ce670bb14739add1077513f30a91e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac3ce670bb14739add1077513f30a91e">USB_OTG_HPRT_PRST_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaac3ce670bb14739add1077513f30a91e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c4eb727f6b37a90e1b9a2aaa64414d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26c4eb727f6b37a90e1b9a2aaa64414d">USB_OTG_HPRT_PRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaac3ce670bb14739add1077513f30a91e">USB_OTG_HPRT_PRST_Pos</a>)</td></tr>
<tr class="separator:ga26c4eb727f6b37a90e1b9a2aaa64414d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5741bb0728c8ccf320ef609699c3425a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5741bb0728c8ccf320ef609699c3425a">USB_OTG_HPRT_PRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26c4eb727f6b37a90e1b9a2aaa64414d">USB_OTG_HPRT_PRST_Msk</a></td></tr>
<tr class="separator:ga5741bb0728c8ccf320ef609699c3425a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b46c779a0b842af9f269ad488a9ed58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b46c779a0b842af9f269ad488a9ed58">USB_OTG_HPRT_PLSTS_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga4b46c779a0b842af9f269ad488a9ed58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b757dac879fce7dae5214b192863ea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b757dac879fce7dae5214b192863ea2">USB_OTG_HPRT_PLSTS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b46c779a0b842af9f269ad488a9ed58">USB_OTG_HPRT_PLSTS_Pos</a>)</td></tr>
<tr class="separator:ga2b757dac879fce7dae5214b192863ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a3c8eb0d6b7eea1f4aaf60bb27b15c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0a3c8eb0d6b7eea1f4aaf60bb27b15c">USB_OTG_HPRT_PLSTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b757dac879fce7dae5214b192863ea2">USB_OTG_HPRT_PLSTS_Msk</a></td></tr>
<tr class="separator:gad0a3c8eb0d6b7eea1f4aaf60bb27b15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bbb5a9719331ba00d44ff01b267bf7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bbb5a9719331ba00d44ff01b267bf7d">USB_OTG_HPRT_PLSTS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b46c779a0b842af9f269ad488a9ed58">USB_OTG_HPRT_PLSTS_Pos</a>)</td></tr>
<tr class="separator:ga2bbb5a9719331ba00d44ff01b267bf7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87cecc544d0c1d8e778c3a598da9276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae87cecc544d0c1d8e778c3a598da9276">USB_OTG_HPRT_PLSTS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b46c779a0b842af9f269ad488a9ed58">USB_OTG_HPRT_PLSTS_Pos</a>)</td></tr>
<tr class="separator:gae87cecc544d0c1d8e778c3a598da9276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c07618a453428a840a89100f6dab38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88c07618a453428a840a89100f6dab38">USB_OTG_HPRT_PPWR_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga88c07618a453428a840a89100f6dab38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd2ac835835be4a80bc43659d300ebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cd2ac835835be4a80bc43659d300ebe">USB_OTG_HPRT_PPWR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga88c07618a453428a840a89100f6dab38">USB_OTG_HPRT_PPWR_Pos</a>)</td></tr>
<tr class="separator:ga6cd2ac835835be4a80bc43659d300ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20965e6de30c19d8b0f355f62680c180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20965e6de30c19d8b0f355f62680c180">USB_OTG_HPRT_PPWR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cd2ac835835be4a80bc43659d300ebe">USB_OTG_HPRT_PPWR_Msk</a></td></tr>
<tr class="separator:ga20965e6de30c19d8b0f355f62680c180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07ff20317b07fd8655f12cdc0e4dba61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07ff20317b07fd8655f12cdc0e4dba61">USB_OTG_HPRT_PTCTL_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga07ff20317b07fd8655f12cdc0e4dba61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a02e11d6a1f700ee19fcc08117ebe16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a02e11d6a1f700ee19fcc08117ebe16">USB_OTG_HPRT_PTCTL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga07ff20317b07fd8655f12cdc0e4dba61">USB_OTG_HPRT_PTCTL_Pos</a>)</td></tr>
<tr class="separator:ga3a02e11d6a1f700ee19fcc08117ebe16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01677a7e4ccb6c54d7bce0cba3899bfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01677a7e4ccb6c54d7bce0cba3899bfb">USB_OTG_HPRT_PTCTL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a02e11d6a1f700ee19fcc08117ebe16">USB_OTG_HPRT_PTCTL_Msk</a></td></tr>
<tr class="separator:ga01677a7e4ccb6c54d7bce0cba3899bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4faf063b47c7bc83c090e6000e9162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f4faf063b47c7bc83c090e6000e9162">USB_OTG_HPRT_PTCTL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga07ff20317b07fd8655f12cdc0e4dba61">USB_OTG_HPRT_PTCTL_Pos</a>)</td></tr>
<tr class="separator:ga3f4faf063b47c7bc83c090e6000e9162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791b063b5e86ffbbfd6980f447408e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga791b063b5e86ffbbfd6980f447408e83">USB_OTG_HPRT_PTCTL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga07ff20317b07fd8655f12cdc0e4dba61">USB_OTG_HPRT_PTCTL_Pos</a>)</td></tr>
<tr class="separator:ga791b063b5e86ffbbfd6980f447408e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6491b21dbe177ecb91628169d02b8c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6491b21dbe177ecb91628169d02b8c76">USB_OTG_HPRT_PTCTL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga07ff20317b07fd8655f12cdc0e4dba61">USB_OTG_HPRT_PTCTL_Pos</a>)</td></tr>
<tr class="separator:ga6491b21dbe177ecb91628169d02b8c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087d26522b46212d380ca5a1e1c16fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087d26522b46212d380ca5a1e1c16fed">USB_OTG_HPRT_PTCTL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga07ff20317b07fd8655f12cdc0e4dba61">USB_OTG_HPRT_PTCTL_Pos</a>)</td></tr>
<tr class="separator:ga087d26522b46212d380ca5a1e1c16fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55160c4571f2bcfb4a77c907b0b7c07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55160c4571f2bcfb4a77c907b0b7c07c">USB_OTG_HPRT_PSPD_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga55160c4571f2bcfb4a77c907b0b7c07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c65cc05ea21eebd9013f9f84880385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66c65cc05ea21eebd9013f9f84880385">USB_OTG_HPRT_PSPD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55160c4571f2bcfb4a77c907b0b7c07c">USB_OTG_HPRT_PSPD_Pos</a>)</td></tr>
<tr class="separator:ga66c65cc05ea21eebd9013f9f84880385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a28ddd62304e263536ff9b5cd855ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a28ddd62304e263536ff9b5cd855ff5">USB_OTG_HPRT_PSPD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66c65cc05ea21eebd9013f9f84880385">USB_OTG_HPRT_PSPD_Msk</a></td></tr>
<tr class="separator:ga5a28ddd62304e263536ff9b5cd855ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47d8caa24e4f5e6b66e4d70d549d5fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac47d8caa24e4f5e6b66e4d70d549d5fa">USB_OTG_HPRT_PSPD_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55160c4571f2bcfb4a77c907b0b7c07c">USB_OTG_HPRT_PSPD_Pos</a>)</td></tr>
<tr class="separator:gac47d8caa24e4f5e6b66e4d70d549d5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b8f7977f0d956d6955efd2640530f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b8f7977f0d956d6955efd2640530f73">USB_OTG_HPRT_PSPD_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55160c4571f2bcfb4a77c907b0b7c07c">USB_OTG_HPRT_PSPD_Pos</a>)</td></tr>
<tr class="separator:ga1b8f7977f0d956d6955efd2640530f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c80b485139155fd7ede8a5b78af293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c80b485139155fd7ede8a5b78af293">USB_OTG_DOEPEACHMSK1_XFRCM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga50c80b485139155fd7ede8a5b78af293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1124b10adb855eb49ab052fd8f7adf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1124b10adb855eb49ab052fd8f7adf5">USB_OTG_DOEPEACHMSK1_XFRCM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga50c80b485139155fd7ede8a5b78af293">USB_OTG_DOEPEACHMSK1_XFRCM_Pos</a>)</td></tr>
<tr class="separator:gaa1124b10adb855eb49ab052fd8f7adf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f709b5af2c771d66d240adef5d8be21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f709b5af2c771d66d240adef5d8be21">USB_OTG_DOEPEACHMSK1_XFRCM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1124b10adb855eb49ab052fd8f7adf5">USB_OTG_DOEPEACHMSK1_XFRCM_Msk</a></td></tr>
<tr class="separator:ga4f709b5af2c771d66d240adef5d8be21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac39a208617e70f246d83e7ca33f2d63a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac39a208617e70f246d83e7ca33f2d63a">USB_OTG_DOEPEACHMSK1_EPDM_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac39a208617e70f246d83e7ca33f2d63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c0d1dc807789f08756d5eebc35065e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c0d1dc807789f08756d5eebc35065e5">USB_OTG_DOEPEACHMSK1_EPDM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac39a208617e70f246d83e7ca33f2d63a">USB_OTG_DOEPEACHMSK1_EPDM_Pos</a>)</td></tr>
<tr class="separator:ga6c0d1dc807789f08756d5eebc35065e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866580df1a60ef8b3347d63b1369f76e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga866580df1a60ef8b3347d63b1369f76e">USB_OTG_DOEPEACHMSK1_EPDM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c0d1dc807789f08756d5eebc35065e5">USB_OTG_DOEPEACHMSK1_EPDM_Msk</a></td></tr>
<tr class="separator:ga866580df1a60ef8b3347d63b1369f76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a3e66bdba3af962f77a2643a8dfe38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2a3e66bdba3af962f77a2643a8dfe38">USB_OTG_DOEPEACHMSK1_TOM_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae2a3e66bdba3af962f77a2643a8dfe38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae427974c1d2cd44962a72e5ad4d9e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae427974c1d2cd44962a72e5ad4d9e68">USB_OTG_DOEPEACHMSK1_TOM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae2a3e66bdba3af962f77a2643a8dfe38">USB_OTG_DOEPEACHMSK1_TOM_Pos</a>)</td></tr>
<tr class="separator:gaae427974c1d2cd44962a72e5ad4d9e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga038706cd615636fe5bf10e6636b3c035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga038706cd615636fe5bf10e6636b3c035">USB_OTG_DOEPEACHMSK1_TOM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae427974c1d2cd44962a72e5ad4d9e68">USB_OTG_DOEPEACHMSK1_TOM_Msk</a></td></tr>
<tr class="separator:ga038706cd615636fe5bf10e6636b3c035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20102cf4a07490f60bd525bce51de6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20102cf4a07490f60bd525bce51de6b6">USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga20102cf4a07490f60bd525bce51de6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga958f2820ea10558695b00400bfed9927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga958f2820ea10558695b00400bfed9927">USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20102cf4a07490f60bd525bce51de6b6">USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos</a>)</td></tr>
<tr class="separator:ga958f2820ea10558695b00400bfed9927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8821806fb4cb204d97dbb965e5067d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace8821806fb4cb204d97dbb965e5067d">USB_OTG_DOEPEACHMSK1_ITTXFEMSK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga958f2820ea10558695b00400bfed9927">USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk</a></td></tr>
<tr class="separator:gace8821806fb4cb204d97dbb965e5067d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0a86e9dbdf4a15922a6503e78c2f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe0a86e9dbdf4a15922a6503e78c2f67">USB_OTG_DOEPEACHMSK1_INEPNMM_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gabe0a86e9dbdf4a15922a6503e78c2f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0193a714c31b0cf57e25588071cc637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0193a714c31b0cf57e25588071cc637">USB_OTG_DOEPEACHMSK1_INEPNMM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabe0a86e9dbdf4a15922a6503e78c2f67">USB_OTG_DOEPEACHMSK1_INEPNMM_Pos</a>)</td></tr>
<tr class="separator:gaa0193a714c31b0cf57e25588071cc637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d91d742e89a430937207cca6dd0a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20d91d742e89a430937207cca6dd0a1a">USB_OTG_DOEPEACHMSK1_INEPNMM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0193a714c31b0cf57e25588071cc637">USB_OTG_DOEPEACHMSK1_INEPNMM_Msk</a></td></tr>
<tr class="separator:ga20d91d742e89a430937207cca6dd0a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773825312f8b0edbb607a5fea843c882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga773825312f8b0edbb607a5fea843c882">USB_OTG_DOEPEACHMSK1_INEPNEM_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga773825312f8b0edbb607a5fea843c882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b4fd478ae41b36f08356f9c98840d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6b4fd478ae41b36f08356f9c98840d5">USB_OTG_DOEPEACHMSK1_INEPNEM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga773825312f8b0edbb607a5fea843c882">USB_OTG_DOEPEACHMSK1_INEPNEM_Pos</a>)</td></tr>
<tr class="separator:gaa6b4fd478ae41b36f08356f9c98840d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a879622564efeb3244262bf9419818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73a879622564efeb3244262bf9419818">USB_OTG_DOEPEACHMSK1_INEPNEM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6b4fd478ae41b36f08356f9c98840d5">USB_OTG_DOEPEACHMSK1_INEPNEM_Msk</a></td></tr>
<tr class="separator:ga73a879622564efeb3244262bf9419818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae23cef3a94a622721e9f36176b8ee292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae23cef3a94a622721e9f36176b8ee292">USB_OTG_DOEPEACHMSK1_TXFURM_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae23cef3a94a622721e9f36176b8ee292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd6db454cff3d758f6d9d36f8bac8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd6db454cff3d758f6d9d36f8bac8c1">USB_OTG_DOEPEACHMSK1_TXFURM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae23cef3a94a622721e9f36176b8ee292">USB_OTG_DOEPEACHMSK1_TXFURM_Pos</a>)</td></tr>
<tr class="separator:ga3bd6db454cff3d758f6d9d36f8bac8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3ca9111b1b74380566ce72b6c985560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3ca9111b1b74380566ce72b6c985560">USB_OTG_DOEPEACHMSK1_TXFURM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd6db454cff3d758f6d9d36f8bac8c1">USB_OTG_DOEPEACHMSK1_TXFURM_Msk</a></td></tr>
<tr class="separator:gaa3ca9111b1b74380566ce72b6c985560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a209e39fa583a74b58fa30ccc01496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85a209e39fa583a74b58fa30ccc01496">USB_OTG_DOEPEACHMSK1_BIM_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga85a209e39fa583a74b58fa30ccc01496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b101ae377598650c667420a8465cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4b101ae377598650c667420a8465cef">USB_OTG_DOEPEACHMSK1_BIM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga85a209e39fa583a74b58fa30ccc01496">USB_OTG_DOEPEACHMSK1_BIM_Pos</a>)</td></tr>
<tr class="separator:gad4b101ae377598650c667420a8465cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa99f230d086cf41692cfab0c1aad0f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa99f230d086cf41692cfab0c1aad0f26">USB_OTG_DOEPEACHMSK1_BIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4b101ae377598650c667420a8465cef">USB_OTG_DOEPEACHMSK1_BIM_Msk</a></td></tr>
<tr class="separator:gaa99f230d086cf41692cfab0c1aad0f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d940b15d335a584cb074297e330804c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d940b15d335a584cb074297e330804c">USB_OTG_DOEPEACHMSK1_BERRM_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga7d940b15d335a584cb074297e330804c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8873ed6ca0091147855a58b22054ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb8873ed6ca0091147855a58b22054ed">USB_OTG_DOEPEACHMSK1_BERRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d940b15d335a584cb074297e330804c">USB_OTG_DOEPEACHMSK1_BERRM_Pos</a>)</td></tr>
<tr class="separator:gadb8873ed6ca0091147855a58b22054ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eecdae7aa0c9b1b40f219e8b0c18879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eecdae7aa0c9b1b40f219e8b0c18879">USB_OTG_DOEPEACHMSK1_BERRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb8873ed6ca0091147855a58b22054ed">USB_OTG_DOEPEACHMSK1_BERRM_Msk</a></td></tr>
<tr class="separator:ga3eecdae7aa0c9b1b40f219e8b0c18879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6935021f39b8b2ba43e5e963c441c0bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6935021f39b8b2ba43e5e963c441c0bf">USB_OTG_DOEPEACHMSK1_NAKM_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga6935021f39b8b2ba43e5e963c441c0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94cf1998cd40af00f7295c221fd4850b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94cf1998cd40af00f7295c221fd4850b">USB_OTG_DOEPEACHMSK1_NAKM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6935021f39b8b2ba43e5e963c441c0bf">USB_OTG_DOEPEACHMSK1_NAKM_Pos</a>)</td></tr>
<tr class="separator:ga94cf1998cd40af00f7295c221fd4850b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98fa7db10f7b8e4998d30646a9e8e266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98fa7db10f7b8e4998d30646a9e8e266">USB_OTG_DOEPEACHMSK1_NAKM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94cf1998cd40af00f7295c221fd4850b">USB_OTG_DOEPEACHMSK1_NAKM_Msk</a></td></tr>
<tr class="separator:ga98fa7db10f7b8e4998d30646a9e8e266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9738465ddedbad09f63f86d8932235ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9738465ddedbad09f63f86d8932235ca">USB_OTG_DOEPEACHMSK1_NYETM_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga9738465ddedbad09f63f86d8932235ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cfdf8dc17970f375d544ff23c3369fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cfdf8dc17970f375d544ff23c3369fc">USB_OTG_DOEPEACHMSK1_NYETM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9738465ddedbad09f63f86d8932235ca">USB_OTG_DOEPEACHMSK1_NYETM_Pos</a>)</td></tr>
<tr class="separator:ga5cfdf8dc17970f375d544ff23c3369fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcea3bd49b83367b4f62c554815770e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcea3bd49b83367b4f62c554815770e">USB_OTG_DOEPEACHMSK1_NYETM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cfdf8dc17970f375d544ff23c3369fc">USB_OTG_DOEPEACHMSK1_NYETM_Msk</a></td></tr>
<tr class="separator:ga5bcea3bd49b83367b4f62c554815770e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249c1794df3b2690031184ae330118e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga249c1794df3b2690031184ae330118e7">USB_OTG_HPTXFSIZ_PTXSA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga249c1794df3b2690031184ae330118e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be1af071c308f74cf353d2ce3d691b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9be1af071c308f74cf353d2ce3d691b9">USB_OTG_HPTXFSIZ_PTXSA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga249c1794df3b2690031184ae330118e7">USB_OTG_HPTXFSIZ_PTXSA_Pos</a>)</td></tr>
<tr class="separator:ga9be1af071c308f74cf353d2ce3d691b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62a28fc8c8ab16a52858febfbb0382ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62a28fc8c8ab16a52858febfbb0382ef">USB_OTG_HPTXFSIZ_PTXSA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9be1af071c308f74cf353d2ce3d691b9">USB_OTG_HPTXFSIZ_PTXSA_Msk</a></td></tr>
<tr class="separator:ga62a28fc8c8ab16a52858febfbb0382ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab930c4f0f50e3f18256064a8f2bdb2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab930c4f0f50e3f18256064a8f2bdb2b4">USB_OTG_HPTXFSIZ_PTXFD_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gab930c4f0f50e3f18256064a8f2bdb2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5b79b979f2e9443324066faaa92245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b5b79b979f2e9443324066faaa92245">USB_OTG_HPTXFSIZ_PTXFD_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab930c4f0f50e3f18256064a8f2bdb2b4">USB_OTG_HPTXFSIZ_PTXFD_Pos</a>)</td></tr>
<tr class="separator:ga1b5b79b979f2e9443324066faaa92245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a628f9094f55c620b2846635803781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85a628f9094f55c620b2846635803781">USB_OTG_HPTXFSIZ_PTXFD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b5b79b979f2e9443324066faaa92245">USB_OTG_HPTXFSIZ_PTXFD_Msk</a></td></tr>
<tr class="separator:ga85a628f9094f55c620b2846635803781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f340944f765c7e6ed22c40b337d8fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f340944f765c7e6ed22c40b337d8fc1">USB_OTG_DIEPCTL_MPSIZ_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6f340944f765c7e6ed22c40b337d8fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea4a7999fe1ba166d761a56a5f045aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea4a7999fe1ba166d761a56a5f045aa">USB_OTG_DIEPCTL_MPSIZ_Msk</a>&#160;&#160;&#160;(0x7FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f340944f765c7e6ed22c40b337d8fc1">USB_OTG_DIEPCTL_MPSIZ_Pos</a>)</td></tr>
<tr class="separator:ga9ea4a7999fe1ba166d761a56a5f045aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda35dcaaa3faa8443bec36b9edc438e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabda35dcaaa3faa8443bec36b9edc438e">USB_OTG_DIEPCTL_MPSIZ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea4a7999fe1ba166d761a56a5f045aa">USB_OTG_DIEPCTL_MPSIZ_Msk</a></td></tr>
<tr class="separator:gabda35dcaaa3faa8443bec36b9edc438e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3259dc5bb86cce573ba8469dc82573f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3259dc5bb86cce573ba8469dc82573f">USB_OTG_DIEPCTL_USBAEP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad3259dc5bb86cce573ba8469dc82573f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2847317d82bfe14ae48839902c177dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2847317d82bfe14ae48839902c177dd">USB_OTG_DIEPCTL_USBAEP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad3259dc5bb86cce573ba8469dc82573f">USB_OTG_DIEPCTL_USBAEP_Pos</a>)</td></tr>
<tr class="separator:gaf2847317d82bfe14ae48839902c177dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52604d4a0d7b24ad619a2860003e8fe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52604d4a0d7b24ad619a2860003e8fe3">USB_OTG_DIEPCTL_USBAEP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2847317d82bfe14ae48839902c177dd">USB_OTG_DIEPCTL_USBAEP_Msk</a></td></tr>
<tr class="separator:ga52604d4a0d7b24ad619a2860003e8fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4ea8a7d612c65303a2d6e6c89a6e99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4ea8a7d612c65303a2d6e6c89a6e99c">USB_OTG_DIEPCTL_EONUM_DPID_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae4ea8a7d612c65303a2d6e6c89a6e99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d849a015e877f7b9e4a82291a9997b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d849a015e877f7b9e4a82291a9997b">USB_OTG_DIEPCTL_EONUM_DPID_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae4ea8a7d612c65303a2d6e6c89a6e99c">USB_OTG_DIEPCTL_EONUM_DPID_Pos</a>)</td></tr>
<tr class="separator:gab4d849a015e877f7b9e4a82291a9997b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f908cbb98598542f631c746bc3a85a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f908cbb98598542f631c746bc3a85a1">USB_OTG_DIEPCTL_EONUM_DPID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4d849a015e877f7b9e4a82291a9997b">USB_OTG_DIEPCTL_EONUM_DPID_Msk</a></td></tr>
<tr class="separator:ga1f908cbb98598542f631c746bc3a85a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78ccc71651a434402bef238206f3cd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78ccc71651a434402bef238206f3cd32">USB_OTG_DIEPCTL_NAKSTS_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga78ccc71651a434402bef238206f3cd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e2e960476f1b5e1e205bef19c30b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48e2e960476f1b5e1e205bef19c30b5b">USB_OTG_DIEPCTL_NAKSTS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78ccc71651a434402bef238206f3cd32">USB_OTG_DIEPCTL_NAKSTS_Pos</a>)</td></tr>
<tr class="separator:ga48e2e960476f1b5e1e205bef19c30b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa35782f7d920f0c6520db137bce768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aa35782f7d920f0c6520db137bce768">USB_OTG_DIEPCTL_NAKSTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48e2e960476f1b5e1e205bef19c30b5b">USB_OTG_DIEPCTL_NAKSTS_Msk</a></td></tr>
<tr class="separator:ga3aa35782f7d920f0c6520db137bce768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadfa549c62330bf01de4ddb187ce5e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadfa549c62330bf01de4ddb187ce5e96">USB_OTG_DIEPCTL_EPTYP_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaadfa549c62330bf01de4ddb187ce5e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf416ce016be26169bcb25b1eea153f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf416ce016be26169bcb25b1eea153f08">USB_OTG_DIEPCTL_EPTYP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaadfa549c62330bf01de4ddb187ce5e96">USB_OTG_DIEPCTL_EPTYP_Pos</a>)</td></tr>
<tr class="separator:gaf416ce016be26169bcb25b1eea153f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc1b4e978ef3a22450da75f2608dff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fc1b4e978ef3a22450da75f2608dff2">USB_OTG_DIEPCTL_EPTYP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf416ce016be26169bcb25b1eea153f08">USB_OTG_DIEPCTL_EPTYP_Msk</a></td></tr>
<tr class="separator:ga2fc1b4e978ef3a22450da75f2608dff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da4d418faa4245347a4ad3c1b8334d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4da4d418faa4245347a4ad3c1b8334d9">USB_OTG_DIEPCTL_EPTYP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaadfa549c62330bf01de4ddb187ce5e96">USB_OTG_DIEPCTL_EPTYP_Pos</a>)</td></tr>
<tr class="separator:ga4da4d418faa4245347a4ad3c1b8334d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ca76cb985239ed613062b1087075ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2ca76cb985239ed613062b1087075ab">USB_OTG_DIEPCTL_EPTYP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaadfa549c62330bf01de4ddb187ce5e96">USB_OTG_DIEPCTL_EPTYP_Pos</a>)</td></tr>
<tr class="separator:gae2ca76cb985239ed613062b1087075ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740abf97e28d1670808797448f75d062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga740abf97e28d1670808797448f75d062">USB_OTG_DIEPCTL_STALL_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga740abf97e28d1670808797448f75d062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b289fbf1a810cefd61091e9affcf62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72b289fbf1a810cefd61091e9affcf62">USB_OTG_DIEPCTL_STALL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga740abf97e28d1670808797448f75d062">USB_OTG_DIEPCTL_STALL_Pos</a>)</td></tr>
<tr class="separator:ga72b289fbf1a810cefd61091e9affcf62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab313ac4b4a0d85f45af3733d574cb9a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab313ac4b4a0d85f45af3733d574cb9a9">USB_OTG_DIEPCTL_STALL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72b289fbf1a810cefd61091e9affcf62">USB_OTG_DIEPCTL_STALL_Msk</a></td></tr>
<tr class="separator:gab313ac4b4a0d85f45af3733d574cb9a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84597138dd8b05b14b586fd8d51013ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84597138dd8b05b14b586fd8d51013ff">USB_OTG_DIEPCTL_TXFNUM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga84597138dd8b05b14b586fd8d51013ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e8e627baaad5f7ed0176d106ec0f43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e8e627baaad5f7ed0176d106ec0f43a">USB_OTG_DIEPCTL_TXFNUM_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84597138dd8b05b14b586fd8d51013ff">USB_OTG_DIEPCTL_TXFNUM_Pos</a>)</td></tr>
<tr class="separator:ga6e8e627baaad5f7ed0176d106ec0f43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a4ce33e0e644c9439c9cce59b2edfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2a4ce33e0e644c9439c9cce59b2edfa">USB_OTG_DIEPCTL_TXFNUM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e8e627baaad5f7ed0176d106ec0f43a">USB_OTG_DIEPCTL_TXFNUM_Msk</a></td></tr>
<tr class="separator:gad2a4ce33e0e644c9439c9cce59b2edfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0cd18c0071ac8c9676fbc010a07ef49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0cd18c0071ac8c9676fbc010a07ef49">USB_OTG_DIEPCTL_TXFNUM_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84597138dd8b05b14b586fd8d51013ff">USB_OTG_DIEPCTL_TXFNUM_Pos</a>)</td></tr>
<tr class="separator:gaf0cd18c0071ac8c9676fbc010a07ef49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e710b13ec4621897335fe9e18c7398c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e710b13ec4621897335fe9e18c7398c">USB_OTG_DIEPCTL_TXFNUM_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84597138dd8b05b14b586fd8d51013ff">USB_OTG_DIEPCTL_TXFNUM_Pos</a>)</td></tr>
<tr class="separator:ga3e710b13ec4621897335fe9e18c7398c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf5811bde53bd29c3c91ab07fdc2a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf5811bde53bd29c3c91ab07fdc2a5b">USB_OTG_DIEPCTL_TXFNUM_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84597138dd8b05b14b586fd8d51013ff">USB_OTG_DIEPCTL_TXFNUM_Pos</a>)</td></tr>
<tr class="separator:ga1bf5811bde53bd29c3c91ab07fdc2a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67a96234e062d1304a4af3afc938164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae67a96234e062d1304a4af3afc938164">USB_OTG_DIEPCTL_TXFNUM_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84597138dd8b05b14b586fd8d51013ff">USB_OTG_DIEPCTL_TXFNUM_Pos</a>)</td></tr>
<tr class="separator:gae67a96234e062d1304a4af3afc938164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34262b1369356b472f2f5fd07ab00329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34262b1369356b472f2f5fd07ab00329">USB_OTG_DIEPCTL_CNAK_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga34262b1369356b472f2f5fd07ab00329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4398c0cf3ff27735935e0ec567d28dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4398c0cf3ff27735935e0ec567d28dcc">USB_OTG_DIEPCTL_CNAK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34262b1369356b472f2f5fd07ab00329">USB_OTG_DIEPCTL_CNAK_Pos</a>)</td></tr>
<tr class="separator:ga4398c0cf3ff27735935e0ec567d28dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7aa93621e2379266fd2901742f9d652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7aa93621e2379266fd2901742f9d652">USB_OTG_DIEPCTL_CNAK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4398c0cf3ff27735935e0ec567d28dcc">USB_OTG_DIEPCTL_CNAK_Msk</a></td></tr>
<tr class="separator:gab7aa93621e2379266fd2901742f9d652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae02f66b28850f4cde25bc3c4d844d7f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae02f66b28850f4cde25bc3c4d844d7f5">USB_OTG_DIEPCTL_SNAK_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gae02f66b28850f4cde25bc3c4d844d7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c45bf1dcfa6b08ee039f3dde83926a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79c45bf1dcfa6b08ee039f3dde83926a">USB_OTG_DIEPCTL_SNAK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae02f66b28850f4cde25bc3c4d844d7f5">USB_OTG_DIEPCTL_SNAK_Pos</a>)</td></tr>
<tr class="separator:ga79c45bf1dcfa6b08ee039f3dde83926a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04939f2cc7cab01a34b516197883c542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04939f2cc7cab01a34b516197883c542">USB_OTG_DIEPCTL_SNAK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79c45bf1dcfa6b08ee039f3dde83926a">USB_OTG_DIEPCTL_SNAK_Msk</a></td></tr>
<tr class="separator:ga04939f2cc7cab01a34b516197883c542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2ed3b1957b14db8a12ba9553356607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa2ed3b1957b14db8a12ba9553356607">USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gaaa2ed3b1957b14db8a12ba9553356607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cabb03e5a98b0496a9f019d337362dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cabb03e5a98b0496a9f019d337362dc">USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa2ed3b1957b14db8a12ba9553356607">USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos</a>)</td></tr>
<tr class="separator:ga7cabb03e5a98b0496a9f019d337362dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ea132b2710076fcc0ef9ebaffe7e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5ea132b2710076fcc0ef9ebaffe7e1e">USB_OTG_DIEPCTL_SD0PID_SEVNFRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cabb03e5a98b0496a9f019d337362dc">USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk</a></td></tr>
<tr class="separator:gac5ea132b2710076fcc0ef9ebaffe7e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2f39c24ed8d37c04b07b7decd807af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2f39c24ed8d37c04b07b7decd807af2">USB_OTG_DIEPCTL_SODDFRM_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gad2f39c24ed8d37c04b07b7decd807af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e1743fc6505d240ba8929c579a807a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06e1743fc6505d240ba8929c579a807a">USB_OTG_DIEPCTL_SODDFRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad2f39c24ed8d37c04b07b7decd807af2">USB_OTG_DIEPCTL_SODDFRM_Pos</a>)</td></tr>
<tr class="separator:ga06e1743fc6505d240ba8929c579a807a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae874b1d1b15b4ada193bab411634a37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae874b1d1b15b4ada193bab411634a37a">USB_OTG_DIEPCTL_SODDFRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06e1743fc6505d240ba8929c579a807a">USB_OTG_DIEPCTL_SODDFRM_Msk</a></td></tr>
<tr class="separator:gae874b1d1b15b4ada193bab411634a37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2daf3ac53bfdfdbb7835126c245b34c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2daf3ac53bfdfdbb7835126c245b34c2">USB_OTG_DIEPCTL_EPDIS_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga2daf3ac53bfdfdbb7835126c245b34c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c56726a11ab538f4108a37ffd15f254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c56726a11ab538f4108a37ffd15f254">USB_OTG_DIEPCTL_EPDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2daf3ac53bfdfdbb7835126c245b34c2">USB_OTG_DIEPCTL_EPDIS_Pos</a>)</td></tr>
<tr class="separator:ga6c56726a11ab538f4108a37ffd15f254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc396ddf6cd0c0781acec4e278aa815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cc396ddf6cd0c0781acec4e278aa815">USB_OTG_DIEPCTL_EPDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c56726a11ab538f4108a37ffd15f254">USB_OTG_DIEPCTL_EPDIS_Msk</a></td></tr>
<tr class="separator:ga9cc396ddf6cd0c0781acec4e278aa815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465665c0a5926a0b27ec5288e46d2394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga465665c0a5926a0b27ec5288e46d2394">USB_OTG_DIEPCTL_EPENA_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga465665c0a5926a0b27ec5288e46d2394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5eb8f53ab834ffe44f784baab031791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5eb8f53ab834ffe44f784baab031791">USB_OTG_DIEPCTL_EPENA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga465665c0a5926a0b27ec5288e46d2394">USB_OTG_DIEPCTL_EPENA_Pos</a>)</td></tr>
<tr class="separator:gab5eb8f53ab834ffe44f784baab031791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6951a1febc2510628114a0297170bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6951a1febc2510628114a0297170bce">USB_OTG_DIEPCTL_EPENA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5eb8f53ab834ffe44f784baab031791">USB_OTG_DIEPCTL_EPENA_Msk</a></td></tr>
<tr class="separator:gad6951a1febc2510628114a0297170bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca874060952d9d5d5a31d3ce095d0358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca874060952d9d5d5a31d3ce095d0358">USB_OTG_HCCHAR_MPSIZ_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaca874060952d9d5d5a31d3ce095d0358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacaf54f4394f57b2eea234e1aeb4bb43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacaf54f4394f57b2eea234e1aeb4bb43">USB_OTG_HCCHAR_MPSIZ_Msk</a>&#160;&#160;&#160;(0x7FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaca874060952d9d5d5a31d3ce095d0358">USB_OTG_HCCHAR_MPSIZ_Pos</a>)</td></tr>
<tr class="separator:gaacaf54f4394f57b2eea234e1aeb4bb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d25c42363f797cf4c2c308006de784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7d25c42363f797cf4c2c308006de784">USB_OTG_HCCHAR_MPSIZ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaacaf54f4394f57b2eea234e1aeb4bb43">USB_OTG_HCCHAR_MPSIZ_Msk</a></td></tr>
<tr class="separator:gaf7d25c42363f797cf4c2c308006de784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb71f23c0ec214d2ffc8d8bc81aa2ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb71f23c0ec214d2ffc8d8bc81aa2ab2">USB_OTG_HCCHAR_EPNUM_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gabb71f23c0ec214d2ffc8d8bc81aa2ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7341e59397aba116872d63a3606d0cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7341e59397aba116872d63a3606d0cb6">USB_OTG_HCCHAR_EPNUM_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabb71f23c0ec214d2ffc8d8bc81aa2ab2">USB_OTG_HCCHAR_EPNUM_Pos</a>)</td></tr>
<tr class="separator:ga7341e59397aba116872d63a3606d0cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ac25b2f10b80c3f529c97f225be728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0ac25b2f10b80c3f529c97f225be728">USB_OTG_HCCHAR_EPNUM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7341e59397aba116872d63a3606d0cb6">USB_OTG_HCCHAR_EPNUM_Msk</a></td></tr>
<tr class="separator:gae0ac25b2f10b80c3f529c97f225be728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fa97e03ed82c3f48b7b8ceb38db62bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fa97e03ed82c3f48b7b8ceb38db62bf">USB_OTG_HCCHAR_EPNUM_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabb71f23c0ec214d2ffc8d8bc81aa2ab2">USB_OTG_HCCHAR_EPNUM_Pos</a>)</td></tr>
<tr class="separator:ga8fa97e03ed82c3f48b7b8ceb38db62bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3898f15c5f3db168ab867f1dbfc8d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3898f15c5f3db168ab867f1dbfc8d3b">USB_OTG_HCCHAR_EPNUM_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabb71f23c0ec214d2ffc8d8bc81aa2ab2">USB_OTG_HCCHAR_EPNUM_Pos</a>)</td></tr>
<tr class="separator:gac3898f15c5f3db168ab867f1dbfc8d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb6e82877f06b262cc0ec2143821ebf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb6e82877f06b262cc0ec2143821ebf3">USB_OTG_HCCHAR_EPNUM_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabb71f23c0ec214d2ffc8d8bc81aa2ab2">USB_OTG_HCCHAR_EPNUM_Pos</a>)</td></tr>
<tr class="separator:gaeb6e82877f06b262cc0ec2143821ebf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3977b57bb81f942fcdde8f4d5e9fe24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3977b57bb81f942fcdde8f4d5e9fe24">USB_OTG_HCCHAR_EPNUM_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabb71f23c0ec214d2ffc8d8bc81aa2ab2">USB_OTG_HCCHAR_EPNUM_Pos</a>)</td></tr>
<tr class="separator:gab3977b57bb81f942fcdde8f4d5e9fe24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd23192fd35d666bd97f831304d45d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdd23192fd35d666bd97f831304d45d2">USB_OTG_HCCHAR_EPDIR_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gacdd23192fd35d666bd97f831304d45d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93cab809dbd5a48454d9370b5cc83571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93cab809dbd5a48454d9370b5cc83571">USB_OTG_HCCHAR_EPDIR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacdd23192fd35d666bd97f831304d45d2">USB_OTG_HCCHAR_EPDIR_Pos</a>)</td></tr>
<tr class="separator:ga93cab809dbd5a48454d9370b5cc83571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303898c1943aede8d1ed6b9f259b9d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga303898c1943aede8d1ed6b9f259b9d0c">USB_OTG_HCCHAR_EPDIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93cab809dbd5a48454d9370b5cc83571">USB_OTG_HCCHAR_EPDIR_Msk</a></td></tr>
<tr class="separator:ga303898c1943aede8d1ed6b9f259b9d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20cb6423ef24ca58ed85c86a008849fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20cb6423ef24ca58ed85c86a008849fc">USB_OTG_HCCHAR_LSDEV_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga20cb6423ef24ca58ed85c86a008849fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3a41d259407f924e05803713ee882b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3a41d259407f924e05803713ee882b5">USB_OTG_HCCHAR_LSDEV_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20cb6423ef24ca58ed85c86a008849fc">USB_OTG_HCCHAR_LSDEV_Pos</a>)</td></tr>
<tr class="separator:gaf3a41d259407f924e05803713ee882b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20e48f56546fe73be76efe518c239114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20e48f56546fe73be76efe518c239114">USB_OTG_HCCHAR_LSDEV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3a41d259407f924e05803713ee882b5">USB_OTG_HCCHAR_LSDEV_Msk</a></td></tr>
<tr class="separator:ga20e48f56546fe73be76efe518c239114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ea0363e5157b965e6a96756bc1068d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13ea0363e5157b965e6a96756bc1068d">USB_OTG_HCCHAR_EPTYP_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga13ea0363e5157b965e6a96756bc1068d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108a8e59d323596cb35aae675e3422eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga108a8e59d323596cb35aae675e3422eb">USB_OTG_HCCHAR_EPTYP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga13ea0363e5157b965e6a96756bc1068d">USB_OTG_HCCHAR_EPTYP_Pos</a>)</td></tr>
<tr class="separator:ga108a8e59d323596cb35aae675e3422eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dcca7cc02f8f9f2adf14fdd36b36055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dcca7cc02f8f9f2adf14fdd36b36055">USB_OTG_HCCHAR_EPTYP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga108a8e59d323596cb35aae675e3422eb">USB_OTG_HCCHAR_EPTYP_Msk</a></td></tr>
<tr class="separator:ga1dcca7cc02f8f9f2adf14fdd36b36055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a360a7769f0c9ec5a44bdf11b0787b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a360a7769f0c9ec5a44bdf11b0787b5">USB_OTG_HCCHAR_EPTYP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga13ea0363e5157b965e6a96756bc1068d">USB_OTG_HCCHAR_EPTYP_Pos</a>)</td></tr>
<tr class="separator:ga1a360a7769f0c9ec5a44bdf11b0787b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b483febece6e61c20347d02dd98b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88b483febece6e61c20347d02dd98b8e">USB_OTG_HCCHAR_EPTYP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga13ea0363e5157b965e6a96756bc1068d">USB_OTG_HCCHAR_EPTYP_Pos</a>)</td></tr>
<tr class="separator:ga88b483febece6e61c20347d02dd98b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18e4b603f645b249c583dfe4f04f2518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18e4b603f645b249c583dfe4f04f2518">USB_OTG_HCCHAR_MC_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga18e4b603f645b249c583dfe4f04f2518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab76a960e55c3396d2d3ef9b790ff9d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab76a960e55c3396d2d3ef9b790ff9d44">USB_OTG_HCCHAR_MC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga18e4b603f645b249c583dfe4f04f2518">USB_OTG_HCCHAR_MC_Pos</a>)</td></tr>
<tr class="separator:gab76a960e55c3396d2d3ef9b790ff9d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373dce758b81f5555b484092be97f4f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373dce758b81f5555b484092be97f4f7">USB_OTG_HCCHAR_MC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab76a960e55c3396d2d3ef9b790ff9d44">USB_OTG_HCCHAR_MC_Msk</a></td></tr>
<tr class="separator:ga373dce758b81f5555b484092be97f4f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f3c212ab7781f5f354c8081d4ef1a60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f3c212ab7781f5f354c8081d4ef1a60">USB_OTG_HCCHAR_MC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga18e4b603f645b249c583dfe4f04f2518">USB_OTG_HCCHAR_MC_Pos</a>)</td></tr>
<tr class="separator:ga0f3c212ab7781f5f354c8081d4ef1a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9">USB_OTG_HCCHAR_MC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga18e4b603f645b249c583dfe4f04f2518">USB_OTG_HCCHAR_MC_Pos</a>)</td></tr>
<tr class="separator:gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeea28ea8c54145ee049e740da932291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeea28ea8c54145ee049e740da932291">USB_OTG_HCCHAR_DAD_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gafeea28ea8c54145ee049e740da932291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08d35b165b6c8ca666c72993bee4a098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08d35b165b6c8ca666c72993bee4a098">USB_OTG_HCCHAR_DAD_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafeea28ea8c54145ee049e740da932291">USB_OTG_HCCHAR_DAD_Pos</a>)</td></tr>
<tr class="separator:ga08d35b165b6c8ca666c72993bee4a098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ef60bbb223f7605a2b58d99b0c1734"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1ef60bbb223f7605a2b58d99b0c1734">USB_OTG_HCCHAR_DAD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08d35b165b6c8ca666c72993bee4a098">USB_OTG_HCCHAR_DAD_Msk</a></td></tr>
<tr class="separator:gad1ef60bbb223f7605a2b58d99b0c1734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fd299a559b62badc881da2a5372ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3fd299a559b62badc881da2a5372ebc">USB_OTG_HCCHAR_DAD_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafeea28ea8c54145ee049e740da932291">USB_OTG_HCCHAR_DAD_Pos</a>)</td></tr>
<tr class="separator:gae3fd299a559b62badc881da2a5372ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172f14d42d36a6782891fc2bb8069258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga172f14d42d36a6782891fc2bb8069258">USB_OTG_HCCHAR_DAD_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafeea28ea8c54145ee049e740da932291">USB_OTG_HCCHAR_DAD_Pos</a>)</td></tr>
<tr class="separator:ga172f14d42d36a6782891fc2bb8069258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc7e9e1a9dee8376aaa948b7caf6f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dc7e9e1a9dee8376aaa948b7caf6f8e">USB_OTG_HCCHAR_DAD_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafeea28ea8c54145ee049e740da932291">USB_OTG_HCCHAR_DAD_Pos</a>)</td></tr>
<tr class="separator:ga6dc7e9e1a9dee8376aaa948b7caf6f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9209069e0fc607042c54ef7394aa6b61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9209069e0fc607042c54ef7394aa6b61">USB_OTG_HCCHAR_DAD_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafeea28ea8c54145ee049e740da932291">USB_OTG_HCCHAR_DAD_Pos</a>)</td></tr>
<tr class="separator:ga9209069e0fc607042c54ef7394aa6b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835ff39312f6b7b6b8610cdf0dcd3b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga835ff39312f6b7b6b8610cdf0dcd3b99">USB_OTG_HCCHAR_DAD_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafeea28ea8c54145ee049e740da932291">USB_OTG_HCCHAR_DAD_Pos</a>)</td></tr>
<tr class="separator:ga835ff39312f6b7b6b8610cdf0dcd3b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ad8aecc4f86e9d3446691c747a48da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ad8aecc4f86e9d3446691c747a48da">USB_OTG_HCCHAR_DAD_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafeea28ea8c54145ee049e740da932291">USB_OTG_HCCHAR_DAD_Pos</a>)</td></tr>
<tr class="separator:ga79ad8aecc4f86e9d3446691c747a48da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0063e054d76ae8962838b7bf9d14ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0063e054d76ae8962838b7bf9d14ef2">USB_OTG_HCCHAR_DAD_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafeea28ea8c54145ee049e740da932291">USB_OTG_HCCHAR_DAD_Pos</a>)</td></tr>
<tr class="separator:gad0063e054d76ae8962838b7bf9d14ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b18ec4af69c872fde54266c33774b51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b18ec4af69c872fde54266c33774b51">USB_OTG_HCCHAR_ODDFRM_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga2b18ec4af69c872fde54266c33774b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b86db5b44b232005a73d7c660ee326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b86db5b44b232005a73d7c660ee326">USB_OTG_HCCHAR_ODDFRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b18ec4af69c872fde54266c33774b51">USB_OTG_HCCHAR_ODDFRM_Pos</a>)</td></tr>
<tr class="separator:gaf3b86db5b44b232005a73d7c660ee326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad866d817dedea4edb9514815ab3f5ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad866d817dedea4edb9514815ab3f5ae6">USB_OTG_HCCHAR_ODDFRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b86db5b44b232005a73d7c660ee326">USB_OTG_HCCHAR_ODDFRM_Msk</a></td></tr>
<tr class="separator:gad866d817dedea4edb9514815ab3f5ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f85c58e9d1ba64d4bdb8f049cd11e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74f85c58e9d1ba64d4bdb8f049cd11e2">USB_OTG_HCCHAR_CHDIS_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga74f85c58e9d1ba64d4bdb8f049cd11e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917118333ba8be9747a356d0a27e71ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga917118333ba8be9747a356d0a27e71ae">USB_OTG_HCCHAR_CHDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga74f85c58e9d1ba64d4bdb8f049cd11e2">USB_OTG_HCCHAR_CHDIS_Pos</a>)</td></tr>
<tr class="separator:ga917118333ba8be9747a356d0a27e71ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39de05e23016253698aa5348fffdf8a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39de05e23016253698aa5348fffdf8a2">USB_OTG_HCCHAR_CHDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga917118333ba8be9747a356d0a27e71ae">USB_OTG_HCCHAR_CHDIS_Msk</a></td></tr>
<tr class="separator:ga39de05e23016253698aa5348fffdf8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee61eaf9a8783c6a440b7835074818e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee61eaf9a8783c6a440b7835074818e5">USB_OTG_HCCHAR_CHENA_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaee61eaf9a8783c6a440b7835074818e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfdd5a74cad64a4655be2486fce7230b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfdd5a74cad64a4655be2486fce7230b">USB_OTG_HCCHAR_CHENA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee61eaf9a8783c6a440b7835074818e5">USB_OTG_HCCHAR_CHENA_Pos</a>)</td></tr>
<tr class="separator:gacfdd5a74cad64a4655be2486fce7230b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7dc29241b644b8bcce53440658c93f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e7dc29241b644b8bcce53440658c93f">USB_OTG_HCCHAR_CHENA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfdd5a74cad64a4655be2486fce7230b">USB_OTG_HCCHAR_CHENA_Msk</a></td></tr>
<tr class="separator:ga1e7dc29241b644b8bcce53440658c93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58473c053e85bca6cd888f694dfc054a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58473c053e85bca6cd888f694dfc054a">USB_OTG_HCSPLT_PRTADDR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga58473c053e85bca6cd888f694dfc054a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf43d5ac1fcccf90a4a257da69fe9b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf43d5ac1fcccf90a4a257da69fe9b9">USB_OTG_HCSPLT_PRTADDR_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58473c053e85bca6cd888f694dfc054a">USB_OTG_HCSPLT_PRTADDR_Pos</a>)</td></tr>
<tr class="separator:ga2bf43d5ac1fcccf90a4a257da69fe9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fdaef6145025430a8d9d3742b11bf06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fdaef6145025430a8d9d3742b11bf06">USB_OTG_HCSPLT_PRTADDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf43d5ac1fcccf90a4a257da69fe9b9">USB_OTG_HCSPLT_PRTADDR_Msk</a></td></tr>
<tr class="separator:ga4fdaef6145025430a8d9d3742b11bf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga212d74a7af2379f1b7065bb46fbb9d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga212d74a7af2379f1b7065bb46fbb9d2a">USB_OTG_HCSPLT_PRTADDR_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58473c053e85bca6cd888f694dfc054a">USB_OTG_HCSPLT_PRTADDR_Pos</a>)</td></tr>
<tr class="separator:ga212d74a7af2379f1b7065bb46fbb9d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0704e2d889ef64707ab85a66962e1004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0704e2d889ef64707ab85a66962e1004">USB_OTG_HCSPLT_PRTADDR_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58473c053e85bca6cd888f694dfc054a">USB_OTG_HCSPLT_PRTADDR_Pos</a>)</td></tr>
<tr class="separator:ga0704e2d889ef64707ab85a66962e1004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab33fa67bd58f2fa736d8f64bfbea4e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab33fa67bd58f2fa736d8f64bfbea4e5c">USB_OTG_HCSPLT_PRTADDR_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58473c053e85bca6cd888f694dfc054a">USB_OTG_HCSPLT_PRTADDR_Pos</a>)</td></tr>
<tr class="separator:gab33fa67bd58f2fa736d8f64bfbea4e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac813f65324490b9885be03ff12328185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac813f65324490b9885be03ff12328185">USB_OTG_HCSPLT_PRTADDR_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58473c053e85bca6cd888f694dfc054a">USB_OTG_HCSPLT_PRTADDR_Pos</a>)</td></tr>
<tr class="separator:gac813f65324490b9885be03ff12328185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6201a61e92821955efb64d3ccffb0da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6201a61e92821955efb64d3ccffb0da">USB_OTG_HCSPLT_PRTADDR_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58473c053e85bca6cd888f694dfc054a">USB_OTG_HCSPLT_PRTADDR_Pos</a>)</td></tr>
<tr class="separator:gab6201a61e92821955efb64d3ccffb0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2617f8146fa1656b415f31e9717fd875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2617f8146fa1656b415f31e9717fd875">USB_OTG_HCSPLT_PRTADDR_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58473c053e85bca6cd888f694dfc054a">USB_OTG_HCSPLT_PRTADDR_Pos</a>)</td></tr>
<tr class="separator:ga2617f8146fa1656b415f31e9717fd875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c80e6a85b5960c708594433db74b713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c80e6a85b5960c708594433db74b713">USB_OTG_HCSPLT_PRTADDR_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58473c053e85bca6cd888f694dfc054a">USB_OTG_HCSPLT_PRTADDR_Pos</a>)</td></tr>
<tr class="separator:ga6c80e6a85b5960c708594433db74b713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9664e8f0ddccc220bf3e13df322de47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9664e8f0ddccc220bf3e13df322de47c">USB_OTG_HCSPLT_HUBADDR_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga9664e8f0ddccc220bf3e13df322de47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a3d74ca420462ff6493c0a299b49f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16a3d74ca420462ff6493c0a299b49f8">USB_OTG_HCSPLT_HUBADDR_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9664e8f0ddccc220bf3e13df322de47c">USB_OTG_HCSPLT_HUBADDR_Pos</a>)</td></tr>
<tr class="separator:ga16a3d74ca420462ff6493c0a299b49f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01754e9ee191528767bb4e9c4acb92d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01754e9ee191528767bb4e9c4acb92d8">USB_OTG_HCSPLT_HUBADDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16a3d74ca420462ff6493c0a299b49f8">USB_OTG_HCSPLT_HUBADDR_Msk</a></td></tr>
<tr class="separator:ga01754e9ee191528767bb4e9c4acb92d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6181cfe518eacf85a1fac93dd66327ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6181cfe518eacf85a1fac93dd66327ec">USB_OTG_HCSPLT_HUBADDR_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9664e8f0ddccc220bf3e13df322de47c">USB_OTG_HCSPLT_HUBADDR_Pos</a>)</td></tr>
<tr class="separator:ga6181cfe518eacf85a1fac93dd66327ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb05271f1a273bc14380c9ad00288701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb05271f1a273bc14380c9ad00288701">USB_OTG_HCSPLT_HUBADDR_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9664e8f0ddccc220bf3e13df322de47c">USB_OTG_HCSPLT_HUBADDR_Pos</a>)</td></tr>
<tr class="separator:gaeb05271f1a273bc14380c9ad00288701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1c70b3d92a311b13635ff67f491ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1c70b3d92a311b13635ff67f491ec0">USB_OTG_HCSPLT_HUBADDR_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9664e8f0ddccc220bf3e13df322de47c">USB_OTG_HCSPLT_HUBADDR_Pos</a>)</td></tr>
<tr class="separator:ga6d1c70b3d92a311b13635ff67f491ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb8d9ca0465a572fa7be1afcfa430a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb8d9ca0465a572fa7be1afcfa430a8">USB_OTG_HCSPLT_HUBADDR_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9664e8f0ddccc220bf3e13df322de47c">USB_OTG_HCSPLT_HUBADDR_Pos</a>)</td></tr>
<tr class="separator:gafbb8d9ca0465a572fa7be1afcfa430a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad738cccdb8cd3c9db582d8f4aebc3e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad738cccdb8cd3c9db582d8f4aebc3e25">USB_OTG_HCSPLT_HUBADDR_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9664e8f0ddccc220bf3e13df322de47c">USB_OTG_HCSPLT_HUBADDR_Pos</a>)</td></tr>
<tr class="separator:gad738cccdb8cd3c9db582d8f4aebc3e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa7e01257224ccaedb6ac4b34b962cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaa7e01257224ccaedb6ac4b34b962cf">USB_OTG_HCSPLT_HUBADDR_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9664e8f0ddccc220bf3e13df322de47c">USB_OTG_HCSPLT_HUBADDR_Pos</a>)</td></tr>
<tr class="separator:gaeaa7e01257224ccaedb6ac4b34b962cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32808c2fdb053958a30c5ca464534557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32808c2fdb053958a30c5ca464534557">USB_OTG_HCSPLT_HUBADDR_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9664e8f0ddccc220bf3e13df322de47c">USB_OTG_HCSPLT_HUBADDR_Pos</a>)</td></tr>
<tr class="separator:ga32808c2fdb053958a30c5ca464534557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c57d899d1d4e67d86d4f8d34712a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c57d899d1d4e67d86d4f8d34712a7c">USB_OTG_HCSPLT_XACTPOS_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga96c57d899d1d4e67d86d4f8d34712a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6229c6f4ebd9ee5ca4cc7feeda5d3e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6229c6f4ebd9ee5ca4cc7feeda5d3e15">USB_OTG_HCSPLT_XACTPOS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga96c57d899d1d4e67d86d4f8d34712a7c">USB_OTG_HCSPLT_XACTPOS_Pos</a>)</td></tr>
<tr class="separator:ga6229c6f4ebd9ee5ca4cc7feeda5d3e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a144d40531b5f7565d81ca90012f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8a144d40531b5f7565d81ca90012f2f">USB_OTG_HCSPLT_XACTPOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6229c6f4ebd9ee5ca4cc7feeda5d3e15">USB_OTG_HCSPLT_XACTPOS_Msk</a></td></tr>
<tr class="separator:gac8a144d40531b5f7565d81ca90012f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22d65d33e06b57429f285a7ae7e655e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae22d65d33e06b57429f285a7ae7e655e">USB_OTG_HCSPLT_XACTPOS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga96c57d899d1d4e67d86d4f8d34712a7c">USB_OTG_HCSPLT_XACTPOS_Pos</a>)</td></tr>
<tr class="separator:gae22d65d33e06b57429f285a7ae7e655e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d1c8241b689b9771dce804274470e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d1c8241b689b9771dce804274470e08">USB_OTG_HCSPLT_XACTPOS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga96c57d899d1d4e67d86d4f8d34712a7c">USB_OTG_HCSPLT_XACTPOS_Pos</a>)</td></tr>
<tr class="separator:ga0d1c8241b689b9771dce804274470e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d085f79d265bd2588856d35fa1c83d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d085f79d265bd2588856d35fa1c83d1">USB_OTG_HCSPLT_COMPLSPLT_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga2d085f79d265bd2588856d35fa1c83d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74893ad7550eb4c2d08e5568f1c75c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74893ad7550eb4c2d08e5568f1c75c6b">USB_OTG_HCSPLT_COMPLSPLT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d085f79d265bd2588856d35fa1c83d1">USB_OTG_HCSPLT_COMPLSPLT_Pos</a>)</td></tr>
<tr class="separator:ga74893ad7550eb4c2d08e5568f1c75c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f351343c90321b0a43d3a86902bff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3f351343c90321b0a43d3a86902bff1">USB_OTG_HCSPLT_COMPLSPLT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74893ad7550eb4c2d08e5568f1c75c6b">USB_OTG_HCSPLT_COMPLSPLT_Msk</a></td></tr>
<tr class="separator:gab3f351343c90321b0a43d3a86902bff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166c9d0c9c88d3331c2ad15ce365d8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166c9d0c9c88d3331c2ad15ce365d8d0">USB_OTG_HCSPLT_SPLITEN_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga166c9d0c9c88d3331c2ad15ce365d8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa1a7031a99e4d180e1510827a84f09a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa1a7031a99e4d180e1510827a84f09a">USB_OTG_HCSPLT_SPLITEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga166c9d0c9c88d3331c2ad15ce365d8d0">USB_OTG_HCSPLT_SPLITEN_Pos</a>)</td></tr>
<tr class="separator:gafa1a7031a99e4d180e1510827a84f09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa189a5468eabc8d2e05b2c94660060e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa189a5468eabc8d2e05b2c94660060e4">USB_OTG_HCSPLT_SPLITEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa1a7031a99e4d180e1510827a84f09a">USB_OTG_HCSPLT_SPLITEN_Msk</a></td></tr>
<tr class="separator:gaa189a5468eabc8d2e05b2c94660060e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56016189953a9cbb4085baf96bb4d6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56016189953a9cbb4085baf96bb4d6c8">USB_OTG_HCINT_XFRC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga56016189953a9cbb4085baf96bb4d6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae073b77821aa500ba31c336cc510a2dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae073b77821aa500ba31c336cc510a2dd">USB_OTG_HCINT_XFRC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56016189953a9cbb4085baf96bb4d6c8">USB_OTG_HCINT_XFRC_Pos</a>)</td></tr>
<tr class="separator:gae073b77821aa500ba31c336cc510a2dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga332b761dd88ddfacac9ebff6fced8846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga332b761dd88ddfacac9ebff6fced8846">USB_OTG_HCINT_XFRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae073b77821aa500ba31c336cc510a2dd">USB_OTG_HCINT_XFRC_Msk</a></td></tr>
<tr class="separator:ga332b761dd88ddfacac9ebff6fced8846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356d30f2a7cbe9b63ac9dd149c872bd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga356d30f2a7cbe9b63ac9dd149c872bd7">USB_OTG_HCINT_CHH_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga356d30f2a7cbe9b63ac9dd149c872bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177761d89d797f8d6194e6618792be8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga177761d89d797f8d6194e6618792be8d">USB_OTG_HCINT_CHH_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga356d30f2a7cbe9b63ac9dd149c872bd7">USB_OTG_HCINT_CHH_Pos</a>)</td></tr>
<tr class="separator:ga177761d89d797f8d6194e6618792be8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4ecd695c1cc06335445a49780888bb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4ecd695c1cc06335445a49780888bb1">USB_OTG_HCINT_CHH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga177761d89d797f8d6194e6618792be8d">USB_OTG_HCINT_CHH_Msk</a></td></tr>
<tr class="separator:gaf4ecd695c1cc06335445a49780888bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a20fc8de6dd01708697f76f73b9844b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a20fc8de6dd01708697f76f73b9844b">USB_OTG_HCINT_AHBERR_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2a20fc8de6dd01708697f76f73b9844b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7250908e6d8ad8ab40adccafdae4f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab7250908e6d8ad8ab40adccafdae4f9">USB_OTG_HCINT_AHBERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a20fc8de6dd01708697f76f73b9844b">USB_OTG_HCINT_AHBERR_Pos</a>)</td></tr>
<tr class="separator:gaab7250908e6d8ad8ab40adccafdae4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b909ca659271857d9f3fcc817d8a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8b909ca659271857d9f3fcc817d8a4a">USB_OTG_HCINT_AHBERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab7250908e6d8ad8ab40adccafdae4f9">USB_OTG_HCINT_AHBERR_Msk</a></td></tr>
<tr class="separator:gae8b909ca659271857d9f3fcc817d8a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d9beff066b9b48480c25194af3004aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d9beff066b9b48480c25194af3004aa">USB_OTG_HCINT_STALL_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga4d9beff066b9b48480c25194af3004aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd9b71968e54876f10fca2af973a95fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd9b71968e54876f10fca2af973a95fb">USB_OTG_HCINT_STALL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d9beff066b9b48480c25194af3004aa">USB_OTG_HCINT_STALL_Pos</a>)</td></tr>
<tr class="separator:gadd9b71968e54876f10fca2af973a95fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1d65156f846dcecac479a451b5109e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1d65156f846dcecac479a451b5109e">USB_OTG_HCINT_STALL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd9b71968e54876f10fca2af973a95fb">USB_OTG_HCINT_STALL_Msk</a></td></tr>
<tr class="separator:gabe1d65156f846dcecac479a451b5109e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31cbff32e8f912b9dd70fa421465fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad31cbff32e8f912b9dd70fa421465fab">USB_OTG_HCINT_NAK_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gad31cbff32e8f912b9dd70fa421465fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c4fd21ba532f275b90104da9c69825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62c4fd21ba532f275b90104da9c69825">USB_OTG_HCINT_NAK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad31cbff32e8f912b9dd70fa421465fab">USB_OTG_HCINT_NAK_Pos</a>)</td></tr>
<tr class="separator:ga62c4fd21ba532f275b90104da9c69825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga069dfb657cf84125520ec5e4f20b8da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga069dfb657cf84125520ec5e4f20b8da0">USB_OTG_HCINT_NAK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62c4fd21ba532f275b90104da9c69825">USB_OTG_HCINT_NAK_Msk</a></td></tr>
<tr class="separator:ga069dfb657cf84125520ec5e4f20b8da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24055327fbeb5884d6df6de0657ae195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24055327fbeb5884d6df6de0657ae195">USB_OTG_HCINT_ACK_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga24055327fbeb5884d6df6de0657ae195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ab325ca96f65ccaea0b7abb66b33702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ab325ca96f65ccaea0b7abb66b33702">USB_OTG_HCINT_ACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24055327fbeb5884d6df6de0657ae195">USB_OTG_HCINT_ACK_Pos</a>)</td></tr>
<tr class="separator:ga9ab325ca96f65ccaea0b7abb66b33702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bdbdb2fe8526b144ca06b537c5acdd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bdbdb2fe8526b144ca06b537c5acdd0">USB_OTG_HCINT_ACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ab325ca96f65ccaea0b7abb66b33702">USB_OTG_HCINT_ACK_Msk</a></td></tr>
<tr class="separator:ga7bdbdb2fe8526b144ca06b537c5acdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c596c2aae4b88e04a122a9af560730e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c596c2aae4b88e04a122a9af560730e">USB_OTG_HCINT_NYET_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga4c596c2aae4b88e04a122a9af560730e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga516eea514a6024132cc66218882582dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga516eea514a6024132cc66218882582dd">USB_OTG_HCINT_NYET_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c596c2aae4b88e04a122a9af560730e">USB_OTG_HCINT_NYET_Pos</a>)</td></tr>
<tr class="separator:ga516eea514a6024132cc66218882582dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f54751dc8abdbd65c786d2736cc2038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f54751dc8abdbd65c786d2736cc2038">USB_OTG_HCINT_NYET</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga516eea514a6024132cc66218882582dd">USB_OTG_HCINT_NYET_Msk</a></td></tr>
<tr class="separator:ga0f54751dc8abdbd65c786d2736cc2038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf2523fa4c59105d01a17d4caac3cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf2523fa4c59105d01a17d4caac3cbf">USB_OTG_HCINT_TXERR_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga7cf2523fa4c59105d01a17d4caac3cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158802078f5364292b4b93103aef6b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga158802078f5364292b4b93103aef6b1f">USB_OTG_HCINT_TXERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf2523fa4c59105d01a17d4caac3cbf">USB_OTG_HCINT_TXERR_Pos</a>)</td></tr>
<tr class="separator:ga158802078f5364292b4b93103aef6b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e34974081aceef1865b83e47d48d158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e34974081aceef1865b83e47d48d158">USB_OTG_HCINT_TXERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga158802078f5364292b4b93103aef6b1f">USB_OTG_HCINT_TXERR_Msk</a></td></tr>
<tr class="separator:ga7e34974081aceef1865b83e47d48d158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace090462b379413a409acffad4d33ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaace090462b379413a409acffad4d33ca">USB_OTG_HCINT_BBERR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaace090462b379413a409acffad4d33ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71fa9e120a3bfed31484cfd157f11fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71fa9e120a3bfed31484cfd157f11fbc">USB_OTG_HCINT_BBERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaace090462b379413a409acffad4d33ca">USB_OTG_HCINT_BBERR_Pos</a>)</td></tr>
<tr class="separator:ga71fa9e120a3bfed31484cfd157f11fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3b7e21abc4b3e5ea1eff06eb0850441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3b7e21abc4b3e5ea1eff06eb0850441">USB_OTG_HCINT_BBERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71fa9e120a3bfed31484cfd157f11fbc">USB_OTG_HCINT_BBERR_Msk</a></td></tr>
<tr class="separator:gaa3b7e21abc4b3e5ea1eff06eb0850441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72d52c361d7fc77fcca26897e5a1bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab72d52c361d7fc77fcca26897e5a1bd9">USB_OTG_HCINT_FRMOR_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab72d52c361d7fc77fcca26897e5a1bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98c0c3233732702f627741e818b08ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa98c0c3233732702f627741e818b08ae">USB_OTG_HCINT_FRMOR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab72d52c361d7fc77fcca26897e5a1bd9">USB_OTG_HCINT_FRMOR_Pos</a>)</td></tr>
<tr class="separator:gaa98c0c3233732702f627741e818b08ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7805a112e2897572bffee4c25042cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7805a112e2897572bffee4c25042cc9">USB_OTG_HCINT_FRMOR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98c0c3233732702f627741e818b08ae">USB_OTG_HCINT_FRMOR_Msk</a></td></tr>
<tr class="separator:gad7805a112e2897572bffee4c25042cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69cbb7f274c4d4f82666599af8dd5428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69cbb7f274c4d4f82666599af8dd5428">USB_OTG_HCINT_DTERR_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga69cbb7f274c4d4f82666599af8dd5428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac35a8a3f2a57b8881cb825c07f263570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac35a8a3f2a57b8881cb825c07f263570">USB_OTG_HCINT_DTERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69cbb7f274c4d4f82666599af8dd5428">USB_OTG_HCINT_DTERR_Pos</a>)</td></tr>
<tr class="separator:gac35a8a3f2a57b8881cb825c07f263570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0089841c8301b5e572e29da28ef95467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0089841c8301b5e572e29da28ef95467">USB_OTG_HCINT_DTERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac35a8a3f2a57b8881cb825c07f263570">USB_OTG_HCINT_DTERR_Msk</a></td></tr>
<tr class="separator:ga0089841c8301b5e572e29da28ef95467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ad51eeb41d7d5a2708467685dc81b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48ad51eeb41d7d5a2708467685dc81b3">USB_OTG_DIEPINT_XFRC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga48ad51eeb41d7d5a2708467685dc81b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2947aa5667ae63ee9bcb747ae955a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2947aa5667ae63ee9bcb747ae955a0b">USB_OTG_DIEPINT_XFRC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48ad51eeb41d7d5a2708467685dc81b3">USB_OTG_DIEPINT_XFRC_Pos</a>)</td></tr>
<tr class="separator:gac2947aa5667ae63ee9bcb747ae955a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab01f771d126cb58a8cb83841e08bec9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab01f771d126cb58a8cb83841e08bec9b">USB_OTG_DIEPINT_XFRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2947aa5667ae63ee9bcb747ae955a0b">USB_OTG_DIEPINT_XFRC_Msk</a></td></tr>
<tr class="separator:gab01f771d126cb58a8cb83841e08bec9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e3323ea3b0713a2308da446c5d627b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8e3323ea3b0713a2308da446c5d627b">USB_OTG_DIEPINT_EPDISD_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa8e3323ea3b0713a2308da446c5d627b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a90367a919959f753ed93ac388259d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8a90367a919959f753ed93ac388259d">USB_OTG_DIEPINT_EPDISD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8e3323ea3b0713a2308da446c5d627b">USB_OTG_DIEPINT_EPDISD_Pos</a>)</td></tr>
<tr class="separator:gaa8a90367a919959f753ed93ac388259d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657c139dc16514808c516bff6e523531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657c139dc16514808c516bff6e523531">USB_OTG_DIEPINT_EPDISD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8a90367a919959f753ed93ac388259d">USB_OTG_DIEPINT_EPDISD_Msk</a></td></tr>
<tr class="separator:ga657c139dc16514808c516bff6e523531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga928709eec43877b93798c748fdb8fe6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga928709eec43877b93798c748fdb8fe6e">USB_OTG_DIEPINT_AHBERR_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga928709eec43877b93798c748fdb8fe6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3854f2057e03eb6e282a34d4d26f5093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3854f2057e03eb6e282a34d4d26f5093">USB_OTG_DIEPINT_AHBERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga928709eec43877b93798c748fdb8fe6e">USB_OTG_DIEPINT_AHBERR_Pos</a>)</td></tr>
<tr class="separator:ga3854f2057e03eb6e282a34d4d26f5093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga630e92ca04288a83f7f515cedbf01ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga630e92ca04288a83f7f515cedbf01ca9">USB_OTG_DIEPINT_AHBERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3854f2057e03eb6e282a34d4d26f5093">USB_OTG_DIEPINT_AHBERR_Msk</a></td></tr>
<tr class="separator:ga630e92ca04288a83f7f515cedbf01ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a45c7c6fc7a421171a0d6179646f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a45c7c6fc7a421171a0d6179646f85">USB_OTG_DIEPINT_TOC_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga86a45c7c6fc7a421171a0d6179646f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca3db2648c05083065675eda6aaef0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ca3db2648c05083065675eda6aaef0e">USB_OTG_DIEPINT_TOC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga86a45c7c6fc7a421171a0d6179646f85">USB_OTG_DIEPINT_TOC_Pos</a>)</td></tr>
<tr class="separator:ga1ca3db2648c05083065675eda6aaef0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga253fce8bc78be1504c85d684f232dc43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga253fce8bc78be1504c85d684f232dc43">USB_OTG_DIEPINT_TOC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ca3db2648c05083065675eda6aaef0e">USB_OTG_DIEPINT_TOC_Msk</a></td></tr>
<tr class="separator:ga253fce8bc78be1504c85d684f232dc43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72bfd0fc0d049c2b27634300aba27e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72bfd0fc0d049c2b27634300aba27e28">USB_OTG_DIEPINT_ITTXFE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga72bfd0fc0d049c2b27634300aba27e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad15ffda9000245db34322f4a75b31780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad15ffda9000245db34322f4a75b31780">USB_OTG_DIEPINT_ITTXFE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga72bfd0fc0d049c2b27634300aba27e28">USB_OTG_DIEPINT_ITTXFE_Pos</a>)</td></tr>
<tr class="separator:gad15ffda9000245db34322f4a75b31780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f91471274c3411579a7ede5a7d80f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0f91471274c3411579a7ede5a7d80f8">USB_OTG_DIEPINT_ITTXFE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad15ffda9000245db34322f4a75b31780">USB_OTG_DIEPINT_ITTXFE_Msk</a></td></tr>
<tr class="separator:gad0f91471274c3411579a7ede5a7d80f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c1240b1526225892f7518ed1e6ad3f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c1240b1526225892f7518ed1e6ad3f8">USB_OTG_DIEPINT_INEPNM_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga8c1240b1526225892f7518ed1e6ad3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c72659090e081560681486217bc9e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c72659090e081560681486217bc9e21">USB_OTG_DIEPINT_INEPNM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c1240b1526225892f7518ed1e6ad3f8">USB_OTG_DIEPINT_INEPNM_Pos</a>)</td></tr>
<tr class="separator:ga6c72659090e081560681486217bc9e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb8ac53eab340e711478e5509be40e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb8ac53eab340e711478e5509be40e13">USB_OTG_DIEPINT_INEPNM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c72659090e081560681486217bc9e21">USB_OTG_DIEPINT_INEPNM_Msk</a></td></tr>
<tr class="separator:gafb8ac53eab340e711478e5509be40e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99e5d6f548490c1a8e3c3b8f8332a6d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99e5d6f548490c1a8e3c3b8f8332a6d0">USB_OTG_DIEPINT_INEPNE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga99e5d6f548490c1a8e3c3b8f8332a6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ecb4c61f48a1fc073cda01f1599ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98ecb4c61f48a1fc073cda01f1599ad6">USB_OTG_DIEPINT_INEPNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga99e5d6f548490c1a8e3c3b8f8332a6d0">USB_OTG_DIEPINT_INEPNE_Pos</a>)</td></tr>
<tr class="separator:ga98ecb4c61f48a1fc073cda01f1599ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fbe18a5838e768b9afca5c1695dbb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40fbe18a5838e768b9afca5c1695dbb3">USB_OTG_DIEPINT_INEPNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98ecb4c61f48a1fc073cda01f1599ad6">USB_OTG_DIEPINT_INEPNE_Msk</a></td></tr>
<tr class="separator:ga40fbe18a5838e768b9afca5c1695dbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab28f246cb52201b01baa4f85be3c196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab28f246cb52201b01baa4f85be3c196">USB_OTG_DIEPINT_TXFE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaab28f246cb52201b01baa4f85be3c196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea85fa99c59be521a394f7cfeeadf25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea85fa99c59be521a394f7cfeeadf25">USB_OTG_DIEPINT_TXFE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab28f246cb52201b01baa4f85be3c196">USB_OTG_DIEPINT_TXFE_Pos</a>)</td></tr>
<tr class="separator:gadea85fa99c59be521a394f7cfeeadf25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4770cce2b4f601e88fb512f6db688ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4770cce2b4f601e88fb512f6db688ec">USB_OTG_DIEPINT_TXFE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadea85fa99c59be521a394f7cfeeadf25">USB_OTG_DIEPINT_TXFE_Msk</a></td></tr>
<tr class="separator:gae4770cce2b4f601e88fb512f6db688ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga795f1914ee10b65cd745129afc32b51f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga795f1914ee10b65cd745129afc32b51f">USB_OTG_DIEPINT_TXFIFOUDRN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga795f1914ee10b65cd745129afc32b51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffc8a052f72319f433728b6571098ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffc8a052f72319f433728b6571098ba0">USB_OTG_DIEPINT_TXFIFOUDRN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga795f1914ee10b65cd745129afc32b51f">USB_OTG_DIEPINT_TXFIFOUDRN_Pos</a>)</td></tr>
<tr class="separator:gaffc8a052f72319f433728b6571098ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934d166eae0af7663585c903567ebe2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga934d166eae0af7663585c903567ebe2b">USB_OTG_DIEPINT_TXFIFOUDRN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffc8a052f72319f433728b6571098ba0">USB_OTG_DIEPINT_TXFIFOUDRN_Msk</a></td></tr>
<tr class="separator:ga934d166eae0af7663585c903567ebe2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c35d8a426e47ad0a81add3adb9adbad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c35d8a426e47ad0a81add3adb9adbad">USB_OTG_DIEPINT_BNA_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga5c35d8a426e47ad0a81add3adb9adbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92124e1fe13558df5464e356658e67b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92124e1fe13558df5464e356658e67b2">USB_OTG_DIEPINT_BNA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c35d8a426e47ad0a81add3adb9adbad">USB_OTG_DIEPINT_BNA_Pos</a>)</td></tr>
<tr class="separator:ga92124e1fe13558df5464e356658e67b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22983c7c561dedc17e8688d313a50fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22983c7c561dedc17e8688d313a50fb0">USB_OTG_DIEPINT_BNA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92124e1fe13558df5464e356658e67b2">USB_OTG_DIEPINT_BNA_Msk</a></td></tr>
<tr class="separator:ga22983c7c561dedc17e8688d313a50fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45fcaff3092226af9b6df98e6f4e3c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45fcaff3092226af9b6df98e6f4e3c5f">USB_OTG_DIEPINT_PKTDRPSTS_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga45fcaff3092226af9b6df98e6f4e3c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bbb4304aaa31dceb651eb6ebea21ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bbb4304aaa31dceb651eb6ebea21ca4">USB_OTG_DIEPINT_PKTDRPSTS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga45fcaff3092226af9b6df98e6f4e3c5f">USB_OTG_DIEPINT_PKTDRPSTS_Pos</a>)</td></tr>
<tr class="separator:ga5bbb4304aaa31dceb651eb6ebea21ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf74048c663e9dcc21c282a8c7be576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bf74048c663e9dcc21c282a8c7be576">USB_OTG_DIEPINT_PKTDRPSTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bbb4304aaa31dceb651eb6ebea21ca4">USB_OTG_DIEPINT_PKTDRPSTS_Msk</a></td></tr>
<tr class="separator:ga5bf74048c663e9dcc21c282a8c7be576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3a9433ebbf032f80b3a26b2b10e4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b3a9433ebbf032f80b3a26b2b10e4c9">USB_OTG_DIEPINT_BERR_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2b3a9433ebbf032f80b3a26b2b10e4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7902d1f040d0669ad22a9cb4a1e88bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7902d1f040d0669ad22a9cb4a1e88bdd">USB_OTG_DIEPINT_BERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b3a9433ebbf032f80b3a26b2b10e4c9">USB_OTG_DIEPINT_BERR_Pos</a>)</td></tr>
<tr class="separator:ga7902d1f040d0669ad22a9cb4a1e88bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496c09a9096346e6141acc2464742b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga496c09a9096346e6141acc2464742b4c">USB_OTG_DIEPINT_BERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7902d1f040d0669ad22a9cb4a1e88bdd">USB_OTG_DIEPINT_BERR_Msk</a></td></tr>
<tr class="separator:ga496c09a9096346e6141acc2464742b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a4751b6393d56bdd1d4e1c837c217e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a4751b6393d56bdd1d4e1c837c217e">USB_OTG_DIEPINT_NAK_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga78a4751b6393d56bdd1d4e1c837c217e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb6909297147bb09786d5e20715656c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafb6909297147bb09786d5e20715656c">USB_OTG_DIEPINT_NAK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a4751b6393d56bdd1d4e1c837c217e">USB_OTG_DIEPINT_NAK_Pos</a>)</td></tr>
<tr class="separator:gaafb6909297147bb09786d5e20715656c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d91e68b693b9c8ff6fb2236093975cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d91e68b693b9c8ff6fb2236093975cf">USB_OTG_DIEPINT_NAK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafb6909297147bb09786d5e20715656c">USB_OTG_DIEPINT_NAK_Msk</a></td></tr>
<tr class="separator:ga9d91e68b693b9c8ff6fb2236093975cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a724642ee5e5c4fb980d2091e5f1b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3a724642ee5e5c4fb980d2091e5f1b4">USB_OTG_HCINTMSK_XFRCM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa3a724642ee5e5c4fb980d2091e5f1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1633eb41c92d2a0716e893d10ea404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e1633eb41c92d2a0716e893d10ea404">USB_OTG_HCINTMSK_XFRCM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3a724642ee5e5c4fb980d2091e5f1b4">USB_OTG_HCINTMSK_XFRCM_Pos</a>)</td></tr>
<tr class="separator:ga6e1633eb41c92d2a0716e893d10ea404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3647bba98a8f2c2234aadb2f9441874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3647bba98a8f2c2234aadb2f9441874">USB_OTG_HCINTMSK_XFRCM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e1633eb41c92d2a0716e893d10ea404">USB_OTG_HCINTMSK_XFRCM_Msk</a></td></tr>
<tr class="separator:gaa3647bba98a8f2c2234aadb2f9441874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9e51a34d9b5145d7c4d92a342ffb9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a9e51a34d9b5145d7c4d92a342ffb9c">USB_OTG_HCINTMSK_CHHM_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga5a9e51a34d9b5145d7c4d92a342ffb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6cb390f8f0cf8a561f41a88a8339d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6cb390f8f0cf8a561f41a88a8339d7e">USB_OTG_HCINTMSK_CHHM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a9e51a34d9b5145d7c4d92a342ffb9c">USB_OTG_HCINTMSK_CHHM_Pos</a>)</td></tr>
<tr class="separator:gaa6cb390f8f0cf8a561f41a88a8339d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f359b89c79fba4414e0838645f13a6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f359b89c79fba4414e0838645f13a6b">USB_OTG_HCINTMSK_CHHM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6cb390f8f0cf8a561f41a88a8339d7e">USB_OTG_HCINTMSK_CHHM_Msk</a></td></tr>
<tr class="separator:ga8f359b89c79fba4414e0838645f13a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d753e4c1acd73bd24b7e4d07405d94a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d753e4c1acd73bd24b7e4d07405d94a">USB_OTG_HCINTMSK_AHBERR_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga0d753e4c1acd73bd24b7e4d07405d94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70c101e1a4e376d61f77fcf4f5f32bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70c101e1a4e376d61f77fcf4f5f32bf6">USB_OTG_HCINTMSK_AHBERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d753e4c1acd73bd24b7e4d07405d94a">USB_OTG_HCINTMSK_AHBERR_Pos</a>)</td></tr>
<tr class="separator:ga70c101e1a4e376d61f77fcf4f5f32bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf281bb6b61c559e8b068ab32114572af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf281bb6b61c559e8b068ab32114572af">USB_OTG_HCINTMSK_AHBERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70c101e1a4e376d61f77fcf4f5f32bf6">USB_OTG_HCINTMSK_AHBERR_Msk</a></td></tr>
<tr class="separator:gaf281bb6b61c559e8b068ab32114572af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafafbf0f454f7c9f2ca81e29897782cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafafbf0f454f7c9f2ca81e29897782cd7">USB_OTG_HCINTMSK_STALLM_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gafafbf0f454f7c9f2ca81e29897782cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f5b08f1a892221f86f3cb370260ef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f5b08f1a892221f86f3cb370260ef6">USB_OTG_HCINTMSK_STALLM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafafbf0f454f7c9f2ca81e29897782cd7">USB_OTG_HCINTMSK_STALLM_Pos</a>)</td></tr>
<tr class="separator:ga60f5b08f1a892221f86f3cb370260ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001d17d4511b40850fd7c338be250f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga001d17d4511b40850fd7c338be250f08">USB_OTG_HCINTMSK_STALLM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60f5b08f1a892221f86f3cb370260ef6">USB_OTG_HCINTMSK_STALLM_Msk</a></td></tr>
<tr class="separator:ga001d17d4511b40850fd7c338be250f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5163e183955b5eca93ec5dcaf1915a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5163e183955b5eca93ec5dcaf1915a5f">USB_OTG_HCINTMSK_NAKM_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga5163e183955b5eca93ec5dcaf1915a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51cc9dd53764be5f1d2ff3d5c7241fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51cc9dd53764be5f1d2ff3d5c7241fd3">USB_OTG_HCINTMSK_NAKM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5163e183955b5eca93ec5dcaf1915a5f">USB_OTG_HCINTMSK_NAKM_Pos</a>)</td></tr>
<tr class="separator:ga51cc9dd53764be5f1d2ff3d5c7241fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b9246da6c3a45ab697edc1cac74651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51b9246da6c3a45ab697edc1cac74651">USB_OTG_HCINTMSK_NAKM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51cc9dd53764be5f1d2ff3d5c7241fd3">USB_OTG_HCINTMSK_NAKM_Msk</a></td></tr>
<tr class="separator:ga51b9246da6c3a45ab697edc1cac74651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67b66f3e3480ac1542b1a1f4ce8d0970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67b66f3e3480ac1542b1a1f4ce8d0970">USB_OTG_HCINTMSK_ACKM_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga67b66f3e3480ac1542b1a1f4ce8d0970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372e5e68431087f0fb3b25408ce9eec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga372e5e68431087f0fb3b25408ce9eec9">USB_OTG_HCINTMSK_ACKM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67b66f3e3480ac1542b1a1f4ce8d0970">USB_OTG_HCINTMSK_ACKM_Pos</a>)</td></tr>
<tr class="separator:ga372e5e68431087f0fb3b25408ce9eec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21eb5c0fa8aafa12a725ab52f85023d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21eb5c0fa8aafa12a725ab52f85023d1">USB_OTG_HCINTMSK_ACKM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga372e5e68431087f0fb3b25408ce9eec9">USB_OTG_HCINTMSK_ACKM_Msk</a></td></tr>
<tr class="separator:ga21eb5c0fa8aafa12a725ab52f85023d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49e120401dd9574089323f30a21ce886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49e120401dd9574089323f30a21ce886">USB_OTG_HCINTMSK_NYET_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga49e120401dd9574089323f30a21ce886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b099d2da095f8d31fe49ad9b9ecc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6b099d2da095f8d31fe49ad9b9ecc90">USB_OTG_HCINTMSK_NYET_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga49e120401dd9574089323f30a21ce886">USB_OTG_HCINTMSK_NYET_Pos</a>)</td></tr>
<tr class="separator:gac6b099d2da095f8d31fe49ad9b9ecc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga059e35d45f848183cf19399ac1e21ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga059e35d45f848183cf19399ac1e21ff5">USB_OTG_HCINTMSK_NYET</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6b099d2da095f8d31fe49ad9b9ecc90">USB_OTG_HCINTMSK_NYET_Msk</a></td></tr>
<tr class="separator:ga059e35d45f848183cf19399ac1e21ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7091461a6aef6b084ca11343b1fcb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7091461a6aef6b084ca11343b1fcb8a">USB_OTG_HCINTMSK_TXERRM_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad7091461a6aef6b084ca11343b1fcb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bbe2d77401d28701eb827ac3d4cd149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bbe2d77401d28701eb827ac3d4cd149">USB_OTG_HCINTMSK_TXERRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad7091461a6aef6b084ca11343b1fcb8a">USB_OTG_HCINTMSK_TXERRM_Pos</a>)</td></tr>
<tr class="separator:ga5bbe2d77401d28701eb827ac3d4cd149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5322b79193b042004614b21c391d4880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5322b79193b042004614b21c391d4880">USB_OTG_HCINTMSK_TXERRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bbe2d77401d28701eb827ac3d4cd149">USB_OTG_HCINTMSK_TXERRM_Msk</a></td></tr>
<tr class="separator:ga5322b79193b042004614b21c391d4880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabadb45319c35046abce6475a1105a3d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabadb45319c35046abce6475a1105a3d6">USB_OTG_HCINTMSK_BBERRM_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabadb45319c35046abce6475a1105a3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9165c1fbf87679bb83efa46571b96c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f9165c1fbf87679bb83efa46571b96c">USB_OTG_HCINTMSK_BBERRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabadb45319c35046abce6475a1105a3d6">USB_OTG_HCINTMSK_BBERRM_Pos</a>)</td></tr>
<tr class="separator:ga2f9165c1fbf87679bb83efa46571b96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae263bd38eec1c423b0a70904b5099a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ae263bd38eec1c423b0a70904b5099a">USB_OTG_HCINTMSK_BBERRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f9165c1fbf87679bb83efa46571b96c">USB_OTG_HCINTMSK_BBERRM_Msk</a></td></tr>
<tr class="separator:ga9ae263bd38eec1c423b0a70904b5099a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75612d12f30f20d62f93d75bfe2d93a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac75612d12f30f20d62f93d75bfe2d93a">USB_OTG_HCINTMSK_FRMORM_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gac75612d12f30f20d62f93d75bfe2d93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada017fb34e00a15702d759ff174d33ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada017fb34e00a15702d759ff174d33ff">USB_OTG_HCINTMSK_FRMORM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac75612d12f30f20d62f93d75bfe2d93a">USB_OTG_HCINTMSK_FRMORM_Pos</a>)</td></tr>
<tr class="separator:gada017fb34e00a15702d759ff174d33ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2178eb0791f9ea69122edfbd567ba48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2178eb0791f9ea69122edfbd567ba48">USB_OTG_HCINTMSK_FRMORM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada017fb34e00a15702d759ff174d33ff">USB_OTG_HCINTMSK_FRMORM_Msk</a></td></tr>
<tr class="separator:gad2178eb0791f9ea69122edfbd567ba48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab10e5fcf2df7005211ca7b39160ee4a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab10e5fcf2df7005211ca7b39160ee4a3">USB_OTG_HCINTMSK_DTERRM_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gab10e5fcf2df7005211ca7b39160ee4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cbd167749a70c575efd955503111f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cbd167749a70c575efd955503111f5c">USB_OTG_HCINTMSK_DTERRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab10e5fcf2df7005211ca7b39160ee4a3">USB_OTG_HCINTMSK_DTERRM_Pos</a>)</td></tr>
<tr class="separator:ga1cbd167749a70c575efd955503111f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab7105e77ce288988037b1df3406ab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab7105e77ce288988037b1df3406ab3">USB_OTG_HCINTMSK_DTERRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cbd167749a70c575efd955503111f5c">USB_OTG_HCINTMSK_DTERRM_Msk</a></td></tr>
<tr class="separator:ga7ab7105e77ce288988037b1df3406ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa981fab712cf94125aa509221dc26720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa981fab712cf94125aa509221dc26720">USB_OTG_DIEPTSIZ_XFRSIZ_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa981fab712cf94125aa509221dc26720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b953496e53318844d2444b0d3982d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b953496e53318844d2444b0d3982d2d">USB_OTG_DIEPTSIZ_XFRSIZ_Msk</a>&#160;&#160;&#160;(0x7FFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa981fab712cf94125aa509221dc26720">USB_OTG_DIEPTSIZ_XFRSIZ_Pos</a>)</td></tr>
<tr class="separator:ga3b953496e53318844d2444b0d3982d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5497667d259391162884390afd456f62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5497667d259391162884390afd456f62">USB_OTG_DIEPTSIZ_XFRSIZ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b953496e53318844d2444b0d3982d2d">USB_OTG_DIEPTSIZ_XFRSIZ_Msk</a></td></tr>
<tr class="separator:ga5497667d259391162884390afd456f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga623bbf2a88cfc42a0e43ede442a58eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga623bbf2a88cfc42a0e43ede442a58eca">USB_OTG_DIEPTSIZ_PKTCNT_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga623bbf2a88cfc42a0e43ede442a58eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4032f4b698ca8efd7417e13471d834e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4032f4b698ca8efd7417e13471d834e0">USB_OTG_DIEPTSIZ_PKTCNT_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga623bbf2a88cfc42a0e43ede442a58eca">USB_OTG_DIEPTSIZ_PKTCNT_Pos</a>)</td></tr>
<tr class="separator:ga4032f4b698ca8efd7417e13471d834e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664b39d163f9f2e400aa9fe2577ffc06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga664b39d163f9f2e400aa9fe2577ffc06">USB_OTG_DIEPTSIZ_PKTCNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4032f4b698ca8efd7417e13471d834e0">USB_OTG_DIEPTSIZ_PKTCNT_Msk</a></td></tr>
<tr class="separator:ga664b39d163f9f2e400aa9fe2577ffc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d027496fed28964c3a0ec36bfe5c03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d027496fed28964c3a0ec36bfe5c03c">USB_OTG_DIEPTSIZ_MULCNT_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga1d027496fed28964c3a0ec36bfe5c03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b2138444cba4a94fea9ab112d212e1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b2138444cba4a94fea9ab112d212e1c">USB_OTG_DIEPTSIZ_MULCNT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d027496fed28964c3a0ec36bfe5c03c">USB_OTG_DIEPTSIZ_MULCNT_Pos</a>)</td></tr>
<tr class="separator:ga5b2138444cba4a94fea9ab112d212e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga428da482bfd499096cff02a3d8aa6738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga428da482bfd499096cff02a3d8aa6738">USB_OTG_DIEPTSIZ_MULCNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b2138444cba4a94fea9ab112d212e1c">USB_OTG_DIEPTSIZ_MULCNT_Msk</a></td></tr>
<tr class="separator:ga428da482bfd499096cff02a3d8aa6738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4879da0413028804a012612d7459804f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4879da0413028804a012612d7459804f">USB_OTG_HCTSIZ_XFRSIZ_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4879da0413028804a012612d7459804f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0ecc462bdb146edeb44b1e1bf3ae08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d0ecc462bdb146edeb44b1e1bf3ae08">USB_OTG_HCTSIZ_XFRSIZ_Msk</a>&#160;&#160;&#160;(0x7FFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4879da0413028804a012612d7459804f">USB_OTG_HCTSIZ_XFRSIZ_Pos</a>)</td></tr>
<tr class="separator:ga3d0ecc462bdb146edeb44b1e1bf3ae08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983ec8ca0ffac66eea9219acb008fe9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983ec8ca0ffac66eea9219acb008fe9c">USB_OTG_HCTSIZ_XFRSIZ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d0ecc462bdb146edeb44b1e1bf3ae08">USB_OTG_HCTSIZ_XFRSIZ_Msk</a></td></tr>
<tr class="separator:ga983ec8ca0ffac66eea9219acb008fe9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386ed2405e9608d8846b344d4061eff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga386ed2405e9608d8846b344d4061eff0">USB_OTG_HCTSIZ_PKTCNT_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga386ed2405e9608d8846b344d4061eff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae242d5b51bdad2968cc7f59f2356195b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae242d5b51bdad2968cc7f59f2356195b">USB_OTG_HCTSIZ_PKTCNT_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga386ed2405e9608d8846b344d4061eff0">USB_OTG_HCTSIZ_PKTCNT_Pos</a>)</td></tr>
<tr class="separator:gae242d5b51bdad2968cc7f59f2356195b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2177151366a5539b446104cb87d3059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2177151366a5539b446104cb87d3059">USB_OTG_HCTSIZ_PKTCNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae242d5b51bdad2968cc7f59f2356195b">USB_OTG_HCTSIZ_PKTCNT_Msk</a></td></tr>
<tr class="separator:gab2177151366a5539b446104cb87d3059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabd15ce174827e22c8ebd38fd41d4dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabd15ce174827e22c8ebd38fd41d4dcd">USB_OTG_HCTSIZ_DOPING_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaabd15ce174827e22c8ebd38fd41d4dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63444676f787b5850bcd74a3dac24c06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63444676f787b5850bcd74a3dac24c06">USB_OTG_HCTSIZ_DOPING_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaabd15ce174827e22c8ebd38fd41d4dcd">USB_OTG_HCTSIZ_DOPING_Pos</a>)</td></tr>
<tr class="separator:ga63444676f787b5850bcd74a3dac24c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dcc4677244eb50d430a62870b90c30c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dcc4677244eb50d430a62870b90c30c">USB_OTG_HCTSIZ_DOPING</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63444676f787b5850bcd74a3dac24c06">USB_OTG_HCTSIZ_DOPING_Msk</a></td></tr>
<tr class="separator:ga2dcc4677244eb50d430a62870b90c30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015e511e5d6f38252ca6006e8b984bb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga015e511e5d6f38252ca6006e8b984bb7">USB_OTG_HCTSIZ_DPID_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga015e511e5d6f38252ca6006e8b984bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d5133c860991521246501b6e1c055d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66d5133c860991521246501b6e1c055d">USB_OTG_HCTSIZ_DPID_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga015e511e5d6f38252ca6006e8b984bb7">USB_OTG_HCTSIZ_DPID_Pos</a>)</td></tr>
<tr class="separator:ga66d5133c860991521246501b6e1c055d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7037fb804f6e2a4a3e0c08bd3e345f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7037fb804f6e2a4a3e0c08bd3e345f18">USB_OTG_HCTSIZ_DPID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66d5133c860991521246501b6e1c055d">USB_OTG_HCTSIZ_DPID_Msk</a></td></tr>
<tr class="separator:ga7037fb804f6e2a4a3e0c08bd3e345f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5509a0f869a4c7ba34f45be4b733b23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5509a0f869a4c7ba34f45be4b733b23">USB_OTG_HCTSIZ_DPID_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga015e511e5d6f38252ca6006e8b984bb7">USB_OTG_HCTSIZ_DPID_Pos</a>)</td></tr>
<tr class="separator:gae5509a0f869a4c7ba34f45be4b733b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae95b441c770521507da1d1d4c51d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae95b441c770521507da1d1d4c51d18">USB_OTG_HCTSIZ_DPID_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga015e511e5d6f38252ca6006e8b984bb7">USB_OTG_HCTSIZ_DPID_Pos</a>)</td></tr>
<tr class="separator:ga5ae95b441c770521507da1d1d4c51d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8a6b9128f9e824a0ae68346fb8fe73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f8a6b9128f9e824a0ae68346fb8fe73">USB_OTG_DIEPDMA_DMAADDR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2f8a6b9128f9e824a0ae68346fb8fe73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d3f62d2f03495bb28e7b65f00dbafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d3f62d2f03495bb28e7b65f00dbafa">USB_OTG_DIEPDMA_DMAADDR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f8a6b9128f9e824a0ae68346fb8fe73">USB_OTG_DIEPDMA_DMAADDR_Pos</a>)</td></tr>
<tr class="separator:ga17d3f62d2f03495bb28e7b65f00dbafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab177fc20463978ff09c399cb56e904bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab177fc20463978ff09c399cb56e904bb">USB_OTG_DIEPDMA_DMAADDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17d3f62d2f03495bb28e7b65f00dbafa">USB_OTG_DIEPDMA_DMAADDR_Msk</a></td></tr>
<tr class="separator:gab177fc20463978ff09c399cb56e904bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c69fd9913335fdca15a7dc32d1193cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c69fd9913335fdca15a7dc32d1193cc">USB_OTG_HCDMA_DMAADDR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3c69fd9913335fdca15a7dc32d1193cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a98df839cd4108ef0b1b814d0f7020b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a98df839cd4108ef0b1b814d0f7020b">USB_OTG_HCDMA_DMAADDR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c69fd9913335fdca15a7dc32d1193cc">USB_OTG_HCDMA_DMAADDR_Pos</a>)</td></tr>
<tr class="separator:ga2a98df839cd4108ef0b1b814d0f7020b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2980c7f7c60bf5ff4842dc9e363ea7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2980c7f7c60bf5ff4842dc9e363ea7b">USB_OTG_HCDMA_DMAADDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a98df839cd4108ef0b1b814d0f7020b">USB_OTG_HCDMA_DMAADDR_Msk</a></td></tr>
<tr class="separator:gab2980c7f7c60bf5ff4842dc9e363ea7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd1cf28f02f4bd52c71afee6f718e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bd1cf28f02f4bd52c71afee6f718e27">USB_OTG_DTXFSTS_INEPTFSAV_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7bd1cf28f02f4bd52c71afee6f718e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1a0115d517ac979a61c81763f4ce8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1a0115d517ac979a61c81763f4ce8f">USB_OTG_DTXFSTS_INEPTFSAV_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7bd1cf28f02f4bd52c71afee6f718e27">USB_OTG_DTXFSTS_INEPTFSAV_Pos</a>)</td></tr>
<tr class="separator:ga9c1a0115d517ac979a61c81763f4ce8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1789e8c79b7a271a58f56cbff4bd03a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1789e8c79b7a271a58f56cbff4bd03a">USB_OTG_DTXFSTS_INEPTFSAV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1a0115d517ac979a61c81763f4ce8f">USB_OTG_DTXFSTS_INEPTFSAV_Msk</a></td></tr>
<tr class="separator:gae1789e8c79b7a271a58f56cbff4bd03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga129f8f89a1a613ce6f86fdb826238e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga129f8f89a1a613ce6f86fdb826238e16">USB_OTG_DIEPTXF_INEPTXSA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga129f8f89a1a613ce6f86fdb826238e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b86ac57a1176451f435dda801dbddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5b86ac57a1176451f435dda801dbddb">USB_OTG_DIEPTXF_INEPTXSA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga129f8f89a1a613ce6f86fdb826238e16">USB_OTG_DIEPTXF_INEPTXSA_Pos</a>)</td></tr>
<tr class="separator:gac5b86ac57a1176451f435dda801dbddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731c1eaaf15ec1b7f24e055172f7e0cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga731c1eaaf15ec1b7f24e055172f7e0cf">USB_OTG_DIEPTXF_INEPTXSA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5b86ac57a1176451f435dda801dbddb">USB_OTG_DIEPTXF_INEPTXSA_Msk</a></td></tr>
<tr class="separator:ga731c1eaaf15ec1b7f24e055172f7e0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c94d7d7bd4526bc8cef42790a10af14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c94d7d7bd4526bc8cef42790a10af14">USB_OTG_DIEPTXF_INEPTXFD_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga8c94d7d7bd4526bc8cef42790a10af14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafccb927bfa114a368eea25db7d46c85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafccb927bfa114a368eea25db7d46c85f">USB_OTG_DIEPTXF_INEPTXFD_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c94d7d7bd4526bc8cef42790a10af14">USB_OTG_DIEPTXF_INEPTXFD_Pos</a>)</td></tr>
<tr class="separator:gafccb927bfa114a368eea25db7d46c85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015ec5caee27272afa335fa9d5892a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga015ec5caee27272afa335fa9d5892a40">USB_OTG_DIEPTXF_INEPTXFD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafccb927bfa114a368eea25db7d46c85f">USB_OTG_DIEPTXF_INEPTXFD_Msk</a></td></tr>
<tr class="separator:ga015ec5caee27272afa335fa9d5892a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef51a2cbd7e13a734ffdfded5b1e772d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef51a2cbd7e13a734ffdfded5b1e772d">USB_OTG_DOEPCTL_MPSIZ_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaef51a2cbd7e13a734ffdfded5b1e772d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga103ef4c7123cb64007a1eb050d96c4b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga103ef4c7123cb64007a1eb050d96c4b7">USB_OTG_DOEPCTL_MPSIZ_Msk</a>&#160;&#160;&#160;(0x7FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef51a2cbd7e13a734ffdfded5b1e772d">USB_OTG_DOEPCTL_MPSIZ_Pos</a>)</td></tr>
<tr class="separator:ga103ef4c7123cb64007a1eb050d96c4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebce086e91feb566f223ae07d01ff57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebce086e91feb566f223ae07d01ff57">USB_OTG_DOEPCTL_MPSIZ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga103ef4c7123cb64007a1eb050d96c4b7">USB_OTG_DOEPCTL_MPSIZ_Msk</a>     /*!&lt; Maximum packet size */</td></tr>
<tr class="separator:ga0ebce086e91feb566f223ae07d01ff57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf003bdf82be8bff3e23452c7a83a9ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf003bdf82be8bff3e23452c7a83a9ed2">USB_OTG_DOEPCTL_USBAEP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaf003bdf82be8bff3e23452c7a83a9ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31ba8e0d0b5bf08b034ba5cf27eaef4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31ba8e0d0b5bf08b034ba5cf27eaef4c">USB_OTG_DOEPCTL_USBAEP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf003bdf82be8bff3e23452c7a83a9ed2">USB_OTG_DOEPCTL_USBAEP_Pos</a>)</td></tr>
<tr class="separator:ga31ba8e0d0b5bf08b034ba5cf27eaef4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed242624f140356cc793039988d89df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabed242624f140356cc793039988d89df">USB_OTG_DOEPCTL_USBAEP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31ba8e0d0b5bf08b034ba5cf27eaef4c">USB_OTG_DOEPCTL_USBAEP_Msk</a></td></tr>
<tr class="separator:gabed242624f140356cc793039988d89df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab721aee46a6d9aaabb0c1449155777c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab721aee46a6d9aaabb0c1449155777c9">USB_OTG_DOEPCTL_NAKSTS_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gab721aee46a6d9aaabb0c1449155777c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca51b95d03a684417745d2870bc02aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacca51b95d03a684417745d2870bc02aa">USB_OTG_DOEPCTL_NAKSTS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab721aee46a6d9aaabb0c1449155777c9">USB_OTG_DOEPCTL_NAKSTS_Pos</a>)</td></tr>
<tr class="separator:gacca51b95d03a684417745d2870bc02aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1735002d3abf233ca0cbe473da2d8fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1735002d3abf233ca0cbe473da2d8fb">USB_OTG_DOEPCTL_NAKSTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacca51b95d03a684417745d2870bc02aa">USB_OTG_DOEPCTL_NAKSTS_Msk</a></td></tr>
<tr class="separator:gaa1735002d3abf233ca0cbe473da2d8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a8dc23aee4dc031e4f2e85b8a09dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0a8dc23aee4dc031e4f2e85b8a09dbb">USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gae0a8dc23aee4dc031e4f2e85b8a09dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b8b770cb957bf0f4148311ddfef503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1b8b770cb957bf0f4148311ddfef503">USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae0a8dc23aee4dc031e4f2e85b8a09dbb">USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos</a>)</td></tr>
<tr class="separator:gac1b8b770cb957bf0f4148311ddfef503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a06b55e9caa25873e734fb15cafbc51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a06b55e9caa25873e734fb15cafbc51">USB_OTG_DOEPCTL_SD0PID_SEVNFRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1b8b770cb957bf0f4148311ddfef503">USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk</a></td></tr>
<tr class="separator:ga0a06b55e9caa25873e734fb15cafbc51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab617807c602f3dd930adca64b0c5fed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab617807c602f3dd930adca64b0c5fed1">USB_OTG_DOEPCTL_SODDFRM_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gab617807c602f3dd930adca64b0c5fed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f4b73b3f5f6813412b392b8b619a1ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f4b73b3f5f6813412b392b8b619a1ae">USB_OTG_DOEPCTL_SODDFRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab617807c602f3dd930adca64b0c5fed1">USB_OTG_DOEPCTL_SODDFRM_Pos</a>)</td></tr>
<tr class="separator:ga4f4b73b3f5f6813412b392b8b619a1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ddb336230fa5a497dbb2393a180ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77ddb336230fa5a497dbb2393a180ae6">USB_OTG_DOEPCTL_SODDFRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f4b73b3f5f6813412b392b8b619a1ae">USB_OTG_DOEPCTL_SODDFRM_Msk</a></td></tr>
<tr class="separator:ga77ddb336230fa5a497dbb2393a180ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd2ea9b1c00daf741f7ac74f32bebc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd2ea9b1c00daf741f7ac74f32bebc3">USB_OTG_DOEPCTL_EPTYP_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga3dd2ea9b1c00daf741f7ac74f32bebc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5fea8cfdb01a643000019dc830fc30f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5fea8cfdb01a643000019dc830fc30f">USB_OTG_DOEPCTL_EPTYP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd2ea9b1c00daf741f7ac74f32bebc3">USB_OTG_DOEPCTL_EPTYP_Pos</a>)</td></tr>
<tr class="separator:gab5fea8cfdb01a643000019dc830fc30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e347921b96b8435ec2ef6cc9b3470d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e347921b96b8435ec2ef6cc9b3470d8">USB_OTG_DOEPCTL_EPTYP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5fea8cfdb01a643000019dc830fc30f">USB_OTG_DOEPCTL_EPTYP_Msk</a></td></tr>
<tr class="separator:ga4e347921b96b8435ec2ef6cc9b3470d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b0660b499862424b72cd59bca9226e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48b0660b499862424b72cd59bca9226e">USB_OTG_DOEPCTL_EPTYP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd2ea9b1c00daf741f7ac74f32bebc3">USB_OTG_DOEPCTL_EPTYP_Pos</a>)</td></tr>
<tr class="separator:ga48b0660b499862424b72cd59bca9226e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89595201dd98cc05712d046e98c142fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89595201dd98cc05712d046e98c142fd">USB_OTG_DOEPCTL_EPTYP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd2ea9b1c00daf741f7ac74f32bebc3">USB_OTG_DOEPCTL_EPTYP_Pos</a>)</td></tr>
<tr class="separator:ga89595201dd98cc05712d046e98c142fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed30bbeec479174dbaeb4ec6342e7acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed30bbeec479174dbaeb4ec6342e7acc">USB_OTG_DOEPCTL_SNPM_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaed30bbeec479174dbaeb4ec6342e7acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592d0d387403b49dd841153e1c8ef922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga592d0d387403b49dd841153e1c8ef922">USB_OTG_DOEPCTL_SNPM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed30bbeec479174dbaeb4ec6342e7acc">USB_OTG_DOEPCTL_SNPM_Pos</a>)</td></tr>
<tr class="separator:ga592d0d387403b49dd841153e1c8ef922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ef1fba78e67a55f665495ae7f8732e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ef1fba78e67a55f665495ae7f8732e">USB_OTG_DOEPCTL_SNPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga592d0d387403b49dd841153e1c8ef922">USB_OTG_DOEPCTL_SNPM_Msk</a></td></tr>
<tr class="separator:ga14ef1fba78e67a55f665495ae7f8732e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga713faf56d7526c1671e9920f96207902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga713faf56d7526c1671e9920f96207902">USB_OTG_DOEPCTL_STALL_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga713faf56d7526c1671e9920f96207902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600dc33e80274fdf8ec793bce5df9ad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga600dc33e80274fdf8ec793bce5df9ad4">USB_OTG_DOEPCTL_STALL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga713faf56d7526c1671e9920f96207902">USB_OTG_DOEPCTL_STALL_Pos</a>)</td></tr>
<tr class="separator:ga600dc33e80274fdf8ec793bce5df9ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e6aea29335780171f8ce42aba031699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6aea29335780171f8ce42aba031699">USB_OTG_DOEPCTL_STALL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga600dc33e80274fdf8ec793bce5df9ad4">USB_OTG_DOEPCTL_STALL_Msk</a></td></tr>
<tr class="separator:ga5e6aea29335780171f8ce42aba031699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ce77ba5437dc8c547c7fe2b2851af15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ce77ba5437dc8c547c7fe2b2851af15">USB_OTG_DOEPCTL_CNAK_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga8ce77ba5437dc8c547c7fe2b2851af15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92c45d7d3e789caf1b5a8967592939ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92c45d7d3e789caf1b5a8967592939ae">USB_OTG_DOEPCTL_CNAK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ce77ba5437dc8c547c7fe2b2851af15">USB_OTG_DOEPCTL_CNAK_Pos</a>)</td></tr>
<tr class="separator:ga92c45d7d3e789caf1b5a8967592939ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd05c0aa7833e7467e0ff66cfa1f20cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd05c0aa7833e7467e0ff66cfa1f20cb">USB_OTG_DOEPCTL_CNAK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92c45d7d3e789caf1b5a8967592939ae">USB_OTG_DOEPCTL_CNAK_Msk</a></td></tr>
<tr class="separator:gabd05c0aa7833e7467e0ff66cfa1f20cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f8d51a7d585bca9ab215fd90fcba33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3f8d51a7d585bca9ab215fd90fcba33">USB_OTG_DOEPCTL_SNAK_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gaa3f8d51a7d585bca9ab215fd90fcba33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be0f6d6ed75219981fc07465ba09298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6be0f6d6ed75219981fc07465ba09298">USB_OTG_DOEPCTL_SNAK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3f8d51a7d585bca9ab215fd90fcba33">USB_OTG_DOEPCTL_SNAK_Pos</a>)</td></tr>
<tr class="separator:ga6be0f6d6ed75219981fc07465ba09298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a3e120b2c56a13ff622b0a507f48ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05a3e120b2c56a13ff622b0a507f48ee">USB_OTG_DOEPCTL_SNAK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6be0f6d6ed75219981fc07465ba09298">USB_OTG_DOEPCTL_SNAK_Msk</a></td></tr>
<tr class="separator:ga05a3e120b2c56a13ff622b0a507f48ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06d18faa6f215148241b0aa16a2708dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06d18faa6f215148241b0aa16a2708dc">USB_OTG_DOEPCTL_EPDIS_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga06d18faa6f215148241b0aa16a2708dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46881c1a50c0a2b48f4d107a9cdc540f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46881c1a50c0a2b48f4d107a9cdc540f">USB_OTG_DOEPCTL_EPDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga06d18faa6f215148241b0aa16a2708dc">USB_OTG_DOEPCTL_EPDIS_Pos</a>)</td></tr>
<tr class="separator:ga46881c1a50c0a2b48f4d107a9cdc540f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf170f97217b0a2e3f66a33a67257674e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf170f97217b0a2e3f66a33a67257674e">USB_OTG_DOEPCTL_EPDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46881c1a50c0a2b48f4d107a9cdc540f">USB_OTG_DOEPCTL_EPDIS_Msk</a></td></tr>
<tr class="separator:gaf170f97217b0a2e3f66a33a67257674e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d45681d84c4e5a4a1050291a2f1c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67d45681d84c4e5a4a1050291a2f1c4c">USB_OTG_DOEPCTL_EPENA_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga67d45681d84c4e5a4a1050291a2f1c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891f80e6cdbf19579db62d0214bc09b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga891f80e6cdbf19579db62d0214bc09b5">USB_OTG_DOEPCTL_EPENA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67d45681d84c4e5a4a1050291a2f1c4c">USB_OTG_DOEPCTL_EPENA_Pos</a>)</td></tr>
<tr class="separator:ga891f80e6cdbf19579db62d0214bc09b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8875f7311dfde66125b78dd715fd2d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8875f7311dfde66125b78dd715fd2d7c">USB_OTG_DOEPCTL_EPENA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga891f80e6cdbf19579db62d0214bc09b5">USB_OTG_DOEPCTL_EPENA_Msk</a></td></tr>
<tr class="separator:ga8875f7311dfde66125b78dd715fd2d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c42c63b15338fb0f80bc252ab8a1f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22c42c63b15338fb0f80bc252ab8a1f9">USB_OTG_DOEPINT_XFRC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga22c42c63b15338fb0f80bc252ab8a1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bec204f2c5886251295d5ea7739331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71bec204f2c5886251295d5ea7739331">USB_OTG_DOEPINT_XFRC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga22c42c63b15338fb0f80bc252ab8a1f9">USB_OTG_DOEPINT_XFRC_Pos</a>)</td></tr>
<tr class="separator:ga71bec204f2c5886251295d5ea7739331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e51a7b1cc412e304246176c207cbcb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e51a7b1cc412e304246176c207cbcb8">USB_OTG_DOEPINT_XFRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71bec204f2c5886251295d5ea7739331">USB_OTG_DOEPINT_XFRC_Msk</a></td></tr>
<tr class="separator:ga0e51a7b1cc412e304246176c207cbcb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8ea7d7381b81fc6ace42213c39c909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd8ea7d7381b81fc6ace42213c39c909">USB_OTG_DOEPINT_EPDISD_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabd8ea7d7381b81fc6ace42213c39c909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2bee78f4eead58dd6e9d772d77c843d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2bee78f4eead58dd6e9d772d77c843d">USB_OTG_DOEPINT_EPDISD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabd8ea7d7381b81fc6ace42213c39c909">USB_OTG_DOEPINT_EPDISD_Pos</a>)</td></tr>
<tr class="separator:gad2bee78f4eead58dd6e9d772d77c843d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e18140ad2c7902fe788947cea557d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32e18140ad2c7902fe788947cea557d2">USB_OTG_DOEPINT_EPDISD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2bee78f4eead58dd6e9d772d77c843d">USB_OTG_DOEPINT_EPDISD_Msk</a></td></tr>
<tr class="separator:ga32e18140ad2c7902fe788947cea557d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e071c9b55a563d90d1ab1c0577390a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e071c9b55a563d90d1ab1c0577390a4">USB_OTG_DOEPINT_AHBERR_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga0e071c9b55a563d90d1ab1c0577390a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dfe74336fa143f3b5a536a74ff77dcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dfe74336fa143f3b5a536a74ff77dcb">USB_OTG_DOEPINT_AHBERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e071c9b55a563d90d1ab1c0577390a4">USB_OTG_DOEPINT_AHBERR_Pos</a>)</td></tr>
<tr class="separator:ga7dfe74336fa143f3b5a536a74ff77dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8957520b45ebd1ed0000d8a0c0cc9ef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8957520b45ebd1ed0000d8a0c0cc9ef6">USB_OTG_DOEPINT_AHBERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dfe74336fa143f3b5a536a74ff77dcb">USB_OTG_DOEPINT_AHBERR_Msk</a></td></tr>
<tr class="separator:ga8957520b45ebd1ed0000d8a0c0cc9ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a9a1fec27e8dd4a5a603a0d63fc104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74a9a1fec27e8dd4a5a603a0d63fc104">USB_OTG_DOEPINT_STUP_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga74a9a1fec27e8dd4a5a603a0d63fc104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dda03dc0034c884c0a51c1f749edfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42dda03dc0034c884c0a51c1f749edfb">USB_OTG_DOEPINT_STUP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga74a9a1fec27e8dd4a5a603a0d63fc104">USB_OTG_DOEPINT_STUP_Pos</a>)</td></tr>
<tr class="separator:ga42dda03dc0034c884c0a51c1f749edfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76444bdecd4d6def6c718ed1bb8e8b8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76444bdecd4d6def6c718ed1bb8e8b8c">USB_OTG_DOEPINT_STUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42dda03dc0034c884c0a51c1f749edfb">USB_OTG_DOEPINT_STUP_Msk</a></td></tr>
<tr class="separator:ga76444bdecd4d6def6c718ed1bb8e8b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e353ea229f93246f7fb4ef0efc90a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e353ea229f93246f7fb4ef0efc90a9">USB_OTG_DOEPINT_OTEPDIS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa3e353ea229f93246f7fb4ef0efc90a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8a3dd1c173d5cd66abf1d5aff97f894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8a3dd1c173d5cd66abf1d5aff97f894">USB_OTG_DOEPINT_OTEPDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e353ea229f93246f7fb4ef0efc90a9">USB_OTG_DOEPINT_OTEPDIS_Pos</a>)</td></tr>
<tr class="separator:gab8a3dd1c173d5cd66abf1d5aff97f894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4c92b08606cf934de16b353053dd78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f4c92b08606cf934de16b353053dd78">USB_OTG_DOEPINT_OTEPDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8a3dd1c173d5cd66abf1d5aff97f894">USB_OTG_DOEPINT_OTEPDIS_Msk</a></td></tr>
<tr class="separator:ga3f4c92b08606cf934de16b353053dd78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cd4ee8b333b45244a950aec7b6d1756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cd4ee8b333b45244a950aec7b6d1756">USB_OTG_DOEPINT_OTEPSPR_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga0cd4ee8b333b45244a950aec7b6d1756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c064a7156878cca72817277cce28cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c064a7156878cca72817277cce28cef">USB_OTG_DOEPINT_OTEPSPR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cd4ee8b333b45244a950aec7b6d1756">USB_OTG_DOEPINT_OTEPSPR_Pos</a>)</td></tr>
<tr class="separator:ga0c064a7156878cca72817277cce28cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2451732dfee15831f09e28041dabf9ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2451732dfee15831f09e28041dabf9ce">USB_OTG_DOEPINT_OTEPSPR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c064a7156878cca72817277cce28cef">USB_OTG_DOEPINT_OTEPSPR_Msk</a></td></tr>
<tr class="separator:ga2451732dfee15831f09e28041dabf9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb2f0d32861f239d7cf694ce1f34d019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb2f0d32861f239d7cf694ce1f34d019">USB_OTG_DOEPINT_B2BSTUP_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gafb2f0d32861f239d7cf694ce1f34d019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7623d1db984217c12acc54117994337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7623d1db984217c12acc54117994337">USB_OTG_DOEPINT_B2BSTUP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb2f0d32861f239d7cf694ce1f34d019">USB_OTG_DOEPINT_B2BSTUP_Pos</a>)</td></tr>
<tr class="separator:gab7623d1db984217c12acc54117994337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82261faaf818baade125d4de42f78fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82261faaf818baade125d4de42f78fa5">USB_OTG_DOEPINT_B2BSTUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7623d1db984217c12acc54117994337">USB_OTG_DOEPINT_B2BSTUP_Msk</a></td></tr>
<tr class="separator:ga82261faaf818baade125d4de42f78fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92efd02af8d099a47efd3e038bada011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92efd02af8d099a47efd3e038bada011">USB_OTG_DOEPINT_OUTPKTERR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga92efd02af8d099a47efd3e038bada011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5870176a1b59ee2048b23087b677ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f5870176a1b59ee2048b23087b677ae">USB_OTG_DOEPINT_OUTPKTERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92efd02af8d099a47efd3e038bada011">USB_OTG_DOEPINT_OUTPKTERR_Pos</a>)</td></tr>
<tr class="separator:ga7f5870176a1b59ee2048b23087b677ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf82df64a03b0a9f6915a36a750488ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf82df64a03b0a9f6915a36a750488ac">USB_OTG_DOEPINT_OUTPKTERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f5870176a1b59ee2048b23087b677ae">USB_OTG_DOEPINT_OUTPKTERR_Msk</a></td></tr>
<tr class="separator:gadf82df64a03b0a9f6915a36a750488ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b77b085273952d4999950d52cd674c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b77b085273952d4999950d52cd674c7">USB_OTG_DOEPINT_NAK_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga3b77b085273952d4999950d52cd674c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaa6114d1a7f5860c94bc9eb1ef1207c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaa6114d1a7f5860c94bc9eb1ef1207c">USB_OTG_DOEPINT_NAK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b77b085273952d4999950d52cd674c7">USB_OTG_DOEPINT_NAK_Pos</a>)</td></tr>
<tr class="separator:gaaaa6114d1a7f5860c94bc9eb1ef1207c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d1b7add4ca4362bb47501b456d3bb8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d1b7add4ca4362bb47501b456d3bb8b">USB_OTG_DOEPINT_NAK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaa6114d1a7f5860c94bc9eb1ef1207c">USB_OTG_DOEPINT_NAK_Msk</a></td></tr>
<tr class="separator:ga1d1b7add4ca4362bb47501b456d3bb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e46923e595b9049270b43fece30784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3e46923e595b9049270b43fece30784">USB_OTG_DOEPINT_NYET_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gad3e46923e595b9049270b43fece30784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea8387720c1dd29d7c4689f4b83792f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ea8387720c1dd29d7c4689f4b83792f">USB_OTG_DOEPINT_NYET_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad3e46923e595b9049270b43fece30784">USB_OTG_DOEPINT_NYET_Pos</a>)</td></tr>
<tr class="separator:ga8ea8387720c1dd29d7c4689f4b83792f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf63ba909dd472b7ce95b05e8ed984ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf63ba909dd472b7ce95b05e8ed984ac3">USB_OTG_DOEPINT_NYET</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ea8387720c1dd29d7c4689f4b83792f">USB_OTG_DOEPINT_NYET_Msk</a></td></tr>
<tr class="separator:gaf63ba909dd472b7ce95b05e8ed984ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05052a0dcef08b6e6acaf900e3f4b39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05052a0dcef08b6e6acaf900e3f4b39d">USB_OTG_DOEPINT_STPKTRX_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga05052a0dcef08b6e6acaf900e3f4b39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c90fbb29ef97f0974e4040889d12e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c90fbb29ef97f0974e4040889d12e34">USB_OTG_DOEPINT_STPKTRX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga05052a0dcef08b6e6acaf900e3f4b39d">USB_OTG_DOEPINT_STPKTRX_Pos</a>)</td></tr>
<tr class="separator:ga2c90fbb29ef97f0974e4040889d12e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d44e256af7596e109c61925dbdb6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d44e256af7596e109c61925dbdb6fd">USB_OTG_DOEPINT_STPKTRX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c90fbb29ef97f0974e4040889d12e34">USB_OTG_DOEPINT_STPKTRX_Msk</a></td></tr>
<tr class="separator:ga90d44e256af7596e109c61925dbdb6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe13401b6bd1b7d884f5250ac4863bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe13401b6bd1b7d884f5250ac4863bc">USB_OTG_DOEPTSIZ_XFRSIZ_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5fe13401b6bd1b7d884f5250ac4863bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5ef41f398424f0a7e6a4c7cd6010c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab5ef41f398424f0a7e6a4c7cd6010c2">USB_OTG_DOEPTSIZ_XFRSIZ_Msk</a>&#160;&#160;&#160;(0x7FFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe13401b6bd1b7d884f5250ac4863bc">USB_OTG_DOEPTSIZ_XFRSIZ_Pos</a>)</td></tr>
<tr class="separator:gaab5ef41f398424f0a7e6a4c7cd6010c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab954bdd4334a2643622e3d33fee16ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab954bdd4334a2643622e3d33fee16ad5">USB_OTG_DOEPTSIZ_XFRSIZ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab5ef41f398424f0a7e6a4c7cd6010c2">USB_OTG_DOEPTSIZ_XFRSIZ_Msk</a></td></tr>
<tr class="separator:gab954bdd4334a2643622e3d33fee16ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b9ba7c05cf5f15d1d68d5f01097daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4b9ba7c05cf5f15d1d68d5f01097daf">USB_OTG_DOEPTSIZ_PKTCNT_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gad4b9ba7c05cf5f15d1d68d5f01097daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285281ff18968724fb73d8dc292b930b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga285281ff18968724fb73d8dc292b930b">USB_OTG_DOEPTSIZ_PKTCNT_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad4b9ba7c05cf5f15d1d68d5f01097daf">USB_OTG_DOEPTSIZ_PKTCNT_Pos</a>)</td></tr>
<tr class="separator:ga285281ff18968724fb73d8dc292b930b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7bc1fb16d2d5b7a8d92fce5a61a038f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7bc1fb16d2d5b7a8d92fce5a61a038f">USB_OTG_DOEPTSIZ_PKTCNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga285281ff18968724fb73d8dc292b930b">USB_OTG_DOEPTSIZ_PKTCNT_Msk</a></td></tr>
<tr class="separator:gae7bc1fb16d2d5b7a8d92fce5a61a038f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3ab3c0bc7a7e35ff98521b58230188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3ab3c0bc7a7e35ff98521b58230188">USB_OTG_DOEPTSIZ_STUPCNT_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaaa3ab3c0bc7a7e35ff98521b58230188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb0c6895cd600227f3a037dfbddbbc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcb0c6895cd600227f3a037dfbddbbc5">USB_OTG_DOEPTSIZ_STUPCNT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3ab3c0bc7a7e35ff98521b58230188">USB_OTG_DOEPTSIZ_STUPCNT_Pos</a>)</td></tr>
<tr class="separator:gadcb0c6895cd600227f3a037dfbddbbc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a99a82646ef5a7a7785bec2d07334b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a99a82646ef5a7a7785bec2d07334b5">USB_OTG_DOEPTSIZ_STUPCNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcb0c6895cd600227f3a037dfbddbbc5">USB_OTG_DOEPTSIZ_STUPCNT_Msk</a></td></tr>
<tr class="separator:ga5a99a82646ef5a7a7785bec2d07334b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cabae65ef4f05c5314de57beed11000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cabae65ef4f05c5314de57beed11000">USB_OTG_DOEPTSIZ_STUPCNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3ab3c0bc7a7e35ff98521b58230188">USB_OTG_DOEPTSIZ_STUPCNT_Pos</a>)</td></tr>
<tr class="separator:ga0cabae65ef4f05c5314de57beed11000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b109418cfad831c4f292eb86d132f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b109418cfad831c4f292eb86d132f0e">USB_OTG_DOEPTSIZ_STUPCNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3ab3c0bc7a7e35ff98521b58230188">USB_OTG_DOEPTSIZ_STUPCNT_Pos</a>)</td></tr>
<tr class="separator:ga3b109418cfad831c4f292eb86d132f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf33736f41c6c0098df1ac2cb9dcb00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf33736f41c6c0098df1ac2cb9dcb00">USB_OTG_PCGCCTL_STOPCLK_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7cf33736f41c6c0098df1ac2cb9dcb00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d4f9a974fab851fcfb0803ba5380b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d4f9a974fab851fcfb0803ba5380b8d">USB_OTG_PCGCCTL_STOPCLK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf33736f41c6c0098df1ac2cb9dcb00">USB_OTG_PCGCCTL_STOPCLK_Pos</a>)</td></tr>
<tr class="separator:ga1d4f9a974fab851fcfb0803ba5380b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77cb2d7ab53783663a7a6dd457d3ba25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77cb2d7ab53783663a7a6dd457d3ba25">USB_OTG_PCGCCTL_STOPCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d4f9a974fab851fcfb0803ba5380b8d">USB_OTG_PCGCCTL_STOPCLK_Msk</a></td></tr>
<tr class="separator:ga77cb2d7ab53783663a7a6dd457d3ba25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga742b5f249d0b9b10fd616990149cf6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga742b5f249d0b9b10fd616990149cf6c7">USB_OTG_PCGCCTL_GATECLK_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga742b5f249d0b9b10fd616990149cf6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05b7e567009a05c0fbc460de78ece1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa05b7e567009a05c0fbc460de78ece1f">USB_OTG_PCGCCTL_GATECLK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga742b5f249d0b9b10fd616990149cf6c7">USB_OTG_PCGCCTL_GATECLK_Pos</a>)</td></tr>
<tr class="separator:gaa05b7e567009a05c0fbc460de78ece1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8756280c79db9bdd546f6dabce92849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8756280c79db9bdd546f6dabce92849">USB_OTG_PCGCCTL_GATECLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa05b7e567009a05c0fbc460de78ece1f">USB_OTG_PCGCCTL_GATECLK_Msk</a></td></tr>
<tr class="separator:gad8756280c79db9bdd546f6dabce92849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370573700a56720b49363b5a166303de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga370573700a56720b49363b5a166303de">USB_OTG_PCGCCTL_PHYSUSP_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga370573700a56720b49363b5a166303de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29bcd967dad8f66da440480b32b7b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac29bcd967dad8f66da440480b32b7b5d">USB_OTG_PCGCCTL_PHYSUSP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga370573700a56720b49363b5a166303de">USB_OTG_PCGCCTL_PHYSUSP_Pos</a>)</td></tr>
<tr class="separator:gac29bcd967dad8f66da440480b32b7b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f07a7549ecc61ab2df0775ea177df12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f07a7549ecc61ab2df0775ea177df12">USB_OTG_PCGCCTL_PHYSUSP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac29bcd967dad8f66da440480b32b7b5d">USB_OTG_PCGCCTL_PHYSUSP_Msk</a></td></tr>
<tr class="separator:ga8f07a7549ecc61ab2df0775ea177df12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45900186e59c0e66989c65180095d603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45900186e59c0e66989c65180095d603">USB_OTG_CHNUM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga45900186e59c0e66989c65180095d603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46419059b5b49059f5bdebe1b72722ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46419059b5b49059f5bdebe1b72722ef">USB_OTG_CHNUM_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga45900186e59c0e66989c65180095d603">USB_OTG_CHNUM_Pos</a>)</td></tr>
<tr class="separator:ga46419059b5b49059f5bdebe1b72722ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e22ae686ec18ff21f8f576178463115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e22ae686ec18ff21f8f576178463115">USB_OTG_CHNUM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46419059b5b49059f5bdebe1b72722ef">USB_OTG_CHNUM_Msk</a></td></tr>
<tr class="separator:ga5e22ae686ec18ff21f8f576178463115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1901249182b97582cbe4a3644f31d20f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1901249182b97582cbe4a3644f31d20f">USB_OTG_CHNUM_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga45900186e59c0e66989c65180095d603">USB_OTG_CHNUM_Pos</a>)</td></tr>
<tr class="separator:ga1901249182b97582cbe4a3644f31d20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda64fd2296cefde4a9f304c0b5150e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabda64fd2296cefde4a9f304c0b5150e3">USB_OTG_CHNUM_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga45900186e59c0e66989c65180095d603">USB_OTG_CHNUM_Pos</a>)</td></tr>
<tr class="separator:gabda64fd2296cefde4a9f304c0b5150e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e852ea3f7aca27ba6cd281d1fdc5117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e852ea3f7aca27ba6cd281d1fdc5117">USB_OTG_CHNUM_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga45900186e59c0e66989c65180095d603">USB_OTG_CHNUM_Pos</a>)</td></tr>
<tr class="separator:ga0e852ea3f7aca27ba6cd281d1fdc5117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045af9896fe21c27d155de0bb98eb3bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga045af9896fe21c27d155de0bb98eb3bb">USB_OTG_CHNUM_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga45900186e59c0e66989c65180095d603">USB_OTG_CHNUM_Pos</a>)</td></tr>
<tr class="separator:ga045af9896fe21c27d155de0bb98eb3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8389218deec60cbc2cc42db1ff5870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace8389218deec60cbc2cc42db1ff5870">USB_OTG_BCNT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gace8389218deec60cbc2cc42db1ff5870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8835a43d2c40f61caee8af97be8de8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8835a43d2c40f61caee8af97be8de8d3">USB_OTG_BCNT_Msk</a>&#160;&#160;&#160;(0x7FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace8389218deec60cbc2cc42db1ff5870">USB_OTG_BCNT_Pos</a>)</td></tr>
<tr class="separator:ga8835a43d2c40f61caee8af97be8de8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85cc2bdcb428f49f2de38db43a6da61b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85cc2bdcb428f49f2de38db43a6da61b">USB_OTG_BCNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8835a43d2c40f61caee8af97be8de8d3">USB_OTG_BCNT_Msk</a></td></tr>
<tr class="separator:ga85cc2bdcb428f49f2de38db43a6da61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161e93b8ccc61342eb405c9956841d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga161e93b8ccc61342eb405c9956841d93">USB_OTG_DPID_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga161e93b8ccc61342eb405c9956841d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a99858955bd807f3b3ab817ccb22dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a99858955bd807f3b3ab817ccb22dbf">USB_OTG_DPID_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga161e93b8ccc61342eb405c9956841d93">USB_OTG_DPID_Pos</a>)</td></tr>
<tr class="separator:ga2a99858955bd807f3b3ab817ccb22dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9fdf0a57d7a204dff9217d6b7e7a60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba9fdf0a57d7a204dff9217d6b7e7a60">USB_OTG_DPID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a99858955bd807f3b3ab817ccb22dbf">USB_OTG_DPID_Msk</a></td></tr>
<tr class="separator:gaba9fdf0a57d7a204dff9217d6b7e7a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb8aeddd0bc7c194224de1c601c3aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb8aeddd0bc7c194224de1c601c3aea">USB_OTG_DPID_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga161e93b8ccc61342eb405c9956841d93">USB_OTG_DPID_Pos</a>)</td></tr>
<tr class="separator:ga0cb8aeddd0bc7c194224de1c601c3aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8822d847cc21c903bfe427927f3ebd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8822d847cc21c903bfe427927f3ebd8f">USB_OTG_DPID_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga161e93b8ccc61342eb405c9956841d93">USB_OTG_DPID_Pos</a>)</td></tr>
<tr class="separator:ga8822d847cc21c903bfe427927f3ebd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c44befbf867cd110ad202dfbaf89bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c44befbf867cd110ad202dfbaf89bc">USB_OTG_PKTSTS_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga68c44befbf867cd110ad202dfbaf89bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0bbc3a438b82f7739fdb08721163c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0bbc3a438b82f7739fdb08721163c3b">USB_OTG_PKTSTS_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68c44befbf867cd110ad202dfbaf89bc">USB_OTG_PKTSTS_Pos</a>)</td></tr>
<tr class="separator:gac0bbc3a438b82f7739fdb08721163c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a5d91a12a215c4eeeb06ce604c22e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04a5d91a12a215c4eeeb06ce604c22e5">USB_OTG_PKTSTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0bbc3a438b82f7739fdb08721163c3b">USB_OTG_PKTSTS_Msk</a></td></tr>
<tr class="separator:ga04a5d91a12a215c4eeeb06ce604c22e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77111a987b72536f21bfd7bb08594b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77111a987b72536f21bfd7bb08594b35">USB_OTG_PKTSTS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68c44befbf867cd110ad202dfbaf89bc">USB_OTG_PKTSTS_Pos</a>)</td></tr>
<tr class="separator:ga77111a987b72536f21bfd7bb08594b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2fb9acefebdda4d1178fd41152354a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa2fb9acefebdda4d1178fd41152354a">USB_OTG_PKTSTS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68c44befbf867cd110ad202dfbaf89bc">USB_OTG_PKTSTS_Pos</a>)</td></tr>
<tr class="separator:gafa2fb9acefebdda4d1178fd41152354a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab280bdccc1f515e8b031ca572a40dbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab280bdccc1f515e8b031ca572a40dbeb">USB_OTG_PKTSTS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68c44befbf867cd110ad202dfbaf89bc">USB_OTG_PKTSTS_Pos</a>)</td></tr>
<tr class="separator:gab280bdccc1f515e8b031ca572a40dbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad095ea293b9f4a79f215502575bc3c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad095ea293b9f4a79f215502575bc3c70">USB_OTG_PKTSTS_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68c44befbf867cd110ad202dfbaf89bc">USB_OTG_PKTSTS_Pos</a>)</td></tr>
<tr class="separator:gad095ea293b9f4a79f215502575bc3c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b40ae8187cbd4c17738b04c43cf7fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b40ae8187cbd4c17738b04c43cf7fbb">USB_OTG_EPNUM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0b40ae8187cbd4c17738b04c43cf7fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45e8d6116688de705fd0d55680e1a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa45e8d6116688de705fd0d55680e1a87">USB_OTG_EPNUM_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b40ae8187cbd4c17738b04c43cf7fbb">USB_OTG_EPNUM_Pos</a>)</td></tr>
<tr class="separator:gaa45e8d6116688de705fd0d55680e1a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d336fd8272e4c22fc474e468b81af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91d336fd8272e4c22fc474e468b81af9">USB_OTG_EPNUM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa45e8d6116688de705fd0d55680e1a87">USB_OTG_EPNUM_Msk</a></td></tr>
<tr class="separator:ga91d336fd8272e4c22fc474e468b81af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61585b0ce43fd0b1e6b228598afc219c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61585b0ce43fd0b1e6b228598afc219c">USB_OTG_EPNUM_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b40ae8187cbd4c17738b04c43cf7fbb">USB_OTG_EPNUM_Pos</a>)</td></tr>
<tr class="separator:ga61585b0ce43fd0b1e6b228598afc219c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483d3ad09cb1f0a2c0b162c8a55ed7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga483d3ad09cb1f0a2c0b162c8a55ed7c6">USB_OTG_EPNUM_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b40ae8187cbd4c17738b04c43cf7fbb">USB_OTG_EPNUM_Pos</a>)</td></tr>
<tr class="separator:ga483d3ad09cb1f0a2c0b162c8a55ed7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2438798104047b9b51f8c773d02858a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2438798104047b9b51f8c773d02858a">USB_OTG_EPNUM_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b40ae8187cbd4c17738b04c43cf7fbb">USB_OTG_EPNUM_Pos</a>)</td></tr>
<tr class="separator:gac2438798104047b9b51f8c773d02858a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42c2df6bfed558ca73545573166296bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42c2df6bfed558ca73545573166296bf">USB_OTG_EPNUM_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b40ae8187cbd4c17738b04c43cf7fbb">USB_OTG_EPNUM_Pos</a>)</td></tr>
<tr class="separator:ga42c2df6bfed558ca73545573166296bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5bcd968b0874ed977dfafacb1d51f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b5bcd968b0874ed977dfafacb1d51f1">USB_OTG_FRMNUM_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga1b5bcd968b0874ed977dfafacb1d51f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3dde44ba66dda008f4f22e73d6de3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3dde44ba66dda008f4f22e73d6de3eb">USB_OTG_FRMNUM_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b5bcd968b0874ed977dfafacb1d51f1">USB_OTG_FRMNUM_Pos</a>)</td></tr>
<tr class="separator:gab3dde44ba66dda008f4f22e73d6de3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69105bca4abdabe5c66a1c44ae714776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69105bca4abdabe5c66a1c44ae714776">USB_OTG_FRMNUM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3dde44ba66dda008f4f22e73d6de3eb">USB_OTG_FRMNUM_Msk</a></td></tr>
<tr class="separator:ga69105bca4abdabe5c66a1c44ae714776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9a2d9f4d804f38e9ee29038139498d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a9a2d9f4d804f38e9ee29038139498d">USB_OTG_FRMNUM_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b5bcd968b0874ed977dfafacb1d51f1">USB_OTG_FRMNUM_Pos</a>)</td></tr>
<tr class="separator:ga6a9a2d9f4d804f38e9ee29038139498d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d93a3bde8de46b481691a1e87b36bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d93a3bde8de46b481691a1e87b36bfd">USB_OTG_FRMNUM_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b5bcd968b0874ed977dfafacb1d51f1">USB_OTG_FRMNUM_Pos</a>)</td></tr>
<tr class="separator:ga4d93a3bde8de46b481691a1e87b36bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f8be72a63a9942462f0752d5371e619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f8be72a63a9942462f0752d5371e619">USB_OTG_FRMNUM_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b5bcd968b0874ed977dfafacb1d51f1">USB_OTG_FRMNUM_Pos</a>)</td></tr>
<tr class="separator:ga8f8be72a63a9942462f0752d5371e619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b50095fee4cb94be4d1d02aadd3964e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b50095fee4cb94be4d1d02aadd3964e">USB_OTG_FRMNUM_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b5bcd968b0874ed977dfafacb1d51f1">USB_OTG_FRMNUM_Pos</a>)</td></tr>
<tr class="separator:ga9b50095fee4cb94be4d1d02aadd3964e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2204b62b378bcf08b3b9006c184c7c23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga2204b62b378bcf08b3b9006c184c7c23">IS_ADC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="separator:ga2204b62b378bcf08b3b9006c184c7c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a5831c786b6b265531b890a194cbe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad8a5831c786b6b265531b890a194cbe2">IS_ADC_COMMON_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2">ADC1_COMMON</a>)</td></tr>
<tr class="separator:gad8a5831c786b6b265531b890a194cbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa514941a7f02f65eb27450c05e4e8dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaa514941a7f02f65eb27450c05e4e8dd1">IS_CRC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>)</td></tr>
<tr class="separator:gaa514941a7f02f65eb27450c05e4e8dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd60def465da605e33644e28072aee9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gafd60def465da605e33644e28072aee9c">IS_DMA_STREAM_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gafd60def465da605e33644e28072aee9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga783626dd2431afebea836a102e318957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga783626dd2431afebea836a102e318957">IS_GPIO_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga783626dd2431afebea836a102e318957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf0149a4e8c41a6814c13613c38a6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gacdf0149a4e8c41a6814c13613c38a6b2">IS_I2C_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacdf0149a4e8c41a6814c13613c38a6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b79d63f4643c0de9a7519290a0eceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga85b79d63f4643c0de9a7519290a0eceb">IS_SMBUS_ALL_INSTANCE</a>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#gacdf0149a4e8c41a6814c13613c38a6b2">IS_I2C_ALL_INSTANCE</a></td></tr>
<tr class="separator:ga85b79d63f4643c0de9a7519290a0eceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b35685911e3c7a38ee89e5cdc5a82fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga0b35685911e3c7a38ee89e5cdc5a82fa">IS_I2S_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0b35685911e3c7a38ee89e5cdc5a82fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f0d621c72fe4e5039562472460e29ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga2f0d621c72fe4e5039562472460e29ab">IS_I2S_EXT_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga2f0d621c72fe4e5039562472460e29ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga839b019f23ec240da66dd50a21ab5025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga839b019f23ec240da66dd50a21ab5025">IS_I2S_ALL_INSTANCE_EXT</a>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga2f0d621c72fe4e5039562472460e29ab">IS_I2S_EXT_ALL_INSTANCE</a></td></tr>
<tr class="separator:ga839b019f23ec240da66dd50a21ab5025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4230e8bd4d88adc4250f041d67375ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gab4230e8bd4d88adc4250f041d67375ce">IS_RTC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gab4230e8bd4d88adc4250f041d67375ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c7619a86c03df3ebeb4bd8aaef982c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga59c7619a86c03df3ebeb4bd8aaef982c">IS_SPI_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga59c7619a86c03df3ebeb4bd8aaef982c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba506eb03409b21388d7c5a6401a4f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaba506eb03409b21388d7c5a6401a4f98">IS_TIM_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaba506eb03409b21388d7c5a6401a4f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c02efc77b1bfb640d7f6593f58ad464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga0c02efc77b1bfb640d7f6593f58ad464">IS_TIM_CC1_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0c02efc77b1bfb640d7f6593f58ad464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef84d278cf917c7e420b94687b39c7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6ef84d278cf917c7e420b94687b39c7c">IS_TIM_CC2_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga6ef84d278cf917c7e420b94687b39c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c37cb8f925fd43622cce7a4c00fd95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga0c37cb8f925fd43622cce7a4c00fd95e">IS_TIM_CC3_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0c37cb8f925fd43622cce7a4c00fd95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72b7182a73d81c33196265b31091c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gae72b7182a73d81c33196265b31091c07">IS_TIM_CC4_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gae72b7182a73d81c33196265b31091c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e85353dbe9dc9d80ad06f0b935c12e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga7e85353dbe9dc9d80ad06f0b935c12e1">IS_TIM_ADVANCED_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>)</td></tr>
<tr class="separator:ga7e85353dbe9dc9d80ad06f0b935c12e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e06388143bb7bb111c78a3686dd753a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6e06388143bb7bb111c78a3686dd753a">IS_TIM_XOR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga6e06388143bb7bb111c78a3686dd753a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51d77b3bcc12a3a5c308d727b561371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad51d77b3bcc12a3a5c308d727b561371">IS_TIM_DMA_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gad51d77b3bcc12a3a5c308d727b561371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80a186286ce3daa92249a8d52111aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad80a186286ce3daa92249a8d52111aaf">IS_TIM_DMA_CC_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gad80a186286ce3daa92249a8d52111aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8111ef18a809cd882ef327399fdbfc8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga8111ef18a809cd882ef327399fdbfc8f">IS_TIM_CCDMA_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga8111ef18a809cd882ef327399fdbfc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed43d4e9823446a1b9d43afc452f42e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga1ed43d4e9823446a1b9d43afc452f42e">IS_TIM_DMABURST_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga1ed43d4e9823446a1b9d43afc452f42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98104b1522d066b0c20205ca179d0eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga98104b1522d066b0c20205ca179d0eba">IS_TIM_MASTER_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga98104b1522d066b0c20205ca179d0eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba7d4187dba8dfb4ffd610312e8af14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga3ba7d4187dba8dfb4ffd610312e8af14">IS_TIM_SLAVE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga3ba7d4187dba8dfb4ffd610312e8af14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41867bf288927ff8ff10a85e67a591b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gac41867bf288927ff8ff10a85e67a591b">IS_TIM_32B_COUNTER_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gac41867bf288927ff8ff10a85e67a591b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71942c3817f1a893ef84fefe69496b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gac71942c3817f1a893ef84fefe69496b7">IS_TIM_ETR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gac71942c3817f1a893ef84fefe69496b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb03cf116b07bfe1bd527f8ab61a7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6bb03cf116b07bfe1bd527f8ab61a7f9">IS_TIM_REMAP_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga6bb03cf116b07bfe1bd527f8ab61a7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6517a51ea79512a42bc53c718a77f18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6517a51ea79512a42bc53c718a77f18e">IS_TIM_CCX_INSTANCE</a>(INSTANCE,  CHANNEL)</td></tr>
<tr class="separator:ga6517a51ea79512a42bc53c718a77f18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7181cfd1649c4e65e24b7c863e94a54f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga7181cfd1649c4e65e24b7c863e94a54f">IS_TIM_CCXN_INSTANCE</a>(INSTANCE,  CHANNEL)</td></tr>
<tr class="separator:ga7181cfd1649c4e65e24b7c863e94a54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0e3e7e7a18fd8eb81734b2baf9e3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaac0e3e7e7a18fd8eb81734b2baf9e3be">IS_TIM_COUNTER_MODE_SELECT_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaac0e3e7e7a18fd8eb81734b2baf9e3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54b9f42e8ab07c41abe7d96d13d698a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gac54b9f42e8ab07c41abe7d96d13d698a">IS_TIM_CLOCK_DIVISION_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gac54b9f42e8ab07c41abe7d96d13d698a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f61206c3c8b20784f9d237dce300afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga5f61206c3c8b20784f9d237dce300afd">IS_TIM_COMMUTATION_EVENT_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>)</td></tr>
<tr class="separator:ga5f61206c3c8b20784f9d237dce300afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf2abf939c55a4c8284c184735accdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga7bf2abf939c55a4c8284c184735accdc">IS_TIM_OCXREF_CLEAR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga7bf2abf939c55a4c8284c184735accdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca20886f56bf7611ad511433b9caade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga0ca20886f56bf7611ad511433b9caade">IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0ca20886f56bf7611ad511433b9caade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7beb8f84094e6a1567d10177cc4fdae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga7beb8f84094e6a1567d10177cc4fdae9">IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga7beb8f84094e6a1567d10177cc4fdae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd23fd1f9f73dc249b16c89131a671c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gacbd23fd1f9f73dc249b16c89131a671c">IS_TIM_CLOCKSOURCE_TIX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacbd23fd1f9f73dc249b16c89131a671c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57882c3c75fddf0ccf0c6ecf99b3d3df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga57882c3c75fddf0ccf0c6ecf99b3d3df">IS_TIM_CLOCKSOURCE_ITRX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga57882c3c75fddf0ccf0c6ecf99b3d3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b470612fd4c4e29fb985247056b1e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga3b470612fd4c4e29fb985247056b1e07">IS_TIM_REPETITION_COUNTER_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;(((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>))</td></tr>
<tr class="separator:ga3b470612fd4c4e29fb985247056b1e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb14170c4996e004849647d8cb626402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gacb14170c4996e004849647d8cb626402">IS_TIM_ENCODER_INTERFACE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacb14170c4996e004849647d8cb626402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga979ea18ba0931f5ed15cc2f3ac84794b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga979ea18ba0931f5ed15cc2f3ac84794b">IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga979ea18ba0931f5ed15cc2f3ac84794b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b8d9ca22720c9034753c604d83500d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga68b8d9ca22720c9034753c604d83500d">IS_TIM_BREAK_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;(((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>))</td></tr>
<tr class="separator:ga68b8d9ca22720c9034753c604d83500d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbce654f84a7c994817453695ac91cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gafbce654f84a7c994817453695ac91cbe">IS_USART_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gafbce654f84a7c994817453695ac91cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c4aa0c561c4c39c621710fbbb0cb7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga69c4aa0c561c4c39c621710fbbb0cb7b">IS_UART_HALFDUPLEX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga69c4aa0c561c4c39c621710fbbb0cb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14e4b19f7c750110f6c27cf26347ba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga14e4b19f7c750110f6c27cf26347ba45">IS_UART_INSTANCE</a>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga69c4aa0c561c4c39c621710fbbb0cb7b">IS_UART_HALFDUPLEX_INSTANCE</a></td></tr>
<tr class="separator:ga14e4b19f7c750110f6c27cf26347ba45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a11d0720f3efa780126414a4ac50ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaf9a11d0720f3efa780126414a4ac50ad">IS_UART_HWFLOW_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaf9a11d0720f3efa780126414a4ac50ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7905bb5a02acf0e92ddf40bdd8dcdc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaf7905bb5a02acf0e92ddf40bdd8dcdc0">IS_UART_LIN_INSTANCE</a>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga69c4aa0c561c4c39c621710fbbb0cb7b">IS_UART_HALFDUPLEX_INSTANCE</a></td></tr>
<tr class="separator:gaf7905bb5a02acf0e92ddf40bdd8dcdc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2734c105403831749ccb34eeb058988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gab2734c105403831749ccb34eeb058988">IS_SMARTCARD_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gab2734c105403831749ccb34eeb058988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ae6698dc54d8441fce553a65bf5429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga98ae6698dc54d8441fce553a65bf5429">IS_IRDA_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga98ae6698dc54d8441fce553a65bf5429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaf663c55446f04fa69ee912b8890b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gadaf663c55446f04fa69ee912b8890b32">IS_PCD_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;(((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga9ebb053ee138fb47cdfede0e3371123d">USB_OTG_FS</a>))</td></tr>
<tr class="separator:gadaf663c55446f04fa69ee912b8890b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6696ebd1aea007a19e831517f3e1f497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6696ebd1aea007a19e831517f3e1f497">IS_HCD_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;(((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga9ebb053ee138fb47cdfede0e3371123d">USB_OTG_FS</a>))</td></tr>
<tr class="separator:ga6696ebd1aea007a19e831517f3e1f497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73932cb2c83be6be1884d3cba2fc0063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga73932cb2c83be6be1884d3cba2fc0063">IS_SDIO_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga8149aa2760fffac16bc75216d5fd9331">SDIO</a>)</td></tr>
<tr class="separator:ga73932cb2c83be6be1884d3cba2fc0063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ec4c52f0572ee67d043e006f1d5e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad9ec4c52f0572ee67d043e006f1d5e39">IS_IWDG_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">IWDG</a>)</td></tr>
<tr class="separator:gad9ec4c52f0572ee67d043e006f1d5e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a8aaec233e19987232455643a04d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gac2a8aaec233e19987232455643a04d6f">IS_WWDG_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">WWDG</a>)</td></tr>
<tr class="separator:gac2a8aaec233e19987232455643a04d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c58971ce9062c1c7bc42e1c7ea4df32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga4c58971ce9062c1c7bc42e1c7ea4df32">USB_OTG_FS_HOST_MAX_CHANNEL_NBR</a>&#160;&#160;&#160;8U</td></tr>
<tr class="separator:ga4c58971ce9062c1c7bc42e1c7ea4df32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccec7ca403e63ea963c363ceb7301ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaccec7ca403e63ea963c363ceb7301ca6">USB_OTG_FS_MAX_IN_ENDPOINTS</a>&#160;&#160;&#160;4U    /* Including EP0 */</td></tr>
<tr class="separator:gaccec7ca403e63ea963c363ceb7301ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d58ab8276cfdef9aa868bfdd2590aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga1d58ab8276cfdef9aa868bfdd2590aae">USB_OTG_FS_MAX_OUT_ENDPOINTS</a>&#160;&#160;&#160;4U    /* Including EP0 */</td></tr>
<tr class="separator:ga1d58ab8276cfdef9aa868bfdd2590aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e726d88af0f77cb8a49ff7b666fd990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga1e726d88af0f77cb8a49ff7b666fd990">USB_OTG_FS_TOTAL_FIFO_SIZE</a>&#160;&#160;&#160;1280U /* in Bytes */</td></tr>
<tr class="separator:ga1e726d88af0f77cb8a49ff7b666fd990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0a3c8475d96f7bb0c8a6b8a7e0c943c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gab0a3c8475d96f7bb0c8a6b8a7e0c943c">RCC_PLLCFGR_RST_VALUE</a>&#160;&#160;&#160;0x24003010U</td></tr>
<tr class="separator:gab0a3c8475d96f7bb0c8a6b8a7e0c943c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ca7e3fcb49274bb60c660221bbca5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gab5ca7e3fcb49274bb60c660221bbca5b">RCC_PLLI2SCFGR_RST_VALUE</a>&#160;&#160;&#160;0x20003000U</td></tr>
<tr class="separator:gab5ca7e3fcb49274bb60c660221bbca5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08aeea283003a2c787227347087b5b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga08aeea283003a2c787227347087b5b1f">RCC_MAX_FREQUENCY</a>&#160;&#160;&#160;84000000U</td></tr>
<tr class="separator:ga08aeea283003a2c787227347087b5b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60fbed15643b623aa4541b9d8828d0f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga60fbed15643b623aa4541b9d8828d0f1">RCC_MAX_FREQUENCY_SCALE3</a>&#160;&#160;&#160;60000000U</td></tr>
<tr class="separator:ga60fbed15643b623aa4541b9d8828d0f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb2c5211d9cbed86b111c83a0ce427b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gafcb2c5211d9cbed86b111c83a0ce427b">RCC_MAX_FREQUENCY_SCALE2</a>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga08aeea283003a2c787227347087b5b1f">RCC_MAX_FREQUENCY</a></td></tr>
<tr class="separator:gafcb2c5211d9cbed86b111c83a0ce427b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85746dffdc6d015f5142d7e16489ca84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga85746dffdc6d015f5142d7e16489ca84">RCC_PLLVCO_OUTPUT_MIN</a>&#160;&#160;&#160;192000000U</td></tr>
<tr class="separator:ga85746dffdc6d015f5142d7e16489ca84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288d68c2604cea8548eccdef3873923f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga288d68c2604cea8548eccdef3873923f">RCC_PLLVCO_INPUT_MIN</a>&#160;&#160;&#160;950000U</td></tr>
<tr class="separator:ga288d68c2604cea8548eccdef3873923f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3fd37dbfa74739a3c698ab4755fa27e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad3fd37dbfa74739a3c698ab4755fa27e">RCC_PLLVCO_INPUT_MAX</a>&#160;&#160;&#160;2100000U</td></tr>
<tr class="separator:gad3fd37dbfa74739a3c698ab4755fa27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6ddae0375763847f8dc3e91173d714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaba6ddae0375763847f8dc3e91173d714">RCC_PLLVCO_OUTPUT_MAX</a>&#160;&#160;&#160;432000000U</td></tr>
<tr class="separator:gaba6ddae0375763847f8dc3e91173d714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6015e60e123ddde47bb3ddfab170c5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6015e60e123ddde47bb3ddfab170c5a1">RCC_PLLN_MIN_VALUE</a>&#160;&#160;&#160;192U</td></tr>
<tr class="separator:ga6015e60e123ddde47bb3ddfab170c5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6c2fd92a420bb80caf8ca2cadb6a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga9d6c2fd92a420bb80caf8ca2cadb6a62">RCC_PLLN_MAX_VALUE</a>&#160;&#160;&#160;432U</td></tr>
<tr class="separator:ga9d6c2fd92a420bb80caf8ca2cadb6a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ba80e0c72cd041274f831901f302f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga19ba80e0c72cd041274f831901f302f9">FLASH_SCALE2_LATENCY1_FREQ</a>&#160;&#160;&#160;30000000U</td></tr>
<tr class="separator:ga19ba80e0c72cd041274f831901f302f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98847021d5de23ea0458b490c74e6299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga98847021d5de23ea0458b490c74e6299">FLASH_SCALE2_LATENCY2_FREQ</a>&#160;&#160;&#160;60000000U</td></tr>
<tr class="separator:ga98847021d5de23ea0458b490c74e6299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga322840abc74aeafafe710d45e4f9c7cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga322840abc74aeafafe710d45e4f9c7cd">FLASH_SCALE3_LATENCY1_FREQ</a>&#160;&#160;&#160;30000000U</td></tr>
<tr class="separator:ga322840abc74aeafafe710d45e4f9c7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a6fd257610db9111ae2a291825a86d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga9a6fd257610db9111ae2a291825a86d0">FLASH_SCALE3_LATENCY2_FREQ</a>&#160;&#160;&#160;60000000U</td></tr>
<tr class="separator:ga9a6fd257610db9111ae2a291825a86d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> { <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> = 47, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> = 57, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> = 58, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> = 59, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> = 60, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> = 68, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> = 69, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> = 70, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> = 71, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> = 81, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">SPI4_IRQn</a> = 84
<br />
 }</td></tr>
<tr class="memdesc:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32F4XX Interrupt Number Definition, according to the selected device in <a class="el" href="group___library__configuration__section.html">Library_configuration_section</a>.  <a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">More...</a><br /></td></tr>
<tr class="separator:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CMSIS STM32F401xE Device Peripheral Access Layer Header File. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team <pre class="fragment">     This file contains:
      - Data structures and the address mapping for all peripherals
      - peripherals registers declarations and bits definition
      - Macros to access peripheral’s registers hardware
</pre></dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
