
L432KC_Firmware_0x8005000.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08005000  08005000  00005000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001704  0800518c  0800518c  0000518c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08006890  08006890  00006890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080068d0  080068d0  00010030  2**0
                  CONTENTS
  4 .ARM          00000000  080068d0  080068d0  00010030  2**0
                  CONTENTS
  5 .preinit_array 00000000  080068d0  080068d0  00010030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080068d0  080068d0  000068d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080068d4  080068d4  000068d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080068d8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .got          00000018  2000000c  080068e4  0001000c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .got.plt      0000000c  20000024  080068fc  00010024  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000020  20000030  08006908  00010030  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000050  08006908  00010050  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00010030  2**0
                  CONTENTS, READONLY
 14 .debug_info   00007482  00000000  00000000  00010060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001543  00000000  00000000  000174e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000006b8  00000000  00000000  00018a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000600  00000000  00000000  000190e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001e810  00000000  00000000  000196e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000072fe  00000000  00000000  00037ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000b7cc1  00000000  00000000  0003f1ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  000f6eaf  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000018e8  00000000  00000000  000f6f04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800518c <__do_global_dtors_aux>:
 800518c:	b510      	push	{r4, lr}
 800518e:	4c05      	ldr	r4, [pc, #20]	; (80051a4 <__do_global_dtors_aux+0x18>)
 8005190:	7823      	ldrb	r3, [r4, #0]
 8005192:	b933      	cbnz	r3, 80051a2 <__do_global_dtors_aux+0x16>
 8005194:	4b04      	ldr	r3, [pc, #16]	; (80051a8 <__do_global_dtors_aux+0x1c>)
 8005196:	b113      	cbz	r3, 800519e <__do_global_dtors_aux+0x12>
 8005198:	4804      	ldr	r0, [pc, #16]	; (80051ac <__do_global_dtors_aux+0x20>)
 800519a:	f3af 8000 	nop.w
 800519e:	2301      	movs	r3, #1
 80051a0:	7023      	strb	r3, [r4, #0]
 80051a2:	bd10      	pop	{r4, pc}
 80051a4:	20000030 	.word	0x20000030
 80051a8:	00000000 	.word	0x00000000
 80051ac:	08006878 	.word	0x08006878

080051b0 <frame_dummy>:
 80051b0:	b508      	push	{r3, lr}
 80051b2:	4b03      	ldr	r3, [pc, #12]	; (80051c0 <frame_dummy+0x10>)
 80051b4:	b11b      	cbz	r3, 80051be <frame_dummy+0xe>
 80051b6:	4903      	ldr	r1, [pc, #12]	; (80051c4 <frame_dummy+0x14>)
 80051b8:	4803      	ldr	r0, [pc, #12]	; (80051c8 <frame_dummy+0x18>)
 80051ba:	f3af 8000 	nop.w
 80051be:	bd08      	pop	{r3, pc}
 80051c0:	00000000 	.word	0x00000000
 80051c4:	20000034 	.word	0x20000034
 80051c8:	08006878 	.word	0x08006878

080051cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b082      	sub	sp, #8
 80051d0:	af00      	add	r7, sp, #0
#warning This firmware image is "set in stone" to run from 0x8005000
  uint32_t u32LedCounter = 0;
 80051d2:	2300      	movs	r3, #0
 80051d4:	607b      	str	r3, [r7, #4]
  HAL_Init();
 80051d6:	f000 f990 	bl	80054fa <HAL_Init>
  SystemClock_Config();
 80051da:	f000 f81f 	bl	800521c <SystemClock_Config>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80051de:	b662      	cpsie	i
}
 80051e0:	bf00      	nop
  __enable_irq();
  MX_GPIO_Init();
 80051e2:	f000 f87d 	bl	80052e0 <MX_GPIO_Init>

  while (1)
  {
    u32LedCounter++;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	3301      	adds	r3, #1
 80051ea:	607b      	str	r3, [r7, #4]

    if ((u32LedCounter % 0xF0000) == 0)
 80051ec:	6879      	ldr	r1, [r7, #4]
 80051ee:	4b09      	ldr	r3, [pc, #36]	; (8005214 <main+0x48>)
 80051f0:	fba3 2301 	umull	r2, r3, r3, r1
 80051f4:	0cda      	lsrs	r2, r3, #19
 80051f6:	4613      	mov	r3, r2
 80051f8:	011b      	lsls	r3, r3, #4
 80051fa:	1a9b      	subs	r3, r3, r2
 80051fc:	041b      	lsls	r3, r3, #16
 80051fe:	1aca      	subs	r2, r1, r3
 8005200:	2a00      	cmp	r2, #0
 8005202:	d1f0      	bne.n	80051e6 <main+0x1a>
    {
      u32LedCounter = 0;
 8005204:	2300      	movs	r3, #0
 8005206:	607b      	str	r3, [r7, #4]
      HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8005208:	2108      	movs	r1, #8
 800520a:	4803      	ldr	r0, [pc, #12]	; (8005218 <main+0x4c>)
 800520c:	f000 fc64 	bl	8005ad8 <HAL_GPIO_TogglePin>
    u32LedCounter++;
 8005210:	e7e9      	b.n	80051e6 <main+0x1a>
 8005212:	bf00      	nop
 8005214:	88888889 	.word	0x88888889
 8005218:	48000400 	.word	0x48000400

0800521c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b096      	sub	sp, #88	; 0x58
 8005220:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005222:	f107 0314 	add.w	r3, r7, #20
 8005226:	2244      	movs	r2, #68	; 0x44
 8005228:	2100      	movs	r1, #0
 800522a:	4618      	mov	r0, r3
 800522c:	f001 fb1c 	bl	8006868 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005230:	463b      	mov	r3, r7
 8005232:	2200      	movs	r2, #0
 8005234:	601a      	str	r2, [r3, #0]
 8005236:	605a      	str	r2, [r3, #4]
 8005238:	609a      	str	r2, [r3, #8]
 800523a:	60da      	str	r2, [r3, #12]
 800523c:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800523e:	f000 fc65 	bl	8005b0c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8005242:	4b26      	ldr	r3, [pc, #152]	; (80052dc <SystemClock_Config+0xc0>)
 8005244:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005248:	4a24      	ldr	r2, [pc, #144]	; (80052dc <SystemClock_Config+0xc0>)
 800524a:	f023 0318 	bic.w	r3, r3, #24
 800524e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8005252:	2314      	movs	r3, #20
 8005254:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8005256:	2301      	movs	r3, #1
 8005258:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800525a:	2301      	movs	r3, #1
 800525c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800525e:	2300      	movs	r3, #0
 8005260:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8005262:	2360      	movs	r3, #96	; 0x60
 8005264:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005266:	2302      	movs	r3, #2
 8005268:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800526a:	2301      	movs	r3, #1
 800526c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800526e:	2301      	movs	r3, #1
 8005270:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8005272:	2310      	movs	r3, #16
 8005274:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8005276:	2307      	movs	r3, #7
 8005278:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800527a:	2302      	movs	r3, #2
 800527c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800527e:	2302      	movs	r3, #2
 8005280:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005282:	f107 0314 	add.w	r3, r7, #20
 8005286:	4618      	mov	r0, r3
 8005288:	f000 fcb8 	bl	8005bfc <HAL_RCC_OscConfig>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d001      	beq.n	8005296 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8005292:	f000 f86f 	bl	8005374 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005296:	230f      	movs	r3, #15
 8005298:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800529a:	2303      	movs	r3, #3
 800529c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800529e:	2300      	movs	r3, #0
 80052a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80052a2:	2300      	movs	r3, #0
 80052a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80052a6:	2300      	movs	r3, #0
 80052a8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80052aa:	463b      	mov	r3, r7
 80052ac:	2101      	movs	r1, #1
 80052ae:	4618      	mov	r0, r3
 80052b0:	f001 f8cc 	bl	800644c <HAL_RCC_ClockConfig>
 80052b4:	4603      	mov	r3, r0
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d001      	beq.n	80052be <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80052ba:	f000 f85b 	bl	8005374 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80052be:	f44f 7000 	mov.w	r0, #512	; 0x200
 80052c2:	f000 fc41 	bl	8005b48 <HAL_PWREx_ControlVoltageScaling>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d001      	beq.n	80052d0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80052cc:	f000 f852 	bl	8005374 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80052d0:	f001 fa96 	bl	8006800 <HAL_RCCEx_EnableMSIPLLMode>
}
 80052d4:	bf00      	nop
 80052d6:	3758      	adds	r7, #88	; 0x58
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}
 80052dc:	40021000 	.word	0x40021000

080052e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b088      	sub	sp, #32
 80052e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052e6:	f107 030c 	add.w	r3, r7, #12
 80052ea:	2200      	movs	r2, #0
 80052ec:	601a      	str	r2, [r3, #0]
 80052ee:	605a      	str	r2, [r3, #4]
 80052f0:	609a      	str	r2, [r3, #8]
 80052f2:	60da      	str	r2, [r3, #12]
 80052f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80052f6:	4b1d      	ldr	r3, [pc, #116]	; (800536c <MX_GPIO_Init+0x8c>)
 80052f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052fa:	4a1c      	ldr	r2, [pc, #112]	; (800536c <MX_GPIO_Init+0x8c>)
 80052fc:	f043 0304 	orr.w	r3, r3, #4
 8005300:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005302:	4b1a      	ldr	r3, [pc, #104]	; (800536c <MX_GPIO_Init+0x8c>)
 8005304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005306:	f003 0304 	and.w	r3, r3, #4
 800530a:	60bb      	str	r3, [r7, #8]
 800530c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800530e:	4b17      	ldr	r3, [pc, #92]	; (800536c <MX_GPIO_Init+0x8c>)
 8005310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005312:	4a16      	ldr	r2, [pc, #88]	; (800536c <MX_GPIO_Init+0x8c>)
 8005314:	f043 0301 	orr.w	r3, r3, #1
 8005318:	64d3      	str	r3, [r2, #76]	; 0x4c
 800531a:	4b14      	ldr	r3, [pc, #80]	; (800536c <MX_GPIO_Init+0x8c>)
 800531c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800531e:	f003 0301 	and.w	r3, r3, #1
 8005322:	607b      	str	r3, [r7, #4]
 8005324:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005326:	4b11      	ldr	r3, [pc, #68]	; (800536c <MX_GPIO_Init+0x8c>)
 8005328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800532a:	4a10      	ldr	r2, [pc, #64]	; (800536c <MX_GPIO_Init+0x8c>)
 800532c:	f043 0302 	orr.w	r3, r3, #2
 8005330:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005332:	4b0e      	ldr	r3, [pc, #56]	; (800536c <MX_GPIO_Init+0x8c>)
 8005334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005336:	f003 0302 	and.w	r3, r3, #2
 800533a:	603b      	str	r3, [r7, #0]
 800533c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800533e:	2200      	movs	r2, #0
 8005340:	2108      	movs	r1, #8
 8005342:	480b      	ldr	r0, [pc, #44]	; (8005370 <MX_GPIO_Init+0x90>)
 8005344:	f000 fbb0 	bl	8005aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8005348:	2308      	movs	r3, #8
 800534a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800534c:	2301      	movs	r3, #1
 800534e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005350:	2300      	movs	r3, #0
 8005352:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005354:	2300      	movs	r3, #0
 8005356:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8005358:	f107 030c 	add.w	r3, r7, #12
 800535c:	4619      	mov	r1, r3
 800535e:	4804      	ldr	r0, [pc, #16]	; (8005370 <MX_GPIO_Init+0x90>)
 8005360:	f000 fa38 	bl	80057d4 <HAL_GPIO_Init>

}
 8005364:	bf00      	nop
 8005366:	3720      	adds	r7, #32
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	40021000 	.word	0x40021000
 8005370:	48000400 	.word	0x48000400

08005374 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005374:	b480      	push	{r7}
 8005376:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005378:	b672      	cpsid	i
}
 800537a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800537c:	e7fe      	b.n	800537c <Error_Handler+0x8>
	...

08005380 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005380:	b480      	push	{r7}
 8005382:	b083      	sub	sp, #12
 8005384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005386:	4b0f      	ldr	r3, [pc, #60]	; (80053c4 <HAL_MspInit+0x44>)
 8005388:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800538a:	4a0e      	ldr	r2, [pc, #56]	; (80053c4 <HAL_MspInit+0x44>)
 800538c:	f043 0301 	orr.w	r3, r3, #1
 8005390:	6613      	str	r3, [r2, #96]	; 0x60
 8005392:	4b0c      	ldr	r3, [pc, #48]	; (80053c4 <HAL_MspInit+0x44>)
 8005394:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005396:	f003 0301 	and.w	r3, r3, #1
 800539a:	607b      	str	r3, [r7, #4]
 800539c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800539e:	4b09      	ldr	r3, [pc, #36]	; (80053c4 <HAL_MspInit+0x44>)
 80053a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053a2:	4a08      	ldr	r2, [pc, #32]	; (80053c4 <HAL_MspInit+0x44>)
 80053a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053a8:	6593      	str	r3, [r2, #88]	; 0x58
 80053aa:	4b06      	ldr	r3, [pc, #24]	; (80053c4 <HAL_MspInit+0x44>)
 80053ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053b2:	603b      	str	r3, [r7, #0]
 80053b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80053b6:	bf00      	nop
 80053b8:	370c      	adds	r7, #12
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	40021000 	.word	0x40021000

080053c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80053c8:	b480      	push	{r7}
 80053ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80053cc:	e7fe      	b.n	80053cc <NMI_Handler+0x4>
	...

080053d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  uint32_t u32Cfsr = *((uint32_t*)0xE000ED28);
 80053d6:	4b03      	ldr	r3, [pc, #12]	; (80053e4 <HardFault_Handler+0x14>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	607b      	str	r3, [r7, #4]
  u32Cfsr += 0; // To stop compile nags

  uint32_t u32Bfar = *((uint32_t*)0xE000ED38);
 80053dc:	4b02      	ldr	r3, [pc, #8]	; (80053e8 <HardFault_Handler+0x18>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	603b      	str	r3, [r7, #0]
  u32Bfar += 0;

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80053e2:	e7fe      	b.n	80053e2 <HardFault_Handler+0x12>
 80053e4:	e000ed28 	.word	0xe000ed28
 80053e8:	e000ed38 	.word	0xe000ed38

080053ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80053ec:	b480      	push	{r7}
 80053ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80053f0:	e7fe      	b.n	80053f0 <MemManage_Handler+0x4>

080053f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80053f2:	b480      	push	{r7}
 80053f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80053f6:	e7fe      	b.n	80053f6 <BusFault_Handler+0x4>

080053f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80053f8:	b480      	push	{r7}
 80053fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80053fc:	e7fe      	b.n	80053fc <UsageFault_Handler+0x4>

080053fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80053fe:	b480      	push	{r7}
 8005400:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005402:	bf00      	nop
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr

0800540c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800540c:	b480      	push	{r7}
 800540e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005410:	bf00      	nop
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr

0800541a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800541a:	b480      	push	{r7}
 800541c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800541e:	bf00      	nop
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr

08005428 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800542c:	f000 f8c2 	bl	80055b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005430:	bf00      	nop
 8005432:	bd80      	pop	{r7, pc}

08005434 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8005434:	b480      	push	{r7}
 8005436:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  // Setting VTOR manually to test out things
  SCB->VTOR = 0x8005000;
 8005438:	4b16      	ldr	r3, [pc, #88]	; (8005494 <SystemInit+0x60>)
 800543a:	4a17      	ldr	r2, [pc, #92]	; (8005498 <SystemInit+0x64>)
 800543c:	609a      	str	r2, [r3, #8]

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800543e:	4b15      	ldr	r3, [pc, #84]	; (8005494 <SystemInit+0x60>)
 8005440:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005444:	4a13      	ldr	r2, [pc, #76]	; (8005494 <SystemInit+0x60>)
 8005446:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800544a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800544e:	4b13      	ldr	r3, [pc, #76]	; (800549c <SystemInit+0x68>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a12      	ldr	r2, [pc, #72]	; (800549c <SystemInit+0x68>)
 8005454:	f043 0301 	orr.w	r3, r3, #1
 8005458:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800545a:	4b10      	ldr	r3, [pc, #64]	; (800549c <SystemInit+0x68>)
 800545c:	2200      	movs	r2, #0
 800545e:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8005460:	4b0e      	ldr	r3, [pc, #56]	; (800549c <SystemInit+0x68>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a0d      	ldr	r2, [pc, #52]	; (800549c <SystemInit+0x68>)
 8005466:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800546a:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800546e:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8005470:	4b0a      	ldr	r3, [pc, #40]	; (800549c <SystemInit+0x68>)
 8005472:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005476:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005478:	4b08      	ldr	r3, [pc, #32]	; (800549c <SystemInit+0x68>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a07      	ldr	r2, [pc, #28]	; (800549c <SystemInit+0x68>)
 800547e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005482:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8005484:	4b05      	ldr	r3, [pc, #20]	; (800549c <SystemInit+0x68>)
 8005486:	2200      	movs	r2, #0
 8005488:	619a      	str	r2, [r3, #24]
}
 800548a:	bf00      	nop
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr
 8005494:	e000ed00 	.word	0xe000ed00
 8005498:	08005000 	.word	0x08005000
 800549c:	40021000 	.word	0x40021000

080054a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80054a0:	f8df d038 	ldr.w	sp, [pc, #56]	; 80054dc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80054a4:	f7ff ffc6 	bl	8005434 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80054a8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80054aa:	e003      	b.n	80054b4 <LoopCopyDataInit>

080054ac <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80054ac:	4b0c      	ldr	r3, [pc, #48]	; (80054e0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80054ae:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80054b0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80054b2:	3104      	adds	r1, #4

080054b4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80054b4:	480b      	ldr	r0, [pc, #44]	; (80054e4 <LoopForever+0xa>)
	ldr	r3, =_edata
 80054b6:	4b0c      	ldr	r3, [pc, #48]	; (80054e8 <LoopForever+0xe>)
	adds	r2, r0, r1
 80054b8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80054ba:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80054bc:	d3f6      	bcc.n	80054ac <CopyDataInit>
	ldr	r2, =_sbss
 80054be:	4a0b      	ldr	r2, [pc, #44]	; (80054ec <LoopForever+0x12>)
	b	LoopFillZerobss
 80054c0:	e002      	b.n	80054c8 <LoopFillZerobss>

080054c2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80054c2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80054c4:	f842 3b04 	str.w	r3, [r2], #4

080054c8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80054c8:	4b09      	ldr	r3, [pc, #36]	; (80054f0 <LoopForever+0x16>)
	cmp	r2, r3
 80054ca:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80054cc:	d3f9      	bcc.n	80054c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80054ce:	f001 f9a7 	bl	8006820 <__libc_init_array>

// r9 loading from https://github.com/rgujju/STM32-projects/blob/master/got_plt/startup.S
// Not sure if needed but having it here anyways before jumping to main.
    ldr r9, =_sgot
 80054d2:	f8df 9020 	ldr.w	r9, [pc, #32]	; 80054f4 <LoopForever+0x1a>

/* Call the application's entry point.*/
	bl	main
 80054d6:	f7ff fe79 	bl	80051cc <main>

080054da <LoopForever>:

LoopForever:
    b LoopForever
 80054da:	e7fe      	b.n	80054da <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80054dc:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 80054e0:	080068d8 	.word	0x080068d8
	ldr	r0, =_sdata
 80054e4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80054e8:	20000030 	.word	0x20000030
	ldr	r2, =_sbss
 80054ec:	20000030 	.word	0x20000030
	ldr	r3, = _ebss
 80054f0:	20000050 	.word	0x20000050
    ldr r9, =_sgot
 80054f4:	2000000c 	.word	0x2000000c

080054f8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80054f8:	e7fe      	b.n	80054f8 <ADC1_IRQHandler>

080054fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80054fa:	b580      	push	{r7, lr}
 80054fc:	b082      	sub	sp, #8
 80054fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005500:	2300      	movs	r3, #0
 8005502:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005504:	2003      	movs	r0, #3
 8005506:	f000 f931 	bl	800576c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800550a:	2000      	movs	r0, #0
 800550c:	f000 f80e 	bl	800552c <HAL_InitTick>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d002      	beq.n	800551c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	71fb      	strb	r3, [r7, #7]
 800551a:	e001      	b.n	8005520 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800551c:	f7ff ff30 	bl	8005380 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005520:	79fb      	ldrb	r3, [r7, #7]
}
 8005522:	4618      	mov	r0, r3
 8005524:	3708      	adds	r7, #8
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
	...

0800552c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800552c:	b590      	push	{r4, r7, lr}
 800552e:	b085      	sub	sp, #20
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
 8005534:	4c1b      	ldr	r4, [pc, #108]	; (80055a4 <HAL_InitTick+0x78>)
 8005536:	447c      	add	r4, pc
  HAL_StatusTypeDef  status = HAL_OK;
 8005538:	2300      	movs	r3, #0
 800553a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800553c:	4b1a      	ldr	r3, [pc, #104]	; (80055a8 <HAL_InitTick+0x7c>)
 800553e:	58e3      	ldr	r3, [r4, r3]
 8005540:	781b      	ldrb	r3, [r3, #0]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d027      	beq.n	8005596 <HAL_InitTick+0x6a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005546:	4b19      	ldr	r3, [pc, #100]	; (80055ac <HAL_InitTick+0x80>)
 8005548:	58e3      	ldr	r3, [r4, r3]
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	4b16      	ldr	r3, [pc, #88]	; (80055a8 <HAL_InitTick+0x7c>)
 800554e:	58e3      	ldr	r3, [r4, r3]
 8005550:	781b      	ldrb	r3, [r3, #0]
 8005552:	4619      	mov	r1, r3
 8005554:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005558:	fbb3 f3f1 	udiv	r3, r3, r1
 800555c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005560:	4618      	mov	r0, r3
 8005562:	f000 f92a 	bl	80057ba <HAL_SYSTICK_Config>
 8005566:	4603      	mov	r3, r0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d111      	bne.n	8005590 <HAL_InitTick+0x64>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2b0f      	cmp	r3, #15
 8005570:	d80b      	bhi.n	800558a <HAL_InitTick+0x5e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005572:	2200      	movs	r2, #0
 8005574:	6879      	ldr	r1, [r7, #4]
 8005576:	f04f 30ff 	mov.w	r0, #4294967295
 800557a:	f000 f902 	bl	8005782 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800557e:	4b0c      	ldr	r3, [pc, #48]	; (80055b0 <HAL_InitTick+0x84>)
 8005580:	58e3      	ldr	r3, [r4, r3]
 8005582:	461a      	mov	r2, r3
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6013      	str	r3, [r2, #0]
 8005588:	e007      	b.n	800559a <HAL_InitTick+0x6e>
      }
      else
      {
        status = HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	73fb      	strb	r3, [r7, #15]
 800558e:	e004      	b.n	800559a <HAL_InitTick+0x6e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	73fb      	strb	r3, [r7, #15]
 8005594:	e001      	b.n	800559a <HAL_InitTick+0x6e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800559a:	7bfb      	ldrb	r3, [r7, #15]
}
 800559c:	4618      	mov	r0, r3
 800559e:	3714      	adds	r7, #20
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd90      	pop	{r4, r7, pc}
 80055a4:	17ffaad2 	.word	0x17ffaad2
 80055a8:	00000008 	.word	0x00000008
 80055ac:	00000004 	.word	0x00000004
 80055b0:	00000010 	.word	0x00000010

080055b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80055b4:	b480      	push	{r7}
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	4b08      	ldr	r3, [pc, #32]	; (80055dc <HAL_IncTick+0x28>)
 80055ba:	447b      	add	r3, pc
  uwTick += (uint32_t)uwTickFreq;
 80055bc:	4a08      	ldr	r2, [pc, #32]	; (80055e0 <HAL_IncTick+0x2c>)
 80055be:	589a      	ldr	r2, [r3, r2]
 80055c0:	7812      	ldrb	r2, [r2, #0]
 80055c2:	4611      	mov	r1, r2
 80055c4:	4a07      	ldr	r2, [pc, #28]	; (80055e4 <HAL_IncTick+0x30>)
 80055c6:	589a      	ldr	r2, [r3, r2]
 80055c8:	6812      	ldr	r2, [r2, #0]
 80055ca:	440a      	add	r2, r1
 80055cc:	4905      	ldr	r1, [pc, #20]	; (80055e4 <HAL_IncTick+0x30>)
 80055ce:	585b      	ldr	r3, [r3, r1]
 80055d0:	601a      	str	r2, [r3, #0]
}
 80055d2:	bf00      	nop
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr
 80055dc:	17ffaa4e 	.word	0x17ffaa4e
 80055e0:	00000008 	.word	0x00000008
 80055e4:	0000000c 	.word	0x0000000c

080055e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80055e8:	b480      	push	{r7}
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	4a04      	ldr	r2, [pc, #16]	; (8005600 <HAL_GetTick+0x18>)
 80055ee:	447a      	add	r2, pc
  return uwTick;
 80055f0:	4b04      	ldr	r3, [pc, #16]	; (8005604 <HAL_GetTick+0x1c>)
 80055f2:	58d3      	ldr	r3, [r2, r3]
 80055f4:	681b      	ldr	r3, [r3, #0]
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr
 8005600:	17ffaa1a 	.word	0x17ffaa1a
 8005604:	0000000c 	.word	0x0000000c

08005608 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005608:	b480      	push	{r7}
 800560a:	b085      	sub	sp, #20
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	f003 0307 	and.w	r3, r3, #7
 8005616:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005618:	4b0c      	ldr	r3, [pc, #48]	; (800564c <__NVIC_SetPriorityGrouping+0x44>)
 800561a:	68db      	ldr	r3, [r3, #12]
 800561c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005624:	4013      	ands	r3, r2
 8005626:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005630:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005638:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800563a:	4a04      	ldr	r2, [pc, #16]	; (800564c <__NVIC_SetPriorityGrouping+0x44>)
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	60d3      	str	r3, [r2, #12]
}
 8005640:	bf00      	nop
 8005642:	3714      	adds	r7, #20
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr
 800564c:	e000ed00 	.word	0xe000ed00

08005650 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005650:	b480      	push	{r7}
 8005652:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005654:	4b04      	ldr	r3, [pc, #16]	; (8005668 <__NVIC_GetPriorityGrouping+0x18>)
 8005656:	68db      	ldr	r3, [r3, #12]
 8005658:	0a1b      	lsrs	r3, r3, #8
 800565a:	f003 0307 	and.w	r3, r3, #7
}
 800565e:	4618      	mov	r0, r3
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr
 8005668:	e000ed00 	.word	0xe000ed00

0800566c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	4603      	mov	r3, r0
 8005674:	6039      	str	r1, [r7, #0]
 8005676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800567c:	2b00      	cmp	r3, #0
 800567e:	db0a      	blt.n	8005696 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	b2da      	uxtb	r2, r3
 8005684:	490c      	ldr	r1, [pc, #48]	; (80056b8 <__NVIC_SetPriority+0x4c>)
 8005686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800568a:	0112      	lsls	r2, r2, #4
 800568c:	b2d2      	uxtb	r2, r2
 800568e:	440b      	add	r3, r1
 8005690:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005694:	e00a      	b.n	80056ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	b2da      	uxtb	r2, r3
 800569a:	4908      	ldr	r1, [pc, #32]	; (80056bc <__NVIC_SetPriority+0x50>)
 800569c:	79fb      	ldrb	r3, [r7, #7]
 800569e:	f003 030f 	and.w	r3, r3, #15
 80056a2:	3b04      	subs	r3, #4
 80056a4:	0112      	lsls	r2, r2, #4
 80056a6:	b2d2      	uxtb	r2, r2
 80056a8:	440b      	add	r3, r1
 80056aa:	761a      	strb	r2, [r3, #24]
}
 80056ac:	bf00      	nop
 80056ae:	370c      	adds	r7, #12
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr
 80056b8:	e000e100 	.word	0xe000e100
 80056bc:	e000ed00 	.word	0xe000ed00

080056c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b089      	sub	sp, #36	; 0x24
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	60f8      	str	r0, [r7, #12]
 80056c8:	60b9      	str	r1, [r7, #8]
 80056ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f003 0307 	and.w	r3, r3, #7
 80056d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80056d4:	69fb      	ldr	r3, [r7, #28]
 80056d6:	f1c3 0307 	rsb	r3, r3, #7
 80056da:	2b04      	cmp	r3, #4
 80056dc:	bf28      	it	cs
 80056de:	2304      	movcs	r3, #4
 80056e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80056e2:	69fb      	ldr	r3, [r7, #28]
 80056e4:	3304      	adds	r3, #4
 80056e6:	2b06      	cmp	r3, #6
 80056e8:	d902      	bls.n	80056f0 <NVIC_EncodePriority+0x30>
 80056ea:	69fb      	ldr	r3, [r7, #28]
 80056ec:	3b03      	subs	r3, #3
 80056ee:	e000      	b.n	80056f2 <NVIC_EncodePriority+0x32>
 80056f0:	2300      	movs	r3, #0
 80056f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056f4:	f04f 32ff 	mov.w	r2, #4294967295
 80056f8:	69bb      	ldr	r3, [r7, #24]
 80056fa:	fa02 f303 	lsl.w	r3, r2, r3
 80056fe:	43da      	mvns	r2, r3
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	401a      	ands	r2, r3
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005708:	f04f 31ff 	mov.w	r1, #4294967295
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	fa01 f303 	lsl.w	r3, r1, r3
 8005712:	43d9      	mvns	r1, r3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005718:	4313      	orrs	r3, r2
         );
}
 800571a:	4618      	mov	r0, r3
 800571c:	3724      	adds	r7, #36	; 0x24
 800571e:	46bd      	mov	sp, r7
 8005720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005724:	4770      	bx	lr
	...

08005728 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b082      	sub	sp, #8
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	3b01      	subs	r3, #1
 8005734:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005738:	d301      	bcc.n	800573e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800573a:	2301      	movs	r3, #1
 800573c:	e00f      	b.n	800575e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800573e:	4a0a      	ldr	r2, [pc, #40]	; (8005768 <SysTick_Config+0x40>)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	3b01      	subs	r3, #1
 8005744:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005746:	210f      	movs	r1, #15
 8005748:	f04f 30ff 	mov.w	r0, #4294967295
 800574c:	f7ff ff8e 	bl	800566c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005750:	4b05      	ldr	r3, [pc, #20]	; (8005768 <SysTick_Config+0x40>)
 8005752:	2200      	movs	r2, #0
 8005754:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005756:	4b04      	ldr	r3, [pc, #16]	; (8005768 <SysTick_Config+0x40>)
 8005758:	2207      	movs	r2, #7
 800575a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800575c:	2300      	movs	r3, #0
}
 800575e:	4618      	mov	r0, r3
 8005760:	3708      	adds	r7, #8
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
 8005766:	bf00      	nop
 8005768:	e000e010 	.word	0xe000e010

0800576c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b082      	sub	sp, #8
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f7ff ff47 	bl	8005608 <__NVIC_SetPriorityGrouping>
}
 800577a:	bf00      	nop
 800577c:	3708      	adds	r7, #8
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}

08005782 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005782:	b580      	push	{r7, lr}
 8005784:	b086      	sub	sp, #24
 8005786:	af00      	add	r7, sp, #0
 8005788:	4603      	mov	r3, r0
 800578a:	60b9      	str	r1, [r7, #8]
 800578c:	607a      	str	r2, [r7, #4]
 800578e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005790:	2300      	movs	r3, #0
 8005792:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005794:	f7ff ff5c 	bl	8005650 <__NVIC_GetPriorityGrouping>
 8005798:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	68b9      	ldr	r1, [r7, #8]
 800579e:	6978      	ldr	r0, [r7, #20]
 80057a0:	f7ff ff8e 	bl	80056c0 <NVIC_EncodePriority>
 80057a4:	4602      	mov	r2, r0
 80057a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057aa:	4611      	mov	r1, r2
 80057ac:	4618      	mov	r0, r3
 80057ae:	f7ff ff5d 	bl	800566c <__NVIC_SetPriority>
}
 80057b2:	bf00      	nop
 80057b4:	3718      	adds	r7, #24
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}

080057ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80057ba:	b580      	push	{r7, lr}
 80057bc:	b082      	sub	sp, #8
 80057be:	af00      	add	r7, sp, #0
 80057c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f7ff ffb0 	bl	8005728 <SysTick_Config>
 80057c8:	4603      	mov	r3, r0
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3708      	adds	r7, #8
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}
	...

080057d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b087      	sub	sp, #28
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
 80057dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80057de:	2300      	movs	r3, #0
 80057e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80057e2:	e148      	b.n	8005a76 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	2101      	movs	r1, #1
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	fa01 f303 	lsl.w	r3, r1, r3
 80057f0:	4013      	ands	r3, r2
 80057f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	f000 813a 	beq.w	8005a70 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	2b01      	cmp	r3, #1
 8005802:	d00b      	beq.n	800581c <HAL_GPIO_Init+0x48>
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	2b02      	cmp	r3, #2
 800580a:	d007      	beq.n	800581c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005810:	2b11      	cmp	r3, #17
 8005812:	d003      	beq.n	800581c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	2b12      	cmp	r3, #18
 800581a:	d130      	bne.n	800587e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	005b      	lsls	r3, r3, #1
 8005826:	2203      	movs	r2, #3
 8005828:	fa02 f303 	lsl.w	r3, r2, r3
 800582c:	43db      	mvns	r3, r3
 800582e:	693a      	ldr	r2, [r7, #16]
 8005830:	4013      	ands	r3, r2
 8005832:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	68da      	ldr	r2, [r3, #12]
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	005b      	lsls	r3, r3, #1
 800583c:	fa02 f303 	lsl.w	r3, r2, r3
 8005840:	693a      	ldr	r2, [r7, #16]
 8005842:	4313      	orrs	r3, r2
 8005844:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005852:	2201      	movs	r2, #1
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	fa02 f303 	lsl.w	r3, r2, r3
 800585a:	43db      	mvns	r3, r3
 800585c:	693a      	ldr	r2, [r7, #16]
 800585e:	4013      	ands	r3, r2
 8005860:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	091b      	lsrs	r3, r3, #4
 8005868:	f003 0201 	and.w	r2, r3, #1
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	fa02 f303 	lsl.w	r3, r2, r3
 8005872:	693a      	ldr	r2, [r7, #16]
 8005874:	4313      	orrs	r3, r2
 8005876:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	693a      	ldr	r2, [r7, #16]
 800587c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	68db      	ldr	r3, [r3, #12]
 8005882:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	005b      	lsls	r3, r3, #1
 8005888:	2203      	movs	r2, #3
 800588a:	fa02 f303 	lsl.w	r3, r2, r3
 800588e:	43db      	mvns	r3, r3
 8005890:	693a      	ldr	r2, [r7, #16]
 8005892:	4013      	ands	r3, r2
 8005894:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	689a      	ldr	r2, [r3, #8]
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	005b      	lsls	r3, r3, #1
 800589e:	fa02 f303 	lsl.w	r3, r2, r3
 80058a2:	693a      	ldr	r2, [r7, #16]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	693a      	ldr	r2, [r7, #16]
 80058ac:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	2b02      	cmp	r3, #2
 80058b4:	d003      	beq.n	80058be <HAL_GPIO_Init+0xea>
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	2b12      	cmp	r3, #18
 80058bc:	d123      	bne.n	8005906 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	08da      	lsrs	r2, r3, #3
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	3208      	adds	r2, #8
 80058c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	f003 0307 	and.w	r3, r3, #7
 80058d2:	009b      	lsls	r3, r3, #2
 80058d4:	220f      	movs	r2, #15
 80058d6:	fa02 f303 	lsl.w	r3, r2, r3
 80058da:	43db      	mvns	r3, r3
 80058dc:	693a      	ldr	r2, [r7, #16]
 80058de:	4013      	ands	r3, r2
 80058e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	691a      	ldr	r2, [r3, #16]
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	f003 0307 	and.w	r3, r3, #7
 80058ec:	009b      	lsls	r3, r3, #2
 80058ee:	fa02 f303 	lsl.w	r3, r2, r3
 80058f2:	693a      	ldr	r2, [r7, #16]
 80058f4:	4313      	orrs	r3, r2
 80058f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	08da      	lsrs	r2, r3, #3
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	3208      	adds	r2, #8
 8005900:	6939      	ldr	r1, [r7, #16]
 8005902:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	005b      	lsls	r3, r3, #1
 8005910:	2203      	movs	r2, #3
 8005912:	fa02 f303 	lsl.w	r3, r2, r3
 8005916:	43db      	mvns	r3, r3
 8005918:	693a      	ldr	r2, [r7, #16]
 800591a:	4013      	ands	r3, r2
 800591c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	f003 0203 	and.w	r2, r3, #3
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	005b      	lsls	r3, r3, #1
 800592a:	fa02 f303 	lsl.w	r3, r2, r3
 800592e:	693a      	ldr	r2, [r7, #16]
 8005930:	4313      	orrs	r3, r2
 8005932:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	693a      	ldr	r2, [r7, #16]
 8005938:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005942:	2b00      	cmp	r3, #0
 8005944:	f000 8094 	beq.w	8005a70 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005948:	4b52      	ldr	r3, [pc, #328]	; (8005a94 <HAL_GPIO_Init+0x2c0>)
 800594a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800594c:	4a51      	ldr	r2, [pc, #324]	; (8005a94 <HAL_GPIO_Init+0x2c0>)
 800594e:	f043 0301 	orr.w	r3, r3, #1
 8005952:	6613      	str	r3, [r2, #96]	; 0x60
 8005954:	4b4f      	ldr	r3, [pc, #316]	; (8005a94 <HAL_GPIO_Init+0x2c0>)
 8005956:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005958:	f003 0301 	and.w	r3, r3, #1
 800595c:	60bb      	str	r3, [r7, #8]
 800595e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005960:	4a4d      	ldr	r2, [pc, #308]	; (8005a98 <HAL_GPIO_Init+0x2c4>)
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	089b      	lsrs	r3, r3, #2
 8005966:	3302      	adds	r3, #2
 8005968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800596c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	f003 0303 	and.w	r3, r3, #3
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	220f      	movs	r2, #15
 8005978:	fa02 f303 	lsl.w	r3, r2, r3
 800597c:	43db      	mvns	r3, r3
 800597e:	693a      	ldr	r2, [r7, #16]
 8005980:	4013      	ands	r3, r2
 8005982:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800598a:	d00d      	beq.n	80059a8 <HAL_GPIO_Init+0x1d4>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a43      	ldr	r2, [pc, #268]	; (8005a9c <HAL_GPIO_Init+0x2c8>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d007      	beq.n	80059a4 <HAL_GPIO_Init+0x1d0>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a42      	ldr	r2, [pc, #264]	; (8005aa0 <HAL_GPIO_Init+0x2cc>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d101      	bne.n	80059a0 <HAL_GPIO_Init+0x1cc>
 800599c:	2302      	movs	r3, #2
 800599e:	e004      	b.n	80059aa <HAL_GPIO_Init+0x1d6>
 80059a0:	2307      	movs	r3, #7
 80059a2:	e002      	b.n	80059aa <HAL_GPIO_Init+0x1d6>
 80059a4:	2301      	movs	r3, #1
 80059a6:	e000      	b.n	80059aa <HAL_GPIO_Init+0x1d6>
 80059a8:	2300      	movs	r3, #0
 80059aa:	697a      	ldr	r2, [r7, #20]
 80059ac:	f002 0203 	and.w	r2, r2, #3
 80059b0:	0092      	lsls	r2, r2, #2
 80059b2:	4093      	lsls	r3, r2
 80059b4:	693a      	ldr	r2, [r7, #16]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80059ba:	4937      	ldr	r1, [pc, #220]	; (8005a98 <HAL_GPIO_Init+0x2c4>)
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	089b      	lsrs	r3, r3, #2
 80059c0:	3302      	adds	r3, #2
 80059c2:	693a      	ldr	r2, [r7, #16]
 80059c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80059c8:	4b36      	ldr	r3, [pc, #216]	; (8005aa4 <HAL_GPIO_Init+0x2d0>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	43db      	mvns	r3, r3
 80059d2:	693a      	ldr	r2, [r7, #16]
 80059d4:	4013      	ands	r3, r2
 80059d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d003      	beq.n	80059ec <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80059e4:	693a      	ldr	r2, [r7, #16]
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	4313      	orrs	r3, r2
 80059ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80059ec:	4a2d      	ldr	r2, [pc, #180]	; (8005aa4 <HAL_GPIO_Init+0x2d0>)
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80059f2:	4b2c      	ldr	r3, [pc, #176]	; (8005aa4 <HAL_GPIO_Init+0x2d0>)
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	43db      	mvns	r3, r3
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	4013      	ands	r3, r2
 8005a00:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d003      	beq.n	8005a16 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8005a0e:	693a      	ldr	r2, [r7, #16]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005a16:	4a23      	ldr	r2, [pc, #140]	; (8005aa4 <HAL_GPIO_Init+0x2d0>)
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005a1c:	4b21      	ldr	r3, [pc, #132]	; (8005aa4 <HAL_GPIO_Init+0x2d0>)
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	43db      	mvns	r3, r3
 8005a26:	693a      	ldr	r2, [r7, #16]
 8005a28:	4013      	ands	r3, r2
 8005a2a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d003      	beq.n	8005a40 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8005a38:	693a      	ldr	r2, [r7, #16]
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005a40:	4a18      	ldr	r2, [pc, #96]	; (8005aa4 <HAL_GPIO_Init+0x2d0>)
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005a46:	4b17      	ldr	r3, [pc, #92]	; (8005aa4 <HAL_GPIO_Init+0x2d0>)
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	43db      	mvns	r3, r3
 8005a50:	693a      	ldr	r2, [r7, #16]
 8005a52:	4013      	ands	r3, r2
 8005a54:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d003      	beq.n	8005a6a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8005a62:	693a      	ldr	r2, [r7, #16]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005a6a:	4a0e      	ldr	r2, [pc, #56]	; (8005aa4 <HAL_GPIO_Init+0x2d0>)
 8005a6c:	693b      	ldr	r3, [r7, #16]
 8005a6e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	3301      	adds	r3, #1
 8005a74:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	f47f aeaf 	bne.w	80057e4 <HAL_GPIO_Init+0x10>
  }
}
 8005a86:	bf00      	nop
 8005a88:	bf00      	nop
 8005a8a:	371c      	adds	r7, #28
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a92:	4770      	bx	lr
 8005a94:	40021000 	.word	0x40021000
 8005a98:	40010000 	.word	0x40010000
 8005a9c:	48000400 	.word	0x48000400
 8005aa0:	48000800 	.word	0x48000800
 8005aa4:	40010400 	.word	0x40010400

08005aa8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b083      	sub	sp, #12
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	460b      	mov	r3, r1
 8005ab2:	807b      	strh	r3, [r7, #2]
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005ab8:	787b      	ldrb	r3, [r7, #1]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d003      	beq.n	8005ac6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005abe:	887a      	ldrh	r2, [r7, #2]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005ac4:	e002      	b.n	8005acc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005ac6:	887a      	ldrh	r2, [r7, #2]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005acc:	bf00      	nop
 8005ace:	370c      	adds	r7, #12
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr

08005ad8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b085      	sub	sp, #20
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	460b      	mov	r3, r1
 8005ae2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	695b      	ldr	r3, [r3, #20]
 8005ae8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005aea:	887a      	ldrh	r2, [r7, #2]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	4013      	ands	r3, r2
 8005af0:	041a      	lsls	r2, r3, #16
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	43d9      	mvns	r1, r3
 8005af6:	887b      	ldrh	r3, [r7, #2]
 8005af8:	400b      	ands	r3, r1
 8005afa:	431a      	orrs	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	619a      	str	r2, [r3, #24]
}
 8005b00:	bf00      	nop
 8005b02:	3714      	adds	r7, #20
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr

08005b0c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b10:	4b05      	ldr	r3, [pc, #20]	; (8005b28 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a04      	ldr	r2, [pc, #16]	; (8005b28 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005b16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b1a:	6013      	str	r3, [r2, #0]
}
 8005b1c:	bf00      	nop
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop
 8005b28:	40007000 	.word	0x40007000

08005b2c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005b30:	4b04      	ldr	r3, [pc, #16]	; (8005b44 <HAL_PWREx_GetVoltageRange+0x18>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr
 8005b42:	bf00      	nop
 8005b44:	40007000 	.word	0x40007000

08005b48 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b085      	sub	sp, #20
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	4a28      	ldr	r2, [pc, #160]	; (8005bf4 <HAL_PWREx_ControlVoltageScaling+0xac>)
 8005b52:	447a      	add	r2, pc
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b5a:	d131      	bne.n	8005bc0 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b5c:	4b23      	ldr	r3, [pc, #140]	; (8005bec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005b64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b68:	d039      	beq.n	8005bde <HAL_PWREx_ControlVoltageScaling+0x96>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005b6a:	4b20      	ldr	r3, [pc, #128]	; (8005bec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005b72:	491e      	ldr	r1, [pc, #120]	; (8005bec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005b74:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005b78:	600b      	str	r3, [r1, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005b7a:	4b1f      	ldr	r3, [pc, #124]	; (8005bf8 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8005b7c:	58d3      	ldr	r3, [r2, r3]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	2232      	movs	r2, #50	; 0x32
 8005b82:	fb02 f303 	mul.w	r3, r2, r3
 8005b86:	4a1a      	ldr	r2, [pc, #104]	; (8005bf0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005b88:	fba2 2303 	umull	r2, r3, r2, r3
 8005b8c:	0c9b      	lsrs	r3, r3, #18
 8005b8e:	3301      	adds	r3, #1
 8005b90:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b92:	e002      	b.n	8005b9a <HAL_PWREx_ControlVoltageScaling+0x52>
      {
        wait_loop_index--;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	3b01      	subs	r3, #1
 8005b98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b9a:	4b14      	ldr	r3, [pc, #80]	; (8005bec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005b9c:	695b      	ldr	r3, [r3, #20]
 8005b9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ba2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ba6:	d102      	bne.n	8005bae <HAL_PWREx_ControlVoltageScaling+0x66>
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d1f2      	bne.n	8005b94 <HAL_PWREx_ControlVoltageScaling+0x4c>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005bae:	4b0f      	ldr	r3, [pc, #60]	; (8005bec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005bb0:	695b      	ldr	r3, [r3, #20]
 8005bb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bba:	d110      	bne.n	8005bde <HAL_PWREx_ControlVoltageScaling+0x96>
      {
        return HAL_TIMEOUT;
 8005bbc:	2303      	movs	r3, #3
 8005bbe:	e00f      	b.n	8005be0 <HAL_PWREx_ControlVoltageScaling+0x98>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005bc0:	4b0a      	ldr	r3, [pc, #40]	; (8005bec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005bc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bcc:	d007      	beq.n	8005bde <HAL_PWREx_ControlVoltageScaling+0x96>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005bce:	4b07      	ldr	r3, [pc, #28]	; (8005bec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005bd6:	4a05      	ldr	r2, [pc, #20]	; (8005bec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005bd8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005bdc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005bde:	2300      	movs	r3, #0
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	3714      	adds	r7, #20
 8005be4:	46bd      	mov	sp, r7
 8005be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bea:	4770      	bx	lr
 8005bec:	40007000 	.word	0x40007000
 8005bf0:	431bde83 	.word	0x431bde83
 8005bf4:	17ffa4b6 	.word	0x17ffa4b6
 8005bf8:	00000004 	.word	0x00000004

08005bfc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005bfc:	b590      	push	{r4, r7, lr}
 8005bfe:	b089      	sub	sp, #36	; 0x24
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	4ca7      	ldr	r4, [pc, #668]	; (8005ea4 <HAL_RCC_OscConfig+0x2a8>)
 8005c06:	447c      	add	r4, pc
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d102      	bne.n	8005c14 <HAL_RCC_OscConfig+0x18>
  {
    return HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	f000 bc17 	b.w	8006442 <HAL_RCC_OscConfig+0x846>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c14:	4ba2      	ldr	r3, [pc, #648]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	f003 030c 	and.w	r3, r3, #12
 8005c1c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c1e:	4ba0      	ldr	r3, [pc, #640]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005c20:	68db      	ldr	r3, [r3, #12]
 8005c22:	f003 0303 	and.w	r3, r3, #3
 8005c26:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f003 0310 	and.w	r3, r3, #16
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	f000 80e7 	beq.w	8005e04 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005c36:	69bb      	ldr	r3, [r7, #24]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d007      	beq.n	8005c4c <HAL_RCC_OscConfig+0x50>
 8005c3c:	69bb      	ldr	r3, [r7, #24]
 8005c3e:	2b0c      	cmp	r3, #12
 8005c40:	f040 808e 	bne.w	8005d60 <HAL_RCC_OscConfig+0x164>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	2b01      	cmp	r3, #1
 8005c48:	f040 808a 	bne.w	8005d60 <HAL_RCC_OscConfig+0x164>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005c4c:	4b94      	ldr	r3, [pc, #592]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 0302 	and.w	r3, r3, #2
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d005      	beq.n	8005c64 <HAL_RCC_OscConfig+0x68>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	699b      	ldr	r3, [r3, #24]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d101      	bne.n	8005c64 <HAL_RCC_OscConfig+0x68>
      {
        return HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e3ee      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6a1a      	ldr	r2, [r3, #32]
 8005c68:	4b8d      	ldr	r3, [pc, #564]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f003 0308 	and.w	r3, r3, #8
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d004      	beq.n	8005c7e <HAL_RCC_OscConfig+0x82>
 8005c74:	4b8a      	ldr	r3, [pc, #552]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c7c:	e005      	b.n	8005c8a <HAL_RCC_OscConfig+0x8e>
 8005c7e:	4b88      	ldr	r3, [pc, #544]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005c80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c84:	091b      	lsrs	r3, r3, #4
 8005c86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d223      	bcs.n	8005cd6 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a1b      	ldr	r3, [r3, #32]
 8005c92:	4618      	mov	r0, r3
 8005c94:	f000 fd54 	bl	8006740 <RCC_SetFlashLatencyFromMSIRange>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d001      	beq.n	8005ca2 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	e3cf      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005ca2:	4b7f      	ldr	r3, [pc, #508]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a7e      	ldr	r2, [pc, #504]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005ca8:	f043 0308 	orr.w	r3, r3, #8
 8005cac:	6013      	str	r3, [r2, #0]
 8005cae:	4b7c      	ldr	r3, [pc, #496]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a1b      	ldr	r3, [r3, #32]
 8005cba:	4979      	ldr	r1, [pc, #484]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005cc0:	4b77      	ldr	r3, [pc, #476]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	69db      	ldr	r3, [r3, #28]
 8005ccc:	021b      	lsls	r3, r3, #8
 8005cce:	4974      	ldr	r1, [pc, #464]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	604b      	str	r3, [r1, #4]
 8005cd4:	e025      	b.n	8005d22 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005cd6:	4b72      	ldr	r3, [pc, #456]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a71      	ldr	r2, [pc, #452]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005cdc:	f043 0308 	orr.w	r3, r3, #8
 8005ce0:	6013      	str	r3, [r2, #0]
 8005ce2:	4b6f      	ldr	r3, [pc, #444]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6a1b      	ldr	r3, [r3, #32]
 8005cee:	496c      	ldr	r1, [pc, #432]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005cf4:	4b6a      	ldr	r3, [pc, #424]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	69db      	ldr	r3, [r3, #28]
 8005d00:	021b      	lsls	r3, r3, #8
 8005d02:	4967      	ldr	r1, [pc, #412]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005d04:	4313      	orrs	r3, r2
 8005d06:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005d08:	69bb      	ldr	r3, [r7, #24]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d109      	bne.n	8005d22 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6a1b      	ldr	r3, [r3, #32]
 8005d12:	4618      	mov	r0, r3
 8005d14:	f000 fd14 	bl	8006740 <RCC_SetFlashLatencyFromMSIRange>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d001      	beq.n	8005d22 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e38f      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005d22:	f000 fc7b 	bl	800661c <HAL_RCC_GetSysClockFreq>
 8005d26:	4601      	mov	r1, r0
 8005d28:	4b5d      	ldr	r3, [pc, #372]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	091b      	lsrs	r3, r3, #4
 8005d2e:	f003 030f 	and.w	r3, r3, #15
 8005d32:	4a5d      	ldr	r2, [pc, #372]	; (8005ea8 <HAL_RCC_OscConfig+0x2ac>)
 8005d34:	58a2      	ldr	r2, [r4, r2]
 8005d36:	5cd3      	ldrb	r3, [r2, r3]
 8005d38:	f003 031f 	and.w	r3, r3, #31
 8005d3c:	fa21 f303 	lsr.w	r3, r1, r3
 8005d40:	4a5a      	ldr	r2, [pc, #360]	; (8005eac <HAL_RCC_OscConfig+0x2b0>)
 8005d42:	58a2      	ldr	r2, [r4, r2]
 8005d44:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005d46:	4b5a      	ldr	r3, [pc, #360]	; (8005eb0 <HAL_RCC_OscConfig+0x2b4>)
 8005d48:	58e3      	ldr	r3, [r4, r3]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f7ff fbed 	bl	800552c <HAL_InitTick>
 8005d52:	4603      	mov	r3, r0
 8005d54:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005d56:	7bfb      	ldrb	r3, [r7, #15]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d052      	beq.n	8005e02 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8005d5c:	7bfb      	ldrb	r3, [r7, #15]
 8005d5e:	e370      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	699b      	ldr	r3, [r3, #24]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d032      	beq.n	8005dce <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005d68:	4b4d      	ldr	r3, [pc, #308]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a4c      	ldr	r2, [pc, #304]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005d6e:	f043 0301 	orr.w	r3, r3, #1
 8005d72:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005d74:	f7ff fc38 	bl	80055e8 <HAL_GetTick>
 8005d78:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005d7a:	e008      	b.n	8005d8e <HAL_RCC_OscConfig+0x192>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005d7c:	f7ff fc34 	bl	80055e8 <HAL_GetTick>
 8005d80:	4602      	mov	r2, r0
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	1ad3      	subs	r3, r2, r3
 8005d86:	2b02      	cmp	r3, #2
 8005d88:	d901      	bls.n	8005d8e <HAL_RCC_OscConfig+0x192>
          {
            return HAL_TIMEOUT;
 8005d8a:	2303      	movs	r3, #3
 8005d8c:	e359      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005d8e:	4b44      	ldr	r3, [pc, #272]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f003 0302 	and.w	r3, r3, #2
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d0f0      	beq.n	8005d7c <HAL_RCC_OscConfig+0x180>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005d9a:	4b41      	ldr	r3, [pc, #260]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a40      	ldr	r2, [pc, #256]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005da0:	f043 0308 	orr.w	r3, r3, #8
 8005da4:	6013      	str	r3, [r2, #0]
 8005da6:	4b3e      	ldr	r3, [pc, #248]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6a1b      	ldr	r3, [r3, #32]
 8005db2:	493b      	ldr	r1, [pc, #236]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005db4:	4313      	orrs	r3, r2
 8005db6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005db8:	4b39      	ldr	r3, [pc, #228]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	69db      	ldr	r3, [r3, #28]
 8005dc4:	021b      	lsls	r3, r3, #8
 8005dc6:	4936      	ldr	r1, [pc, #216]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	604b      	str	r3, [r1, #4]
 8005dcc:	e01a      	b.n	8005e04 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005dce:	4b34      	ldr	r3, [pc, #208]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a33      	ldr	r2, [pc, #204]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005dd4:	f023 0301 	bic.w	r3, r3, #1
 8005dd8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005dda:	f7ff fc05 	bl	80055e8 <HAL_GetTick>
 8005dde:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005de0:	e008      	b.n	8005df4 <HAL_RCC_OscConfig+0x1f8>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005de2:	f7ff fc01 	bl	80055e8 <HAL_GetTick>
 8005de6:	4602      	mov	r2, r0
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	1ad3      	subs	r3, r2, r3
 8005dec:	2b02      	cmp	r3, #2
 8005dee:	d901      	bls.n	8005df4 <HAL_RCC_OscConfig+0x1f8>
          {
            return HAL_TIMEOUT;
 8005df0:	2303      	movs	r3, #3
 8005df2:	e326      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005df4:	4b2a      	ldr	r3, [pc, #168]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 0302 	and.w	r3, r3, #2
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d1f0      	bne.n	8005de2 <HAL_RCC_OscConfig+0x1e6>
 8005e00:	e000      	b.n	8005e04 <HAL_RCC_OscConfig+0x208>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005e02:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 0301 	and.w	r3, r3, #1
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d076      	beq.n	8005efe <HAL_RCC_OscConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005e10:	69bb      	ldr	r3, [r7, #24]
 8005e12:	2b08      	cmp	r3, #8
 8005e14:	d005      	beq.n	8005e22 <HAL_RCC_OscConfig+0x226>
 8005e16:	69bb      	ldr	r3, [r7, #24]
 8005e18:	2b0c      	cmp	r3, #12
 8005e1a:	d10e      	bne.n	8005e3a <HAL_RCC_OscConfig+0x23e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	2b03      	cmp	r3, #3
 8005e20:	d10b      	bne.n	8005e3a <HAL_RCC_OscConfig+0x23e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e22:	4b1f      	ldr	r3, [pc, #124]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d066      	beq.n	8005efc <HAL_RCC_OscConfig+0x300>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d162      	bne.n	8005efc <HAL_RCC_OscConfig+0x300>
      {
        return HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	e303      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e42:	d106      	bne.n	8005e52 <HAL_RCC_OscConfig+0x256>
 8005e44:	4b16      	ldr	r3, [pc, #88]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a15      	ldr	r2, [pc, #84]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005e4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e4e:	6013      	str	r3, [r2, #0]
 8005e50:	e01d      	b.n	8005e8e <HAL_RCC_OscConfig+0x292>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005e5a:	d10c      	bne.n	8005e76 <HAL_RCC_OscConfig+0x27a>
 8005e5c:	4b10      	ldr	r3, [pc, #64]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a0f      	ldr	r2, [pc, #60]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005e62:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005e66:	6013      	str	r3, [r2, #0]
 8005e68:	4b0d      	ldr	r3, [pc, #52]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a0c      	ldr	r2, [pc, #48]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005e6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e72:	6013      	str	r3, [r2, #0]
 8005e74:	e00b      	b.n	8005e8e <HAL_RCC_OscConfig+0x292>
 8005e76:	4b0a      	ldr	r3, [pc, #40]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a09      	ldr	r2, [pc, #36]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005e7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e80:	6013      	str	r3, [r2, #0]
 8005e82:	4b07      	ldr	r3, [pc, #28]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a06      	ldr	r2, [pc, #24]	; (8005ea0 <HAL_RCC_OscConfig+0x2a4>)
 8005e88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e8c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d01e      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x2d8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e96:	f7ff fba7 	bl	80055e8 <HAL_GetTick>
 8005e9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005e9c:	e013      	b.n	8005ec6 <HAL_RCC_OscConfig+0x2ca>
 8005e9e:	bf00      	nop
 8005ea0:	40021000 	.word	0x40021000
 8005ea4:	17ffa402 	.word	0x17ffa402
 8005ea8:	00000014 	.word	0x00000014
 8005eac:	00000004 	.word	0x00000004
 8005eb0:	00000010 	.word	0x00000010
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005eb4:	f7ff fb98 	bl	80055e8 <HAL_GetTick>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	2b64      	cmp	r3, #100	; 0x64
 8005ec0:	d901      	bls.n	8005ec6 <HAL_RCC_OscConfig+0x2ca>
          {
            return HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e2bd      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ec6:	4baf      	ldr	r3, [pc, #700]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d0f0      	beq.n	8005eb4 <HAL_RCC_OscConfig+0x2b8>
 8005ed2:	e014      	b.n	8005efe <HAL_RCC_OscConfig+0x302>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ed4:	f7ff fb88 	bl	80055e8 <HAL_GetTick>
 8005ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005eda:	e008      	b.n	8005eee <HAL_RCC_OscConfig+0x2f2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005edc:	f7ff fb84 	bl	80055e8 <HAL_GetTick>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	1ad3      	subs	r3, r2, r3
 8005ee6:	2b64      	cmp	r3, #100	; 0x64
 8005ee8:	d901      	bls.n	8005eee <HAL_RCC_OscConfig+0x2f2>
          {
            return HAL_TIMEOUT;
 8005eea:	2303      	movs	r3, #3
 8005eec:	e2a9      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005eee:	4ba5      	ldr	r3, [pc, #660]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d1f0      	bne.n	8005edc <HAL_RCC_OscConfig+0x2e0>
 8005efa:	e000      	b.n	8005efe <HAL_RCC_OscConfig+0x302>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005efc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 0302 	and.w	r3, r3, #2
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d060      	beq.n	8005fcc <HAL_RCC_OscConfig+0x3d0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005f0a:	69bb      	ldr	r3, [r7, #24]
 8005f0c:	2b04      	cmp	r3, #4
 8005f0e:	d005      	beq.n	8005f1c <HAL_RCC_OscConfig+0x320>
 8005f10:	69bb      	ldr	r3, [r7, #24]
 8005f12:	2b0c      	cmp	r3, #12
 8005f14:	d119      	bne.n	8005f4a <HAL_RCC_OscConfig+0x34e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	2b02      	cmp	r3, #2
 8005f1a:	d116      	bne.n	8005f4a <HAL_RCC_OscConfig+0x34e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f1c:	4b99      	ldr	r3, [pc, #612]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d005      	beq.n	8005f34 <HAL_RCC_OscConfig+0x338>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d101      	bne.n	8005f34 <HAL_RCC_OscConfig+0x338>
      {
        return HAL_ERROR;
 8005f30:	2301      	movs	r3, #1
 8005f32:	e286      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f34:	4b93      	ldr	r3, [pc, #588]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	691b      	ldr	r3, [r3, #16]
 8005f40:	061b      	lsls	r3, r3, #24
 8005f42:	4990      	ldr	r1, [pc, #576]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8005f44:	4313      	orrs	r3, r2
 8005f46:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f48:	e040      	b.n	8005fcc <HAL_RCC_OscConfig+0x3d0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	68db      	ldr	r3, [r3, #12]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d023      	beq.n	8005f9a <HAL_RCC_OscConfig+0x39e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f52:	4b8c      	ldr	r3, [pc, #560]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a8b      	ldr	r2, [pc, #556]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8005f58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f5e:	f7ff fb43 	bl	80055e8 <HAL_GetTick>
 8005f62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005f64:	e008      	b.n	8005f78 <HAL_RCC_OscConfig+0x37c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f66:	f7ff fb3f 	bl	80055e8 <HAL_GetTick>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	2b02      	cmp	r3, #2
 8005f72:	d901      	bls.n	8005f78 <HAL_RCC_OscConfig+0x37c>
          {
            return HAL_TIMEOUT;
 8005f74:	2303      	movs	r3, #3
 8005f76:	e264      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005f78:	4b82      	ldr	r3, [pc, #520]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d0f0      	beq.n	8005f66 <HAL_RCC_OscConfig+0x36a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f84:	4b7f      	ldr	r3, [pc, #508]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	691b      	ldr	r3, [r3, #16]
 8005f90:	061b      	lsls	r3, r3, #24
 8005f92:	497c      	ldr	r1, [pc, #496]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8005f94:	4313      	orrs	r3, r2
 8005f96:	604b      	str	r3, [r1, #4]
 8005f98:	e018      	b.n	8005fcc <HAL_RCC_OscConfig+0x3d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f9a:	4b7a      	ldr	r3, [pc, #488]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a79      	ldr	r2, [pc, #484]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8005fa0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fa4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fa6:	f7ff fb1f 	bl	80055e8 <HAL_GetTick>
 8005faa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005fac:	e008      	b.n	8005fc0 <HAL_RCC_OscConfig+0x3c4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fae:	f7ff fb1b 	bl	80055e8 <HAL_GetTick>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	1ad3      	subs	r3, r2, r3
 8005fb8:	2b02      	cmp	r3, #2
 8005fba:	d901      	bls.n	8005fc0 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8005fbc:	2303      	movs	r3, #3
 8005fbe:	e240      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005fc0:	4b70      	ldr	r3, [pc, #448]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d1f0      	bne.n	8005fae <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f003 0308 	and.w	r3, r3, #8
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d03c      	beq.n	8006052 <HAL_RCC_OscConfig+0x456>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	695b      	ldr	r3, [r3, #20]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d01c      	beq.n	800601a <HAL_RCC_OscConfig+0x41e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005fe0:	4b68      	ldr	r3, [pc, #416]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8005fe2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005fe6:	4a67      	ldr	r2, [pc, #412]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8005fe8:	f043 0301 	orr.w	r3, r3, #1
 8005fec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ff0:	f7ff fafa 	bl	80055e8 <HAL_GetTick>
 8005ff4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ff6:	e008      	b.n	800600a <HAL_RCC_OscConfig+0x40e>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ff8:	f7ff faf6 	bl	80055e8 <HAL_GetTick>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	1ad3      	subs	r3, r2, r3
 8006002:	2b02      	cmp	r3, #2
 8006004:	d901      	bls.n	800600a <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 8006006:	2303      	movs	r3, #3
 8006008:	e21b      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800600a:	4b5e      	ldr	r3, [pc, #376]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 800600c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006010:	f003 0302 	and.w	r3, r3, #2
 8006014:	2b00      	cmp	r3, #0
 8006016:	d0ef      	beq.n	8005ff8 <HAL_RCC_OscConfig+0x3fc>
 8006018:	e01b      	b.n	8006052 <HAL_RCC_OscConfig+0x456>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800601a:	4b5a      	ldr	r3, [pc, #360]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 800601c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006020:	4a58      	ldr	r2, [pc, #352]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8006022:	f023 0301 	bic.w	r3, r3, #1
 8006026:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800602a:	f7ff fadd 	bl	80055e8 <HAL_GetTick>
 800602e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006030:	e008      	b.n	8006044 <HAL_RCC_OscConfig+0x448>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006032:	f7ff fad9 	bl	80055e8 <HAL_GetTick>
 8006036:	4602      	mov	r2, r0
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	1ad3      	subs	r3, r2, r3
 800603c:	2b02      	cmp	r3, #2
 800603e:	d901      	bls.n	8006044 <HAL_RCC_OscConfig+0x448>
        {
          return HAL_TIMEOUT;
 8006040:	2303      	movs	r3, #3
 8006042:	e1fe      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006044:	4b4f      	ldr	r3, [pc, #316]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8006046:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800604a:	f003 0302 	and.w	r3, r3, #2
 800604e:	2b00      	cmp	r3, #0
 8006050:	d1ef      	bne.n	8006032 <HAL_RCC_OscConfig+0x436>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f003 0304 	and.w	r3, r3, #4
 800605a:	2b00      	cmp	r3, #0
 800605c:	f000 80a6 	beq.w	80061ac <HAL_RCC_OscConfig+0x5b0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006060:	2300      	movs	r3, #0
 8006062:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006064:	4b47      	ldr	r3, [pc, #284]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8006066:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006068:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800606c:	2b00      	cmp	r3, #0
 800606e:	d10d      	bne.n	800608c <HAL_RCC_OscConfig+0x490>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006070:	4b44      	ldr	r3, [pc, #272]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8006072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006074:	4a43      	ldr	r2, [pc, #268]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8006076:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800607a:	6593      	str	r3, [r2, #88]	; 0x58
 800607c:	4b41      	ldr	r3, [pc, #260]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 800607e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006080:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006084:	60bb      	str	r3, [r7, #8]
 8006086:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006088:	2301      	movs	r3, #1
 800608a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800608c:	4b3e      	ldr	r3, [pc, #248]	; (8006188 <HAL_RCC_OscConfig+0x58c>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006094:	2b00      	cmp	r3, #0
 8006096:	d118      	bne.n	80060ca <HAL_RCC_OscConfig+0x4ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006098:	4b3b      	ldr	r3, [pc, #236]	; (8006188 <HAL_RCC_OscConfig+0x58c>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a3a      	ldr	r2, [pc, #232]	; (8006188 <HAL_RCC_OscConfig+0x58c>)
 800609e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80060a4:	f7ff faa0 	bl	80055e8 <HAL_GetTick>
 80060a8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80060aa:	e008      	b.n	80060be <HAL_RCC_OscConfig+0x4c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060ac:	f7ff fa9c 	bl	80055e8 <HAL_GetTick>
 80060b0:	4602      	mov	r2, r0
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	1ad3      	subs	r3, r2, r3
 80060b6:	2b02      	cmp	r3, #2
 80060b8:	d901      	bls.n	80060be <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 80060ba:	2303      	movs	r3, #3
 80060bc:	e1c1      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80060be:	4b32      	ldr	r3, [pc, #200]	; (8006188 <HAL_RCC_OscConfig+0x58c>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d0f0      	beq.n	80060ac <HAL_RCC_OscConfig+0x4b0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d108      	bne.n	80060e4 <HAL_RCC_OscConfig+0x4e8>
 80060d2:	4b2c      	ldr	r3, [pc, #176]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 80060d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060d8:	4a2a      	ldr	r2, [pc, #168]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 80060da:	f043 0301 	orr.w	r3, r3, #1
 80060de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80060e2:	e024      	b.n	800612e <HAL_RCC_OscConfig+0x532>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	2b05      	cmp	r3, #5
 80060ea:	d110      	bne.n	800610e <HAL_RCC_OscConfig+0x512>
 80060ec:	4b25      	ldr	r3, [pc, #148]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 80060ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060f2:	4a24      	ldr	r2, [pc, #144]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 80060f4:	f043 0304 	orr.w	r3, r3, #4
 80060f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80060fc:	4b21      	ldr	r3, [pc, #132]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 80060fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006102:	4a20      	ldr	r2, [pc, #128]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8006104:	f043 0301 	orr.w	r3, r3, #1
 8006108:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800610c:	e00f      	b.n	800612e <HAL_RCC_OscConfig+0x532>
 800610e:	4b1d      	ldr	r3, [pc, #116]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8006110:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006114:	4a1b      	ldr	r2, [pc, #108]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8006116:	f023 0301 	bic.w	r3, r3, #1
 800611a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800611e:	4b19      	ldr	r3, [pc, #100]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8006120:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006124:	4a17      	ldr	r2, [pc, #92]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8006126:	f023 0304 	bic.w	r3, r3, #4
 800612a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d016      	beq.n	8006164 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006136:	f7ff fa57 	bl	80055e8 <HAL_GetTick>
 800613a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800613c:	e00a      	b.n	8006154 <HAL_RCC_OscConfig+0x558>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800613e:	f7ff fa53 	bl	80055e8 <HAL_GetTick>
 8006142:	4602      	mov	r2, r0
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	1ad3      	subs	r3, r2, r3
 8006148:	f241 3288 	movw	r2, #5000	; 0x1388
 800614c:	4293      	cmp	r3, r2
 800614e:	d901      	bls.n	8006154 <HAL_RCC_OscConfig+0x558>
        {
          return HAL_TIMEOUT;
 8006150:	2303      	movs	r3, #3
 8006152:	e176      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006154:	4b0b      	ldr	r3, [pc, #44]	; (8006184 <HAL_RCC_OscConfig+0x588>)
 8006156:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800615a:	f003 0302 	and.w	r3, r3, #2
 800615e:	2b00      	cmp	r3, #0
 8006160:	d0ed      	beq.n	800613e <HAL_RCC_OscConfig+0x542>
 8006162:	e01a      	b.n	800619a <HAL_RCC_OscConfig+0x59e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006164:	f7ff fa40 	bl	80055e8 <HAL_GetTick>
 8006168:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800616a:	e00f      	b.n	800618c <HAL_RCC_OscConfig+0x590>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800616c:	f7ff fa3c 	bl	80055e8 <HAL_GetTick>
 8006170:	4602      	mov	r2, r0
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	1ad3      	subs	r3, r2, r3
 8006176:	f241 3288 	movw	r2, #5000	; 0x1388
 800617a:	4293      	cmp	r3, r2
 800617c:	d906      	bls.n	800618c <HAL_RCC_OscConfig+0x590>
        {
          return HAL_TIMEOUT;
 800617e:	2303      	movs	r3, #3
 8006180:	e15f      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
 8006182:	bf00      	nop
 8006184:	40021000 	.word	0x40021000
 8006188:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800618c:	4baa      	ldr	r3, [pc, #680]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 800618e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006192:	f003 0302 	and.w	r3, r3, #2
 8006196:	2b00      	cmp	r3, #0
 8006198:	d1e8      	bne.n	800616c <HAL_RCC_OscConfig+0x570>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800619a:	7ffb      	ldrb	r3, [r7, #31]
 800619c:	2b01      	cmp	r3, #1
 800619e:	d105      	bne.n	80061ac <HAL_RCC_OscConfig+0x5b0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061a0:	4ba5      	ldr	r3, [pc, #660]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80061a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061a4:	4aa4      	ldr	r2, [pc, #656]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80061a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80061aa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 0320 	and.w	r3, r3, #32
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d03c      	beq.n	8006232 <HAL_RCC_OscConfig+0x636>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d01c      	beq.n	80061fa <HAL_RCC_OscConfig+0x5fe>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80061c0:	4b9d      	ldr	r3, [pc, #628]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80061c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80061c6:	4a9c      	ldr	r2, [pc, #624]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80061c8:	f043 0301 	orr.w	r3, r3, #1
 80061cc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061d0:	f7ff fa0a 	bl	80055e8 <HAL_GetTick>
 80061d4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80061d6:	e008      	b.n	80061ea <HAL_RCC_OscConfig+0x5ee>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80061d8:	f7ff fa06 	bl	80055e8 <HAL_GetTick>
 80061dc:	4602      	mov	r2, r0
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	1ad3      	subs	r3, r2, r3
 80061e2:	2b02      	cmp	r3, #2
 80061e4:	d901      	bls.n	80061ea <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 80061e6:	2303      	movs	r3, #3
 80061e8:	e12b      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80061ea:	4b93      	ldr	r3, [pc, #588]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80061ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80061f0:	f003 0302 	and.w	r3, r3, #2
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d0ef      	beq.n	80061d8 <HAL_RCC_OscConfig+0x5dc>
 80061f8:	e01b      	b.n	8006232 <HAL_RCC_OscConfig+0x636>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80061fa:	4b8f      	ldr	r3, [pc, #572]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80061fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006200:	4a8d      	ldr	r2, [pc, #564]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 8006202:	f023 0301 	bic.w	r3, r3, #1
 8006206:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800620a:	f7ff f9ed 	bl	80055e8 <HAL_GetTick>
 800620e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006210:	e008      	b.n	8006224 <HAL_RCC_OscConfig+0x628>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006212:	f7ff f9e9 	bl	80055e8 <HAL_GetTick>
 8006216:	4602      	mov	r2, r0
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	1ad3      	subs	r3, r2, r3
 800621c:	2b02      	cmp	r3, #2
 800621e:	d901      	bls.n	8006224 <HAL_RCC_OscConfig+0x628>
        {
          return HAL_TIMEOUT;
 8006220:	2303      	movs	r3, #3
 8006222:	e10e      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006224:	4b84      	ldr	r3, [pc, #528]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 8006226:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800622a:	f003 0302 	and.w	r3, r3, #2
 800622e:	2b00      	cmp	r3, #0
 8006230:	d1ef      	bne.n	8006212 <HAL_RCC_OscConfig+0x616>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006236:	2b00      	cmp	r3, #0
 8006238:	f000 8102 	beq.w	8006440 <HAL_RCC_OscConfig+0x844>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006240:	2b02      	cmp	r3, #2
 8006242:	f040 80c5 	bne.w	80063d0 <HAL_RCC_OscConfig+0x7d4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006246:	4b7c      	ldr	r3, [pc, #496]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 8006248:	68db      	ldr	r3, [r3, #12]
 800624a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	f003 0203 	and.w	r2, r3, #3
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006256:	429a      	cmp	r2, r3
 8006258:	d12c      	bne.n	80062b4 <HAL_RCC_OscConfig+0x6b8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006264:	3b01      	subs	r3, #1
 8006266:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006268:	429a      	cmp	r2, r3
 800626a:	d123      	bne.n	80062b4 <HAL_RCC_OscConfig+0x6b8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006276:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006278:	429a      	cmp	r2, r3
 800627a:	d11b      	bne.n	80062b4 <HAL_RCC_OscConfig+0x6b8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006286:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006288:	429a      	cmp	r2, r3
 800628a:	d113      	bne.n	80062b4 <HAL_RCC_OscConfig+0x6b8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006296:	085b      	lsrs	r3, r3, #1
 8006298:	3b01      	subs	r3, #1
 800629a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800629c:	429a      	cmp	r2, r3
 800629e:	d109      	bne.n	80062b4 <HAL_RCC_OscConfig+0x6b8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062aa:	085b      	lsrs	r3, r3, #1
 80062ac:	3b01      	subs	r3, #1
 80062ae:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d067      	beq.n	8006384 <HAL_RCC_OscConfig+0x788>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80062b4:	69bb      	ldr	r3, [r7, #24]
 80062b6:	2b0c      	cmp	r3, #12
 80062b8:	d062      	beq.n	8006380 <HAL_RCC_OscConfig+0x784>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80062ba:	4b5f      	ldr	r3, [pc, #380]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d001      	beq.n	80062ca <HAL_RCC_OscConfig+0x6ce>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e0bb      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80062ca:	4b5b      	ldr	r3, [pc, #364]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a5a      	ldr	r2, [pc, #360]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80062d0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80062d4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80062d6:	f7ff f987 	bl	80055e8 <HAL_GetTick>
 80062da:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80062dc:	e008      	b.n	80062f0 <HAL_RCC_OscConfig+0x6f4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062de:	f7ff f983 	bl	80055e8 <HAL_GetTick>
 80062e2:	4602      	mov	r2, r0
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	1ad3      	subs	r3, r2, r3
 80062e8:	2b02      	cmp	r3, #2
 80062ea:	d901      	bls.n	80062f0 <HAL_RCC_OscConfig+0x6f4>
              {
                return HAL_TIMEOUT;
 80062ec:	2303      	movs	r3, #3
 80062ee:	e0a8      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80062f0:	4b51      	ldr	r3, [pc, #324]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d1f0      	bne.n	80062de <HAL_RCC_OscConfig+0x6e2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80062fc:	4b4e      	ldr	r3, [pc, #312]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80062fe:	68da      	ldr	r2, [r3, #12]
 8006300:	4b4e      	ldr	r3, [pc, #312]	; (800643c <HAL_RCC_OscConfig+0x840>)
 8006302:	4013      	ands	r3, r2
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006308:	687a      	ldr	r2, [r7, #4]
 800630a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800630c:	3a01      	subs	r2, #1
 800630e:	0112      	lsls	r2, r2, #4
 8006310:	4311      	orrs	r1, r2
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006316:	0212      	lsls	r2, r2, #8
 8006318:	4311      	orrs	r1, r2
 800631a:	687a      	ldr	r2, [r7, #4]
 800631c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800631e:	0852      	lsrs	r2, r2, #1
 8006320:	3a01      	subs	r2, #1
 8006322:	0552      	lsls	r2, r2, #21
 8006324:	4311      	orrs	r1, r2
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800632a:	0852      	lsrs	r2, r2, #1
 800632c:	3a01      	subs	r2, #1
 800632e:	0652      	lsls	r2, r2, #25
 8006330:	4311      	orrs	r1, r2
 8006332:	687a      	ldr	r2, [r7, #4]
 8006334:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006336:	06d2      	lsls	r2, r2, #27
 8006338:	430a      	orrs	r2, r1
 800633a:	493f      	ldr	r1, [pc, #252]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 800633c:	4313      	orrs	r3, r2
 800633e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006340:	4b3d      	ldr	r3, [pc, #244]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a3c      	ldr	r2, [pc, #240]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 8006346:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800634a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800634c:	4b3a      	ldr	r3, [pc, #232]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 800634e:	68db      	ldr	r3, [r3, #12]
 8006350:	4a39      	ldr	r2, [pc, #228]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 8006352:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006356:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006358:	f7ff f946 	bl	80055e8 <HAL_GetTick>
 800635c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800635e:	e008      	b.n	8006372 <HAL_RCC_OscConfig+0x776>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006360:	f7ff f942 	bl	80055e8 <HAL_GetTick>
 8006364:	4602      	mov	r2, r0
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	1ad3      	subs	r3, r2, r3
 800636a:	2b02      	cmp	r3, #2
 800636c:	d901      	bls.n	8006372 <HAL_RCC_OscConfig+0x776>
              {
                return HAL_TIMEOUT;
 800636e:	2303      	movs	r3, #3
 8006370:	e067      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006372:	4b31      	ldr	r3, [pc, #196]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800637a:	2b00      	cmp	r3, #0
 800637c:	d0f0      	beq.n	8006360 <HAL_RCC_OscConfig+0x764>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800637e:	e05f      	b.n	8006440 <HAL_RCC_OscConfig+0x844>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006380:	2301      	movs	r3, #1
 8006382:	e05e      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006384:	4b2c      	ldr	r3, [pc, #176]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800638c:	2b00      	cmp	r3, #0
 800638e:	d157      	bne.n	8006440 <HAL_RCC_OscConfig+0x844>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006390:	4b29      	ldr	r3, [pc, #164]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a28      	ldr	r2, [pc, #160]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 8006396:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800639a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800639c:	4b26      	ldr	r3, [pc, #152]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	4a25      	ldr	r2, [pc, #148]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80063a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80063a6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80063a8:	f7ff f91e 	bl	80055e8 <HAL_GetTick>
 80063ac:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80063ae:	e008      	b.n	80063c2 <HAL_RCC_OscConfig+0x7c6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063b0:	f7ff f91a 	bl	80055e8 <HAL_GetTick>
 80063b4:	4602      	mov	r2, r0
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	1ad3      	subs	r3, r2, r3
 80063ba:	2b02      	cmp	r3, #2
 80063bc:	d901      	bls.n	80063c2 <HAL_RCC_OscConfig+0x7c6>
            {
              return HAL_TIMEOUT;
 80063be:	2303      	movs	r3, #3
 80063c0:	e03f      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80063c2:	4b1d      	ldr	r3, [pc, #116]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d0f0      	beq.n	80063b0 <HAL_RCC_OscConfig+0x7b4>
 80063ce:	e037      	b.n	8006440 <HAL_RCC_OscConfig+0x844>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80063d0:	69bb      	ldr	r3, [r7, #24]
 80063d2:	2b0c      	cmp	r3, #12
 80063d4:	d02d      	beq.n	8006432 <HAL_RCC_OscConfig+0x836>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063d6:	4b18      	ldr	r3, [pc, #96]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a17      	ldr	r2, [pc, #92]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80063dc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80063e0:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80063e2:	4b15      	ldr	r3, [pc, #84]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d105      	bne.n	80063fa <HAL_RCC_OscConfig+0x7fe>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80063ee:	4b12      	ldr	r3, [pc, #72]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80063f0:	68db      	ldr	r3, [r3, #12]
 80063f2:	4a11      	ldr	r2, [pc, #68]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80063f4:	f023 0303 	bic.w	r3, r3, #3
 80063f8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80063fa:	4b0f      	ldr	r3, [pc, #60]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 80063fc:	68db      	ldr	r3, [r3, #12]
 80063fe:	4a0e      	ldr	r2, [pc, #56]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 8006400:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006404:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006408:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800640a:	f7ff f8ed 	bl	80055e8 <HAL_GetTick>
 800640e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006410:	e008      	b.n	8006424 <HAL_RCC_OscConfig+0x828>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006412:	f7ff f8e9 	bl	80055e8 <HAL_GetTick>
 8006416:	4602      	mov	r2, r0
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	1ad3      	subs	r3, r2, r3
 800641c:	2b02      	cmp	r3, #2
 800641e:	d901      	bls.n	8006424 <HAL_RCC_OscConfig+0x828>
          {
            return HAL_TIMEOUT;
 8006420:	2303      	movs	r3, #3
 8006422:	e00e      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006424:	4b04      	ldr	r3, [pc, #16]	; (8006438 <HAL_RCC_OscConfig+0x83c>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800642c:	2b00      	cmp	r3, #0
 800642e:	d1f0      	bne.n	8006412 <HAL_RCC_OscConfig+0x816>
 8006430:	e006      	b.n	8006440 <HAL_RCC_OscConfig+0x844>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	e005      	b.n	8006442 <HAL_RCC_OscConfig+0x846>
 8006436:	bf00      	nop
 8006438:	40021000 	.word	0x40021000
 800643c:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8006440:	2300      	movs	r3, #0
}
 8006442:	4618      	mov	r0, r3
 8006444:	3724      	adds	r7, #36	; 0x24
 8006446:	46bd      	mov	sp, r7
 8006448:	bd90      	pop	{r4, r7, pc}
 800644a:	bf00      	nop

0800644c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800644c:	b590      	push	{r4, r7, lr}
 800644e:	b085      	sub	sp, #20
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	6039      	str	r1, [r7, #0]
 8006456:	4c6d      	ldr	r4, [pc, #436]	; (800660c <HAL_RCC_ClockConfig+0x1c0>)
 8006458:	447c      	add	r4, pc
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d101      	bne.n	8006464 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	e0cb      	b.n	80065fc <HAL_RCC_ClockConfig+0x1b0>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006464:	4b67      	ldr	r3, [pc, #412]	; (8006604 <HAL_RCC_ClockConfig+0x1b8>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f003 0307 	and.w	r3, r3, #7
 800646c:	683a      	ldr	r2, [r7, #0]
 800646e:	429a      	cmp	r2, r3
 8006470:	d910      	bls.n	8006494 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006472:	4b64      	ldr	r3, [pc, #400]	; (8006604 <HAL_RCC_ClockConfig+0x1b8>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f023 0207 	bic.w	r2, r3, #7
 800647a:	4962      	ldr	r1, [pc, #392]	; (8006604 <HAL_RCC_ClockConfig+0x1b8>)
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	4313      	orrs	r3, r2
 8006480:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006482:	4b60      	ldr	r3, [pc, #384]	; (8006604 <HAL_RCC_ClockConfig+0x1b8>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f003 0307 	and.w	r3, r3, #7
 800648a:	683a      	ldr	r2, [r7, #0]
 800648c:	429a      	cmp	r2, r3
 800648e:	d001      	beq.n	8006494 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	e0b3      	b.n	80065fc <HAL_RCC_ClockConfig+0x1b0>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f003 0301 	and.w	r3, r3, #1
 800649c:	2b00      	cmp	r3, #0
 800649e:	d04c      	beq.n	800653a <HAL_RCC_ClockConfig+0xee>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	2b03      	cmp	r3, #3
 80064a6:	d107      	bne.n	80064b8 <HAL_RCC_ClockConfig+0x6c>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80064a8:	4b57      	ldr	r3, [pc, #348]	; (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d121      	bne.n	80064f8 <HAL_RCC_ClockConfig+0xac>
      {
        return HAL_ERROR;
 80064b4:	2301      	movs	r3, #1
 80064b6:	e0a1      	b.n	80065fc <HAL_RCC_ClockConfig+0x1b0>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	2b02      	cmp	r3, #2
 80064be:	d107      	bne.n	80064d0 <HAL_RCC_ClockConfig+0x84>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80064c0:	4b51      	ldr	r3, [pc, #324]	; (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d115      	bne.n	80064f8 <HAL_RCC_ClockConfig+0xac>
        {
          return HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	e095      	b.n	80065fc <HAL_RCC_ClockConfig+0x1b0>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d107      	bne.n	80064e8 <HAL_RCC_ClockConfig+0x9c>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80064d8:	4b4b      	ldr	r3, [pc, #300]	; (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 0302 	and.w	r3, r3, #2
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d109      	bne.n	80064f8 <HAL_RCC_ClockConfig+0xac>
        {
          return HAL_ERROR;
 80064e4:	2301      	movs	r3, #1
 80064e6:	e089      	b.n	80065fc <HAL_RCC_ClockConfig+0x1b0>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80064e8:	4b47      	ldr	r3, [pc, #284]	; (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d101      	bne.n	80064f8 <HAL_RCC_ClockConfig+0xac>
        {
          return HAL_ERROR;
 80064f4:	2301      	movs	r3, #1
 80064f6:	e081      	b.n	80065fc <HAL_RCC_ClockConfig+0x1b0>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80064f8:	4b43      	ldr	r3, [pc, #268]	; (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	f023 0203 	bic.w	r2, r3, #3
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	4940      	ldr	r1, [pc, #256]	; (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 8006506:	4313      	orrs	r3, r2
 8006508:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800650a:	f7ff f86d 	bl	80055e8 <HAL_GetTick>
 800650e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006510:	e00a      	b.n	8006528 <HAL_RCC_ClockConfig+0xdc>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006512:	f7ff f869 	bl	80055e8 <HAL_GetTick>
 8006516:	4602      	mov	r2, r0
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	1ad3      	subs	r3, r2, r3
 800651c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006520:	4293      	cmp	r3, r2
 8006522:	d901      	bls.n	8006528 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_TIMEOUT;
 8006524:	2303      	movs	r3, #3
 8006526:	e069      	b.n	80065fc <HAL_RCC_ClockConfig+0x1b0>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006528:	4b37      	ldr	r3, [pc, #220]	; (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	f003 020c 	and.w	r2, r3, #12
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	009b      	lsls	r3, r3, #2
 8006536:	429a      	cmp	r2, r3
 8006538:	d1eb      	bne.n	8006512 <HAL_RCC_ClockConfig+0xc6>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f003 0302 	and.w	r3, r3, #2
 8006542:	2b00      	cmp	r3, #0
 8006544:	d008      	beq.n	8006558 <HAL_RCC_ClockConfig+0x10c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006546:	4b30      	ldr	r3, [pc, #192]	; (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	492d      	ldr	r1, [pc, #180]	; (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 8006554:	4313      	orrs	r3, r2
 8006556:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006558:	4b2a      	ldr	r3, [pc, #168]	; (8006604 <HAL_RCC_ClockConfig+0x1b8>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f003 0307 	and.w	r3, r3, #7
 8006560:	683a      	ldr	r2, [r7, #0]
 8006562:	429a      	cmp	r2, r3
 8006564:	d210      	bcs.n	8006588 <HAL_RCC_ClockConfig+0x13c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006566:	4b27      	ldr	r3, [pc, #156]	; (8006604 <HAL_RCC_ClockConfig+0x1b8>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f023 0207 	bic.w	r2, r3, #7
 800656e:	4925      	ldr	r1, [pc, #148]	; (8006604 <HAL_RCC_ClockConfig+0x1b8>)
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	4313      	orrs	r3, r2
 8006574:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006576:	4b23      	ldr	r3, [pc, #140]	; (8006604 <HAL_RCC_ClockConfig+0x1b8>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f003 0307 	and.w	r3, r3, #7
 800657e:	683a      	ldr	r2, [r7, #0]
 8006580:	429a      	cmp	r2, r3
 8006582:	d001      	beq.n	8006588 <HAL_RCC_ClockConfig+0x13c>
    {
      return HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	e039      	b.n	80065fc <HAL_RCC_ClockConfig+0x1b0>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f003 0304 	and.w	r3, r3, #4
 8006590:	2b00      	cmp	r3, #0
 8006592:	d008      	beq.n	80065a6 <HAL_RCC_ClockConfig+0x15a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006594:	4b1c      	ldr	r3, [pc, #112]	; (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	68db      	ldr	r3, [r3, #12]
 80065a0:	4919      	ldr	r1, [pc, #100]	; (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80065a2:	4313      	orrs	r3, r2
 80065a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 0308 	and.w	r3, r3, #8
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d009      	beq.n	80065c6 <HAL_RCC_ClockConfig+0x17a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80065b2:	4b15      	ldr	r3, [pc, #84]	; (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	691b      	ldr	r3, [r3, #16]
 80065be:	00db      	lsls	r3, r3, #3
 80065c0:	4911      	ldr	r1, [pc, #68]	; (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80065c2:	4313      	orrs	r3, r2
 80065c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80065c6:	f000 f829 	bl	800661c <HAL_RCC_GetSysClockFreq>
 80065ca:	4601      	mov	r1, r0
 80065cc:	4b0e      	ldr	r3, [pc, #56]	; (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	091b      	lsrs	r3, r3, #4
 80065d2:	f003 030f 	and.w	r3, r3, #15
 80065d6:	4a0e      	ldr	r2, [pc, #56]	; (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 80065d8:	58a2      	ldr	r2, [r4, r2]
 80065da:	5cd3      	ldrb	r3, [r2, r3]
 80065dc:	f003 031f 	and.w	r3, r3, #31
 80065e0:	fa21 f303 	lsr.w	r3, r1, r3
 80065e4:	4a0b      	ldr	r2, [pc, #44]	; (8006614 <HAL_RCC_ClockConfig+0x1c8>)
 80065e6:	58a2      	ldr	r2, [r4, r2]
 80065e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80065ea:	4b0b      	ldr	r3, [pc, #44]	; (8006618 <HAL_RCC_ClockConfig+0x1cc>)
 80065ec:	58e3      	ldr	r3, [r4, r3]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4618      	mov	r0, r3
 80065f2:	f7fe ff9b 	bl	800552c <HAL_InitTick>
 80065f6:	4603      	mov	r3, r0
 80065f8:	72fb      	strb	r3, [r7, #11]

  return status;
 80065fa:	7afb      	ldrb	r3, [r7, #11]
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3714      	adds	r7, #20
 8006600:	46bd      	mov	sp, r7
 8006602:	bd90      	pop	{r4, r7, pc}
 8006604:	40022000 	.word	0x40022000
 8006608:	40021000 	.word	0x40021000
 800660c:	17ff9bb0 	.word	0x17ff9bb0
 8006610:	00000014 	.word	0x00000014
 8006614:	00000004 	.word	0x00000004
 8006618:	00000010 	.word	0x00000010

0800661c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800661c:	b480      	push	{r7}
 800661e:	b089      	sub	sp, #36	; 0x24
 8006620:	af00      	add	r7, sp, #0
 8006622:	4a45      	ldr	r2, [pc, #276]	; (8006738 <HAL_RCC_GetSysClockFreq+0x11c>)
 8006624:	447a      	add	r2, pc
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006626:	2300      	movs	r3, #0
 8006628:	61fb      	str	r3, [r7, #28]
 800662a:	2300      	movs	r3, #0
 800662c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800662e:	4b3f      	ldr	r3, [pc, #252]	; (800672c <HAL_RCC_GetSysClockFreq+0x110>)
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	f003 030c 	and.w	r3, r3, #12
 8006636:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006638:	4b3c      	ldr	r3, [pc, #240]	; (800672c <HAL_RCC_GetSysClockFreq+0x110>)
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	f003 0303 	and.w	r3, r3, #3
 8006640:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d005      	beq.n	8006654 <HAL_RCC_GetSysClockFreq+0x38>
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	2b0c      	cmp	r3, #12
 800664c:	d123      	bne.n	8006696 <HAL_RCC_GetSysClockFreq+0x7a>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2b01      	cmp	r3, #1
 8006652:	d120      	bne.n	8006696 <HAL_RCC_GetSysClockFreq+0x7a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006654:	4b35      	ldr	r3, [pc, #212]	; (800672c <HAL_RCC_GetSysClockFreq+0x110>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f003 0308 	and.w	r3, r3, #8
 800665c:	2b00      	cmp	r3, #0
 800665e:	d107      	bne.n	8006670 <HAL_RCC_GetSysClockFreq+0x54>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006660:	4b32      	ldr	r3, [pc, #200]	; (800672c <HAL_RCC_GetSysClockFreq+0x110>)
 8006662:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006666:	0a1b      	lsrs	r3, r3, #8
 8006668:	f003 030f 	and.w	r3, r3, #15
 800666c:	61fb      	str	r3, [r7, #28]
 800666e:	e005      	b.n	800667c <HAL_RCC_GetSysClockFreq+0x60>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006670:	4b2e      	ldr	r3, [pc, #184]	; (800672c <HAL_RCC_GetSysClockFreq+0x110>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	091b      	lsrs	r3, r3, #4
 8006676:	f003 030f 	and.w	r3, r3, #15
 800667a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800667c:	4b2f      	ldr	r3, [pc, #188]	; (800673c <HAL_RCC_GetSysClockFreq+0x120>)
 800667e:	58d3      	ldr	r3, [r2, r3]
 8006680:	461a      	mov	r2, r3
 8006682:	69fb      	ldr	r3, [r7, #28]
 8006684:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006688:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d10d      	bne.n	80066ac <HAL_RCC_GetSysClockFreq+0x90>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006690:	69fb      	ldr	r3, [r7, #28]
 8006692:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006694:	e00a      	b.n	80066ac <HAL_RCC_GetSysClockFreq+0x90>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	2b04      	cmp	r3, #4
 800669a:	d102      	bne.n	80066a2 <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800669c:	4b24      	ldr	r3, [pc, #144]	; (8006730 <HAL_RCC_GetSysClockFreq+0x114>)
 800669e:	61bb      	str	r3, [r7, #24]
 80066a0:	e004      	b.n	80066ac <HAL_RCC_GetSysClockFreq+0x90>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	2b08      	cmp	r3, #8
 80066a6:	d101      	bne.n	80066ac <HAL_RCC_GetSysClockFreq+0x90>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80066a8:	4b22      	ldr	r3, [pc, #136]	; (8006734 <HAL_RCC_GetSysClockFreq+0x118>)
 80066aa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	2b0c      	cmp	r3, #12
 80066b0:	d134      	bne.n	800671c <HAL_RCC_GetSysClockFreq+0x100>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80066b2:	4b1e      	ldr	r3, [pc, #120]	; (800672c <HAL_RCC_GetSysClockFreq+0x110>)
 80066b4:	68db      	ldr	r3, [r3, #12]
 80066b6:	f003 0303 	and.w	r3, r3, #3
 80066ba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	2b02      	cmp	r3, #2
 80066c0:	d003      	beq.n	80066ca <HAL_RCC_GetSysClockFreq+0xae>
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	2b03      	cmp	r3, #3
 80066c6:	d003      	beq.n	80066d0 <HAL_RCC_GetSysClockFreq+0xb4>
 80066c8:	e005      	b.n	80066d6 <HAL_RCC_GetSysClockFreq+0xba>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80066ca:	4b19      	ldr	r3, [pc, #100]	; (8006730 <HAL_RCC_GetSysClockFreq+0x114>)
 80066cc:	617b      	str	r3, [r7, #20]
      break;
 80066ce:	e005      	b.n	80066dc <HAL_RCC_GetSysClockFreq+0xc0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80066d0:	4b18      	ldr	r3, [pc, #96]	; (8006734 <HAL_RCC_GetSysClockFreq+0x118>)
 80066d2:	617b      	str	r3, [r7, #20]
      break;
 80066d4:	e002      	b.n	80066dc <HAL_RCC_GetSysClockFreq+0xc0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80066d6:	69fb      	ldr	r3, [r7, #28]
 80066d8:	617b      	str	r3, [r7, #20]
      break;
 80066da:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80066dc:	4b13      	ldr	r3, [pc, #76]	; (800672c <HAL_RCC_GetSysClockFreq+0x110>)
 80066de:	68db      	ldr	r3, [r3, #12]
 80066e0:	091b      	lsrs	r3, r3, #4
 80066e2:	f003 0307 	and.w	r3, r3, #7
 80066e6:	3301      	adds	r3, #1
 80066e8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80066ea:	4b10      	ldr	r3, [pc, #64]	; (800672c <HAL_RCC_GetSysClockFreq+0x110>)
 80066ec:	68db      	ldr	r3, [r3, #12]
 80066ee:	0a1b      	lsrs	r3, r3, #8
 80066f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80066f4:	697a      	ldr	r2, [r7, #20]
 80066f6:	fb02 f203 	mul.w	r2, r2, r3
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006700:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006702:	4b0a      	ldr	r3, [pc, #40]	; (800672c <HAL_RCC_GetSysClockFreq+0x110>)
 8006704:	68db      	ldr	r3, [r3, #12]
 8006706:	0e5b      	lsrs	r3, r3, #25
 8006708:	f003 0303 	and.w	r3, r3, #3
 800670c:	3301      	adds	r3, #1
 800670e:	005b      	lsls	r3, r3, #1
 8006710:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006712:	697a      	ldr	r2, [r7, #20]
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	fbb2 f3f3 	udiv	r3, r2, r3
 800671a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800671c:	69bb      	ldr	r3, [r7, #24]
}
 800671e:	4618      	mov	r0, r3
 8006720:	3724      	adds	r7, #36	; 0x24
 8006722:	46bd      	mov	sp, r7
 8006724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006728:	4770      	bx	lr
 800672a:	bf00      	nop
 800672c:	40021000 	.word	0x40021000
 8006730:	00f42400 	.word	0x00f42400
 8006734:	007a1200 	.word	0x007a1200
 8006738:	17ff99e4 	.word	0x17ff99e4
 800673c:	00000000 	.word	0x00000000

08006740 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b086      	sub	sp, #24
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006748:	2300      	movs	r3, #0
 800674a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800674c:	4b2a      	ldr	r3, [pc, #168]	; (80067f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800674e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006750:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006754:	2b00      	cmp	r3, #0
 8006756:	d003      	beq.n	8006760 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006758:	f7ff f9e8 	bl	8005b2c <HAL_PWREx_GetVoltageRange>
 800675c:	6178      	str	r0, [r7, #20]
 800675e:	e014      	b.n	800678a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006760:	4b25      	ldr	r3, [pc, #148]	; (80067f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006764:	4a24      	ldr	r2, [pc, #144]	; (80067f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006766:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800676a:	6593      	str	r3, [r2, #88]	; 0x58
 800676c:	4b22      	ldr	r3, [pc, #136]	; (80067f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800676e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006770:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006774:	60fb      	str	r3, [r7, #12]
 8006776:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006778:	f7ff f9d8 	bl	8005b2c <HAL_PWREx_GetVoltageRange>
 800677c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800677e:	4b1e      	ldr	r3, [pc, #120]	; (80067f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006780:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006782:	4a1d      	ldr	r2, [pc, #116]	; (80067f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006784:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006788:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006790:	d10b      	bne.n	80067aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2b80      	cmp	r3, #128	; 0x80
 8006796:	d919      	bls.n	80067cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2ba0      	cmp	r3, #160	; 0xa0
 800679c:	d902      	bls.n	80067a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800679e:	2302      	movs	r3, #2
 80067a0:	613b      	str	r3, [r7, #16]
 80067a2:	e013      	b.n	80067cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80067a4:	2301      	movs	r3, #1
 80067a6:	613b      	str	r3, [r7, #16]
 80067a8:	e010      	b.n	80067cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2b80      	cmp	r3, #128	; 0x80
 80067ae:	d902      	bls.n	80067b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80067b0:	2303      	movs	r3, #3
 80067b2:	613b      	str	r3, [r7, #16]
 80067b4:	e00a      	b.n	80067cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2b80      	cmp	r3, #128	; 0x80
 80067ba:	d102      	bne.n	80067c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80067bc:	2302      	movs	r3, #2
 80067be:	613b      	str	r3, [r7, #16]
 80067c0:	e004      	b.n	80067cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2b70      	cmp	r3, #112	; 0x70
 80067c6:	d101      	bne.n	80067cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80067c8:	2301      	movs	r3, #1
 80067ca:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80067cc:	4b0b      	ldr	r3, [pc, #44]	; (80067fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f023 0207 	bic.w	r2, r3, #7
 80067d4:	4909      	ldr	r1, [pc, #36]	; (80067fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	4313      	orrs	r3, r2
 80067da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80067dc:	4b07      	ldr	r3, [pc, #28]	; (80067fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f003 0307 	and.w	r3, r3, #7
 80067e4:	693a      	ldr	r2, [r7, #16]
 80067e6:	429a      	cmp	r2, r3
 80067e8:	d001      	beq.n	80067ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
 80067ec:	e000      	b.n	80067f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80067ee:	2300      	movs	r3, #0
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	3718      	adds	r7, #24
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}
 80067f8:	40021000 	.word	0x40021000
 80067fc:	40022000 	.word	0x40022000

08006800 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8006800:	b480      	push	{r7}
 8006802:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006804:	4b05      	ldr	r3, [pc, #20]	; (800681c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4a04      	ldr	r2, [pc, #16]	; (800681c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800680a:	f043 0304 	orr.w	r3, r3, #4
 800680e:	6013      	str	r3, [r2, #0]
}
 8006810:	bf00      	nop
 8006812:	46bd      	mov	sp, r7
 8006814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006818:	4770      	bx	lr
 800681a:	bf00      	nop
 800681c:	40021000 	.word	0x40021000

08006820 <__libc_init_array>:
 8006820:	b570      	push	{r4, r5, r6, lr}
 8006822:	4d0d      	ldr	r5, [pc, #52]	; (8006858 <__libc_init_array+0x38>)
 8006824:	4c0d      	ldr	r4, [pc, #52]	; (800685c <__libc_init_array+0x3c>)
 8006826:	1b64      	subs	r4, r4, r5
 8006828:	10a4      	asrs	r4, r4, #2
 800682a:	2600      	movs	r6, #0
 800682c:	42a6      	cmp	r6, r4
 800682e:	d109      	bne.n	8006844 <__libc_init_array+0x24>
 8006830:	4d0b      	ldr	r5, [pc, #44]	; (8006860 <__libc_init_array+0x40>)
 8006832:	4c0c      	ldr	r4, [pc, #48]	; (8006864 <__libc_init_array+0x44>)
 8006834:	f000 f820 	bl	8006878 <_init>
 8006838:	1b64      	subs	r4, r4, r5
 800683a:	10a4      	asrs	r4, r4, #2
 800683c:	2600      	movs	r6, #0
 800683e:	42a6      	cmp	r6, r4
 8006840:	d105      	bne.n	800684e <__libc_init_array+0x2e>
 8006842:	bd70      	pop	{r4, r5, r6, pc}
 8006844:	f855 3b04 	ldr.w	r3, [r5], #4
 8006848:	4798      	blx	r3
 800684a:	3601      	adds	r6, #1
 800684c:	e7ee      	b.n	800682c <__libc_init_array+0xc>
 800684e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006852:	4798      	blx	r3
 8006854:	3601      	adds	r6, #1
 8006856:	e7f2      	b.n	800683e <__libc_init_array+0x1e>
 8006858:	080068d0 	.word	0x080068d0
 800685c:	080068d0 	.word	0x080068d0
 8006860:	080068d0 	.word	0x080068d0
 8006864:	080068d4 	.word	0x080068d4

08006868 <memset>:
 8006868:	4402      	add	r2, r0
 800686a:	4603      	mov	r3, r0
 800686c:	4293      	cmp	r3, r2
 800686e:	d100      	bne.n	8006872 <memset+0xa>
 8006870:	4770      	bx	lr
 8006872:	f803 1b01 	strb.w	r1, [r3], #1
 8006876:	e7f9      	b.n	800686c <memset+0x4>

08006878 <_init>:
 8006878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800687a:	bf00      	nop
 800687c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800687e:	bc08      	pop	{r3}
 8006880:	469e      	mov	lr, r3
 8006882:	4770      	bx	lr

08006884 <_fini>:
 8006884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006886:	bf00      	nop
 8006888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800688a:	bc08      	pop	{r3}
 800688c:	469e      	mov	lr, r3
 800688e:	4770      	bx	lr
