{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 09:21:29 2020 " "Info: Processing started: Fri Dec 18 09:21:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qimo -c qimo " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off qimo -c qimo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qimo.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file qimo.v" { { "Info" "ISGN_ENTITY_NAME" "1 qimo " "Info: Found entity 1: qimo" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 div_f " "Info: Found entity 2: div_f" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 div_c " "Info: Found entity 3: div_c" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 contorller " "Info: Found entity 4: contorller" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 shifter " "Info: Found entity 5: shifter" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 286 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 flasher " "Info: Found entity 6: flasher" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 312 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 decorder " "Info: Found entity 7: decorder" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 413 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "qimo " "Info: Elaborating entity \"qimo\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_f div_f:d2 " "Info: Elaborating entity \"div_f\" for hierarchy \"div_f:d2\"" {  } { { "qimo.v" "d2" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_c div_c:d3 " "Info: Elaborating entity \"div_c\" for hierarchy \"div_c:d3\"" {  } { { "qimo.v" "d3" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contorller contorller:c4 " "Info: Elaborating entity \"contorller\" for hierarchy \"contorller:c4\"" {  } { { "qimo.v" "c4" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:s1 " "Info: Elaborating entity \"shifter\" for hierarchy \"shifter:s1\"" {  } { { "qimo.v" "s1" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flasher flasher:f1 " "Info: Elaborating entity \"flasher\" for hierarchy \"flasher:f1\"" {  } { { "qimo.v" "f1" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decorder decorder:d4 " "Info: Elaborating entity \"decorder\" for hierarchy \"decorder:d4\"" {  } { { "qimo.v" "d4" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "decorder:d4\|WideOr1~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"decorder:d4\|WideOr1~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Info: Parameter WIDTH_A set to 11" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Info: Parameter WIDTHAD_A set to 9" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Info: Parameter NUMWORDS_A set to 512" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE qimo.qimo0.rtl.mif " "Info: Parameter INIT_FILE set to qimo.qimo0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "qimo.v" "WideOr1~0" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 431 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decorder:d4\|altsyncram:WideOr1_rtl_0 " "Info: Elaborated megafunction instantiation \"decorder:d4\|altsyncram:WideOr1_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decorder:d4\|altsyncram:WideOr1_rtl_0 " "Info: Instantiated megafunction \"decorder:d4\|altsyncram:WideOr1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Info: Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Info: Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Info: Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE qimo.qimo0.rtl.mif " "Info: Parameter \"INIT_FILE\" = \"qimo.qimo0.rtl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5lu.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5lu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5lu " "Info: Found entity 1: altsyncram_5lu" {  } { { "db/altsyncram_5lu.tdf" "" { Text "C:/Users/User/Desktop/qimo_v10/db/altsyncram_5lu.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1466 " "Info: Implemented 1466 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Info: Implemented 48 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1402 " "Info: Implemented 1402 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "11 " "Info: Implemented 11 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 18 09:21:33 2020 " "Info: Processing ended: Fri Dec 18 09:21:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 09:21:34 2020 " "Info: Processing started: Fri Dec 18 09:21:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off qimo -c qimo " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off qimo -c qimo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "qimo EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"qimo\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 28 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 28" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "div_c:d3\|clk_c Global clock " "Info: Automatically promoted signal \"div_c:d3\|clk_c\" to use Global clock" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 47 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register contorller:c4\|up_tmp\[1\] register contorller:c4\|up_tmp\[2\] -22.98 ns " "Info: Slack time is -22.98 ns between source register \"contorller:c4\|up_tmp\[1\]\" and destination register \"contorller:c4\|up_tmp\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.739 ns + Largest register register " "Info: + Largest register to register requirement is 0.739 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.733 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 7.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 701 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 701; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.935 ns) 3.423 ns div_c:d3\|clk_c 2 REG Unassigned 26 " "Info: 2: + IC(1.019 ns) + CELL(0.935 ns) = 3.423 ns; Loc. = Unassigned; Fanout = 26; REG Node = 'div_c:d3\|clk_c'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { clk div_c:d3|clk_c } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.599 ns) + CELL(0.711 ns) 7.733 ns contorller:c4\|up_tmp\[2\] 3 REG Unassigned 17 " "Info: 3: + IC(3.599 ns) + CELL(0.711 ns) = 7.733 ns; Loc. = Unassigned; Fanout = 17; REG Node = 'contorller:c4\|up_tmp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { div_c:d3|clk_c contorller:c4|up_tmp[2] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.28 % ) " "Info: Total cell delay = 3.115 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.618 ns ( 59.72 % ) " "Info: Total interconnect delay = 4.618 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.733 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 7.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 701 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 701; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.935 ns) 3.423 ns div_c:d3\|clk_c 2 REG Unassigned 26 " "Info: 2: + IC(1.019 ns) + CELL(0.935 ns) = 3.423 ns; Loc. = Unassigned; Fanout = 26; REG Node = 'div_c:d3\|clk_c'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { clk div_c:d3|clk_c } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.599 ns) + CELL(0.711 ns) 7.733 ns contorller:c4\|up_tmp\[2\] 3 REG Unassigned 17 " "Info: 3: + IC(3.599 ns) + CELL(0.711 ns) = 7.733 ns; Loc. = Unassigned; Fanout = 17; REG Node = 'contorller:c4\|up_tmp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { div_c:d3|clk_c contorller:c4|up_tmp[2] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.28 % ) " "Info: Total cell delay = 3.115 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.618 ns ( 59.72 % ) " "Info: Total interconnect delay = 4.618 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.733 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 7.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 701 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 701; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.935 ns) 3.423 ns div_c:d3\|clk_c 2 REG Unassigned 26 " "Info: 2: + IC(1.019 ns) + CELL(0.935 ns) = 3.423 ns; Loc. = Unassigned; Fanout = 26; REG Node = 'div_c:d3\|clk_c'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { clk div_c:d3|clk_c } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.599 ns) + CELL(0.711 ns) 7.733 ns contorller:c4\|up_tmp\[1\] 3 REG Unassigned 19 " "Info: 3: + IC(3.599 ns) + CELL(0.711 ns) = 7.733 ns; Loc. = Unassigned; Fanout = 19; REG Node = 'contorller:c4\|up_tmp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { div_c:d3|clk_c contorller:c4|up_tmp[1] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.28 % ) " "Info: Total cell delay = 3.115 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.618 ns ( 59.72 % ) " "Info: Total interconnect delay = 4.618 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.733 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 7.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 701 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 701; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.935 ns) 3.423 ns div_c:d3\|clk_c 2 REG Unassigned 26 " "Info: 2: + IC(1.019 ns) + CELL(0.935 ns) = 3.423 ns; Loc. = Unassigned; Fanout = 26; REG Node = 'div_c:d3\|clk_c'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { clk div_c:d3|clk_c } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.599 ns) + CELL(0.711 ns) 7.733 ns contorller:c4\|up_tmp\[1\] 3 REG Unassigned 19 " "Info: 3: + IC(3.599 ns) + CELL(0.711 ns) = 7.733 ns; Loc. = Unassigned; Fanout = 19; REG Node = 'contorller:c4\|up_tmp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { div_c:d3|clk_c contorller:c4|up_tmp[1] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.28 % ) " "Info: Total cell delay = 3.115 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.618 ns ( 59.72 % ) " "Info: Total interconnect delay = 4.618 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.719 ns - Longest register register " "Info: - Longest register to register delay is 23.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contorller:c4\|up_tmp\[1\] 1 REG Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 19; REG Node = 'contorller:c4\|up_tmp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { contorller:c4|up_tmp[1] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.114 ns) 1.454 ns contorller:c4\|Mux6~3 2 COMB Unassigned 1 " "Info: 2: + IC(1.340 ns) + CELL(0.114 ns) = 1.454 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|Mux6~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { contorller:c4|up_tmp[1] contorller:c4|Mux6~3 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.114 ns) 2.832 ns contorller:c4\|Mux6~4 3 COMB Unassigned 29 " "Info: 3: + IC(1.264 ns) + CELL(0.114 ns) = 2.832 ns; Loc. = Unassigned; Fanout = 29; COMB Node = 'contorller:c4\|Mux6~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { contorller:c4|Mux6~3 contorller:c4|Mux6~4 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.292 ns) 4.867 ns contorller:c4\|Mux9~4 4 COMB Unassigned 1 " "Info: 4: + IC(1.743 ns) + CELL(0.292 ns) = 4.867 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|Mux9~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { contorller:c4|Mux6~4 contorller:c4|Mux9~4 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 5.520 ns contorller:c4\|Mux9~5 5 COMB Unassigned 1 " "Info: 5: + IC(0.361 ns) + CELL(0.292 ns) = 5.520 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|Mux9~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|Mux9~4 contorller:c4|Mux9~5 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.114 ns) 7.131 ns contorller:c4\|Mux9~6 6 COMB Unassigned 1 " "Info: 6: + IC(1.497 ns) + CELL(0.114 ns) = 7.131 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|Mux9~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { contorller:c4|Mux9~5 contorller:c4|Mux9~6 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 7.784 ns contorller:c4\|Mux9~9 7 COMB Unassigned 6 " "Info: 7: + IC(0.361 ns) + CELL(0.292 ns) = 7.784 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'contorller:c4\|Mux9~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|Mux9~6 contorller:c4|Mux9~9 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.114 ns) 9.144 ns contorller:c4\|count_p~129 8 COMB Unassigned 1 " "Info: 8: + IC(1.246 ns) + CELL(0.114 ns) = 9.144 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|count_p~129'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { contorller:c4|Mux9~9 contorller:c4|count_p~129 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 9.797 ns contorller:c4\|Equal3~0 9 COMB Unassigned 1 " "Info: 9: + IC(0.361 ns) + CELL(0.292 ns) = 9.797 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|Equal3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|count_p~129 contorller:c4|Equal3~0 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.114 ns) 11.139 ns contorller:c4\|player~53 10 COMB Unassigned 1 " "Info: 10: + IC(1.228 ns) + CELL(0.114 ns) = 11.139 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|player~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { contorller:c4|Equal3~0 contorller:c4|player~53 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 11.792 ns contorller:c4\|player~55 11 COMB Unassigned 1 " "Info: 11: + IC(0.063 ns) + CELL(0.590 ns) = 11.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|player~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|player~53 contorller:c4|player~55 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 12.445 ns contorller:c4\|player~56 12 COMB Unassigned 1 " "Info: 12: + IC(0.063 ns) + CELL(0.590 ns) = 12.445 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|player~56'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|player~55 contorller:c4|player~56 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.590 ns) 13.787 ns contorller:c4\|player~63 13 COMB Unassigned 4 " "Info: 13: + IC(0.752 ns) + CELL(0.590 ns) = 13.787 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'contorller:c4\|player~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { contorller:c4|player~56 contorller:c4|player~63 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.114 ns) 14.680 ns contorller:c4\|player~76 14 COMB Unassigned 11 " "Info: 14: + IC(0.779 ns) + CELL(0.114 ns) = 14.680 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'contorller:c4\|player~76'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { contorller:c4|player~63 contorller:c4|player~76 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.114 ns) 15.955 ns contorller:c4\|player~90 15 COMB Unassigned 3 " "Info: 15: + IC(1.161 ns) + CELL(0.114 ns) = 15.955 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'contorller:c4\|player~90'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { contorller:c4|player~76 contorller:c4|player~90 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.114 ns) 16.853 ns contorller:c4\|Add15~1 16 COMB Unassigned 6 " "Info: 16: + IC(0.784 ns) + CELL(0.114 ns) = 16.853 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'contorller:c4\|Add15~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { contorller:c4|player~90 contorller:c4|Add15~1 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.590 ns) 17.746 ns contorller:c4\|Mux13~2 17 COMB Unassigned 1 " "Info: 17: + IC(0.303 ns) + CELL(0.590 ns) = 17.746 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { contorller:c4|Add15~1 contorller:c4|Mux13~2 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.292 ns) 18.644 ns contorller:c4\|Mux13~3 18 COMB Unassigned 1 " "Info: 18: + IC(0.606 ns) + CELL(0.292 ns) = 18.644 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { contorller:c4|Mux13~2 contorller:c4|Mux13~3 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 19.297 ns contorller:c4\|Mux13~6 19 COMB Unassigned 1 " "Info: 19: + IC(0.211 ns) + CELL(0.442 ns) = 19.297 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|Mux13~3 contorller:c4|Mux13~6 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 19.950 ns contorller:c4\|Mux13~9 20 COMB Unassigned 1 " "Info: 20: + IC(0.361 ns) + CELL(0.292 ns) = 19.950 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|Mux13~6 contorller:c4|Mux13~9 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.114 ns) 21.664 ns contorller:c4\|up_tmp\[3\]~47 21 COMB Unassigned 2 " "Info: 21: + IC(1.600 ns) + CELL(0.114 ns) = 21.664 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'contorller:c4\|up_tmp\[3\]~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { contorller:c4|Mux13~9 contorller:c4|up_tmp[3]~47 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 22.317 ns contorller:c4\|up_tmp~49 22 COMB Unassigned 1 " "Info: 22: + IC(0.063 ns) + CELL(0.590 ns) = 22.317 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|up_tmp~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|up_tmp[3]~47 contorller:c4|up_tmp~49 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.115 ns) 23.719 ns contorller:c4\|up_tmp\[2\] 23 REG Unassigned 17 " "Info: 23: + IC(1.287 ns) + CELL(0.115 ns) = 23.719 ns; Loc. = Unassigned; Fanout = 17; REG Node = 'contorller:c4\|up_tmp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { contorller:c4|up_tmp~49 contorller:c4|up_tmp[2] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.285 ns ( 26.50 % ) " "Info: Total cell delay = 6.285 ns ( 26.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.434 ns ( 73.50 % ) " "Info: Total interconnect delay = 17.434 ns ( 73.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "23.719 ns" { contorller:c4|up_tmp[1] contorller:c4|Mux6~3 contorller:c4|Mux6~4 contorller:c4|Mux9~4 contorller:c4|Mux9~5 contorller:c4|Mux9~6 contorller:c4|Mux9~9 contorller:c4|count_p~129 contorller:c4|Equal3~0 contorller:c4|player~53 contorller:c4|player~55 contorller:c4|player~56 contorller:c4|player~63 contorller:c4|player~76 contorller:c4|player~90 contorller:c4|Add15~1 contorller:c4|Mux13~2 contorller:c4|Mux13~3 contorller:c4|Mux13~6 contorller:c4|Mux13~9 contorller:c4|up_tmp[3]~47 contorller:c4|up_tmp~49 contorller:c4|up_tmp[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "23.719 ns" { contorller:c4|up_tmp[1] contorller:c4|Mux6~3 contorller:c4|Mux6~4 contorller:c4|Mux9~4 contorller:c4|Mux9~5 contorller:c4|Mux9~6 contorller:c4|Mux9~9 contorller:c4|count_p~129 contorller:c4|Equal3~0 contorller:c4|player~53 contorller:c4|player~55 contorller:c4|player~56 contorller:c4|player~63 contorller:c4|player~76 contorller:c4|player~90 contorller:c4|Add15~1 contorller:c4|Mux13~2 contorller:c4|Mux13~3 contorller:c4|Mux13~6 contorller:c4|Mux13~9 contorller:c4|up_tmp[3]~47 contorller:c4|up_tmp~49 contorller:c4|up_tmp[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "23.719 ns register register " "Info: Estimated most critical path is register to register delay of 23.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contorller:c4\|up_tmp\[1\] 1 REG LAB_X36_Y9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X36_Y9; Fanout = 19; REG Node = 'contorller:c4\|up_tmp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { contorller:c4|up_tmp[1] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.114 ns) 1.454 ns contorller:c4\|Mux6~3 2 COMB LAB_X37_Y13 1 " "Info: 2: + IC(1.340 ns) + CELL(0.114 ns) = 1.454 ns; Loc. = LAB_X37_Y13; Fanout = 1; COMB Node = 'contorller:c4\|Mux6~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { contorller:c4|up_tmp[1] contorller:c4|Mux6~3 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.114 ns) 2.832 ns contorller:c4\|Mux6~4 3 COMB LAB_X37_Y9 29 " "Info: 3: + IC(1.264 ns) + CELL(0.114 ns) = 2.832 ns; Loc. = LAB_X37_Y9; Fanout = 29; COMB Node = 'contorller:c4\|Mux6~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { contorller:c4|Mux6~3 contorller:c4|Mux6~4 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.292 ns) 4.867 ns contorller:c4\|Mux9~4 4 COMB LAB_X30_Y12 1 " "Info: 4: + IC(1.743 ns) + CELL(0.292 ns) = 4.867 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'contorller:c4\|Mux9~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { contorller:c4|Mux6~4 contorller:c4|Mux9~4 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 5.520 ns contorller:c4\|Mux9~5 5 COMB LAB_X30_Y12 1 " "Info: 5: + IC(0.361 ns) + CELL(0.292 ns) = 5.520 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'contorller:c4\|Mux9~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|Mux9~4 contorller:c4|Mux9~5 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.114 ns) 7.131 ns contorller:c4\|Mux9~6 6 COMB LAB_X38_Y12 1 " "Info: 6: + IC(1.497 ns) + CELL(0.114 ns) = 7.131 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'contorller:c4\|Mux9~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { contorller:c4|Mux9~5 contorller:c4|Mux9~6 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 7.784 ns contorller:c4\|Mux9~9 7 COMB LAB_X38_Y12 6 " "Info: 7: + IC(0.361 ns) + CELL(0.292 ns) = 7.784 ns; Loc. = LAB_X38_Y12; Fanout = 6; COMB Node = 'contorller:c4\|Mux9~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|Mux9~6 contorller:c4|Mux9~9 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.114 ns) 9.144 ns contorller:c4\|count_p~129 8 COMB LAB_X38_Y10 1 " "Info: 8: + IC(1.246 ns) + CELL(0.114 ns) = 9.144 ns; Loc. = LAB_X38_Y10; Fanout = 1; COMB Node = 'contorller:c4\|count_p~129'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { contorller:c4|Mux9~9 contorller:c4|count_p~129 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 9.797 ns contorller:c4\|Equal3~0 9 COMB LAB_X38_Y10 1 " "Info: 9: + IC(0.361 ns) + CELL(0.292 ns) = 9.797 ns; Loc. = LAB_X38_Y10; Fanout = 1; COMB Node = 'contorller:c4\|Equal3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|count_p~129 contorller:c4|Equal3~0 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.114 ns) 11.139 ns contorller:c4\|player~53 10 COMB LAB_X37_Y11 1 " "Info: 10: + IC(1.228 ns) + CELL(0.114 ns) = 11.139 ns; Loc. = LAB_X37_Y11; Fanout = 1; COMB Node = 'contorller:c4\|player~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { contorller:c4|Equal3~0 contorller:c4|player~53 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 11.792 ns contorller:c4\|player~55 11 COMB LAB_X37_Y11 1 " "Info: 11: + IC(0.063 ns) + CELL(0.590 ns) = 11.792 ns; Loc. = LAB_X37_Y11; Fanout = 1; COMB Node = 'contorller:c4\|player~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|player~53 contorller:c4|player~55 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 12.445 ns contorller:c4\|player~56 12 COMB LAB_X37_Y11 1 " "Info: 12: + IC(0.063 ns) + CELL(0.590 ns) = 12.445 ns; Loc. = LAB_X37_Y11; Fanout = 1; COMB Node = 'contorller:c4\|player~56'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|player~55 contorller:c4|player~56 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.590 ns) 13.787 ns contorller:c4\|player~63 13 COMB LAB_X36_Y12 4 " "Info: 13: + IC(0.752 ns) + CELL(0.590 ns) = 13.787 ns; Loc. = LAB_X36_Y12; Fanout = 4; COMB Node = 'contorller:c4\|player~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { contorller:c4|player~56 contorller:c4|player~63 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.114 ns) 14.680 ns contorller:c4\|player~76 14 COMB LAB_X35_Y12 11 " "Info: 14: + IC(0.779 ns) + CELL(0.114 ns) = 14.680 ns; Loc. = LAB_X35_Y12; Fanout = 11; COMB Node = 'contorller:c4\|player~76'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { contorller:c4|player~63 contorller:c4|player~76 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.114 ns) 15.955 ns contorller:c4\|player~90 15 COMB LAB_X32_Y12 3 " "Info: 15: + IC(1.161 ns) + CELL(0.114 ns) = 15.955 ns; Loc. = LAB_X32_Y12; Fanout = 3; COMB Node = 'contorller:c4\|player~90'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { contorller:c4|player~76 contorller:c4|player~90 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.114 ns) 16.853 ns contorller:c4\|Add15~1 16 COMB LAB_X31_Y12 6 " "Info: 16: + IC(0.784 ns) + CELL(0.114 ns) = 16.853 ns; Loc. = LAB_X31_Y12; Fanout = 6; COMB Node = 'contorller:c4\|Add15~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { contorller:c4|player~90 contorller:c4|Add15~1 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.590 ns) 17.746 ns contorller:c4\|Mux13~2 17 COMB LAB_X32_Y12 1 " "Info: 17: + IC(0.303 ns) + CELL(0.590 ns) = 17.746 ns; Loc. = LAB_X32_Y12; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { contorller:c4|Add15~1 contorller:c4|Mux13~2 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.292 ns) 18.644 ns contorller:c4\|Mux13~3 18 COMB LAB_X31_Y12 1 " "Info: 18: + IC(0.606 ns) + CELL(0.292 ns) = 18.644 ns; Loc. = LAB_X31_Y12; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { contorller:c4|Mux13~2 contorller:c4|Mux13~3 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 19.297 ns contorller:c4\|Mux13~6 19 COMB LAB_X31_Y12 1 " "Info: 19: + IC(0.211 ns) + CELL(0.442 ns) = 19.297 ns; Loc. = LAB_X31_Y12; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|Mux13~3 contorller:c4|Mux13~6 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 19.950 ns contorller:c4\|Mux13~9 20 COMB LAB_X31_Y12 1 " "Info: 20: + IC(0.361 ns) + CELL(0.292 ns) = 19.950 ns; Loc. = LAB_X31_Y12; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|Mux13~6 contorller:c4|Mux13~9 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.114 ns) 21.664 ns contorller:c4\|up_tmp\[3\]~47 21 COMB LAB_X36_Y9 2 " "Info: 21: + IC(1.600 ns) + CELL(0.114 ns) = 21.664 ns; Loc. = LAB_X36_Y9; Fanout = 2; COMB Node = 'contorller:c4\|up_tmp\[3\]~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { contorller:c4|Mux13~9 contorller:c4|up_tmp[3]~47 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 22.317 ns contorller:c4\|up_tmp~49 22 COMB LAB_X36_Y9 1 " "Info: 22: + IC(0.063 ns) + CELL(0.590 ns) = 22.317 ns; Loc. = LAB_X36_Y9; Fanout = 1; COMB Node = 'contorller:c4\|up_tmp~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|up_tmp[3]~47 contorller:c4|up_tmp~49 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.115 ns) 23.719 ns contorller:c4\|up_tmp\[2\] 23 REG LAB_X37_Y10 17 " "Info: 23: + IC(1.287 ns) + CELL(0.115 ns) = 23.719 ns; Loc. = LAB_X37_Y10; Fanout = 17; REG Node = 'contorller:c4\|up_tmp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { contorller:c4|up_tmp~49 contorller:c4|up_tmp[2] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.285 ns ( 26.50 % ) " "Info: Total cell delay = 6.285 ns ( 26.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.434 ns ( 73.50 % ) " "Info: Total interconnect delay = 17.434 ns ( 73.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "23.719 ns" { contorller:c4|up_tmp[1] contorller:c4|Mux6~3 contorller:c4|Mux6~4 contorller:c4|Mux9~4 contorller:c4|Mux9~5 contorller:c4|Mux9~6 contorller:c4|Mux9~9 contorller:c4|count_p~129 contorller:c4|Equal3~0 contorller:c4|player~53 contorller:c4|player~55 contorller:c4|player~56 contorller:c4|player~63 contorller:c4|player~76 contorller:c4|player~90 contorller:c4|Add15~1 contorller:c4|Mux13~2 contorller:c4|Mux13~3 contorller:c4|Mux13~6 contorller:c4|Mux13~9 contorller:c4|up_tmp[3]~47 contorller:c4|up_tmp~49 contorller:c4|up_tmp[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X21_Y0 X31_Y13 " "Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y0 to location X31_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "280 " "Info: Peak virtual memory: 280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 18 09:21:38 2020 " "Info: Processing ended: Fri Dec 18 09:21:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 09:21:39 2020 " "Info: Processing started: Fri Dec 18 09:21:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off qimo -c qimo " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off qimo -c qimo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 18 09:21:40 2020 " "Info: Processing ended: Fri Dec 18 09:21:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 09:21:41 2020 " "Info: Processing started: Fri Dec 18 09:21:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off qimo -c qimo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off qimo -c qimo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div_c:d3\|clk_c " "Info: Detected ripple clock \"div_c:d3\|clk_c\" as buffer" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 47 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_c:d3\|clk_c" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register contorller:c4\|player\[1\] register contorller:c4\|up_tmp\[2\] 40.68 MHz 24.583 ns Internal " "Info: Clock \"clk\" has Internal fmax of 40.68 MHz between source register \"contorller:c4\|player\[1\]\" and destination register \"contorller:c4\|up_tmp\[2\]\" (period= 24.583 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.322 ns + Longest register register " "Info: + Longest register to register delay is 24.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contorller:c4\|player\[1\] 1 REG LC_X36_Y10_N6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y10_N6; Fanout = 61; REG Node = 'contorller:c4\|player\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { contorller:c4|player[1] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.292 ns) 1.678 ns contorller:c4\|Add1~0 2 COMB LC_X35_Y11_N7 7 " "Info: 2: + IC(1.386 ns) + CELL(0.292 ns) = 1.678 ns; Loc. = LC_X35_Y11_N7; Fanout = 7; COMB Node = 'contorller:c4\|Add1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { contorller:c4|player[1] contorller:c4|Add1~0 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.590 ns) 3.517 ns contorller:c4\|Mux5~7 3 COMB LC_X36_Y10_N1 1 " "Info: 3: + IC(1.249 ns) + CELL(0.590 ns) = 3.517 ns; Loc. = LC_X36_Y10_N1; Fanout = 1; COMB Node = 'contorller:c4\|Mux5~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { contorller:c4|Add1~0 contorller:c4|Mux5~7 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.114 ns) 4.073 ns contorller:c4\|Mux5~8 4 COMB LC_X36_Y10_N5 1 " "Info: 4: + IC(0.442 ns) + CELL(0.114 ns) = 4.073 ns; Loc. = LC_X36_Y10_N5; Fanout = 1; COMB Node = 'contorller:c4\|Mux5~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { contorller:c4|Mux5~7 contorller:c4|Mux5~8 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.114 ns) 5.294 ns contorller:c4\|Mux5~9 5 COMB LC_X38_Y10_N1 7 " "Info: 5: + IC(1.107 ns) + CELL(0.114 ns) = 5.294 ns; Loc. = LC_X38_Y10_N1; Fanout = 7; COMB Node = 'contorller:c4\|Mux5~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { contorller:c4|Mux5~8 contorller:c4|Mux5~9 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.292 ns) 6.734 ns contorller:c4\|LessThan33~0 6 COMB LC_X39_Y10_N9 11 " "Info: 6: + IC(1.148 ns) + CELL(0.292 ns) = 6.734 ns; Loc. = LC_X39_Y10_N9; Fanout = 11; COMB Node = 'contorller:c4\|LessThan33~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { contorller:c4|Mux5~9 contorller:c4|LessThan33~0 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.590 ns) 8.632 ns contorller:c4\|tmp_count~83 7 COMB LC_X39_Y12_N9 1 " "Info: 7: + IC(1.308 ns) + CELL(0.590 ns) = 8.632 ns; Loc. = LC_X39_Y12_N9; Fanout = 1; COMB Node = 'contorller:c4\|tmp_count~83'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { contorller:c4|LessThan33~0 contorller:c4|tmp_count~83 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.114 ns) 9.991 ns contorller:c4\|count_p~134 8 COMB LC_X39_Y11_N4 1 " "Info: 8: + IC(1.245 ns) + CELL(0.114 ns) = 9.991 ns; Loc. = LC_X39_Y11_N4; Fanout = 1; COMB Node = 'contorller:c4\|count_p~134'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { contorller:c4|tmp_count~83 contorller:c4|count_p~134 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 10.445 ns contorller:c4\|count_p~137 9 COMB LC_X39_Y11_N5 1 " "Info: 9: + IC(0.340 ns) + CELL(0.114 ns) = 10.445 ns; Loc. = LC_X39_Y11_N5; Fanout = 1; COMB Node = 'contorller:c4\|count_p~137'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { contorller:c4|count_p~134 contorller:c4|count_p~137 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.114 ns) 10.989 ns contorller:c4\|count_p~141 10 COMB LC_X39_Y11_N8 1 " "Info: 10: + IC(0.430 ns) + CELL(0.114 ns) = 10.989 ns; Loc. = LC_X39_Y11_N8; Fanout = 1; COMB Node = 'contorller:c4\|count_p~141'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { contorller:c4|count_p~137 contorller:c4|count_p~141 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.292 ns) 12.450 ns contorller:c4\|player~56 11 COMB LC_X37_Y11_N8 1 " "Info: 11: + IC(1.169 ns) + CELL(0.292 ns) = 12.450 ns; Loc. = LC_X37_Y11_N8; Fanout = 1; COMB Node = 'contorller:c4\|player~56'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { contorller:c4|count_p~141 contorller:c4|player~56 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.292 ns) 14.007 ns contorller:c4\|player~63 12 COMB LC_X36_Y12_N8 4 " "Info: 12: + IC(1.265 ns) + CELL(0.292 ns) = 14.007 ns; Loc. = LC_X36_Y12_N8; Fanout = 4; COMB Node = 'contorller:c4\|player~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { contorller:c4|player~56 contorller:c4|player~63 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.442 ns) 14.859 ns contorller:c4\|player~69 13 COMB LC_X36_Y12_N6 11 " "Info: 13: + IC(0.410 ns) + CELL(0.442 ns) = 14.859 ns; Loc. = LC_X36_Y12_N6; Fanout = 11; COMB Node = 'contorller:c4\|player~69'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { contorller:c4|player~63 contorller:c4|player~69 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.114 ns) 16.317 ns contorller:c4\|player~92 14 COMB LC_X32_Y12_N5 4 " "Info: 14: + IC(1.344 ns) + CELL(0.114 ns) = 16.317 ns; Loc. = LC_X32_Y12_N5; Fanout = 4; COMB Node = 'contorller:c4\|player~92'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { contorller:c4|player~69 contorller:c4|player~92 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.442 ns) 17.505 ns contorller:c4\|Add15~1 15 COMB LC_X31_Y12_N9 6 " "Info: 15: + IC(0.746 ns) + CELL(0.442 ns) = 17.505 ns; Loc. = LC_X31_Y12_N9; Fanout = 6; COMB Node = 'contorller:c4\|Add15~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { contorller:c4|player~92 contorller:c4|Add15~1 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.114 ns) 18.423 ns contorller:c4\|Mux13~4 16 COMB LC_X30_Y12_N2 1 " "Info: 16: + IC(0.804 ns) + CELL(0.114 ns) = 18.423 ns; Loc. = LC_X30_Y12_N2; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { contorller:c4|Add15~1 contorller:c4|Mux13~4 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.114 ns) 19.245 ns contorller:c4\|Mux13~5 17 COMB LC_X31_Y12_N7 1 " "Info: 17: + IC(0.708 ns) + CELL(0.114 ns) = 19.245 ns; Loc. = LC_X31_Y12_N7; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { contorller:c4|Mux13~4 contorller:c4|Mux13~5 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.292 ns) 19.996 ns contorller:c4\|Mux13~6 18 COMB LC_X31_Y12_N4 1 " "Info: 18: + IC(0.459 ns) + CELL(0.292 ns) = 19.996 ns; Loc. = LC_X31_Y12_N4; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { contorller:c4|Mux13~5 contorller:c4|Mux13~6 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 20.450 ns contorller:c4\|Mux13~9 19 COMB LC_X31_Y12_N5 1 " "Info: 19: + IC(0.340 ns) + CELL(0.114 ns) = 20.450 ns; Loc. = LC_X31_Y12_N5; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { contorller:c4|Mux13~6 contorller:c4|Mux13~9 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.664 ns) + CELL(0.292 ns) 22.406 ns contorller:c4\|up_tmp\[3\]~47 20 COMB LC_X36_Y9_N3 2 " "Info: 20: + IC(1.664 ns) + CELL(0.292 ns) = 22.406 ns; Loc. = LC_X36_Y9_N3; Fanout = 2; COMB Node = 'contorller:c4\|up_tmp\[3\]~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { contorller:c4|Mux13~9 contorller:c4|up_tmp[3]~47 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.114 ns) 22.939 ns contorller:c4\|up_tmp~49 21 COMB LC_X36_Y9_N2 1 " "Info: 21: + IC(0.419 ns) + CELL(0.114 ns) = 22.939 ns; Loc. = LC_X36_Y9_N2; Fanout = 1; COMB Node = 'contorller:c4\|up_tmp~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { contorller:c4|up_tmp[3]~47 contorller:c4|up_tmp~49 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.115 ns) 24.322 ns contorller:c4\|up_tmp\[2\] 22 REG LC_X37_Y10_N7 17 " "Info: 22: + IC(1.268 ns) + CELL(0.115 ns) = 24.322 ns; Loc. = LC_X37_Y10_N7; Fanout = 17; REG Node = 'contorller:c4\|up_tmp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { contorller:c4|up_tmp~49 contorller:c4|up_tmp[2] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.071 ns ( 20.85 % ) " "Info: Total cell delay = 5.071 ns ( 20.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.251 ns ( 79.15 % ) " "Info: Total interconnect delay = 19.251 ns ( 79.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.322 ns" { contorller:c4|player[1] contorller:c4|Add1~0 contorller:c4|Mux5~7 contorller:c4|Mux5~8 contorller:c4|Mux5~9 contorller:c4|LessThan33~0 contorller:c4|tmp_count~83 contorller:c4|count_p~134 contorller:c4|count_p~137 contorller:c4|count_p~141 contorller:c4|player~56 contorller:c4|player~63 contorller:c4|player~69 contorller:c4|player~92 contorller:c4|Add15~1 contorller:c4|Mux13~4 contorller:c4|Mux13~5 contorller:c4|Mux13~6 contorller:c4|Mux13~9 contorller:c4|up_tmp[3]~47 contorller:c4|up_tmp~49 contorller:c4|up_tmp[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.322 ns" { contorller:c4|player[1] {} contorller:c4|Add1~0 {} contorller:c4|Mux5~7 {} contorller:c4|Mux5~8 {} contorller:c4|Mux5~9 {} contorller:c4|LessThan33~0 {} contorller:c4|tmp_count~83 {} contorller:c4|count_p~134 {} contorller:c4|count_p~137 {} contorller:c4|count_p~141 {} contorller:c4|player~56 {} contorller:c4|player~63 {} contorller:c4|player~69 {} contorller:c4|player~92 {} contorller:c4|Add15~1 {} contorller:c4|Mux13~4 {} contorller:c4|Mux13~5 {} contorller:c4|Mux13~6 {} contorller:c4|Mux13~9 {} contorller:c4|up_tmp[3]~47 {} contorller:c4|up_tmp~49 {} contorller:c4|up_tmp[2] {} } { 0.000ns 1.386ns 1.249ns 0.442ns 1.107ns 1.148ns 1.308ns 1.245ns 0.340ns 0.430ns 1.169ns 1.265ns 0.410ns 1.344ns 0.746ns 0.804ns 0.708ns 0.459ns 0.340ns 1.664ns 0.419ns 1.268ns } { 0.000ns 0.292ns 0.590ns 0.114ns 0.114ns 0.292ns 0.590ns 0.114ns 0.114ns 0.114ns 0.292ns 0.292ns 0.442ns 0.114ns 0.442ns 0.114ns 0.114ns 0.292ns 0.114ns 0.292ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.658 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 620 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 620; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns div_c:d3\|clk_c 2 REG LC_X8_Y13_N4 26 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X8_Y13_N4; Fanout = 26; REG Node = 'div_c:d3\|clk_c'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { clk div_c:d3|clk_c } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.512 ns) + CELL(0.711 ns) 7.658 ns contorller:c4\|up_tmp\[2\] 3 REG LC_X37_Y10_N7 17 " "Info: 3: + IC(3.512 ns) + CELL(0.711 ns) = 7.658 ns; Loc. = LC_X37_Y10_N7; Fanout = 17; REG Node = 'contorller:c4\|up_tmp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.223 ns" { div_c:d3|clk_c contorller:c4|up_tmp[2] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.68 % ) " "Info: Total cell delay = 3.115 ns ( 40.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.543 ns ( 59.32 % ) " "Info: Total interconnect delay = 4.543 ns ( 59.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { clk div_c:d3|clk_c contorller:c4|up_tmp[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { clk {} clk~out0 {} div_c:d3|clk_c {} contorller:c4|up_tmp[2] {} } { 0.000ns 0.000ns 1.031ns 3.512ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.658 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 620 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 620; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns div_c:d3\|clk_c 2 REG LC_X8_Y13_N4 26 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X8_Y13_N4; Fanout = 26; REG Node = 'div_c:d3\|clk_c'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { clk div_c:d3|clk_c } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.512 ns) + CELL(0.711 ns) 7.658 ns contorller:c4\|player\[1\] 3 REG LC_X36_Y10_N6 61 " "Info: 3: + IC(3.512 ns) + CELL(0.711 ns) = 7.658 ns; Loc. = LC_X36_Y10_N6; Fanout = 61; REG Node = 'contorller:c4\|player\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.223 ns" { div_c:d3|clk_c contorller:c4|player[1] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.68 % ) " "Info: Total cell delay = 3.115 ns ( 40.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.543 ns ( 59.32 % ) " "Info: Total interconnect delay = 4.543 ns ( 59.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { clk div_c:d3|clk_c contorller:c4|player[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { clk {} clk~out0 {} div_c:d3|clk_c {} contorller:c4|player[1] {} } { 0.000ns 0.000ns 1.031ns 3.512ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { clk div_c:d3|clk_c contorller:c4|up_tmp[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { clk {} clk~out0 {} div_c:d3|clk_c {} contorller:c4|up_tmp[2] {} } { 0.000ns 0.000ns 1.031ns 3.512ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { clk div_c:d3|clk_c contorller:c4|player[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { clk {} clk~out0 {} div_c:d3|clk_c {} contorller:c4|player[1] {} } { 0.000ns 0.000ns 1.031ns 3.512ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.322 ns" { contorller:c4|player[1] contorller:c4|Add1~0 contorller:c4|Mux5~7 contorller:c4|Mux5~8 contorller:c4|Mux5~9 contorller:c4|LessThan33~0 contorller:c4|tmp_count~83 contorller:c4|count_p~134 contorller:c4|count_p~137 contorller:c4|count_p~141 contorller:c4|player~56 contorller:c4|player~63 contorller:c4|player~69 contorller:c4|player~92 contorller:c4|Add15~1 contorller:c4|Mux13~4 contorller:c4|Mux13~5 contorller:c4|Mux13~6 contorller:c4|Mux13~9 contorller:c4|up_tmp[3]~47 contorller:c4|up_tmp~49 contorller:c4|up_tmp[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.322 ns" { contorller:c4|player[1] {} contorller:c4|Add1~0 {} contorller:c4|Mux5~7 {} contorller:c4|Mux5~8 {} contorller:c4|Mux5~9 {} contorller:c4|LessThan33~0 {} contorller:c4|tmp_count~83 {} contorller:c4|count_p~134 {} contorller:c4|count_p~137 {} contorller:c4|count_p~141 {} contorller:c4|player~56 {} contorller:c4|player~63 {} contorller:c4|player~69 {} contorller:c4|player~92 {} contorller:c4|Add15~1 {} contorller:c4|Mux13~4 {} contorller:c4|Mux13~5 {} contorller:c4|Mux13~6 {} contorller:c4|Mux13~9 {} contorller:c4|up_tmp[3]~47 {} contorller:c4|up_tmp~49 {} contorller:c4|up_tmp[2] {} } { 0.000ns 1.386ns 1.249ns 0.442ns 1.107ns 1.148ns 1.308ns 1.245ns 0.340ns 0.430ns 1.169ns 1.265ns 0.410ns 1.344ns 0.746ns 0.804ns 0.708ns 0.459ns 0.340ns 1.664ns 0.419ns 1.268ns } { 0.000ns 0.292ns 0.590ns 0.114ns 0.114ns 0.292ns 0.590ns 0.114ns 0.114ns 0.114ns 0.292ns 0.292ns 0.442ns 0.114ns 0.442ns 0.114ns 0.114ns 0.292ns 0.114ns 0.292ns 0.114ns 0.115ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { clk div_c:d3|clk_c contorller:c4|up_tmp[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { clk {} clk~out0 {} div_c:d3|clk_c {} contorller:c4|up_tmp[2] {} } { 0.000ns 0.000ns 1.031ns 3.512ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { clk div_c:d3|clk_c contorller:c4|player[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { clk {} clk~out0 {} div_c:d3|clk_c {} contorller:c4|player[1] {} } { 0.000ns 0.000ns 1.031ns 3.512ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "shifter:s1\|martix\[182\] reset clk 9.738 ns register " "Info: tsu for register \"shifter:s1\|martix\[182\]\" (data pin = \"reset\", clock pin = \"clk\") is 9.738 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.947 ns + Longest pin register " "Info: + Longest pin to register delay is 12.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns reset 1 PIN PIN_99 529 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_99; Fanout = 529; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.845 ns) + CELL(0.590 ns) 8.910 ns shifter:s1\|martix\[1\]~2048 2 COMB LC_X22_Y10_N2 512 " "Info: 2: + IC(6.845 ns) + CELL(0.590 ns) = 8.910 ns; Loc. = LC_X22_Y10_N2; Fanout = 512; COMB Node = 'shifter:s1\|martix\[1\]~2048'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.435 ns" { reset shifter:s1|martix[1]~2048 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 294 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.170 ns) + CELL(0.867 ns) 12.947 ns shifter:s1\|martix\[182\] 3 REG LC_X16_Y16_N4 3 " "Info: 3: + IC(3.170 ns) + CELL(0.867 ns) = 12.947 ns; Loc. = LC_X16_Y16_N4; Fanout = 3; REG Node = 'shifter:s1\|martix\[182\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.037 ns" { shifter:s1|martix[1]~2048 shifter:s1|martix[182] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 294 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.932 ns ( 22.65 % ) " "Info: Total cell delay = 2.932 ns ( 22.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.015 ns ( 77.35 % ) " "Info: Total interconnect delay = 10.015 ns ( 77.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.947 ns" { reset shifter:s1|martix[1]~2048 shifter:s1|martix[182] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.947 ns" { reset {} reset~out0 {} shifter:s1|martix[1]~2048 {} shifter:s1|martix[182] {} } { 0.000ns 0.000ns 6.845ns 3.170ns } { 0.000ns 1.475ns 0.590ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 294 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.246 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 620 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 620; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns shifter:s1\|martix\[182\] 2 REG LC_X16_Y16_N4 3 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X16_Y16_N4; Fanout = 3; REG Node = 'shifter:s1\|martix\[182\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { clk shifter:s1|martix[182] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 294 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clk shifter:s1|martix[182] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clk {} clk~out0 {} shifter:s1|martix[182] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.947 ns" { reset shifter:s1|martix[1]~2048 shifter:s1|martix[182] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.947 ns" { reset {} reset~out0 {} shifter:s1|martix[1]~2048 {} shifter:s1|martix[182] {} } { 0.000ns 0.000ns 6.845ns 3.170ns } { 0.000ns 1.475ns 0.590ns 0.867ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clk shifter:s1|martix[182] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clk {} clk~out0 {} shifter:s1|martix[182] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk martix_r1\[3\] flasher:f1\|martix_r1\[3\] 10.923 ns register " "Info: tco from clock \"clk\" to destination pin \"martix_r1\[3\]\" through register \"flasher:f1\|martix_r1\[3\]\" is 10.923 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.211 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 620 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 620; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.711 ns) 3.211 ns flasher:f1\|martix_r1\[3\] 2 REG LC_X23_Y15_N2 1 " "Info: 2: + IC(1.031 ns) + CELL(0.711 ns) = 3.211 ns; Loc. = LC_X23_Y15_N2; Fanout = 1; REG Node = 'flasher:f1\|martix_r1\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { clk flasher:f1|martix_r1[3] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.89 % ) " "Info: Total cell delay = 2.180 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 32.11 % ) " "Info: Total interconnect delay = 1.031 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { clk flasher:f1|martix_r1[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { clk {} clk~out0 {} flasher:f1|martix_r1[3] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 322 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.488 ns + Longest register pin " "Info: + Longest register to pin delay is 7.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flasher:f1\|martix_r1\[3\] 1 REG LC_X23_Y15_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y15_N2; Fanout = 1; REG Node = 'flasher:f1\|martix_r1\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { flasher:f1|martix_r1[3] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.364 ns) + CELL(2.124 ns) 7.488 ns martix_r1\[3\] 2 PIN PIN_57 0 " "Info: 2: + IC(5.364 ns) + CELL(2.124 ns) = 7.488 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'martix_r1\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.488 ns" { flasher:f1|martix_r1[3] martix_r1[3] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 28.37 % ) " "Info: Total cell delay = 2.124 ns ( 28.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.364 ns ( 71.63 % ) " "Info: Total interconnect delay = 5.364 ns ( 71.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.488 ns" { flasher:f1|martix_r1[3] martix_r1[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.488 ns" { flasher:f1|martix_r1[3] {} martix_r1[3] {} } { 0.000ns 5.364ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { clk flasher:f1|martix_r1[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { clk {} clk~out0 {} flasher:f1|martix_r1[3] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.488 ns" { flasher:f1|martix_r1[3] martix_r1[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.488 ns" { flasher:f1|martix_r1[3] {} martix_r1[3] {} } { 0.000ns 5.364ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "contorller:c4\|counter_process\[7\] reset clk -0.455 ns register " "Info: th for register \"contorller:c4\|counter_process\[7\]\" (data pin = \"reset\", clock pin = \"clk\") is -0.455 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.658 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 620 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 620; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns div_c:d3\|clk_c 2 REG LC_X8_Y13_N4 26 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X8_Y13_N4; Fanout = 26; REG Node = 'div_c:d3\|clk_c'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { clk div_c:d3|clk_c } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.512 ns) + CELL(0.711 ns) 7.658 ns contorller:c4\|counter_process\[7\] 3 REG LC_X30_Y9_N2 21 " "Info: 3: + IC(3.512 ns) + CELL(0.711 ns) = 7.658 ns; Loc. = LC_X30_Y9_N2; Fanout = 21; REG Node = 'contorller:c4\|counter_process\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.223 ns" { div_c:d3|clk_c contorller:c4|counter_process[7] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.68 % ) " "Info: Total cell delay = 3.115 ns ( 40.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.543 ns ( 59.32 % ) " "Info: Total interconnect delay = 4.543 ns ( 59.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { clk div_c:d3|clk_c contorller:c4|counter_process[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { clk {} clk~out0 {} div_c:d3|clk_c {} contorller:c4|counter_process[7] {} } { 0.000ns 0.000ns 1.031ns 3.512ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.128 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns reset 1 PIN PIN_99 529 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_99; Fanout = 529; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.344 ns) + CELL(0.309 ns) 8.128 ns contorller:c4\|counter_process\[7\] 2 REG LC_X30_Y9_N2 21 " "Info: 2: + IC(6.344 ns) + CELL(0.309 ns) = 8.128 ns; Loc. = LC_X30_Y9_N2; Fanout = 21; REG Node = 'contorller:c4\|counter_process\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.653 ns" { reset contorller:c4|counter_process[7] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 21.95 % ) " "Info: Total cell delay = 1.784 ns ( 21.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.344 ns ( 78.05 % ) " "Info: Total interconnect delay = 6.344 ns ( 78.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.128 ns" { reset contorller:c4|counter_process[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.128 ns" { reset {} reset~out0 {} contorller:c4|counter_process[7] {} } { 0.000ns 0.000ns 6.344ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { clk div_c:d3|clk_c contorller:c4|counter_process[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { clk {} clk~out0 {} div_c:d3|clk_c {} contorller:c4|counter_process[7] {} } { 0.000ns 0.000ns 1.031ns 3.512ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.128 ns" { reset contorller:c4|counter_process[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.128 ns" { reset {} reset~out0 {} contorller:c4|counter_process[7] {} } { 0.000ns 0.000ns 6.344ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 18 09:21:41 2020 " "Info: Processing ended: Fri Dec 18 09:21:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 3 s " "Info: Quartus II Full Compilation was successful. 0 errors, 3 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
