#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May 16 17:31:10 2025
# Process ID: 19444
# Current directory: F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16468 F:\Git_Hub\IC_Design_pro\AXIS_DATA_FIFO_IP\tmp_edit_project.xpr
# Log file: F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/vivado.log
# Journal file: F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 793.301 ; gain = 95.027
update_compile_order -fileset sources_1
ipx::open_ipxact_file {F:\ASIC_IC_Design\Async_fifo_ip\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'f:/ASIC_IC_Design/Async_fifo_ip/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4308] Project file 'f:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/data_fifo_tb_behav.wcfg' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
export_ip_user_files -of_objects  [get_files F:/ASIC_IC_Design/Async_fifo_ip/component.xml] -no_script -reset -force -quiet
remove_files  F:/ASIC_IC_Design/Async_fifo_ip/component.xml
export_ip_user_files -of_objects  [get_files F:/ASIC_IC_Design/Async_fifo_ip/src/axis_data_fifo.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_top.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/ASIC_IC_Design/Async_fifo_ip/src/fifi_mem.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_rl.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_wl.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv] -no_script -reset -force -quiet
remove_files  {F:/ASIC_IC_Design/Async_fifo_ip/src/axis_data_fifo.sv F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_top.sv F:/ASIC_IC_Design/Async_fifo_ip/src/fifi_mem.sv F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_rl.sv F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_wl.sv F:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv}
export_ip_user_files -of_objects  [get_files F:/ASIC_IC_Design/Async_fifo_ip/src/data_fifo_tb.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 F:/ASIC_IC_Design/Async_fifo_ip/src/data_fifo_tb.sv
export_ip_user_files -of_objects  [get_files F:/ASIC_IC_Design/Async_fifo_ip/src/G2B.sv] -no_script -reset -force -quiet
remove_files  F:/ASIC_IC_Design/Async_fifo_ip/src/G2B.sv
add_files {F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/bit_sync.sv F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifi_mem.sv F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_top.sv F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_rl.sv F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/G2B.sv F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/axis_data_fifo.sv F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_wl.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'f:/ASIC_IC_Design/Async_fifo_ip/src/G2B.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'f:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'f:/ASIC_IC_Design/Async_fifo_ip/src/fifi_mem.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'f:/ASIC_IC_Design/Async_fifo_ip/src/fifo_rl.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'f:/ASIC_IC_Design/Async_fifo_ip/src/fifo_top.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'f:/ASIC_IC_Design/Async_fifo_ip/src/fifo_wl.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'f:/ASIC_IC_Design/Async_fifo_ip/src/axis_data_fifo.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 7-560]  
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
WARNING: [IP_Flow 19-4300] HDL parameter 'FIFO_DEPTH' has its value changed from '8' to '16'.
WARNING: [IP_Flow 19-4300] HDL parameter 'FIFO_WIDTH' has its value changed from '8' to '32'.
ipx::unload_core f:/ASIC_IC_Design/Async_fifo_ip/component.xml
WARNING: [Ipptcl 7-571] The IP root directory is 'f:/'.
ipx::package_project -root_dir F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm_axis_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axis_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axis_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'm_axis_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_clk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axis_rst_n'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core f:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP f:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/component.xml
ERROR: [Ipptcl 7-561] A project named 'tmp_edit_project' is already opened.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
ipx::open_ipxact_file {f:\Git_Hub\IC_Design_pro\AXIS_DATA_FIFO_IP\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'f:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4308] Project file 'f:/ASIC_IC_Design/Async_fifo_ip/src/comst_1.xdc' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/sim/data_fifo_tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/component.xml' ignored by IP packager.
INFO: [IP_Flow 7-560]  
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
ipx::add_user_parameter SYNC_STAGES [ipx::current_core]
set_property value_resolve_type user [ipx::get_user_parameters SYNC_STAGES -of_objects [ipx::current_core]]
ipgui::add_param -name {SYNC_STAGES} -component [ipx::current_core]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "SYNC_STAGES" -component [ipx::current_core] ]
set_property value_validation_type range_long [ipx::get_user_parameters SYNC_STAGES -of_objects [ipx::current_core]]
set_property value_validation_range_minimum 2 [ipx::get_user_parameters SYNC_STAGES -of_objects [ipx::current_core]]
set_property value_validation_range_maximum 4 [ipx::get_user_parameters SYNC_STAGES -of_objects [ipx::current_core]]
export_ip_user_files -of_objects  [get_files F:/ASIC_IC_Design/Async_fifo_ip/src/comst_1.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 F:/ASIC_IC_Design/Async_fifo_ip/src/comst_1.xdc
add_files -fileset constrs_1 -norecurse F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/comst_1.xdc
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'f:/ASIC_IC_Design/Async_fifo_ip/src/comst_1.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  f:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP'.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-3
Top: AXIS_DATA_FIFO
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1015.859 ; gain = 115.598
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AXIS_DATA_FIFO' [F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/axis_data_fifo.sv:1]
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_WIDTH bound to: 32 - type: integer 
	Parameter SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_top' [F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_top.sv:1]
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_WIDTH bound to: 32 - type: integer 
	Parameter SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_mem' [F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifi_mem.sv:1]
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_mem' (1#1) [F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifi_mem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_rl' [F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_rl.sv:1]
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_rl' (2#1) [F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_rl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'G2B' [F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/G2B.sv:1]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'G2B' (3#1) [F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/G2B.sv:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_wl' [F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_wl.sv:1]
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_wl' (4#1) [F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_wl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bit_sync' [F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/bit_sync.sv:1]
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter NUM_STG bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/bit_sync.sv:12]
WARNING: [Synth 8-5788] Register bit_sync_reg in module bit_sync is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/bit_sync.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'bit_sync' (5#1) [F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/bit_sync.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fifo_top' (6#1) [F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_top.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_DATA_FIFO' (7#1) [F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/axis_data_fifo.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1069.773 ; gain = 169.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1069.773 ; gain = 169.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1069.773 ; gain = 169.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/comst_1.xdc]
Finished Parsing XDC File [F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/comst_1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1507.758 ; gain = 607.496
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1507.758 ; gain = 607.852
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'data_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/G2B.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G2B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/axis_data_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_DATA_FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/bit_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifi_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_rl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_wl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/sim/data_fifo_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ff52dc9a9be34400bdddbc4b1d72fc6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot data_fifo_tb_behav xil_defaultlib.data_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/axis_data_fifo.sv" Line 1. Module AXIS_DATA_FIFO(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_top.sv" Line 1. Module fifo_top(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifi_mem.sv" Line 1. Module fifo_mem(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_rl.sv" Line 1. Module fifo_rl(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/G2B.sv" Line 1. Module G2B(BIT_WIDTH=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_wl.sv" Line 1. Module fifo_wl(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/bit_sync.sv" Line 1. Module bit_sync(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/bit_sync.sv" Line 1. Module bit_sync(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_mem(FIFO_DEPTH=256)
Compiling module xil_defaultlib.fifo_rl(FIFO_DEPTH=256)
Compiling module xil_defaultlib.G2B(BIT_WIDTH=9)
Compiling module xil_defaultlib.fifo_wl(FIFO_DEPTH=256)
Compiling module xil_defaultlib.bit_sync(FIFO_DEPTH=256)
Compiling module xil_defaultlib.fifo_top(FIFO_DEPTH=256)
Compiling module xil_defaultlib.AXIS_DATA_FIFO(FIFO_DEPTH=256)
Compiling module xil_defaultlib.data_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_fifo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "data_fifo_tb_behav -key {Behavioral:sim_1:Functional:data_fifo_tb} -tclbatch {data_fifo_tb.tcl} -view {F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/data_fifo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/data_fifo_tb_behav.wcfg
source data_fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'data_fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1523.117 ; gain = 10.469
run 1000 ns
current_wave_config {data_fifo_tb_behav.wcfg}
data_fifo_tb_behav.wcfg
add_wave {{/data_fifo_tb}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'data_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_fifo_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ff52dc9a9be34400bdddbc4b1d72fc6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot data_fifo_tb_behav xil_defaultlib.data_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1534.516 ; gain = 6.637
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'data_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/G2B.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G2B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/axis_data_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_DATA_FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/bit_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifi_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_rl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_wl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/sim/data_fifo_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ff52dc9a9be34400bdddbc4b1d72fc6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot data_fifo_tb_behav xil_defaultlib.data_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/axis_data_fifo.sv" Line 1. Module AXIS_DATA_FIFO(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_top.sv" Line 1. Module fifo_top(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifi_mem.sv" Line 1. Module fifo_mem(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_rl.sv" Line 1. Module fifo_rl(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/G2B.sv" Line 1. Module G2B(BIT_WIDTH=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_wl.sv" Line 1. Module fifo_wl(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/bit_sync.sv" Line 1. Module bit_sync(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/bit_sync.sv" Line 1. Module bit_sync(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_mem(FIFO_DEPTH=256)
Compiling module xil_defaultlib.fifo_rl(FIFO_DEPTH=256)
Compiling module xil_defaultlib.G2B(BIT_WIDTH=9)
Compiling module xil_defaultlib.fifo_wl(FIFO_DEPTH=256)
Compiling module xil_defaultlib.bit_sync(FIFO_DEPTH=256)
Compiling module xil_defaultlib.fifo_top(FIFO_DEPTH=256)
Compiling module xil_defaultlib.AXIS_DATA_FIFO(FIFO_DEPTH=256)
Compiling module xil_defaultlib.data_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_fifo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1544.922 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
correct data is 0, and currupted data is 256
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'data_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/G2B.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G2B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/axis_data_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_DATA_FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/bit_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifi_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_rl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_wl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/sim/data_fifo_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ff52dc9a9be34400bdddbc4b1d72fc6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot data_fifo_tb_behav xil_defaultlib.data_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/axis_data_fifo.sv" Line 1. Module AXIS_DATA_FIFO(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_top.sv" Line 1. Module fifo_top(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifi_mem.sv" Line 1. Module fifo_mem(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_rl.sv" Line 1. Module fifo_rl(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/G2B.sv" Line 1. Module G2B(BIT_WIDTH=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_wl.sv" Line 1. Module fifo_wl(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/bit_sync.sv" Line 1. Module bit_sync(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/bit_sync.sv" Line 1. Module bit_sync(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_mem(FIFO_DEPTH=256)
Compiling module xil_defaultlib.fifo_rl(FIFO_DEPTH=256)
Compiling module xil_defaultlib.G2B(BIT_WIDTH=9)
Compiling module xil_defaultlib.fifo_wl(FIFO_DEPTH=256)
Compiling module xil_defaultlib.bit_sync(FIFO_DEPTH=256)
Compiling module xil_defaultlib.fifo_top(FIFO_DEPTH=256)
Compiling module xil_defaultlib.AXIS_DATA_FIFO(FIFO_DEPTH=256)
Compiling module xil_defaultlib.data_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_fifo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.781 ; gain = 0.000
run 10000 ns
correct data is 0, and currupted data is 256
save_wave_config {F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/data_fifo_tb_behav.wcfg}
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path f:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP'
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 16 17:51:16 2025...
