IMX21_CLK_CKIL	,	V_6
"dma_hclk_gate"	,	L_55
of_clk_add_provider	,	F_19
CCM_PCDR1	,	V_38
"slcdc_gate"	,	L_51
"imx21-nand.0"	,	L_78
IMX21_CLK_CKIH	,	V_7
IMX21_CLK_SPLL_GATE	,	V_12
CCM_PCDR0	,	V_34
MX21_CCM_BASE_ADDR	,	V_82
"nfc_div"	,	L_21
ccm	,	V_3
IMX21_CLK_SPLL_SEL	,	V_21
IMX21_CLK_MPLL_SEL	,	V_19
IMX21_CLK_FPM	,	V_8
"fclk"	,	L_15
"lcdc_ipg_gate"	,	L_45
IMX21_CLK_I2C_GATE	,	V_54
"emma_gate"	,	L_42
"imx-gpt.0"	,	L_71
imx_clk_fixed_factor	,	F_5
ARRAY_SIZE	,	F_9
"ssi2_baud_gate"	,	L_43
"imx21-dma"	,	L_79
IMX21_CLK_CSPI2_IPG_GATE	,	V_48
"ssi1_baud_gate"	,	L_44
imx_clk_divider	,	F_10
"rtc_gate"	,	L_63
IMX21_CLK_NFC_GATE	,	V_61
"i2c_gate"	,	L_39
"imx21-uart.0"	,	L_67
IMX21_CLK_BMI_GATE	,	V_64
mxc_timer_init	,	F_16
"dma_gate"	,	L_40
imx_check_clocks	,	F_12
CCM_PCCR0	,	V_43
CCM_PCCR1	,	V_73
"imx21-hcd.0"	,	L_77
MX21_INT_GPT1	,	V_85
device_node	,	V_87
"per4_gate"	,	L_48
"spll_sel"	,	L_17
IMX21_CLK_CSI_HCLK_GATE	,	V_71
"csi_hclk_gate"	,	L_56
IMX21_CLK_LCDC_HCLK_GATE	,	V_67
ssi_sel_clks	,	V_24
of_iomap	,	F_18
of_clk_src_onecell_get	,	V_92
"ssi1_div"	,	L_22
IMX21_CLK_UART2_IPG_GATE	,	V_44
"sdhc2_ipg_gate"	,	L_37
"wdog_gate"	,	L_58
"imx21-cspi.2"	,	L_74
IMX21_CLK_WDOG_GATE	,	V_74
lref	,	V_1
clk_register_clkdev	,	F_15
"usb_hclk_gate"	,	L_50
"imx21-fb.0"	,	L_75
"imx21-uart.3"	,	L_70
imx_clk_pllv1	,	F_11
"brom_gate"	,	L_54
"nfc_gate"	,	L_46
"imx21-cspi.1"	,	L_73
ioremap	,	F_14
mx21_clocks_init_dt	,	F_17
IMX21_CLK_SLCDC_GATE	,	V_66
"uart2_ipg_gate"	,	L_29
imx_clk_gate_dis	,	F_7
"ckil"	,	L_2
"usb_div"	,	L_20
"dummy"	,	L_1
BUG_ON	,	F_2
IMX21_CLK_UART1_IPG_GATE	,	V_42
"mxc_w1.0"	,	L_82
"lcdc_hclk_gate"	,	L_52
"gpt3_ipg_gate"	,	L_61
"owire_gate"	,	L_65
"fpm"	,	L_4
"spll"	,	L_10
"kpp_gate"	,	L_64
GPT_TYPE_IMX21	,	V_86
imx_clk_mux	,	F_8
IMX21_CLK_HCLK	,	V_18
IMX21_CLK_DMA_HCLK_GATE	,	V_70
"ssi2_div"	,	L_23
_mx21_clocks_init	,	F_1
"mpll_gate"	,	L_7
IMX_PLLV1_IMX21	,	V_29
IMX21_CLK_LCDC_IPG_GATE	,	V_60
"imx21-uart.1"	,	L_68
"uart1_ipg_gate"	,	L_28
"sdhc1_ipg_gate"	,	L_36
"gpio_gate"	,	L_38
IMX21_CLK_MPLL_OSC_SEL	,	V_15
IMX21_CLK_GPIO_GATE	,	V_53
IMX21_CLK_SSI2_GATE	,	V_50
IMX21_CLK_SSI2_SEL	,	V_25
IMX21_CLK_DUMMY	,	V_5
"imx21-uart.2"	,	L_69
"mpll"	,	L_8
"gpt1_ipg_gate"	,	L_59
IMX21_CLK_CKIH_DIV1P5	,	V_9
IMX21_CLK_SSI1_BAUD_GATE	,	V_59
IMX21_CLK_GPT3_IPG_GATE	,	V_77
IMX21_CLK_EMMA_GATE	,	V_57
IMX21_CLK_SLCDC_HCLK_GATE	,	V_62
mx21_clocks_init	,	F_13
"per3"	,	L_26
"pwm_ipg_gate"	,	L_62
IMX21_CLK_OWIRE_GATE	,	V_81
href	,	V_2
imx_clk_fixed	,	F_3
"usb_gate"	,	L_41
CCM_CSCR	,	V_11
IMX21_CLK_RTC_GATE	,	V_79
clk	,	V_4
"hclk"	,	L_14
IMX21_CLK_CSPI3_IPG_GATE	,	V_72
IMX21_CLK_SSI2_DIV	,	V_36
"ckih"	,	L_3
IMX21_CLK_PER4_GATE	,	V_63
"ipg"	,	L_13
IMX21_CLK_MPLL	,	V_28
"per4"	,	L_27
IMX21_CLK_SSI1_GATE	,	V_49
"slcdc_hclk_gate"	,	L_47
IMX21_CLK_CSPI1_IPG_GATE	,	V_47
IMX21_CLK_UART4_IPG_GATE	,	V_46
"imx21-cspi.0"	,	L_72
IMX21_CLK_GPT1_IPG_GATE	,	V_75
"per1"	,	L_24
"spll_gate"	,	L_9
"uart3_ipg_gate"	,	L_30
IMX21_CLK_USB_GATE	,	V_56
IMX21_CLK_DMA_GATE	,	V_55
IMX21_CLK_IPG	,	V_17
IMX21_CLK_SSI2_BAUD_GATE	,	V_58
IMX21_CLK_FPM_GATE	,	V_13
MX21_GPT1_BASE_ADDR	,	V_84
IMX21_CLK_EMMA_HCLK_GATE	,	V_68
"gpt2_ipg_gate"	,	L_60
"cspi3_ipg_gate"	,	L_57
IMX21_CLK_SSI1_SEL	,	V_23
CCM_SPCTL0	,	V_32
CCM_MPCTL0	,	V_30
IMX21_CLK_BROM_GATE	,	V_69
"per2"	,	L_25
__init	,	T_1
"ckih_div1p5"	,	L_5
IMX21_CLK_SDHC1_IPG_GATE	,	V_51
"mpll_osc_sel"	,	L_12
"cspi2_ipg_gate"	,	L_33
"ahb"	,	L_76
"ssi2_gate"	,	L_35
SZ_2K	,	V_83
"ssi2_sel"	,	L_19
clk_num	,	V_91
clk_data	,	V_89
IMX21_CLK_FCLK	,	V_27
imx_obtain_fixed_clock	,	F_4
imx_clk_gate	,	F_6
IMX21_CLK_CKIH_GATE	,	V_14
IMX21_CLK_MPLL_GATE	,	V_10
IMX21_CLK_UART3_IPG_GATE	,	V_45
spll_sel_clks	,	V_22
IMX21_CLK_USB_HCLK_GATE	,	V_65
"ckih_gate"	,	L_6
"imx2-wdt.0"	,	L_80
"ssi1_sel"	,	L_18
"emma_hclk_gate"	,	L_53
IMX21_CLK_SSI1_DIV	,	V_35
IMX21_CLK_KPP_GATE	,	V_80
IMX21_CLK_USB_DIV	,	V_26
IMX21_CLK_PER4	,	V_41
mpll_sel_clks	,	V_20
clks	,	V_90
np	,	V_88
IMX21_CLK_PER2	,	V_39
IMX21_CLK_PER3	,	V_40
"mpll_sel"	,	L_16
IMX21_CLK_PER1	,	V_37
IMX21_CLK_SDHC2_IPG_GATE	,	V_52
mpll_osc_sel_clks	,	V_16
"per"	,	L_66
IMX21_CLK_PWM_IPG_GATE	,	V_78
"ssi1_gate"	,	L_34
"cspi1_ipg_gate"	,	L_32
"bmi_gate"	,	L_49
IMX21_CLK_GPT2_IPG_GATE	,	V_76
"uart4_ipg_gate"	,	L_31
"imx21-i2c.0"	,	L_81
IMX21_CLK_SPLL	,	V_31
"fpm_gate"	,	L_11
IMX21_CLK_NFC_DIV	,	V_33
