
---------- Begin Simulation Statistics ----------
final_tick                                81469203000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177878                       # Simulator instruction rate (inst/s)
host_mem_usage                                 672008                       # Number of bytes of host memory used
host_op_rate                                   178227                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   562.18                       # Real time elapsed on the host
host_tick_rate                              144915415                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081469                       # Number of seconds simulated
sim_ticks                                 81469203000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.629384                       # CPI: cycles per instruction
system.cpu.discardedOps                        189360                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        30354492                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.613729                       # IPC: instructions per cycle
system.cpu.numCycles                        162938406                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132583914                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115257                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        296423                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          396                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       593980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          520                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1190509                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            520                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485858                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735553                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81006                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103790                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101797                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905266                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65380                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51418956                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51418956                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51419448                       # number of overall hits
system.cpu.dcache.overall_hits::total        51419448                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       651159                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         651159                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       659085                       # number of overall misses
system.cpu.dcache.overall_misses::total        659085                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21650814498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21650814498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21650814498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21650814498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52070115                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52070115                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52078533                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52078533                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012505                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012505                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012656                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012656                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33249.658682                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33249.658682                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32849.806168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32849.806168                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       226303                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3418                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.209187                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       537679                       # number of writebacks
system.cpu.dcache.writebacks::total            537679                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        63288                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        63288                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        63288                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        63288                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       587871                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       587871                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       595793                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       595793                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  19497753000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19497753000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20178570499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20178570499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011290                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011290                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011440                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011440                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33166.720250                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33166.720250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33868.424938                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33868.424938                       # average overall mshr miss latency
system.cpu.dcache.replacements                 593745                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40804566                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40804566                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       316467                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        316467                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7081029000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7081029000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41121033                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41121033                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007696                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007696                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22375.252396                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22375.252396                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          887                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          887                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       315580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6739999500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6739999500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21357.498891                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21357.498891                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10614390                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10614390                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       334692                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       334692                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14569785498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14569785498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030568                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030568                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43531.920387                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43531.920387                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62401                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62401                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       272291                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272291                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12757753500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12757753500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024869                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024869                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46853.379289                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46853.379289                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          492                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           492                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7926                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7926                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.941554                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.941554                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    680817499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    680817499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.941079                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.941079                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85940.103383                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85940.103383                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  81469203000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2011.388371                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52015317                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            595793                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.304344                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2011.388371                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          604                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52674402                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52674402                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81469203000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81469203000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81469203000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685797                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474914                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024799                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277760                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277760                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277760                       # number of overall hits
system.cpu.icache.overall_hits::total        10277760                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          738                       # number of overall misses
system.cpu.icache.overall_misses::total           738                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54260500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54260500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54260500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54260500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278498                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278498                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278498                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278498                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73523.712737                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73523.712737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73523.712737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73523.712737                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.icache.writebacks::total               233                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          738                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53522500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53522500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53522500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53522500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72523.712737                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72523.712737                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72523.712737                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72523.712737                       # average overall mshr miss latency
system.cpu.icache.replacements                    233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277760                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277760                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           738                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54260500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54260500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73523.712737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73523.712737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53522500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53522500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72523.712737                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72523.712737                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  81469203000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           406.898994                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278498                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13927.504065                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   406.898994                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.397362                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.397362                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.493164                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279236                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279236                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81469203000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81469203000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81469203000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  81469203000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   72                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               415282                       # number of demand (read+write) hits
system.l2.demand_hits::total                   415354                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  72                       # number of overall hits
system.l2.overall_hits::.cpu.data              415282                       # number of overall hits
system.l2.overall_hits::total                  415354                       # number of overall hits
system.l2.demand_misses::.cpu.inst                666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             180511                       # number of demand (read+write) misses
system.l2.demand_misses::total                 181177                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               666                       # number of overall misses
system.l2.overall_misses::.cpu.data            180511                       # number of overall misses
system.l2.overall_misses::total                181177                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51638500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14861596000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14913234500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51638500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14861596000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14913234500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           595793                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               596531                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          595793                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              596531                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.902439                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.302976                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.303718                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.902439                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.302976                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.303718                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77535.285285                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82330.694528                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82313.066780                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77535.285285                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82330.694528                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82313.066780                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               63410                       # number of writebacks
system.l2.writebacks::total                     63410                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        180505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            181171                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       180505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           181171                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44978500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13056169000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13101147500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44978500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13056169000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13101147500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.902439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.302966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.303708                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.902439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.302966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.303708                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67535.285285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72331.342622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72313.711908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67535.285285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72331.342622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72313.711908                       # average overall mshr miss latency
system.l2.replacements                         115771                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       537679                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           537679                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       537679                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       537679                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          221                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              221                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          221                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          221                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            144605                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                144605                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127715                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127715                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10807645500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10807645500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        272320                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272320                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.468989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.468989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84623.149199                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84623.149199                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9530495500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9530495500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.468989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.468989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74623.149199                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74623.149199                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51638500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51638500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.902439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.902439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77535.285285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77535.285285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44978500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44978500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.902439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.902439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67535.285285                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67535.285285                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        270677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            270677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        52796                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52796                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4053950500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4053950500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       323473                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        323473                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.163216                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.163216                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76785.182590                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76785.182590                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        52790                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52790                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3525673500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3525673500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.163198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.163198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66786.768327                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66786.768327                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  81469203000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63141.002596                       # Cycle average of tags in use
system.l2.tags.total_refs                     1190106                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    181307                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.564038                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      87.896484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       122.686138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     62930.419974                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963455                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5527                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        59997                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2561533                       # Number of tag accesses
system.l2.tags.data_accesses                  2561533                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81469203000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     63410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    180499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006561306750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3824                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3824                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              439827                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              59626                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      181171                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63410                       # Number of write requests accepted
system.mem_ctrls.readBursts                    181171                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63410                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.39                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                181171                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63410                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  121069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.372385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.364434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.058794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3548     92.78%     92.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          256      6.69%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      0.08%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           12      0.31%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.10%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3824                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.574791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.549758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.928606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2745     71.78%     71.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      0.39%     72.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1014     26.52%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               47      1.23%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3824                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11594944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4058240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    142.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     49.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   81388659000                       # Total gap between requests
system.mem_ctrls.avgGap                     332767.71                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11551936                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4056448                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 523191.567247810191                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 141795127.172165900469                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 49791183.056007064879                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          666                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       180505                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        63410                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17697000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5615279500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1865516069250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26572.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31108.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  29419903.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11552320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11594944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4058240                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4058240                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          666                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       180505                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         181171                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        63410                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         63410                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       523192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    141799841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        142323032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       523192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       523192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     49813179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        49813179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     49813179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       523192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    141799841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       192136211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               181165                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               63382                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11275                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        11349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3943                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4099                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3938                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3962                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3775                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3899                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3885                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3868                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2236132750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             905825000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5632976500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12343.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31093.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              132578                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              44428                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.18                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.10                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        67541                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   231.726033                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   127.788647                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   290.770678                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        41513     61.46%     61.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8019     11.87%     73.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1308      1.94%     75.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          962      1.42%     76.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8635     12.78%     89.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1327      1.96%     91.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          279      0.41%     91.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          288      0.43%     92.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5210      7.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        67541                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11594560                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4056448                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              142.318319                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               49.791183                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.50                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  81469203000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       243566820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       129458835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      649361580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     168903540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6430978320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19304129580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  15028065120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   41954463795                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   514.973294                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  38875884250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2720380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  39872938750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       238675920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       126859260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      644156520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     161950500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6430978320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18810943920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  15443379360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   41856943800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   513.776277                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  39961229250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2720380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38787593750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  81469203000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              53456                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        63410                       # Transaction distribution
system.membus.trans_dist::CleanEvict            51842                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127715                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127715                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53456                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       477594                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 477594                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     15653184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                15653184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            181171                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  181171    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              181171                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  81469203000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           582964000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          973787000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            324211                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       601089                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          108427                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272320                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272320                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       323473                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1709                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1785331                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1787040                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     72542208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               72604352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          115771                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4058240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           712302                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001289                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035876                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 711384     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    918      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             712302                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  81469203000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1133166500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1107499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         893692494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
