-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    weights_V_data_V_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    weights_V_data_V_empty_n : IN STD_LOGIC;
    weights_V_data_V_read : OUT STD_LOGIC;
    weights_V_keep_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_V_keep_V_empty_n : IN STD_LOGIC;
    weights_V_keep_V_read : OUT STD_LOGIC;
    weights_V_strb_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_V_strb_V_empty_n : IN STD_LOGIC;
    weights_V_strb_V_read : OUT STD_LOGIC;
    weights_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    weights_V_last_V_empty_n : IN STD_LOGIC;
    weights_V_last_V_read : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    in_r_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_r_TVALID : IN STD_LOGIC;
    in_r_TREADY : OUT STD_LOGIC;
    in_r_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    in_r_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    in_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_r_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC;
    out_r_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_r_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    in_r_TDATA_blk_n : OUT STD_LOGIC;
    weights_V_data_V_blk_n : OUT STD_LOGIC;
    weights_V_keep_V_blk_n : OUT STD_LOGIC;
    weights_V_strb_V_blk_n : OUT STD_LOGIC;
    weights_V_last_V_blk_n : OUT STD_LOGIC;
    out_r_TDATA_blk_n : OUT STD_LOGIC );
end;


architecture behav of kernel is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000010";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000100000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000001000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000100000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000010000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000100000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000010000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000100000000000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000010000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000100000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (29 downto 0) := "000000000001000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (29 downto 0) := "000000000010000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (29 downto 0) := "000000000100000000000000000000";
    constant ap_ST_fsm_pp0_stage21 : STD_LOGIC_VECTOR (29 downto 0) := "000000001000000000000000000000";
    constant ap_ST_fsm_pp0_stage22 : STD_LOGIC_VECTOR (29 downto 0) := "000000010000000000000000000000";
    constant ap_ST_fsm_pp0_stage23 : STD_LOGIC_VECTOR (29 downto 0) := "000000100000000000000000000000";
    constant ap_ST_fsm_pp0_stage24 : STD_LOGIC_VECTOR (29 downto 0) := "000001000000000000000000000000";
    constant ap_ST_fsm_pp0_stage25 : STD_LOGIC_VECTOR (29 downto 0) := "000010000000000000000000000000";
    constant ap_ST_fsm_pp0_stage26 : STD_LOGIC_VECTOR (29 downto 0) := "000100000000000000000000000000";
    constant ap_ST_fsm_pp0_stage27 : STD_LOGIC_VECTOR (29 downto 0) := "001000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage28 : STD_LOGIC_VECTOR (29 downto 0) := "010000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage29 : STD_LOGIC_VECTOR (29 downto 0) := "100000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv9_C0 : STD_LOGIC_VECTOR (8 downto 0) := "011000000";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv9_5F : STD_LOGIC_VECTOR (8 downto 0) := "001011111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_BFF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000101111111111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv60_0 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_101F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000000111111000";
    constant ap_const_lv32_10200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000001000000000";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_10400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000010000000000";
    constant ap_const_lv32_400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv15_35 : STD_LOGIC_VECTOR (14 downto 0) := "000000000110101";
    constant ap_const_lv16_52 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001010010";
    constant ap_const_lv15_2E : STD_LOGIC_VECTOR (14 downto 0) := "000000000101110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv14_1D : STD_LOGIC_VECTOR (13 downto 0) := "00000000011101";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv15_3D : STD_LOGIC_VECTOR (14 downto 0) := "000000000111101";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv16_FF9F : STD_LOGIC_VECTOR (15 downto 0) := "1111111110011111";
    constant ap_const_lv16_5B : STD_LOGIC_VECTOR (15 downto 0) := "0000000001011011";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv16_65 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001100101";
    constant ap_const_lv15_7FCF : STD_LOGIC_VECTOR (14 downto 0) := "111111111001111";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv15_7FCD : STD_LOGIC_VECTOR (14 downto 0) := "111111111001101";
    constant ap_const_lv16_81 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000001";
    constant ap_const_lv16_100 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv16_80 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv15_5B : STD_LOGIC_VECTOR (14 downto 0) := "000000001011011";
    constant ap_const_lv15_1D : STD_LOGIC_VECTOR (14 downto 0) := "000000000011101";
    constant ap_const_lv16_FFAA : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101010";
    constant ap_const_lv16_F : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001111";
    constant ap_const_lv15_47 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000111";
    constant ap_const_lv15_72 : STD_LOGIC_VECTOR (14 downto 0) := "000000001110010";
    constant ap_const_lv16_FFF7 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111110111";
    constant ap_const_lv16_FFB9 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110111001";
    constant ap_const_lv16_FFA7 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110100111";
    constant ap_const_lv16_6A : STD_LOGIC_VECTOR (15 downto 0) := "0000000001101010";
    constant ap_const_lv14_28 : STD_LOGIC_VECTOR (13 downto 0) := "00000000101000";
    constant ap_const_lv14_25 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100101";
    constant ap_const_lv16_FFD2 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111010010";
    constant ap_const_lv16_5F : STD_LOGIC_VECTOR (15 downto 0) := "0000000001011111";
    constant ap_const_lv15_58 : STD_LOGIC_VECTOR (14 downto 0) := "000000001011000";
    constant ap_const_lv15_2A : STD_LOGIC_VECTOR (14 downto 0) := "000000000101010";
    constant ap_const_lv15_7FD5 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010101";
    constant ap_const_lv15_7FE6 : STD_LOGIC_VECTOR (14 downto 0) := "111111111100110";
    constant ap_const_lv14_3FF6 : STD_LOGIC_VECTOR (13 downto 0) := "11111111110110";
    constant ap_const_lv14_3FED : STD_LOGIC_VECTOR (13 downto 0) := "11111111101101";
    constant ap_const_lv16_FF95 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110010101";
    constant ap_const_lv16_FF8E : STD_LOGIC_VECTOR (15 downto 0) := "1111111110001110";
    constant ap_const_lv16_57 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001010111";
    constant ap_const_lv16_FFB3 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110110011";
    constant ap_const_lv16_FFBC : STD_LOGIC_VECTOR (15 downto 0) := "1111111110111100";
    constant ap_const_lv16_FFE3 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111100011";
    constant ap_const_lv15_6F : STD_LOGIC_VECTOR (14 downto 0) := "000000001101111";
    constant ap_const_lv15_C : STD_LOGIC_VECTOR (14 downto 0) := "000000000001100";
    constant ap_const_lv15_7FCA : STD_LOGIC_VECTOR (14 downto 0) := "111111111001010";
    constant ap_const_lv14_3FEA : STD_LOGIC_VECTOR (13 downto 0) := "11111111101010";
    constant ap_const_lv15_7FCC : STD_LOGIC_VECTOR (14 downto 0) := "111111111001100";
    constant ap_const_lv16_FFBB : STD_LOGIC_VECTOR (15 downto 0) := "1111111110111011";
    constant ap_const_lv16_FFA5 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110100101";
    constant ap_const_lv15_7FD1 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010001";
    constant ap_const_lv15_7FEC : STD_LOGIC_VECTOR (14 downto 0) := "111111111101100";
    constant ap_const_lv16_FFA6 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110100110";
    constant ap_const_lv16_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001001";
    constant ap_const_lv15_29 : STD_LOGIC_VECTOR (14 downto 0) := "000000000101001";
    constant ap_const_lv15_5E : STD_LOGIC_VECTOR (14 downto 0) := "000000001011110";
    constant ap_const_lv16_FF9D : STD_LOGIC_VECTOR (15 downto 0) := "1111111110011101";
    constant ap_const_lv14_32 : STD_LOGIC_VECTOR (13 downto 0) := "00000000110010";
    constant ap_const_lv14_D : STD_LOGIC_VECTOR (13 downto 0) := "00000000001101";
    constant ap_const_lv15_5A : STD_LOGIC_VECTOR (14 downto 0) := "000000001011010";
    constant ap_const_lv15_7FC2 : STD_LOGIC_VECTOR (14 downto 0) := "111111111000010";
    constant ap_const_lv16_FFBF : STD_LOGIC_VECTOR (15 downto 0) := "1111111110111111";
    constant ap_const_lv16_FFE6 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111100110";
    constant ap_const_lv16_FFC5 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111000101";
    constant ap_const_lv16_5A : STD_LOGIC_VECTOR (15 downto 0) := "0000000001011010";
    constant ap_const_lv16_61 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001100001";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv15_7FF3 : STD_LOGIC_VECTOR (14 downto 0) := "111111111110011";
    constant ap_const_lv16_FF8A : STD_LOGIC_VECTOR (15 downto 0) := "1111111110001010";
    constant ap_const_lv15_7FD2 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010010";
    constant ap_const_lv15_18 : STD_LOGIC_VECTOR (14 downto 0) := "000000000011000";
    constant ap_const_lv16_17 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010111";
    constant ap_const_lv16_FF98 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110011000";
    constant ap_const_lv14_2B : STD_LOGIC_VECTOR (13 downto 0) := "00000000101011";
    constant ap_const_lv14_27 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100111";
    constant ap_const_lv15_7FC3 : STD_LOGIC_VECTOR (14 downto 0) := "111111111000011";
    constant ap_const_lv15_9 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001001";
    constant ap_const_lv14_1E : STD_LOGIC_VECTOR (13 downto 0) := "00000000011110";
    constant ap_const_lv14_17 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010111";
    constant ap_const_lv15_7FE1 : STD_LOGIC_VECTOR (14 downto 0) := "111111111100001";
    constant ap_const_lv15_59 : STD_LOGIC_VECTOR (14 downto 0) := "000000001011001";
    constant ap_const_lv15_28 : STD_LOGIC_VECTOR (14 downto 0) := "000000000101000";
    constant ap_const_lv16_FFA2 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110100010";
    constant ap_const_lv16_FFDB : STD_LOGIC_VECTOR (15 downto 0) := "1111111111011011";
    constant ap_const_lv14_7 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000111";
    constant ap_const_lv16_FFB4 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110110100";
    constant ap_const_lv16_27 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100111";
    constant ap_const_lv16_FFC9 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111001001";
    constant ap_const_lv16_FFAF : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101111";
    constant ap_const_lv16_4F : STD_LOGIC_VECTOR (15 downto 0) := "0000000001001111";
    constant ap_const_lv16_2E : STD_LOGIC_VECTOR (15 downto 0) := "0000000000101110";
    constant ap_const_lv15_71 : STD_LOGIC_VECTOR (14 downto 0) := "000000001110001";
    constant ap_const_lv15_E : STD_LOGIC_VECTOR (14 downto 0) := "000000000001110";
    constant ap_const_lv16_FF9A : STD_LOGIC_VECTOR (15 downto 0) := "1111111110011010";
    constant ap_const_lv16_35 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000110101";
    constant ap_const_lv16_36 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000110110";
    constant ap_const_lv16_4A : STD_LOGIC_VECTOR (15 downto 0) := "0000000001001010";
    constant ap_const_lv15_7FDB : STD_LOGIC_VECTOR (14 downto 0) := "111111111011011";
    constant ap_const_lv14_31 : STD_LOGIC_VECTOR (13 downto 0) := "00000000110001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv15_37 : STD_LOGIC_VECTOR (14 downto 0) := "000000000110111";
    constant ap_const_lv16_FFB6 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110110110";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv15_7FE5 : STD_LOGIC_VECTOR (14 downto 0) := "111111111100101";
    constant ap_const_lv15_3E : STD_LOGIC_VECTOR (14 downto 0) := "000000000111110";
    constant ap_const_lv15_43 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000011";
    constant ap_const_lv16_FFCD : STD_LOGIC_VECTOR (15 downto 0) := "1111111111001101";
    constant ap_const_lv16_FF81 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110000001";
    constant ap_const_lv15_7FED : STD_LOGIC_VECTOR (14 downto 0) := "111111111101101";
    constant ap_const_lv15_7FDE : STD_LOGIC_VECTOR (14 downto 0) := "111111111011110";
    constant ap_const_lv15_7FD6 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010110";
    constant ap_const_lv15_7FDF : STD_LOGIC_VECTOR (14 downto 0) := "111111111011111";
    constant ap_const_lv16_FFB2 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110110010";
    constant ap_const_lv16_FFD6 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111010110";
    constant ap_const_lv15_7FCB : STD_LOGIC_VECTOR (14 downto 0) := "111111111001011";
    constant ap_const_lv15_7FC9 : STD_LOGIC_VECTOR (14 downto 0) := "111111111001001";
    constant ap_const_lv13_15 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010101";
    constant ap_const_lv13_1F : STD_LOGIC_VECTOR (12 downto 0) := "0000000011111";
    constant ap_const_lv16_FFAE : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101110";
    constant ap_const_lv13_13 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010011";
    constant ap_const_lv13_19 : STD_LOGIC_VECTOR (12 downto 0) := "0000000011001";
    constant ap_const_lv16_FF99 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110011001";
    constant ap_const_lv16_FFA4 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110100100";
    constant ap_const_lv15_7FC7 : STD_LOGIC_VECTOR (14 downto 0) := "111111111000111";
    constant ap_const_lv15_16 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010110";
    constant ap_const_lv15_67 : STD_LOGIC_VECTOR (14 downto 0) := "000000001100111";
    constant ap_const_lv15_7FDA : STD_LOGIC_VECTOR (14 downto 0) := "111111111011010";
    constant ap_const_lv15_15 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010101";
    constant ap_const_lv16_FFCF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111001111";
    constant ap_const_lv16_67 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001100111";
    constant ap_const_lv16_FFB1 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110110001";
    constant ap_const_lv15_2D : STD_LOGIC_VECTOR (14 downto 0) := "000000000101101";
    constant ap_const_lv15_7FD0 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010000";
    constant ap_const_lv16_FFED : STD_LOGIC_VECTOR (15 downto 0) := "1111111111101101";
    constant ap_const_lv16_59 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001011001";
    constant ap_const_lv15_33 : STD_LOGIC_VECTOR (14 downto 0) := "000000000110011";
    constant ap_const_lv15_54 : STD_LOGIC_VECTOR (14 downto 0) := "000000001010100";
    constant ap_const_lv16_FFE1 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111100001";
    constant ap_const_lv16_FFBD : STD_LOGIC_VECTOR (15 downto 0) := "1111111110111101";
    constant ap_const_lv15_1A : STD_LOGIC_VECTOR (14 downto 0) := "000000000011010";
    constant ap_const_lv15_56 : STD_LOGIC_VECTOR (14 downto 0) := "000000001010110";
    constant ap_const_lv16_FFEA : STD_LOGIC_VECTOR (15 downto 0) := "1111111111101010";
    constant ap_const_lv16_6C : STD_LOGIC_VECTOR (15 downto 0) := "0000000001101100";
    constant ap_const_lv15_4F : STD_LOGIC_VECTOR (14 downto 0) := "000000001001111";
    constant ap_const_lv15_57 : STD_LOGIC_VECTOR (14 downto 0) := "000000001010111";
    constant ap_const_lv16_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000011";
    constant ap_const_lv16_FFA0 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110100000";
    constant ap_const_lv16_FFA8 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101000";
    constant ap_const_lv16_4E : STD_LOGIC_VECTOR (15 downto 0) := "0000000001001110";
    constant ap_const_lv16_FFB7 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110110111";
    constant ap_const_lv15_51 : STD_LOGIC_VECTOR (14 downto 0) := "000000001010001";
    constant ap_const_lv16_FF94 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110010100";
    constant ap_const_lv14_36 : STD_LOGIC_VECTOR (13 downto 0) := "00000000110110";
    constant ap_const_lv14_2A : STD_LOGIC_VECTOR (13 downto 0) := "00000000101010";
    constant ap_const_lv15_60 : STD_LOGIC_VECTOR (14 downto 0) := "000000001100000";
    constant ap_const_lv15_4D : STD_LOGIC_VECTOR (14 downto 0) := "000000001001101";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv16_FF8D : STD_LOGIC_VECTOR (15 downto 0) := "1111111110001101";
    constant ap_const_lv16_FFCC : STD_LOGIC_VECTOR (15 downto 0) := "1111111111001100";
    constant ap_const_lv16_4B : STD_LOGIC_VECTOR (15 downto 0) := "0000000001001011";
    constant ap_const_lv16_2B : STD_LOGIC_VECTOR (15 downto 0) := "0000000000101011";
    constant ap_const_lv16_32 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000110010";
    constant ap_const_lv16_FF97 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110010111";
    constant ap_const_lv15_24 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100100";
    constant ap_const_lv16_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000101";
    constant ap_const_lv16_FFA1 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110100001";
    constant ap_const_lv15_7FCE : STD_LOGIC_VECTOR (14 downto 0) := "111111111001110";
    constant ap_const_lv16_FFAC : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101100";
    constant ap_const_lv16_FFF9 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111001";
    constant ap_const_lv16_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000110";
    constant ap_const_lv16_FFAB : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101011";
    constant ap_const_lv15_48 : STD_LOGIC_VECTOR (14 downto 0) := "000000001001000";
    constant ap_const_lv15_26 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100110";
    constant ap_const_lv15_55 : STD_LOGIC_VECTOR (14 downto 0) := "000000001010101";
    constant ap_const_lv16_FFB5 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110110101";
    constant ap_const_lv14_16 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010110";
    constant ap_const_lv14_3FE2 : STD_LOGIC_VECTOR (13 downto 0) := "11111111100010";
    constant ap_const_lv15_3B : STD_LOGIC_VECTOR (14 downto 0) := "000000000111011";
    constant ap_const_lv15_7FF5 : STD_LOGIC_VECTOR (14 downto 0) := "111111111110101";
    constant ap_const_lv16_18 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000011000";
    constant ap_const_lv16_FFC2 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111000010";
    constant ap_const_lv16_B : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001011";
    constant ap_const_lv16_FF9E : STD_LOGIC_VECTOR (15 downto 0) := "1111111110011110";
    constant ap_const_lv16_FFB0 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110110000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv16_6F : STD_LOGIC_VECTOR (15 downto 0) := "0000000001101111";
    constant ap_const_lv16_FFAD : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101101";
    constant ap_const_lv16_46 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000110";
    constant ap_const_lv15_7FC6 : STD_LOGIC_VECTOR (14 downto 0) := "111111111000110";
    constant ap_const_lv15_4C : STD_LOGIC_VECTOR (14 downto 0) := "000000001001100";
    constant ap_const_lv16_45 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000101";
    constant ap_const_lv15_52 : STD_LOGIC_VECTOR (14 downto 0) := "000000001010010";
    constant ap_const_lv15_6E : STD_LOGIC_VECTOR (14 downto 0) := "000000001101110";
    constant ap_const_lv15_7FD4 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010100";
    constant ap_const_lv14_3FE6 : STD_LOGIC_VECTOR (13 downto 0) := "11111111100110";
    constant ap_const_lv13_1FF5 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110101";
    constant ap_const_lv15_7FDD : STD_LOGIC_VECTOR (14 downto 0) := "111111111011101";
    constant ap_const_lv14_19 : STD_LOGIC_VECTOR (13 downto 0) := "00000000011001";
    constant ap_const_lv16_4C : STD_LOGIC_VECTOR (15 downto 0) := "0000000001001100";
    constant ap_const_lv17_4F : STD_LOGIC_VECTOR (16 downto 0) := "00000000001001111";
    constant ap_const_lv14_2D : STD_LOGIC_VECTOR (13 downto 0) := "00000000101101";
    constant ap_const_lv14_3FEB : STD_LOGIC_VECTOR (13 downto 0) := "11111111101011";
    constant ap_const_lv15_2B : STD_LOGIC_VECTOR (14 downto 0) := "000000000101011";
    constant ap_const_lv13_B : STD_LOGIC_VECTOR (12 downto 0) := "0000000001011";
    constant ap_const_lv15_25 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100101";
    constant ap_const_lv13_D : STD_LOGIC_VECTOR (12 downto 0) := "0000000001101";
    constant ap_const_lv16_5E : STD_LOGIC_VECTOR (15 downto 0) := "0000000001011110";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage29 : signal is "none";
    signal io_acc_block_signal_op2926 : STD_LOGIC;
    signal and_ln152_reg_15312 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln194_reg_15356 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln220_reg_19016 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op2926_read_state31 : BOOLEAN;
    signal ap_block_state31_pp0_stage29_iter0 : BOOLEAN;
    signal ap_block_pp0_stage29_11001 : BOOLEAN;
    signal l1_iteration : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l1_write_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    signal l1_write_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l1_channel_idx : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l1_read_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_stripes_0_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_0_ce0 : STD_LOGIC;
    signal l1_stripes_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_0_ce1 : STD_LOGIC;
    signal l1_stripes_0_0_we1 : STD_LOGIC;
    signal l1_stripes_0_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_1_ce0 : STD_LOGIC;
    signal l1_stripes_0_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_1_ce1 : STD_LOGIC;
    signal l1_stripes_0_1_we1 : STD_LOGIC;
    signal l1_stripes_0_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_2_ce0 : STD_LOGIC;
    signal l1_stripes_0_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_2_ce1 : STD_LOGIC;
    signal l1_stripes_0_2_we1 : STD_LOGIC;
    signal l1_stripes_0_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_3_ce0 : STD_LOGIC;
    signal l1_stripes_0_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_3_ce1 : STD_LOGIC;
    signal l1_stripes_0_3_we1 : STD_LOGIC;
    signal l1_stripes_0_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_4_ce0 : STD_LOGIC;
    signal l1_stripes_0_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_4_ce1 : STD_LOGIC;
    signal l1_stripes_0_4_we1 : STD_LOGIC;
    signal l1_stripes_0_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_5_ce0 : STD_LOGIC;
    signal l1_stripes_0_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_5_ce1 : STD_LOGIC;
    signal l1_stripes_0_5_we1 : STD_LOGIC;
    signal l1_stripes_0_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_0_ce0 : STD_LOGIC;
    signal l1_stripes_1_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_0_ce1 : STD_LOGIC;
    signal l1_stripes_1_0_we1 : STD_LOGIC;
    signal l1_stripes_1_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_1_ce0 : STD_LOGIC;
    signal l1_stripes_1_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_1_ce1 : STD_LOGIC;
    signal l1_stripes_1_1_we1 : STD_LOGIC;
    signal l1_stripes_1_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_2_ce0 : STD_LOGIC;
    signal l1_stripes_1_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_2_ce1 : STD_LOGIC;
    signal l1_stripes_1_2_we1 : STD_LOGIC;
    signal l1_stripes_1_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_3_ce0 : STD_LOGIC;
    signal l1_stripes_1_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_3_ce1 : STD_LOGIC;
    signal l1_stripes_1_3_we1 : STD_LOGIC;
    signal l1_stripes_1_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_4_ce0 : STD_LOGIC;
    signal l1_stripes_1_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_4_ce1 : STD_LOGIC;
    signal l1_stripes_1_4_we1 : STD_LOGIC;
    signal l1_stripes_1_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_5_ce0 : STD_LOGIC;
    signal l1_stripes_1_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_5_ce1 : STD_LOGIC;
    signal l1_stripes_1_5_we1 : STD_LOGIC;
    signal l1_stripes_1_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_0_ce0 : STD_LOGIC;
    signal l1_stripes_2_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_0_ce1 : STD_LOGIC;
    signal l1_stripes_2_0_we1 : STD_LOGIC;
    signal l1_stripes_2_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_1_ce0 : STD_LOGIC;
    signal l1_stripes_2_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_1_ce1 : STD_LOGIC;
    signal l1_stripes_2_1_we1 : STD_LOGIC;
    signal l1_stripes_2_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_2_ce0 : STD_LOGIC;
    signal l1_stripes_2_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_2_ce1 : STD_LOGIC;
    signal l1_stripes_2_2_we1 : STD_LOGIC;
    signal l1_stripes_2_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_3_ce0 : STD_LOGIC;
    signal l1_stripes_2_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_3_ce1 : STD_LOGIC;
    signal l1_stripes_2_3_we1 : STD_LOGIC;
    signal l1_stripes_2_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_4_ce0 : STD_LOGIC;
    signal l1_stripes_2_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_4_ce1 : STD_LOGIC;
    signal l1_stripes_2_4_we1 : STD_LOGIC;
    signal l1_stripes_2_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_5_ce0 : STD_LOGIC;
    signal l1_stripes_2_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_5_ce1 : STD_LOGIC;
    signal l1_stripes_2_5_we1 : STD_LOGIC;
    signal l1_stripes_2_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_maxes_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l1_maxes_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l1_maxes_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l1_maxes_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_write_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    signal l2_iteration : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_read_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l2_read_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_stripes_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_ce0 : STD_LOGIC;
    signal l2_stripes_2_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_ce1 : STD_LOGIC;
    signal l2_stripes_2_0_we1 : STD_LOGIC;
    signal l2_stripes_2_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_ce0 : STD_LOGIC;
    signal l2_stripes_2_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_ce1 : STD_LOGIC;
    signal l2_stripes_2_1_we1 : STD_LOGIC;
    signal l2_stripes_2_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_ce0 : STD_LOGIC;
    signal l2_stripes_2_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_ce1 : STD_LOGIC;
    signal l2_stripes_2_2_we1 : STD_LOGIC;
    signal l2_stripes_2_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_ce0 : STD_LOGIC;
    signal l2_stripes_2_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_ce1 : STD_LOGIC;
    signal l2_stripes_2_3_we1 : STD_LOGIC;
    signal l2_stripes_2_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_ce0 : STD_LOGIC;
    signal l2_stripes_2_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_ce1 : STD_LOGIC;
    signal l2_stripes_2_4_we1 : STD_LOGIC;
    signal l2_stripes_2_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_ce0 : STD_LOGIC;
    signal l2_stripes_2_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_ce1 : STD_LOGIC;
    signal l2_stripes_2_5_we1 : STD_LOGIC;
    signal l2_stripes_2_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_ce0 : STD_LOGIC;
    signal l2_stripes_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_ce1 : STD_LOGIC;
    signal l2_stripes_0_0_we1 : STD_LOGIC;
    signal l2_stripes_0_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_ce0 : STD_LOGIC;
    signal l2_stripes_0_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_ce1 : STD_LOGIC;
    signal l2_stripes_0_1_we1 : STD_LOGIC;
    signal l2_stripes_0_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_ce0 : STD_LOGIC;
    signal l2_stripes_0_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_ce1 : STD_LOGIC;
    signal l2_stripes_0_2_we1 : STD_LOGIC;
    signal l2_stripes_0_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_ce0 : STD_LOGIC;
    signal l2_stripes_0_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_ce1 : STD_LOGIC;
    signal l2_stripes_0_3_we1 : STD_LOGIC;
    signal l2_stripes_0_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_ce0 : STD_LOGIC;
    signal l2_stripes_0_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_ce1 : STD_LOGIC;
    signal l2_stripes_0_4_we1 : STD_LOGIC;
    signal l2_stripes_0_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_ce0 : STD_LOGIC;
    signal l2_stripes_0_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_ce1 : STD_LOGIC;
    signal l2_stripes_0_5_we1 : STD_LOGIC;
    signal l2_stripes_0_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_kernel_sums_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_kernel_sums_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_kernel_sums_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_kernel_sums_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_kernel_sums_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_kernel_sums_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_kernel_sums_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_kernel_sums_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_stripes_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_ce0 : STD_LOGIC;
    signal l2_stripes_3_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_ce1 : STD_LOGIC;
    signal l2_stripes_3_0_we1 : STD_LOGIC;
    signal l2_stripes_3_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_ce0 : STD_LOGIC;
    signal l2_stripes_3_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_ce1 : STD_LOGIC;
    signal l2_stripes_3_1_we1 : STD_LOGIC;
    signal l2_stripes_3_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_ce0 : STD_LOGIC;
    signal l2_stripes_3_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_ce1 : STD_LOGIC;
    signal l2_stripes_3_2_we1 : STD_LOGIC;
    signal l2_stripes_3_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_ce0 : STD_LOGIC;
    signal l2_stripes_3_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_ce1 : STD_LOGIC;
    signal l2_stripes_3_3_we1 : STD_LOGIC;
    signal l2_stripes_3_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_ce0 : STD_LOGIC;
    signal l2_stripes_3_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_ce1 : STD_LOGIC;
    signal l2_stripes_3_4_we1 : STD_LOGIC;
    signal l2_stripes_3_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_ce0 : STD_LOGIC;
    signal l2_stripes_3_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_ce1 : STD_LOGIC;
    signal l2_stripes_3_5_we1 : STD_LOGIC;
    signal l2_stripes_3_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_ce0 : STD_LOGIC;
    signal l2_stripes_1_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_ce1 : STD_LOGIC;
    signal l2_stripes_1_0_we1 : STD_LOGIC;
    signal l2_stripes_1_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_ce0 : STD_LOGIC;
    signal l2_stripes_1_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_ce1 : STD_LOGIC;
    signal l2_stripes_1_1_we1 : STD_LOGIC;
    signal l2_stripes_1_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_ce0 : STD_LOGIC;
    signal l2_stripes_1_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_ce1 : STD_LOGIC;
    signal l2_stripes_1_2_we1 : STD_LOGIC;
    signal l2_stripes_1_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_ce0 : STD_LOGIC;
    signal l2_stripes_1_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_ce1 : STD_LOGIC;
    signal l2_stripes_1_3_we1 : STD_LOGIC;
    signal l2_stripes_1_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_ce0 : STD_LOGIC;
    signal l2_stripes_1_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_ce1 : STD_LOGIC;
    signal l2_stripes_1_4_we1 : STD_LOGIC;
    signal l2_stripes_1_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_ce0 : STD_LOGIC;
    signal l2_stripes_1_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_ce1 : STD_LOGIC;
    signal l2_stripes_1_5_we1 : STD_LOGIC;
    signal l2_stripes_1_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_maxes_idx : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal l2_maxes_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_ce0 : STD_LOGIC;
    signal l2_maxes_we0 : STD_LOGIC;
    signal l2_maxes_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_maxes_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_maxes_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_ce1 : STD_LOGIC;
    signal l2_maxes_we1 : STD_LOGIC;
    signal l2_maxes_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_maxes_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_weights_row_idx : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal l3_weights_rows_0_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_weights_rows_0_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_outputs_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_weights_rows_1_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_weights_rows_1_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_outputs_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_weights_rows_2_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_weights_rows_2_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_outputs_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_weights_rows_3_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_weights_rows_3_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_outputs_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_weights_rows_4_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_weights_rows_4_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_outputs_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_weights_rows_5_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_weights_rows_5_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_outputs_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_weights_rows_6_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_weights_rows_6_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_outputs_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_weights_rows_7_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_weights_rows_7_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_outputs_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_weights_rows_8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_weights_rows_8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_outputs_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_weights_rows_9_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_weights_rows_9_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_outputs_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_weights_rows_10_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_weights_rows_10_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_outputs_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_weights_rows_11_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_weights_rows_11_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_outputs_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_weights_rows_12_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_weights_rows_12_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_outputs_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_weights_rows_13_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_weights_rows_13_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_outputs_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_weights_rows_14_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_weights_rows_14_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_outputs_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_weights_rows_15_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_weights_rows_15_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l3_outputs_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l1_read_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l2_write_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln38_reg_15109 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage29 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal and_ln152_reg_15312_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln194_reg_15356_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln196_reg_15360 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln196_reg_15360_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_4499 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state42_pp0_stage10_iter1 : BOOLEAN;
    signal ap_predicate_op3145_write_state42 : BOOLEAN;
    signal ap_block_state42_io : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal icmp_ln72_reg_15121 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal reg_4503 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4507 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4511 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4515 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4519 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4523 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4527 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4531 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4535 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4539 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4543 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln38_fu_4593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln62_fu_4599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln62_reg_15113 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln56_fu_4605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln56_reg_15117 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln72_fu_4621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln76_fu_4627_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln76_reg_15125 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_reg_15130 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln120_fu_4639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln120_reg_15138 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln152_fu_4649_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln152_reg_15142 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln152_reg_15142_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln152_1_fu_4653_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln152_1_reg_15148 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln152_fu_4677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_reg_15316 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_reg_15321 : STD_LOGIC_VECTOR (0 downto 0);
    signal l2_maxes_idx_load_reg_15329 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_4703_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_76_reg_15335 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_addr_reg_15345 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_addr_1_reg_15351 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln194_fu_4731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln196_fu_4737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln233_fu_4749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln233_reg_15364 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln242_fu_4769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln242_reg_15372 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln242_reg_15372_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal l1_write_col_offset_s_reg_15378 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state33_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal tmp_data_V_2_reg_15384 : STD_LOGIC_VECTOR (63 downto 0);
    signal l1_channel_idx_load_reg_15395 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln45_fu_4876_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln45_1_fu_4880_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln45_1_reg_15404 : STD_LOGIC_VECTOR (2 downto 0);
    signal l2_maxes_addr_2_reg_15408 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_addr_3_reg_15413 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_load_reg_15418 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_maxes_load_1_reg_15424 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln47_fu_5061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln47_reg_15433 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state34_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal select_ln47_fu_5072_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln47_reg_15438 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln45_2_fu_5136_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln46_1_fu_5140_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_1_reg_15448 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_reg_15454 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_reg_15476 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_reg_15498 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_5_reg_15520 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_6_reg_15542 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_7_reg_15564 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_maxes_addr_4_reg_15586 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_addr_5_reg_15591 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_load_2_reg_15597 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_maxes_load_3_reg_15603 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln47_1_fu_5228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln47_1_reg_15609 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state35_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal trunc_ln45_3_fu_5274_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln47_2_fu_5284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln47_2_reg_15618 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln47_4_fu_5296_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln47_4_reg_15623 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln47_5_fu_5304_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln47_5_reg_15630 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln45_4_fu_5312_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln45_4_reg_15635 : STD_LOGIC_VECTOR (1 downto 0);
    signal l2_maxes_addr_6_reg_15639 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_addr_7_reg_15645 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_load_4_reg_15651 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_maxes_load_5_reg_15657 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln47_6_fu_5381_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln47_6_reg_15663 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state6_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state36_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal trunc_ln45_5_fu_5396_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln45_5_reg_15670 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln46_4_fu_5400_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_4_reg_15674 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln47_4_fu_5406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln47_4_reg_15679 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln47_2_fu_5421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln47_2_reg_15686 : STD_LOGIC_VECTOR (0 downto 0);
    signal l2_maxes_load_6_reg_15691 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_maxes_load_7_reg_15697 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln45_6_fu_5454_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln45_6_reg_15703 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state7_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state37_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal icmp_ln47_5_fu_5464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln47_5_reg_15707 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_7_fu_5478_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln45_7_reg_15713 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln46_6_fu_5482_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_6_reg_15717 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln47_10_fu_5527_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln47_10_reg_15723 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state8_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state38_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal icmp_ln47_6_fu_5534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln47_6_reg_15730 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_8_fu_5546_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln45_8_reg_15735 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln47_7_fu_5556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln47_7_reg_15739 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln47_6_fu_5578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln47_6_reg_15744 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln47_12_fu_5623_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln47_12_reg_15749 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state9_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state39_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal select_ln47_14_fu_5635_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal l1_read_row_offset_l_1_reg_15759 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln86_fu_5707_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln86_reg_15767 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_5715_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_reg_15777 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_load_reg_15785 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_load_reg_15792 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_load_reg_15799 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_load_reg_15806 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_load_reg_15813 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_load_reg_15820 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_0_load_1_reg_15827 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_load_1_reg_15834 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_load_1_reg_15841 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_load_1_reg_15848 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_load_1_reg_15855 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_load_1_reg_15862 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_load_1_reg_15869 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_load_1_reg_15875 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_load_1_reg_15881 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_load_1_reg_15887 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_load_1_reg_15893 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_load_1_reg_15899 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_load_1_reg_15905 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_load_1_reg_15911 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_load_1_reg_15917 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_load_1_reg_15923 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_load_1_reg_15929 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_load_1_reg_15935 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_5733_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_15941 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln86_1_fu_5815_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln86_1_reg_16040 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln86_2_fu_5862_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln86_2_reg_16052 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_22_fu_5870_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_reg_16064 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln97_2_fu_5891_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_2_reg_16073 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln97_fu_5918_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln97_reg_16078 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4547_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_16083 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln97_3_fu_5934_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln97_3_reg_16090 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_12_fu_5951_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln97_12_reg_16095 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_5955_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_reg_16101 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_5970_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_16109 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14128_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln97_4_reg_16115 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_6037_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_reg_16120 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14120_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln97_reg_16128 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_6054_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_16133 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4564_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_reg_16142 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln97_48_fu_6071_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_48_reg_16150 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_13_fu_6075_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_reg_16155 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_6120_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_reg_16162 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln97_72_fu_6151_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_72_reg_16169 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_15_fu_6177_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_reg_16174 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_6194_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_reg_16182 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_6211_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_reg_16190 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln97_96_fu_6257_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln97_96_reg_16197 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_fu_6261_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_reg_16202 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_6280_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_reg_16210 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln97_104_fu_6291_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_104_reg_16215 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_106_fu_6325_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln97_106_reg_16220 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_23_fu_6390_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_reg_16225 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_6401_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_reg_16234 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln97_54_fu_6418_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln97_54_reg_16241 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_25_fu_6430_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_reg_16246 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_6459_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_reg_16252 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14224_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_2_reg_16260 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14136_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_11_reg_16265 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14216_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_18_reg_16270 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14200_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_22_reg_16275 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14176_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_34_reg_16280 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14160_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_43_reg_16285 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14208_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_49_reg_16290 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_14184_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_59_reg_16295 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_14144_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_61_reg_16300 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14168_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln109_68_reg_16305 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14152_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_78_reg_16310 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14192_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_84_reg_16315 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln97_11_fu_6483_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_11_reg_16320 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal zext_ln97_20_fu_6506_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_20_reg_16325 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_6_fu_6523_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_16331 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_reg_16339 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln97_38_fu_6582_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_38_reg_16344 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_46_fu_6624_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_46_reg_16349 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_11_fu_6666_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_reg_16354 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_6733_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_reg_16359 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln97_59_fu_6744_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln97_59_reg_16366 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln97_76_fu_6792_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln97_76_reg_16371 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_16376 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln97_32_fu_6866_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln97_32_reg_16381 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln97_25_fu_6939_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln97_25_reg_16386 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln97_32_fu_6962_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln97_32_reg_16391 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln97_125_fu_6968_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_125_reg_16396 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14232_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_reg_16401 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14295_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_9_reg_16406 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14311_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_16_reg_16411 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_23_fu_6986_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_23_reg_16416 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_14328_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_24_reg_16421 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14255_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_30_reg_16426 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_32_fu_7001_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_32_reg_16431 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_14248_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_37_reg_16436 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14287_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_42_reg_16441 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14240_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_44_reg_16446 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_52_fu_7023_p2 : STD_LOGIC_VECTOR (17 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln109_52_fu_7023_p2 : signal is "no";
    signal add_ln109_52_reg_16451 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_14263_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_54_reg_16456 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14303_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_56_reg_16461 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_66_fu_7028_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_66_reg_16466 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_92_fu_7034_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln109_92_reg_16471 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln97_2_fu_7068_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln97_2_reg_16476 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal add_ln109_1_fu_7545_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_1_reg_16481 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_13_fu_7564_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_13_reg_16486 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_28_fu_7648_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln109_28_reg_16491 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln109_39_fu_7683_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_39_reg_16496 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_46_fu_7700_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_46_reg_16501 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_58_fu_7723_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_58_reg_16506 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_64_fu_7746_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_64_reg_16511 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_70_fu_7764_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_70_reg_16516 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_14372_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_71_reg_16521 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_75_fu_7779_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_75_reg_16526 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_82_fu_7788_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln109_82_fu_7788_p2 : signal is "no";
    signal add_ln109_82_reg_16531 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_86_fu_7796_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln109_86_fu_7796_p2 : signal is "no";
    signal add_ln109_86_reg_16536 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_89_fu_7810_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln109_89_fu_7810_p2 : signal is "no";
    signal add_ln109_89_reg_16541 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_97_fu_7840_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_97_reg_16546 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_100_fu_7854_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_100_reg_16551 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_103_fu_7868_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_103_reg_16556 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_15_fu_7912_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln109_15_reg_16561 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal add_ln109_5_fu_7955_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln109_5_reg_16566 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln109_65_fu_7967_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln109_65_reg_16571 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln109_77_fu_7991_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln109_77_reg_16576 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln109_7_fu_8070_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln109_7_reg_16581 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal select_ln117_fu_8128_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln117_1_fu_8146_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln117_2_fu_8164_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln117_3_fu_8182_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln129_fu_8296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln129_1_fu_8330_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln140_1_fu_8363_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln92_fu_8376_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_reg_16630 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state17_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state41_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal icmp_ln140_fu_8438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln140_reg_16815 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln161_fu_8495_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln161_reg_16821 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_state18_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal icmp_ln210_fu_8567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln210_reg_17066 : STD_LOGIC_VECTOR (0 downto 0);
    signal l2_read_row_offset_l_reg_17071 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_state19_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal select_ln162_fu_8625_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln162_reg_17076 : STD_LOGIC_VECTOR (2 downto 0);
    signal l2_stripes_2_0_load_reg_17086 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_load_reg_17092 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_load_reg_17098 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_load_reg_17104 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_load_reg_17110 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_load_reg_17116 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_load_reg_17122 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_load_reg_17128 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_load_reg_17134 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_load_reg_17140 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_load_reg_17146 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_load_reg_17152 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4451_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_reg_17158 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_load_reg_17167 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_load_reg_17173 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_load_reg_17179 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_load_reg_17185 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_load_reg_17191 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_load_reg_17197 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_load_reg_17203 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_load_reg_17209 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_load_reg_17215 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_load_reg_17221 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_load_reg_17227 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_load_reg_17233 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4492_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_1_reg_17239 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_load_1_reg_17250 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_load_1_reg_17256 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_load_1_reg_17262 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_load_1_reg_17268 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_load_1_reg_17274 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_load_1_reg_17280 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_load_1_reg_17286 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_load_1_reg_17292 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_load_1_reg_17298 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_load_1_reg_17304 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_load_1_reg_17310 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_load_1_reg_17316 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_2_fu_8673_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_2_reg_17322 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_load_1_reg_17328 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_load_1_reg_17335 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_load_1_reg_17342 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_load_1_reg_17349 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_load_1_reg_17356 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_load_1_reg_17363 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_load_1_reg_17370 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_load_1_reg_17377 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_load_1_reg_17384 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_load_1_reg_17391 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_load_1_reg_17398 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_load_1_reg_17405 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln162_1_fu_8750_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln162_1_reg_17532 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln162_2_fu_8797_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln162_2_reg_17548 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln233_fu_8831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln172_1_fu_8874_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_1_reg_17571 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_state20_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal mul_ln172_fu_14487_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_reg_17576 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_1_fu_14493_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_1_reg_17581 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_3_fu_14499_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_3_reg_17586 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_4_fu_14505_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_4_reg_17591 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_5_fu_14511_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_5_reg_17596 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_6_fu_8908_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_6_reg_17601 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_7_fu_14517_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_7_reg_17606 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_13_fu_8934_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_13_reg_17611 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_8_fu_14523_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_8_reg_17616 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_10_fu_14529_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_10_reg_17621 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_11_fu_14535_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_11_reg_17626 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_12_fu_14541_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_12_reg_17631 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_13_fu_8958_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_13_reg_17636 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_16_fu_8964_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_16_reg_17641 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_48_fu_8967_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_48_reg_17648 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_14_fu_8970_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_14_reg_17653 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_15_fu_14547_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_15_reg_17658 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_16_fu_14553_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_16_reg_17663 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_17_fu_14559_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_17_reg_17668 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_18_fu_14565_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_18_reg_17673 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln154_3_fu_9026_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_3_reg_17678 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_load_2_reg_17689 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_load_2_reg_17695 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_load_2_reg_17701 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_load_2_reg_17707 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_load_2_reg_17713 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_load_2_reg_17719 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_load_2_reg_17725 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_load_2_reg_17731 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_load_2_reg_17737 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_load_2_reg_17743 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_load_2_reg_17749 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_load_2_reg_17755 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_4_reg_17761 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_load_2_reg_17769 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_load_2_reg_17775 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_load_2_reg_17781 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_load_2_reg_17787 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_load_2_reg_17793 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_load_2_reg_17799 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_load_2_reg_17805 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_load_2_reg_17811 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_load_2_reg_17817 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_load_2_reg_17823 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_load_2_reg_17829 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_load_2_reg_17835 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_5_reg_17841 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_7_fu_9055_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_7_reg_17850 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_42_fu_9062_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_42_reg_17862 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_53_fu_9066_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_53_reg_17867 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_47_fu_9072_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_47_reg_17872 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_57_fu_9076_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_57_reg_17877 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_19_fu_14571_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_19_reg_17882 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_block_state21_pp0_stage19_iter0 : BOOLEAN;
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal mul_ln172_21_fu_14576_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_21_reg_17887 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_19_fu_9103_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_19_reg_17892 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_22_fu_14581_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_22_reg_17897 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_23_fu_14587_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_23_reg_17902 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_25_fu_9116_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_25_reg_17907 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_26_fu_14593_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_26_reg_17912 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_27_fu_9132_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_27_reg_17917 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_28_fu_14599_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_28_reg_17922 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_29_fu_9145_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_29_reg_17927 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_30_fu_14605_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_30_reg_17932 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_31_fu_14611_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_31_reg_17937 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_35_fu_9189_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_35_reg_17942 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_33_fu_14617_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_33_reg_17947 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_37_fu_9223_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_37_reg_17952 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_35_fu_14623_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_35_reg_17957 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_36_fu_14629_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_36_reg_17962 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_33_fu_9251_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_33_reg_17967 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_115_fu_9254_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_115_reg_17973 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_37_fu_14635_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_37_reg_17978 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_38_fu_14641_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_38_reg_17983 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_39_fu_14647_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_39_reg_17988 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln154_6_fu_9293_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_6_reg_17993 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_17_fu_9322_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_17_reg_17999 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_168_fu_9329_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_168_reg_18009 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_120_fu_9333_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_120_reg_18014 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln172_1_fu_9360_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln172_1_reg_18019 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal ap_block_state22_pp0_stage20_iter0 : BOOLEAN;
    signal ap_block_pp0_stage20_11001 : BOOLEAN;
    signal shl_ln172_8_fu_9460_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln172_8_reg_18024 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln172_40_fu_14653_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_40_reg_18029 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_41_fu_14658_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_41_reg_18034 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_42_fu_14663_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_42_reg_18039 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_43_fu_14669_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_43_reg_18044 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_40_fu_9539_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_40_reg_18049 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_44_fu_14674_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_44_reg_18055 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_45_fu_14680_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_45_reg_18060 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_46_fu_14686_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_46_reg_18065 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_47_fu_14692_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_47_reg_18070 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_48_fu_14698_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_48_reg_18075 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_51_fu_14704_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_51_reg_18080 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_52_fu_14710_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_52_reg_18085 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_54_fu_14716_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_54_reg_18090 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_55_fu_14722_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_55_reg_18095 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_56_fu_14727_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_56_reg_18100 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln154_8_fu_9633_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_8_reg_18105 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_53_fu_9640_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_53_reg_18116 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_59_fu_9644_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_59_reg_18123 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_62_fu_9648_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_62_reg_18128 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_63_fu_9654_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_63_reg_18133 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_9_fu_9682_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_9_reg_18138 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_10_fu_9711_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_10_reg_18149 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_80_fu_9718_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_80_reg_18156 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_83_fu_9787_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_83_reg_18162 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln154_14_fu_9816_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_14_reg_18167 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_122_fu_9823_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_122_reg_18177 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_96_fu_9827_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_96_reg_18183 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln154_15_fu_9855_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_15_reg_18188 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_125_fu_9862_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_125_reg_18198 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_106_fu_9866_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_106_reg_18205 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_22_fu_9872_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln172_22_fu_9872_p2 : signal is "no";
    signal add_ln172_22_reg_18210 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_38_fu_9886_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_38_reg_18215 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_40_fu_9892_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_40_reg_18220 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_54_fu_9898_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln172_54_reg_18225 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln172_55_fu_9904_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_55_reg_18230 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_76_fu_9910_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_76_reg_18235 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_92_fu_9922_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_92_reg_18240 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_110_fu_9934_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_110_reg_18245 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_127_fu_9940_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln172_127_fu_9940_p2 : signal is "no";
    signal add_ln172_127_reg_18250 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_147_fu_9956_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_147_reg_18255 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln172_58_fu_14732_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_58_reg_18260 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage21 : signal is "none";
    signal ap_block_state23_pp0_stage21_iter0 : BOOLEAN;
    signal ap_block_pp0_stage21_11001 : BOOLEAN;
    signal mul_ln172_59_fu_14737_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_59_reg_18265 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_60_fu_14742_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_60_reg_18270 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_61_fu_14747_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_61_reg_18275 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_69_fu_10092_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_69_reg_18280 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_64_fu_14752_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_64_reg_18285 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_65_fu_14758_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_65_reg_18290 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_70_fu_10102_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_70_reg_18295 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_67_fu_14764_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_67_reg_18300 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_68_fu_14770_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_68_reg_18305 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_70_fu_14776_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_70_reg_18310 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_71_fu_14781_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_71_reg_18315 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_73_fu_14786_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_73_reg_18320 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_74_fu_14792_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln172_74_reg_18325 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln172_75_fu_14798_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_75_reg_18330 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_76_fu_14804_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln172_76_reg_18335 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln154_11_fu_10192_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_11_reg_18340 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_16_fu_10221_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_16_reg_18355 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln172_57_fu_10236_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_57_reg_18361 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_94_fu_10242_p2 : STD_LOGIC_VECTOR (14 downto 0);
    attribute use_dsp48 of add_ln172_94_fu_10242_p2 : signal is "no";
    signal add_ln172_94_reg_18366 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln172_112_fu_10247_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_112_reg_18371 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_149_fu_10253_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_149_reg_18376 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_156_fu_10353_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_156_reg_18381 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage22 : signal is "none";
    signal ap_block_state24_pp0_stage22_iter0 : BOOLEAN;
    signal ap_block_pp0_stage22_11001 : BOOLEAN;
    signal mul_ln172_77_fu_14810_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_77_reg_18386 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_78_fu_14816_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_78_reg_18391 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_79_fu_14822_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_79_reg_18396 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_81_fu_14828_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_81_reg_18401 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln154_12_fu_10559_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_12_reg_18406 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_97_fu_14834_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_97_reg_18416 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_98_fu_14839_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_98_reg_18421 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_99_fu_14845_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_99_reg_18426 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_100_fu_14851_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_100_reg_18431 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_101_fu_14857_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_101_reg_18436 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_134_fu_10604_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_134_reg_18441 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_165_fu_10607_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_165_reg_18447 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_108_fu_14862_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_108_reg_18452 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_109_fu_14868_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_109_reg_18457 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_110_fu_14874_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_110_reg_18462 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_111_fu_14880_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_111_reg_18467 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_112_fu_14886_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_112_reg_18472 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln172_18_fu_10645_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_18_reg_18477 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_36_fu_10651_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_36_reg_18482 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_69_fu_10663_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_69_reg_18487 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_87_fu_10675_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_87_reg_18492 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_93_fu_10694_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_93_reg_18497 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_108_fu_10700_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln172_108_fu_10700_p2 : signal is "no";
    signal add_ln172_108_reg_18502 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_122_fu_10705_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_122_reg_18507 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_126_fu_10711_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_126_reg_18512 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_144_fu_10717_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_144_reg_18517 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_69_fu_10853_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln172_69_reg_18522 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage23 : signal is "none";
    signal ap_block_state25_pp0_stage23_iter0 : BOOLEAN;
    signal ap_block_pp0_stage23_11001 : BOOLEAN;
    signal mul_ln172_66_fu_14899_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_66_reg_18527 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_69_fu_14904_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_69_reg_18532 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_102_fu_10909_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_102_reg_18537 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_159_fu_10912_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_159_reg_18544 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_82_fu_14909_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_82_reg_18549 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_83_fu_14915_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_83_reg_18554 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_84_fu_14921_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_84_reg_18559 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_13_fu_10951_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln154_13_reg_18564 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_113_fu_14927_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_113_reg_18575 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_114_fu_14932_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_114_reg_18580 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_115_fu_14937_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_115_reg_18585 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_15_fu_11032_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_15_reg_18590 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln172_116_fu_14943_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_116_reg_18595 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln172_33_fu_11051_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_33_reg_18600 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_117_fu_14948_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_117_reg_18605 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln172_47_fu_11064_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_47_reg_18610 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_50_fu_11070_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_50_reg_18615 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_118_fu_14954_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_118_reg_18620 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_65_fu_11083_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln172_65_fu_11083_p2 : signal is "no";
    signal add_ln172_65_reg_18625 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_119_fu_14960_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_119_reg_18630 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln172_83_fu_11095_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_83_reg_18635 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln172_141_fu_11122_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln172_141_reg_18640 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln172_101_fu_11128_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_101_reg_18645 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_14892_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_131_reg_18650 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_121_fu_14966_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_121_reg_18655 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln172_140_fu_11193_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_140_reg_18660 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln172_4_fu_11249_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln172_4_reg_18665 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage24 : signal is "none";
    signal ap_block_state26_pp0_stage24_iter0 : BOOLEAN;
    signal ap_block_pp0_stage24_11001 : BOOLEAN;
    signal select_ln172_11_fu_11255_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_11_reg_18670 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_22_fu_11262_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_22_reg_18675 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_26_fu_11269_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_26_reg_18680 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_32_fu_11279_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_32_reg_18685 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln172_9_fu_11325_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln172_9_reg_18690 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_53_fu_11346_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_53_reg_18695 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_45_fu_11393_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln172_45_reg_18700 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln172_93_fu_11461_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_93_reg_18705 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_85_fu_14972_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_85_reg_18710 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_86_fu_14977_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_86_reg_18715 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_87_fu_14982_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_87_reg_18720 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_88_fu_14987_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_88_reg_18725 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_89_fu_14992_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_89_reg_18730 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_90_fu_14998_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_90_reg_18735 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_91_fu_15004_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_91_reg_18740 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_92_fu_15010_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_92_reg_18745 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_93_fu_15016_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_93_reg_18750 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_94_fu_15022_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_94_reg_18755 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_95_fu_15028_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_95_reg_18760 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_112_fu_11735_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_112_reg_18765 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_102_fu_15034_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_102_reg_18770 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_103_fu_15039_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_103_reg_18775 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_122_fu_11825_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln172_122_reg_18780 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln172_104_fu_15044_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_104_reg_18785 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_124_fu_11878_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_124_reg_18790 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_125_fu_11905_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_125_reg_18795 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_127_fu_11916_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_127_reg_18800 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_25_fu_11953_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_25_reg_18805 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_29_fu_11962_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_29_reg_18810 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_43_fu_11986_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_43_reg_18815 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_51_fu_11998_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_51_reg_18820 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_60_fu_12010_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_60_reg_18825 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_79_fu_12038_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_79_reg_18830 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_98_fu_12083_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln172_98_reg_18835 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln172_119_fu_12089_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_119_reg_18840 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_121_fu_12095_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln172_121_reg_18845 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln172_133_fu_12116_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_133_reg_18850 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_137_fu_12125_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_137_reg_18855 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_141_fu_12134_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_141_reg_18860 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_152_fu_12155_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_152_reg_18865 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln172_105_fu_15097_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_105_reg_18870 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage25 : signal is "none";
    signal ap_block_state27_pp0_stage25_iter0 : BOOLEAN;
    signal ap_block_pp0_stage25_11001 : BOOLEAN;
    signal grp_fu_15102_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_11_reg_18875 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_16_fu_12443_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_16_reg_18880 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_21_fu_12464_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_21_reg_18885 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_45_fu_12538_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_45_reg_18890 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_52_fu_12556_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_52_reg_18897 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_62_fu_12577_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_62_reg_18902 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_70_fu_12596_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_70_reg_18907 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_15050_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_72_reg_18912 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_74_fu_12605_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_74_reg_18917 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_99_fu_12657_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_99_reg_18922 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_106_fu_12688_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_106_reg_18929 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_115_fu_12706_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_115_reg_18934 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_124_fu_12720_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_124_reg_18939 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_134_fu_12745_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln172_134_reg_18944 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln172_145_fu_12815_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_145_reg_18949 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_27_fu_12896_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_27_reg_18956 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage26 : signal is "none";
    signal ap_block_state28_pp0_stage26_iter0 : BOOLEAN;
    signal ap_block_pp0_stage26_11001 : BOOLEAN;
    signal add_ln172_63_fu_12929_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_63_reg_18963 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_81_fu_12980_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_81_reg_18970 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_117_fu_13031_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_117_reg_18977 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_135_fu_13064_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_135_reg_18984 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln182_5_fu_13118_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln182_5_reg_18991 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage27 : signal is "none";
    signal ap_block_state29_pp0_stage27_iter0 : BOOLEAN;
    signal ap_block_pp0_stage27_11001 : BOOLEAN;
    signal select_ln182_6_fu_13128_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln182_6_reg_18996 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln185_fu_13134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln182_7_fu_13160_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln182_7_reg_19006 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage28 : signal is "none";
    signal ap_block_state30_pp0_stage28_iter0 : BOOLEAN;
    signal ap_block_pp0_stage28_11001 : BOOLEAN;
    signal xor_ln191_fu_13166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln191_reg_19011 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln220_fu_13220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_3_reg_19020 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln681_1_fu_13229_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln681_1_reg_19039 : STD_LOGIC_VECTOR (7 downto 0);
    signal l3_weights_row_idx_l_load_fu_13244_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal l3_weights_row_idx_l_reg_19050 : STD_LOGIC_VECTOR (0 downto 0);
    signal l2_maxes_load_8_reg_19066 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln191_fu_13256_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_reg_19086 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_1_fu_13272_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_1_reg_19091 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_2_fu_13288_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_2_reg_19096 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_3_fu_13304_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_3_reg_19101 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_4_fu_13320_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_4_reg_19106 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_fu_13341_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_reg_19111 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_1_fu_13349_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_1_reg_19116 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_2_fu_13357_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_2_reg_19121 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_3_fu_13365_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_3_reg_19126 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_4_fu_13373_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_4_reg_19131 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln191_5_fu_13386_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_5_reg_19136 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_6_fu_13401_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_6_reg_19141 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_7_fu_13416_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_7_reg_19146 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_8_fu_13431_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_8_reg_19151 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_9_fu_13446_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_9_reg_19156 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_s_reg_19161 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_10_reg_19167 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_11_reg_19173 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_12_reg_19179 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_13_reg_19185 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_14_reg_19191 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_5_fu_13699_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_5_reg_19197 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_6_fu_13707_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_6_reg_19202 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_7_fu_13715_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_7_reg_19207 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_8_fu_13723_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_8_reg_19212 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_9_fu_13731_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_9_reg_19217 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln191_10_fu_13744_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_10_reg_19222 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_11_fu_13759_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_11_reg_19227 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_12_fu_13774_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_12_reg_19232 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_13_fu_13789_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_13_reg_19237 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_14_fu_13804_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_14_reg_19242 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_10_fu_13864_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_10_reg_19247 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state10_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state40_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal mul_ln191_11_fu_13872_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_11_reg_19252 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_12_fu_13880_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_12_reg_19257 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_13_fu_13888_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_13_reg_19262 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_14_fu_13896_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_14_reg_19267 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln191_15_fu_13909_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln191_15_reg_19272 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_15_fu_13929_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_15_reg_19277 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln191_fu_13938_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln191_1_fu_13947_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln191_2_fu_13956_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln191_3_fu_13965_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln191_4_fu_13974_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln191_5_fu_13983_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln191_6_fu_13992_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln191_7_fu_14001_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln191_8_fu_14010_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln191_9_fu_14019_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln191_10_fu_14028_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln191_11_fu_14037_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln191_12_fu_14046_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln191_13_fu_14055_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln191_14_fu_14064_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln191_15_fu_14073_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln213_fu_14115_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln213_reg_19378 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage29_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_l3_outputs_0_new_0_reg_3766 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_0_new_0_reg_3766 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_1_new_0_reg_3777 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_1_new_0_reg_3777 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_2_new_0_reg_3788 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_2_new_0_reg_3788 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_3_new_0_reg_3799 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_3_new_0_reg_3799 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_4_new_0_reg_3810 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_4_new_0_reg_3810 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_5_new_0_reg_3821 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_5_new_0_reg_3821 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_6_new_0_reg_3832 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_6_new_0_reg_3832 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_7_new_0_reg_3843 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_7_new_0_reg_3843 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_8_new_0_reg_3854 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_8_new_0_reg_3854 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_9_new_0_reg_3865 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_9_new_0_reg_3865 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_10_new_0_reg_3876 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_10_new_0_reg_3876 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_11_new_0_reg_3887 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_11_new_0_reg_3887 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_12_new_0_reg_3898 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_12_new_0_reg_3898 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_13_new_0_reg_3909 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_13_new_0_reg_3909 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_14_new_0_reg_3920 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_14_new_0_reg_3920 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_15_new_0_reg_3931 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_15_new_0_reg_3931 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3946_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_read_row_offset_f_1_reg_3942 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_read_row_offset_f_1_reg_3942 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3957_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln214_fu_4934_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3953 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_l3_outputs_0_new_1_phi_fu_3967_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_0_new_1_reg_3964 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_0_new_1_reg_3964 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_1_new_1_phi_fu_3977_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_1_new_1_reg_3974 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_1_new_1_reg_3974 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_2_new_1_phi_fu_3987_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_2_new_1_reg_3984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_2_new_1_reg_3984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_3_new_1_phi_fu_3997_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_3_new_1_reg_3994 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_3_new_1_reg_3994 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_4_new_1_phi_fu_4007_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_4_new_1_reg_4004 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_4_new_1_reg_4004 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_5_new_1_phi_fu_4017_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_5_new_1_reg_4014 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_5_new_1_reg_4014 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_6_new_1_phi_fu_4027_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_6_new_1_reg_4024 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_6_new_1_reg_4024 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_7_new_1_phi_fu_4037_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_7_new_1_reg_4034 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_7_new_1_reg_4034 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_8_new_1_phi_fu_4047_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_8_new_1_reg_4044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_8_new_1_reg_4044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_9_new_1_phi_fu_4057_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_9_new_1_reg_4054 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_9_new_1_reg_4054 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_10_new_1_phi_fu_4067_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_10_new_1_reg_4064 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_10_new_1_reg_4064 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_11_new_1_phi_fu_4077_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_11_new_1_reg_4074 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_11_new_1_reg_4074 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_12_new_1_phi_fu_4087_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_12_new_1_reg_4084 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_12_new_1_reg_4084 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_13_new_1_phi_fu_4097_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_13_new_1_reg_4094 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_13_new_1_reg_4094 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_14_new_1_phi_fu_4107_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_14_new_1_reg_4104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_14_new_1_reg_4104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_15_new_1_phi_fu_4117_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_l3_outputs_15_new_1_reg_4114 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l3_outputs_15_new_1_reg_4114 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l2_read_row_offset_f_phi_fu_4128_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_l2_read_row_offset_n_phi_fu_4140_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_4136 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_l1_write_col_offset_1_phi_fu_4153_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_4148 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_4166 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_4183 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_l_2_reg_4195 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_4205 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_4216 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_4227 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_4238 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_4249 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_4261 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_4271 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_4283 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_4293 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_4305 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_kernel_sums_0_new_reg_4315 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_kernel_sums_1_new_reg_4326 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_kernel_sums_2_new_reg_4337 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_kernel_sums_3_new_reg_4348 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_kernel_sums_4_new_reg_4359 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_kernel_sums_5_new_reg_4370 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_kernel_sums_6_new_reg_4381 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_kernel_sums_7_new_reg_4392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_idx_loc_0_reg_4403 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln182_fu_4711_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_77_fu_4722_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_fu_4850_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_78_fu_4895_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_79_fu_4909_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_1_fu_5114_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal tmp_80_fu_5205_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_81_fu_5219_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_2_fu_5252_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal tmp_82_fu_5321_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_83_fu_5335_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_3_fu_5344_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln45_4_fu_5427_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal zext_ln45_5_fu_5499_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal zext_ln45_6_fu_5597_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal zext_ln45_7_fu_5642_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal zext_ln97_8_fu_5756_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln124_fu_8210_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal zext_ln97_fu_8382_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal zext_ln97_4_fu_8410_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln172_fu_8499_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal zext_ln172_15_fu_8533_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln172_28_fu_8685_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal zext_ln191_fu_13239_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln233_fu_4755_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln66_fu_4810_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4412_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln47_15_fu_5583_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln140_fu_8444_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln129_fu_8322_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln242_fu_4781_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln242_1_fu_5043_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln242_fu_5038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln210_fu_8573_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage26 : BOOLEAN;
    signal ap_block_pp0_stage25 : BOOLEAN;
    signal xor_ln191_1_fu_4918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln233_1_fu_8836_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln233_2_fu_8848_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln233_1_fu_8843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage10_01001 : BOOLEAN;
    signal select_ln182_1_fu_13074_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln182_4_fu_13085_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln182_fu_13096_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage27 : BOOLEAN;
    signal select_ln182_2_fu_13107_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln182_3_fu_13149_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage28 : BOOLEAN;
    signal trunc_ln681_fu_4828_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln124_fu_8238_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_4417_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal grp_fu_4434_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_4417_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4434_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4458_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_4475_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_4458_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4475_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal trunc_ln38_1_fu_4589_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_68_fu_4611_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln38_fu_4585_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_74_fu_4663_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln152_fu_4657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln152_fu_4671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln182_fu_4716_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln232_fu_4743_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln241_fu_4763_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln66_fu_4804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln182_1_fu_4890_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln182_2_fu_4904_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln214_fu_4929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_fu_5056_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln50_fu_5067_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln47_1_fu_5079_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln182_3_fu_5200_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln182_4_fu_5214_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln50_1_fu_5233_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln47_2_fu_5238_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln47_3_fu_5245_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_2_fu_5278_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln50_2_fu_5290_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln182_5_fu_5316_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln182_6_fu_5330_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln46_3_fu_5365_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln47_3_fu_5370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln50_3_fu_5376_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln47_7_fu_5388_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln47_1_fu_5416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln47_fu_5412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln47_9_fu_5448_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_5_fu_5458_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln47_11_fu_5470_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln50_4_fu_5488_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln47_8_fu_5493_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln50_5_fu_5521_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln47_13_fu_5539_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_7_fu_5550_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln47_4_fu_5566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln47_3_fu_5562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln47_5_fu_5572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln50_6_fu_5618_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln50_7_fu_5629_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln85_fu_5673_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln85_fu_5683_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln85_fu_5679_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln85_1_fu_5676_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln88_fu_5695_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln86_fu_5689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln86_fu_5701_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln92_2_fu_5751_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln85_fu_5778_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln85_1_fu_5785_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln88_3_fu_5797_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln88_1_fu_5803_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln86_1_fu_5791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln86_1_fu_5809_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln_fu_5823_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln85_2_fu_5830_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln85_2_fu_5838_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln85_3_fu_5834_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln88_2_fu_5850_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln86_2_fu_5844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln86_2_fu_5856_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_22_fu_5870_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln_fu_5897_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln97_5_fu_5904_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln97_3_fu_5894_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln97_fu_5908_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln97_fu_5918_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln97_1_fu_5924_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln97_3_fu_5934_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_5940_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln97_6_fu_5981_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_66_fu_5999_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln97_24_fu_5996_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln97_25_fu_6006_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln97_36_fu_6010_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln97_12_fu_6020_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln97_7_fu_6026_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln97_26_fu_6086_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln97_27_fu_6098_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln97_67_fu_6094_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln97_68_fu_6106_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln97_16_fu_6110_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln97_29_fu_6131_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln97_30_fu_6143_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln97_31_fu_6155_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln97_73_fu_6163_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln97_17_fu_6167_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_19_fu_6236_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln97_44_fu_6295_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln97_105_fu_6303_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln97_27_fu_6307_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln97_45_fu_6317_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln97_34_fu_6313_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln97_28_fu_6329_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln97_45_fu_6342_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln97_108_fu_6339_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln97_47_fu_6348_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln97_109_fu_6355_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln97_29_fu_6359_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln97_48_fu_6369_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln97_36_fu_6365_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln97_110_fu_6376_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln97_30_fu_6380_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln97_56_fu_6447_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln97_2_fu_6476_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln97_5_fu_6487_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln97_5_fu_6487_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln97_5_fu_6499_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln97_3_fu_6510_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln97_s_fu_6552_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln97_10_fu_6564_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln97_36_fu_6572_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_35_fu_6560_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln97_11_fu_6588_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln97_39_fu_6585_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln97_40_fu_6595_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln97_1_fu_6599_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln97_41_fu_6605_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln97_13_fu_6617_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln97_15_fu_6628_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln97_50_fu_6635_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln97_9_fu_6639_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln97_16_fu_6649_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln97_16_fu_6645_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln97_51_fu_6656_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln97_19_fu_6677_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln97_2_fu_6609_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln97_2_fu_6609_p2 : signal is "no";
    signal zext_ln97_55_fu_6685_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln97_12_fu_6689_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln97_20_fu_6699_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln97_21_fu_6711_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln97_56_fu_6707_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_57_fu_6719_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln97_13_fu_6723_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln97_27_fu_6751_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln97_24_fu_6757_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln97_25_fu_6768_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln97_66_fu_6775_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln97_65_fu_6764_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln97_15_fu_6779_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln97_28_fu_6795_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln97_33_fu_6801_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln97_34_fu_6812_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln97_77_fu_6808_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_79_fu_6823_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln97_19_fu_6827_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_75_fu_6789_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln97_35_fu_6851_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln97_32_fu_6866_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln97_36_fu_6876_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln97_39_fu_6890_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln97_93_fu_6897_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln97_22_fu_6901_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln97_40_fu_6911_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln97_29_fu_6907_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln97_94_fu_6918_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln97_43_fu_6928_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln97_103_fu_6935_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln97_51_fu_6951_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_115_fu_6958_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln97_114_fu_6948_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln97_49_fu_6971_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln97_18_fu_6695_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln109_7_fu_6983_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln97_10_fu_6660_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln97_7_fu_6516_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14319_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln97_21_fu_6785_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln109_17_fu_6998_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_14270_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln97_19_fu_6729_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln109_28_fu_7007_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_48_fu_7010_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln109_29_fu_7016_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_14336_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln97_39_fu_6837_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_78_fu_6819_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln97_23_fu_6922_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal shl_ln97_1_fu_7043_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln97_10_fu_7054_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln97_7_fu_7040_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln97_1_fu_7058_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln97_9_fu_7050_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln97_3_fu_7076_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln97_4_fu_7087_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_28_fu_7098_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln97_15_fu_7073_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln97_18_fu_7105_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln97_35_fu_7109_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln97_8_fu_7122_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln97_29_fu_7129_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln97_5_fu_7133_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln97_9_fu_7143_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln97_10_fu_7139_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln97_30_fu_7150_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_67_fu_7160_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln97_27_fu_7119_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln97_31_fu_7167_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln97_37_fu_7171_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln97_12_fu_7190_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln97_45_fu_7201_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln97_43_fu_7187_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln97_8_fu_7205_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln97_14_fu_7215_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln97_17_fu_7226_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln97_18_fu_7237_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln97_53_fu_7244_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln97_52_fu_7233_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln97_11_fu_7248_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln97_22_fu_7264_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln97_23_fu_7275_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln97_60_fu_7271_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln97_61_fu_7282_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln97_38_fu_7292_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln97_28_fu_7304_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln97_32_fu_7315_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln97_74_fu_7322_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln97_69_fu_7301_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln97_18_fu_7326_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln97_37_fu_7339_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln97_87_fu_7346_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln97_20_fu_7350_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln97_38_fu_7360_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln97_28_fu_7356_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln97_88_fu_7367_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln97_41_fu_7380_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln97_42_fu_7391_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln97_101_fu_7387_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_102_fu_7398_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln97_24_fu_7402_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln97_32_fu_7412_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln97_98_fu_7377_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln97_26_fu_7415_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln97_46_fu_7425_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln97_49_fu_7436_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln97_50_fu_7447_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln97_111_fu_7443_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln97_112_fu_7454_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln97_31_fu_7458_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln97_52_fu_7471_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln97_53_fu_7482_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln97_116_fu_7478_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln97_117_fu_7489_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln97_33_fu_7493_p2 : STD_LOGIC_VECTOR (14 downto 0);
    attribute use_dsp48 of sub_ln97_33_fu_7493_p2 : signal is "no";
    signal shl_ln97_55_fu_7512_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln97_121_fu_7509_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln97_118_fu_7503_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln97_34_fu_7523_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln97_2_fu_7064_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln109_fu_7542_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln97_14_fu_7286_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln97_6_fu_7154_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln109_12_fu_7554_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln109_3_fu_7551_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln109_4_fu_7560_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln97_15_fu_7211_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln109_3_fu_7570_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_17_fu_7573_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln97_70_fu_7311_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln97_122_fu_7519_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln109_19_fu_7586_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln109_4_fu_7583_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln109_5_fu_7592_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_20_fu_7596_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln109_8_fu_7579_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln109_6_fu_7602_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln109_21_fu_7606_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln97_124_fu_7533_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln97_39_fu_7468_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln109_11_fu_7619_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_25_fu_7622_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_26_fu_7628_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln109_10_fu_7616_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln109_12_fu_7634_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln109_27_fu_7638_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln109_9_fu_7612_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln109_13_fu_7644_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_14422_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln97_16_fu_7083_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln97_17_fu_7094_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln109_36_fu_7660_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln109_8_fu_7666_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln109_21_fu_7670_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_38_fu_7673_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln109_20_fu_7657_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln109_22_fu_7679_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln109_26_fu_7692_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln109_25_fu_7689_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_45_fu_7695_p2 : STD_LOGIC_VECTOR (16 downto 0);
    attribute use_dsp48 of add_ln109_45_fu_7695_p2 : signal is "no";
    signal add_ln109_55_fu_7706_p2 : STD_LOGIC_VECTOR (14 downto 0);
    attribute use_dsp48 of add_ln109_55_fu_7706_p2 : signal is "no";
    signal sext_ln97_17_fu_7254_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln109_34_fu_7714_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln109_33_fu_7710_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_57_fu_7717_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln97_41_fu_7529_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_14355_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln109_36_fu_7734_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln109_11_fu_7737_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_60_fu_7729_p2 : STD_LOGIC_VECTOR (16 downto 0);
    attribute use_dsp48 of add_ln109_60_fu_7729_p2 : signal is "no";
    signal add_ln109_63_fu_7740_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_14396_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14414_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln109_40_fu_7755_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln109_42_fu_7761_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln97_21_fu_7371_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln97_31_fu_7408_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14447_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_73_fu_7770_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln109_46_fu_7776_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14364_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln109_50_fu_7785_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14439_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14405_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln109_53_fu_7793_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln97_47_fu_7222_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_88_fu_7801_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14347_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln109_13_fu_7806_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln97_20_fu_7297_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln109_58_fu_7815_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_93_fu_7818_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14431_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14379_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln109_60_fu_7828_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln109_14_fu_7831_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln109_59_fu_7824_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_96_fu_7834_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln97_24_fu_7332_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14387_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln109_98_fu_7846_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln109_98_fu_7846_p2 : signal is "no";
    signal sext_ln109_62_fu_7851_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14456_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln97_40_fu_7499_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln109_64_fu_7860_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_102_fu_7863_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal grp_fu_14472_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln109_1_fu_7877_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln109_1_fu_7883_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_8_fu_7886_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_14480_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln109_2_fu_7896_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln109_5_fu_7899_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln109_14_fu_7902_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln109_2_fu_7892_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln109_6_fu_7908_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln109_16_fu_7918_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln109_18_fu_7921_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln109_33_fu_7924_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln109_23_fu_7930_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln109_40_fu_7933_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln109_27_fu_7943_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln109_31_fu_7946_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln109_24_fu_7939_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln109_53_fu_7949_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln109_35_fu_7961_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln109_37_fu_7964_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_14464_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln109_45_fu_7979_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln109_47_fu_7982_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln109_43_fu_7973_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln109_76_fu_7985_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln97_3_fu_7874_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln109_12_fu_7997_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_79_fu_8000_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln109_51_fu_8006_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_83_fu_8009_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln109_54_fu_8019_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln109_55_fu_8022_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_90_fu_8025_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln109_52_fu_8015_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln109_56_fu_8031_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln109_91_fu_8035_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln109_63_fu_8048_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln109_65_fu_8051_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln109_61_fu_8045_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_104_fu_8054_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln109_105_fu_8060_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln109_57_fu_8041_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln109_66_fu_8066_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln109_7_fu_8080_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln109_14_fu_8083_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln109_4_fu_8086_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln109_38_fu_8099_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln109_48_fu_8102_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln109_6_fu_8105_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln109_15_fu_8092_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln117_fu_8122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln109_32_fu_8096_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln117_1_fu_8140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln109_49_fu_8111_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln117_2_fu_8158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln109_67_fu_8115_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln117_3_fu_8176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln128_fu_8290_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln132_fu_8302_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln133_fu_8308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln133_fu_8314_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln143_fu_8344_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln144_fu_8349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln144_fu_8355_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln76_fu_8373_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_1_fu_8404_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln139_fu_8432_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln157_fu_8486_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal local_col_index_fu_8489_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_1_fu_8527_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln209_fu_8561_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln161_1_fu_8591_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln161_fu_8601_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln161_2_fu_8598_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln161_fu_8594_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln164_fu_8613_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln162_fu_8607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln162_fu_8619_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_34_fu_8637_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_fu_8655_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln172_3_fu_8680_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln161_fu_8713_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln161_1_fu_8720_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln164_3_fu_8732_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln164_1_fu_8738_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln162_1_fu_8726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln162_1_fu_8744_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln1_fu_8758_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln161_3_fu_8765_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln161_2_fu_8773_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln161_4_fu_8769_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln164_2_fu_8785_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln162_2_fu_8779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln162_2_fu_8791_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln236_fu_8805_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln237_fu_8811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln237_fu_8817_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln238_fu_8825_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_6_fu_8908_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_13_fu_8958_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_14_fu_8970_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_fu_9004_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_9015_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_fu_9033_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_9044_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_53_fu_9066_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_57_fu_9076_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal mul_ln172_25_fu_9116_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_27_fu_9132_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_85_fu_9106_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_32_fu_9162_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln172_10_fu_9168_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln172_30_fu_9175_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln172_7_fu_9179_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln172_21_fu_9185_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_32_fu_9162_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln172_11_fu_9206_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln172_34_fu_9217_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_34_fu_9217_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_32_fu_9213_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_fu_9271_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_43_fu_9282_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_fu_9300_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_9311_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_120_fu_9333_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage20 : BOOLEAN;
    signal shl_ln1_fu_9339_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln172_2_fu_9346_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln172_fu_9350_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln172_1_fu_9356_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_3_fu_9367_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln172_2_fu_9377_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln172_4_fu_9384_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln172_fu_9388_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln172_5_fu_9394_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln172_1_fu_9371_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln172_2_fu_9398_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln172_7_fu_9424_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln172_14_fu_9431_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_15_fu_9435_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_20_fu_9467_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_46_fu_9611_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_9622_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_62_fu_9648_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_63_fu_9654_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_fu_9660_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_9671_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_9689_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_9700_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_81_fu_9722_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln172_18_fu_9726_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln172_29_fu_9736_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln172_30_fu_9748_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln172_83_fu_9756_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_82_fu_9744_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln172_19_fu_9760_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln172_61_fu_9732_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln172_82_fu_9766_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_72_fu_9777_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln172_63_fu_9783_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_72_fu_9777_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_58_fu_9794_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_9805_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_96_fu_9827_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_9833_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_9844_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_106_fu_9866_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_34_fu_9492_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_12_fu_9409_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_37_fu_9877_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln172_37_fu_9877_p2 : signal is "no";
    signal sext_ln172_122_fu_9882_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_12_fu_9445_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_90_fu_9457_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_26_fu_9495_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_62_fu_9773_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln172_2_fu_9405_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln172_7_fu_9412_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_20_fu_9477_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln172_27_fu_9471_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_29_fu_9498_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_46_fu_9415_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_22_fu_9480_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_91_fu_9916_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_14_fu_9448_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_8_fu_9418_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_23_fu_9483_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_109_fu_9928_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_15_fu_9451_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_9_fu_9421_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_24_fu_9486_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_10_fu_9441_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_25_fu_9489_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_146_fu_9946_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_185_fu_9952_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_16_fu_9454_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage21 : BOOLEAN;
    signal shl_ln172_9_fu_9968_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln172_22_fu_9975_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_29_fu_9979_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln172_s_fu_9989_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln172_24_fu_9996_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln172_5_fu_10000_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln172_3_fu_10010_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln172_18_fu_10006_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_25_fu_10017_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_26_fu_10027_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln172_2_fu_10030_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_27_fu_10036_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln172_6_fu_10021_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_31_fu_10040_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_52_fu_10170_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_10181_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_10199_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_fu_10210_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln172_13_fu_9962_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_56_fu_10231_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_133_fu_10228_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_104_fu_9965_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_23_fu_9985_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_135_fu_10051_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_19_fu_10047_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_39_fu_10054_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage22 : BOOLEAN;
    signal zext_ln172_6_fu_10271_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln172_2_fu_10274_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln172_4_fu_10280_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_61_fu_10296_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln172_14_fu_10299_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln172_48_fu_10305_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_70_fu_10309_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_72_fu_10380_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal st_fu_10373_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_92_fu_10387_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln172_91_fu_10391_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_93_fu_10398_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln172_21_fu_10402_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_73_fu_10415_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln172_94_fu_10412_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln172_95_fu_10422_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln172_35_fu_10426_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln172_31_fu_10436_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln172_96_fu_10443_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln172_22_fu_10447_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln172_32_fu_10457_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln172_70_fu_10453_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_97_fu_10464_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln172_23_fu_10468_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln172_69_fu_10432_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln172_92_fu_10474_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_98_fu_10485_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln172_39_fu_10488_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln172_33_fu_10498_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln172_101_fu_10509_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_100_fu_10505_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln172_24_fu_10513_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln172_72_fu_10494_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln172_94_fu_10519_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_54_fu_10537_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_10548_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln172_59_fu_10325_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_21_fu_10259_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_60_fu_10328_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_fu_10262_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_60_fu_10290_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_68_fu_10408_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_68_fu_10657_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_52_fu_10319_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_47_fu_10293_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_71_fu_10481_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_86_fu_10669_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_53_fu_10322_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_84_fu_10331_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_37_fu_10265_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_90_fu_10681_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_153_fu_10691_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln172_141_fu_10687_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln172_86_fu_10334_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_49_fu_10315_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_73_fu_10526_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_65_fu_10337_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_3_fu_10268_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_88_fu_10340_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_7_fu_10284_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage23 : BOOLEAN;
    signal shl_ln172_18_fu_10736_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln172_19_fu_10747_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln172_55_fu_10754_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_54_fu_10743_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln172_13_fu_10758_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln172_20_fu_10768_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln172_21_fu_10779_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln172_56_fu_10775_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_57_fu_10786_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln172_4_fu_10790_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_58_fu_10796_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_46_fu_10764_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln172_22_fu_10807_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln172_23_fu_10818_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln172_63_fu_10825_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln172_62_fu_10814_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln172_5_fu_10829_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln172_66_fu_10843_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln172_65_fu_10839_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln172_6_fu_10847_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln172_64_fu_10835_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln172_68_fu_10860_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_fu_10929_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_10940_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_123_fu_10958_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln172_31_fu_10961_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln172_87_fu_10967_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_114_fu_10971_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln172_44_fu_10730_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_66_fu_10890_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_14_fu_11026_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_50_fu_10870_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_45_fu_10733_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_91_fu_10893_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_32_fu_11045_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_51_fu_10873_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_103_fu_10990_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_88_fu_10977_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_66_fu_10800_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_67_fu_10896_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_89_fu_10981_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_104_fu_10993_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_90_fu_10984_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln172_47_fu_11101_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln172_144_fu_11108_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln172_36_fu_11112_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln172_159_fu_11118_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_136_fu_10996_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_91_fu_10987_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln172_48_fu_11137_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln172_148_fu_11144_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln172_37_fu_11148_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln172_49_fu_11158_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln172_149_fu_11165_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln172_147_fu_11134_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln172_38_fu_11169_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln172_169_fu_11154_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln172_142_fu_11175_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln172_71_fu_10864_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_158_fu_10899_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage24 : BOOLEAN;
    signal shl_ln172_4_fu_11199_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln172_8_fu_11206_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln172_3_fu_11210_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln172_5_fu_11220_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln172_6_fu_11231_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_10_fu_11238_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln172_5_fu_11216_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_8_fu_11242_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_9_fu_11227_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln172_12_fu_11286_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln172_13_fu_11297_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln172_36_fu_11304_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln172_8_fu_11308_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln172_42_fu_11314_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln172_27_fu_11321_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_35_fu_11293_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln172_14_fu_11362_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln172_44_fu_11369_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln172_57_fu_11373_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_70_fu_11386_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_71_fu_11397_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln172_152_fu_11404_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln172_59_fu_11408_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln172_43_fu_11359_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln172_153_fu_11415_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln172_20_fu_11419_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln172_12_fu_11435_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln172_42_fu_11441_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_63_fu_11445_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_75_fu_11495_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln172_105_fu_11489_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln172_107_fu_11502_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln172_40_fu_11506_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln172_34_fu_11516_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln172_108_fu_11523_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_106_fu_11492_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln172_25_fu_11527_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln172_76_fu_11512_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln172_102_fu_11533_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln172_35_fu_11602_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln172_111_fu_11609_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln172_26_fu_11613_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln172_36_fu_11623_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln172_81_fu_11619_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_112_fu_11630_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln172_37_fu_11640_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln172_38_fu_11651_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln172_114_fu_11658_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln172_113_fu_11647_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln172_28_fu_11662_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln172_82_fu_11668_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln172_27_fu_11634_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln172_39_fu_11689_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln172_40_fu_11700_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln172_118_fu_11707_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_117_fu_11696_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln172_8_fu_11715_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_119_fu_11711_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln172_116_fu_11686_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln172_29_fu_11725_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln172_84_fu_11731_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_120_fu_11721_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln172_41_fu_11742_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln172_121_fu_11749_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln172_30_fu_11753_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln172_113_fu_11759_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln172_42_fu_11793_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln172_126_fu_11800_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln172_32_fu_11804_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln172_43_fu_11814_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln172_127_fu_11821_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln172_95_fu_11810_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln172_44_fu_11839_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln172_45_fu_11850_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln172_46_fu_11861_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln172_130_fu_11857_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_131_fu_11868_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln172_33_fu_11872_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_129_fu_11846_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_132_fu_11885_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln172_9_fu_11889_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln172_34_fu_11899_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_133_fu_11895_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln172_100_fu_11912_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_31_fu_11334_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_106_fu_11931_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_23_fu_11937_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_114_fu_11943_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_35_fu_11356_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_24_fu_11947_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_113_fu_11934_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_102_fu_11922_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_86_fu_11766_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_139_fu_11959_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_41_fu_11971_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln172_41_fu_11971_p2 : signal is "no";
    signal sext_ln172_36_fu_11379_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_42_fu_11976_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_125_fu_11982_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_124_fu_11968_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_130_fu_11995_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_71_fu_11455_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_32_fu_11337_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_140_fu_11992_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_59_fu_12004_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_37_fu_11383_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_33_fu_11340_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_138_fu_12016_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_77_fu_12022_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_38_fu_11425_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_78_fu_12028_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_147_fu_12034_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_146_fu_12019_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln172_143_fu_11343_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_169_fu_12044_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_95_fu_12053_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_142_fu_12059_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_39_fu_11429_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_96_fu_12063_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_156_fu_12069_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_155_fu_12050_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_97_fu_12073_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_157_fu_12079_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln172_154_fu_12047_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln172_105_fu_11925_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_92_fu_11770_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln172_110_fu_11672_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln172_77_fu_11540_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln172_17_fu_11276_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_30_fu_11331_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_52_fu_11432_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_132_fu_12107_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln172_132_fu_12107_p2 : signal is "no";
    signal sext_ln172_177_fu_12112_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_130_fu_12101_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_166_fu_11928_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_163_fu_11773_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_181_fu_12131_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_58_fu_11458_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_34_fu_11353_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_150_fu_12122_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_150_fu_12143_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_43_fu_11451_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_151_fu_12149_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_186_fu_12140_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln172_16_fu_12183_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln172_15_fu_12198_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln172_49_fu_12205_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln172_10_fu_12209_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln172_16_fu_12218_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln172_17_fu_12229_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln172_50_fu_12225_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_51_fu_12236_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln172_11_fu_12240_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln172_40_fu_12214_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_61_fu_12246_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln172_24_fu_12260_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln172_25_fu_12271_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln172_73_fu_12278_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_72_fu_12267_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln172_15_fu_12282_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln172_26_fu_12292_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln172_27_fu_12303_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln172_75_fu_12310_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_74_fu_12299_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln172_16_fu_12314_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln172_54_fu_12288_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln172_77_fu_12320_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_76_fu_12331_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln172_77_fu_12335_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln172_7_fu_12339_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln172_28_fu_12349_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln172_79_fu_12356_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln172_17_fu_12360_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln172_56_fu_12366_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln172_78_fu_12345_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln172_78_fu_12370_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln172_78_fu_12393_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_103_fu_12384_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_13_fu_12437_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_15076_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_110_fu_12451_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_11_fu_12188_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_20_fu_12454_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_111_fu_12460_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_109_fu_12448_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_94_fu_12414_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_117_fu_12476_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_28_fu_12470_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln172_161_fu_12396_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_31_fu_12485_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln172_31_fu_12485_p2 : signal is "no";
    signal sext_ln172_119_fu_12494_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_118_fu_12490_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_34_fu_12497_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_120_fu_12503_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_30_fu_12479_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_123_fu_12516_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_121_fu_12513_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_126_fu_12525_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_39_fu_12519_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_44_fu_12528_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_127_fu_12534_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_35_fu_12507_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln172_162_fu_12399_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_49_fu_12544_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln172_49_fu_12544_p2 : signal is "no";
    signal sext_ln172_131_fu_12553_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_129_fu_12549_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_15069_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_136_fu_12568_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_135_fu_12565_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_61_fu_12571_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_134_fu_12562_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_79_fu_12402_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_74_fu_12387_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_67_fu_12583_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_141_fu_12593_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_140_fu_12589_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_15057_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_144_fu_12602_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_17_fu_12192_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_97_fu_12417_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_149_fu_12617_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_82_fu_12611_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_75_fu_12390_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_85_fu_12626_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln172_85_fu_12626_p2 : signal is "no";
    signal sext_ln172_151_fu_12635_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_150_fu_12631_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_88_fu_12638_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_152_fu_12644_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_84_fu_12620_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_158_fu_12654_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_89_fu_12648_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_80_fu_12405_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_103_fu_12666_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln172_103_fu_12666_p2 : signal is "no";
    signal grp_fu_15090_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln172_145_fu_12675_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_55_fu_12327_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_105_fu_12678_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_163_fu_12684_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_162_fu_12671_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_15083_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_41_fu_12253_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_114_fu_12697_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln172_114_fu_12697_p2 : signal is "no";
    signal sext_ln172_167_fu_12702_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln172_146_fu_12694_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_57_fu_12377_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_123_fu_12715_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_172_fu_12712_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_15063_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_175_fu_12729_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_174_fu_12726_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_129_fu_12732_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_178_fu_12742_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln172_176_fu_12738_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln172_101_fu_12427_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln172_151_fu_12757_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_136_fu_12751_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_83_fu_12408_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_139_fu_12766_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln172_139_fu_12766_p2 : signal is "no";
    signal sext_ln172_182_fu_12775_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_180_fu_12771_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_142_fu_12778_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_183_fu_12784_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_138_fu_12760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_184_fu_12794_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_187_fu_12802_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_148_fu_12797_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_153_fu_12805_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_188_fu_12811_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_143_fu_12788_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_93_fu_12841_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_107_fu_12862_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_10_fu_12856_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_108_fu_12871_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_12_fu_12865_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_115_fu_12883_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln172_112_fu_12880_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln172_26_fu_12886_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln172_116_fu_12892_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_17_fu_12874_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_96_fu_12844_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_128_fu_12908_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_46_fu_12902_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_132_fu_12917_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_48_fu_12911_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_137_fu_12926_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_53_fu_12920_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln172_128_fu_12847_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_139_fu_12941_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_64_fu_12935_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_142_fu_12950_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_66_fu_12944_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_145_fu_12962_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_143_fu_12959_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_75_fu_12965_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_80_fu_12971_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_148_fu_12976_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_71_fu_12953_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_98_fu_12850_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_161_fu_12992_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_100_fu_12986_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_164_fu_13001_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_102_fu_12995_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_166_fu_13013_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_165_fu_13010_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_111_fu_13016_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln172_116_fu_13022_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_168_fu_13027_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_107_fu_13004_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_99_fu_12853_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_171_fu_13043_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_118_fu_13037_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_173_fu_13052_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_120_fu_13046_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_179_fu_13061_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_125_fu_13055_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln182_1_fu_13070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_4_fu_13081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_fu_13092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_2_fu_13103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_5_fu_13114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_6_fu_13124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_3_fu_13145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_7_fu_13156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_fu_13233_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln191_fu_13341_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_1_fu_13349_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_2_fu_13357_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_3_fu_13365_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_4_fu_13373_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_5_fu_13699_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_6_fu_13707_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_7_fu_13715_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_8_fu_13723_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_9_fu_13731_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_10_fu_13864_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_11_fu_13872_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_12_fu_13880_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_13_fu_13888_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_14_fu_13896_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln191_15_fu_13929_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14120_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14120_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14128_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14128_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14128_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_14136_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14136_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln97_14_fu_5966_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14144_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14144_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14144_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14152_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14152_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14152_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14160_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14160_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14168_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_14168_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14168_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14176_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14176_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14176_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14184_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14184_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14192_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14192_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14200_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14200_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14200_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_14208_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14208_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14216_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14216_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14216_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14224_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14224_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14224_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_14232_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14232_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14232_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14240_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14240_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14248_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14248_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14255_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_14255_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14255_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14263_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14263_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14270_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14270_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14270_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_14279_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14279_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14287_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_14287_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14279_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14295_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14295_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14295_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14303_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14303_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14303_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14311_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14311_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14311_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14319_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14319_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14319_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_14328_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14328_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14336_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14336_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14336_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14347_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14347_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14355_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14355_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14355_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_14364_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14364_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14364_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_14372_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_14372_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14372_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14379_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14379_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14379_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14387_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14387_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14396_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14396_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14405_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_14405_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14414_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14414_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14422_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14422_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14431_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_14431_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14431_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_14439_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14439_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14447_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14447_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14456_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14456_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14464_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14464_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14472_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14472_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14472_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14480_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14480_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_fu_14487_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_fu_14487_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_18_fu_8877_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_1_fu_14493_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_1_fu_14493_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_3_fu_14499_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_3_fu_14499_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_4_fu_14505_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_4_fu_14505_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_5_fu_14511_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_5_fu_14511_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_7_fu_14517_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_7_fu_14517_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_7_fu_8914_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_8_fu_14523_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_8_fu_14523_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_10_fu_14529_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_10_fu_14529_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_11_fu_8924_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_11_fu_14535_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_11_fu_14535_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_12_fu_14541_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln172_12_fu_14541_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_15_fu_14547_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_15_fu_14547_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_16_fu_14553_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_16_fu_14553_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_17_fu_14559_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_17_fu_14559_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_18_fu_14565_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_18_fu_14565_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_19_fu_14571_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_19_fu_14571_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_21_fu_14576_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_21_fu_14576_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_22_fu_14581_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_22_fu_14581_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_23_fu_14587_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_23_fu_14587_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_26_fu_14593_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_26_fu_14593_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_28_fu_14599_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_28_fu_14599_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_30_fu_14605_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_30_fu_14605_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_31_fu_14611_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_31_fu_14611_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_33_fu_14617_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_33_fu_14617_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_31_fu_9203_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_35_fu_14623_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_35_fu_14623_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_36_fu_14629_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_36_fu_14629_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_37_fu_14635_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_37_fu_14635_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_38_fu_14641_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_38_fu_14641_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_39_fu_14647_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln172_39_fu_14647_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_40_fu_14653_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_40_fu_14653_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_41_fu_14658_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_41_fu_14658_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_42_fu_14663_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_42_fu_14663_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_43_fu_14669_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_43_fu_14669_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_44_fu_14674_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_44_fu_14674_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_45_fu_14680_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_45_fu_14680_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_46_fu_14686_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_46_fu_14686_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_47_fu_14692_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_47_fu_14692_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_48_fu_14698_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_48_fu_14698_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_51_fu_14704_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_51_fu_14704_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_52_fu_14710_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_52_fu_14710_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_41_fu_9587_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_54_fu_14716_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_54_fu_14716_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_55_fu_14722_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_55_fu_14722_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_56_fu_14727_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_56_fu_14727_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_58_fu_14732_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_58_fu_14732_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_59_fu_14737_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_59_fu_14737_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_60_fu_14742_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_60_fu_14742_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_61_fu_14747_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_61_fu_14747_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_64_fu_14752_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_64_fu_14752_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_65_fu_14758_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_65_fu_14758_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_67_fu_14764_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_67_fu_14764_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_68_fu_14770_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_68_fu_14770_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_70_fu_14776_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_70_fu_14776_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_71_fu_14781_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_71_fu_14781_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_73_fu_14786_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_73_fu_14786_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_74_fu_14792_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln172_74_fu_14792_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_155_fu_10150_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln172_75_fu_14798_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_75_fu_14798_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_76_fu_14804_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln172_76_fu_14804_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_77_fu_14810_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_77_fu_14810_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_78_fu_14816_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_78_fu_14816_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_79_fu_14822_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_79_fu_14822_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_81_fu_14828_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_81_fu_14828_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_97_fu_14834_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_97_fu_14834_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_98_fu_14839_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_98_fu_14839_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_124_fu_10580_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_99_fu_14845_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_99_fu_14845_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_100_fu_14851_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_100_fu_14851_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_101_fu_14857_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_101_fu_14857_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_108_fu_14862_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_108_fu_14862_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_109_fu_14868_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_109_fu_14868_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_110_fu_14874_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_110_fu_14874_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_111_fu_14880_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_111_fu_14880_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_112_fu_14886_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_112_fu_14886_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14892_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14892_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_66_fu_14899_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_66_fu_14899_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_69_fu_14904_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_69_fu_14904_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_82_fu_14909_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_82_fu_14909_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_83_fu_14915_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_83_fu_14915_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_84_fu_14921_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_84_fu_14921_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_113_fu_14927_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_113_fu_14927_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_114_fu_14932_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_114_fu_14932_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_115_fu_14937_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_115_fu_14937_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_137_fu_11020_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_116_fu_14943_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_116_fu_14943_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_117_fu_14948_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_117_fu_14948_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_167_fu_11023_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_118_fu_14954_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_118_fu_14954_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_119_fu_14960_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_119_fu_14960_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_121_fu_14966_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_121_fu_14966_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_85_fu_14972_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_85_fu_14972_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_86_fu_14977_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_86_fu_14977_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_87_fu_14982_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_87_fu_14982_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_88_fu_14987_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_88_fu_14987_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_89_fu_14992_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_89_fu_14992_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_109_fu_11558_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_90_fu_14998_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_90_fu_14998_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln172_160_fu_11561_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_91_fu_15004_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_91_fu_15004_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_92_fu_15010_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_92_fu_15010_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_93_fu_15016_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_93_fu_15016_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_94_fu_15022_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln172_94_fu_15022_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_95_fu_15028_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_95_fu_15028_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_102_fu_15034_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_102_fu_15034_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_103_fu_15039_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_103_fu_15039_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_104_fu_15044_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_104_fu_15044_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15050_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15050_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15057_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15057_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15063_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15063_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15069_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15069_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15076_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15076_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15083_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15083_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15090_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15090_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15090_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln172_105_fu_15097_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_105_fu_15097_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15102_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15102_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_reset_start_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal ap_block_pp0_stage20_subdone : BOOLEAN;
    signal ap_block_pp0_stage21_subdone : BOOLEAN;
    signal ap_block_pp0_stage22_subdone : BOOLEAN;
    signal ap_block_pp0_stage23_subdone : BOOLEAN;
    signal ap_block_pp0_stage24_subdone : BOOLEAN;
    signal ap_block_pp0_stage25_subdone : BOOLEAN;
    signal ap_block_pp0_stage26_subdone : BOOLEAN;
    signal ap_block_pp0_stage27_subdone : BOOLEAN;
    signal ap_block_pp0_stage28_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_14128_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14152_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14152_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14160_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14168_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14176_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14200_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14200_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14208_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14216_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14216_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14224_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14232_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14240_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14248_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14255_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14263_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14270_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14270_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14279_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14287_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14295_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14303_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14311_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14319_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14328_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14336_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_14336_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_14355_p20 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14364_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14372_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14379_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14387_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14396_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14405_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14422_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14447_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14456_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14472_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14892_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_15050_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_15090_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_15102_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_100_fu_14851_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_101_fu_14857_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_102_fu_15034_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_103_fu_15039_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_104_fu_15044_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_104_fu_15044_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_105_fu_15097_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_106_fu_9866_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_108_fu_14862_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_109_fu_14868_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_10_fu_14529_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_110_fu_14874_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_111_fu_14880_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_112_fu_14886_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_113_fu_14927_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_114_fu_14932_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_115_fu_14937_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_116_fu_14943_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_117_fu_14948_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_118_fu_14954_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_119_fu_14960_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_11_fu_14535_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_120_fu_9333_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_121_fu_14966_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_12_fu_14541_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_15_fu_14547_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_16_fu_14553_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_17_fu_14559_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_18_fu_14565_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_19_fu_14571_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_1_fu_14493_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_21_fu_14576_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_22_fu_14581_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_23_fu_14587_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_26_fu_14593_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_26_fu_14593_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_28_fu_14599_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_30_fu_14605_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_31_fu_14611_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_33_fu_14617_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_35_fu_14623_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_36_fu_14629_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_37_fu_14635_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_38_fu_14641_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_38_fu_14641_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_39_fu_14647_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_3_fu_14499_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_40_fu_14653_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_41_fu_14658_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_42_fu_14663_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_42_fu_14663_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_43_fu_14669_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_44_fu_14674_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_45_fu_14680_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_46_fu_14686_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_47_fu_14692_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_48_fu_14698_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_48_fu_14698_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_4_fu_14505_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_51_fu_14704_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_52_fu_14710_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_53_fu_9066_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_54_fu_14716_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_55_fu_14722_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_56_fu_14727_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_57_fu_9076_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_58_fu_14732_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_59_fu_14737_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_5_fu_14511_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_60_fu_14742_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_61_fu_14747_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_62_fu_9648_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_63_fu_9654_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_64_fu_14752_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_65_fu_14758_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_66_fu_14899_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_67_fu_14764_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_68_fu_14770_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_69_fu_14904_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_70_fu_14776_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_71_fu_14781_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_72_fu_9777_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_73_fu_14786_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_73_fu_14786_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_74_fu_14792_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln172_75_fu_14798_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_75_fu_14798_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_76_fu_14804_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln172_77_fu_14810_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_77_fu_14810_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_78_fu_14816_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_78_fu_14816_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_79_fu_14822_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_7_fu_14517_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_81_fu_14828_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_82_fu_14909_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_82_fu_14909_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_83_fu_14915_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_84_fu_14921_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_85_fu_14972_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_86_fu_14977_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_87_fu_14982_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_88_fu_14987_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_89_fu_14992_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_8_fu_14523_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_90_fu_14998_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_91_fu_15004_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_92_fu_15010_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_93_fu_15016_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_94_fu_15022_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_94_fu_15022_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln172_95_fu_15028_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_96_fu_9827_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_97_fu_14834_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln172_98_fu_14839_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_99_fu_14845_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_fu_14487_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln191_10_fu_13864_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_11_fu_13872_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_12_fu_13880_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_13_fu_13888_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_14_fu_13896_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_15_fu_13929_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_1_fu_13349_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_2_fu_13357_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_3_fu_13365_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_4_fu_13373_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_5_fu_13699_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_6_fu_13707_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_7_fu_13715_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_8_fu_13723_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_9_fu_13731_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln191_fu_13341_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln97_12_fu_6020_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln97_1_fu_5924_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln97_27_fu_6751_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln97_28_fu_6795_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln97_32_fu_6866_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln97_3_fu_5934_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln97_fu_5918_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_condition_9565 : BOOLEAN;
    signal ap_condition_11299 : BOOLEAN;
    signal ap_condition_11302 : BOOLEAN;
    signal ap_condition_11308 : BOOLEAN;
    signal ap_condition_109 : BOOLEAN;
    signal ap_condition_11315 : BOOLEAN;
    signal ap_condition_11320 : BOOLEAN;
    signal ap_condition_11324 : BOOLEAN;
    signal ap_condition_1032 : BOOLEAN;

    component cnn_mux_63_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component cnn_mac_muladd_8nRg6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_mul_sub_8Shg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_7sThq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_7sUhA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_7nVhK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_8nWhU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_6sXh4 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mac_muladd_7sYie IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_8sZio IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component cnn_mac_muladd_8n0iy IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_8n1iI IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component cnn_mac_muladd_8n2iS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_8n3i2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_7n4jc IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_7s5jm IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component cnn_mac_muladd_6s6jw IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_5s7jG IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_7s8jQ IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_8s9j0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_6nbak IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_7nbbk IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_5sbck IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_7sbdk IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_8nbek IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_ama_addmuladdbfk IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component cnn_mac_muladd_7sbgk IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_7nbhl IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mac_muladd_7sbil IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_6sbjl IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_7nbkl IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_7nbll IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_6nbml IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mac_muladd_7sbnm IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_5nbom IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_6sbpm IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mac_muladd_7nbqm IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_7sbrm IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_5nbsm IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_7nbtn IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_8nbun IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mul_mul_8s_8nbvn IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mul_mul_8s_8nbwn IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mul_mul_7s_8nbxn IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mul_mul_7s_8nbyn IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mul_mul_6s_8nbzo IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mul_mul_6s_8nbAo IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_8sbBo IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_8sbCo IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_8sbDo IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_8sbEo IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component kernel_l1_stripesbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component kernel_l2_stripestde IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component kernel_l2_maxes IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    l1_stripes_0_0_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_0_address0,
        ce0 => l1_stripes_0_0_ce0,
        q0 => l1_stripes_0_0_q0,
        address1 => l1_stripes_0_0_address1,
        ce1 => l1_stripes_0_0_ce1,
        we1 => l1_stripes_0_0_we1,
        d1 => l1_stripes_0_0_d1,
        q1 => l1_stripes_0_0_q1);

    l1_stripes_0_1_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_1_address0,
        ce0 => l1_stripes_0_1_ce0,
        q0 => l1_stripes_0_1_q0,
        address1 => l1_stripes_0_1_address1,
        ce1 => l1_stripes_0_1_ce1,
        we1 => l1_stripes_0_1_we1,
        d1 => l1_stripes_0_1_d1,
        q1 => l1_stripes_0_1_q1);

    l1_stripes_0_2_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_2_address0,
        ce0 => l1_stripes_0_2_ce0,
        q0 => l1_stripes_0_2_q0,
        address1 => l1_stripes_0_2_address1,
        ce1 => l1_stripes_0_2_ce1,
        we1 => l1_stripes_0_2_we1,
        d1 => l1_stripes_0_2_d1,
        q1 => l1_stripes_0_2_q1);

    l1_stripes_0_3_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_3_address0,
        ce0 => l1_stripes_0_3_ce0,
        q0 => l1_stripes_0_3_q0,
        address1 => l1_stripes_0_3_address1,
        ce1 => l1_stripes_0_3_ce1,
        we1 => l1_stripes_0_3_we1,
        d1 => l1_stripes_0_3_d1,
        q1 => l1_stripes_0_3_q1);

    l1_stripes_0_4_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_4_address0,
        ce0 => l1_stripes_0_4_ce0,
        q0 => l1_stripes_0_4_q0,
        address1 => l1_stripes_0_4_address1,
        ce1 => l1_stripes_0_4_ce1,
        we1 => l1_stripes_0_4_we1,
        d1 => l1_stripes_0_4_d1,
        q1 => l1_stripes_0_4_q1);

    l1_stripes_0_5_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_5_address0,
        ce0 => l1_stripes_0_5_ce0,
        q0 => l1_stripes_0_5_q0,
        address1 => l1_stripes_0_5_address1,
        ce1 => l1_stripes_0_5_ce1,
        we1 => l1_stripes_0_5_we1,
        d1 => l1_stripes_0_5_d1,
        q1 => l1_stripes_0_5_q1);

    l1_stripes_1_0_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_0_address0,
        ce0 => l1_stripes_1_0_ce0,
        q0 => l1_stripes_1_0_q0,
        address1 => l1_stripes_1_0_address1,
        ce1 => l1_stripes_1_0_ce1,
        we1 => l1_stripes_1_0_we1,
        d1 => l1_stripes_1_0_d1,
        q1 => l1_stripes_1_0_q1);

    l1_stripes_1_1_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_1_address0,
        ce0 => l1_stripes_1_1_ce0,
        q0 => l1_stripes_1_1_q0,
        address1 => l1_stripes_1_1_address1,
        ce1 => l1_stripes_1_1_ce1,
        we1 => l1_stripes_1_1_we1,
        d1 => l1_stripes_1_1_d1,
        q1 => l1_stripes_1_1_q1);

    l1_stripes_1_2_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_2_address0,
        ce0 => l1_stripes_1_2_ce0,
        q0 => l1_stripes_1_2_q0,
        address1 => l1_stripes_1_2_address1,
        ce1 => l1_stripes_1_2_ce1,
        we1 => l1_stripes_1_2_we1,
        d1 => l1_stripes_1_2_d1,
        q1 => l1_stripes_1_2_q1);

    l1_stripes_1_3_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_3_address0,
        ce0 => l1_stripes_1_3_ce0,
        q0 => l1_stripes_1_3_q0,
        address1 => l1_stripes_1_3_address1,
        ce1 => l1_stripes_1_3_ce1,
        we1 => l1_stripes_1_3_we1,
        d1 => l1_stripes_1_3_d1,
        q1 => l1_stripes_1_3_q1);

    l1_stripes_1_4_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_4_address0,
        ce0 => l1_stripes_1_4_ce0,
        q0 => l1_stripes_1_4_q0,
        address1 => l1_stripes_1_4_address1,
        ce1 => l1_stripes_1_4_ce1,
        we1 => l1_stripes_1_4_we1,
        d1 => l1_stripes_1_4_d1,
        q1 => l1_stripes_1_4_q1);

    l1_stripes_1_5_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_5_address0,
        ce0 => l1_stripes_1_5_ce0,
        q0 => l1_stripes_1_5_q0,
        address1 => l1_stripes_1_5_address1,
        ce1 => l1_stripes_1_5_ce1,
        we1 => l1_stripes_1_5_we1,
        d1 => l1_stripes_1_5_d1,
        q1 => l1_stripes_1_5_q1);

    l1_stripes_2_0_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_0_address0,
        ce0 => l1_stripes_2_0_ce0,
        q0 => l1_stripes_2_0_q0,
        address1 => l1_stripes_2_0_address1,
        ce1 => l1_stripes_2_0_ce1,
        we1 => l1_stripes_2_0_we1,
        d1 => l1_stripes_2_0_d1,
        q1 => l1_stripes_2_0_q1);

    l1_stripes_2_1_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_1_address0,
        ce0 => l1_stripes_2_1_ce0,
        q0 => l1_stripes_2_1_q0,
        address1 => l1_stripes_2_1_address1,
        ce1 => l1_stripes_2_1_ce1,
        we1 => l1_stripes_2_1_we1,
        d1 => l1_stripes_2_1_d1,
        q1 => l1_stripes_2_1_q1);

    l1_stripes_2_2_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_2_address0,
        ce0 => l1_stripes_2_2_ce0,
        q0 => l1_stripes_2_2_q0,
        address1 => l1_stripes_2_2_address1,
        ce1 => l1_stripes_2_2_ce1,
        we1 => l1_stripes_2_2_we1,
        d1 => l1_stripes_2_2_d1,
        q1 => l1_stripes_2_2_q1);

    l1_stripes_2_3_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_3_address0,
        ce0 => l1_stripes_2_3_ce0,
        q0 => l1_stripes_2_3_q0,
        address1 => l1_stripes_2_3_address1,
        ce1 => l1_stripes_2_3_ce1,
        we1 => l1_stripes_2_3_we1,
        d1 => l1_stripes_2_3_d1,
        q1 => l1_stripes_2_3_q1);

    l1_stripes_2_4_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_4_address0,
        ce0 => l1_stripes_2_4_ce0,
        q0 => l1_stripes_2_4_q0,
        address1 => l1_stripes_2_4_address1,
        ce1 => l1_stripes_2_4_ce1,
        we1 => l1_stripes_2_4_we1,
        d1 => l1_stripes_2_4_d1,
        q1 => l1_stripes_2_4_q1);

    l1_stripes_2_5_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_5_address0,
        ce0 => l1_stripes_2_5_ce0,
        q0 => l1_stripes_2_5_q0,
        address1 => l1_stripes_2_5_address1,
        ce1 => l1_stripes_2_5_ce1,
        we1 => l1_stripes_2_5_we1,
        d1 => l1_stripes_2_5_d1,
        q1 => l1_stripes_2_5_q1);

    l2_stripes_2_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_0_address0,
        ce0 => l2_stripes_2_0_ce0,
        q0 => l2_stripes_2_0_q0,
        address1 => l2_stripes_2_0_address1,
        ce1 => l2_stripes_2_0_ce1,
        we1 => l2_stripes_2_0_we1,
        d1 => l2_stripes_2_0_d1,
        q1 => l2_stripes_2_0_q1);

    l2_stripes_2_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_1_address0,
        ce0 => l2_stripes_2_1_ce0,
        q0 => l2_stripes_2_1_q0,
        address1 => l2_stripes_2_1_address1,
        ce1 => l2_stripes_2_1_ce1,
        we1 => l2_stripes_2_1_we1,
        d1 => l2_stripes_2_1_d1,
        q1 => l2_stripes_2_1_q1);

    l2_stripes_2_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_2_address0,
        ce0 => l2_stripes_2_2_ce0,
        q0 => l2_stripes_2_2_q0,
        address1 => l2_stripes_2_2_address1,
        ce1 => l2_stripes_2_2_ce1,
        we1 => l2_stripes_2_2_we1,
        d1 => l2_stripes_2_2_d1,
        q1 => l2_stripes_2_2_q1);

    l2_stripes_2_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_3_address0,
        ce0 => l2_stripes_2_3_ce0,
        q0 => l2_stripes_2_3_q0,
        address1 => l2_stripes_2_3_address1,
        ce1 => l2_stripes_2_3_ce1,
        we1 => l2_stripes_2_3_we1,
        d1 => l2_stripes_2_3_d1,
        q1 => l2_stripes_2_3_q1);

    l2_stripes_2_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_4_address0,
        ce0 => l2_stripes_2_4_ce0,
        q0 => l2_stripes_2_4_q0,
        address1 => l2_stripes_2_4_address1,
        ce1 => l2_stripes_2_4_ce1,
        we1 => l2_stripes_2_4_we1,
        d1 => l2_stripes_2_4_d1,
        q1 => l2_stripes_2_4_q1);

    l2_stripes_2_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_5_address0,
        ce0 => l2_stripes_2_5_ce0,
        q0 => l2_stripes_2_5_q0,
        address1 => l2_stripes_2_5_address1,
        ce1 => l2_stripes_2_5_ce1,
        we1 => l2_stripes_2_5_we1,
        d1 => l2_stripes_2_5_d1,
        q1 => l2_stripes_2_5_q1);

    l2_stripes_0_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_0_address0,
        ce0 => l2_stripes_0_0_ce0,
        q0 => l2_stripes_0_0_q0,
        address1 => l2_stripes_0_0_address1,
        ce1 => l2_stripes_0_0_ce1,
        we1 => l2_stripes_0_0_we1,
        d1 => l2_stripes_0_0_d1,
        q1 => l2_stripes_0_0_q1);

    l2_stripes_0_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_1_address0,
        ce0 => l2_stripes_0_1_ce0,
        q0 => l2_stripes_0_1_q0,
        address1 => l2_stripes_0_1_address1,
        ce1 => l2_stripes_0_1_ce1,
        we1 => l2_stripes_0_1_we1,
        d1 => l2_stripes_0_1_d1,
        q1 => l2_stripes_0_1_q1);

    l2_stripes_0_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_2_address0,
        ce0 => l2_stripes_0_2_ce0,
        q0 => l2_stripes_0_2_q0,
        address1 => l2_stripes_0_2_address1,
        ce1 => l2_stripes_0_2_ce1,
        we1 => l2_stripes_0_2_we1,
        d1 => l2_stripes_0_2_d1,
        q1 => l2_stripes_0_2_q1);

    l2_stripes_0_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_3_address0,
        ce0 => l2_stripes_0_3_ce0,
        q0 => l2_stripes_0_3_q0,
        address1 => l2_stripes_0_3_address1,
        ce1 => l2_stripes_0_3_ce1,
        we1 => l2_stripes_0_3_we1,
        d1 => l2_stripes_0_3_d1,
        q1 => l2_stripes_0_3_q1);

    l2_stripes_0_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_4_address0,
        ce0 => l2_stripes_0_4_ce0,
        q0 => l2_stripes_0_4_q0,
        address1 => l2_stripes_0_4_address1,
        ce1 => l2_stripes_0_4_ce1,
        we1 => l2_stripes_0_4_we1,
        d1 => l2_stripes_0_4_d1,
        q1 => l2_stripes_0_4_q1);

    l2_stripes_0_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_5_address0,
        ce0 => l2_stripes_0_5_ce0,
        q0 => l2_stripes_0_5_q0,
        address1 => l2_stripes_0_5_address1,
        ce1 => l2_stripes_0_5_ce1,
        we1 => l2_stripes_0_5_we1,
        d1 => l2_stripes_0_5_d1,
        q1 => l2_stripes_0_5_q1);

    l2_stripes_3_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_0_address0,
        ce0 => l2_stripes_3_0_ce0,
        q0 => l2_stripes_3_0_q0,
        address1 => l2_stripes_3_0_address1,
        ce1 => l2_stripes_3_0_ce1,
        we1 => l2_stripes_3_0_we1,
        d1 => l2_stripes_3_0_d1,
        q1 => l2_stripes_3_0_q1);

    l2_stripes_3_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_1_address0,
        ce0 => l2_stripes_3_1_ce0,
        q0 => l2_stripes_3_1_q0,
        address1 => l2_stripes_3_1_address1,
        ce1 => l2_stripes_3_1_ce1,
        we1 => l2_stripes_3_1_we1,
        d1 => l2_stripes_3_1_d1,
        q1 => l2_stripes_3_1_q1);

    l2_stripes_3_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_2_address0,
        ce0 => l2_stripes_3_2_ce0,
        q0 => l2_stripes_3_2_q0,
        address1 => l2_stripes_3_2_address1,
        ce1 => l2_stripes_3_2_ce1,
        we1 => l2_stripes_3_2_we1,
        d1 => l2_stripes_3_2_d1,
        q1 => l2_stripes_3_2_q1);

    l2_stripes_3_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_3_address0,
        ce0 => l2_stripes_3_3_ce0,
        q0 => l2_stripes_3_3_q0,
        address1 => l2_stripes_3_3_address1,
        ce1 => l2_stripes_3_3_ce1,
        we1 => l2_stripes_3_3_we1,
        d1 => l2_stripes_3_3_d1,
        q1 => l2_stripes_3_3_q1);

    l2_stripes_3_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_4_address0,
        ce0 => l2_stripes_3_4_ce0,
        q0 => l2_stripes_3_4_q0,
        address1 => l2_stripes_3_4_address1,
        ce1 => l2_stripes_3_4_ce1,
        we1 => l2_stripes_3_4_we1,
        d1 => l2_stripes_3_4_d1,
        q1 => l2_stripes_3_4_q1);

    l2_stripes_3_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_5_address0,
        ce0 => l2_stripes_3_5_ce0,
        q0 => l2_stripes_3_5_q0,
        address1 => l2_stripes_3_5_address1,
        ce1 => l2_stripes_3_5_ce1,
        we1 => l2_stripes_3_5_we1,
        d1 => l2_stripes_3_5_d1,
        q1 => l2_stripes_3_5_q1);

    l2_stripes_1_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_0_address0,
        ce0 => l2_stripes_1_0_ce0,
        q0 => l2_stripes_1_0_q0,
        address1 => l2_stripes_1_0_address1,
        ce1 => l2_stripes_1_0_ce1,
        we1 => l2_stripes_1_0_we1,
        d1 => l2_stripes_1_0_d1,
        q1 => l2_stripes_1_0_q1);

    l2_stripes_1_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_1_address0,
        ce0 => l2_stripes_1_1_ce0,
        q0 => l2_stripes_1_1_q0,
        address1 => l2_stripes_1_1_address1,
        ce1 => l2_stripes_1_1_ce1,
        we1 => l2_stripes_1_1_we1,
        d1 => l2_stripes_1_1_d1,
        q1 => l2_stripes_1_1_q1);

    l2_stripes_1_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_2_address0,
        ce0 => l2_stripes_1_2_ce0,
        q0 => l2_stripes_1_2_q0,
        address1 => l2_stripes_1_2_address1,
        ce1 => l2_stripes_1_2_ce1,
        we1 => l2_stripes_1_2_we1,
        d1 => l2_stripes_1_2_d1,
        q1 => l2_stripes_1_2_q1);

    l2_stripes_1_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_3_address0,
        ce0 => l2_stripes_1_3_ce0,
        q0 => l2_stripes_1_3_q0,
        address1 => l2_stripes_1_3_address1,
        ce1 => l2_stripes_1_3_ce1,
        we1 => l2_stripes_1_3_we1,
        d1 => l2_stripes_1_3_d1,
        q1 => l2_stripes_1_3_q1);

    l2_stripes_1_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_4_address0,
        ce0 => l2_stripes_1_4_ce0,
        q0 => l2_stripes_1_4_q0,
        address1 => l2_stripes_1_4_address1,
        ce1 => l2_stripes_1_4_ce1,
        we1 => l2_stripes_1_4_we1,
        d1 => l2_stripes_1_4_d1,
        q1 => l2_stripes_1_4_q1);

    l2_stripes_1_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_5_address0,
        ce0 => l2_stripes_1_5_ce0,
        q0 => l2_stripes_1_5_q0,
        address1 => l2_stripes_1_5_address1,
        ce1 => l2_stripes_1_5_ce1,
        we1 => l2_stripes_1_5_we1,
        d1 => l2_stripes_1_5_d1,
        q1 => l2_stripes_1_5_q1);

    l2_maxes_U : component kernel_l2_maxes
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_maxes_address0,
        ce0 => l2_maxes_ce0,
        we0 => l2_maxes_we0,
        d0 => l2_maxes_d0,
        q0 => l2_maxes_q0,
        address1 => l2_maxes_address1,
        ce1 => l2_maxes_ce1,
        we1 => l2_maxes_we1,
        d1 => l2_maxes_d1,
        q1 => l2_maxes_q1);

    cnn_mux_63_8_1_1_U1 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_q0,
        din1 => l2_stripes_2_1_q0,
        din2 => l2_stripes_2_2_q0,
        din3 => l2_stripes_2_3_q0,
        din4 => l2_stripes_2_4_q0,
        din5 => l2_stripes_2_5_q0,
        din6 => grp_fu_4417_p7,
        dout => grp_fu_4417_p8);

    cnn_mux_63_8_1_1_U2 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_q0,
        din1 => l2_stripes_0_1_q0,
        din2 => l2_stripes_0_2_q0,
        din3 => l2_stripes_0_3_q0,
        din4 => l2_stripes_0_4_q0,
        din5 => l2_stripes_0_5_q0,
        din6 => grp_fu_4434_p7,
        dout => grp_fu_4434_p8);

    cnn_mux_63_8_1_1_U3 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_q0,
        din1 => l2_stripes_3_1_q0,
        din2 => l2_stripes_3_2_q0,
        din3 => l2_stripes_3_3_q0,
        din4 => l2_stripes_3_4_q0,
        din5 => l2_stripes_3_5_q0,
        din6 => grp_fu_4458_p7,
        dout => grp_fu_4458_p8);

    cnn_mux_63_8_1_1_U4 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_q0,
        din1 => l2_stripes_1_1_q0,
        din2 => l2_stripes_1_2_q0,
        din3 => l2_stripes_1_3_q0,
        din4 => l2_stripes_1_4_q0,
        din5 => l2_stripes_1_5_q0,
        din6 => grp_fu_4475_p7,
        dout => grp_fu_4475_p8);

    cnn_mux_63_8_1_1_U5 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => reg_4523,
        din1 => reg_4527,
        din2 => reg_4531,
        din3 => reg_4535,
        din4 => reg_4539,
        din5 => reg_4543,
        din6 => select_ln86_reg_15767,
        dout => grp_fu_4547_p8);

    cnn_mux_63_8_1_1_U6 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => reg_4523,
        din1 => reg_4527,
        din2 => reg_4531,
        din3 => reg_4535,
        din4 => reg_4539,
        din5 => reg_4543,
        din6 => select_ln86_1_reg_16040,
        dout => grp_fu_4564_p8);

    cnn_mux_63_8_1_1_U7 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_q0,
        din1 => l1_stripes_0_1_q0,
        din2 => l1_stripes_0_2_q0,
        din3 => l1_stripes_0_3_q0,
        din4 => l1_stripes_0_4_q0,
        din5 => l1_stripes_0_5_q0,
        din6 => select_ln86_fu_5707_p3,
        dout => tmp_fu_5715_p8);

    cnn_mux_63_8_1_1_U8 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_q1,
        din1 => l1_stripes_2_1_q1,
        din2 => l1_stripes_2_2_q1,
        din3 => l1_stripes_2_3_q1,
        din4 => l1_stripes_2_4_q1,
        din5 => l1_stripes_2_5_q1,
        din6 => select_ln86_fu_5707_p3,
        dout => tmp_5_fu_5733_p8);

    cnn_mux_63_8_1_1_U9 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_q1,
        din1 => l1_stripes_1_1_q1,
        din2 => l1_stripes_1_2_q1,
        din3 => l1_stripes_1_3_q1,
        din4 => l1_stripes_1_4_q1,
        din5 => l1_stripes_1_5_q1,
        din6 => tmp_22_fu_5870_p7,
        dout => tmp_22_fu_5870_p8);

    cnn_mux_63_8_1_1_U10 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_reg_15785,
        din1 => l1_stripes_2_1_load_reg_15792,
        din2 => l1_stripes_2_2_load_reg_15799,
        din3 => l1_stripes_2_3_load_reg_15806,
        din4 => l1_stripes_2_4_load_reg_15813,
        din5 => l1_stripes_2_5_load_reg_15820,
        din6 => select_ln86_reg_15767,
        dout => tmp_2_fu_5940_p8);

    cnn_mux_63_8_1_1_U11 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_1_reg_15827,
        din1 => l1_stripes_0_1_load_1_reg_15834,
        din2 => l1_stripes_0_2_load_1_reg_15841,
        din3 => l1_stripes_0_3_load_1_reg_15848,
        din4 => l1_stripes_0_4_load_1_reg_15855,
        din5 => l1_stripes_0_5_load_1_reg_15862,
        din6 => select_ln86_reg_15767,
        dout => tmp_3_fu_5955_p8);

    cnn_mux_63_8_1_1_U12 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_1_reg_15869,
        din1 => l1_stripes_1_1_load_1_reg_15875,
        din2 => l1_stripes_1_2_load_1_reg_15881,
        din3 => l1_stripes_1_3_load_1_reg_15887,
        din4 => l1_stripes_1_4_load_1_reg_15893,
        din5 => l1_stripes_1_5_load_1_reg_15899,
        din6 => select_ln86_reg_15767,
        dout => tmp_4_fu_5970_p8);

    cnn_mux_63_8_1_1_U13 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_q0,
        din1 => l1_stripes_2_1_q0,
        din2 => l1_stripes_2_2_q0,
        din3 => l1_stripes_2_3_q0,
        din4 => l1_stripes_2_4_q0,
        din5 => l1_stripes_2_5_q0,
        din6 => select_ln86_reg_15767,
        dout => tmp_8_fu_6037_p8);

    cnn_mux_63_8_1_1_U14 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => reg_4499,
        din1 => reg_4503,
        din2 => reg_4507,
        din3 => reg_4511,
        din4 => reg_4515,
        din5 => reg_4519,
        din6 => select_ln86_1_reg_16040,
        dout => tmp_9_fu_6054_p8);

    cnn_mux_63_8_1_1_U15 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_1_reg_15869,
        din1 => l1_stripes_1_1_load_1_reg_15875,
        din2 => l1_stripes_1_2_load_1_reg_15881,
        din3 => l1_stripes_1_3_load_1_reg_15887,
        din4 => l1_stripes_1_4_load_1_reg_15893,
        din5 => l1_stripes_1_5_load_1_reg_15899,
        din6 => select_ln86_1_reg_16040,
        dout => tmp_13_fu_6075_p8);

    cnn_mux_63_8_1_1_U16 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_1_reg_15905,
        din1 => l1_stripes_2_1_load_1_reg_15911,
        din2 => l1_stripes_2_2_load_1_reg_15917,
        din3 => l1_stripes_2_3_load_1_reg_15923,
        din4 => l1_stripes_2_4_load_1_reg_15929,
        din5 => l1_stripes_2_5_load_1_reg_15935,
        din6 => select_ln86_1_reg_16040,
        dout => tmp_14_fu_6120_p8);

    cnn_mux_63_8_1_1_U17 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_q0,
        din1 => l1_stripes_0_1_q0,
        din2 => l1_stripes_0_2_q0,
        din3 => l1_stripes_0_3_q0,
        din4 => l1_stripes_0_4_q0,
        din5 => l1_stripes_0_5_q0,
        din6 => select_ln86_1_reg_16040,
        dout => tmp_15_fu_6177_p8);

    cnn_mux_63_8_1_1_U18 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_q0,
        din1 => l1_stripes_2_1_q0,
        din2 => l1_stripes_2_2_q0,
        din3 => l1_stripes_2_3_q0,
        din4 => l1_stripes_2_4_q0,
        din5 => l1_stripes_2_5_q0,
        din6 => select_ln86_1_reg_16040,
        dout => tmp_17_fu_6194_p8);

    cnn_mux_63_8_1_1_U19 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => reg_4499,
        din1 => reg_4503,
        din2 => reg_4507,
        din3 => reg_4511,
        din4 => reg_4515,
        din5 => reg_4519,
        din6 => select_ln86_2_reg_16052,
        dout => tmp_18_fu_6211_p8);

    cnn_mux_63_8_1_1_U20 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => reg_4523,
        din1 => reg_4527,
        din2 => reg_4531,
        din3 => reg_4535,
        din4 => reg_4539,
        din5 => reg_4543,
        din6 => select_ln86_2_reg_16052,
        dout => tmp_19_fu_6236_p8);

    cnn_mux_63_8_1_1_U21 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_reg_15785,
        din1 => l1_stripes_2_1_load_reg_15792,
        din2 => l1_stripes_2_2_load_reg_15799,
        din3 => l1_stripes_2_3_load_reg_15806,
        din4 => l1_stripes_2_4_load_reg_15813,
        din5 => l1_stripes_2_5_load_reg_15820,
        din6 => select_ln86_2_reg_16052,
        dout => tmp_20_fu_6261_p8);

    cnn_mux_63_8_1_1_U22 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_1_reg_15827,
        din1 => l1_stripes_0_1_load_1_reg_15834,
        din2 => l1_stripes_0_2_load_1_reg_15841,
        din3 => l1_stripes_0_3_load_1_reg_15848,
        din4 => l1_stripes_0_4_load_1_reg_15855,
        din5 => l1_stripes_0_5_load_1_reg_15862,
        din6 => select_ln86_2_reg_16052,
        dout => tmp_21_fu_6280_p8);

    cnn_mux_63_8_1_1_U23 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_1_reg_15905,
        din1 => l1_stripes_2_1_load_1_reg_15911,
        din2 => l1_stripes_2_2_load_1_reg_15917,
        din3 => l1_stripes_2_3_load_1_reg_15923,
        din4 => l1_stripes_2_4_load_1_reg_15929,
        din5 => l1_stripes_2_5_load_1_reg_15935,
        din6 => select_ln86_2_reg_16052,
        dout => tmp_23_fu_6390_p8);

    cnn_mux_63_8_1_1_U24 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_q0,
        din1 => l1_stripes_0_1_q0,
        din2 => l1_stripes_0_2_q0,
        din3 => l1_stripes_0_3_q0,
        din4 => l1_stripes_0_4_q0,
        din5 => l1_stripes_0_5_q0,
        din6 => select_ln86_2_reg_16052,
        dout => tmp_24_fu_6401_p8);

    cnn_mux_63_8_1_1_U25 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_q0,
        din1 => l1_stripes_1_1_q0,
        din2 => l1_stripes_1_2_q0,
        din3 => l1_stripes_1_3_q0,
        din4 => l1_stripes_1_4_q0,
        din5 => l1_stripes_1_5_q0,
        din6 => select_ln86_2_reg_16052,
        dout => tmp_25_fu_6430_p8);

    cnn_mux_63_8_1_1_U26 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_q0,
        din1 => l1_stripes_2_1_q0,
        din2 => l1_stripes_2_2_q0,
        din3 => l1_stripes_2_3_q0,
        din4 => l1_stripes_2_4_q0,
        din5 => l1_stripes_2_5_q0,
        din6 => select_ln86_2_reg_16052,
        dout => tmp_29_fu_6459_p8);

    cnn_mux_63_8_1_1_U27 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => reg_4499,
        din1 => reg_4503,
        din2 => reg_4507,
        din3 => reg_4511,
        din4 => reg_4515,
        din5 => reg_4519,
        din6 => select_ln86_reg_15767,
        dout => tmp_6_fu_6523_p8);

    cnn_mux_63_8_1_1_U28 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_reg_15785,
        din1 => l1_stripes_2_1_load_reg_15792,
        din2 => l1_stripes_2_2_load_reg_15799,
        din3 => l1_stripes_2_3_load_reg_15806,
        din4 => l1_stripes_2_4_load_reg_15813,
        din5 => l1_stripes_2_5_load_reg_15820,
        din6 => select_ln86_1_reg_16040,
        dout => tmp_11_fu_6666_p8);

    cnn_mux_63_8_1_1_U29 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_1_reg_15827,
        din1 => l1_stripes_0_1_load_1_reg_15834,
        din2 => l1_stripes_0_2_load_1_reg_15841,
        din3 => l1_stripes_0_3_load_1_reg_15848,
        din4 => l1_stripes_0_4_load_1_reg_15855,
        din5 => l1_stripes_0_5_load_1_reg_15862,
        din6 => select_ln86_1_reg_16040,
        dout => tmp_12_fu_6733_p8);

    cnn_mux_63_8_1_1_U30 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_q1,
        din1 => l2_stripes_2_1_q1,
        din2 => l2_stripes_2_2_q1,
        din3 => l2_stripes_2_3_q1,
        din4 => l2_stripes_2_4_q1,
        din5 => l2_stripes_2_5_q1,
        din6 => select_ln162_fu_8625_p3,
        dout => tmp_34_fu_8637_p8);

    cnn_mux_63_8_1_1_U31 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_q1,
        din1 => l2_stripes_0_1_q1,
        din2 => l2_stripes_0_2_q1,
        din3 => l2_stripes_0_3_q1,
        din4 => l2_stripes_0_4_q1,
        din5 => l2_stripes_0_5_q1,
        din6 => select_ln162_fu_8625_p3,
        dout => tmp_35_fu_8655_p8);

    cnn_mux_63_8_1_1_U32 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_1_reg_17328,
        din1 => l2_stripes_3_1_load_1_reg_17335,
        din2 => l2_stripes_3_2_load_1_reg_17342,
        din3 => l2_stripes_3_3_load_1_reg_17349,
        din4 => l2_stripes_3_4_load_1_reg_17356,
        din5 => l2_stripes_3_5_load_1_reg_17363,
        din6 => select_ln162_reg_17076,
        dout => tmp_36_fu_9004_p8);

    cnn_mux_63_8_1_1_U33 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_1_reg_17370,
        din1 => l2_stripes_1_1_load_1_reg_17377,
        din2 => l2_stripes_1_2_load_1_reg_17384,
        din3 => l2_stripes_1_3_load_1_reg_17391,
        din4 => l2_stripes_1_4_load_1_reg_17398,
        din5 => l2_stripes_1_5_load_1_reg_17405,
        din6 => select_ln162_reg_17076,
        dout => tmp_37_fu_9015_p8);

    cnn_mux_63_8_1_1_U34 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_reg_17167,
        din1 => l2_stripes_3_1_load_reg_17173,
        din2 => l2_stripes_3_2_load_reg_17179,
        din3 => l2_stripes_3_3_load_reg_17185,
        din4 => l2_stripes_3_4_load_reg_17191,
        din5 => l2_stripes_3_5_load_reg_17197,
        din6 => select_ln162_1_reg_17532,
        dout => tmp_44_fu_9033_p8);

    cnn_mux_63_8_1_1_U35 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_reg_17203,
        din1 => l2_stripes_1_1_load_reg_17209,
        din2 => l2_stripes_1_2_load_reg_17215,
        din3 => l2_stripes_1_3_load_reg_17221,
        din4 => l2_stripes_1_4_load_reg_17227,
        din5 => l2_stripes_1_5_load_reg_17233,
        din6 => select_ln162_1_reg_17532,
        dout => tmp_45_fu_9044_p8);

    cnn_mux_63_8_1_1_U36 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_reg_17086,
        din1 => l2_stripes_2_1_load_reg_17092,
        din2 => l2_stripes_2_2_load_reg_17098,
        din3 => l2_stripes_2_3_load_reg_17104,
        din4 => l2_stripes_2_4_load_reg_17110,
        din5 => l2_stripes_2_5_load_reg_17116,
        din6 => select_ln162_1_reg_17532,
        dout => tmp_42_fu_9271_p8);

    cnn_mux_63_8_1_1_U37 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_reg_17122,
        din1 => l2_stripes_0_1_load_reg_17128,
        din2 => l2_stripes_0_2_load_reg_17134,
        din3 => l2_stripes_0_3_load_reg_17140,
        din4 => l2_stripes_0_4_load_reg_17146,
        din5 => l2_stripes_0_5_load_reg_17152,
        din6 => select_ln162_1_reg_17532,
        dout => tmp_43_fu_9282_p8);

    cnn_mux_63_8_1_1_U38 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_17769,
        din1 => l2_stripes_3_1_load_2_reg_17775,
        din2 => l2_stripes_3_2_load_2_reg_17781,
        din3 => l2_stripes_3_3_load_2_reg_17787,
        din4 => l2_stripes_3_4_load_2_reg_17793,
        din5 => l2_stripes_3_5_load_2_reg_17799,
        din6 => select_ln162_2_reg_17548,
        dout => tmp_64_fu_9300_p8);

    cnn_mux_63_8_1_1_U39 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_2_reg_17805,
        din1 => l2_stripes_1_1_load_2_reg_17811,
        din2 => l2_stripes_1_2_load_2_reg_17817,
        din3 => l2_stripes_1_3_load_2_reg_17823,
        din4 => l2_stripes_1_4_load_2_reg_17829,
        din5 => l2_stripes_1_5_load_2_reg_17835,
        din6 => select_ln162_2_reg_17548,
        dout => tmp_65_fu_9311_p8);

    cnn_mux_63_8_1_1_U40 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_17250,
        din1 => l2_stripes_2_1_load_1_reg_17256,
        din2 => l2_stripes_2_2_load_1_reg_17262,
        din3 => l2_stripes_2_3_load_1_reg_17268,
        din4 => l2_stripes_2_4_load_1_reg_17274,
        din5 => l2_stripes_2_5_load_1_reg_17280,
        din6 => select_ln162_1_reg_17532,
        dout => tmp_46_fu_9611_p8);

    cnn_mux_63_8_1_1_U41 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_1_reg_17286,
        din1 => l2_stripes_0_1_load_1_reg_17292,
        din2 => l2_stripes_0_2_load_1_reg_17298,
        din3 => l2_stripes_0_3_load_1_reg_17304,
        din4 => l2_stripes_0_4_load_1_reg_17310,
        din5 => l2_stripes_0_5_load_1_reg_17316,
        din6 => select_ln162_1_reg_17532,
        dout => tmp_47_fu_9622_p8);

    cnn_mux_63_8_1_1_U42 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_1_reg_17328,
        din1 => l2_stripes_3_1_load_1_reg_17335,
        din2 => l2_stripes_3_2_load_1_reg_17342,
        din3 => l2_stripes_3_3_load_1_reg_17349,
        din4 => l2_stripes_3_4_load_1_reg_17356,
        din5 => l2_stripes_3_5_load_1_reg_17363,
        din6 => select_ln162_1_reg_17532,
        dout => tmp_48_fu_9660_p8);

    cnn_mux_63_8_1_1_U43 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_1_reg_17370,
        din1 => l2_stripes_1_1_load_1_reg_17377,
        din2 => l2_stripes_1_2_load_1_reg_17384,
        din3 => l2_stripes_1_3_load_1_reg_17391,
        din4 => l2_stripes_1_4_load_1_reg_17398,
        din5 => l2_stripes_1_5_load_1_reg_17405,
        din6 => select_ln162_1_reg_17532,
        dout => tmp_49_fu_9671_p8);

    cnn_mux_63_8_1_1_U44 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_2_reg_17689,
        din1 => l2_stripes_2_1_load_2_reg_17695,
        din2 => l2_stripes_2_2_load_2_reg_17701,
        din3 => l2_stripes_2_3_load_2_reg_17707,
        din4 => l2_stripes_2_4_load_2_reg_17713,
        din5 => l2_stripes_2_5_load_2_reg_17719,
        din6 => select_ln162_1_reg_17532,
        dout => tmp_50_fu_9689_p8);

    cnn_mux_63_8_1_1_U45 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_2_reg_17725,
        din1 => l2_stripes_0_1_load_2_reg_17731,
        din2 => l2_stripes_0_2_load_2_reg_17737,
        din3 => l2_stripes_0_3_load_2_reg_17743,
        din4 => l2_stripes_0_4_load_2_reg_17749,
        din5 => l2_stripes_0_5_load_2_reg_17755,
        din6 => select_ln162_1_reg_17532,
        dout => tmp_51_fu_9700_p8);

    cnn_mux_63_8_1_1_U46 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_17250,
        din1 => l2_stripes_2_1_load_1_reg_17256,
        din2 => l2_stripes_2_2_load_1_reg_17262,
        din3 => l2_stripes_2_3_load_1_reg_17268,
        din4 => l2_stripes_2_4_load_1_reg_17274,
        din5 => l2_stripes_2_5_load_1_reg_17280,
        din6 => select_ln162_2_reg_17548,
        dout => tmp_58_fu_9794_p8);

    cnn_mux_63_8_1_1_U47 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_1_reg_17286,
        din1 => l2_stripes_0_1_load_1_reg_17292,
        din2 => l2_stripes_0_2_load_1_reg_17298,
        din3 => l2_stripes_0_3_load_1_reg_17304,
        din4 => l2_stripes_0_4_load_1_reg_17310,
        din5 => l2_stripes_0_5_load_1_reg_17316,
        din6 => select_ln162_2_reg_17548,
        dout => tmp_59_fu_9805_p8);

    cnn_mux_63_8_1_1_U48 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_1_reg_17328,
        din1 => l2_stripes_3_1_load_1_reg_17335,
        din2 => l2_stripes_3_2_load_1_reg_17342,
        din3 => l2_stripes_3_3_load_1_reg_17349,
        din4 => l2_stripes_3_4_load_1_reg_17356,
        din5 => l2_stripes_3_5_load_1_reg_17363,
        din6 => select_ln162_2_reg_17548,
        dout => tmp_60_fu_9833_p8);

    cnn_mux_63_8_1_1_U49 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_1_reg_17370,
        din1 => l2_stripes_1_1_load_1_reg_17377,
        din2 => l2_stripes_1_2_load_1_reg_17384,
        din3 => l2_stripes_1_3_load_1_reg_17391,
        din4 => l2_stripes_1_4_load_1_reg_17398,
        din5 => l2_stripes_1_5_load_1_reg_17405,
        din6 => select_ln162_2_reg_17548,
        dout => tmp_61_fu_9844_p8);

    cnn_mux_63_8_1_1_U50 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_17769,
        din1 => l2_stripes_3_1_load_2_reg_17775,
        din2 => l2_stripes_3_2_load_2_reg_17781,
        din3 => l2_stripes_3_3_load_2_reg_17787,
        din4 => l2_stripes_3_4_load_2_reg_17793,
        din5 => l2_stripes_3_5_load_2_reg_17799,
        din6 => select_ln162_1_reg_17532,
        dout => tmp_52_fu_10170_p8);

    cnn_mux_63_8_1_1_U51 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_2_reg_17805,
        din1 => l2_stripes_1_1_load_2_reg_17811,
        din2 => l2_stripes_1_2_load_2_reg_17817,
        din3 => l2_stripes_1_3_load_2_reg_17823,
        din4 => l2_stripes_1_4_load_2_reg_17829,
        din5 => l2_stripes_1_5_load_2_reg_17835,
        din6 => select_ln162_1_reg_17532,
        dout => tmp_53_fu_10181_p8);

    cnn_mux_63_8_1_1_U52 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_2_reg_17689,
        din1 => l2_stripes_2_1_load_2_reg_17695,
        din2 => l2_stripes_2_2_load_2_reg_17701,
        din3 => l2_stripes_2_3_load_2_reg_17707,
        din4 => l2_stripes_2_4_load_2_reg_17713,
        din5 => l2_stripes_2_5_load_2_reg_17719,
        din6 => select_ln162_2_reg_17548,
        dout => tmp_62_fu_10199_p8);

    cnn_mux_63_8_1_1_U53 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_2_reg_17725,
        din1 => l2_stripes_0_1_load_2_reg_17731,
        din2 => l2_stripes_0_2_load_2_reg_17737,
        din3 => l2_stripes_0_3_load_2_reg_17743,
        din4 => l2_stripes_0_4_load_2_reg_17749,
        din5 => l2_stripes_0_5_load_2_reg_17755,
        din6 => select_ln162_2_reg_17548,
        dout => tmp_63_fu_10210_p8);

    cnn_mux_63_8_1_1_U54 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_reg_17086,
        din1 => l2_stripes_2_1_load_reg_17092,
        din2 => l2_stripes_2_2_load_reg_17098,
        din3 => l2_stripes_2_3_load_reg_17104,
        din4 => l2_stripes_2_4_load_reg_17110,
        din5 => l2_stripes_2_5_load_reg_17116,
        din6 => select_ln162_2_reg_17548,
        dout => tmp_54_fu_10537_p8);

    cnn_mux_63_8_1_1_U55 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_reg_17122,
        din1 => l2_stripes_0_1_load_reg_17128,
        din2 => l2_stripes_0_2_load_reg_17134,
        din3 => l2_stripes_0_3_load_reg_17140,
        din4 => l2_stripes_0_4_load_reg_17146,
        din5 => l2_stripes_0_5_load_reg_17152,
        din6 => select_ln162_2_reg_17548,
        dout => tmp_55_fu_10548_p8);

    cnn_mux_63_8_1_1_U56 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_reg_17167,
        din1 => l2_stripes_3_1_load_reg_17173,
        din2 => l2_stripes_3_2_load_reg_17179,
        din3 => l2_stripes_3_3_load_reg_17185,
        din4 => l2_stripes_3_4_load_reg_17191,
        din5 => l2_stripes_3_5_load_reg_17197,
        din6 => select_ln162_2_reg_17548,
        dout => tmp_56_fu_10929_p8);

    cnn_mux_63_8_1_1_U57 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_reg_17203,
        din1 => l2_stripes_1_1_load_reg_17209,
        din2 => l2_stripes_1_2_load_reg_17215,
        din3 => l2_stripes_1_3_load_reg_17221,
        din4 => l2_stripes_1_4_load_reg_17227,
        din5 => l2_stripes_1_5_load_reg_17233,
        din6 => select_ln162_2_reg_17548,
        dout => tmp_57_fu_10940_p8);

    cnn_mac_muladd_8nRg6_U58 : component cnn_mac_muladd_8nRg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14120_p0,
        din1 => grp_fu_14120_p1,
        din2 => sub_ln97_36_fu_6010_p2,
        dout => grp_fu_14120_p3);

    cnn_mac_mul_sub_8Shg_U59 : component cnn_mac_mul_sub_8Shg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14128_p0,
        din1 => grp_fu_14128_p1,
        din2 => grp_fu_14128_p2,
        dout => grp_fu_14128_p3);

    cnn_mac_muladd_7sThq_U60 : component cnn_mac_muladd_7sThq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14136_p0,
        din1 => grp_fu_14136_p1,
        din2 => sub_ln97_fu_5908_p2,
        dout => grp_fu_14136_p3);

    cnn_mac_muladd_7sUhA_U61 : component cnn_mac_muladd_7sUhA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14144_p0,
        din1 => grp_fu_14144_p1,
        din2 => grp_fu_14144_p2,
        dout => grp_fu_14144_p3);

    cnn_mac_muladd_7nVhK_U62 : component cnn_mac_muladd_7nVhK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14152_p0,
        din1 => grp_fu_14152_p1,
        din2 => grp_fu_14152_p2,
        dout => grp_fu_14152_p3);

    cnn_mac_muladd_8nWhU_U63 : component cnn_mac_muladd_8nWhU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14160_p0,
        din1 => grp_fu_14160_p1,
        din2 => sub_ln97_28_fu_6329_p2,
        dout => grp_fu_14160_p3);

    cnn_mac_muladd_6sXh4_U64 : component cnn_mac_muladd_6sXh4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_14168_p0,
        din1 => grp_fu_14168_p1,
        din2 => grp_fu_14168_p2,
        dout => grp_fu_14168_p3);

    cnn_mac_muladd_7sYie_U65 : component cnn_mac_muladd_7sYie
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14176_p0,
        din1 => grp_fu_14176_p1,
        din2 => grp_fu_14176_p2,
        dout => grp_fu_14176_p3);

    cnn_mac_muladd_8sZio_U66 : component cnn_mac_muladd_8sZio
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_14184_p0,
        din1 => grp_fu_14184_p1,
        din2 => sub_ln97_30_fu_6380_p2,
        dout => grp_fu_14184_p3);

    cnn_mac_muladd_8nRg6_U67 : component cnn_mac_muladd_8nRg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14192_p0,
        din1 => grp_fu_14192_p1,
        din2 => sub_ln97_16_fu_6110_p2,
        dout => grp_fu_14192_p3);

    cnn_mac_muladd_8n0iy_U68 : component cnn_mac_muladd_8n0iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14200_p0,
        din1 => grp_fu_14200_p1,
        din2 => grp_fu_14200_p2,
        dout => grp_fu_14200_p3);

    cnn_mac_muladd_8n1iI_U69 : component cnn_mac_muladd_8n1iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_14208_p0,
        din1 => grp_fu_14208_p1,
        din2 => sub_ln97_17_fu_6167_p2,
        dout => grp_fu_14208_p3);

    cnn_mac_muladd_8n2iS_U70 : component cnn_mac_muladd_8n2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14216_p0,
        din1 => grp_fu_14216_p1,
        din2 => grp_fu_14216_p2,
        dout => grp_fu_14216_p3);

    cnn_mac_muladd_8n3i2_U71 : component cnn_mac_muladd_8n3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14224_p0,
        din1 => grp_fu_14224_p1,
        din2 => grp_fu_14224_p2,
        dout => grp_fu_14224_p3);

    cnn_mac_muladd_7n4jc_U72 : component cnn_mac_muladd_7n4jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14232_p0,
        din1 => grp_fu_14232_p1,
        din2 => grp_fu_14232_p2,
        dout => grp_fu_14232_p3);

    cnn_mac_muladd_7s5jm_U73 : component cnn_mac_muladd_7s5jm
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_14240_p0,
        din1 => grp_fu_14240_p1,
        din2 => mul_ln97_5_fu_6487_p2,
        dout => grp_fu_14240_p3);

    cnn_mac_muladd_7sYie_U74 : component cnn_mac_muladd_7sYie
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14248_p0,
        din1 => grp_fu_14248_p1,
        din2 => mul_ln97_reg_16078,
        dout => grp_fu_14248_p3);

    cnn_mac_muladd_6s6jw_U75 : component cnn_mac_muladd_6s6jw
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14255_p0,
        din1 => grp_fu_14255_p1,
        din2 => grp_fu_14255_p2,
        dout => grp_fu_14255_p3);

    cnn_mac_muladd_5s7jG_U76 : component cnn_mac_muladd_5s7jG
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14263_p0,
        din1 => grp_fu_14263_p1,
        din2 => mul_ln97_3_reg_16090,
        dout => grp_fu_14263_p3);

    cnn_mac_muladd_7s8jQ_U77 : component cnn_mac_muladd_7s8jQ
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14270_p0,
        din1 => grp_fu_14270_p1,
        din2 => grp_fu_14270_p2,
        dout => grp_fu_14270_p3);

    cnn_mac_muladd_8s9j0_U78 : component cnn_mac_muladd_8s9j0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14279_p0,
        din1 => grp_fu_14279_p1,
        din2 => sub_ln97_19_fu_6827_p2,
        dout => grp_fu_14279_p3);

    cnn_mac_muladd_6nbak_U79 : component cnn_mac_muladd_6nbak
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14287_p0,
        din1 => grp_fu_14287_p1,
        din2 => grp_fu_14279_p3,
        dout => grp_fu_14287_p3);

    cnn_mac_muladd_7nbbk_U80 : component cnn_mac_muladd_7nbbk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14295_p0,
        din1 => grp_fu_14295_p1,
        din2 => grp_fu_14295_p2,
        dout => grp_fu_14295_p3);

    cnn_mac_muladd_5sbck_U81 : component cnn_mac_muladd_5sbck
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14303_p0,
        din1 => grp_fu_14303_p1,
        din2 => grp_fu_14303_p2,
        dout => grp_fu_14303_p3);

    cnn_mac_muladd_7nbbk_U82 : component cnn_mac_muladd_7nbbk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14311_p0,
        din1 => grp_fu_14311_p1,
        din2 => grp_fu_14311_p2,
        dout => grp_fu_14311_p3);

    cnn_mac_muladd_7sbdk_U83 : component cnn_mac_muladd_7sbdk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14319_p0,
        din1 => grp_fu_14319_p1,
        din2 => grp_fu_14319_p2,
        dout => grp_fu_14319_p3);

    cnn_mac_muladd_8nbek_U84 : component cnn_mac_muladd_8nbek
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14328_p0,
        din1 => grp_fu_14328_p1,
        din2 => mul_ln97_32_fu_6866_p2,
        dout => grp_fu_14328_p3);

    cnn_ama_addmuladdbfk_U85 : component cnn_ama_addmuladdbfk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_14336_p0,
        din1 => grp_fu_14336_p1,
        din2 => grp_fu_14336_p2,
        din3 => add_ln109_49_reg_16290,
        dout => grp_fu_14336_p4);

    cnn_mac_muladd_7sbgk_U86 : component cnn_mac_muladd_7sbgk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14347_p0,
        din1 => grp_fu_14347_p1,
        din2 => sub_ln97_37_fu_7171_p2,
        dout => grp_fu_14347_p3);

    cnn_mac_muladd_7nbhl_U87 : component cnn_mac_muladd_7nbhl
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_14355_p0,
        din1 => grp_fu_14355_p1,
        din2 => grp_fu_14355_p2,
        dout => grp_fu_14355_p3);

    cnn_mac_muladd_7sbil_U88 : component cnn_mac_muladd_7sbil
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14364_p0,
        din1 => grp_fu_14364_p1,
        din2 => grp_fu_14364_p2,
        dout => grp_fu_14364_p3);

    cnn_mac_muladd_6sbjl_U89 : component cnn_mac_muladd_6sbjl
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14372_p0,
        din1 => grp_fu_14372_p1,
        din2 => grp_fu_14372_p2,
        dout => grp_fu_14372_p3);

    cnn_mac_muladd_7nVhK_U90 : component cnn_mac_muladd_7nVhK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14379_p0,
        din1 => grp_fu_14379_p1,
        din2 => grp_fu_14379_p2,
        dout => grp_fu_14379_p3);

    cnn_mac_muladd_7nbkl_U91 : component cnn_mac_muladd_7nbkl
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14387_p0,
        din1 => grp_fu_14387_p1,
        din2 => sub_ln97_26_fu_7415_p2,
        dout => grp_fu_14387_p3);

    cnn_mac_muladd_7nbll_U92 : component cnn_mac_muladd_7nbll
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14396_p0,
        din1 => grp_fu_14396_p1,
        din2 => add_ln109_66_reg_16466,
        dout => grp_fu_14396_p3);

    cnn_mac_muladd_6nbml_U93 : component cnn_mac_muladd_6nbml
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_14405_p0,
        din1 => grp_fu_14405_p1,
        din2 => sub_ln97_35_fu_7109_p2,
        dout => grp_fu_14405_p3);

    cnn_mac_muladd_7sbnm_U94 : component cnn_mac_muladd_7sbnm
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14414_p0,
        din1 => grp_fu_14414_p1,
        din2 => add_ln109_68_reg_16305,
        dout => grp_fu_14414_p3);

    cnn_mac_muladd_5nbom_U95 : component cnn_mac_muladd_5nbom
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14422_p0,
        din1 => grp_fu_14422_p1,
        din2 => add_ln109_34_reg_16280,
        dout => grp_fu_14422_p3);

    cnn_mac_muladd_6sbpm_U96 : component cnn_mac_muladd_6sbpm
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_14431_p0,
        din1 => grp_fu_14431_p1,
        din2 => grp_fu_14431_p2,
        dout => grp_fu_14431_p3);

    cnn_mac_muladd_7nbqm_U97 : component cnn_mac_muladd_7nbqm
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14439_p0,
        din1 => grp_fu_14439_p1,
        din2 => sub_ln97_31_fu_7458_p2,
        dout => grp_fu_14439_p3);

    cnn_mac_muladd_7sbrm_U98 : component cnn_mac_muladd_7sbrm
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14447_p0,
        din1 => grp_fu_14447_p1,
        din2 => sub_ln97_33_fu_7493_p2,
        dout => grp_fu_14447_p3);

    cnn_mac_muladd_5nbsm_U99 : component cnn_mac_muladd_5nbsm
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14456_p0,
        din1 => grp_fu_14456_p1,
        din2 => mul_ln97_32_reg_16381,
        dout => grp_fu_14456_p3);

    cnn_mac_muladd_8n1iI_U100 : component cnn_mac_muladd_8n1iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_14464_p0,
        din1 => grp_fu_14464_p1,
        din2 => add_ln109_71_reg_16521,
        dout => grp_fu_14464_p3);

    cnn_mac_muladd_7nbtn_U101 : component cnn_mac_muladd_7nbtn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14472_p0,
        din1 => grp_fu_14472_p1,
        din2 => grp_fu_14472_p2,
        dout => grp_fu_14472_p3);

    cnn_mac_muladd_8nbun_U102 : component cnn_mac_muladd_8nbun
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14480_p0,
        din1 => grp_fu_14480_p1,
        din2 => add_ln109_9_reg_16406,
        dout => grp_fu_14480_p3);

    cnn_mul_mul_8s_8nbvn_U103 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_fu_14487_p0,
        din1 => mul_ln172_fu_14487_p1,
        dout => mul_ln172_fu_14487_p2);

    cnn_mul_mul_8s_8nbwn_U104 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_1_fu_14493_p0,
        din1 => mul_ln172_1_fu_14493_p1,
        dout => mul_ln172_1_fu_14493_p2);

    cnn_mul_mul_8s_8nbvn_U105 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_3_fu_14499_p0,
        din1 => mul_ln172_3_fu_14499_p1,
        dout => mul_ln172_3_fu_14499_p2);

    cnn_mul_mul_8s_8nbwn_U106 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_4_fu_14505_p0,
        din1 => mul_ln172_4_fu_14505_p1,
        dout => mul_ln172_4_fu_14505_p2);

    cnn_mul_mul_8s_8nbwn_U107 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_5_fu_14511_p0,
        din1 => mul_ln172_5_fu_14511_p1,
        dout => mul_ln172_5_fu_14511_p2);

    cnn_mul_mul_7s_8nbxn_U108 : component cnn_mul_mul_7s_8nbxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln172_7_fu_14517_p0,
        din1 => mul_ln172_7_fu_14517_p1,
        dout => mul_ln172_7_fu_14517_p2);

    cnn_mul_mul_8s_8nbwn_U109 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_8_fu_14523_p0,
        din1 => mul_ln172_8_fu_14523_p1,
        dout => mul_ln172_8_fu_14523_p2);

    cnn_mul_mul_8s_8nbvn_U110 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_10_fu_14529_p0,
        din1 => mul_ln172_10_fu_14529_p1,
        dout => mul_ln172_10_fu_14529_p2);

    cnn_mul_mul_7s_8nbyn_U111 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_11_fu_14535_p0,
        din1 => mul_ln172_11_fu_14535_p1,
        dout => mul_ln172_11_fu_14535_p2);

    cnn_mul_mul_6s_8nbzo_U112 : component cnn_mul_mul_6s_8nbzo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln172_12_fu_14541_p0,
        din1 => mul_ln172_12_fu_14541_p1,
        dout => mul_ln172_12_fu_14541_p2);

    cnn_mul_mul_8s_8nbwn_U113 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_15_fu_14547_p0,
        din1 => mul_ln172_15_fu_14547_p1,
        dout => mul_ln172_15_fu_14547_p2);

    cnn_mul_mul_8s_8nbwn_U114 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_16_fu_14553_p0,
        din1 => mul_ln172_16_fu_14553_p1,
        dout => mul_ln172_16_fu_14553_p2);

    cnn_mul_mul_8s_8nbvn_U115 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_17_fu_14559_p0,
        din1 => mul_ln172_17_fu_14559_p1,
        dout => mul_ln172_17_fu_14559_p2);

    cnn_mul_mul_7s_8nbyn_U116 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_18_fu_14565_p0,
        din1 => mul_ln172_18_fu_14565_p1,
        dout => mul_ln172_18_fu_14565_p2);

    cnn_mul_mul_8s_8nbwn_U117 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_19_fu_14571_p0,
        din1 => mul_ln172_19_fu_14571_p1,
        dout => mul_ln172_19_fu_14571_p2);

    cnn_mul_mul_7s_8nbyn_U118 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_21_fu_14576_p0,
        din1 => mul_ln172_21_fu_14576_p1,
        dout => mul_ln172_21_fu_14576_p2);

    cnn_mul_mul_8s_8nbwn_U119 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_22_fu_14581_p0,
        din1 => mul_ln172_22_fu_14581_p1,
        dout => mul_ln172_22_fu_14581_p2);

    cnn_mul_mul_8s_8nbvn_U120 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_23_fu_14587_p0,
        din1 => mul_ln172_23_fu_14587_p1,
        dout => mul_ln172_23_fu_14587_p2);

    cnn_mul_mul_7s_8nbxn_U121 : component cnn_mul_mul_7s_8nbxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln172_26_fu_14593_p0,
        din1 => mul_ln172_26_fu_14593_p1,
        dout => mul_ln172_26_fu_14593_p2);

    cnn_mul_mul_7s_8nbyn_U122 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_28_fu_14599_p0,
        din1 => mul_ln172_28_fu_14599_p1,
        dout => mul_ln172_28_fu_14599_p2);

    cnn_mul_mul_8s_8nbwn_U123 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_30_fu_14605_p0,
        din1 => mul_ln172_30_fu_14605_p1,
        dout => mul_ln172_30_fu_14605_p2);

    cnn_mul_mul_8s_8nbwn_U124 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_31_fu_14611_p0,
        din1 => mul_ln172_31_fu_14611_p1,
        dout => mul_ln172_31_fu_14611_p2);

    cnn_mul_mul_7s_8nbyn_U125 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_33_fu_14617_p0,
        din1 => mul_ln172_33_fu_14617_p1,
        dout => mul_ln172_33_fu_14617_p2);

    cnn_mul_mul_7s_8nbyn_U126 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_35_fu_14623_p0,
        din1 => mul_ln172_35_fu_14623_p1,
        dout => mul_ln172_35_fu_14623_p2);

    cnn_mul_mul_8s_8nbwn_U127 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_36_fu_14629_p0,
        din1 => mul_ln172_36_fu_14629_p1,
        dout => mul_ln172_36_fu_14629_p2);

    cnn_mul_mul_7s_8nbxn_U128 : component cnn_mul_mul_7s_8nbxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln172_37_fu_14635_p0,
        din1 => mul_ln172_37_fu_14635_p1,
        dout => mul_ln172_37_fu_14635_p2);

    cnn_mul_mul_7s_8nbyn_U129 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_38_fu_14641_p0,
        din1 => mul_ln172_38_fu_14641_p1,
        dout => mul_ln172_38_fu_14641_p2);

    cnn_mul_mul_6s_8nbzo_U130 : component cnn_mul_mul_6s_8nbzo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln172_39_fu_14647_p0,
        din1 => mul_ln172_39_fu_14647_p1,
        dout => mul_ln172_39_fu_14647_p2);

    cnn_mul_mul_7s_8nbyn_U131 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_40_fu_14653_p0,
        din1 => mul_ln172_40_fu_14653_p1,
        dout => mul_ln172_40_fu_14653_p2);

    cnn_mul_mul_8s_8nbvn_U132 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_41_fu_14658_p0,
        din1 => mul_ln172_41_fu_14658_p1,
        dout => mul_ln172_41_fu_14658_p2);

    cnn_mul_mul_8s_8nbwn_U133 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_42_fu_14663_p0,
        din1 => mul_ln172_42_fu_14663_p1,
        dout => mul_ln172_42_fu_14663_p2);

    cnn_mul_mul_7s_8nbxn_U134 : component cnn_mul_mul_7s_8nbxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln172_43_fu_14669_p0,
        din1 => mul_ln172_43_fu_14669_p1,
        dout => mul_ln172_43_fu_14669_p2);

    cnn_mul_mul_8s_8nbwn_U135 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_44_fu_14674_p0,
        din1 => mul_ln172_44_fu_14674_p1,
        dout => mul_ln172_44_fu_14674_p2);

    cnn_mul_mul_8s_8nbwn_U136 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_45_fu_14680_p0,
        din1 => mul_ln172_45_fu_14680_p1,
        dout => mul_ln172_45_fu_14680_p2);

    cnn_mul_mul_8s_8nbwn_U137 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_46_fu_14686_p0,
        din1 => mul_ln172_46_fu_14686_p1,
        dout => mul_ln172_46_fu_14686_p2);

    cnn_mul_mul_8s_8nbwn_U138 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_47_fu_14692_p0,
        din1 => mul_ln172_47_fu_14692_p1,
        dout => mul_ln172_47_fu_14692_p2);

    cnn_mul_mul_8s_8nbvn_U139 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_48_fu_14698_p0,
        din1 => mul_ln172_48_fu_14698_p1,
        dout => mul_ln172_48_fu_14698_p2);

    cnn_mul_mul_8s_8nbwn_U140 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_51_fu_14704_p0,
        din1 => mul_ln172_51_fu_14704_p1,
        dout => mul_ln172_51_fu_14704_p2);

    cnn_mul_mul_8s_8nbwn_U141 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_52_fu_14710_p0,
        din1 => mul_ln172_52_fu_14710_p1,
        dout => mul_ln172_52_fu_14710_p2);

    cnn_mul_mul_8s_8nbwn_U142 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_54_fu_14716_p0,
        din1 => mul_ln172_54_fu_14716_p1,
        dout => mul_ln172_54_fu_14716_p2);

    cnn_mul_mul_7s_8nbyn_U143 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_55_fu_14722_p0,
        din1 => mul_ln172_55_fu_14722_p1,
        dout => mul_ln172_55_fu_14722_p2);

    cnn_mul_mul_7s_8nbxn_U144 : component cnn_mul_mul_7s_8nbxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln172_56_fu_14727_p0,
        din1 => mul_ln172_56_fu_14727_p1,
        dout => mul_ln172_56_fu_14727_p2);

    cnn_mul_mul_7s_8nbyn_U145 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_58_fu_14732_p0,
        din1 => mul_ln172_58_fu_14732_p1,
        dout => mul_ln172_58_fu_14732_p2);

    cnn_mul_mul_7s_8nbyn_U146 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_59_fu_14737_p0,
        din1 => mul_ln172_59_fu_14737_p1,
        dout => mul_ln172_59_fu_14737_p2);

    cnn_mul_mul_8s_8nbvn_U147 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_60_fu_14742_p0,
        din1 => mul_ln172_60_fu_14742_p1,
        dout => mul_ln172_60_fu_14742_p2);

    cnn_mul_mul_8s_8nbwn_U148 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_61_fu_14747_p0,
        din1 => mul_ln172_61_fu_14747_p1,
        dout => mul_ln172_61_fu_14747_p2);

    cnn_mul_mul_7s_8nbyn_U149 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_64_fu_14752_p0,
        din1 => mul_ln172_64_fu_14752_p1,
        dout => mul_ln172_64_fu_14752_p2);

    cnn_mul_mul_7s_8nbyn_U150 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_65_fu_14758_p0,
        din1 => mul_ln172_65_fu_14758_p1,
        dout => mul_ln172_65_fu_14758_p2);

    cnn_mul_mul_8s_8nbwn_U151 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_67_fu_14764_p0,
        din1 => mul_ln172_67_fu_14764_p1,
        dout => mul_ln172_67_fu_14764_p2);

    cnn_mul_mul_8s_8nbwn_U152 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_68_fu_14770_p0,
        din1 => mul_ln172_68_fu_14770_p1,
        dout => mul_ln172_68_fu_14770_p2);

    cnn_mul_mul_7s_8nbyn_U153 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_70_fu_14776_p0,
        din1 => mul_ln172_70_fu_14776_p1,
        dout => mul_ln172_70_fu_14776_p2);

    cnn_mul_mul_7s_8nbyn_U154 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_71_fu_14781_p0,
        din1 => mul_ln172_71_fu_14781_p1,
        dout => mul_ln172_71_fu_14781_p2);

    cnn_mul_mul_7s_8nbxn_U155 : component cnn_mul_mul_7s_8nbxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln172_73_fu_14786_p0,
        din1 => mul_ln172_73_fu_14786_p1,
        dout => mul_ln172_73_fu_14786_p2);

    cnn_mul_mul_6s_8nbAo_U156 : component cnn_mul_mul_6s_8nbAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln172_74_fu_14792_p0,
        din1 => mul_ln172_74_fu_14792_p1,
        dout => mul_ln172_74_fu_14792_p2);

    cnn_mul_mul_8s_8nbwn_U157 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_75_fu_14798_p0,
        din1 => mul_ln172_75_fu_14798_p1,
        dout => mul_ln172_75_fu_14798_p2);

    cnn_mul_mul_6s_8nbAo_U158 : component cnn_mul_mul_6s_8nbAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln172_76_fu_14804_p0,
        din1 => mul_ln172_76_fu_14804_p1,
        dout => mul_ln172_76_fu_14804_p2);

    cnn_mul_mul_8s_8nbwn_U159 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_77_fu_14810_p0,
        din1 => mul_ln172_77_fu_14810_p1,
        dout => mul_ln172_77_fu_14810_p2);

    cnn_mul_mul_7s_8nbxn_U160 : component cnn_mul_mul_7s_8nbxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln172_78_fu_14816_p0,
        din1 => mul_ln172_78_fu_14816_p1,
        dout => mul_ln172_78_fu_14816_p2);

    cnn_mul_mul_7s_8nbyn_U161 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_79_fu_14822_p0,
        din1 => mul_ln172_79_fu_14822_p1,
        dout => mul_ln172_79_fu_14822_p2);

    cnn_mul_mul_8s_8nbvn_U162 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_81_fu_14828_p0,
        din1 => mul_ln172_81_fu_14828_p1,
        dout => mul_ln172_81_fu_14828_p2);

    cnn_mul_mul_7s_8nbyn_U163 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_97_fu_14834_p0,
        din1 => mul_ln172_97_fu_14834_p1,
        dout => mul_ln172_97_fu_14834_p2);

    cnn_mul_mul_8s_8nbwn_U164 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_98_fu_14839_p0,
        din1 => mul_ln172_98_fu_14839_p1,
        dout => mul_ln172_98_fu_14839_p2);

    cnn_mul_mul_8s_8nbwn_U165 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_99_fu_14845_p0,
        din1 => mul_ln172_99_fu_14845_p1,
        dout => mul_ln172_99_fu_14845_p2);

    cnn_mul_mul_8s_8nbwn_U166 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_100_fu_14851_p0,
        din1 => mul_ln172_100_fu_14851_p1,
        dout => mul_ln172_100_fu_14851_p2);

    cnn_mul_mul_8s_8nbvn_U167 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_101_fu_14857_p0,
        din1 => mul_ln172_101_fu_14857_p1,
        dout => mul_ln172_101_fu_14857_p2);

    cnn_mul_mul_8s_8nbwn_U168 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_108_fu_14862_p0,
        din1 => mul_ln172_108_fu_14862_p1,
        dout => mul_ln172_108_fu_14862_p2);

    cnn_mul_mul_7s_8nbyn_U169 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_109_fu_14868_p0,
        din1 => mul_ln172_109_fu_14868_p1,
        dout => mul_ln172_109_fu_14868_p2);

    cnn_mul_mul_8s_8nbwn_U170 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_110_fu_14874_p0,
        din1 => mul_ln172_110_fu_14874_p1,
        dout => mul_ln172_110_fu_14874_p2);

    cnn_mul_mul_8s_8nbwn_U171 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_111_fu_14880_p0,
        din1 => mul_ln172_111_fu_14880_p1,
        dout => mul_ln172_111_fu_14880_p2);

    cnn_mul_mul_8s_8nbvn_U172 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_112_fu_14886_p0,
        din1 => mul_ln172_112_fu_14886_p1,
        dout => mul_ln172_112_fu_14886_p2);

    cnn_mac_muladd_8sbBo_U173 : component cnn_mac_muladd_8sbBo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14892_p0,
        din1 => grp_fu_14892_p1,
        din2 => select_ln172_142_fu_11175_p3,
        dout => grp_fu_14892_p3);

    cnn_mul_mul_8s_8nbvn_U174 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_66_fu_14899_p0,
        din1 => mul_ln172_66_fu_14899_p1,
        dout => mul_ln172_66_fu_14899_p2);

    cnn_mul_mul_8s_8nbwn_U175 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_69_fu_14904_p0,
        din1 => mul_ln172_69_fu_14904_p1,
        dout => mul_ln172_69_fu_14904_p2);

    cnn_mul_mul_8s_8nbvn_U176 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_82_fu_14909_p0,
        din1 => mul_ln172_82_fu_14909_p1,
        dout => mul_ln172_82_fu_14909_p2);

    cnn_mul_mul_8s_8nbwn_U177 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_83_fu_14915_p0,
        din1 => mul_ln172_83_fu_14915_p1,
        dout => mul_ln172_83_fu_14915_p2);

    cnn_mul_mul_8s_8nbwn_U178 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_84_fu_14921_p0,
        din1 => mul_ln172_84_fu_14921_p1,
        dout => mul_ln172_84_fu_14921_p2);

    cnn_mul_mul_8s_8nbwn_U179 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_113_fu_14927_p0,
        din1 => mul_ln172_113_fu_14927_p1,
        dout => mul_ln172_113_fu_14927_p2);

    cnn_mul_mul_8s_8nbvn_U180 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_114_fu_14932_p0,
        din1 => mul_ln172_114_fu_14932_p1,
        dout => mul_ln172_114_fu_14932_p2);

    cnn_mul_mul_8s_8nbwn_U181 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_115_fu_14937_p0,
        din1 => mul_ln172_115_fu_14937_p1,
        dout => mul_ln172_115_fu_14937_p2);

    cnn_mul_mul_7s_8nbxn_U182 : component cnn_mul_mul_7s_8nbxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln172_116_fu_14943_p0,
        din1 => mul_ln172_116_fu_14943_p1,
        dout => mul_ln172_116_fu_14943_p2);

    cnn_mul_mul_8s_8nbvn_U183 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_117_fu_14948_p0,
        din1 => mul_ln172_117_fu_14948_p1,
        dout => mul_ln172_117_fu_14948_p2);

    cnn_mul_mul_8s_8nbwn_U184 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_118_fu_14954_p0,
        din1 => mul_ln172_118_fu_14954_p1,
        dout => mul_ln172_118_fu_14954_p2);

    cnn_mul_mul_8s_8nbvn_U185 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_119_fu_14960_p0,
        din1 => mul_ln172_119_fu_14960_p1,
        dout => mul_ln172_119_fu_14960_p2);

    cnn_mul_mul_8s_8nbvn_U186 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_121_fu_14966_p0,
        din1 => mul_ln172_121_fu_14966_p1,
        dout => mul_ln172_121_fu_14966_p2);

    cnn_mul_mul_8s_8nbwn_U187 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_85_fu_14972_p0,
        din1 => mul_ln172_85_fu_14972_p1,
        dout => mul_ln172_85_fu_14972_p2);

    cnn_mul_mul_7s_8nbyn_U188 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_86_fu_14977_p0,
        din1 => mul_ln172_86_fu_14977_p1,
        dout => mul_ln172_86_fu_14977_p2);

    cnn_mul_mul_8s_8nbwn_U189 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_87_fu_14982_p0,
        din1 => mul_ln172_87_fu_14982_p1,
        dout => mul_ln172_87_fu_14982_p2);

    cnn_mul_mul_8s_8nbwn_U190 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_88_fu_14987_p0,
        din1 => mul_ln172_88_fu_14987_p1,
        dout => mul_ln172_88_fu_14987_p2);

    cnn_mul_mul_8s_8nbwn_U191 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_89_fu_14992_p0,
        din1 => mul_ln172_89_fu_14992_p1,
        dout => mul_ln172_89_fu_14992_p2);

    cnn_mul_mul_8s_8nbvn_U192 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_90_fu_14998_p0,
        din1 => mul_ln172_90_fu_14998_p1,
        dout => mul_ln172_90_fu_14998_p2);

    cnn_mul_mul_8s_8nbvn_U193 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_91_fu_15004_p0,
        din1 => mul_ln172_91_fu_15004_p1,
        dout => mul_ln172_91_fu_15004_p2);

    cnn_mul_mul_8s_8nbwn_U194 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_92_fu_15010_p0,
        din1 => mul_ln172_92_fu_15010_p1,
        dout => mul_ln172_92_fu_15010_p2);

    cnn_mul_mul_8s_8nbwn_U195 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_93_fu_15016_p0,
        din1 => mul_ln172_93_fu_15016_p1,
        dout => mul_ln172_93_fu_15016_p2);

    cnn_mul_mul_6s_8nbzo_U196 : component cnn_mul_mul_6s_8nbzo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln172_94_fu_15022_p0,
        din1 => mul_ln172_94_fu_15022_p1,
        dout => mul_ln172_94_fu_15022_p2);

    cnn_mul_mul_7s_8nbyn_U197 : component cnn_mul_mul_7s_8nbyn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_95_fu_15028_p0,
        din1 => mul_ln172_95_fu_15028_p1,
        dout => mul_ln172_95_fu_15028_p2);

    cnn_mul_mul_8s_8nbwn_U198 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_102_fu_15034_p0,
        din1 => mul_ln172_102_fu_15034_p1,
        dout => mul_ln172_102_fu_15034_p2);

    cnn_mul_mul_8s_8nbwn_U199 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_103_fu_15039_p0,
        din1 => mul_ln172_103_fu_15039_p1,
        dout => mul_ln172_103_fu_15039_p2);

    cnn_mul_mul_8s_8nbvn_U200 : component cnn_mul_mul_8s_8nbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln172_104_fu_15044_p0,
        din1 => mul_ln172_104_fu_15044_p1,
        dout => mul_ln172_104_fu_15044_p2);

    cnn_mac_muladd_8s9j0_U201 : component cnn_mac_muladd_8s9j0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_15050_p0,
        din1 => grp_fu_15050_p1,
        din2 => select_ln172_83_reg_18162,
        dout => grp_fu_15050_p3);

    cnn_mac_muladd_8sbCo_U202 : component cnn_mac_muladd_8sbCo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_15057_p0,
        din1 => grp_fu_15057_p1,
        din2 => select_ln172_35_reg_17942,
        dout => grp_fu_15057_p3);

    cnn_mac_muladd_8sbCo_U203 : component cnn_mac_muladd_8sbCo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_15063_p0,
        din1 => grp_fu_15063_p1,
        din2 => add_ln172_127_reg_18250,
        dout => grp_fu_15063_p3);

    cnn_mac_muladd_8s9j0_U204 : component cnn_mac_muladd_8s9j0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_15069_p0,
        din1 => grp_fu_15069_p1,
        din2 => sub_ln172_9_reg_18690,
        dout => grp_fu_15069_p3);

    cnn_mac_muladd_8s9j0_U205 : component cnn_mac_muladd_8s9j0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_15076_p0,
        din1 => grp_fu_15076_p1,
        din2 => sub_ln172_4_reg_18665,
        dout => grp_fu_15076_p3);

    cnn_mac_muladd_8sbDo_U206 : component cnn_mac_muladd_8sbDo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_15083_p0,
        din1 => grp_fu_15083_p1,
        din2 => select_ln172_141_reg_18640,
        dout => grp_fu_15083_p3);

    cnn_mac_muladd_8sbEo_U207 : component cnn_mac_muladd_8sbEo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_15090_p0,
        din1 => grp_fu_15090_p1,
        din2 => grp_fu_15090_p2,
        dout => grp_fu_15090_p3);

    cnn_mul_mul_8s_8nbwn_U208 : component cnn_mul_mul_8s_8nbwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln172_105_fu_15097_p0,
        din1 => mul_ln172_105_fu_15097_p1,
        dout => mul_ln172_105_fu_15097_p2);

    cnn_mac_muladd_8s9j0_U209 : component cnn_mac_muladd_8s9j0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_15102_p0,
        din1 => grp_fu_15102_p1,
        din2 => select_ln172_112_reg_18765,
        dout => grp_fu_15102_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage29_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_0 <= ap_const_lv32_0;
            else
                if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    l3_outputs_0 <= ap_phi_mux_l3_outputs_0_new_1_phi_fu_3967_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_1 <= ap_const_lv32_0;
            else
                if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    l3_outputs_1 <= ap_phi_mux_l3_outputs_1_new_1_phi_fu_3977_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_10 <= ap_const_lv32_0;
            else
                if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    l3_outputs_10 <= ap_phi_mux_l3_outputs_10_new_1_phi_fu_4067_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_11 <= ap_const_lv32_0;
            else
                if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    l3_outputs_11 <= ap_phi_mux_l3_outputs_11_new_1_phi_fu_4077_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_12 <= ap_const_lv32_0;
            else
                if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    l3_outputs_12 <= ap_phi_mux_l3_outputs_12_new_1_phi_fu_4087_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_13 <= ap_const_lv32_0;
            else
                if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    l3_outputs_13 <= ap_phi_mux_l3_outputs_13_new_1_phi_fu_4097_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_14 <= ap_const_lv32_0;
            else
                if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    l3_outputs_14 <= ap_phi_mux_l3_outputs_14_new_1_phi_fu_4107_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_15 <= ap_const_lv32_0;
            else
                if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    l3_outputs_15 <= ap_phi_mux_l3_outputs_15_new_1_phi_fu_4117_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_2 <= ap_const_lv32_0;
            else
                if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    l3_outputs_2 <= ap_phi_mux_l3_outputs_2_new_1_phi_fu_3987_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_3 <= ap_const_lv32_0;
            else
                if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    l3_outputs_3 <= ap_phi_mux_l3_outputs_3_new_1_phi_fu_3997_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_4 <= ap_const_lv32_0;
            else
                if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    l3_outputs_4 <= ap_phi_mux_l3_outputs_4_new_1_phi_fu_4007_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_5 <= ap_const_lv32_0;
            else
                if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    l3_outputs_5 <= ap_phi_mux_l3_outputs_5_new_1_phi_fu_4017_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_6 <= ap_const_lv32_0;
            else
                if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    l3_outputs_6 <= ap_phi_mux_l3_outputs_6_new_1_phi_fu_4027_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_7 <= ap_const_lv32_0;
            else
                if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    l3_outputs_7 <= ap_phi_mux_l3_outputs_7_new_1_phi_fu_4037_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_8 <= ap_const_lv32_0;
            else
                if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    l3_outputs_8 <= ap_phi_mux_l3_outputs_8_new_1_phi_fu_4047_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_9 <= ap_const_lv32_0;
            else
                if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    l3_outputs_9 <= ap_phi_mux_l3_outputs_9_new_1_phi_fu_4057_p4;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_4205_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9565)) then
                if ((icmp_ln120_reg_15138 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_4205 <= select_ln117_fu_8128_p3;
                elsif ((icmp_ln120_reg_15138 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_4205 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_4216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9565)) then
                if ((icmp_ln120_reg_15138 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_4216 <= select_ln117_1_fu_8146_p3;
                elsif ((icmp_ln120_reg_15138 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_4216 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_4227_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9565)) then
                if ((icmp_ln120_reg_15138 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_4227 <= select_ln117_2_fu_8164_p3;
                elsif ((icmp_ln120_reg_15138 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_4227 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_4238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9565)) then
                if ((icmp_ln120_reg_15138 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_4238 <= select_ln117_3_fu_8182_p3;
                elsif ((icmp_ln120_reg_15138 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_4238 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_4183_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9565)) then
                if ((icmp_ln120_reg_15138 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_4183 <= ap_const_lv1_0;
                elsif ((icmp_ln120_reg_15138 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_4183 <= icmp_ln140_reg_16815;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_4271_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then
                if ((ap_const_boolean_1 = ap_condition_11302)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_4271 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_11299)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_4271 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_4183;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_read_row_offset_l_2_reg_4195_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9565)) then
                if ((icmp_ln120_reg_15138 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_l_2_reg_4195 <= l1_read_row_offset_l_1_reg_15759;
                elsif ((icmp_ln120_reg_15138 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_l_2_reg_4195 <= select_ln140_1_fu_8363_p3;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_4283_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then
                if ((ap_const_boolean_1 = ap_condition_11302)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_4283 <= l1_read_row_offset_l_1_reg_15759;
                elsif ((ap_const_boolean_1 = ap_condition_11299)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_4283 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_l_2_reg_4195;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_4148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln62_fu_4599_p2 = ap_const_lv1_0) and (icmp_ln38_fu_4593_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_4148 <= ap_const_lv1_0;
            elsif (((icmp_ln56_reg_15117 = ap_const_lv1_0) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_4148 <= or_ln47_6_reg_15744;
            elsif ((((icmp_ln56_reg_15117 = ap_const_lv1_1) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((icmp_ln38_reg_15109 = ap_const_lv1_0) and (icmp_ln62_reg_15113 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_4148 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_4166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln56_reg_15117 = ap_const_lv1_0) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_4166 <= select_ln47_14_fu_5635_p3;
            elsif ((((icmp_ln56_reg_15117 = ap_const_lv1_1) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((icmp_ln38_reg_15109 = ap_const_lv1_0) and (icmp_ln62_reg_15113 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((icmp_ln62_fu_4599_p2 = ap_const_lv1_0) and (icmp_ln38_fu_4593_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_4166 <= ap_const_lv16_1;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_kernel_sums_0_new_reg_4315_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_11308)) then
                if ((trunc_ln152_1_reg_15148 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_kernel_sums_0_new_reg_4315 <= ap_const_lv32_0;
                elsif ((trunc_ln152_1_reg_15148 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_kernel_sums_0_new_reg_4315 <= add_ln172_27_reg_18956;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_kernel_sums_1_new_reg_4326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_11308)) then
                if ((trunc_ln152_1_reg_15148 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_kernel_sums_1_new_reg_4326 <= ap_const_lv32_0;
                elsif ((trunc_ln152_1_reg_15148 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_kernel_sums_1_new_reg_4326 <= add_ln172_45_reg_18890;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_kernel_sums_2_new_reg_4337_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_11308)) then
                if ((trunc_ln152_1_reg_15148 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_kernel_sums_2_new_reg_4337 <= ap_const_lv32_0;
                elsif ((trunc_ln152_1_reg_15148 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_kernel_sums_2_new_reg_4337 <= add_ln172_63_reg_18963;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_kernel_sums_3_new_reg_4348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_11308)) then
                if ((trunc_ln152_1_reg_15148 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_kernel_sums_3_new_reg_4348 <= ap_const_lv32_0;
                elsif ((trunc_ln152_1_reg_15148 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_kernel_sums_3_new_reg_4348 <= add_ln172_81_reg_18970;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_kernel_sums_4_new_reg_4359_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_11308)) then
                if ((trunc_ln152_1_reg_15148 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_kernel_sums_4_new_reg_4359 <= ap_const_lv32_0;
                elsif ((trunc_ln152_1_reg_15148 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_kernel_sums_4_new_reg_4359 <= add_ln172_99_reg_18922;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_kernel_sums_5_new_reg_4370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_11308)) then
                if ((trunc_ln152_1_reg_15148 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_kernel_sums_5_new_reg_4370 <= ap_const_lv32_0;
                elsif ((trunc_ln152_1_reg_15148 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_kernel_sums_5_new_reg_4370 <= add_ln172_117_reg_18977;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_kernel_sums_6_new_reg_4381_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_11308)) then
                if ((trunc_ln152_1_reg_15148 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_kernel_sums_6_new_reg_4381 <= ap_const_lv32_0;
                elsif ((trunc_ln152_1_reg_15148 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_kernel_sums_6_new_reg_4381 <= add_ln172_135_reg_18984;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_kernel_sums_7_new_reg_4392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_11308)) then
                if ((trunc_ln152_1_reg_15148 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_kernel_sums_7_new_reg_4392 <= ap_const_lv32_0;
                elsif ((trunc_ln152_1_reg_15148 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_kernel_sums_7_new_reg_4392 <= add_ln172_145_reg_18949;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_maxes_idx_loc_0_reg_4403_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_11308)) then
                if ((trunc_ln152_1_reg_15148 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_maxes_idx_loc_0_reg_4403 <= xor_ln185_fu_13134_p2;
                elsif ((trunc_ln152_1_reg_15148 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_maxes_idx_loc_0_reg_4403 <= l2_maxes_idx_load_reg_15329;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_4305_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then
                if ((ap_const_boolean_1 = ap_condition_11302)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_4305 <= l2_write_row_offset;
                elsif ((ap_const_boolean_1 = ap_condition_11299)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_4305 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_4261;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_4249_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9565)) then
                if ((icmp_ln120_reg_15138 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_4249 <= ap_const_lv1_0;
                elsif ((icmp_ln120_reg_15138 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_4249 <= icmp_ln129_fu_8296_p2;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_4261_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9565)) then
                if ((icmp_ln120_reg_15138 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_4261 <= l2_write_row_offset;
                elsif ((icmp_ln120_reg_15138 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_4261 <= select_ln129_1_fu_8330_p3;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_4293_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then
                if ((ap_const_boolean_1 = ap_condition_11302)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_4293 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_11299)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_4293 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_4249;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_read_row_offset_f_1_reg_3942_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11315)) then 
                    ap_phi_reg_pp0_iter1_l2_read_row_offset_f_1_reg_3942 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l2_read_row_offset_f_1_reg_3942 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_f_1_reg_3942;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_0_new_0_reg_3766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11324)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_0_new_0_reg_3766 <= add_ln191_fu_13938_p2;
                elsif ((ap_const_boolean_1 = ap_condition_11320)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_0_new_0_reg_3766 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_0_new_0_reg_3766 <= ap_phi_reg_pp0_iter0_l3_outputs_0_new_0_reg_3766;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_0_new_1_reg_3964_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11315)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_0_new_1_reg_3964 <= add_ln191_fu_13938_p2;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_0_new_1_reg_3964 <= ap_phi_reg_pp0_iter0_l3_outputs_0_new_1_reg_3964;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_10_new_0_reg_3876_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11324)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_10_new_0_reg_3876 <= add_ln191_10_fu_14028_p2;
                elsif ((ap_const_boolean_1 = ap_condition_11320)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_10_new_0_reg_3876 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_10_new_0_reg_3876 <= ap_phi_reg_pp0_iter0_l3_outputs_10_new_0_reg_3876;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_10_new_1_reg_4064_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11315)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_10_new_1_reg_4064 <= add_ln191_10_fu_14028_p2;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_10_new_1_reg_4064 <= ap_phi_reg_pp0_iter0_l3_outputs_10_new_1_reg_4064;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_11_new_0_reg_3887_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11324)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_11_new_0_reg_3887 <= add_ln191_11_fu_14037_p2;
                elsif ((ap_const_boolean_1 = ap_condition_11320)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_11_new_0_reg_3887 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_11_new_0_reg_3887 <= ap_phi_reg_pp0_iter0_l3_outputs_11_new_0_reg_3887;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_11_new_1_reg_4074_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11315)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_11_new_1_reg_4074 <= add_ln191_11_fu_14037_p2;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_11_new_1_reg_4074 <= ap_phi_reg_pp0_iter0_l3_outputs_11_new_1_reg_4074;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_12_new_0_reg_3898_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11324)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_12_new_0_reg_3898 <= add_ln191_12_fu_14046_p2;
                elsif ((ap_const_boolean_1 = ap_condition_11320)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_12_new_0_reg_3898 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_12_new_0_reg_3898 <= ap_phi_reg_pp0_iter0_l3_outputs_12_new_0_reg_3898;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_12_new_1_reg_4084_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11315)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_12_new_1_reg_4084 <= add_ln191_12_fu_14046_p2;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_12_new_1_reg_4084 <= ap_phi_reg_pp0_iter0_l3_outputs_12_new_1_reg_4084;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_13_new_0_reg_3909_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11324)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_13_new_0_reg_3909 <= add_ln191_13_fu_14055_p2;
                elsif ((ap_const_boolean_1 = ap_condition_11320)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_13_new_0_reg_3909 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_13_new_0_reg_3909 <= ap_phi_reg_pp0_iter0_l3_outputs_13_new_0_reg_3909;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_13_new_1_reg_4094_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11315)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_13_new_1_reg_4094 <= add_ln191_13_fu_14055_p2;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_13_new_1_reg_4094 <= ap_phi_reg_pp0_iter0_l3_outputs_13_new_1_reg_4094;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_14_new_0_reg_3920_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11324)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_14_new_0_reg_3920 <= add_ln191_14_fu_14064_p2;
                elsif ((ap_const_boolean_1 = ap_condition_11320)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_14_new_0_reg_3920 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_14_new_0_reg_3920 <= ap_phi_reg_pp0_iter0_l3_outputs_14_new_0_reg_3920;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_14_new_1_reg_4104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11315)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_14_new_1_reg_4104 <= add_ln191_14_fu_14064_p2;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_14_new_1_reg_4104 <= ap_phi_reg_pp0_iter0_l3_outputs_14_new_1_reg_4104;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_15_new_0_reg_3931_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11324)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_15_new_0_reg_3931 <= add_ln191_15_fu_14073_p2;
                elsif ((ap_const_boolean_1 = ap_condition_11320)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_15_new_0_reg_3931 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_15_new_0_reg_3931 <= ap_phi_reg_pp0_iter0_l3_outputs_15_new_0_reg_3931;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_15_new_1_reg_4114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11315)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_15_new_1_reg_4114 <= add_ln191_15_fu_14073_p2;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_15_new_1_reg_4114 <= ap_phi_reg_pp0_iter0_l3_outputs_15_new_1_reg_4114;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_1_new_0_reg_3777_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11324)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_1_new_0_reg_3777 <= add_ln191_1_fu_13947_p2;
                elsif ((ap_const_boolean_1 = ap_condition_11320)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_1_new_0_reg_3777 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_1_new_0_reg_3777 <= ap_phi_reg_pp0_iter0_l3_outputs_1_new_0_reg_3777;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_1_new_1_reg_3974_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11315)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_1_new_1_reg_3974 <= add_ln191_1_fu_13947_p2;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_1_new_1_reg_3974 <= ap_phi_reg_pp0_iter0_l3_outputs_1_new_1_reg_3974;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_2_new_0_reg_3788_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11324)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_2_new_0_reg_3788 <= add_ln191_2_fu_13956_p2;
                elsif ((ap_const_boolean_1 = ap_condition_11320)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_2_new_0_reg_3788 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_2_new_0_reg_3788 <= ap_phi_reg_pp0_iter0_l3_outputs_2_new_0_reg_3788;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_2_new_1_reg_3984_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11315)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_2_new_1_reg_3984 <= add_ln191_2_fu_13956_p2;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_2_new_1_reg_3984 <= ap_phi_reg_pp0_iter0_l3_outputs_2_new_1_reg_3984;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_3_new_0_reg_3799_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11324)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_3_new_0_reg_3799 <= add_ln191_3_fu_13965_p2;
                elsif ((ap_const_boolean_1 = ap_condition_11320)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_3_new_0_reg_3799 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_3_new_0_reg_3799 <= ap_phi_reg_pp0_iter0_l3_outputs_3_new_0_reg_3799;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_3_new_1_reg_3994_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11315)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_3_new_1_reg_3994 <= add_ln191_3_fu_13965_p2;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_3_new_1_reg_3994 <= ap_phi_reg_pp0_iter0_l3_outputs_3_new_1_reg_3994;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_4_new_0_reg_3810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11324)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_4_new_0_reg_3810 <= add_ln191_4_fu_13974_p2;
                elsif ((ap_const_boolean_1 = ap_condition_11320)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_4_new_0_reg_3810 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_4_new_0_reg_3810 <= ap_phi_reg_pp0_iter0_l3_outputs_4_new_0_reg_3810;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_4_new_1_reg_4004_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11315)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_4_new_1_reg_4004 <= add_ln191_4_fu_13974_p2;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_4_new_1_reg_4004 <= ap_phi_reg_pp0_iter0_l3_outputs_4_new_1_reg_4004;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_5_new_0_reg_3821_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11324)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_5_new_0_reg_3821 <= add_ln191_5_fu_13983_p2;
                elsif ((ap_const_boolean_1 = ap_condition_11320)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_5_new_0_reg_3821 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_5_new_0_reg_3821 <= ap_phi_reg_pp0_iter0_l3_outputs_5_new_0_reg_3821;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_5_new_1_reg_4014_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11315)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_5_new_1_reg_4014 <= add_ln191_5_fu_13983_p2;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_5_new_1_reg_4014 <= ap_phi_reg_pp0_iter0_l3_outputs_5_new_1_reg_4014;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_6_new_0_reg_3832_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11324)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_6_new_0_reg_3832 <= add_ln191_6_fu_13992_p2;
                elsif ((ap_const_boolean_1 = ap_condition_11320)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_6_new_0_reg_3832 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_6_new_0_reg_3832 <= ap_phi_reg_pp0_iter0_l3_outputs_6_new_0_reg_3832;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_6_new_1_reg_4024_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11315)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_6_new_1_reg_4024 <= add_ln191_6_fu_13992_p2;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_6_new_1_reg_4024 <= ap_phi_reg_pp0_iter0_l3_outputs_6_new_1_reg_4024;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_7_new_0_reg_3843_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11324)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_7_new_0_reg_3843 <= add_ln191_7_fu_14001_p2;
                elsif ((ap_const_boolean_1 = ap_condition_11320)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_7_new_0_reg_3843 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_7_new_0_reg_3843 <= ap_phi_reg_pp0_iter0_l3_outputs_7_new_0_reg_3843;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_7_new_1_reg_4034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11315)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_7_new_1_reg_4034 <= add_ln191_7_fu_14001_p2;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_7_new_1_reg_4034 <= ap_phi_reg_pp0_iter0_l3_outputs_7_new_1_reg_4034;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_8_new_0_reg_3854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11324)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_8_new_0_reg_3854 <= add_ln191_8_fu_14010_p2;
                elsif ((ap_const_boolean_1 = ap_condition_11320)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_8_new_0_reg_3854 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_8_new_0_reg_3854 <= ap_phi_reg_pp0_iter0_l3_outputs_8_new_0_reg_3854;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_8_new_1_reg_4044_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11315)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_8_new_1_reg_4044 <= add_ln191_8_fu_14010_p2;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_8_new_1_reg_4044 <= ap_phi_reg_pp0_iter0_l3_outputs_8_new_1_reg_4044;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_9_new_0_reg_3865_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11324)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_9_new_0_reg_3865 <= add_ln191_9_fu_14019_p2;
                elsif ((ap_const_boolean_1 = ap_condition_11320)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_9_new_0_reg_3865 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_9_new_0_reg_3865 <= ap_phi_reg_pp0_iter0_l3_outputs_9_new_0_reg_3865;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l3_outputs_9_new_1_reg_4054_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_11315)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_9_new_1_reg_4054 <= add_ln191_9_fu_14019_p2;
                elsif ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter1_l3_outputs_9_new_1_reg_4054 <= ap_phi_reg_pp0_iter0_l3_outputs_9_new_1_reg_4054;
                end if;
            end if; 
        end if;
    end process;

    l1_write_row_offset_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1032)) then
                if (((icmp_ln56_reg_15117 = ap_const_lv1_1) and (icmp_ln38_reg_15109 = ap_const_lv1_1))) then 
                    l1_write_row_offset <= grp_fu_4412_p2;
                elsif (((icmp_ln38_reg_15109 = ap_const_lv1_0) and (icmp_ln62_reg_15113 = ap_const_lv1_1))) then 
                    l1_write_row_offset <= select_ln66_fu_4810_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_ce))) then
                add_ln109_100_reg_16551 <= add_ln109_100_fu_7854_p2;
                add_ln109_103_reg_16556 <= add_ln109_103_fu_7868_p2;
                add_ln109_13_reg_16486 <= add_ln109_13_fu_7564_p2;
                add_ln109_1_reg_16481 <= add_ln109_1_fu_7545_p2;
                add_ln109_28_reg_16491 <= add_ln109_28_fu_7648_p2;
                add_ln109_39_reg_16496 <= add_ln109_39_fu_7683_p2;
                add_ln109_46_reg_16501 <= add_ln109_46_fu_7700_p2;
                add_ln109_58_reg_16506 <= add_ln109_58_fu_7723_p2;
                add_ln109_64_reg_16511 <= add_ln109_64_fu_7746_p2;
                add_ln109_70_reg_16516 <= add_ln109_70_fu_7764_p2;
                add_ln109_75_reg_16526 <= add_ln109_75_fu_7779_p2;
                add_ln109_82_reg_16531 <= add_ln109_82_fu_7788_p2;
                add_ln109_86_reg_16536 <= add_ln109_86_fu_7796_p2;
                add_ln109_89_reg_16541 <= add_ln109_89_fu_7810_p2;
                add_ln109_97_reg_16546 <= add_ln109_97_fu_7840_p2;
                    sub_ln97_2_reg_16476(14 downto 4) <= sub_ln97_2_fu_7068_p2(14 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then
                add_ln109_11_reg_16265 <= grp_fu_14136_p3;
                add_ln109_18_reg_16270 <= grp_fu_14216_p3;
                add_ln109_22_reg_16275 <= grp_fu_14200_p3;
                add_ln109_2_reg_16260 <= grp_fu_14224_p3;
                add_ln109_34_reg_16280 <= grp_fu_14176_p3;
                add_ln109_43_reg_16285 <= grp_fu_14160_p3;
                add_ln109_49_reg_16290 <= grp_fu_14208_p3;
                add_ln109_59_reg_16295 <= grp_fu_14184_p3;
                add_ln109_61_reg_16300 <= grp_fu_14144_p3;
                add_ln109_68_reg_16305 <= grp_fu_14168_p3;
                add_ln109_78_reg_16310 <= grp_fu_14152_p3;
                add_ln109_84_reg_16315 <= grp_fu_14192_p3;
                add_ln97_reg_16128 <= grp_fu_14120_p3;
                sub_ln97_4_reg_16115 <= grp_fu_14128_p3;
                tmp_10_reg_16142 <= grp_fu_4564_p8;
                tmp_1_reg_16083 <= grp_fu_4547_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_ce))) then
                add_ln109_15_reg_16561 <= add_ln109_15_fu_7912_p2;
                add_ln109_5_reg_16566 <= add_ln109_5_fu_7955_p2;
                add_ln109_65_reg_16571 <= add_ln109_65_fu_7967_p2;
                add_ln109_77_reg_16576 <= add_ln109_77_fu_7991_p2;
                add_ln109_7_reg_16581 <= add_ln109_7_fu_8070_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_ce))) then
                add_ln109_16_reg_16411 <= grp_fu_14311_p3;
                add_ln109_24_reg_16421 <= grp_fu_14328_p3;
                add_ln109_30_reg_16426 <= grp_fu_14255_p3;
                add_ln109_37_reg_16436 <= grp_fu_14248_p3;
                add_ln109_42_reg_16441 <= grp_fu_14287_p3;
                add_ln109_44_reg_16446 <= grp_fu_14240_p3;
                add_ln109_54_reg_16456 <= grp_fu_14263_p3;
                add_ln109_56_reg_16461 <= grp_fu_14303_p3;
                add_ln109_9_reg_16406 <= grp_fu_14295_p3;
                add_ln109_reg_16401 <= grp_fu_14232_p3;
                tmp_16_reg_16376 <= grp_fu_4564_p8;
                tmp_7_reg_16339 <= grp_fu_4547_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_ce))) then
                add_ln109_23_reg_16416 <= add_ln109_23_fu_6986_p2;
                add_ln109_32_reg_16431 <= add_ln109_32_fu_7001_p2;
                add_ln109_52_reg_16451 <= add_ln109_52_fu_7023_p2;
                add_ln109_66_reg_16466 <= add_ln109_66_fu_7028_p2;
                    add_ln109_92_reg_16471(13 downto 2) <= add_ln109_92_fu_7034_p2(13 downto 2);
                mul_ln97_32_reg_16381 <= mul_ln97_32_fu_6866_p2;
                    sub_ln97_25_reg_16386(11 downto 3) <= sub_ln97_25_fu_6939_p2(11 downto 3);
                sub_ln97_32_reg_16391 <= sub_ln97_32_fu_6962_p2;
                tmp_11_reg_16354 <= tmp_11_fu_6666_p8;
                tmp_12_reg_16359 <= tmp_12_fu_6733_p8;
                tmp_6_reg_16331 <= tmp_6_fu_6523_p8;
                    zext_ln97_11_reg_16320(13 downto 6) <= zext_ln97_11_fu_6483_p1(13 downto 6);
                    zext_ln97_125_reg_16396(7 downto 0) <= zext_ln97_125_fu_6968_p1(7 downto 0);
                    zext_ln97_20_reg_16325(10 downto 3) <= zext_ln97_20_fu_6506_p1(10 downto 3);
                    zext_ln97_38_reg_16344(7 downto 0) <= zext_ln97_38_fu_6582_p1(7 downto 0);
                    zext_ln97_46_reg_16349(13 downto 6) <= zext_ln97_46_fu_6624_p1(13 downto 6);
                    zext_ln97_59_reg_16366(7 downto 0) <= zext_ln97_59_fu_6744_p1(7 downto 0);
                    zext_ln97_76_reg_16371(7 downto 0) <= zext_ln97_76_fu_6792_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_ce))) then
                add_ln109_71_reg_16521 <= grp_fu_14372_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_logic_1 = ap_ce))) then
                add_ln172_101_reg_18645 <= add_ln172_101_fu_11128_p2;
                add_ln172_140_reg_18660 <= add_ln172_140_fu_11193_p2;
                add_ln172_15_reg_18590 <= add_ln172_15_fu_11032_p2;
                add_ln172_33_reg_18600 <= add_ln172_33_fu_11051_p2;
                add_ln172_47_reg_18610 <= add_ln172_47_fu_11064_p2;
                add_ln172_50_reg_18615 <= add_ln172_50_fu_11070_p2;
                add_ln172_65_reg_18625 <= add_ln172_65_fu_11083_p2;
                add_ln172_83_reg_18635 <= add_ln172_83_fu_11095_p2;
                mul_ln172_113_reg_18575 <= mul_ln172_113_fu_14927_p2;
                mul_ln172_114_reg_18580 <= mul_ln172_114_fu_14932_p2;
                mul_ln172_115_reg_18585 <= mul_ln172_115_fu_14937_p2;
                mul_ln172_116_reg_18595 <= mul_ln172_116_fu_14943_p2;
                mul_ln172_117_reg_18605 <= mul_ln172_117_fu_14948_p2;
                mul_ln172_118_reg_18620 <= mul_ln172_118_fu_14954_p2;
                mul_ln172_119_reg_18630 <= mul_ln172_119_fu_14960_p2;
                mul_ln172_121_reg_18655 <= mul_ln172_121_fu_14966_p2;
                mul_ln172_66_reg_18527 <= mul_ln172_66_fu_14899_p2;
                mul_ln172_69_reg_18532 <= mul_ln172_69_fu_14904_p2;
                mul_ln172_82_reg_18549 <= mul_ln172_82_fu_14909_p2;
                mul_ln172_83_reg_18554 <= mul_ln172_83_fu_14915_p2;
                mul_ln172_84_reg_18559 <= mul_ln172_84_fu_14921_p2;
                select_ln154_13_reg_18564 <= select_ln154_13_fu_10951_p3;
                select_ln172_141_reg_18640 <= select_ln172_141_fu_11122_p3;
                    select_ln172_69_reg_18522(12 downto 1) <= select_ln172_69_fu_10853_p3(12 downto 1);
                    zext_ln172_102_reg_18537(7 downto 0) <= zext_ln172_102_fu_10909_p1(7 downto 0);
                    zext_ln172_159_reg_18544(7 downto 0) <= zext_ln172_159_fu_10912_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_logic_1 = ap_ce))) then
                add_ln172_106_reg_18929 <= add_ln172_106_fu_12688_p2;
                add_ln172_115_reg_18934 <= add_ln172_115_fu_12706_p2;
                add_ln172_124_reg_18939 <= add_ln172_124_fu_12720_p2;
                add_ln172_134_reg_18944 <= add_ln172_134_fu_12745_p2;
                add_ln172_145_reg_18949 <= add_ln172_145_fu_12815_p2;
                add_ln172_16_reg_18880 <= add_ln172_16_fu_12443_p2;
                add_ln172_21_reg_18885 <= add_ln172_21_fu_12464_p2;
                add_ln172_45_reg_18890 <= add_ln172_45_fu_12538_p2;
                add_ln172_52_reg_18897 <= add_ln172_52_fu_12556_p2;
                add_ln172_62_reg_18902 <= add_ln172_62_fu_12577_p2;
                add_ln172_70_reg_18907 <= add_ln172_70_fu_12596_p2;
                add_ln172_74_reg_18917 <= add_ln172_74_fu_12605_p2;
                add_ln172_99_reg_18922 <= add_ln172_99_fu_12657_p2;
                mul_ln172_105_reg_18870 <= mul_ln172_105_fu_15097_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_logic_1 = ap_ce))) then
                add_ln172_108_reg_18502 <= add_ln172_108_fu_10700_p2;
                add_ln172_122_reg_18507 <= add_ln172_122_fu_10705_p2;
                add_ln172_126_reg_18512 <= add_ln172_126_fu_10711_p2;
                add_ln172_144_reg_18517 <= add_ln172_144_fu_10717_p2;
                add_ln172_18_reg_18477 <= add_ln172_18_fu_10645_p2;
                add_ln172_36_reg_18482 <= add_ln172_36_fu_10651_p2;
                add_ln172_69_reg_18487 <= add_ln172_69_fu_10663_p2;
                add_ln172_87_reg_18492 <= add_ln172_87_fu_10675_p2;
                add_ln172_93_reg_18497 <= add_ln172_93_fu_10694_p2;
                mul_ln172_100_reg_18431 <= mul_ln172_100_fu_14851_p2;
                mul_ln172_101_reg_18436 <= mul_ln172_101_fu_14857_p2;
                mul_ln172_108_reg_18452 <= mul_ln172_108_fu_14862_p2;
                mul_ln172_109_reg_18457 <= mul_ln172_109_fu_14868_p2;
                mul_ln172_110_reg_18462 <= mul_ln172_110_fu_14874_p2;
                mul_ln172_111_reg_18467 <= mul_ln172_111_fu_14880_p2;
                mul_ln172_112_reg_18472 <= mul_ln172_112_fu_14886_p2;
                mul_ln172_77_reg_18386 <= mul_ln172_77_fu_14810_p2;
                mul_ln172_78_reg_18391 <= mul_ln172_78_fu_14816_p2;
                mul_ln172_79_reg_18396 <= mul_ln172_79_fu_14822_p2;
                mul_ln172_81_reg_18401 <= mul_ln172_81_fu_14828_p2;
                mul_ln172_97_reg_18416 <= mul_ln172_97_fu_14834_p2;
                mul_ln172_98_reg_18421 <= mul_ln172_98_fu_14839_p2;
                mul_ln172_99_reg_18426 <= mul_ln172_99_fu_14845_p2;
                select_ln154_12_reg_18406 <= select_ln154_12_fu_10559_p3;
                    zext_ln172_134_reg_18441(7 downto 0) <= zext_ln172_134_fu_10604_p1(7 downto 0);
                    zext_ln172_156_reg_18381(7 downto 0) <= zext_ln172_156_fu_10353_p1(7 downto 0);
                    zext_ln172_165_reg_18447(7 downto 0) <= zext_ln172_165_fu_10607_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_logic_1 = ap_ce))) then
                add_ln172_110_reg_18245 <= add_ln172_110_fu_9934_p2;
                add_ln172_127_reg_18250 <= add_ln172_127_fu_9940_p2;
                add_ln172_147_reg_18255 <= add_ln172_147_fu_9956_p2;
                add_ln172_22_reg_18210 <= add_ln172_22_fu_9872_p2;
                add_ln172_38_reg_18215 <= add_ln172_38_fu_9886_p2;
                add_ln172_40_reg_18220 <= add_ln172_40_fu_9892_p2;
                add_ln172_54_reg_18225 <= add_ln172_54_fu_9898_p2;
                add_ln172_55_reg_18230 <= add_ln172_55_fu_9904_p2;
                add_ln172_76_reg_18235 <= add_ln172_76_fu_9910_p2;
                add_ln172_92_reg_18240 <= add_ln172_92_fu_9922_p2;
                mul_ln172_40_reg_18029 <= mul_ln172_40_fu_14653_p2;
                mul_ln172_41_reg_18034 <= mul_ln172_41_fu_14658_p2;
                mul_ln172_42_reg_18039 <= mul_ln172_42_fu_14663_p2;
                mul_ln172_43_reg_18044 <= mul_ln172_43_fu_14669_p2;
                mul_ln172_44_reg_18055 <= mul_ln172_44_fu_14674_p2;
                mul_ln172_45_reg_18060 <= mul_ln172_45_fu_14680_p2;
                mul_ln172_46_reg_18065 <= mul_ln172_46_fu_14686_p2;
                mul_ln172_47_reg_18070 <= mul_ln172_47_fu_14692_p2;
                mul_ln172_48_reg_18075 <= mul_ln172_48_fu_14698_p2;
                mul_ln172_51_reg_18080 <= mul_ln172_51_fu_14704_p2;
                mul_ln172_52_reg_18085 <= mul_ln172_52_fu_14710_p2;
                mul_ln172_54_reg_18090 <= mul_ln172_54_fu_14716_p2;
                mul_ln172_55_reg_18095 <= mul_ln172_55_fu_14722_p2;
                mul_ln172_56_reg_18100 <= mul_ln172_56_fu_14727_p2;
                select_ln154_10_reg_18149 <= select_ln154_10_fu_9711_p3;
                select_ln154_14_reg_18167 <= select_ln154_14_fu_9816_p3;
                select_ln154_15_reg_18188 <= select_ln154_15_fu_9855_p3;
                select_ln154_8_reg_18105 <= select_ln154_8_fu_9633_p3;
                select_ln154_9_reg_18138 <= select_ln154_9_fu_9682_p3;
                select_ln172_83_reg_18162 <= select_ln172_83_fu_9787_p3;
                    shl_ln172_1_reg_18019(9 downto 2) <= shl_ln172_1_fu_9360_p3(9 downto 2);
                    shl_ln172_8_reg_18024(8 downto 1) <= shl_ln172_8_fu_9460_p3(8 downto 1);
                    zext_ln172_122_reg_18177(7 downto 0) <= zext_ln172_122_fu_9823_p1(7 downto 0);
                    zext_ln172_125_reg_18198(7 downto 0) <= zext_ln172_125_fu_9862_p1(7 downto 0);
                    zext_ln172_40_reg_18049(7 downto 0) <= zext_ln172_40_fu_9539_p1(7 downto 0);
                    zext_ln172_53_reg_18116(7 downto 0) <= zext_ln172_53_fu_9640_p1(7 downto 0);
                    zext_ln172_59_reg_18123(7 downto 0) <= zext_ln172_59_fu_9644_p1(7 downto 0);
                    zext_ln172_80_reg_18156(7 downto 0) <= zext_ln172_80_fu_9718_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_logic_1 = ap_ce))) then
                add_ln172_112_reg_18371 <= add_ln172_112_fu_10247_p2;
                add_ln172_149_reg_18376 <= add_ln172_149_fu_10253_p2;
                add_ln172_57_reg_18361 <= add_ln172_57_fu_10236_p2;
                add_ln172_94_reg_18366 <= add_ln172_94_fu_10242_p2;
                mul_ln172_58_reg_18260 <= mul_ln172_58_fu_14732_p2;
                mul_ln172_59_reg_18265 <= mul_ln172_59_fu_14737_p2;
                mul_ln172_60_reg_18270 <= mul_ln172_60_fu_14742_p2;
                mul_ln172_61_reg_18275 <= mul_ln172_61_fu_14747_p2;
                mul_ln172_64_reg_18285 <= mul_ln172_64_fu_14752_p2;
                mul_ln172_65_reg_18290 <= mul_ln172_65_fu_14758_p2;
                mul_ln172_67_reg_18300 <= mul_ln172_67_fu_14764_p2;
                mul_ln172_68_reg_18305 <= mul_ln172_68_fu_14770_p2;
                mul_ln172_70_reg_18310 <= mul_ln172_70_fu_14776_p2;
                mul_ln172_71_reg_18315 <= mul_ln172_71_fu_14781_p2;
                mul_ln172_73_reg_18320 <= mul_ln172_73_fu_14786_p2;
                mul_ln172_74_reg_18325 <= mul_ln172_74_fu_14792_p2;
                mul_ln172_75_reg_18330 <= mul_ln172_75_fu_14798_p2;
                mul_ln172_76_reg_18335 <= mul_ln172_76_fu_14804_p2;
                select_ln154_11_reg_18340 <= select_ln154_11_fu_10192_p3;
                select_ln154_16_reg_18355 <= select_ln154_16_fu_10221_p3;
                    zext_ln172_69_reg_18280(7 downto 0) <= zext_ln172_69_fu_10092_p1(7 downto 0);
                    zext_ln172_70_reg_18295(7 downto 0) <= zext_ln172_70_fu_10102_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_logic_1 = ap_ce))) then
                add_ln172_117_reg_18977 <= add_ln172_117_fu_13031_p2;
                add_ln172_135_reg_18984 <= add_ln172_135_fu_13064_p2;
                add_ln172_27_reg_18956 <= add_ln172_27_fu_12896_p2;
                add_ln172_63_reg_18963 <= add_ln172_63_fu_12929_p2;
                add_ln172_81_reg_18970 <= add_ln172_81_fu_12980_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_logic_1 = ap_ce))) then
                add_ln172_119_reg_18840 <= add_ln172_119_fu_12089_p2;
                add_ln172_121_reg_18845 <= add_ln172_121_fu_12095_p2;
                add_ln172_133_reg_18850 <= add_ln172_133_fu_12116_p2;
                add_ln172_137_reg_18855 <= add_ln172_137_fu_12125_p2;
                add_ln172_141_reg_18860 <= add_ln172_141_fu_12134_p2;
                add_ln172_152_reg_18865 <= add_ln172_152_fu_12155_p2;
                add_ln172_25_reg_18805 <= add_ln172_25_fu_11953_p2;
                add_ln172_29_reg_18810 <= add_ln172_29_fu_11962_p2;
                add_ln172_43_reg_18815 <= add_ln172_43_fu_11986_p2;
                add_ln172_51_reg_18820 <= add_ln172_51_fu_11998_p2;
                add_ln172_60_reg_18825 <= add_ln172_60_fu_12010_p2;
                add_ln172_79_reg_18830 <= add_ln172_79_fu_12038_p2;
                add_ln172_98_reg_18835 <= add_ln172_98_fu_12083_p2;
                mul_ln172_102_reg_18770 <= mul_ln172_102_fu_15034_p2;
                mul_ln172_103_reg_18775 <= mul_ln172_103_fu_15039_p2;
                mul_ln172_104_reg_18785 <= mul_ln172_104_fu_15044_p2;
                mul_ln172_85_reg_18710 <= mul_ln172_85_fu_14972_p2;
                mul_ln172_86_reg_18715 <= mul_ln172_86_fu_14977_p2;
                mul_ln172_87_reg_18720 <= mul_ln172_87_fu_14982_p2;
                mul_ln172_88_reg_18725 <= mul_ln172_88_fu_14987_p2;
                mul_ln172_89_reg_18730 <= mul_ln172_89_fu_14992_p2;
                mul_ln172_90_reg_18735 <= mul_ln172_90_fu_14998_p2;
                mul_ln172_91_reg_18740 <= mul_ln172_91_fu_15004_p2;
                mul_ln172_92_reg_18745 <= mul_ln172_92_fu_15010_p2;
                mul_ln172_93_reg_18750 <= mul_ln172_93_fu_15016_p2;
                mul_ln172_94_reg_18755 <= mul_ln172_94_fu_15022_p2;
                mul_ln172_95_reg_18760 <= mul_ln172_95_fu_15028_p2;
                select_ln172_112_reg_18765 <= select_ln172_112_fu_11735_p3;
                    select_ln172_11_reg_18670(1 downto 0) <= select_ln172_11_fu_11255_p3(1 downto 0);    select_ln172_11_reg_18670(3) <= select_ln172_11_fu_11255_p3(3);    select_ln172_11_reg_18670(6 downto 5) <= select_ln172_11_fu_11255_p3(6 downto 5);
                    select_ln172_122_reg_18780(12 downto 3) <= select_ln172_122_fu_11825_p3(12 downto 3);
                    select_ln172_124_reg_18790(14 downto 1) <= select_ln172_124_fu_11878_p3(14 downto 1);
                    select_ln172_125_reg_18795(14 downto 1) <= select_ln172_125_fu_11905_p3(14 downto 1);
                select_ln172_127_reg_18800 <= select_ln172_127_fu_11916_p3;
                    select_ln172_22_reg_18675(2 downto 0) <= select_ln172_22_fu_11262_p3(2 downto 0);    select_ln172_22_reg_18675(15 downto 7) <= select_ln172_22_fu_11262_p3(15 downto 7);
                    select_ln172_26_reg_18680(0) <= select_ln172_26_fu_11269_p3(0);    select_ln172_26_reg_18680(4 downto 3) <= select_ln172_26_fu_11269_p3(4 downto 3);    select_ln172_26_reg_18680(15 downto 7) <= select_ln172_26_fu_11269_p3(15 downto 7);
                    select_ln172_32_reg_18685(1) <= select_ln172_32_fu_11279_p3(1);    select_ln172_32_reg_18685(4) <= select_ln172_32_fu_11279_p3(4);    select_ln172_32_reg_18685(15 downto 7) <= select_ln172_32_fu_11279_p3(15 downto 7);
                    select_ln172_53_reg_18695(15 downto 7) <= select_ln172_53_fu_11346_p3(15 downto 7);
                    select_ln172_93_reg_18705(6 downto 1) <= select_ln172_93_fu_11461_p3(6 downto 1);
                    sub_ln172_4_reg_18665(14 downto 2) <= sub_ln172_4_fu_11249_p2(14 downto 2);
                    sub_ln172_9_reg_18690(14 downto 2) <= sub_ln172_9_fu_11325_p2(14 downto 2);
                    zext_ln172_45_reg_18700(11 downto 4) <= zext_ln172_45_fu_11393_p1(11 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_logic_1 = ap_ce))) then
                add_ln172_11_reg_18875 <= grp_fu_15102_p3;
                add_ln172_72_reg_18912 <= grp_fu_15050_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_logic_1 = ap_ce))) then
                add_ln172_131_reg_18650 <= grp_fu_14892_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln242_reg_15372_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_ce))) then
                add_ln213_reg_19378 <= add_ln213_fu_14115_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                add_ln46_1_reg_15448 <= add_ln46_1_fu_5140_p2;
                icmp_ln47_reg_15433 <= icmp_ln47_fu_5061_p2;
                p_Result_2_reg_15476 <= tmp_data_V_2_reg_15384(31 downto 24);
                p_Result_4_reg_15498 <= tmp_data_V_2_reg_15384(39 downto 32);
                p_Result_5_reg_15520 <= tmp_data_V_2_reg_15384(47 downto 40);
                p_Result_6_reg_15542 <= tmp_data_V_2_reg_15384(55 downto 48);
                p_Result_7_reg_15564 <= tmp_data_V_2_reg_15384(63 downto 56);
                p_Result_s_reg_15454 <= tmp_data_V_2_reg_15384(23 downto 16);
                select_ln47_reg_15438 <= select_ln47_fu_5072_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce))) then
                add_ln46_4_reg_15674 <= add_ln46_4_fu_5400_p2;
                icmp_ln47_4_reg_15679 <= icmp_ln47_4_fu_5406_p2;
                or_ln47_2_reg_15686 <= or_ln47_2_fu_5421_p2;
                select_ln47_6_reg_15663 <= select_ln47_6_fu_5381_p3;
                trunc_ln45_5_reg_15670 <= trunc_ln45_5_fu_5396_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce))) then
                add_ln46_6_reg_15717 <= add_ln46_6_fu_5482_p2;
                icmp_ln47_5_reg_15707 <= icmp_ln47_5_fu_5464_p2;
                trunc_ln45_6_reg_15703 <= trunc_ln45_6_fu_5454_p1;
                trunc_ln45_7_reg_15713 <= trunc_ln45_7_fu_5478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce))) then
                add_ln92_reg_16630 <= add_ln92_fu_8376_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then
                and_ln152_reg_15312 <= and_ln152_fu_4677_p2;
                and_ln152_reg_15312_pp0_iter1_reg <= and_ln152_reg_15312;
                icmp_ln194_reg_15356_pp0_iter1_reg <= icmp_ln194_reg_15356;
                icmp_ln196_reg_15360_pp0_iter1_reg <= icmp_ln196_reg_15360;
                icmp_ln233_reg_15364 <= icmp_ln233_fu_4749_p2;
                icmp_ln242_reg_15372 <= icmp_ln242_fu_4769_p2;
                icmp_ln242_reg_15372_pp0_iter1_reg <= icmp_ln242_reg_15372;
                icmp_ln38_reg_15109 <= icmp_ln38_fu_4593_p2;
                icmp_ln72_reg_15121 <= icmp_ln72_fu_4621_p2;
                trunc_ln152_1_reg_15148 <= trunc_ln152_1_fu_4653_p1;
                trunc_ln152_reg_15142 <= trunc_ln152_fu_4649_p1;
                trunc_ln152_reg_15142_pp0_iter1_reg <= trunc_ln152_reg_15142;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln72_fu_4621_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then
                icmp_ln120_reg_15138 <= icmp_ln120_fu_4639_p2;
                tmp_69_reg_15130 <= l1_iteration(1 downto 1);
                trunc_ln76_reg_15125 <= trunc_ln76_fu_4627_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce))) then
                icmp_ln140_reg_16815 <= icmp_ln140_fu_8438_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln152_fu_4677_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then
                icmp_ln194_reg_15356 <= icmp_ln194_fu_4731_p2;
                l2_maxes_idx_load_reg_15329 <= l2_maxes_idx;
                tmp_85_reg_15316 <= l2_iteration(1 downto 1);
                tmp_86_reg_15321 <= l2_iteration(2 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln194_fu_4731_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_fu_4677_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then
                icmp_ln196_reg_15360 <= icmp_ln196_fu_4737_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln194_reg_15356 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce))) then
                icmp_ln210_reg_17066 <= icmp_ln210_fu_8567_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln194_reg_15356 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_logic_1 = ap_ce))) then
                icmp_ln220_reg_19016 <= icmp_ln220_fu_13220_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                icmp_ln47_1_reg_15609 <= icmp_ln47_1_fu_5228_p2;
                icmp_ln47_2_reg_15618 <= icmp_ln47_2_fu_5284_p2;
                select_ln47_4_reg_15623 <= select_ln47_4_fu_5296_p3;
                select_ln47_5_reg_15630 <= select_ln47_5_fu_5304_p3;
                trunc_ln45_4_reg_15635 <= trunc_ln45_4_fu_5312_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce))) then
                icmp_ln47_6_reg_15730 <= icmp_ln47_6_fu_5534_p2;
                icmp_ln47_7_reg_15739 <= icmp_ln47_7_fu_5556_p2;
                or_ln47_6_reg_15744 <= or_ln47_6_fu_5578_p2;
                select_ln47_10_reg_15723 <= select_ln47_10_fu_5527_p3;
                trunc_ln45_8_reg_15735 <= trunc_ln45_8_fu_5546_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln38_fu_4593_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then
                icmp_ln56_reg_15117 <= icmp_ln56_fu_4605_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_fu_4593_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then
                icmp_ln62_reg_15113 <= icmp_ln62_fu_4599_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce))) then
                l1_channel_idx <= select_ln47_15_fu_5583_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                l1_channel_idx_load_reg_15395 <= l1_channel_idx;
                tmp_data_V_2_reg_15384 <= in_r_TDATA;
                trunc_ln45_1_reg_15404 <= trunc_ln45_1_fu_4880_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then
                l1_iteration <= select_ln233_fu_4755_p3;
                l2_iteration <= select_ln242_fu_4781_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce))) then
                l1_maxes_0 <= ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_4205;
                l1_maxes_1 <= ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_4216;
                l1_maxes_2 <= ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_4227;
                l1_maxes_3 <= ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_4238;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce))) then
                l1_read_col_offset <= select_ln140_fu_8444_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln233_fu_8831_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce))) then
                l1_read_row_offset <= select_ln233_1_fu_8836_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_ce))) then
                l1_read_row_offset_l_1_reg_15759 <= l1_read_row_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then
                l1_stripes_0_0_load_1_reg_15827 <= l1_stripes_0_0_q1;
                l1_stripes_0_1_load_1_reg_15834 <= l1_stripes_0_1_q1;
                l1_stripes_0_2_load_1_reg_15841 <= l1_stripes_0_2_q1;
                l1_stripes_0_3_load_1_reg_15848 <= l1_stripes_0_3_q1;
                l1_stripes_0_4_load_1_reg_15855 <= l1_stripes_0_4_q1;
                l1_stripes_0_5_load_1_reg_15862 <= l1_stripes_0_5_q1;
                l1_stripes_1_0_load_1_reg_15869 <= l1_stripes_1_0_q1;
                l1_stripes_1_1_load_1_reg_15875 <= l1_stripes_1_1_q1;
                l1_stripes_1_2_load_1_reg_15881 <= l1_stripes_1_2_q1;
                l1_stripes_1_3_load_1_reg_15887 <= l1_stripes_1_3_q1;
                l1_stripes_1_4_load_1_reg_15893 <= l1_stripes_1_4_q1;
                l1_stripes_1_5_load_1_reg_15899 <= l1_stripes_1_5_q1;
                l1_stripes_2_0_load_1_reg_15905 <= l1_stripes_2_0_q1;
                l1_stripes_2_0_load_reg_15785 <= l1_stripes_2_0_q0;
                l1_stripes_2_1_load_1_reg_15911 <= l1_stripes_2_1_q1;
                l1_stripes_2_1_load_reg_15792 <= l1_stripes_2_1_q0;
                l1_stripes_2_2_load_1_reg_15917 <= l1_stripes_2_2_q1;
                l1_stripes_2_2_load_reg_15799 <= l1_stripes_2_2_q0;
                l1_stripes_2_3_load_1_reg_15923 <= l1_stripes_2_3_q1;
                l1_stripes_2_3_load_reg_15806 <= l1_stripes_2_3_q0;
                l1_stripes_2_4_load_1_reg_15929 <= l1_stripes_2_4_q1;
                l1_stripes_2_4_load_reg_15813 <= l1_stripes_2_4_q0;
                l1_stripes_2_5_load_1_reg_15935 <= l1_stripes_2_5_q1;
                l1_stripes_2_5_load_reg_15820 <= l1_stripes_2_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_l1_write_col_offset_1_phi_fu_4153_p8 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce))) then
                l1_write_col_offset <= ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_4166;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                l1_write_col_offset_s_reg_15378 <= l1_write_col_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_logic_1 = ap_ce))) then
                l2_kernel_sums_0 <= ap_phi_reg_pp0_iter0_l2_kernel_sums_0_new_reg_4315;
                l2_kernel_sums_1 <= ap_phi_reg_pp0_iter0_l2_kernel_sums_1_new_reg_4326;
                l2_kernel_sums_2 <= ap_phi_reg_pp0_iter0_l2_kernel_sums_2_new_reg_4337;
                l2_kernel_sums_3 <= ap_phi_reg_pp0_iter0_l2_kernel_sums_3_new_reg_4348;
                l2_kernel_sums_4 <= ap_phi_reg_pp0_iter0_l2_kernel_sums_4_new_reg_4359;
                l2_kernel_sums_5 <= ap_phi_reg_pp0_iter0_l2_kernel_sums_5_new_reg_4370;
                l2_kernel_sums_6 <= ap_phi_reg_pp0_iter0_l2_kernel_sums_6_new_reg_4381;
                l2_kernel_sums_7 <= ap_phi_reg_pp0_iter0_l2_kernel_sums_7_new_reg_4392;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln152_fu_4677_p2) and (trunc_ln152_1_fu_4653_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then
                    l2_maxes_addr_1_reg_15351(3) <= tmp_77_fu_4722_p3(4 - 1 downto 0)(3);
                    l2_maxes_addr_reg_15345(3) <= zext_ln182_fu_4711_p1(4 - 1 downto 0)(3);
                    tmp_76_reg_15335(3) <= tmp_76_fu_4703_p3(3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                    l2_maxes_addr_2_reg_15408(3) <= tmp_78_fu_4895_p3(4 - 1 downto 0)(3);
                    l2_maxes_addr_3_reg_15413(3) <= tmp_79_fu_4909_p3(4 - 1 downto 0)(3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                    l2_maxes_addr_4_reg_15586(3) <= tmp_80_fu_5205_p3(4 - 1 downto 0)(3);
                    l2_maxes_addr_5_reg_15591(3) <= tmp_81_fu_5219_p3(4 - 1 downto 0)(3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                    l2_maxes_addr_6_reg_15639(3) <= tmp_82_fu_5321_p3(4 - 1 downto 0)(3);
                    l2_maxes_addr_7_reg_15645(3) <= tmp_83_fu_5335_p3(4 - 1 downto 0)(3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_logic_1 = ap_ce))) then
                l2_maxes_idx <= xor_ln185_fu_13134_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                l2_maxes_load_1_reg_15424 <= l2_maxes_q1;
                l2_maxes_load_reg_15418 <= l2_maxes_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                l2_maxes_load_2_reg_15597 <= l2_maxes_q0;
                l2_maxes_load_3_reg_15603 <= l2_maxes_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                l2_maxes_load_4_reg_15651 <= l2_maxes_q0;
                l2_maxes_load_5_reg_15657 <= l2_maxes_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce))) then
                l2_maxes_load_6_reg_15691 <= l2_maxes_q0;
                l2_maxes_load_7_reg_15697 <= l2_maxes_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce))) then
                l2_maxes_load_8_reg_19066 <= l2_maxes_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln194_reg_15356 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce))) then
                l2_read_col_offset <= select_ln210_fu_8573_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln242_fu_5038_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then
                l2_read_row_offset <= select_ln242_1_fu_5043_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce))) then
                l2_read_row_offset_l_reg_17071 <= l2_read_row_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce))) then
                l2_stripes_0_0_load_1_reg_17286 <= l2_stripes_0_0_q1;
                l2_stripes_0_0_load_reg_17122 <= l2_stripes_0_0_q0;
                l2_stripes_0_1_load_1_reg_17292 <= l2_stripes_0_1_q1;
                l2_stripes_0_1_load_reg_17128 <= l2_stripes_0_1_q0;
                l2_stripes_0_2_load_1_reg_17298 <= l2_stripes_0_2_q1;
                l2_stripes_0_2_load_reg_17134 <= l2_stripes_0_2_q0;
                l2_stripes_0_3_load_1_reg_17304 <= l2_stripes_0_3_q1;
                l2_stripes_0_3_load_reg_17140 <= l2_stripes_0_3_q0;
                l2_stripes_0_4_load_1_reg_17310 <= l2_stripes_0_4_q1;
                l2_stripes_0_4_load_reg_17146 <= l2_stripes_0_4_q0;
                l2_stripes_0_5_load_1_reg_17316 <= l2_stripes_0_5_q1;
                l2_stripes_0_5_load_reg_17152 <= l2_stripes_0_5_q0;
                l2_stripes_1_0_load_1_reg_17370 <= l2_stripes_1_0_q1;
                l2_stripes_1_0_load_reg_17203 <= l2_stripes_1_0_q0;
                l2_stripes_1_1_load_1_reg_17377 <= l2_stripes_1_1_q1;
                l2_stripes_1_1_load_reg_17209 <= l2_stripes_1_1_q0;
                l2_stripes_1_2_load_1_reg_17384 <= l2_stripes_1_2_q1;
                l2_stripes_1_2_load_reg_17215 <= l2_stripes_1_2_q0;
                l2_stripes_1_3_load_1_reg_17391 <= l2_stripes_1_3_q1;
                l2_stripes_1_3_load_reg_17221 <= l2_stripes_1_3_q0;
                l2_stripes_1_4_load_1_reg_17398 <= l2_stripes_1_4_q1;
                l2_stripes_1_4_load_reg_17227 <= l2_stripes_1_4_q0;
                l2_stripes_1_5_load_1_reg_17405 <= l2_stripes_1_5_q1;
                l2_stripes_1_5_load_reg_17233 <= l2_stripes_1_5_q0;
                l2_stripes_2_0_load_1_reg_17250 <= l2_stripes_2_0_q1;
                l2_stripes_2_0_load_reg_17086 <= l2_stripes_2_0_q0;
                l2_stripes_2_1_load_1_reg_17256 <= l2_stripes_2_1_q1;
                l2_stripes_2_1_load_reg_17092 <= l2_stripes_2_1_q0;
                l2_stripes_2_2_load_1_reg_17262 <= l2_stripes_2_2_q1;
                l2_stripes_2_2_load_reg_17098 <= l2_stripes_2_2_q0;
                l2_stripes_2_3_load_1_reg_17268 <= l2_stripes_2_3_q1;
                l2_stripes_2_3_load_reg_17104 <= l2_stripes_2_3_q0;
                l2_stripes_2_4_load_1_reg_17274 <= l2_stripes_2_4_q1;
                l2_stripes_2_4_load_reg_17110 <= l2_stripes_2_4_q0;
                l2_stripes_2_5_load_1_reg_17280 <= l2_stripes_2_5_q1;
                l2_stripes_2_5_load_reg_17116 <= l2_stripes_2_5_q0;
                l2_stripes_3_0_load_1_reg_17328 <= l2_stripes_3_0_q1;
                l2_stripes_3_0_load_reg_17167 <= l2_stripes_3_0_q0;
                l2_stripes_3_1_load_1_reg_17335 <= l2_stripes_3_1_q1;
                l2_stripes_3_1_load_reg_17173 <= l2_stripes_3_1_q0;
                l2_stripes_3_2_load_1_reg_17342 <= l2_stripes_3_2_q1;
                l2_stripes_3_2_load_reg_17179 <= l2_stripes_3_2_q0;
                l2_stripes_3_3_load_1_reg_17349 <= l2_stripes_3_3_q1;
                l2_stripes_3_3_load_reg_17185 <= l2_stripes_3_3_q0;
                l2_stripes_3_4_load_1_reg_17356 <= l2_stripes_3_4_q1;
                l2_stripes_3_4_load_reg_17191 <= l2_stripes_3_4_q0;
                l2_stripes_3_5_load_1_reg_17363 <= l2_stripes_3_5_q1;
                l2_stripes_3_5_load_reg_17197 <= l2_stripes_3_5_q0;
                select_ln154_1_reg_17239 <= grp_fu_4492_p3;
                select_ln154_reg_17158 <= grp_fu_4451_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_ce))) then
                l2_stripes_0_0_load_2_reg_17725 <= l2_stripes_0_0_q0;
                l2_stripes_0_1_load_2_reg_17731 <= l2_stripes_0_1_q0;
                l2_stripes_0_2_load_2_reg_17737 <= l2_stripes_0_2_q0;
                l2_stripes_0_3_load_2_reg_17743 <= l2_stripes_0_3_q0;
                l2_stripes_0_4_load_2_reg_17749 <= l2_stripes_0_4_q0;
                l2_stripes_0_5_load_2_reg_17755 <= l2_stripes_0_5_q0;
                l2_stripes_1_0_load_2_reg_17805 <= l2_stripes_1_0_q0;
                l2_stripes_1_1_load_2_reg_17811 <= l2_stripes_1_1_q0;
                l2_stripes_1_2_load_2_reg_17817 <= l2_stripes_1_2_q0;
                l2_stripes_1_3_load_2_reg_17823 <= l2_stripes_1_3_q0;
                l2_stripes_1_4_load_2_reg_17829 <= l2_stripes_1_4_q0;
                l2_stripes_1_5_load_2_reg_17835 <= l2_stripes_1_5_q0;
                l2_stripes_2_0_load_2_reg_17689 <= l2_stripes_2_0_q0;
                l2_stripes_2_1_load_2_reg_17695 <= l2_stripes_2_1_q0;
                l2_stripes_2_2_load_2_reg_17701 <= l2_stripes_2_2_q0;
                l2_stripes_2_3_load_2_reg_17707 <= l2_stripes_2_3_q0;
                l2_stripes_2_4_load_2_reg_17713 <= l2_stripes_2_4_q0;
                l2_stripes_2_5_load_2_reg_17719 <= l2_stripes_2_5_q0;
                l2_stripes_3_0_load_2_reg_17769 <= l2_stripes_3_0_q0;
                l2_stripes_3_1_load_2_reg_17775 <= l2_stripes_3_1_q0;
                l2_stripes_3_2_load_2_reg_17781 <= l2_stripes_3_2_q0;
                l2_stripes_3_3_load_2_reg_17787 <= l2_stripes_3_3_q0;
                l2_stripes_3_4_load_2_reg_17793 <= l2_stripes_3_4_q0;
                l2_stripes_3_5_load_2_reg_17799 <= l2_stripes_3_5_q0;
                select_ln154_4_reg_17761 <= grp_fu_4451_p3;
                select_ln154_5_reg_17841 <= grp_fu_4492_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then
                l2_write_col_offset <= select_ln129_fu_8322_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln233_1_fu_8843_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce))) then
                l2_write_row_offset <= select_ln233_2_fu_8848_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln220_reg_19016 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then
                l3_weights_row_idx <= xor_ln191_1_fu_4918_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce))) then
                l3_weights_row_idx_l_reg_19050 <= l3_weights_row_idx;
                select_ln191_1_reg_19091 <= select_ln191_1_fu_13272_p3;
                select_ln191_2_reg_19096 <= select_ln191_2_fu_13288_p3;
                select_ln191_3_reg_19101 <= select_ln191_3_fu_13304_p3;
                select_ln191_4_reg_19106 <= select_ln191_4_fu_13320_p3;
                select_ln191_reg_19086 <= select_ln191_fu_13256_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_0) and (l3_weights_row_idx_l_load_fu_13244_p1 = ap_const_lv1_0) and (icmp_ln220_reg_19016 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce))) then
                l3_weights_rows_0_0 <= trunc_ln681_1_reg_19039;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln220_reg_19016 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (l3_weights_row_idx_l_load_fu_13244_p1 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce))) then
                l3_weights_rows_0_1 <= trunc_ln681_1_reg_19039;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_0) and (l3_weights_row_idx_l_reg_19050 = ap_const_lv1_0) and (icmp_ln220_reg_19016 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce))) then
                l3_weights_rows_10_0 <= p_Result_2_s_reg_19161;
                l3_weights_rows_11_0 <= p_Result_2_10_reg_19167;
                l3_weights_rows_12_0 <= p_Result_2_11_reg_19173;
                l3_weights_rows_13_0 <= p_Result_2_12_reg_19179;
                l3_weights_rows_14_0 <= p_Result_2_13_reg_19185;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln220_reg_19016 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (l3_weights_row_idx_l_reg_19050 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce))) then
                l3_weights_rows_10_1 <= p_Result_2_s_reg_19161;
                l3_weights_rows_11_1 <= p_Result_2_10_reg_19167;
                l3_weights_rows_12_1 <= p_Result_2_11_reg_19173;
                l3_weights_rows_13_1 <= p_Result_2_12_reg_19179;
                l3_weights_rows_14_1 <= p_Result_2_13_reg_19185;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_0) and (l3_weights_row_idx_l_reg_19050 = ap_const_lv1_0) and (icmp_ln220_reg_19016 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce))) then
                l3_weights_rows_15_0 <= p_Result_2_14_reg_19191;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln220_reg_19016 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (l3_weights_row_idx_l_reg_19050 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce))) then
                l3_weights_rows_15_1 <= p_Result_2_14_reg_19191;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_0) and (l3_weights_row_idx_l_reg_19050 = ap_const_lv1_0) and (icmp_ln220_reg_19016 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce))) then
                l3_weights_rows_1_0 <= tmp_data_V_3_reg_19020(15 downto 8);
                l3_weights_rows_2_0 <= tmp_data_V_3_reg_19020(23 downto 16);
                l3_weights_rows_3_0 <= tmp_data_V_3_reg_19020(31 downto 24);
                l3_weights_rows_4_0 <= tmp_data_V_3_reg_19020(39 downto 32);
                l3_weights_rows_5_0 <= tmp_data_V_3_reg_19020(47 downto 40);
                l3_weights_rows_6_0 <= tmp_data_V_3_reg_19020(55 downto 48);
                l3_weights_rows_7_0 <= tmp_data_V_3_reg_19020(63 downto 56);
                l3_weights_rows_8_0 <= tmp_data_V_3_reg_19020(71 downto 64);
                l3_weights_rows_9_0 <= tmp_data_V_3_reg_19020(79 downto 72);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln220_reg_19016 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (l3_weights_row_idx_l_reg_19050 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce))) then
                l3_weights_rows_1_1 <= tmp_data_V_3_reg_19020(15 downto 8);
                l3_weights_rows_2_1 <= tmp_data_V_3_reg_19020(23 downto 16);
                l3_weights_rows_3_1 <= tmp_data_V_3_reg_19020(31 downto 24);
                l3_weights_rows_4_1 <= tmp_data_V_3_reg_19020(39 downto 32);
                l3_weights_rows_5_1 <= tmp_data_V_3_reg_19020(47 downto 40);
                l3_weights_rows_6_1 <= tmp_data_V_3_reg_19020(55 downto 48);
                l3_weights_rows_7_1 <= tmp_data_V_3_reg_19020(63 downto 56);
                l3_weights_rows_8_1 <= tmp_data_V_3_reg_19020(71 downto 64);
                l3_weights_rows_9_1 <= tmp_data_V_3_reg_19020(79 downto 72);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln152_1_reg_15148 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_logic_1 = ap_ce))) then
                mul_ln172_106_reg_18205 <= mul_ln172_106_fu_9866_p2;
                mul_ln172_63_reg_18133 <= mul_ln172_63_fu_9654_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_ce))) then
                mul_ln172_10_reg_17621 <= mul_ln172_10_fu_14529_p2;
                mul_ln172_11_reg_17626 <= mul_ln172_11_fu_14535_p2;
                mul_ln172_12_reg_17631 <= mul_ln172_12_fu_14541_p2;
                mul_ln172_15_reg_17658 <= mul_ln172_15_fu_14547_p2;
                mul_ln172_16_reg_17663 <= mul_ln172_16_fu_14553_p2;
                mul_ln172_17_reg_17668 <= mul_ln172_17_fu_14559_p2;
                mul_ln172_18_reg_17673 <= mul_ln172_18_fu_14565_p2;
                mul_ln172_1_reg_17581 <= mul_ln172_1_fu_14493_p2;
                mul_ln172_3_reg_17586 <= mul_ln172_3_fu_14499_p2;
                mul_ln172_4_reg_17591 <= mul_ln172_4_fu_14505_p2;
                mul_ln172_5_reg_17596 <= mul_ln172_5_fu_14511_p2;
                mul_ln172_7_reg_17606 <= mul_ln172_7_fu_14517_p2;
                mul_ln172_8_reg_17616 <= mul_ln172_8_fu_14523_p2;
                mul_ln172_reg_17576 <= mul_ln172_fu_14487_p2;
                select_ln154_3_reg_17678 <= select_ln154_3_fu_9026_p3;
                select_ln154_7_reg_17850 <= select_ln154_7_fu_9055_p3;
                    zext_ln172_13_reg_17611(7 downto 0) <= zext_ln172_13_fu_8934_p1(7 downto 0);
                    zext_ln172_16_reg_17641(7 downto 0) <= zext_ln172_16_fu_8964_p1(7 downto 0);
                    zext_ln172_1_reg_17571(7 downto 0) <= zext_ln172_1_fu_8874_p1(7 downto 0);
                    zext_ln172_42_reg_17862(7 downto 0) <= zext_ln172_42_fu_9062_p1(7 downto 0);
                    zext_ln172_47_reg_17872(7 downto 0) <= zext_ln172_47_fu_9072_p1(7 downto 0);
                    zext_ln172_48_reg_17648(7 downto 0) <= zext_ln172_48_fu_8967_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_ce))) then
                mul_ln172_120_reg_18014 <= mul_ln172_120_fu_9333_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_ce))) then
                mul_ln172_13_reg_17636 <= mul_ln172_13_fu_8958_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln152_1_reg_15148 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_ce))) then
                mul_ln172_14_reg_17653 <= mul_ln172_14_fu_8970_p2;
                mul_ln172_53_reg_17867 <= mul_ln172_53_fu_9066_p2;
                mul_ln172_57_reg_17877 <= mul_ln172_57_fu_9076_p2;
                mul_ln172_6_reg_17601 <= mul_ln172_6_fu_8908_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_ce))) then
                mul_ln172_19_reg_17882 <= mul_ln172_19_fu_14571_p2;
                mul_ln172_21_reg_17887 <= mul_ln172_21_fu_14576_p2;
                mul_ln172_22_reg_17897 <= mul_ln172_22_fu_14581_p2;
                mul_ln172_23_reg_17902 <= mul_ln172_23_fu_14587_p2;
                mul_ln172_26_reg_17912 <= mul_ln172_26_fu_14593_p2;
                mul_ln172_28_reg_17922 <= mul_ln172_28_fu_14599_p2;
                mul_ln172_30_reg_17932 <= mul_ln172_30_fu_14605_p2;
                mul_ln172_31_reg_17937 <= mul_ln172_31_fu_14611_p2;
                mul_ln172_33_reg_17947 <= mul_ln172_33_fu_14617_p2;
                mul_ln172_35_reg_17957 <= mul_ln172_35_fu_14623_p2;
                mul_ln172_36_reg_17962 <= mul_ln172_36_fu_14629_p2;
                mul_ln172_37_reg_17978 <= mul_ln172_37_fu_14635_p2;
                mul_ln172_38_reg_17983 <= mul_ln172_38_fu_14641_p2;
                mul_ln172_39_reg_17988 <= mul_ln172_39_fu_14647_p2;
                select_ln154_17_reg_17999 <= select_ln154_17_fu_9322_p3;
                select_ln154_6_reg_17993 <= select_ln154_6_fu_9293_p3;
                select_ln172_35_reg_17942 <= select_ln172_35_fu_9189_p3;
                select_ln172_37_reg_17952 <= select_ln172_37_fu_9223_p3;
                    zext_ln172_115_reg_17973(7 downto 0) <= zext_ln172_115_fu_9254_p1(7 downto 0);
                    zext_ln172_168_reg_18009(7 downto 0) <= zext_ln172_168_fu_9329_p1(7 downto 0);
                    zext_ln172_19_reg_17892(7 downto 0) <= zext_ln172_19_fu_9103_p1(7 downto 0);
                    zext_ln172_29_reg_17927(7 downto 0) <= zext_ln172_29_fu_9145_p1(7 downto 0);
                    zext_ln172_33_reg_17967(7 downto 0) <= zext_ln172_33_fu_9251_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln152_1_reg_15148 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_ce))) then
                mul_ln172_25_reg_17907 <= mul_ln172_25_fu_9116_p2;
                mul_ln172_27_reg_17917 <= mul_ln172_27_fu_9132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_logic_1 = ap_ce))) then
                mul_ln172_62_reg_18128 <= mul_ln172_62_fu_9648_p2;
                mul_ln172_96_reg_18183 <= mul_ln172_96_fu_9827_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce))) then
                mul_ln191_10_reg_19247 <= mul_ln191_10_fu_13864_p2;
                mul_ln191_11_reg_19252 <= mul_ln191_11_fu_13872_p2;
                mul_ln191_12_reg_19257 <= mul_ln191_12_fu_13880_p2;
                mul_ln191_13_reg_19262 <= mul_ln191_13_fu_13888_p2;
                mul_ln191_14_reg_19267 <= mul_ln191_14_fu_13896_p2;
                select_ln191_15_reg_19272 <= select_ln191_15_fu_13909_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce))) then
                mul_ln191_15_reg_19277 <= mul_ln191_15_fu_13929_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce))) then
                mul_ln191_1_reg_19116 <= mul_ln191_1_fu_13349_p2;
                mul_ln191_2_reg_19121 <= mul_ln191_2_fu_13357_p2;
                mul_ln191_3_reg_19126 <= mul_ln191_3_fu_13365_p2;
                mul_ln191_4_reg_19131 <= mul_ln191_4_fu_13373_p2;
                mul_ln191_reg_19111 <= mul_ln191_fu_13341_p2;
                select_ln191_5_reg_19136 <= select_ln191_5_fu_13386_p3;
                select_ln191_6_reg_19141 <= select_ln191_6_fu_13401_p3;
                select_ln191_7_reg_19146 <= select_ln191_7_fu_13416_p3;
                select_ln191_8_reg_19151 <= select_ln191_8_fu_13431_p3;
                select_ln191_9_reg_19156 <= select_ln191_9_fu_13446_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce))) then
                mul_ln191_5_reg_19197 <= mul_ln191_5_fu_13699_p2;
                mul_ln191_6_reg_19202 <= mul_ln191_6_fu_13707_p2;
                mul_ln191_7_reg_19207 <= mul_ln191_7_fu_13715_p2;
                mul_ln191_8_reg_19212 <= mul_ln191_8_fu_13723_p2;
                mul_ln191_9_reg_19217 <= mul_ln191_9_fu_13731_p2;
                select_ln191_10_reg_19222 <= select_ln191_10_fu_13744_p3;
                select_ln191_11_reg_19227 <= select_ln191_11_fu_13759_p3;
                select_ln191_12_reg_19232 <= select_ln191_12_fu_13774_p3;
                select_ln191_13_reg_19237 <= select_ln191_13_fu_13789_p3;
                select_ln191_14_reg_19242 <= select_ln191_14_fu_13804_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_ce))) then
                mul_ln97_3_reg_16090 <= mul_ln97_3_fu_5934_p2;
                mul_ln97_reg_16078 <= mul_ln97_fu_5918_p2;
                    shl_ln97_54_reg_16241(12 downto 5) <= shl_ln97_54_fu_6418_p3(12 downto 5);
                tmp_13_reg_16155 <= tmp_13_fu_6075_p8;
                tmp_14_reg_16162 <= tmp_14_fu_6120_p8;
                tmp_15_reg_16174 <= tmp_15_fu_6177_p8;
                tmp_17_reg_16182 <= tmp_17_fu_6194_p8;
                tmp_18_reg_16190 <= tmp_18_fu_6211_p8;
                tmp_20_reg_16202 <= tmp_20_fu_6261_p8;
                tmp_21_reg_16210 <= tmp_21_fu_6280_p8;
                tmp_23_reg_16225 <= tmp_23_fu_6390_p8;
                tmp_24_reg_16234 <= tmp_24_fu_6401_p8;
                tmp_25_reg_16246 <= tmp_25_fu_6430_p8;
                tmp_29_reg_16252 <= tmp_29_fu_6459_p8;
                tmp_3_reg_16101 <= tmp_3_fu_5955_p8;
                tmp_4_reg_16109 <= tmp_4_fu_5970_p8;
                tmp_8_reg_16120 <= tmp_8_fu_6037_p8;
                tmp_9_reg_16133 <= tmp_9_fu_6054_p8;
                    zext_ln97_104_reg_16215(7 downto 0) <= zext_ln97_104_fu_6291_p1(7 downto 0);
                    zext_ln97_106_reg_16220(8 downto 1) <= zext_ln97_106_fu_6325_p1(8 downto 1);
                    zext_ln97_12_reg_16095(7 downto 0) <= zext_ln97_12_fu_5951_p1(7 downto 0);
                    zext_ln97_2_reg_16073(7 downto 0) <= zext_ln97_2_fu_5891_p1(7 downto 0);
                    zext_ln97_48_reg_16150(7 downto 0) <= zext_ln97_48_fu_6071_p1(7 downto 0);
                    zext_ln97_72_reg_16169(13 downto 6) <= zext_ln97_72_fu_6151_p1(13 downto 6);
                    zext_ln97_96_reg_16197(7 downto 0) <= zext_ln97_96_fu_6257_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln220_reg_19016 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce))) then
                p_Result_2_10_reg_19167 <= tmp_data_V_3_reg_19020(95 downto 88);
                p_Result_2_11_reg_19173 <= tmp_data_V_3_reg_19020(103 downto 96);
                p_Result_2_12_reg_19179 <= tmp_data_V_3_reg_19020(111 downto 104);
                p_Result_2_13_reg_19185 <= tmp_data_V_3_reg_19020(119 downto 112);
                p_Result_2_14_reg_19191 <= tmp_data_V_3_reg_19020(127 downto 120);
                p_Result_2_s_reg_19161 <= tmp_data_V_3_reg_19020(87 downto 80);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln72_reg_15121 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((icmp_ln72_reg_15121 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)))) then
                reg_4499 <= l1_stripes_0_0_q0;
                reg_4503 <= l1_stripes_0_1_q0;
                reg_4507 <= l1_stripes_0_2_q0;
                reg_4511 <= l1_stripes_0_3_q0;
                reg_4515 <= l1_stripes_0_4_q0;
                reg_4519 <= l1_stripes_0_5_q0;
                reg_4523 <= l1_stripes_1_0_q0;
                reg_4527 <= l1_stripes_1_1_q0;
                reg_4531 <= l1_stripes_1_2_q0;
                reg_4535 <= l1_stripes_1_3_q0;
                reg_4539 <= l1_stripes_1_4_q0;
                reg_4543 <= l1_stripes_1_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce))) then
                select_ln154_2_reg_17322 <= select_ln154_2_fu_8673_p3;
                select_ln162_1_reg_17532 <= select_ln162_1_fu_8750_p3;
                select_ln162_2_reg_17548 <= select_ln162_2_fu_8797_p3;
                select_ln162_reg_17076 <= select_ln162_fu_8625_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_logic_1 = ap_ce))) then
                select_ln182_5_reg_18991 <= select_ln182_5_fu_13118_p3;
                select_ln182_6_reg_18996 <= select_ln182_6_fu_13128_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_logic_1 = ap_ce))) then
                select_ln182_7_reg_19006 <= select_ln182_7_fu_13160_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce))) then
                select_ln47_12_reg_15749 <= select_ln47_12_fu_5623_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_ce))) then
                select_ln86_1_reg_16040 <= select_ln86_1_fu_5815_p3;
                select_ln86_2_reg_16052 <= select_ln86_2_fu_5862_p3;
                select_ln86_reg_15767 <= select_ln86_fu_5707_p3;
                tmp_22_reg_16064 <= tmp_22_fu_5870_p8;
                tmp_5_reg_15941 <= tmp_5_fu_5733_p8;
                tmp_reg_15777 <= tmp_fu_5715_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln194_reg_15356 = ap_const_lv1_0) and (icmp_ln220_reg_19016 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001))) then
                tmp_data_V_3_reg_19020 <= weights_V_data_V_dout;
                trunc_ln681_1_reg_19039 <= trunc_ln681_1_fu_13229_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_logic_1 = ap_ce))) then
                xor_ln191_reg_19011 <= xor_ln191_fu_13166_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce))) then
                    zext_ln161_reg_16821(15 downto 0) <= zext_ln161_fu_8495_p1(15 downto 0);
            end if;
        end if;
    end process;
    tmp_76_reg_15335(2 downto 0) <= "000";
    l2_maxes_addr_reg_15345(2 downto 0) <= "000";
    l2_maxes_addr_1_reg_15351(2 downto 0) <= "001";
    l2_maxes_addr_2_reg_15408(2 downto 0) <= "010";
    l2_maxes_addr_3_reg_15413(2 downto 0) <= "011";
    l2_maxes_addr_4_reg_15586(2 downto 0) <= "100";
    l2_maxes_addr_5_reg_15591(2 downto 0) <= "101";
    l2_maxes_addr_6_reg_15639(2 downto 0) <= "110";
    l2_maxes_addr_7_reg_15645(2 downto 0) <= "111";
    zext_ln97_2_reg_16073(14 downto 8) <= "0000000";
    zext_ln97_12_reg_16095(15 downto 8) <= "00000000";
    zext_ln97_48_reg_16150(14 downto 8) <= "0000000";
    zext_ln97_72_reg_16169(5 downto 0) <= "000000";
    zext_ln97_72_reg_16169(14) <= '0';
    zext_ln97_96_reg_16197(15 downto 8) <= "00000000";
    zext_ln97_104_reg_16215(14 downto 8) <= "0000000";
    zext_ln97_106_reg_16220(0) <= '0';
    zext_ln97_106_reg_16220(13 downto 9) <= "00000";
    shl_ln97_54_reg_16241(4 downto 0) <= "00000";
    zext_ln97_11_reg_16320(5 downto 0) <= "000000";
    zext_ln97_11_reg_16320(14) <= '0';
    zext_ln97_20_reg_16325(2 downto 0) <= "000";
    zext_ln97_20_reg_16325(14 downto 11) <= "0000";
    zext_ln97_38_reg_16344(14 downto 8) <= "0000000";
    zext_ln97_46_reg_16349(5 downto 0) <= "000000";
    zext_ln97_46_reg_16349(14) <= '0';
    zext_ln97_59_reg_16366(13 downto 8) <= "000000";
    zext_ln97_76_reg_16371(15 downto 8) <= "00000000";
    sub_ln97_25_reg_16386(2 downto 0) <= "000";
    zext_ln97_125_reg_16396(14 downto 8) <= "0000000";
    add_ln109_92_reg_16471(1 downto 0) <= "00";
    sub_ln97_2_reg_16476(3 downto 0) <= "0000";
    zext_ln161_reg_16821(16) <= '0';
    zext_ln172_1_reg_17571(15 downto 8) <= "00000000";
    zext_ln172_13_reg_17611(15 downto 8) <= "00000000";
    zext_ln172_16_reg_17641(15 downto 8) <= "00000000";
    zext_ln172_48_reg_17648(14 downto 8) <= "0000000";
    zext_ln172_42_reg_17862(13 downto 8) <= "000000";
    zext_ln172_47_reg_17872(14 downto 8) <= "0000000";
    zext_ln172_19_reg_17892(15 downto 8) <= "00000000";
    zext_ln172_29_reg_17927(15 downto 8) <= "00000000";
    zext_ln172_33_reg_17967(14 downto 8) <= "0000000";
    zext_ln172_115_reg_17973(13 downto 8) <= "000000";
    zext_ln172_168_reg_18009(13 downto 8) <= "000000";
    shl_ln172_1_reg_18019(1 downto 0) <= "00";
    shl_ln172_8_reg_18024(0) <= '0';
    zext_ln172_40_reg_18049(15 downto 8) <= "00000000";
    zext_ln172_53_reg_18116(14 downto 8) <= "0000000";
    zext_ln172_59_reg_18123(15 downto 8) <= "00000000";
    zext_ln172_80_reg_18156(14 downto 8) <= "0000000";
    zext_ln172_122_reg_18177(14 downto 8) <= "0000000";
    zext_ln172_125_reg_18198(15 downto 8) <= "00000000";
    zext_ln172_69_reg_18280(14 downto 8) <= "0000000";
    zext_ln172_70_reg_18295(15 downto 8) <= "00000000";
    zext_ln172_156_reg_18381(14 downto 8) <= "0000000";
    zext_ln172_134_reg_18441(15 downto 8) <= "00000000";
    zext_ln172_165_reg_18447(14 downto 8) <= "0000000";
    select_ln172_69_reg_18522(0) <= '0';
    zext_ln172_102_reg_18537(15 downto 8) <= "00000000";
    zext_ln172_159_reg_18544(14 downto 8) <= "0000000";
    sub_ln172_4_reg_18665(1 downto 0) <= "00";
    select_ln172_11_reg_18670(2) <= '1';
    select_ln172_11_reg_18670(4 downto 4) <= "0";
    select_ln172_11_reg_18670(15 downto 7) <= "111111111";
    select_ln172_22_reg_18675(6 downto 3) <= "1001";
    select_ln172_26_reg_18680(2 downto 1) <= "01";
    select_ln172_26_reg_18680(6 downto 5) <= "01";
    select_ln172_32_reg_18685(0) <= '0';
    select_ln172_32_reg_18685(3 downto 2) <= "00";
    select_ln172_32_reg_18685(6 downto 5) <= "01";
    sub_ln172_9_reg_18690(1 downto 0) <= "00";
    select_ln172_53_reg_18695(6 downto 0) <= "0010111";
    zext_ln172_45_reg_18700(3 downto 0) <= "0000";
    zext_ln172_45_reg_18700(12) <= '0';
    select_ln172_93_reg_18705(0) <= '0';
    select_ln172_93_reg_18705(14 downto 7) <= "00000000";
    select_ln172_122_reg_18780(2 downto 0) <= "000";
    select_ln172_124_reg_18790(0) <= '0';
    select_ln172_125_reg_18795(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage11_subdone, ap_block_pp0_stage29_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_reset_idle_pp0, ap_reset_start_pp0, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone, ap_block_pp0_stage19_subdone, ap_block_pp0_stage20_subdone, ap_block_pp0_stage21_subdone, ap_block_pp0_stage22_subdone, ap_block_pp0_stage23_subdone, ap_block_pp0_stage24_subdone, ap_block_pp0_stage25_subdone, ap_block_pp0_stage26_subdone, ap_block_pp0_stage27_subdone, ap_block_pp0_stage28_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage11_subdone) and (ap_reset_start_pp0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage11_subdone) and (ap_reset_start_pp0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when ap_ST_fsm_pp0_stage20 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage20_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                end if;
            when ap_ST_fsm_pp0_stage21 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage21_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                end if;
            when ap_ST_fsm_pp0_stage22 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage22_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                end if;
            when ap_ST_fsm_pp0_stage23 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage23_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                end if;
            when ap_ST_fsm_pp0_stage24 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage24_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                end if;
            when ap_ST_fsm_pp0_stage25 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage25_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                end if;
            when ap_ST_fsm_pp0_stage26 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage26_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                end if;
            when ap_ST_fsm_pp0_stage27 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage27_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                end if;
            when ap_ST_fsm_pp0_stage28 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage28_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                end if;
            when ap_ST_fsm_pp0_stage29 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage29_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln109_100_fu_7854_p2 <= std_logic_vector(unsigned(add_ln109_98_fu_7846_p2) + unsigned(sext_ln109_62_fu_7851_p1));
    add_ln109_102_fu_7863_p2 <= std_logic_vector(unsigned(zext_ln97_76_reg_16371) + unsigned(sext_ln97_40_fu_7499_p1));
    add_ln109_103_fu_7868_p2 <= std_logic_vector(signed(sext_ln109_64_fu_7860_p1) + signed(add_ln109_102_fu_7863_p2));
    add_ln109_104_fu_8054_p2 <= std_logic_vector(signed(sext_ln109_63_fu_8048_p1) + signed(sext_ln109_65_fu_8051_p1));
    add_ln109_105_fu_8060_p2 <= std_logic_vector(signed(sext_ln109_61_fu_8045_p1) + signed(add_ln109_104_fu_8054_p2));
    add_ln109_12_fu_7554_p2 <= std_logic_vector(unsigned(sub_ln97_14_fu_7286_p2) + unsigned(sub_ln97_6_fu_7154_p2));
    add_ln109_13_fu_7564_p2 <= std_logic_vector(signed(sext_ln109_3_fu_7551_p1) + signed(sext_ln109_4_fu_7560_p1));
    add_ln109_14_fu_7902_p2 <= std_logic_vector(unsigned(zext_ln109_2_fu_7896_p1) + unsigned(sext_ln109_5_fu_7899_p1));
    add_ln109_15_fu_7912_p2 <= std_logic_vector(signed(sext_ln109_2_fu_7892_p1) + signed(sext_ln109_6_fu_7908_p1));
    add_ln109_17_fu_7573_p2 <= std_logic_vector(signed(sext_ln97_15_fu_7211_p1) + signed(zext_ln109_3_fu_7570_p1));
    add_ln109_19_fu_7586_p2 <= std_logic_vector(unsigned(zext_ln97_70_fu_7311_p1) + unsigned(zext_ln97_122_fu_7519_p1));
    add_ln109_1_fu_7545_p2 <= std_logic_vector(signed(sext_ln97_2_fu_7064_p1) + signed(sext_ln109_fu_7542_p1));
    add_ln109_20_fu_7596_p2 <= std_logic_vector(unsigned(zext_ln109_4_fu_7583_p1) + unsigned(zext_ln109_5_fu_7592_p1));
    add_ln109_21_fu_7606_p2 <= std_logic_vector(signed(sext_ln109_8_fu_7579_p1) + signed(zext_ln109_6_fu_7602_p1));
    add_ln109_23_fu_6986_p2 <= std_logic_vector(signed(sext_ln97_18_fu_6695_p1) + signed(zext_ln109_7_fu_6983_p1));
    add_ln109_25_fu_7622_p2 <= std_logic_vector(unsigned(zext_ln97_124_fu_7533_p1) + unsigned(sext_ln97_39_fu_7468_p1));
    add_ln109_26_fu_7628_p2 <= std_logic_vector(signed(sext_ln109_11_fu_7619_p1) + signed(add_ln109_25_fu_7622_p2));
    add_ln109_27_fu_7638_p2 <= std_logic_vector(signed(sext_ln109_10_fu_7616_p1) + signed(sext_ln109_12_fu_7634_p1));
    add_ln109_28_fu_7648_p2 <= std_logic_vector(signed(sext_ln109_9_fu_7612_p1) + signed(sext_ln109_13_fu_7644_p1));
    add_ln109_32_fu_7001_p2 <= std_logic_vector(signed(sext_ln97_21_fu_6785_p1) + signed(sext_ln109_17_fu_6998_p1));
    add_ln109_33_fu_7924_p2 <= std_logic_vector(signed(sext_ln109_16_fu_7918_p1) + signed(sext_ln109_18_fu_7921_p1));
    add_ln109_36_fu_7660_p2 <= std_logic_vector(unsigned(zext_ln97_16_fu_7083_p1) + unsigned(zext_ln97_17_fu_7094_p1));
    add_ln109_38_fu_7673_p2 <= std_logic_vector(unsigned(zext_ln109_8_fu_7666_p1) + unsigned(sext_ln109_21_fu_7670_p1));
    add_ln109_39_fu_7683_p2 <= std_logic_vector(signed(sext_ln109_20_fu_7657_p1) + signed(sext_ln109_22_fu_7679_p1));
    add_ln109_40_fu_7933_p2 <= std_logic_vector(unsigned(add_ln109_33_fu_7924_p2) + unsigned(sext_ln109_23_fu_7930_p1));
    add_ln109_45_fu_7695_p2 <= std_logic_vector(signed(sext_ln109_26_fu_7692_p1) + signed(add_ln109_44_reg_16446));
    add_ln109_46_fu_7700_p2 <= std_logic_vector(signed(sext_ln109_25_fu_7689_p1) + signed(add_ln109_45_fu_7695_p2));
    add_ln109_48_fu_7010_p2 <= std_logic_vector(signed(sext_ln97_19_fu_6729_p1) + signed(sext_ln109_28_fu_7007_p1));
    add_ln109_4_fu_8086_p2 <= std_logic_vector(signed(sext_ln109_7_fu_8080_p1) + signed(sext_ln109_14_fu_8083_p1));
    add_ln109_52_fu_7023_p2 <= std_logic_vector(signed(sext_ln109_29_fu_7016_p1) + signed(grp_fu_14336_p4));
    add_ln109_53_fu_7949_p2 <= std_logic_vector(signed(sext_ln109_27_fu_7943_p1) + signed(sext_ln109_31_fu_7946_p1));
    add_ln109_55_fu_7706_p2 <= std_logic_vector(unsigned(zext_ln97_20_reg_16325) + unsigned(add_ln109_54_reg_16456));
    add_ln109_57_fu_7717_p2 <= std_logic_vector(signed(sext_ln97_17_fu_7254_p1) + signed(sext_ln109_34_fu_7714_p1));
    add_ln109_58_fu_7723_p2 <= std_logic_vector(signed(sext_ln109_33_fu_7710_p1) + signed(add_ln109_57_fu_7717_p2));
    add_ln109_5_fu_7955_p2 <= std_logic_vector(signed(sext_ln109_24_fu_7939_p1) + signed(add_ln109_53_fu_7949_p2));
    add_ln109_60_fu_7729_p2 <= std_logic_vector(signed(sext_ln97_41_fu_7529_p1) + signed(add_ln109_59_reg_16295));
    add_ln109_63_fu_7740_p2 <= std_logic_vector(signed(sext_ln109_36_fu_7734_p1) + signed(zext_ln109_11_fu_7737_p1));
    add_ln109_64_fu_7746_p2 <= std_logic_vector(unsigned(add_ln109_60_fu_7729_p2) + unsigned(add_ln109_63_fu_7740_p2));
    add_ln109_65_fu_7967_p2 <= std_logic_vector(signed(sext_ln109_35_fu_7961_p1) + signed(sext_ln109_37_fu_7964_p1));
    add_ln109_66_fu_7028_p2 <= std_logic_vector(unsigned(sub_ln97_39_fu_6837_p2) + unsigned(zext_ln97_46_fu_6624_p1));
    add_ln109_6_fu_8105_p2 <= std_logic_vector(signed(sext_ln109_38_fu_8099_p1) + signed(sext_ln109_48_fu_8102_p1));
    add_ln109_70_fu_7764_p2 <= std_logic_vector(signed(sext_ln109_40_fu_7755_p1) + signed(sext_ln109_42_fu_7761_p1));
    add_ln109_73_fu_7770_p2 <= std_logic_vector(unsigned(sub_ln97_21_fu_7371_p2) + unsigned(sext_ln97_31_fu_7408_p1));
    add_ln109_75_fu_7779_p2 <= std_logic_vector(unsigned(add_ln109_73_fu_7770_p2) + unsigned(sext_ln109_46_fu_7776_p1));
    add_ln109_76_fu_7985_p2 <= std_logic_vector(signed(sext_ln109_45_fu_7979_p1) + signed(sext_ln109_47_fu_7982_p1));
    add_ln109_77_fu_7991_p2 <= std_logic_vector(signed(sext_ln109_43_fu_7973_p1) + signed(add_ln109_76_fu_7985_p2));
    add_ln109_79_fu_8000_p2 <= std_logic_vector(signed(sext_ln97_3_fu_7874_p1) + signed(zext_ln109_12_fu_7997_p1));
    add_ln109_7_fu_8070_p2 <= std_logic_vector(signed(sext_ln109_57_fu_8041_p1) + signed(sext_ln109_66_fu_8066_p1));
    add_ln109_82_fu_7788_p2 <= std_logic_vector(signed(sext_ln109_50_fu_7785_p1) + signed(grp_fu_14439_p3));
    add_ln109_83_fu_8009_p2 <= std_logic_vector(unsigned(add_ln109_79_fu_8000_p2) + unsigned(sext_ln109_51_fu_8006_p1));
    add_ln109_86_fu_7796_p2 <= std_logic_vector(signed(add_ln109_84_reg_16315) + signed(sext_ln109_53_fu_7793_p1));
    add_ln109_88_fu_7801_p2 <= std_logic_vector(unsigned(zext_ln97_47_fu_7222_p1) + unsigned(zext_ln97_46_reg_16349));
    add_ln109_89_fu_7810_p2 <= std_logic_vector(signed(grp_fu_14347_p3) + signed(zext_ln109_13_fu_7806_p1));
    add_ln109_8_fu_7886_p2 <= std_logic_vector(signed(sext_ln109_1_fu_7877_p1) + signed(zext_ln109_1_fu_7883_p1));
    add_ln109_90_fu_8025_p2 <= std_logic_vector(signed(sext_ln109_54_fu_8019_p1) + signed(sext_ln109_55_fu_8022_p1));
    add_ln109_91_fu_8035_p2 <= std_logic_vector(signed(sext_ln109_52_fu_8015_p1) + signed(sext_ln109_56_fu_8031_p1));
    add_ln109_92_fu_7034_p2 <= std_logic_vector(unsigned(zext_ln97_78_fu_6819_p1) + unsigned(sub_ln97_23_fu_6922_p2));
    add_ln109_93_fu_7818_p2 <= std_logic_vector(signed(sext_ln97_20_fu_7297_p1) + signed(sext_ln109_58_fu_7815_p1));
    add_ln109_96_fu_7834_p2 <= std_logic_vector(signed(sext_ln109_60_fu_7828_p1) + signed(zext_ln109_14_fu_7831_p1));
    add_ln109_97_fu_7840_p2 <= std_logic_vector(signed(sext_ln109_59_fu_7824_p1) + signed(add_ln109_96_fu_7834_p2));
    add_ln109_98_fu_7846_p2 <= std_logic_vector(signed(sext_ln97_24_fu_7332_p1) + signed(sub_ln97_4_reg_16115));
    add_ln128_fu_8290_p2 <= std_logic_vector(unsigned(l2_write_col_offset) + unsigned(ap_const_lv16_1));
    add_ln132_fu_8302_p2 <= std_logic_vector(unsigned(l2_write_row_offset) + unsigned(ap_const_lv8_1));
    add_ln139_fu_8432_p2 <= std_logic_vector(unsigned(l1_read_col_offset) + unsigned(ap_const_lv16_2));
    add_ln143_fu_8344_p2 <= std_logic_vector(unsigned(l1_read_row_offset_l_1_reg_15759) + unsigned(ap_const_lv8_2));
    add_ln161_1_fu_8720_p2 <= std_logic_vector(unsigned(select_ln161_fu_8713_p3) + unsigned(l2_read_row_offset));
    add_ln161_2_fu_8773_p2 <= std_logic_vector(unsigned(l2_read_row_offset) + unsigned(zext_ln161_3_fu_8765_p1));
    add_ln161_fu_8601_p2 <= std_logic_vector(unsigned(l2_read_row_offset) + unsigned(zext_ln161_1_fu_8591_p1));
    add_ln162_1_fu_8744_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln164_1_fu_8738_p2));
    add_ln162_2_fu_8791_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln164_2_fu_8785_p2));
    add_ln162_fu_8619_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln164_fu_8613_p2));
    add_ln164_1_fu_8738_p2 <= std_logic_vector(unsigned(add_ln164_3_fu_8732_p2) + unsigned(zext_ln161_2_fu_8598_p1));
    add_ln164_2_fu_8785_p2 <= std_logic_vector(unsigned(zext_ln161_4_fu_8769_p1) + unsigned(trunc_ln161_fu_8594_p1));
    add_ln164_3_fu_8732_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(trunc_ln161_fu_8594_p1));
    add_ln164_fu_8613_p2 <= std_logic_vector(unsigned(zext_ln161_2_fu_8598_p1) + unsigned(trunc_ln161_fu_8594_p1));
    add_ln172_100_fu_12986_p2 <= std_logic_vector(unsigned(l2_kernel_sums_5) + unsigned(sext_ln172_98_fu_12850_p1));
    add_ln172_101_fu_11128_p2 <= std_logic_vector(unsigned(zext_ln172_136_fu_10996_p1) + unsigned(sext_ln172_91_fu_10987_p1));
    add_ln172_102_fu_12995_p2 <= std_logic_vector(signed(sext_ln172_161_fu_12992_p1) + signed(add_ln172_100_fu_12986_p2));
    add_ln172_103_fu_12666_p2 <= std_logic_vector(signed(sext_ln172_80_fu_12405_p1) + signed(mul_ln172_87_reg_18720));
    add_ln172_105_fu_12678_p2 <= std_logic_vector(unsigned(zext_ln172_145_fu_12675_p1) + unsigned(sext_ln172_55_fu_12327_p1));
    add_ln172_106_fu_12688_p2 <= std_logic_vector(signed(sext_ln172_163_fu_12684_p1) + signed(sext_ln172_162_fu_12671_p1));
    add_ln172_107_fu_13004_p2 <= std_logic_vector(signed(sext_ln172_164_fu_13001_p1) + signed(add_ln172_102_fu_12995_p2));
    add_ln172_108_fu_10700_p2 <= std_logic_vector(unsigned(zext_ln172_86_fu_10334_p1) + unsigned(mul_ln172_4_reg_17591));
    add_ln172_109_fu_9928_p2 <= std_logic_vector(signed(sext_ln172_8_fu_9418_p1) + signed(sext_ln172_23_fu_9483_p1));
    add_ln172_10_fu_12856_p2 <= std_logic_vector(unsigned(l2_kernel_sums_0) + unsigned(sext_ln172_93_fu_12841_p1));
    add_ln172_110_fu_9934_p2 <= std_logic_vector(unsigned(add_ln172_109_fu_9928_p2) + unsigned(sext_ln172_15_fu_9451_p1));
    add_ln172_111_fu_13016_p2 <= std_logic_vector(signed(sext_ln172_166_fu_13013_p1) + signed(sext_ln172_165_fu_13010_p1));
    add_ln172_112_fu_10247_p2 <= std_logic_vector(unsigned(zext_ln172_23_fu_9985_p1) + unsigned(zext_ln172_135_fu_10051_p1));
    add_ln172_114_fu_12697_p2 <= std_logic_vector(signed(grp_fu_15083_p3) + signed(sext_ln172_41_fu_12253_p1));
    add_ln172_115_fu_12706_p2 <= std_logic_vector(signed(sext_ln172_167_fu_12702_p1) + signed(zext_ln172_146_fu_12694_p1));
    add_ln172_116_fu_13022_p2 <= std_logic_vector(unsigned(add_ln172_115_reg_18934) + unsigned(add_ln172_111_fu_13016_p2));
    add_ln172_117_fu_13031_p2 <= std_logic_vector(signed(sext_ln172_168_fu_13027_p1) + signed(add_ln172_107_fu_13004_p2));
    add_ln172_118_fu_13037_p2 <= std_logic_vector(unsigned(l2_kernel_sums_6) + unsigned(sext_ln172_99_fu_12853_p1));
    add_ln172_119_fu_12089_p2 <= std_logic_vector(signed(sext_ln172_105_fu_11925_p1) + signed(sext_ln172_92_fu_11770_p1));
    add_ln172_120_fu_13046_p2 <= std_logic_vector(signed(sext_ln172_171_fu_13043_p1) + signed(add_ln172_118_fu_13037_p2));
    add_ln172_121_fu_12095_p2 <= std_logic_vector(unsigned(select_ln172_110_fu_11672_p3) + unsigned(sext_ln172_77_fu_11540_p1));
    add_ln172_122_fu_10705_p2 <= std_logic_vector(signed(sext_ln172_49_fu_10315_p1) + signed(sext_ln172_73_fu_10526_p1));
    add_ln172_123_fu_12715_p2 <= std_logic_vector(unsigned(add_ln172_122_reg_18507) + unsigned(sext_ln172_57_fu_12377_p1));
    add_ln172_124_fu_12720_p2 <= std_logic_vector(unsigned(add_ln172_123_fu_12715_p2) + unsigned(sext_ln172_172_fu_12712_p1));
    add_ln172_125_fu_13055_p2 <= std_logic_vector(signed(sext_ln172_173_fu_13052_p1) + signed(add_ln172_120_fu_13046_p2));
    add_ln172_126_fu_10711_p2 <= std_logic_vector(signed(sext_ln172_65_fu_10337_p1) + signed(sext_ln172_3_fu_10268_p1));
    add_ln172_127_fu_9940_p2 <= std_logic_vector(signed(sext_ln172_9_fu_9421_p1) + signed(sext_ln172_24_fu_9486_p1));
    add_ln172_129_fu_12732_p2 <= std_logic_vector(signed(sext_ln172_175_fu_12729_p1) + signed(sext_ln172_174_fu_12726_p1));
    add_ln172_12_fu_12865_p2 <= std_logic_vector(signed(sext_ln172_107_fu_12862_p1) + signed(add_ln172_10_fu_12856_p2));
    add_ln172_130_fu_12101_p2 <= std_logic_vector(signed(sext_ln172_17_fu_11276_p1) + signed(sext_ln172_30_fu_11331_p1));
    add_ln172_132_fu_12107_p2 <= std_logic_vector(signed(add_ln172_131_reg_18650) + signed(zext_ln172_52_fu_11432_p1));
    add_ln172_133_fu_12116_p2 <= std_logic_vector(signed(sext_ln172_177_fu_12112_p1) + signed(add_ln172_130_fu_12101_p2));
    add_ln172_134_fu_12745_p2 <= std_logic_vector(signed(sext_ln172_178_fu_12742_p1) + signed(sext_ln172_176_fu_12738_p1));
    add_ln172_135_fu_13064_p2 <= std_logic_vector(signed(sext_ln172_179_fu_13061_p1) + signed(add_ln172_125_fu_13055_p2));
    add_ln172_136_fu_12751_p2 <= std_logic_vector(unsigned(l2_kernel_sums_7) + unsigned(sext_ln172_101_fu_12427_p1));
    add_ln172_137_fu_12125_p2 <= std_logic_vector(unsigned(zext_ln172_166_fu_11928_p1) + unsigned(zext_ln172_163_fu_11773_p1));
    add_ln172_138_fu_12760_p2 <= std_logic_vector(unsigned(zext_ln172_151_fu_12757_p1) + unsigned(add_ln172_136_fu_12751_p2));
    add_ln172_139_fu_12766_p2 <= std_logic_vector(signed(sext_ln172_83_fu_12408_p1) + signed(mul_ln172_88_reg_18725));
    add_ln172_13_fu_12437_p2 <= std_logic_vector(signed(sext_ln172_78_fu_12393_p1) + signed(zext_ln172_103_fu_12384_p1));
    add_ln172_140_fu_11193_p2 <= std_logic_vector(unsigned(select_ln172_71_fu_10864_p3) + unsigned(zext_ln172_158_fu_10899_p1));
    add_ln172_141_fu_12134_p2 <= std_logic_vector(signed(sext_ln172_181_fu_12131_p1) + signed(sext_ln172_58_fu_11458_p1));
    add_ln172_142_fu_12778_p2 <= std_logic_vector(signed(sext_ln172_182_fu_12775_p1) + signed(sext_ln172_180_fu_12771_p1));
    add_ln172_143_fu_12788_p2 <= std_logic_vector(signed(sext_ln172_183_fu_12784_p1) + signed(add_ln172_138_fu_12760_p2));
    add_ln172_144_fu_10717_p2 <= std_logic_vector(unsigned(zext_ln172_88_fu_10340_p1) + unsigned(select_ln172_7_fu_10284_p3));
    add_ln172_145_fu_12815_p2 <= std_logic_vector(signed(sext_ln172_188_fu_12811_p1) + signed(add_ln172_143_fu_12788_p2));
    add_ln172_146_fu_9946_p2 <= std_logic_vector(signed(sext_ln172_10_fu_9441_p1) + signed(sext_ln172_25_fu_9489_p1));
    add_ln172_147_fu_9956_p2 <= std_logic_vector(signed(sext_ln172_185_fu_9952_p1) + signed(sext_ln172_16_fu_9454_p1));
    add_ln172_148_fu_12797_p2 <= std_logic_vector(unsigned(add_ln172_147_reg_18255) + unsigned(sext_ln172_184_fu_12794_p1));
    add_ln172_149_fu_10253_p2 <= std_logic_vector(signed(sext_ln172_19_fu_10047_p1) + signed(zext_ln172_39_fu_10054_p1));
    add_ln172_14_fu_11026_p2 <= std_logic_vector(signed(sext_ln172_44_fu_10730_p1) + signed(sext_ln172_66_fu_10890_p1));
    add_ln172_150_fu_12143_p2 <= std_logic_vector(signed(sext_ln172_34_fu_11353_p1) + signed(zext_ln172_150_fu_12122_p1));
    add_ln172_151_fu_12149_p2 <= std_logic_vector(unsigned(add_ln172_150_fu_12143_p2) + unsigned(sext_ln172_43_fu_11451_p1));
    add_ln172_152_fu_12155_p2 <= std_logic_vector(unsigned(add_ln172_151_fu_12149_p2) + unsigned(sext_ln172_186_fu_12140_p1));
    add_ln172_153_fu_12805_p2 <= std_logic_vector(signed(sext_ln172_187_fu_12802_p1) + signed(add_ln172_148_fu_12797_p2));
    add_ln172_15_fu_11032_p2 <= std_logic_vector(unsigned(add_ln172_14_fu_11026_p2) + unsigned(sext_ln172_50_fu_10870_p1));
    add_ln172_16_fu_12443_p2 <= std_logic_vector(unsigned(add_ln172_15_reg_18590) + unsigned(add_ln172_13_fu_12437_p2));
    add_ln172_17_fu_12874_p2 <= std_logic_vector(signed(sext_ln172_108_fu_12871_p1) + signed(add_ln172_12_fu_12865_p2));
    add_ln172_18_fu_10645_p2 <= std_logic_vector(signed(sext_ln172_59_fu_10325_p1) + signed(zext_ln172_21_fu_10259_p1));
    add_ln172_1_fu_8527_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(zext_ln161_fu_8495_p1));
    add_ln172_20_fu_12454_p2 <= std_logic_vector(signed(sext_ln172_110_fu_12451_p1) + signed(sext_ln172_11_fu_12188_p1));
    add_ln172_21_fu_12464_p2 <= std_logic_vector(signed(sext_ln172_111_fu_12460_p1) + signed(sext_ln172_109_fu_12448_p1));
    add_ln172_22_fu_9872_p2 <= std_logic_vector(signed(mul_ln172_22_reg_17897) + signed(zext_ln172_34_fu_9492_p1));
    add_ln172_23_fu_11937_p2 <= std_logic_vector(signed(sext_ln172_31_fu_11334_p1) + signed(sext_ln172_106_fu_11931_p1));
    add_ln172_24_fu_11947_p2 <= std_logic_vector(signed(sext_ln172_114_fu_11943_p1) + signed(sext_ln172_35_fu_11356_p1));
    add_ln172_25_fu_11953_p2 <= std_logic_vector(unsigned(add_ln172_24_fu_11947_p2) + unsigned(sext_ln172_113_fu_11934_p1));
    add_ln172_26_fu_12886_p2 <= std_logic_vector(signed(sext_ln172_115_fu_12883_p1) + signed(sext_ln172_112_fu_12880_p1));
    add_ln172_27_fu_12896_p2 <= std_logic_vector(signed(sext_ln172_116_fu_12892_p1) + signed(add_ln172_17_fu_12874_p2));
    add_ln172_28_fu_12470_p2 <= std_logic_vector(unsigned(l2_kernel_sums_1) + unsigned(sext_ln172_94_fu_12414_p1));
    add_ln172_29_fu_11962_p2 <= std_logic_vector(signed(sext_ln172_102_fu_11922_p1) + signed(sext_ln172_86_fu_11766_p1));
    add_ln172_2_fu_10030_p2 <= std_logic_vector(unsigned(zext_ln172_24_fu_9996_p1) + unsigned(zext_ln172_26_fu_10027_p1));
    add_ln172_30_fu_12479_p2 <= std_logic_vector(signed(sext_ln172_117_fu_12476_p1) + signed(add_ln172_28_fu_12470_p2));
    add_ln172_31_fu_12485_p2 <= std_logic_vector(unsigned(zext_ln172_161_fu_12396_p1) + unsigned(mul_ln172_83_reg_18554));
    add_ln172_32_fu_11045_p2 <= std_logic_vector(signed(sext_ln172_45_fu_10733_p1) + signed(zext_ln172_91_fu_10893_p1));
    add_ln172_33_fu_11051_p2 <= std_logic_vector(unsigned(add_ln172_32_fu_11045_p2) + unsigned(sext_ln172_51_fu_10873_p1));
    add_ln172_34_fu_12497_p2 <= std_logic_vector(signed(sext_ln172_119_fu_12494_p1) + signed(sext_ln172_118_fu_12490_p1));
    add_ln172_35_fu_12507_p2 <= std_logic_vector(signed(sext_ln172_120_fu_12503_p1) + signed(add_ln172_30_fu_12479_p2));
    add_ln172_36_fu_10651_p2 <= std_logic_vector(signed(sext_ln172_60_fu_10328_p1) + signed(sext_ln172_fu_10262_p1));
    add_ln172_37_fu_9877_p2 <= std_logic_vector(unsigned(zext_ln172_12_fu_9409_p1) + unsigned(mul_ln172_30_reg_17932));
    add_ln172_38_fu_9886_p2 <= std_logic_vector(signed(sext_ln172_122_fu_9882_p1) + signed(sext_ln172_12_fu_9445_p1));
    add_ln172_39_fu_12519_p2 <= std_logic_vector(signed(sext_ln172_123_fu_12516_p1) + signed(sext_ln172_121_fu_12513_p1));
    add_ln172_3_fu_8680_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(zext_ln161_reg_16821));
    add_ln172_40_fu_9892_p2 <= std_logic_vector(unsigned(zext_ln172_90_fu_9457_p1) + unsigned(sext_ln172_26_fu_9495_p1));
    add_ln172_41_fu_11971_p2 <= std_logic_vector(signed(mul_ln172_45_reg_18060) + signed(zext_ln172_139_fu_11959_p1));
    add_ln172_42_fu_11976_p2 <= std_logic_vector(unsigned(add_ln172_41_fu_11971_p2) + unsigned(sext_ln172_36_fu_11379_p1));
    add_ln172_43_fu_11986_p2 <= std_logic_vector(signed(sext_ln172_125_fu_11982_p1) + signed(sext_ln172_124_fu_11968_p1));
    add_ln172_44_fu_12528_p2 <= std_logic_vector(signed(sext_ln172_126_fu_12525_p1) + signed(add_ln172_39_fu_12519_p2));
    add_ln172_45_fu_12538_p2 <= std_logic_vector(signed(sext_ln172_127_fu_12534_p1) + signed(add_ln172_35_fu_12507_p2));
    add_ln172_46_fu_12902_p2 <= std_logic_vector(unsigned(l2_kernel_sums_2) + unsigned(sext_ln172_96_fu_12844_p1));
    add_ln172_47_fu_11064_p2 <= std_logic_vector(signed(sext_ln172_103_fu_10990_p1) + signed(sext_ln172_88_fu_10977_p1));
    add_ln172_48_fu_12911_p2 <= std_logic_vector(signed(sext_ln172_128_fu_12908_p1) + signed(add_ln172_46_fu_12902_p2));
    add_ln172_49_fu_12544_p2 <= std_logic_vector(unsigned(zext_ln172_162_fu_12399_p1) + unsigned(mul_ln172_84_reg_18559));
    add_ln172_4_fu_10790_p2 <= std_logic_vector(unsigned(zext_ln172_56_fu_10775_p1) + unsigned(zext_ln172_57_fu_10786_p1));
    add_ln172_50_fu_11070_p2 <= std_logic_vector(unsigned(select_ln172_66_fu_10800_p3) + unsigned(sext_ln172_67_fu_10896_p1));
    add_ln172_51_fu_11998_p2 <= std_logic_vector(signed(sext_ln172_130_fu_11995_p1) + signed(zext_ln172_71_fu_11455_p1));
    add_ln172_52_fu_12556_p2 <= std_logic_vector(signed(sext_ln172_131_fu_12553_p1) + signed(sext_ln172_129_fu_12549_p1));
    add_ln172_53_fu_12920_p2 <= std_logic_vector(signed(sext_ln172_132_fu_12917_p1) + signed(add_ln172_48_fu_12911_p2));
    add_ln172_54_fu_9898_p2 <= std_logic_vector(signed(sext_ln172_62_fu_9773_p1) + signed(sext_ln172_2_fu_9405_p1));
    add_ln172_55_fu_9904_p2 <= std_logic_vector(signed(sext_ln172_7_fu_9412_p1) + signed(sext_ln172_20_fu_9477_p1));
    add_ln172_56_fu_10231_p2 <= std_logic_vector(unsigned(add_ln172_55_reg_18230) + unsigned(sext_ln172_13_fu_9962_p1));
    add_ln172_57_fu_10236_p2 <= std_logic_vector(unsigned(add_ln172_56_fu_10231_p2) + unsigned(sext_ln172_133_fu_10228_p1));
    add_ln172_59_fu_12004_p2 <= std_logic_vector(signed(sext_ln172_32_fu_11337_p1) + signed(zext_ln172_140_fu_11992_p1));
    add_ln172_5_fu_10829_p2 <= std_logic_vector(unsigned(zext_ln172_63_fu_10825_p1) + unsigned(zext_ln172_62_fu_10814_p1));
    add_ln172_60_fu_12010_p2 <= std_logic_vector(unsigned(add_ln172_59_fu_12004_p2) + unsigned(sext_ln172_37_fu_11383_p1));
    add_ln172_61_fu_12571_p2 <= std_logic_vector(signed(sext_ln172_136_fu_12568_p1) + signed(sext_ln172_135_fu_12565_p1));
    add_ln172_62_fu_12577_p2 <= std_logic_vector(unsigned(add_ln172_61_fu_12571_p2) + unsigned(sext_ln172_134_fu_12562_p1));
    add_ln172_63_fu_12929_p2 <= std_logic_vector(signed(sext_ln172_137_fu_12926_p1) + signed(add_ln172_53_fu_12920_p2));
    add_ln172_64_fu_12935_p2 <= std_logic_vector(unsigned(l2_kernel_sums_3) + unsigned(zext_ln172_128_fu_12847_p1));
    add_ln172_65_fu_11083_p2 <= std_logic_vector(signed(mul_ln172_110_reg_18462) + signed(sext_ln172_89_fu_10981_p1));
    add_ln172_66_fu_12944_p2 <= std_logic_vector(signed(sext_ln172_139_fu_12941_p1) + signed(add_ln172_64_fu_12935_p2));
    add_ln172_67_fu_12583_p2 <= std_logic_vector(signed(sext_ln172_79_fu_12402_p1) + signed(sext_ln172_74_fu_12387_p1));
    add_ln172_68_fu_10657_p2 <= std_logic_vector(unsigned(zext_ln172_60_fu_10290_p1) + unsigned(sext_ln172_68_fu_10408_p1));
    add_ln172_69_fu_10663_p2 <= std_logic_vector(unsigned(add_ln172_68_fu_10657_p2) + unsigned(sext_ln172_52_fu_10319_p1));
    add_ln172_6_fu_10847_p2 <= std_logic_vector(unsigned(zext_ln172_66_fu_10843_p1) + unsigned(zext_ln172_65_fu_10839_p1));
    add_ln172_70_fu_12596_p2 <= std_logic_vector(signed(sext_ln172_141_fu_12593_p1) + signed(sext_ln172_140_fu_12589_p1));
    add_ln172_71_fu_12953_p2 <= std_logic_vector(signed(sext_ln172_142_fu_12950_p1) + signed(add_ln172_66_fu_12944_p2));
    add_ln172_74_fu_12605_p2 <= std_logic_vector(signed(sext_ln172_144_fu_12602_p1) + signed(zext_ln172_17_fu_12192_p1));
    add_ln172_75_fu_12965_p2 <= std_logic_vector(signed(sext_ln172_145_fu_12962_p1) + signed(sext_ln172_143_fu_12959_p1));
    add_ln172_76_fu_9910_p2 <= std_logic_vector(unsigned(select_ln172_27_fu_9471_p3) + unsigned(sext_ln172_29_fu_9498_p1));
    add_ln172_77_fu_12022_p2 <= std_logic_vector(signed(sext_ln172_33_fu_11340_p1) + signed(sext_ln172_138_fu_12016_p1));
    add_ln172_78_fu_12028_p2 <= std_logic_vector(unsigned(add_ln172_77_fu_12022_p2) + unsigned(sext_ln172_38_fu_11425_p1));
    add_ln172_79_fu_12038_p2 <= std_logic_vector(signed(sext_ln172_147_fu_12034_p1) + signed(sext_ln172_146_fu_12019_p1));
    add_ln172_7_fu_12339_p2 <= std_logic_vector(unsigned(zext_ln172_76_fu_12331_p1) + unsigned(zext_ln172_77_fu_12335_p1));
    add_ln172_80_fu_12971_p2 <= std_logic_vector(unsigned(add_ln172_79_reg_18830) + unsigned(add_ln172_75_fu_12965_p2));
    add_ln172_81_fu_12980_p2 <= std_logic_vector(signed(sext_ln172_148_fu_12976_p1) + signed(add_ln172_71_fu_12953_p2));
    add_ln172_82_fu_12611_p2 <= std_logic_vector(unsigned(l2_kernel_sums_4) + unsigned(sext_ln172_97_fu_12417_p1));
    add_ln172_83_fu_11095_p2 <= std_logic_vector(signed(sext_ln172_104_fu_10993_p1) + signed(sext_ln172_90_fu_10984_p1));
    add_ln172_84_fu_12620_p2 <= std_logic_vector(signed(sext_ln172_149_fu_12617_p1) + signed(add_ln172_82_fu_12611_p2));
    add_ln172_85_fu_12626_p2 <= std_logic_vector(signed(mul_ln172_93_reg_18750) + signed(sext_ln172_75_fu_12390_p1));
    add_ln172_86_fu_10669_p2 <= std_logic_vector(signed(sext_ln172_47_fu_10293_p1) + signed(sext_ln172_71_fu_10481_p1));
    add_ln172_87_fu_10675_p2 <= std_logic_vector(unsigned(add_ln172_86_fu_10669_p2) + unsigned(sext_ln172_53_fu_10322_p1));
    add_ln172_88_fu_12638_p2 <= std_logic_vector(signed(sext_ln172_151_fu_12635_p1) + signed(sext_ln172_150_fu_12631_p1));
    add_ln172_89_fu_12648_p2 <= std_logic_vector(signed(sext_ln172_152_fu_12644_p1) + signed(add_ln172_84_fu_12620_p2));
    add_ln172_8_fu_11715_p2 <= std_logic_vector(unsigned(zext_ln172_118_fu_11707_p1) + unsigned(zext_ln172_117_fu_11696_p1));
    add_ln172_90_fu_10681_p2 <= std_logic_vector(unsigned(zext_ln172_84_fu_10331_p1) + unsigned(zext_ln172_37_fu_10265_p1));
    add_ln172_91_fu_9916_p2 <= std_logic_vector(unsigned(zext_ln172_46_fu_9415_p1) + unsigned(sext_ln172_22_fu_9480_p1));
    add_ln172_92_fu_9922_p2 <= std_logic_vector(unsigned(add_ln172_91_fu_9916_p2) + unsigned(sext_ln172_14_fu_9448_p1));
    add_ln172_93_fu_10694_p2 <= std_logic_vector(signed(sext_ln172_153_fu_10691_p1) + signed(zext_ln172_141_fu_10687_p1));
    add_ln172_94_fu_10242_p2 <= std_logic_vector(unsigned(zext_ln172_104_fu_9965_p1) + unsigned(mul_ln172_40_reg_18029));
    add_ln172_95_fu_12053_p2 <= std_logic_vector(unsigned(zext_ln172_143_fu_11343_p1) + unsigned(zext_ln172_169_fu_12044_p1));
    add_ln172_96_fu_12063_p2 <= std_logic_vector(unsigned(zext_ln172_142_fu_12059_p1) + unsigned(sext_ln172_39_fu_11429_p1));
    add_ln172_97_fu_12073_p2 <= std_logic_vector(signed(sext_ln172_156_fu_12069_p1) + signed(sext_ln172_155_fu_12050_p1));
    add_ln172_98_fu_12083_p2 <= std_logic_vector(signed(sext_ln172_157_fu_12079_p1) + signed(sext_ln172_154_fu_12047_p1));
    add_ln172_99_fu_12657_p2 <= std_logic_vector(signed(sext_ln172_158_fu_12654_p1) + signed(add_ln172_89_fu_12648_p2));
    add_ln172_9_fu_11889_p2 <= std_logic_vector(unsigned(zext_ln172_126_fu_11800_p1) + unsigned(zext_ln172_132_fu_11885_p1));
    add_ln172_fu_9388_p2 <= std_logic_vector(unsigned(zext_ln172_2_fu_9346_p1) + unsigned(zext_ln172_4_fu_9384_p1));
    add_ln191_10_fu_14028_p2 <= std_logic_vector(unsigned(mul_ln191_10_reg_19247) + unsigned(l3_outputs_10));
    add_ln191_11_fu_14037_p2 <= std_logic_vector(unsigned(mul_ln191_11_reg_19252) + unsigned(l3_outputs_11));
    add_ln191_12_fu_14046_p2 <= std_logic_vector(unsigned(mul_ln191_12_reg_19257) + unsigned(l3_outputs_12));
    add_ln191_13_fu_14055_p2 <= std_logic_vector(unsigned(mul_ln191_13_reg_19262) + unsigned(l3_outputs_13));
    add_ln191_14_fu_14064_p2 <= std_logic_vector(unsigned(mul_ln191_14_reg_19267) + unsigned(l3_outputs_14));
    add_ln191_15_fu_14073_p2 <= std_logic_vector(unsigned(mul_ln191_15_reg_19277) + unsigned(l3_outputs_15));
    add_ln191_1_fu_13947_p2 <= std_logic_vector(unsigned(mul_ln191_1_reg_19116) + unsigned(l3_outputs_1));
    add_ln191_2_fu_13956_p2 <= std_logic_vector(unsigned(mul_ln191_2_reg_19121) + unsigned(l3_outputs_2));
    add_ln191_3_fu_13965_p2 <= std_logic_vector(unsigned(mul_ln191_3_reg_19126) + unsigned(l3_outputs_3));
    add_ln191_4_fu_13974_p2 <= std_logic_vector(unsigned(mul_ln191_4_reg_19131) + unsigned(l3_outputs_4));
    add_ln191_5_fu_13983_p2 <= std_logic_vector(unsigned(mul_ln191_5_reg_19197) + unsigned(l3_outputs_5));
    add_ln191_6_fu_13992_p2 <= std_logic_vector(unsigned(mul_ln191_6_reg_19202) + unsigned(l3_outputs_6));
    add_ln191_7_fu_14001_p2 <= std_logic_vector(unsigned(mul_ln191_7_reg_19207) + unsigned(l3_outputs_7));
    add_ln191_8_fu_14010_p2 <= std_logic_vector(unsigned(mul_ln191_8_reg_19212) + unsigned(l3_outputs_8));
    add_ln191_9_fu_14019_p2 <= std_logic_vector(unsigned(mul_ln191_9_reg_19217) + unsigned(l3_outputs_9));
    add_ln191_fu_13938_p2 <= std_logic_vector(unsigned(mul_ln191_reg_19111) + unsigned(l3_outputs_0));
    add_ln209_fu_8561_p2 <= std_logic_vector(unsigned(l2_read_col_offset) + unsigned(ap_const_lv16_2));
    add_ln213_fu_14115_p2 <= std_logic_vector(unsigned(l2_read_row_offset_l_reg_17071) + unsigned(ap_const_lv8_2));
    add_ln232_fu_4743_p2 <= std_logic_vector(unsigned(l1_iteration) + unsigned(ap_const_lv32_1));
    add_ln236_fu_8805_p2 <= std_logic_vector(unsigned(ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_4283) + unsigned(ap_const_lv8_2));
    add_ln238_fu_8825_p2 <= std_logic_vector(unsigned(ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_4305) + unsigned(ap_const_lv8_FF));
    add_ln241_fu_4763_p2 <= std_logic_vector(unsigned(l2_iteration) + unsigned(ap_const_lv32_1));
    add_ln46_1_fu_5140_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln47_1_fu_5079_p3));
    add_ln46_2_fu_5278_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln47_3_fu_5245_p3));
    add_ln46_3_fu_5365_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln47_5_reg_15630));
    add_ln46_4_fu_5400_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln47_7_fu_5388_p3));
    add_ln46_5_fu_5458_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln47_9_fu_5448_p3));
    add_ln46_6_fu_5482_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln47_11_fu_5470_p3));
    add_ln46_7_fu_5550_p2 <= std_logic_vector(unsigned(select_ln47_13_fu_5539_p3) + unsigned(ap_const_lv8_1));
    add_ln46_fu_5056_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(l1_channel_idx_load_reg_15395));
    add_ln50_1_fu_5233_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln47_reg_15438));
    add_ln50_2_fu_5290_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln47_2_fu_5238_p3));
    add_ln50_3_fu_5376_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln47_4_reg_15623));
    add_ln50_4_fu_5488_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln47_6_reg_15663));
    add_ln50_5_fu_5521_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln47_8_fu_5493_p3));
    add_ln50_6_fu_5618_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln47_10_reg_15723));
    add_ln50_7_fu_5629_p2 <= std_logic_vector(unsigned(select_ln47_12_fu_5623_p3) + unsigned(ap_const_lv16_1));
    add_ln50_fu_5067_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(l1_write_col_offset_s_reg_15378));
    add_ln85_1_fu_5785_p2 <= std_logic_vector(unsigned(l1_read_row_offset) + unsigned(select_ln85_fu_5778_p3));
    add_ln85_2_fu_5838_p2 <= std_logic_vector(unsigned(zext_ln85_2_fu_5830_p1) + unsigned(l1_read_row_offset));
    add_ln85_fu_5683_p2 <= std_logic_vector(unsigned(zext_ln85_fu_5673_p1) + unsigned(l1_read_row_offset));
    add_ln86_1_fu_5809_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln88_1_fu_5803_p2));
    add_ln86_2_fu_5856_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln88_2_fu_5850_p2));
    add_ln86_fu_5701_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln88_fu_5695_p2));
    add_ln88_1_fu_5803_p2 <= std_logic_vector(unsigned(zext_ln85_1_fu_5676_p1) + unsigned(add_ln88_3_fu_5797_p2));
    add_ln88_2_fu_5850_p2 <= std_logic_vector(unsigned(trunc_ln85_fu_5679_p1) + unsigned(zext_ln85_3_fu_5834_p1));
    add_ln88_3_fu_5797_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(trunc_ln85_fu_5679_p1));
    add_ln88_fu_5695_p2 <= std_logic_vector(unsigned(trunc_ln85_fu_5679_p1) + unsigned(zext_ln85_1_fu_5676_p1));
    add_ln92_1_fu_8404_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(add_ln92_fu_8376_p2));
    add_ln92_2_fu_5751_p2 <= std_logic_vector(unsigned(ap_const_lv16_2) + unsigned(add_ln92_reg_16630));
    add_ln92_fu_8376_p2 <= std_logic_vector(unsigned(zext_ln76_fu_8373_p1) + unsigned(l1_read_col_offset));
    add_ln97_1_fu_6599_p2 <= std_logic_vector(unsigned(zext_ln97_39_fu_6585_p1) + unsigned(zext_ln97_40_fu_6595_p1));
    add_ln97_2_fu_6609_p2 <= std_logic_vector(signed(add_ln97_reg_16128) + signed(zext_ln97_41_fu_6605_p1));
    and_ln152_fu_4677_p2 <= (xor_ln152_fu_4671_p2 and icmp_ln152_fu_4657_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage21 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage22 <= ap_CS_fsm(22);
    ap_CS_fsm_pp0_stage23 <= ap_CS_fsm(23);
    ap_CS_fsm_pp0_stage24 <= ap_CS_fsm(24);
    ap_CS_fsm_pp0_stage25 <= ap_CS_fsm(25);
    ap_CS_fsm_pp0_stage26 <= ap_CS_fsm(26);
    ap_CS_fsm_pp0_stage27 <= ap_CS_fsm(27);
    ap_CS_fsm_pp0_stage28 <= ap_CS_fsm(28);
    ap_CS_fsm_pp0_stage29 <= ap_CS_fsm(29);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(15);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state42_io)
    begin
                ap_block_pp0_stage10_11001 <= ((ap_const_boolean_1 = ap_block_state42_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_ce, ap_block_state42_io)
    begin
                ap_block_pp0_stage10_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_const_boolean_1 = ap_block_state42_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage11_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage12_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage13_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage14_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage15_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage16_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage16_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage17_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage17_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage18_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage18_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage19_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage19_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, in_r_TVALID, icmp_ln38_reg_15109)
    begin
                ap_block_pp0_stage1_11001 <= ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, in_r_TVALID, icmp_ln38_reg_15109)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_const_logic_0 = ap_ce) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage20_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage20_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage21_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage21_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage22_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage22_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage23_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage23_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage24_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage24_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage24_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage25_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage25_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage25_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage26_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage26_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage26_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage27_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage27_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage27_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage28_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage28_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage28_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage29 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage29_11001_assign_proc : process(ap_enable_reg_pp0_iter0, io_acc_block_signal_op2926, ap_predicate_op2926_read_state31)
    begin
                ap_block_pp0_stage29_11001 <= ((ap_predicate_op2926_read_state31 = ap_const_boolean_1) and (io_acc_block_signal_op2926 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage29_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, io_acc_block_signal_op2926, ap_predicate_op2926_read_state31, ap_ce)
    begin
                ap_block_pp0_stage29_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_predicate_op2926_read_state31 = ap_const_boolean_1) and (io_acc_block_signal_op2926 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage2_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage3_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage4_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage5_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage6_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage7_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage8_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage9_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_state10_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state20_pp0_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage19_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage20_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage21_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage22_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage23_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage24_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage25_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage26_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage27_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_assign_proc : process(in_r_TVALID, icmp_ln38_reg_15109)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0));
    end process;

        ap_block_state30_pp0_stage28_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state31_pp0_stage29_iter0_assign_proc : process(io_acc_block_signal_op2926, ap_predicate_op2926_read_state31)
    begin
                ap_block_state31_pp0_stage29_iter0 <= ((ap_predicate_op2926_read_state31 = ap_const_boolean_1) and (io_acc_block_signal_op2926 = ap_const_logic_0));
    end process;

        ap_block_state32_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage11_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state42_io_assign_proc : process(out_r_TREADY, ap_predicate_op3145_write_state42)
    begin
                ap_block_state42_io <= ((ap_predicate_op3145_write_state42 = ap_const_boolean_1) and (out_r_TREADY = ap_const_logic_0));
    end process;

        ap_block_state42_pp0_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1032_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_1032 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001));
    end process;


    ap_condition_109_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001)
    begin
                ap_condition_109 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001));
    end process;


    ap_condition_11299_assign_proc : process(icmp_ln72_reg_15121, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
                ap_condition_11299 <= ((icmp_ln72_reg_15121 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001));
    end process;


    ap_condition_11302_assign_proc : process(icmp_ln72_reg_15121, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
                ap_condition_11302 <= ((icmp_ln72_reg_15121 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001));
    end process;


    ap_condition_11308_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln152_reg_15312, ap_ce, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001)
    begin
                ap_condition_11308 <= ((ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_logic_1 = ap_ce));
    end process;


    ap_condition_11315_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, ap_block_pp0_stage10_11001)
    begin
                ap_condition_11315 <= ((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_11320_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, icmp_ln196_reg_15360_pp0_iter1_reg, ap_block_pp0_stage10_11001)
    begin
                ap_condition_11320 <= ((icmp_ln196_reg_15360_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_11324_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, icmp_ln196_reg_15360_pp0_iter1_reg, ap_block_pp0_stage10_11001)
    begin
                ap_condition_11324 <= ((icmp_ln196_reg_15360_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_9565_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
                ap_condition_9565 <= ((icmp_ln72_reg_15121 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_l1_write_col_offset_1_phi_fu_4153_p8 <= ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_4148;

    ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3946_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, icmp_ln210_reg_17066, ap_phi_reg_pp0_iter1_l2_read_row_offset_f_1_reg_3942)
    begin
        if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg))) then 
            ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3946_p4 <= icmp_ln210_reg_17066;
        else 
            ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3946_p4 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_f_1_reg_3942;
        end if; 
    end process;


    ap_phi_mux_l2_read_row_offset_f_phi_fu_4128_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3946_p4)
    begin
        if ((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg)) then 
            ap_phi_mux_l2_read_row_offset_f_phi_fu_4128_p4 <= ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3946_p4;
        else 
            ap_phi_mux_l2_read_row_offset_f_phi_fu_4128_p4 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3957_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, select_ln214_fu_4934_p3, ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3953)
    begin
        if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg))) then 
            ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3957_p4 <= select_ln214_fu_4934_p3;
        else 
            ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3957_p4 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3953;
        end if; 
    end process;


    ap_phi_mux_l2_read_row_offset_n_phi_fu_4140_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3957_p4, ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_4136)
    begin
        if ((ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg)) then 
            ap_phi_mux_l2_read_row_offset_n_phi_fu_4140_p4 <= ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3957_p4;
        else 
            ap_phi_mux_l2_read_row_offset_n_phi_fu_4140_p4 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_4136;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_0_new_1_phi_fu_3967_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, ap_phi_reg_pp0_iter1_l3_outputs_0_new_0_reg_3766, ap_phi_reg_pp0_iter1_l3_outputs_0_new_1_reg_3964)
    begin
        if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg))) then 
            ap_phi_mux_l3_outputs_0_new_1_phi_fu_3967_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_0_new_0_reg_3766;
        else 
            ap_phi_mux_l3_outputs_0_new_1_phi_fu_3967_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_0_new_1_reg_3964;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_10_new_1_phi_fu_4067_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, ap_phi_reg_pp0_iter1_l3_outputs_10_new_0_reg_3876, ap_phi_reg_pp0_iter1_l3_outputs_10_new_1_reg_4064)
    begin
        if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg))) then 
            ap_phi_mux_l3_outputs_10_new_1_phi_fu_4067_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_10_new_0_reg_3876;
        else 
            ap_phi_mux_l3_outputs_10_new_1_phi_fu_4067_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_10_new_1_reg_4064;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_11_new_1_phi_fu_4077_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, ap_phi_reg_pp0_iter1_l3_outputs_11_new_0_reg_3887, ap_phi_reg_pp0_iter1_l3_outputs_11_new_1_reg_4074)
    begin
        if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg))) then 
            ap_phi_mux_l3_outputs_11_new_1_phi_fu_4077_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_11_new_0_reg_3887;
        else 
            ap_phi_mux_l3_outputs_11_new_1_phi_fu_4077_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_11_new_1_reg_4074;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_12_new_1_phi_fu_4087_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, ap_phi_reg_pp0_iter1_l3_outputs_12_new_0_reg_3898, ap_phi_reg_pp0_iter1_l3_outputs_12_new_1_reg_4084)
    begin
        if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg))) then 
            ap_phi_mux_l3_outputs_12_new_1_phi_fu_4087_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_12_new_0_reg_3898;
        else 
            ap_phi_mux_l3_outputs_12_new_1_phi_fu_4087_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_12_new_1_reg_4084;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_13_new_1_phi_fu_4097_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, ap_phi_reg_pp0_iter1_l3_outputs_13_new_0_reg_3909, ap_phi_reg_pp0_iter1_l3_outputs_13_new_1_reg_4094)
    begin
        if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg))) then 
            ap_phi_mux_l3_outputs_13_new_1_phi_fu_4097_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_13_new_0_reg_3909;
        else 
            ap_phi_mux_l3_outputs_13_new_1_phi_fu_4097_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_13_new_1_reg_4094;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_14_new_1_phi_fu_4107_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, ap_phi_reg_pp0_iter1_l3_outputs_14_new_0_reg_3920, ap_phi_reg_pp0_iter1_l3_outputs_14_new_1_reg_4104)
    begin
        if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg))) then 
            ap_phi_mux_l3_outputs_14_new_1_phi_fu_4107_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_14_new_0_reg_3920;
        else 
            ap_phi_mux_l3_outputs_14_new_1_phi_fu_4107_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_14_new_1_reg_4104;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_15_new_1_phi_fu_4117_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, ap_phi_reg_pp0_iter1_l3_outputs_15_new_0_reg_3931, ap_phi_reg_pp0_iter1_l3_outputs_15_new_1_reg_4114)
    begin
        if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg))) then 
            ap_phi_mux_l3_outputs_15_new_1_phi_fu_4117_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_15_new_0_reg_3931;
        else 
            ap_phi_mux_l3_outputs_15_new_1_phi_fu_4117_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_15_new_1_reg_4114;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_1_new_1_phi_fu_3977_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, ap_phi_reg_pp0_iter1_l3_outputs_1_new_0_reg_3777, ap_phi_reg_pp0_iter1_l3_outputs_1_new_1_reg_3974)
    begin
        if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg))) then 
            ap_phi_mux_l3_outputs_1_new_1_phi_fu_3977_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_1_new_0_reg_3777;
        else 
            ap_phi_mux_l3_outputs_1_new_1_phi_fu_3977_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_1_new_1_reg_3974;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_2_new_1_phi_fu_3987_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, ap_phi_reg_pp0_iter1_l3_outputs_2_new_0_reg_3788, ap_phi_reg_pp0_iter1_l3_outputs_2_new_1_reg_3984)
    begin
        if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg))) then 
            ap_phi_mux_l3_outputs_2_new_1_phi_fu_3987_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_2_new_0_reg_3788;
        else 
            ap_phi_mux_l3_outputs_2_new_1_phi_fu_3987_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_2_new_1_reg_3984;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_3_new_1_phi_fu_3997_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, ap_phi_reg_pp0_iter1_l3_outputs_3_new_0_reg_3799, ap_phi_reg_pp0_iter1_l3_outputs_3_new_1_reg_3994)
    begin
        if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg))) then 
            ap_phi_mux_l3_outputs_3_new_1_phi_fu_3997_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_3_new_0_reg_3799;
        else 
            ap_phi_mux_l3_outputs_3_new_1_phi_fu_3997_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_3_new_1_reg_3994;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_4_new_1_phi_fu_4007_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, ap_phi_reg_pp0_iter1_l3_outputs_4_new_0_reg_3810, ap_phi_reg_pp0_iter1_l3_outputs_4_new_1_reg_4004)
    begin
        if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg))) then 
            ap_phi_mux_l3_outputs_4_new_1_phi_fu_4007_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_4_new_0_reg_3810;
        else 
            ap_phi_mux_l3_outputs_4_new_1_phi_fu_4007_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_4_new_1_reg_4004;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_5_new_1_phi_fu_4017_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, ap_phi_reg_pp0_iter1_l3_outputs_5_new_0_reg_3821, ap_phi_reg_pp0_iter1_l3_outputs_5_new_1_reg_4014)
    begin
        if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg))) then 
            ap_phi_mux_l3_outputs_5_new_1_phi_fu_4017_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_5_new_0_reg_3821;
        else 
            ap_phi_mux_l3_outputs_5_new_1_phi_fu_4017_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_5_new_1_reg_4014;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_6_new_1_phi_fu_4027_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, ap_phi_reg_pp0_iter1_l3_outputs_6_new_0_reg_3832, ap_phi_reg_pp0_iter1_l3_outputs_6_new_1_reg_4024)
    begin
        if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg))) then 
            ap_phi_mux_l3_outputs_6_new_1_phi_fu_4027_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_6_new_0_reg_3832;
        else 
            ap_phi_mux_l3_outputs_6_new_1_phi_fu_4027_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_6_new_1_reg_4024;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_7_new_1_phi_fu_4037_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, ap_phi_reg_pp0_iter1_l3_outputs_7_new_0_reg_3843, ap_phi_reg_pp0_iter1_l3_outputs_7_new_1_reg_4034)
    begin
        if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg))) then 
            ap_phi_mux_l3_outputs_7_new_1_phi_fu_4037_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_7_new_0_reg_3843;
        else 
            ap_phi_mux_l3_outputs_7_new_1_phi_fu_4037_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_7_new_1_reg_4034;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_8_new_1_phi_fu_4047_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, ap_phi_reg_pp0_iter1_l3_outputs_8_new_0_reg_3854, ap_phi_reg_pp0_iter1_l3_outputs_8_new_1_reg_4044)
    begin
        if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg))) then 
            ap_phi_mux_l3_outputs_8_new_1_phi_fu_4047_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_8_new_0_reg_3854;
        else 
            ap_phi_mux_l3_outputs_8_new_1_phi_fu_4047_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_8_new_1_reg_4044;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_9_new_1_phi_fu_4057_p4_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, ap_phi_reg_pp0_iter1_l3_outputs_9_new_0_reg_3865, ap_phi_reg_pp0_iter1_l3_outputs_9_new_1_reg_4054)
    begin
        if (((icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg))) then 
            ap_phi_mux_l3_outputs_9_new_1_phi_fu_4057_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_9_new_0_reg_3865;
        else 
            ap_phi_mux_l3_outputs_9_new_1_phi_fu_4057_p4 <= ap_phi_reg_pp0_iter1_l3_outputs_9_new_1_reg_4054;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_l2_read_row_offset_f_1_reg_3942 <= "X";
    ap_phi_reg_pp0_iter0_l3_outputs_0_new_0_reg_3766 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_0_new_1_reg_3964 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_10_new_0_reg_3876 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_10_new_1_reg_4064 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_11_new_0_reg_3887 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_11_new_1_reg_4074 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_12_new_0_reg_3898 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_12_new_1_reg_4084 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_13_new_0_reg_3909 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_13_new_1_reg_4094 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_14_new_0_reg_3920 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_14_new_1_reg_4104 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_15_new_0_reg_3931 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_15_new_1_reg_4114 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_1_new_0_reg_3777 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_1_new_1_reg_3974 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_2_new_0_reg_3788 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_2_new_1_reg_3984 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_3_new_0_reg_3799 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_3_new_1_reg_3994 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_4_new_0_reg_3810 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_4_new_1_reg_4004 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_5_new_0_reg_3821 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_5_new_1_reg_4014 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_6_new_0_reg_3832 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_6_new_1_reg_4024 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_7_new_0_reg_3843 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_7_new_1_reg_4034 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_8_new_0_reg_3854 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_8_new_1_reg_4044 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_9_new_0_reg_3865 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l3_outputs_9_new_1_reg_4054 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3953 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_4136 <= "XXXXXXXX";

    ap_predicate_op2926_read_state31_assign_proc : process(and_ln152_reg_15312, icmp_ln194_reg_15356, icmp_ln220_reg_19016)
    begin
                ap_predicate_op2926_read_state31 <= ((icmp_ln194_reg_15356 = ap_const_lv1_0) and (icmp_ln220_reg_19016 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312));
    end process;


    ap_predicate_op3145_write_state42_assign_proc : process(and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, icmp_ln196_reg_15360_pp0_iter1_reg)
    begin
                ap_predicate_op3145_write_state42 <= ((icmp_ln196_reg_15360_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg));
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_start_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_start_pp0 <= ap_const_logic_1;
        else 
            ap_reset_start_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_14120_p0 <= ap_const_lv16_6F(8 - 1 downto 0);
    grp_fu_14120_p1 <= zext_ln97_12_fu_5951_p1(8 - 1 downto 0);
    grp_fu_14128_p0 <= ap_const_lv16_FFAD(8 - 1 downto 0);
    grp_fu_14128_p1 <= zext_ln97_12_fu_5951_p1(8 - 1 downto 0);
    grp_fu_14128_p2 <= grp_fu_14128_p20(9 - 1 downto 0);
    grp_fu_14128_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_7_fu_6026_p3),16));
    grp_fu_14136_p0 <= ap_const_lv15_7FC7(7 - 1 downto 0);
    grp_fu_14136_p1 <= zext_ln97_14_fu_5966_p1(8 - 1 downto 0);
    grp_fu_14144_p0 <= ap_const_lv15_7FD2(7 - 1 downto 0);
    grp_fu_14144_p1 <= zext_ln97_14_fu_5966_p1(8 - 1 downto 0);
    grp_fu_14144_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv16_52) * unsigned(mul_ln97_1_fu_5924_p1), 16));
    grp_fu_14152_p0 <= ap_const_lv15_3D(7 - 1 downto 0);
    grp_fu_14152_p1 <= grp_fu_14152_p10(8 - 1 downto 0);
    grp_fu_14152_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4564_p8),15));
    grp_fu_14152_p2 <= grp_fu_14152_p20(14 - 1 downto 0);
    grp_fu_14152_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_6_fu_5981_p3),15));
    grp_fu_14160_p0 <= ap_const_lv16_46(8 - 1 downto 0);
    grp_fu_14160_p1 <= grp_fu_14160_p10(8 - 1 downto 0);
    grp_fu_14160_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_6211_p8),16));
    grp_fu_14168_p0 <= ap_const_lv14_3FED(6 - 1 downto 0);
    grp_fu_14168_p1 <= grp_fu_14168_p10(8 - 1 downto 0);
    grp_fu_14168_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_6211_p8),14));
    grp_fu_14168_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv14_1D) * unsigned(mul_ln97_12_fu_6020_p1), 14));
    grp_fu_14176_p0 <= ap_const_lv15_7FC6(7 - 1 downto 0);
    grp_fu_14176_p1 <= grp_fu_14176_p10(8 - 1 downto 0);
    grp_fu_14176_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_6236_p8),15));
    grp_fu_14176_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv15_3D) * unsigned(mul_ln97_45_fu_6342_p1), 15));
    grp_fu_14184_p0 <= ap_const_lv16_FFBB(8 - 1 downto 0);
    grp_fu_14184_p1 <= zext_ln97_96_fu_6257_p1(8 - 1 downto 0);
    grp_fu_14192_p0 <= ap_const_lv16_4E(8 - 1 downto 0);
    grp_fu_14192_p1 <= zext_ln97_96_fu_6257_p1(8 - 1 downto 0);
    grp_fu_14200_p0 <= ap_const_lv15_4C(8 - 1 downto 0);
    grp_fu_14200_p1 <= grp_fu_14200_p10(8 - 1 downto 0);
    grp_fu_14200_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_6261_p8),15));
    grp_fu_14200_p2 <= grp_fu_14200_p20(11 - 1 downto 0);
    grp_fu_14200_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_29_fu_6131_p3),15));
    grp_fu_14208_p0 <= ap_const_lv16_45(8 - 1 downto 0);
    grp_fu_14208_p1 <= grp_fu_14208_p10(8 - 1 downto 0);
    grp_fu_14208_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_6261_p8),16));
    grp_fu_14216_p0 <= ap_const_lv15_52(8 - 1 downto 0);
    grp_fu_14216_p1 <= grp_fu_14216_p10(8 - 1 downto 0);
    grp_fu_14216_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_6280_p8),15));
    grp_fu_14216_p2 <= grp_fu_14216_p20(13 - 1 downto 0);
    grp_fu_14216_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_54_fu_6418_p3),15));
    grp_fu_14224_p0 <= ap_const_lv15_6E(8 - 1 downto 0);
    grp_fu_14224_p1 <= zext_ln97_108_fu_6339_p1(8 - 1 downto 0);
    grp_fu_14224_p2 <= grp_fu_14224_p20(12 - 1 downto 0);
    grp_fu_14224_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_56_fu_6447_p3),15));
    grp_fu_14232_p0 <= ap_const_lv15_3D(7 - 1 downto 0);
    grp_fu_14232_p1 <= grp_fu_14232_p10(8 - 1 downto 0);
    grp_fu_14232_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_reg_16109),15));
    grp_fu_14232_p2 <= std_logic_vector(unsigned(zext_ln97_36_fu_6572_p1) - unsigned(zext_ln97_35_fu_6560_p1));
    grp_fu_14240_p0 <= ap_const_lv15_7FD6(7 - 1 downto 0);
    grp_fu_14240_p1 <= grp_fu_14240_p10(8 - 1 downto 0);
    grp_fu_14240_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_reg_15941),15));
    grp_fu_14248_p0 <= ap_const_lv15_7FD4(7 - 1 downto 0);
    grp_fu_14248_p1 <= grp_fu_14248_p10(8 - 1 downto 0);
    grp_fu_14248_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_6523_p8),15));
    grp_fu_14255_p0 <= ap_const_lv14_3FE6(6 - 1 downto 0);
    grp_fu_14255_p1 <= grp_fu_14255_p10(8 - 1 downto 0);
    grp_fu_14255_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4547_p8),14));
    grp_fu_14255_p2 <= std_logic_vector(unsigned(sub_ln97_10_fu_6660_p2) + unsigned(sext_ln97_7_fu_6516_p1));
    grp_fu_14263_p0 <= ap_const_lv13_1FF5(5 - 1 downto 0);
    grp_fu_14263_p1 <= grp_fu_14263_p10(8 - 1 downto 0);
    grp_fu_14263_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4547_p8),13));
    grp_fu_14270_p0 <= ap_const_lv15_7FDD(7 - 1 downto 0);
    grp_fu_14270_p1 <= grp_fu_14270_p10(8 - 1 downto 0);
    grp_fu_14270_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_reg_16120),15));
    grp_fu_14270_p2 <= grp_fu_14270_p20(10 - 1 downto 0);
    grp_fu_14270_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_36_fu_6876_p3),15));
    grp_fu_14279_p0 <= ap_const_lv16_FFA1(8 - 1 downto 0);
    grp_fu_14279_p1 <= grp_fu_14279_p10(8 - 1 downto 0);
    grp_fu_14279_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_reg_16133),16));
    grp_fu_14287_p0 <= ap_const_lv14_19(6 - 1 downto 0);
    grp_fu_14287_p1 <= grp_fu_14287_p10(8 - 1 downto 0);
    grp_fu_14287_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_6733_p8),14));
    grp_fu_14295_p0 <= ap_const_lv15_37(7 - 1 downto 0);
    grp_fu_14295_p1 <= grp_fu_14295_p10(8 - 1 downto 0);
    grp_fu_14295_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4564_p8),15));
    grp_fu_14295_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv16_5B) * unsigned(mul_ln97_27_fu_6751_p1), 16));
    grp_fu_14303_p0 <= ap_const_lv13_1FF5(5 - 1 downto 0);
    grp_fu_14303_p1 <= grp_fu_14303_p10(8 - 1 downto 0);
    grp_fu_14303_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4564_p8),13));
    grp_fu_14303_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv15_7FCD) * signed('0' &mul_ln97_49_fu_6971_p1))), 15));
    grp_fu_14311_p0 <= ap_const_lv15_37(7 - 1 downto 0);
    grp_fu_14311_p1 <= grp_fu_14311_p10(8 - 1 downto 0);
    grp_fu_14311_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_reg_16190),15));
    grp_fu_14311_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv16_65) * unsigned(mul_ln97_28_fu_6795_p1), 16));
    grp_fu_14319_p0 <= ap_const_lv15_7FCC(7 - 1 downto 0);
    grp_fu_14319_p1 <= zext_ln97_125_fu_6968_p1(8 - 1 downto 0);
    grp_fu_14319_p2 <= grp_fu_14319_p20(9 - 1 downto 0);
    grp_fu_14319_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_35_fu_6851_p3),15));
    grp_fu_14328_p0 <= ap_const_lv16_4C(8 - 1 downto 0);
    grp_fu_14328_p1 <= grp_fu_14328_p10(8 - 1 downto 0);
    grp_fu_14328_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_reg_16252),16));
    grp_fu_14336_p0 <= grp_fu_14336_p00(8 - 1 downto 0);
    grp_fu_14336_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_reg_16225),9));
    grp_fu_14336_p1 <= grp_fu_14336_p10(8 - 1 downto 0);
    grp_fu_14336_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_reg_16252),9));
    grp_fu_14336_p2 <= ap_const_lv17_4F(8 - 1 downto 0);
    grp_fu_14347_p0 <= ap_const_lv15_7FDA(7 - 1 downto 0);
    grp_fu_14347_p1 <= zext_ln97_2_reg_16073(8 - 1 downto 0);
    grp_fu_14355_p0 <= ap_const_lv14_2D(7 - 1 downto 0);
    grp_fu_14355_p1 <= zext_ln97_27_fu_7119_p1(8 - 1 downto 0);
    grp_fu_14355_p2 <= grp_fu_14355_p20(12 - 1 downto 0);
    grp_fu_14355_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_12_fu_7190_p3),14));
    grp_fu_14364_p0 <= ap_const_lv15_7FDD(7 - 1 downto 0);
    grp_fu_14364_p1 <= grp_fu_14364_p10(8 - 1 downto 0);
    grp_fu_14364_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_reg_16339),15));
    grp_fu_14364_p2 <= zext_ln97_20_reg_16325(11 - 1 downto 0);
    grp_fu_14372_p0 <= ap_const_lv14_3FEB(6 - 1 downto 0);
    grp_fu_14372_p1 <= grp_fu_14372_p10(8 - 1 downto 0);
    grp_fu_14372_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_reg_16120),14));
    grp_fu_14372_p2 <= zext_ln97_72_reg_16169(14 - 1 downto 0);
    grp_fu_14379_p0 <= ap_const_lv15_26(7 - 1 downto 0);
    grp_fu_14379_p1 <= zext_ln97_38_reg_16344(8 - 1 downto 0);
    grp_fu_14379_p2 <= grp_fu_14379_p20(14 - 1 downto 0);
    grp_fu_14379_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_46_fu_7425_p3),15));
    grp_fu_14387_p0 <= ap_const_lv15_2A(7 - 1 downto 0);
    grp_fu_14387_p1 <= grp_fu_14387_p10(8 - 1 downto 0);
    grp_fu_14387_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_reg_16354),15));
    grp_fu_14396_p0 <= ap_const_lv15_2B(7 - 1 downto 0);
    grp_fu_14396_p1 <= grp_fu_14396_p10(8 - 1 downto 0);
    grp_fu_14396_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_reg_16359),15));
    grp_fu_14405_p0 <= ap_const_lv14_19(6 - 1 downto 0);
    grp_fu_14405_p1 <= grp_fu_14405_p10(8 - 1 downto 0);
    grp_fu_14405_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_reg_16376),14));
    grp_fu_14414_p0 <= ap_const_lv15_7FDD(7 - 1 downto 0);
    grp_fu_14414_p1 <= zext_ln97_104_reg_16215(8 - 1 downto 0);
    grp_fu_14422_p0 <= ap_const_lv13_B(5 - 1 downto 0);
    grp_fu_14422_p1 <= grp_fu_14422_p10(8 - 1 downto 0);
    grp_fu_14422_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_reg_16234),13));
    grp_fu_14431_p0 <= ap_const_lv14_3FE6(6 - 1 downto 0);
    grp_fu_14431_p1 <= zext_ln97_118_fu_7503_p1(8 - 1 downto 0);
    grp_fu_14431_p2 <= zext_ln97_106_reg_16220(9 - 1 downto 0);
    grp_fu_14439_p0 <= ap_const_lv15_25(7 - 1 downto 0);
    grp_fu_14439_p1 <= zext_ln97_125_reg_16396(8 - 1 downto 0);
    grp_fu_14447_p0 <= ap_const_lv15_7FDB(7 - 1 downto 0);
    grp_fu_14447_p1 <= grp_fu_14447_p10(8 - 1 downto 0);
    grp_fu_14447_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_reg_16252),15));
    grp_fu_14456_p0 <= ap_const_lv13_D(5 - 1 downto 0);
    grp_fu_14456_p1 <= grp_fu_14456_p10(8 - 1 downto 0);
    grp_fu_14456_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_reg_16252),13));
    grp_fu_14464_p0 <= ap_const_lv16_5E(8 - 1 downto 0);
    grp_fu_14464_p1 <= zext_ln97_12_reg_16095(8 - 1 downto 0);
    grp_fu_14472_p0 <= ap_const_lv15_26(7 - 1 downto 0);
    grp_fu_14472_p1 <= zext_ln97_48_reg_16150(8 - 1 downto 0);
    grp_fu_14472_p2 <= grp_fu_14472_p20(15 - 1 downto 0);
    grp_fu_14472_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln109_2_reg_16260),16));
    grp_fu_14480_p0 <= ap_const_lv16_6F(8 - 1 downto 0);
    grp_fu_14480_p1 <= zext_ln97_96_reg_16197(8 - 1 downto 0);
    grp_fu_14892_p0 <= grp_fu_14892_p00(8 - 1 downto 0);
    grp_fu_14892_p00 <= 
        ap_const_lv16_FFE1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFBD;
    grp_fu_14892_p1 <= zext_ln172_40_reg_18049(8 - 1 downto 0);
    grp_fu_15050_p0 <= grp_fu_15050_p00(8 - 1 downto 0);
    grp_fu_15050_p00 <= 
        ap_const_lv16_B when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFAE;
    grp_fu_15050_p1 <= zext_ln172_1_reg_17571(8 - 1 downto 0);
    grp_fu_15057_p0 <= select_ln172_11_reg_18670(8 - 1 downto 0);
    grp_fu_15057_p1 <= zext_ln172_13_reg_17611(8 - 1 downto 0);
    grp_fu_15063_p0 <= select_ln172_22_reg_18675(8 - 1 downto 0);
    grp_fu_15063_p1 <= zext_ln172_16_reg_17641(8 - 1 downto 0);
    grp_fu_15069_p0 <= select_ln172_26_reg_18680(8 - 1 downto 0);
    grp_fu_15069_p1 <= zext_ln172_19_reg_17892(8 - 1 downto 0);
    grp_fu_15076_p0 <= select_ln172_32_reg_18685(8 - 1 downto 0);
    grp_fu_15076_p1 <= zext_ln172_29_reg_17927(8 - 1 downto 0);
    grp_fu_15083_p0 <= select_ln172_53_reg_18695(8 - 1 downto 0);
    grp_fu_15083_p1 <= zext_ln172_40_reg_18049(8 - 1 downto 0);
    grp_fu_15090_p0 <= select_ln172_93_reg_18705(8 - 1 downto 0);
    grp_fu_15090_p1 <= zext_ln172_156_reg_18381(8 - 1 downto 0);
    grp_fu_15090_p2 <= grp_fu_15090_p20(13 - 1 downto 0);
    grp_fu_15090_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln172_69_reg_18522),15));
    grp_fu_15102_p0 <= grp_fu_15102_p00(8 - 1 downto 0);
    grp_fu_15102_p00 <= 
        ap_const_lv16_FFB9 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFB0;
    grp_fu_15102_p1 <= zext_ln172_134_reg_18441(8 - 1 downto 0);
    grp_fu_4412_p2 <= std_logic_vector(unsigned(l1_write_row_offset) + unsigned(ap_const_lv8_1));

    grp_fu_4417_p7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, select_ln162_fu_8625_p3, select_ln162_reg_17076, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                grp_fu_4417_p7 <= select_ln162_reg_17076;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                grp_fu_4417_p7 <= select_ln162_fu_8625_p3;
            else 
                grp_fu_4417_p7 <= "XXX";
            end if;
        else 
            grp_fu_4417_p7 <= "XXX";
        end if; 
    end process;


    grp_fu_4434_p7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, select_ln162_fu_8625_p3, select_ln162_reg_17076, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                grp_fu_4434_p7 <= select_ln162_reg_17076;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                grp_fu_4434_p7 <= select_ln162_fu_8625_p3;
            else 
                grp_fu_4434_p7 <= "XXX";
            end if;
        else 
            grp_fu_4434_p7 <= "XXX";
        end if; 
    end process;

    grp_fu_4451_p3 <= 
        grp_fu_4417_p8 when (trunc_ln152_1_reg_15148(0) = '1') else 
        grp_fu_4434_p8;

    grp_fu_4458_p7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, select_ln162_fu_8625_p3, select_ln162_reg_17076, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                grp_fu_4458_p7 <= select_ln162_reg_17076;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                grp_fu_4458_p7 <= select_ln162_fu_8625_p3;
            else 
                grp_fu_4458_p7 <= "XXX";
            end if;
        else 
            grp_fu_4458_p7 <= "XXX";
        end if; 
    end process;


    grp_fu_4475_p7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, select_ln162_fu_8625_p3, select_ln162_reg_17076, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                grp_fu_4475_p7 <= select_ln162_reg_17076;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                grp_fu_4475_p7 <= select_ln162_fu_8625_p3;
            else 
                grp_fu_4475_p7 <= "XXX";
            end if;
        else 
            grp_fu_4475_p7 <= "XXX";
        end if; 
    end process;

    grp_fu_4492_p3 <= 
        grp_fu_4458_p8 when (trunc_ln152_1_reg_15148(0) = '1') else 
        grp_fu_4475_p8;
    icmp_ln117_1_fu_8140_p2 <= "1" when (signed(sext_ln109_32_fu_8096_p1) > signed(l1_maxes_1)) else "0";
    icmp_ln117_2_fu_8158_p2 <= "1" when (signed(sext_ln109_49_fu_8111_p1) > signed(l1_maxes_2)) else "0";
    icmp_ln117_3_fu_8176_p2 <= "1" when (signed(sext_ln109_67_fu_8115_p1) > signed(l1_maxes_3)) else "0";
    icmp_ln117_fu_8122_p2 <= "1" when (signed(sext_ln109_15_fu_8092_p1) > signed(l1_maxes_0)) else "0";
    icmp_ln120_fu_4639_p2 <= "1" when (trunc_ln38_fu_4585_p1 = ap_const_lv2_3) else "0";
    icmp_ln129_fu_8296_p2 <= "1" when (add_ln128_fu_8290_p2 = ap_const_lv16_81) else "0";
    icmp_ln133_fu_8308_p2 <= "1" when (add_ln132_fu_8302_p2 = ap_const_lv8_6) else "0";
    icmp_ln140_fu_8438_p2 <= "1" when (add_ln139_fu_8432_p2 = ap_const_lv16_100) else "0";
    icmp_ln144_fu_8349_p2 <= "1" when (add_ln143_fu_8344_p2 = ap_const_lv8_6) else "0";
    icmp_ln152_fu_4657_p2 <= "1" when (unsigned(l2_iteration) > unsigned(ap_const_lv32_BFF)) else "0";
    icmp_ln162_1_fu_8726_p2 <= "1" when (unsigned(add_ln161_1_fu_8720_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln162_2_fu_8779_p2 <= "1" when (unsigned(add_ln161_2_fu_8773_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln162_fu_8607_p2 <= "1" when (unsigned(add_ln161_fu_8601_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln182_1_fu_13070_p2 <= "1" when (signed(add_ln172_45_reg_18890) > signed(l2_maxes_load_1_reg_15424)) else "0";
    icmp_ln182_2_fu_13103_p2 <= "1" when (signed(add_ln172_63_reg_18963) > signed(l2_maxes_load_2_reg_15597)) else "0";
    icmp_ln182_3_fu_13145_p2 <= "1" when (signed(add_ln172_81_reg_18970) > signed(l2_maxes_load_3_reg_15603)) else "0";
    icmp_ln182_4_fu_13081_p2 <= "1" when (signed(add_ln172_99_reg_18922) > signed(l2_maxes_load_4_reg_15651)) else "0";
    icmp_ln182_5_fu_13114_p2 <= "1" when (signed(add_ln172_117_reg_18977) > signed(l2_maxes_load_5_reg_15657)) else "0";
    icmp_ln182_6_fu_13124_p2 <= "1" when (signed(add_ln172_135_reg_18984) > signed(l2_maxes_load_6_reg_15691)) else "0";
    icmp_ln182_7_fu_13156_p2 <= "1" when (signed(add_ln172_145_reg_18949) > signed(l2_maxes_load_7_reg_15697)) else "0";
    icmp_ln182_fu_13092_p2 <= "1" when (signed(add_ln172_27_reg_18956) > signed(l2_maxes_load_reg_15418)) else "0";
    icmp_ln194_fu_4731_p2 <= "1" when (trunc_ln152_fu_4649_p1 = ap_const_lv3_7) else "0";
    icmp_ln196_fu_4737_p2 <= "1" when (unsigned(l2_iteration) > unsigned(ap_const_lv32_101F8)) else "0";
    icmp_ln210_fu_8567_p2 <= "1" when (add_ln209_fu_8561_p2 = ap_const_lv16_80) else "0";
    icmp_ln214_fu_4929_p2 <= "1" when (add_ln213_reg_19378 = ap_const_lv8_6) else "0";
    icmp_ln220_fu_13220_p2 <= "1" when (trunc_ln152_reg_15142 = ap_const_lv3_0) else "0";
    icmp_ln233_fu_4749_p2 <= "1" when (add_ln232_fu_4743_p2 = ap_const_lv32_10200) else "0";
    icmp_ln237_fu_8811_p2 <= "1" when (add_ln236_fu_8805_p2 = ap_const_lv8_6) else "0";
    icmp_ln242_fu_4769_p2 <= "1" when (add_ln241_fu_4763_p2 = ap_const_lv32_10400) else "0";
    icmp_ln38_fu_4593_p2 <= "1" when (unsigned(trunc_ln38_1_fu_4589_p1) < unsigned(ap_const_lv9_C0)) else "0";
    icmp_ln47_1_fu_5228_p2 <= "1" when (add_ln46_1_reg_15448 = ap_const_lv8_3) else "0";
    icmp_ln47_2_fu_5284_p2 <= "1" when (add_ln46_2_fu_5278_p2 = ap_const_lv8_3) else "0";
    icmp_ln47_3_fu_5370_p2 <= "1" when (add_ln46_3_fu_5365_p2 = ap_const_lv8_3) else "0";
    icmp_ln47_4_fu_5406_p2 <= "1" when (add_ln46_4_fu_5400_p2 = ap_const_lv8_3) else "0";
    icmp_ln47_5_fu_5464_p2 <= "1" when (add_ln46_5_fu_5458_p2 = ap_const_lv8_3) else "0";
    icmp_ln47_6_fu_5534_p2 <= "1" when (add_ln46_6_reg_15717 = ap_const_lv8_3) else "0";
    icmp_ln47_7_fu_5556_p2 <= "1" when (add_ln46_7_fu_5550_p2 = ap_const_lv8_3) else "0";
    icmp_ln47_fu_5061_p2 <= "1" when (add_ln46_fu_5056_p2 = ap_const_lv8_3) else "0";
    icmp_ln56_fu_4605_p2 <= "1" when (trunc_ln38_1_fu_4589_p1 = ap_const_lv9_5F) else "0";
    icmp_ln62_fu_4599_p2 <= "1" when (trunc_ln38_1_fu_4589_p1 = ap_const_lv9_1FF) else "0";
    icmp_ln66_fu_4804_p2 <= "1" when (grp_fu_4412_p2 = ap_const_lv8_6) else "0";
    icmp_ln72_fu_4621_p2 <= "1" when (tmp_68_fu_4611_p4 = ap_const_lv22_0) else "0";
    icmp_ln86_1_fu_5791_p2 <= "1" when (unsigned(add_ln85_1_fu_5785_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln86_2_fu_5844_p2 <= "1" when (unsigned(add_ln85_2_fu_5838_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln86_fu_5689_p2 <= "1" when (unsigned(add_ln85_fu_5683_p2) > unsigned(ap_const_lv8_5)) else "0";

    in_r_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, in_r_TVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln38_reg_15109)
    begin
        if (((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            in_r_TDATA_blk_n <= in_r_TVALID;
        else 
            in_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_r_TREADY_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            in_r_TREADY <= ap_const_logic_1;
        else 
            in_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op2926 <= (weights_V_strb_V_empty_n and weights_V_last_V_empty_n and weights_V_keep_V_empty_n and weights_V_data_V_empty_n);

    l1_stripes_0_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln97_8_fu_5756_p1, zext_ln97_fu_8382_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_0_address0 <= zext_ln97_fu_8382_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_0_address0 <= zext_ln97_8_fu_5756_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_0_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln45_fu_4850_p1, zext_ln45_1_fu_5114_p1, ap_block_pp0_stage2, zext_ln45_2_fu_5252_p1, ap_block_pp0_stage3, zext_ln45_3_fu_5344_p1, ap_block_pp0_stage4, zext_ln45_4_fu_5427_p1, ap_block_pp0_stage5, zext_ln45_5_fu_5499_p1, ap_block_pp0_stage6, zext_ln45_6_fu_5597_p1, ap_block_pp0_stage7, zext_ln45_7_fu_5642_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln97_4_fu_8410_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_0_address1 <= zext_ln97_4_fu_8410_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_0_address1 <= zext_ln45_7_fu_5642_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_0_address1 <= zext_ln45_6_fu_5597_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_0_address1 <= zext_ln45_5_fu_5499_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_0_address1 <= zext_ln45_4_fu_5427_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_0_address1 <= zext_ln45_3_fu_5344_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_0_address1 <= zext_ln45_2_fu_5252_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_0_address1 <= zext_ln45_1_fu_5114_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_0_address1 <= zext_ln45_fu_4850_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l1_stripes_0_0_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            l1_stripes_0_0_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_0_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_2_reg_15384, ap_CS_fsm_pp0_stage2, p_Result_s_reg_15454, p_Result_2_reg_15476, p_Result_4_reg_15498, p_Result_5_reg_15520, p_Result_6_reg_15542, p_Result_7_reg_15564, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_4828_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_0_d1 <= p_Result_7_reg_15564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_0_d1 <= p_Result_6_reg_15542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_0_d1 <= p_Result_5_reg_15520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_0_d1 <= p_Result_4_reg_15498;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_0_d1 <= p_Result_2_reg_15476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_0_d1 <= p_Result_s_reg_15454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_0_d1 <= tmp_data_V_2_reg_15384(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_0_d1 <= trunc_ln681_fu_4828_p1;
            else 
                l1_stripes_0_0_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001, trunc_ln45_fu_4876_p1, trunc_ln45_1_fu_4880_p1, trunc_ln45_1_reg_15404, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln45_2_fu_5136_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln45_3_fu_5274_p1, trunc_ln45_4_reg_15635, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln45_5_reg_15670, trunc_ln45_6_reg_15703, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln45_7_reg_15713, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln45_8_reg_15735, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (trunc_ln45_8_reg_15735 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln45_7_reg_15713 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln45_6_reg_15703 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln45_5_reg_15670 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_4_reg_15635 = ap_const_lv2_0) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_3_fu_5274_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_2_fu_5136_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_fu_4880_p1 = ap_const_lv3_0) and (trunc_ln45_fu_4876_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            l1_stripes_0_0_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln97_8_fu_5756_p1, zext_ln97_fu_8382_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_1_address0 <= zext_ln97_fu_8382_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_1_address0 <= zext_ln97_8_fu_5756_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln45_fu_4850_p1, zext_ln45_1_fu_5114_p1, ap_block_pp0_stage2, zext_ln45_2_fu_5252_p1, ap_block_pp0_stage3, zext_ln45_3_fu_5344_p1, ap_block_pp0_stage4, zext_ln45_4_fu_5427_p1, ap_block_pp0_stage5, zext_ln45_5_fu_5499_p1, ap_block_pp0_stage6, zext_ln45_6_fu_5597_p1, ap_block_pp0_stage7, zext_ln45_7_fu_5642_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln97_4_fu_8410_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_1_address1 <= zext_ln97_4_fu_8410_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_1_address1 <= zext_ln45_7_fu_5642_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_1_address1 <= zext_ln45_6_fu_5597_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_1_address1 <= zext_ln45_5_fu_5499_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_1_address1 <= zext_ln45_4_fu_5427_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_1_address1 <= zext_ln45_3_fu_5344_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_1_address1 <= zext_ln45_2_fu_5252_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_1_address1 <= zext_ln45_1_fu_5114_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_1_address1 <= zext_ln45_fu_4850_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_1_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l1_stripes_0_1_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            l1_stripes_0_1_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_2_reg_15384, ap_CS_fsm_pp0_stage2, p_Result_s_reg_15454, p_Result_2_reg_15476, p_Result_4_reg_15498, p_Result_5_reg_15520, p_Result_6_reg_15542, p_Result_7_reg_15564, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_4828_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_1_d1 <= p_Result_7_reg_15564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_1_d1 <= p_Result_6_reg_15542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_1_d1 <= p_Result_5_reg_15520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_1_d1 <= p_Result_4_reg_15498;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_1_d1 <= p_Result_2_reg_15476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_1_d1 <= p_Result_s_reg_15454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_1_d1 <= tmp_data_V_2_reg_15384(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_1_d1 <= trunc_ln681_fu_4828_p1;
            else 
                l1_stripes_0_1_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001, trunc_ln45_fu_4876_p1, trunc_ln45_1_fu_4880_p1, trunc_ln45_1_reg_15404, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln45_2_fu_5136_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln45_3_fu_5274_p1, trunc_ln45_4_reg_15635, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln45_5_reg_15670, trunc_ln45_6_reg_15703, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln45_7_reg_15713, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln45_8_reg_15735, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (trunc_ln45_8_reg_15735 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln45_7_reg_15713 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln45_6_reg_15703 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln45_5_reg_15670 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_4_reg_15635 = ap_const_lv2_0) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_3_fu_5274_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_2_fu_5136_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_fu_4880_p1 = ap_const_lv3_1) and (trunc_ln45_fu_4876_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            l1_stripes_0_1_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln97_8_fu_5756_p1, zext_ln97_fu_8382_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_2_address0 <= zext_ln97_fu_8382_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_2_address0 <= zext_ln97_8_fu_5756_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln45_fu_4850_p1, zext_ln45_1_fu_5114_p1, ap_block_pp0_stage2, zext_ln45_2_fu_5252_p1, ap_block_pp0_stage3, zext_ln45_3_fu_5344_p1, ap_block_pp0_stage4, zext_ln45_4_fu_5427_p1, ap_block_pp0_stage5, zext_ln45_5_fu_5499_p1, ap_block_pp0_stage6, zext_ln45_6_fu_5597_p1, ap_block_pp0_stage7, zext_ln45_7_fu_5642_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln97_4_fu_8410_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_2_address1 <= zext_ln97_4_fu_8410_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_2_address1 <= zext_ln45_7_fu_5642_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_2_address1 <= zext_ln45_6_fu_5597_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_2_address1 <= zext_ln45_5_fu_5499_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_2_address1 <= zext_ln45_4_fu_5427_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_2_address1 <= zext_ln45_3_fu_5344_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_2_address1 <= zext_ln45_2_fu_5252_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_2_address1 <= zext_ln45_1_fu_5114_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_2_address1 <= zext_ln45_fu_4850_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_2_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l1_stripes_0_2_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            l1_stripes_0_2_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_2_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_2_reg_15384, ap_CS_fsm_pp0_stage2, p_Result_s_reg_15454, p_Result_2_reg_15476, p_Result_4_reg_15498, p_Result_5_reg_15520, p_Result_6_reg_15542, p_Result_7_reg_15564, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_4828_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_2_d1 <= p_Result_7_reg_15564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_2_d1 <= p_Result_6_reg_15542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_2_d1 <= p_Result_5_reg_15520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_2_d1 <= p_Result_4_reg_15498;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_2_d1 <= p_Result_2_reg_15476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_2_d1 <= p_Result_s_reg_15454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_2_d1 <= tmp_data_V_2_reg_15384(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_2_d1 <= trunc_ln681_fu_4828_p1;
            else 
                l1_stripes_0_2_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001, trunc_ln45_fu_4876_p1, trunc_ln45_1_fu_4880_p1, trunc_ln45_1_reg_15404, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln45_2_fu_5136_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln45_3_fu_5274_p1, trunc_ln45_4_reg_15635, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln45_5_reg_15670, trunc_ln45_6_reg_15703, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln45_7_reg_15713, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln45_8_reg_15735, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (trunc_ln45_8_reg_15735 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln45_7_reg_15713 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln45_6_reg_15703 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln45_5_reg_15670 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_4_reg_15635 = ap_const_lv2_0) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_3_fu_5274_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_2_fu_5136_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_fu_4880_p1 = ap_const_lv3_2) and (trunc_ln45_fu_4876_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            l1_stripes_0_2_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln97_8_fu_5756_p1, zext_ln97_fu_8382_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_3_address0 <= zext_ln97_fu_8382_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_3_address0 <= zext_ln97_8_fu_5756_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln45_fu_4850_p1, zext_ln45_1_fu_5114_p1, ap_block_pp0_stage2, zext_ln45_2_fu_5252_p1, ap_block_pp0_stage3, zext_ln45_3_fu_5344_p1, ap_block_pp0_stage4, zext_ln45_4_fu_5427_p1, ap_block_pp0_stage5, zext_ln45_5_fu_5499_p1, ap_block_pp0_stage6, zext_ln45_6_fu_5597_p1, ap_block_pp0_stage7, zext_ln45_7_fu_5642_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln97_4_fu_8410_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_3_address1 <= zext_ln97_4_fu_8410_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_3_address1 <= zext_ln45_7_fu_5642_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_3_address1 <= zext_ln45_6_fu_5597_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_3_address1 <= zext_ln45_5_fu_5499_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_3_address1 <= zext_ln45_4_fu_5427_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_3_address1 <= zext_ln45_3_fu_5344_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_3_address1 <= zext_ln45_2_fu_5252_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_3_address1 <= zext_ln45_1_fu_5114_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_3_address1 <= zext_ln45_fu_4850_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_3_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l1_stripes_0_3_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            l1_stripes_0_3_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_3_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_2_reg_15384, ap_CS_fsm_pp0_stage2, p_Result_s_reg_15454, p_Result_2_reg_15476, p_Result_4_reg_15498, p_Result_5_reg_15520, p_Result_6_reg_15542, p_Result_7_reg_15564, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_4828_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_3_d1 <= p_Result_7_reg_15564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_3_d1 <= p_Result_6_reg_15542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_3_d1 <= p_Result_5_reg_15520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_3_d1 <= p_Result_4_reg_15498;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_3_d1 <= p_Result_2_reg_15476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_3_d1 <= p_Result_s_reg_15454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_3_d1 <= tmp_data_V_2_reg_15384(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_3_d1 <= trunc_ln681_fu_4828_p1;
            else 
                l1_stripes_0_3_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001, trunc_ln45_fu_4876_p1, trunc_ln45_1_fu_4880_p1, trunc_ln45_1_reg_15404, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln45_2_fu_5136_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln45_3_fu_5274_p1, trunc_ln45_4_reg_15635, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln45_5_reg_15670, trunc_ln45_6_reg_15703, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln45_7_reg_15713, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln45_8_reg_15735, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (trunc_ln45_8_reg_15735 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln45_7_reg_15713 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln45_6_reg_15703 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln45_5_reg_15670 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_4_reg_15635 = ap_const_lv2_0) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_3_fu_5274_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_2_fu_5136_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_fu_4880_p1 = ap_const_lv3_3) and (trunc_ln45_fu_4876_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            l1_stripes_0_3_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln97_8_fu_5756_p1, zext_ln97_fu_8382_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_4_address0 <= zext_ln97_fu_8382_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_4_address0 <= zext_ln97_8_fu_5756_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln45_fu_4850_p1, zext_ln45_1_fu_5114_p1, ap_block_pp0_stage2, zext_ln45_2_fu_5252_p1, ap_block_pp0_stage3, zext_ln45_3_fu_5344_p1, ap_block_pp0_stage4, zext_ln45_4_fu_5427_p1, ap_block_pp0_stage5, zext_ln45_5_fu_5499_p1, ap_block_pp0_stage6, zext_ln45_6_fu_5597_p1, ap_block_pp0_stage7, zext_ln45_7_fu_5642_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln97_4_fu_8410_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_4_address1 <= zext_ln97_4_fu_8410_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_4_address1 <= zext_ln45_7_fu_5642_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_4_address1 <= zext_ln45_6_fu_5597_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_4_address1 <= zext_ln45_5_fu_5499_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_4_address1 <= zext_ln45_4_fu_5427_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_4_address1 <= zext_ln45_3_fu_5344_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_4_address1 <= zext_ln45_2_fu_5252_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_4_address1 <= zext_ln45_1_fu_5114_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_4_address1 <= zext_ln45_fu_4850_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l1_stripes_0_4_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            l1_stripes_0_4_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_4_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_2_reg_15384, ap_CS_fsm_pp0_stage2, p_Result_s_reg_15454, p_Result_2_reg_15476, p_Result_4_reg_15498, p_Result_5_reg_15520, p_Result_6_reg_15542, p_Result_7_reg_15564, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_4828_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_4_d1 <= p_Result_7_reg_15564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_4_d1 <= p_Result_6_reg_15542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_4_d1 <= p_Result_5_reg_15520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_4_d1 <= p_Result_4_reg_15498;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_4_d1 <= p_Result_2_reg_15476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_4_d1 <= p_Result_s_reg_15454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_4_d1 <= tmp_data_V_2_reg_15384(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_4_d1 <= trunc_ln681_fu_4828_p1;
            else 
                l1_stripes_0_4_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001, trunc_ln45_fu_4876_p1, trunc_ln45_1_fu_4880_p1, trunc_ln45_1_reg_15404, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln45_2_fu_5136_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln45_3_fu_5274_p1, trunc_ln45_4_reg_15635, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln45_5_reg_15670, trunc_ln45_6_reg_15703, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln45_7_reg_15713, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln45_8_reg_15735, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (trunc_ln45_8_reg_15735 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln45_7_reg_15713 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln45_6_reg_15703 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln45_5_reg_15670 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_4_reg_15635 = ap_const_lv2_0) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_3_fu_5274_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_2_fu_5136_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_fu_4880_p1 = ap_const_lv3_4) and (trunc_ln45_fu_4876_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            l1_stripes_0_4_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln97_8_fu_5756_p1, zext_ln97_fu_8382_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_5_address0 <= zext_ln97_fu_8382_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_5_address0 <= zext_ln97_8_fu_5756_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln45_fu_4850_p1, zext_ln45_1_fu_5114_p1, ap_block_pp0_stage2, zext_ln45_2_fu_5252_p1, ap_block_pp0_stage3, zext_ln45_3_fu_5344_p1, ap_block_pp0_stage4, zext_ln45_4_fu_5427_p1, ap_block_pp0_stage5, zext_ln45_5_fu_5499_p1, ap_block_pp0_stage6, zext_ln45_6_fu_5597_p1, ap_block_pp0_stage7, zext_ln45_7_fu_5642_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln97_4_fu_8410_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_5_address1 <= zext_ln97_4_fu_8410_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_5_address1 <= zext_ln45_7_fu_5642_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_5_address1 <= zext_ln45_6_fu_5597_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_5_address1 <= zext_ln45_5_fu_5499_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_5_address1 <= zext_ln45_4_fu_5427_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_5_address1 <= zext_ln45_3_fu_5344_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_5_address1 <= zext_ln45_2_fu_5252_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_5_address1 <= zext_ln45_1_fu_5114_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_5_address1 <= zext_ln45_fu_4850_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l1_stripes_0_5_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            l1_stripes_0_5_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_5_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_2_reg_15384, ap_CS_fsm_pp0_stage2, p_Result_s_reg_15454, p_Result_2_reg_15476, p_Result_4_reg_15498, p_Result_5_reg_15520, p_Result_6_reg_15542, p_Result_7_reg_15564, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_4828_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_5_d1 <= p_Result_7_reg_15564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_5_d1 <= p_Result_6_reg_15542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_5_d1 <= p_Result_5_reg_15520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_5_d1 <= p_Result_4_reg_15498;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_5_d1 <= p_Result_2_reg_15476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_5_d1 <= p_Result_s_reg_15454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_5_d1 <= tmp_data_V_2_reg_15384(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_5_d1 <= trunc_ln681_fu_4828_p1;
            else 
                l1_stripes_0_5_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001, trunc_ln45_fu_4876_p1, trunc_ln45_1_fu_4880_p1, trunc_ln45_1_reg_15404, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln45_2_fu_5136_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln45_3_fu_5274_p1, trunc_ln45_4_reg_15635, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln45_5_reg_15670, trunc_ln45_6_reg_15703, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln45_7_reg_15713, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln45_8_reg_15735, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (trunc_ln45_8_reg_15735 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce)) or (not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln45_7_reg_15713 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce)) or (not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln45_6_reg_15703 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce)) or (not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln45_5_reg_15670 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce)) or (not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_4_reg_15635 = ap_const_lv2_0)) or (not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_3_fu_5274_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or (not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_2_fu_5136_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or (not((trunc_ln45_1_fu_4880_p1 = ap_const_lv3_0)) and not((trunc_ln45_1_fu_4880_p1 = ap_const_lv3_1)) and not((trunc_ln45_1_fu_4880_p1 = ap_const_lv3_2)) and not((trunc_ln45_1_fu_4880_p1 = ap_const_lv3_3)) and not((trunc_ln45_1_fu_4880_p1 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_fu_4876_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            l1_stripes_0_5_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln97_8_fu_5756_p1, zext_ln97_fu_8382_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_0_address0 <= zext_ln97_fu_8382_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_0_address0 <= zext_ln97_8_fu_5756_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_0_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln45_fu_4850_p1, zext_ln45_1_fu_5114_p1, ap_block_pp0_stage2, zext_ln45_2_fu_5252_p1, ap_block_pp0_stage3, zext_ln45_3_fu_5344_p1, ap_block_pp0_stage4, zext_ln45_4_fu_5427_p1, ap_block_pp0_stage5, zext_ln45_5_fu_5499_p1, ap_block_pp0_stage6, zext_ln45_6_fu_5597_p1, ap_block_pp0_stage7, zext_ln45_7_fu_5642_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln97_4_fu_8410_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_0_address1 <= zext_ln97_4_fu_8410_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_0_address1 <= zext_ln45_7_fu_5642_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_0_address1 <= zext_ln45_6_fu_5597_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_0_address1 <= zext_ln45_5_fu_5499_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_0_address1 <= zext_ln45_4_fu_5427_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_0_address1 <= zext_ln45_3_fu_5344_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_0_address1 <= zext_ln45_2_fu_5252_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_0_address1 <= zext_ln45_1_fu_5114_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_0_address1 <= zext_ln45_fu_4850_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l1_stripes_1_0_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            l1_stripes_1_0_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_0_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_2_reg_15384, ap_CS_fsm_pp0_stage2, p_Result_s_reg_15454, p_Result_2_reg_15476, p_Result_4_reg_15498, p_Result_5_reg_15520, p_Result_6_reg_15542, p_Result_7_reg_15564, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_4828_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_0_d1 <= p_Result_7_reg_15564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_0_d1 <= p_Result_6_reg_15542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_0_d1 <= p_Result_5_reg_15520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_0_d1 <= p_Result_4_reg_15498;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_0_d1 <= p_Result_2_reg_15476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_0_d1 <= p_Result_s_reg_15454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_0_d1 <= tmp_data_V_2_reg_15384(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_0_d1 <= trunc_ln681_fu_4828_p1;
            else 
                l1_stripes_1_0_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001, trunc_ln45_fu_4876_p1, trunc_ln45_1_fu_4880_p1, trunc_ln45_1_reg_15404, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln45_2_fu_5136_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln45_3_fu_5274_p1, trunc_ln45_4_reg_15635, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln45_5_reg_15670, trunc_ln45_6_reg_15703, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln45_7_reg_15713, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln45_8_reg_15735, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (trunc_ln45_8_reg_15735 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln45_7_reg_15713 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln45_6_reg_15703 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln45_5_reg_15670 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_4_reg_15635 = ap_const_lv2_1) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_3_fu_5274_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_2_fu_5136_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_fu_4880_p1 = ap_const_lv3_0) and (trunc_ln45_fu_4876_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            l1_stripes_1_0_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln97_8_fu_5756_p1, zext_ln97_fu_8382_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_1_address0 <= zext_ln97_fu_8382_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_1_address0 <= zext_ln97_8_fu_5756_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln45_fu_4850_p1, zext_ln45_1_fu_5114_p1, ap_block_pp0_stage2, zext_ln45_2_fu_5252_p1, ap_block_pp0_stage3, zext_ln45_3_fu_5344_p1, ap_block_pp0_stage4, zext_ln45_4_fu_5427_p1, ap_block_pp0_stage5, zext_ln45_5_fu_5499_p1, ap_block_pp0_stage6, zext_ln45_6_fu_5597_p1, ap_block_pp0_stage7, zext_ln45_7_fu_5642_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln97_4_fu_8410_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_1_address1 <= zext_ln97_4_fu_8410_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_1_address1 <= zext_ln45_7_fu_5642_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_1_address1 <= zext_ln45_6_fu_5597_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_1_address1 <= zext_ln45_5_fu_5499_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_1_address1 <= zext_ln45_4_fu_5427_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_1_address1 <= zext_ln45_3_fu_5344_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_1_address1 <= zext_ln45_2_fu_5252_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_1_address1 <= zext_ln45_1_fu_5114_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_1_address1 <= zext_ln45_fu_4850_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_1_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l1_stripes_1_1_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            l1_stripes_1_1_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_2_reg_15384, ap_CS_fsm_pp0_stage2, p_Result_s_reg_15454, p_Result_2_reg_15476, p_Result_4_reg_15498, p_Result_5_reg_15520, p_Result_6_reg_15542, p_Result_7_reg_15564, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_4828_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_1_d1 <= p_Result_7_reg_15564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_1_d1 <= p_Result_6_reg_15542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_1_d1 <= p_Result_5_reg_15520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_1_d1 <= p_Result_4_reg_15498;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_1_d1 <= p_Result_2_reg_15476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_1_d1 <= p_Result_s_reg_15454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_1_d1 <= tmp_data_V_2_reg_15384(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_1_d1 <= trunc_ln681_fu_4828_p1;
            else 
                l1_stripes_1_1_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001, trunc_ln45_fu_4876_p1, trunc_ln45_1_fu_4880_p1, trunc_ln45_1_reg_15404, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln45_2_fu_5136_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln45_3_fu_5274_p1, trunc_ln45_4_reg_15635, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln45_5_reg_15670, trunc_ln45_6_reg_15703, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln45_7_reg_15713, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln45_8_reg_15735, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (trunc_ln45_8_reg_15735 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln45_7_reg_15713 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln45_6_reg_15703 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln45_5_reg_15670 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_4_reg_15635 = ap_const_lv2_1) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_3_fu_5274_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_2_fu_5136_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_fu_4880_p1 = ap_const_lv3_1) and (trunc_ln45_fu_4876_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            l1_stripes_1_1_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln97_8_fu_5756_p1, zext_ln97_fu_8382_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_2_address0 <= zext_ln97_fu_8382_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_2_address0 <= zext_ln97_8_fu_5756_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln45_fu_4850_p1, zext_ln45_1_fu_5114_p1, ap_block_pp0_stage2, zext_ln45_2_fu_5252_p1, ap_block_pp0_stage3, zext_ln45_3_fu_5344_p1, ap_block_pp0_stage4, zext_ln45_4_fu_5427_p1, ap_block_pp0_stage5, zext_ln45_5_fu_5499_p1, ap_block_pp0_stage6, zext_ln45_6_fu_5597_p1, ap_block_pp0_stage7, zext_ln45_7_fu_5642_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln97_4_fu_8410_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_2_address1 <= zext_ln97_4_fu_8410_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_2_address1 <= zext_ln45_7_fu_5642_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_2_address1 <= zext_ln45_6_fu_5597_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_2_address1 <= zext_ln45_5_fu_5499_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_2_address1 <= zext_ln45_4_fu_5427_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_2_address1 <= zext_ln45_3_fu_5344_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_2_address1 <= zext_ln45_2_fu_5252_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_2_address1 <= zext_ln45_1_fu_5114_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_2_address1 <= zext_ln45_fu_4850_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_2_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l1_stripes_1_2_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            l1_stripes_1_2_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_2_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_2_reg_15384, ap_CS_fsm_pp0_stage2, p_Result_s_reg_15454, p_Result_2_reg_15476, p_Result_4_reg_15498, p_Result_5_reg_15520, p_Result_6_reg_15542, p_Result_7_reg_15564, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_4828_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_2_d1 <= p_Result_7_reg_15564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_2_d1 <= p_Result_6_reg_15542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_2_d1 <= p_Result_5_reg_15520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_2_d1 <= p_Result_4_reg_15498;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_2_d1 <= p_Result_2_reg_15476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_2_d1 <= p_Result_s_reg_15454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_2_d1 <= tmp_data_V_2_reg_15384(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_2_d1 <= trunc_ln681_fu_4828_p1;
            else 
                l1_stripes_1_2_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001, trunc_ln45_fu_4876_p1, trunc_ln45_1_fu_4880_p1, trunc_ln45_1_reg_15404, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln45_2_fu_5136_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln45_3_fu_5274_p1, trunc_ln45_4_reg_15635, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln45_5_reg_15670, trunc_ln45_6_reg_15703, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln45_7_reg_15713, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln45_8_reg_15735, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (trunc_ln45_8_reg_15735 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln45_7_reg_15713 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln45_6_reg_15703 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln45_5_reg_15670 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_4_reg_15635 = ap_const_lv2_1) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_3_fu_5274_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_2_fu_5136_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_fu_4880_p1 = ap_const_lv3_2) and (trunc_ln45_fu_4876_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            l1_stripes_1_2_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln97_8_fu_5756_p1, zext_ln97_fu_8382_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_3_address0 <= zext_ln97_fu_8382_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_3_address0 <= zext_ln97_8_fu_5756_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln45_fu_4850_p1, zext_ln45_1_fu_5114_p1, ap_block_pp0_stage2, zext_ln45_2_fu_5252_p1, ap_block_pp0_stage3, zext_ln45_3_fu_5344_p1, ap_block_pp0_stage4, zext_ln45_4_fu_5427_p1, ap_block_pp0_stage5, zext_ln45_5_fu_5499_p1, ap_block_pp0_stage6, zext_ln45_6_fu_5597_p1, ap_block_pp0_stage7, zext_ln45_7_fu_5642_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln97_4_fu_8410_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_3_address1 <= zext_ln97_4_fu_8410_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_3_address1 <= zext_ln45_7_fu_5642_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_3_address1 <= zext_ln45_6_fu_5597_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_3_address1 <= zext_ln45_5_fu_5499_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_3_address1 <= zext_ln45_4_fu_5427_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_3_address1 <= zext_ln45_3_fu_5344_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_3_address1 <= zext_ln45_2_fu_5252_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_3_address1 <= zext_ln45_1_fu_5114_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_3_address1 <= zext_ln45_fu_4850_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_3_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l1_stripes_1_3_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            l1_stripes_1_3_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_3_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_2_reg_15384, ap_CS_fsm_pp0_stage2, p_Result_s_reg_15454, p_Result_2_reg_15476, p_Result_4_reg_15498, p_Result_5_reg_15520, p_Result_6_reg_15542, p_Result_7_reg_15564, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_4828_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_3_d1 <= p_Result_7_reg_15564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_3_d1 <= p_Result_6_reg_15542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_3_d1 <= p_Result_5_reg_15520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_3_d1 <= p_Result_4_reg_15498;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_3_d1 <= p_Result_2_reg_15476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_3_d1 <= p_Result_s_reg_15454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_3_d1 <= tmp_data_V_2_reg_15384(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_3_d1 <= trunc_ln681_fu_4828_p1;
            else 
                l1_stripes_1_3_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001, trunc_ln45_fu_4876_p1, trunc_ln45_1_fu_4880_p1, trunc_ln45_1_reg_15404, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln45_2_fu_5136_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln45_3_fu_5274_p1, trunc_ln45_4_reg_15635, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln45_5_reg_15670, trunc_ln45_6_reg_15703, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln45_7_reg_15713, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln45_8_reg_15735, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (trunc_ln45_8_reg_15735 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln45_7_reg_15713 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln45_6_reg_15703 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln45_5_reg_15670 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_4_reg_15635 = ap_const_lv2_1) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_3_fu_5274_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_2_fu_5136_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_fu_4880_p1 = ap_const_lv3_3) and (trunc_ln45_fu_4876_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            l1_stripes_1_3_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln97_8_fu_5756_p1, zext_ln97_fu_8382_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_4_address0 <= zext_ln97_fu_8382_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_4_address0 <= zext_ln97_8_fu_5756_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln45_fu_4850_p1, zext_ln45_1_fu_5114_p1, ap_block_pp0_stage2, zext_ln45_2_fu_5252_p1, ap_block_pp0_stage3, zext_ln45_3_fu_5344_p1, ap_block_pp0_stage4, zext_ln45_4_fu_5427_p1, ap_block_pp0_stage5, zext_ln45_5_fu_5499_p1, ap_block_pp0_stage6, zext_ln45_6_fu_5597_p1, ap_block_pp0_stage7, zext_ln45_7_fu_5642_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln97_4_fu_8410_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_4_address1 <= zext_ln97_4_fu_8410_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_4_address1 <= zext_ln45_7_fu_5642_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_4_address1 <= zext_ln45_6_fu_5597_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_4_address1 <= zext_ln45_5_fu_5499_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_4_address1 <= zext_ln45_4_fu_5427_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_4_address1 <= zext_ln45_3_fu_5344_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_4_address1 <= zext_ln45_2_fu_5252_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_4_address1 <= zext_ln45_1_fu_5114_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_4_address1 <= zext_ln45_fu_4850_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l1_stripes_1_4_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            l1_stripes_1_4_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_4_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_2_reg_15384, ap_CS_fsm_pp0_stage2, p_Result_s_reg_15454, p_Result_2_reg_15476, p_Result_4_reg_15498, p_Result_5_reg_15520, p_Result_6_reg_15542, p_Result_7_reg_15564, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_4828_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_4_d1 <= p_Result_7_reg_15564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_4_d1 <= p_Result_6_reg_15542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_4_d1 <= p_Result_5_reg_15520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_4_d1 <= p_Result_4_reg_15498;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_4_d1 <= p_Result_2_reg_15476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_4_d1 <= p_Result_s_reg_15454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_4_d1 <= tmp_data_V_2_reg_15384(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_4_d1 <= trunc_ln681_fu_4828_p1;
            else 
                l1_stripes_1_4_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001, trunc_ln45_fu_4876_p1, trunc_ln45_1_fu_4880_p1, trunc_ln45_1_reg_15404, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln45_2_fu_5136_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln45_3_fu_5274_p1, trunc_ln45_4_reg_15635, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln45_5_reg_15670, trunc_ln45_6_reg_15703, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln45_7_reg_15713, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln45_8_reg_15735, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (trunc_ln45_8_reg_15735 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln45_7_reg_15713 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln45_6_reg_15703 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln45_5_reg_15670 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_4_reg_15635 = ap_const_lv2_1) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_3_fu_5274_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_2_fu_5136_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or ((icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_fu_4880_p1 = ap_const_lv3_4) and (trunc_ln45_fu_4876_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            l1_stripes_1_4_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln97_8_fu_5756_p1, zext_ln97_fu_8382_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_5_address0 <= zext_ln97_fu_8382_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_5_address0 <= zext_ln97_8_fu_5756_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln45_fu_4850_p1, zext_ln45_1_fu_5114_p1, ap_block_pp0_stage2, zext_ln45_2_fu_5252_p1, ap_block_pp0_stage3, zext_ln45_3_fu_5344_p1, ap_block_pp0_stage4, zext_ln45_4_fu_5427_p1, ap_block_pp0_stage5, zext_ln45_5_fu_5499_p1, ap_block_pp0_stage6, zext_ln45_6_fu_5597_p1, ap_block_pp0_stage7, zext_ln45_7_fu_5642_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln97_4_fu_8410_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_5_address1 <= zext_ln97_4_fu_8410_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_5_address1 <= zext_ln45_7_fu_5642_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_5_address1 <= zext_ln45_6_fu_5597_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_5_address1 <= zext_ln45_5_fu_5499_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_5_address1 <= zext_ln45_4_fu_5427_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_5_address1 <= zext_ln45_3_fu_5344_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_5_address1 <= zext_ln45_2_fu_5252_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_5_address1 <= zext_ln45_1_fu_5114_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_5_address1 <= zext_ln45_fu_4850_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l1_stripes_1_5_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            l1_stripes_1_5_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_5_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_2_reg_15384, ap_CS_fsm_pp0_stage2, p_Result_s_reg_15454, p_Result_2_reg_15476, p_Result_4_reg_15498, p_Result_5_reg_15520, p_Result_6_reg_15542, p_Result_7_reg_15564, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_4828_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_5_d1 <= p_Result_7_reg_15564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_5_d1 <= p_Result_6_reg_15542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_5_d1 <= p_Result_5_reg_15520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_5_d1 <= p_Result_4_reg_15498;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_5_d1 <= p_Result_2_reg_15476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_5_d1 <= p_Result_s_reg_15454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_5_d1 <= tmp_data_V_2_reg_15384(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_5_d1 <= trunc_ln681_fu_4828_p1;
            else 
                l1_stripes_1_5_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001, trunc_ln45_fu_4876_p1, trunc_ln45_1_fu_4880_p1, trunc_ln45_1_reg_15404, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln45_2_fu_5136_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln45_3_fu_5274_p1, trunc_ln45_4_reg_15635, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln45_5_reg_15670, trunc_ln45_6_reg_15703, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln45_7_reg_15713, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln45_8_reg_15735, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (trunc_ln45_8_reg_15735 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce)) or (not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln45_7_reg_15713 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce)) or (not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln45_6_reg_15703 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce)) or (not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln45_5_reg_15670 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce)) or (not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_4_reg_15635 = ap_const_lv2_1)) or (not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_3_fu_5274_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or (not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_2_fu_5136_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or (not((trunc_ln45_1_fu_4880_p1 = ap_const_lv3_0)) and not((trunc_ln45_1_fu_4880_p1 = ap_const_lv3_1)) and not((trunc_ln45_1_fu_4880_p1 = ap_const_lv3_2)) and not((trunc_ln45_1_fu_4880_p1 = ap_const_lv3_3)) and not((trunc_ln45_1_fu_4880_p1 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_fu_4876_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            l1_stripes_1_5_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln97_8_fu_5756_p1, zext_ln97_fu_8382_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_0_address0 <= zext_ln97_fu_8382_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_0_address0 <= zext_ln97_8_fu_5756_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_0_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln45_fu_4850_p1, zext_ln45_1_fu_5114_p1, ap_block_pp0_stage2, zext_ln45_2_fu_5252_p1, ap_block_pp0_stage3, zext_ln45_3_fu_5344_p1, ap_block_pp0_stage4, zext_ln45_4_fu_5427_p1, ap_block_pp0_stage5, zext_ln45_5_fu_5499_p1, ap_block_pp0_stage6, zext_ln45_6_fu_5597_p1, ap_block_pp0_stage7, zext_ln45_7_fu_5642_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln97_4_fu_8410_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_0_address1 <= zext_ln97_4_fu_8410_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_0_address1 <= zext_ln45_7_fu_5642_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_0_address1 <= zext_ln45_6_fu_5597_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_0_address1 <= zext_ln45_5_fu_5499_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_0_address1 <= zext_ln45_4_fu_5427_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_0_address1 <= zext_ln45_3_fu_5344_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_0_address1 <= zext_ln45_2_fu_5252_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_0_address1 <= zext_ln45_1_fu_5114_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_0_address1 <= zext_ln45_fu_4850_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l1_stripes_2_0_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            l1_stripes_2_0_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_0_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_2_reg_15384, ap_CS_fsm_pp0_stage2, p_Result_s_reg_15454, p_Result_2_reg_15476, p_Result_4_reg_15498, p_Result_5_reg_15520, p_Result_6_reg_15542, p_Result_7_reg_15564, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_4828_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_0_d1 <= p_Result_7_reg_15564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_0_d1 <= p_Result_6_reg_15542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_0_d1 <= p_Result_5_reg_15520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_0_d1 <= p_Result_4_reg_15498;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_0_d1 <= p_Result_2_reg_15476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_0_d1 <= p_Result_s_reg_15454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_0_d1 <= tmp_data_V_2_reg_15384(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_0_d1 <= trunc_ln681_fu_4828_p1;
            else 
                l1_stripes_2_0_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001, trunc_ln45_fu_4876_p1, trunc_ln45_1_fu_4880_p1, trunc_ln45_1_reg_15404, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln45_2_fu_5136_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln45_3_fu_5274_p1, trunc_ln45_4_reg_15635, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln45_5_reg_15670, trunc_ln45_6_reg_15703, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln45_7_reg_15713, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln45_8_reg_15735, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln45_8_reg_15735 = ap_const_lv2_0)) and not((trunc_ln45_8_reg_15735 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or (not((trunc_ln45_7_reg_15713 = ap_const_lv2_0)) and not((trunc_ln45_7_reg_15713 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or (not((trunc_ln45_6_reg_15703 = ap_const_lv2_0)) and not((trunc_ln45_6_reg_15703 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or (not((trunc_ln45_5_reg_15670 = ap_const_lv2_0)) and not((trunc_ln45_5_reg_15670 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or (not((trunc_ln45_4_reg_15635 = ap_const_lv2_0)) and not((trunc_ln45_4_reg_15635 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or (not((trunc_ln45_3_fu_5274_p1 = ap_const_lv2_0)) and not((trunc_ln45_3_fu_5274_p1 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or (not((trunc_ln45_2_fu_5136_p1 = ap_const_lv2_0)) and not((trunc_ln45_2_fu_5136_p1 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_0)) or (not((trunc_ln45_fu_4876_p1 = ap_const_lv2_0)) and not((trunc_ln45_fu_4876_p1 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_fu_4880_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            l1_stripes_2_0_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln97_8_fu_5756_p1, zext_ln97_fu_8382_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_1_address0 <= zext_ln97_fu_8382_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_1_address0 <= zext_ln97_8_fu_5756_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln45_fu_4850_p1, zext_ln45_1_fu_5114_p1, ap_block_pp0_stage2, zext_ln45_2_fu_5252_p1, ap_block_pp0_stage3, zext_ln45_3_fu_5344_p1, ap_block_pp0_stage4, zext_ln45_4_fu_5427_p1, ap_block_pp0_stage5, zext_ln45_5_fu_5499_p1, ap_block_pp0_stage6, zext_ln45_6_fu_5597_p1, ap_block_pp0_stage7, zext_ln45_7_fu_5642_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln97_4_fu_8410_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_1_address1 <= zext_ln97_4_fu_8410_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_1_address1 <= zext_ln45_7_fu_5642_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_1_address1 <= zext_ln45_6_fu_5597_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_1_address1 <= zext_ln45_5_fu_5499_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_1_address1 <= zext_ln45_4_fu_5427_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_1_address1 <= zext_ln45_3_fu_5344_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_1_address1 <= zext_ln45_2_fu_5252_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_1_address1 <= zext_ln45_1_fu_5114_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_1_address1 <= zext_ln45_fu_4850_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_1_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l1_stripes_2_1_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            l1_stripes_2_1_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_2_reg_15384, ap_CS_fsm_pp0_stage2, p_Result_s_reg_15454, p_Result_2_reg_15476, p_Result_4_reg_15498, p_Result_5_reg_15520, p_Result_6_reg_15542, p_Result_7_reg_15564, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_4828_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_1_d1 <= p_Result_7_reg_15564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_1_d1 <= p_Result_6_reg_15542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_1_d1 <= p_Result_5_reg_15520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_1_d1 <= p_Result_4_reg_15498;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_1_d1 <= p_Result_2_reg_15476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_1_d1 <= p_Result_s_reg_15454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_1_d1 <= tmp_data_V_2_reg_15384(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_1_d1 <= trunc_ln681_fu_4828_p1;
            else 
                l1_stripes_2_1_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001, trunc_ln45_fu_4876_p1, trunc_ln45_1_fu_4880_p1, trunc_ln45_1_reg_15404, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln45_2_fu_5136_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln45_3_fu_5274_p1, trunc_ln45_4_reg_15635, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln45_5_reg_15670, trunc_ln45_6_reg_15703, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln45_7_reg_15713, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln45_8_reg_15735, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln45_8_reg_15735 = ap_const_lv2_0)) and not((trunc_ln45_8_reg_15735 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or (not((trunc_ln45_7_reg_15713 = ap_const_lv2_0)) and not((trunc_ln45_7_reg_15713 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or (not((trunc_ln45_6_reg_15703 = ap_const_lv2_0)) and not((trunc_ln45_6_reg_15703 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or (not((trunc_ln45_5_reg_15670 = ap_const_lv2_0)) and not((trunc_ln45_5_reg_15670 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or (not((trunc_ln45_4_reg_15635 = ap_const_lv2_0)) and not((trunc_ln45_4_reg_15635 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or (not((trunc_ln45_3_fu_5274_p1 = ap_const_lv2_0)) and not((trunc_ln45_3_fu_5274_p1 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or (not((trunc_ln45_2_fu_5136_p1 = ap_const_lv2_0)) and not((trunc_ln45_2_fu_5136_p1 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_1)) or (not((trunc_ln45_fu_4876_p1 = ap_const_lv2_0)) and not((trunc_ln45_fu_4876_p1 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_fu_4880_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            l1_stripes_2_1_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln97_8_fu_5756_p1, zext_ln97_fu_8382_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_2_address0 <= zext_ln97_fu_8382_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_2_address0 <= zext_ln97_8_fu_5756_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln45_fu_4850_p1, zext_ln45_1_fu_5114_p1, ap_block_pp0_stage2, zext_ln45_2_fu_5252_p1, ap_block_pp0_stage3, zext_ln45_3_fu_5344_p1, ap_block_pp0_stage4, zext_ln45_4_fu_5427_p1, ap_block_pp0_stage5, zext_ln45_5_fu_5499_p1, ap_block_pp0_stage6, zext_ln45_6_fu_5597_p1, ap_block_pp0_stage7, zext_ln45_7_fu_5642_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln97_4_fu_8410_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_2_address1 <= zext_ln97_4_fu_8410_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_2_address1 <= zext_ln45_7_fu_5642_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_2_address1 <= zext_ln45_6_fu_5597_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_2_address1 <= zext_ln45_5_fu_5499_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_2_address1 <= zext_ln45_4_fu_5427_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_2_address1 <= zext_ln45_3_fu_5344_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_2_address1 <= zext_ln45_2_fu_5252_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_2_address1 <= zext_ln45_1_fu_5114_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_2_address1 <= zext_ln45_fu_4850_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_2_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l1_stripes_2_2_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            l1_stripes_2_2_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_2_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_2_reg_15384, ap_CS_fsm_pp0_stage2, p_Result_s_reg_15454, p_Result_2_reg_15476, p_Result_4_reg_15498, p_Result_5_reg_15520, p_Result_6_reg_15542, p_Result_7_reg_15564, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_4828_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_2_d1 <= p_Result_7_reg_15564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_2_d1 <= p_Result_6_reg_15542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_2_d1 <= p_Result_5_reg_15520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_2_d1 <= p_Result_4_reg_15498;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_2_d1 <= p_Result_2_reg_15476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_2_d1 <= p_Result_s_reg_15454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_2_d1 <= tmp_data_V_2_reg_15384(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_2_d1 <= trunc_ln681_fu_4828_p1;
            else 
                l1_stripes_2_2_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001, trunc_ln45_fu_4876_p1, trunc_ln45_1_fu_4880_p1, trunc_ln45_1_reg_15404, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln45_2_fu_5136_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln45_3_fu_5274_p1, trunc_ln45_4_reg_15635, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln45_5_reg_15670, trunc_ln45_6_reg_15703, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln45_7_reg_15713, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln45_8_reg_15735, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln45_8_reg_15735 = ap_const_lv2_0)) and not((trunc_ln45_8_reg_15735 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or (not((trunc_ln45_7_reg_15713 = ap_const_lv2_0)) and not((trunc_ln45_7_reg_15713 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or (not((trunc_ln45_6_reg_15703 = ap_const_lv2_0)) and not((trunc_ln45_6_reg_15703 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or (not((trunc_ln45_5_reg_15670 = ap_const_lv2_0)) and not((trunc_ln45_5_reg_15670 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or (not((trunc_ln45_4_reg_15635 = ap_const_lv2_0)) and not((trunc_ln45_4_reg_15635 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or (not((trunc_ln45_3_fu_5274_p1 = ap_const_lv2_0)) and not((trunc_ln45_3_fu_5274_p1 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or (not((trunc_ln45_2_fu_5136_p1 = ap_const_lv2_0)) and not((trunc_ln45_2_fu_5136_p1 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_2)) or (not((trunc_ln45_fu_4876_p1 = ap_const_lv2_0)) and not((trunc_ln45_fu_4876_p1 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_fu_4880_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            l1_stripes_2_2_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln97_8_fu_5756_p1, zext_ln97_fu_8382_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_3_address0 <= zext_ln97_fu_8382_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_3_address0 <= zext_ln97_8_fu_5756_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln45_fu_4850_p1, zext_ln45_1_fu_5114_p1, ap_block_pp0_stage2, zext_ln45_2_fu_5252_p1, ap_block_pp0_stage3, zext_ln45_3_fu_5344_p1, ap_block_pp0_stage4, zext_ln45_4_fu_5427_p1, ap_block_pp0_stage5, zext_ln45_5_fu_5499_p1, ap_block_pp0_stage6, zext_ln45_6_fu_5597_p1, ap_block_pp0_stage7, zext_ln45_7_fu_5642_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln97_4_fu_8410_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_3_address1 <= zext_ln97_4_fu_8410_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_3_address1 <= zext_ln45_7_fu_5642_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_3_address1 <= zext_ln45_6_fu_5597_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_3_address1 <= zext_ln45_5_fu_5499_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_3_address1 <= zext_ln45_4_fu_5427_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_3_address1 <= zext_ln45_3_fu_5344_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_3_address1 <= zext_ln45_2_fu_5252_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_3_address1 <= zext_ln45_1_fu_5114_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_3_address1 <= zext_ln45_fu_4850_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_3_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l1_stripes_2_3_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            l1_stripes_2_3_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_3_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_2_reg_15384, ap_CS_fsm_pp0_stage2, p_Result_s_reg_15454, p_Result_2_reg_15476, p_Result_4_reg_15498, p_Result_5_reg_15520, p_Result_6_reg_15542, p_Result_7_reg_15564, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_4828_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_3_d1 <= p_Result_7_reg_15564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_3_d1 <= p_Result_6_reg_15542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_3_d1 <= p_Result_5_reg_15520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_3_d1 <= p_Result_4_reg_15498;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_3_d1 <= p_Result_2_reg_15476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_3_d1 <= p_Result_s_reg_15454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_3_d1 <= tmp_data_V_2_reg_15384(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_3_d1 <= trunc_ln681_fu_4828_p1;
            else 
                l1_stripes_2_3_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001, trunc_ln45_fu_4876_p1, trunc_ln45_1_fu_4880_p1, trunc_ln45_1_reg_15404, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln45_2_fu_5136_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln45_3_fu_5274_p1, trunc_ln45_4_reg_15635, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln45_5_reg_15670, trunc_ln45_6_reg_15703, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln45_7_reg_15713, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln45_8_reg_15735, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln45_8_reg_15735 = ap_const_lv2_0)) and not((trunc_ln45_8_reg_15735 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or (not((trunc_ln45_7_reg_15713 = ap_const_lv2_0)) and not((trunc_ln45_7_reg_15713 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or (not((trunc_ln45_6_reg_15703 = ap_const_lv2_0)) and not((trunc_ln45_6_reg_15703 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or (not((trunc_ln45_5_reg_15670 = ap_const_lv2_0)) and not((trunc_ln45_5_reg_15670 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or (not((trunc_ln45_4_reg_15635 = ap_const_lv2_0)) and not((trunc_ln45_4_reg_15635 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or (not((trunc_ln45_3_fu_5274_p1 = ap_const_lv2_0)) and not((trunc_ln45_3_fu_5274_p1 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or (not((trunc_ln45_2_fu_5136_p1 = ap_const_lv2_0)) and not((trunc_ln45_2_fu_5136_p1 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_3)) or (not((trunc_ln45_fu_4876_p1 = ap_const_lv2_0)) and not((trunc_ln45_fu_4876_p1 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_fu_4880_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            l1_stripes_2_3_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln97_8_fu_5756_p1, zext_ln97_fu_8382_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_4_address0 <= zext_ln97_fu_8382_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_4_address0 <= zext_ln97_8_fu_5756_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln45_fu_4850_p1, zext_ln45_1_fu_5114_p1, ap_block_pp0_stage2, zext_ln45_2_fu_5252_p1, ap_block_pp0_stage3, zext_ln45_3_fu_5344_p1, ap_block_pp0_stage4, zext_ln45_4_fu_5427_p1, ap_block_pp0_stage5, zext_ln45_5_fu_5499_p1, ap_block_pp0_stage6, zext_ln45_6_fu_5597_p1, ap_block_pp0_stage7, zext_ln45_7_fu_5642_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln97_4_fu_8410_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_4_address1 <= zext_ln97_4_fu_8410_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_4_address1 <= zext_ln45_7_fu_5642_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_4_address1 <= zext_ln45_6_fu_5597_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_4_address1 <= zext_ln45_5_fu_5499_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_4_address1 <= zext_ln45_4_fu_5427_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_4_address1 <= zext_ln45_3_fu_5344_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_4_address1 <= zext_ln45_2_fu_5252_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_4_address1 <= zext_ln45_1_fu_5114_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_4_address1 <= zext_ln45_fu_4850_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l1_stripes_2_4_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            l1_stripes_2_4_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_4_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_2_reg_15384, ap_CS_fsm_pp0_stage2, p_Result_s_reg_15454, p_Result_2_reg_15476, p_Result_4_reg_15498, p_Result_5_reg_15520, p_Result_6_reg_15542, p_Result_7_reg_15564, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_4828_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_4_d1 <= p_Result_7_reg_15564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_4_d1 <= p_Result_6_reg_15542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_4_d1 <= p_Result_5_reg_15520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_4_d1 <= p_Result_4_reg_15498;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_4_d1 <= p_Result_2_reg_15476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_4_d1 <= p_Result_s_reg_15454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_4_d1 <= tmp_data_V_2_reg_15384(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_4_d1 <= trunc_ln681_fu_4828_p1;
            else 
                l1_stripes_2_4_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001, trunc_ln45_fu_4876_p1, trunc_ln45_1_fu_4880_p1, trunc_ln45_1_reg_15404, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln45_2_fu_5136_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln45_3_fu_5274_p1, trunc_ln45_4_reg_15635, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln45_5_reg_15670, trunc_ln45_6_reg_15703, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln45_7_reg_15713, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln45_8_reg_15735, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln45_8_reg_15735 = ap_const_lv2_0)) and not((trunc_ln45_8_reg_15735 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or (not((trunc_ln45_7_reg_15713 = ap_const_lv2_0)) and not((trunc_ln45_7_reg_15713 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or (not((trunc_ln45_6_reg_15703 = ap_const_lv2_0)) and not((trunc_ln45_6_reg_15703 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or (not((trunc_ln45_5_reg_15670 = ap_const_lv2_0)) and not((trunc_ln45_5_reg_15670 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or (not((trunc_ln45_4_reg_15635 = ap_const_lv2_0)) and not((trunc_ln45_4_reg_15635 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or (not((trunc_ln45_3_fu_5274_p1 = ap_const_lv2_0)) and not((trunc_ln45_3_fu_5274_p1 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or (not((trunc_ln45_2_fu_5136_p1 = ap_const_lv2_0)) and not((trunc_ln45_2_fu_5136_p1 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln45_1_reg_15404 = ap_const_lv3_4)) or (not((trunc_ln45_fu_4876_p1 = ap_const_lv2_0)) and not((trunc_ln45_fu_4876_p1 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (trunc_ln45_1_fu_4880_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            l1_stripes_2_4_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln97_8_fu_5756_p1, zext_ln97_fu_8382_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_5_address0 <= zext_ln97_fu_8382_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_5_address0 <= zext_ln97_8_fu_5756_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln45_fu_4850_p1, zext_ln45_1_fu_5114_p1, ap_block_pp0_stage2, zext_ln45_2_fu_5252_p1, ap_block_pp0_stage3, zext_ln45_3_fu_5344_p1, ap_block_pp0_stage4, zext_ln45_4_fu_5427_p1, ap_block_pp0_stage5, zext_ln45_5_fu_5499_p1, ap_block_pp0_stage6, zext_ln45_6_fu_5597_p1, ap_block_pp0_stage7, zext_ln45_7_fu_5642_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln97_4_fu_8410_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_5_address1 <= zext_ln97_4_fu_8410_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_5_address1 <= zext_ln45_7_fu_5642_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_5_address1 <= zext_ln45_6_fu_5597_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_5_address1 <= zext_ln45_5_fu_5499_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_5_address1 <= zext_ln45_4_fu_5427_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_5_address1 <= zext_ln45_3_fu_5344_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_5_address1 <= zext_ln45_2_fu_5252_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_5_address1 <= zext_ln45_1_fu_5114_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_5_address1 <= zext_ln45_fu_4850_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l1_stripes_2_5_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            l1_stripes_2_5_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_5_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_2_reg_15384, ap_CS_fsm_pp0_stage2, p_Result_s_reg_15454, p_Result_2_reg_15476, p_Result_4_reg_15498, p_Result_5_reg_15520, p_Result_6_reg_15542, p_Result_7_reg_15564, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_4828_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_5_d1 <= p_Result_7_reg_15564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_5_d1 <= p_Result_6_reg_15542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_5_d1 <= p_Result_5_reg_15520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_5_d1 <= p_Result_4_reg_15498;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_5_d1 <= p_Result_2_reg_15476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_5_d1 <= p_Result_s_reg_15454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_5_d1 <= tmp_data_V_2_reg_15384(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_5_d1 <= trunc_ln681_fu_4828_p1;
            else 
                l1_stripes_2_5_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln38_reg_15109, ap_block_pp0_stage1_11001, trunc_ln45_fu_4876_p1, trunc_ln45_1_fu_4880_p1, trunc_ln45_1_reg_15404, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln45_2_fu_5136_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln45_3_fu_5274_p1, trunc_ln45_4_reg_15635, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln45_5_reg_15670, trunc_ln45_6_reg_15703, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln45_7_reg_15713, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln45_8_reg_15735, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln45_8_reg_15735 = ap_const_lv2_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_8_reg_15735 = ap_const_lv2_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or (not((trunc_ln45_7_reg_15713 = ap_const_lv2_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_7_reg_15713 = ap_const_lv2_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce)) or (not((trunc_ln45_6_reg_15703 = ap_const_lv2_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_6_reg_15703 = ap_const_lv2_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce)) or (not((trunc_ln45_5_reg_15670 = ap_const_lv2_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_5_reg_15670 = ap_const_lv2_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce)) or (not((trunc_ln45_4_reg_15635 = ap_const_lv2_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_4_reg_15635 = ap_const_lv2_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)) or (not((trunc_ln45_3_fu_5274_p1 = ap_const_lv2_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_3_fu_5274_p1 = ap_const_lv2_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or (not((trunc_ln45_2_fu_5136_p1 = ap_const_lv2_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_0)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_2)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_3)) and not((trunc_ln45_2_fu_5136_p1 = ap_const_lv2_1)) and not((trunc_ln45_1_reg_15404 = ap_const_lv3_4)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or (not((trunc_ln45_fu_4876_p1 = ap_const_lv2_0)) and not((trunc_ln45_1_fu_4880_p1 = ap_const_lv3_0)) and not((trunc_ln45_1_fu_4880_p1 = ap_const_lv3_1)) and not((trunc_ln45_1_fu_4880_p1 = ap_const_lv3_2)) and not((trunc_ln45_1_fu_4880_p1 = ap_const_lv3_3)) and not((trunc_ln45_1_fu_4880_p1 = ap_const_lv3_4)) and not((trunc_ln45_fu_4876_p1 = ap_const_lv2_1)) and (icmp_ln38_reg_15109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            l1_stripes_2_5_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_maxes_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage29, l2_maxes_addr_2_reg_15408, ap_CS_fsm_pp0_stage2, l2_maxes_addr_4_reg_15586, l2_maxes_addr_5_reg_15591, ap_CS_fsm_pp0_stage3, l2_maxes_addr_7_reg_15645, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, zext_ln182_fu_4711_p1, tmp_78_fu_4895_p3, ap_block_pp0_stage2, tmp_80_fu_5205_p3, ap_block_pp0_stage3, tmp_82_fu_5321_p3, ap_block_pp0_stage4, zext_ln191_fu_13239_p1, ap_block_pp0_stage26, ap_block_pp0_stage27, ap_block_pp0_stage28)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            l2_maxes_address0 <= zext_ln191_fu_13239_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            l2_maxes_address0 <= l2_maxes_addr_7_reg_15645;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
            l2_maxes_address0 <= l2_maxes_addr_5_reg_15591;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
            l2_maxes_address0 <= l2_maxes_addr_2_reg_15408;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
            l2_maxes_address0 <= l2_maxes_addr_4_reg_15586;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            l2_maxes_address0 <= tmp_82_fu_5321_p3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            l2_maxes_address0 <= tmp_80_fu_5205_p3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            l2_maxes_address0 <= tmp_78_fu_4895_p3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            l2_maxes_address0 <= zext_ln182_fu_4711_p1(4 - 1 downto 0);
        else 
            l2_maxes_address0 <= "XXXX";
        end if; 
    end process;


    l2_maxes_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage29, l2_maxes_addr_reg_15345, l2_maxes_addr_1_reg_15351, l2_maxes_addr_3_reg_15413, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, l2_maxes_addr_6_reg_15639, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, tmp_77_fu_4722_p3, tmp_79_fu_4909_p3, ap_block_pp0_stage2, tmp_81_fu_5219_p3, ap_block_pp0_stage3, tmp_83_fu_5335_p3, ap_block_pp0_stage26, ap_block_pp0_stage27, ap_block_pp0_stage28)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
                l2_maxes_address1 <= l2_maxes_addr_6_reg_15639;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
                l2_maxes_address1 <= l2_maxes_addr_3_reg_15413;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
                l2_maxes_address1 <= l2_maxes_addr_reg_15345;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
                l2_maxes_address1 <= l2_maxes_addr_1_reg_15351;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l2_maxes_address1 <= tmp_83_fu_5335_p3(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l2_maxes_address1 <= tmp_81_fu_5219_p3(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l2_maxes_address1 <= tmp_79_fu_4909_p3(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                l2_maxes_address1 <= tmp_77_fu_4722_p3(4 - 1 downto 0);
            else 
                l2_maxes_address1 <= "XXXX";
            end if;
        else 
            l2_maxes_address1 <= "XXXX";
        end if; 
    end process;


    l2_maxes_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_maxes_ce0 <= ap_const_logic_1;
        else 
            l2_maxes_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_maxes_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)))) then 
            l2_maxes_ce1 <= ap_const_logic_1;
        else 
            l2_maxes_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_maxes_d0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29, ap_CS_fsm_pp0_stage26, select_ln182_5_reg_18991, ap_CS_fsm_pp0_stage27, select_ln182_7_reg_19006, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage26, select_ln182_4_fu_13085_p3, ap_block_pp0_stage27, select_ln182_2_fu_13107_p3, ap_block_pp0_stage28)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
                l2_maxes_d0 <= select_ln182_7_reg_19006;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
                l2_maxes_d0 <= select_ln182_5_reg_18991;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
                l2_maxes_d0 <= select_ln182_2_fu_13107_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
                l2_maxes_d0 <= select_ln182_4_fu_13085_p3;
            else 
                l2_maxes_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            l2_maxes_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l2_maxes_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, select_ln182_6_reg_18996, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage26, select_ln182_1_fu_13074_p3, select_ln182_fu_13096_p3, ap_block_pp0_stage27, select_ln182_3_fu_13149_p3, ap_block_pp0_stage28)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
                l2_maxes_d1 <= select_ln182_6_reg_18996;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
                l2_maxes_d1 <= select_ln182_3_fu_13149_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
                l2_maxes_d1 <= select_ln182_fu_13096_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
                l2_maxes_d1 <= select_ln182_1_fu_13074_p3;
            else 
                l2_maxes_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            l2_maxes_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l2_maxes_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, and_ln152_reg_15312, ap_block_pp0_stage29_11001, ap_ce, trunc_ln152_1_reg_15148, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001)
    begin
        if ((((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_logic_1 = ap_ce)) or ((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_logic_1 = ap_ce)) or ((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_logic_1 = ap_ce)) or ((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001)))) then 
            l2_maxes_we0 <= ap_const_logic_1;
        else 
            l2_maxes_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_maxes_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, and_ln152_reg_15312, ap_block_pp0_stage29_11001, ap_ce, trunc_ln152_1_reg_15148, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001)
    begin
        if ((((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_logic_1 = ap_ce)) or ((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_logic_1 = ap_ce)) or ((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_logic_1 = ap_ce)) or ((trunc_ln152_1_reg_15148 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001)))) then 
            l2_maxes_we1 <= ap_const_logic_1;
        else 
            l2_maxes_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_0_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_0_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_0_0_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_0_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_0_0_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_0_0_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_0_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_0_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_0_d1 <= select_ln117_fu_8128_p3(12 downto 5);

    l2_stripes_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_0_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_1_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_1_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_0_1_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_1_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_0_1_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_0_1_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_0_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_0_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_1_d1 <= select_ln117_fu_8128_p3(12 downto 5);

    l2_stripes_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_0_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_2_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_2_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_0_2_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_2_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_0_2_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_0_2_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_0_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_0_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_2_d1 <= select_ln117_fu_8128_p3(12 downto 5);

    l2_stripes_0_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_0_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_3_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_3_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_0_3_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_3_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_0_3_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_0_3_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_0_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_0_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_3_d1 <= select_ln117_fu_8128_p3(12 downto 5);

    l2_stripes_0_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_0_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_4_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_4_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_0_4_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_4_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_0_4_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_0_4_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_4_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_0_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_0_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_4_d1 <= select_ln117_fu_8128_p3(12 downto 5);

    l2_stripes_0_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_0_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_5_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_5_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_0_5_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_5_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_0_5_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_0_5_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_5_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_0_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_0_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_5_d1 <= select_ln117_fu_8128_p3(12 downto 5);

    l2_stripes_0_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if ((not((trunc_ln124_fu_8238_p1 = ap_const_lv3_0)) and not((trunc_ln124_fu_8238_p1 = ap_const_lv3_1)) and not((trunc_ln124_fu_8238_p1 = ap_const_lv3_2)) and not((trunc_ln124_fu_8238_p1 = ap_const_lv3_3)) and not((trunc_ln124_fu_8238_p1 = ap_const_lv3_4)) and (icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_0_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_0_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_0_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_1_0_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_0_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_1_0_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_1_0_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_1_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_1_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_0_d1 <= select_ln117_1_fu_8146_p3(12 downto 5);

    l2_stripes_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_1_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_1_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_1_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_1_1_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_1_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_1_1_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_1_1_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_1_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_1_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_1_d1 <= select_ln117_1_fu_8146_p3(12 downto 5);

    l2_stripes_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_1_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_2_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_2_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_1_2_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_2_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_1_2_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_1_2_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_1_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_1_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_2_d1 <= select_ln117_1_fu_8146_p3(12 downto 5);

    l2_stripes_1_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_1_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_3_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_3_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_1_3_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_3_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_1_3_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_1_3_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_1_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_1_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_3_d1 <= select_ln117_1_fu_8146_p3(12 downto 5);

    l2_stripes_1_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_1_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_4_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_4_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_1_4_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_4_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_1_4_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_1_4_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_4_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_1_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_1_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_4_d1 <= select_ln117_1_fu_8146_p3(12 downto 5);

    l2_stripes_1_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_1_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_5_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_5_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_1_5_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_5_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_1_5_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_1_5_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_5_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_1_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_1_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_5_d1 <= select_ln117_1_fu_8146_p3(12 downto 5);

    l2_stripes_1_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if ((not((trunc_ln124_fu_8238_p1 = ap_const_lv3_0)) and not((trunc_ln124_fu_8238_p1 = ap_const_lv3_1)) and not((trunc_ln124_fu_8238_p1 = ap_const_lv3_2)) and not((trunc_ln124_fu_8238_p1 = ap_const_lv3_3)) and not((trunc_ln124_fu_8238_p1 = ap_const_lv3_4)) and (icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_1_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_0_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_0_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_2_0_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_0_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_2_0_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_2_0_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_2_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_2_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_0_d1 <= select_ln117_2_fu_8164_p3(12 downto 5);

    l2_stripes_2_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_2_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_1_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_1_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_2_1_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_1_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_2_1_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_2_1_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_2_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_2_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_1_d1 <= select_ln117_2_fu_8164_p3(12 downto 5);

    l2_stripes_2_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_2_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_2_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_2_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_2_2_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_2_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_2_2_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_2_2_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_2_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_2_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_2_d1 <= select_ln117_2_fu_8164_p3(12 downto 5);

    l2_stripes_2_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_2_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_3_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_3_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_2_3_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_3_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_2_3_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_2_3_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_2_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_2_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_3_d1 <= select_ln117_2_fu_8164_p3(12 downto 5);

    l2_stripes_2_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_2_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_4_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_4_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_2_4_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_4_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_2_4_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_2_4_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_4_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_2_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_2_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_4_d1 <= select_ln117_2_fu_8164_p3(12 downto 5);

    l2_stripes_2_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_2_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_5_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_5_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_2_5_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_5_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_2_5_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_2_5_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_5_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_2_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_2_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_5_d1 <= select_ln117_2_fu_8164_p3(12 downto 5);

    l2_stripes_2_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if ((not((trunc_ln124_fu_8238_p1 = ap_const_lv3_0)) and not((trunc_ln124_fu_8238_p1 = ap_const_lv3_1)) and not((trunc_ln124_fu_8238_p1 = ap_const_lv3_2)) and not((trunc_ln124_fu_8238_p1 = ap_const_lv3_3)) and not((trunc_ln124_fu_8238_p1 = ap_const_lv3_4)) and (icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_2_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_0_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_0_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_0_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_0_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_3_0_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_0_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_3_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_3_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_0_d1 <= select_ln117_3_fu_8182_p3(12 downto 5);

    l2_stripes_3_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_3_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_1_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_1_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_1_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_1_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_3_1_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_1_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_3_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_3_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_1_d1 <= select_ln117_3_fu_8182_p3(12 downto 5);

    l2_stripes_3_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_3_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_2_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_2_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_2_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_2_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_3_2_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_2_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_3_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_3_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_2_d1 <= select_ln117_3_fu_8182_p3(12 downto 5);

    l2_stripes_3_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_3_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_3_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_3_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_3_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_3_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_3_3_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_3_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_3_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_3_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_3_d1 <= select_ln117_3_fu_8182_p3(12 downto 5);

    l2_stripes_3_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_3_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_4_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_4_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_4_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_4_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_3_4_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_4_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_4_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_3_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_3_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_4_d1 <= select_ln117_3_fu_8182_p3(12 downto 5);

    l2_stripes_3_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if (((icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (trunc_ln124_fu_8238_p1 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_3_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, zext_ln172_fu_8499_p1, ap_block_pp0_stage16, zext_ln172_28_fu_8685_p1, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_5_address0 <= zext_ln172_28_fu_8685_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_5_address0 <= zext_ln172_fu_8499_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_5_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, zext_ln124_fu_8210_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, zext_ln172_15_fu_8533_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_5_address1 <= zext_ln172_15_fu_8533_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_3_5_address1 <= zext_ln124_fu_8210_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_5_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_5_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_3_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce)))) then 
            l2_stripes_3_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_5_d1 <= select_ln117_3_fu_8182_p3(12 downto 5);

    l2_stripes_3_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln72_reg_15121, icmp_ln120_reg_15138, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln124_fu_8238_p1)
    begin
        if ((not((trunc_ln124_fu_8238_p1 = ap_const_lv3_0)) and not((trunc_ln124_fu_8238_p1 = ap_const_lv3_1)) and not((trunc_ln124_fu_8238_p1 = ap_const_lv3_2)) and not((trunc_ln124_fu_8238_p1 = ap_const_lv3_3)) and not((trunc_ln124_fu_8238_p1 = ap_const_lv3_4)) and (icmp_ln72_reg_15121 = ap_const_lv1_0) and (icmp_ln120_reg_15138 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_ce))) then 
            l2_stripes_3_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    l3_weights_row_idx_l_load_fu_13244_p1 <= l3_weights_row_idx;
    local_col_index_fu_8489_p2 <= std_logic_vector(unsigned(l2_read_col_offset) + unsigned(zext_ln157_fu_8486_p1));
    mul_ln172_100_fu_14851_p0 <= mul_ln172_100_fu_14851_p00(8 - 1 downto 0);
    mul_ln172_100_fu_14851_p00 <= 
        ap_const_lv16_67 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFB1;
    mul_ln172_100_fu_14851_p1 <= zext_ln172_124_fu_10580_p1(8 - 1 downto 0);
    mul_ln172_101_fu_14857_p0 <= mul_ln172_101_fu_14857_p00(8 - 1 downto 0);
    mul_ln172_101_fu_14857_p00 <= 
        ap_const_lv15_5A when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_2D;
    mul_ln172_101_fu_14857_p1 <= zext_ln172_122_reg_18177(8 - 1 downto 0);
    mul_ln172_102_fu_15034_p0 <= mul_ln172_102_fu_15034_p00(8 - 1 downto 0);
    mul_ln172_102_fu_15034_p00 <= 
        ap_const_lv16_18 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FF94;
    mul_ln172_102_fu_15034_p1 <= zext_ln172_125_reg_18198(8 - 1 downto 0);
    mul_ln172_103_fu_15039_p0 <= mul_ln172_103_fu_15039_p00(8 - 1 downto 0);
    mul_ln172_103_fu_15039_p00 <= 
        ap_const_lv16_FFB6 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFC2;
    mul_ln172_103_fu_15039_p1 <= zext_ln172_125_reg_18198(8 - 1 downto 0);
    mul_ln172_104_fu_15044_p0 <= mul_ln172_104_fu_15044_p00(8 - 1 downto 0);
    mul_ln172_104_fu_15044_p00 <= 
        ap_const_lv15_59 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_24;
    mul_ln172_104_fu_15044_p1 <= mul_ln172_104_fu_15044_p10(8 - 1 downto 0);
    mul_ln172_104_fu_15044_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_15_reg_18188),15));
    mul_ln172_105_fu_15097_p0 <= mul_ln172_105_fu_15097_p00(8 - 1 downto 0);
    mul_ln172_105_fu_15097_p00 <= 
        ap_const_lv16_FF9E when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_4A;
    mul_ln172_105_fu_15097_p1 <= zext_ln172_125_reg_18198(8 - 1 downto 0);
    mul_ln172_106_fu_9866_p1 <= mul_ln172_106_fu_9866_p10(8 - 1 downto 0);
    mul_ln172_106_fu_9866_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_15_fu_9855_p3),16));
    mul_ln172_106_fu_9866_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv16_FFB6) * signed('0' &mul_ln172_106_fu_9866_p1))), 16));
    mul_ln172_108_fu_14862_p0 <= mul_ln172_108_fu_14862_p00(8 - 1 downto 0);
    mul_ln172_108_fu_14862_p00 <= 
        ap_const_lv16_36 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FF99;
    mul_ln172_108_fu_14862_p1 <= zext_ln172_134_fu_10604_p1(8 - 1 downto 0);
    mul_ln172_109_fu_14868_p0 <= mul_ln172_109_fu_14868_p00(7 - 1 downto 0);
    mul_ln172_109_fu_14868_p00 <= 
        ap_const_lv15_7FF3 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_7FD0;
    mul_ln172_109_fu_14868_p1 <= zext_ln172_165_fu_10607_p1(8 - 1 downto 0);
    mul_ln172_10_fu_14529_p0 <= mul_ln172_10_fu_14529_p00(8 - 1 downto 0);
    mul_ln172_10_fu_14529_p00 <= 
        ap_const_lv15_58 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_2A;
    mul_ln172_10_fu_14529_p1 <= zext_ln172_11_fu_8924_p1(8 - 1 downto 0);
    mul_ln172_110_fu_14874_p0 <= mul_ln172_110_fu_14874_p00(8 - 1 downto 0);
    mul_ln172_110_fu_14874_p00 <= 
        ap_const_lv16_FFED when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFB1;
    mul_ln172_110_fu_14874_p1 <= zext_ln172_134_fu_10604_p1(8 - 1 downto 0);
    mul_ln172_111_fu_14880_p0 <= mul_ln172_111_fu_14880_p00(8 - 1 downto 0);
    mul_ln172_111_fu_14880_p00 <= 
        ap_const_lv16_FFCF when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_59;
    mul_ln172_111_fu_14880_p1 <= zext_ln172_134_fu_10604_p1(8 - 1 downto 0);
    mul_ln172_112_fu_14886_p0 <= mul_ln172_112_fu_14886_p00(8 - 1 downto 0);
    mul_ln172_112_fu_14886_p00 <= 
        ap_const_lv15_33 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_54;
    mul_ln172_112_fu_14886_p1 <= zext_ln172_165_fu_10607_p1(8 - 1 downto 0);
    mul_ln172_113_fu_14927_p0 <= mul_ln172_113_fu_14927_p00(8 - 1 downto 0);
    mul_ln172_113_fu_14927_p00 <= 
        ap_const_lv16_4E when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFB7;
    mul_ln172_113_fu_14927_p1 <= zext_ln172_134_reg_18441(8 - 1 downto 0);
    mul_ln172_114_fu_14932_p0 <= mul_ln172_114_fu_14932_p00(8 - 1 downto 0);
    mul_ln172_114_fu_14932_p00 <= 
        ap_const_lv15_C when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_51;
    mul_ln172_114_fu_14932_p1 <= zext_ln172_165_reg_18447(8 - 1 downto 0);
    mul_ln172_115_fu_14937_p0 <= mul_ln172_115_fu_14937_p00(8 - 1 downto 0);
    mul_ln172_115_fu_14937_p00 <= 
        ap_const_lv16_FFEA when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FF94;
    mul_ln172_115_fu_14937_p1 <= zext_ln172_137_fu_11020_p1(8 - 1 downto 0);
    mul_ln172_116_fu_14943_p0 <= mul_ln172_116_fu_14943_p00(7 - 1 downto 0);
    mul_ln172_116_fu_14943_p00 <= 
        ap_const_lv14_36 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv14_2A;
    mul_ln172_116_fu_14943_p1 <= zext_ln172_168_reg_18009(8 - 1 downto 0);
    mul_ln172_117_fu_14948_p0 <= mul_ln172_117_fu_14948_p00(8 - 1 downto 0);
    mul_ln172_117_fu_14948_p00 <= 
        ap_const_lv15_58 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_43;
    mul_ln172_117_fu_14948_p1 <= zext_ln172_167_fu_11023_p1(8 - 1 downto 0);
    mul_ln172_118_fu_14954_p0 <= mul_ln172_118_fu_14954_p00(8 - 1 downto 0);
    mul_ln172_118_fu_14954_p00 <= 
        ap_const_lv16_FFCD when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_57;
    mul_ln172_118_fu_14954_p1 <= zext_ln172_137_fu_11020_p1(8 - 1 downto 0);
    mul_ln172_119_fu_14960_p0 <= mul_ln172_119_fu_14960_p00(8 - 1 downto 0);
    mul_ln172_119_fu_14960_p00 <= 
        ap_const_lv15_60 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_4D;
    mul_ln172_119_fu_14960_p1 <= zext_ln172_167_fu_11023_p1(8 - 1 downto 0);
    mul_ln172_11_fu_14535_p0 <= mul_ln172_11_fu_14535_p00(7 - 1 downto 0);
    mul_ln172_11_fu_14535_p00 <= 
        ap_const_lv15_7FD5 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_7FE6;
    mul_ln172_11_fu_14535_p1 <= zext_ln172_11_fu_8924_p1(8 - 1 downto 0);
    mul_ln172_120_fu_9333_p1 <= mul_ln172_120_fu_9333_p10(8 - 1 downto 0);
    mul_ln172_120_fu_9333_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_17_fu_9322_p3),14));
    mul_ln172_120_fu_9333_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv14_17) * unsigned(mul_ln172_120_fu_9333_p1), 14));
    mul_ln172_121_fu_14966_p0 <= mul_ln172_121_fu_14966_p00(8 - 1 downto 0);
    mul_ln172_121_fu_14966_p00 <= 
        ap_const_lv15_37 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_58;
    mul_ln172_121_fu_14966_p1 <= zext_ln172_167_fu_11023_p1(8 - 1 downto 0);
    mul_ln172_12_fu_14541_p0 <= mul_ln172_12_fu_14541_p00(6 - 1 downto 0);
    mul_ln172_12_fu_14541_p00 <= 
        ap_const_lv14_3FF6 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv14_3FED;
    mul_ln172_12_fu_14541_p1 <= zext_ln172_7_fu_8914_p1(8 - 1 downto 0);
    mul_ln172_13_fu_8958_p1 <= zext_ln172_13_fu_8934_p1(8 - 1 downto 0);
    mul_ln172_13_fu_8958_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv16_FF95) * signed('0' &mul_ln172_13_fu_8958_p1))), 16));
    mul_ln172_14_fu_8970_p1 <= zext_ln172_16_fu_8964_p1(8 - 1 downto 0);
    mul_ln172_14_fu_8970_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv16_FF8E) * signed('0' &mul_ln172_14_fu_8970_p1))), 16));
    mul_ln172_15_fu_14547_p0 <= mul_ln172_15_fu_14547_p00(8 - 1 downto 0);
    mul_ln172_15_fu_14547_p00 <= 
        ap_const_lv16_57 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFB3;
    mul_ln172_15_fu_14547_p1 <= zext_ln172_16_fu_8964_p1(8 - 1 downto 0);
    mul_ln172_16_fu_14553_p0 <= mul_ln172_16_fu_14553_p00(8 - 1 downto 0);
    mul_ln172_16_fu_14553_p00 <= 
        ap_const_lv16_FFBC when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFE3;
    mul_ln172_16_fu_14553_p1 <= zext_ln172_16_fu_8964_p1(8 - 1 downto 0);
    mul_ln172_17_fu_14559_p0 <= mul_ln172_17_fu_14559_p00(8 - 1 downto 0);
    mul_ln172_17_fu_14559_p00 <= 
        ap_const_lv15_1D when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_6F;
    mul_ln172_17_fu_14559_p1 <= zext_ln172_48_fu_8967_p1(8 - 1 downto 0);
    mul_ln172_18_fu_14565_p0 <= mul_ln172_18_fu_14565_p00(7 - 1 downto 0);
    mul_ln172_18_fu_14565_p00 <= 
        ap_const_lv15_C when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_7FCA;
    mul_ln172_18_fu_14565_p1 <= zext_ln172_48_fu_8967_p1(8 - 1 downto 0);
    mul_ln172_19_fu_14571_p0 <= mul_ln172_19_fu_14571_p00(8 - 1 downto 0);
    mul_ln172_19_fu_14571_p00 <= 
        ap_const_lv16_FFBB when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFA5;
    mul_ln172_19_fu_14571_p1 <= zext_ln172_16_reg_17641(8 - 1 downto 0);
    mul_ln172_1_fu_14493_p0 <= mul_ln172_1_fu_14493_p00(8 - 1 downto 0);
    mul_ln172_1_fu_14493_p00 <= 
        ap_const_lv16_FFAA when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_F;
    mul_ln172_1_fu_14493_p1 <= zext_ln172_1_fu_8874_p1(8 - 1 downto 0);
    mul_ln172_21_fu_14576_p0 <= mul_ln172_21_fu_14576_p00(7 - 1 downto 0);
    mul_ln172_21_fu_14576_p00 <= 
        ap_const_lv15_7FD1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_7FEC;
    mul_ln172_21_fu_14576_p1 <= zext_ln172_48_reg_17648(8 - 1 downto 0);
    mul_ln172_22_fu_14581_p0 <= mul_ln172_22_fu_14581_p00(8 - 1 downto 0);
    mul_ln172_22_fu_14581_p00 <= 
        ap_const_lv16_FFA6 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_9;
    mul_ln172_22_fu_14581_p1 <= zext_ln172_19_fu_9103_p1(8 - 1 downto 0);
    mul_ln172_23_fu_14587_p0 <= mul_ln172_23_fu_14587_p00(8 - 1 downto 0);
    mul_ln172_23_fu_14587_p00 <= 
        ap_const_lv15_29 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_5E;
    mul_ln172_23_fu_14587_p1 <= zext_ln172_85_fu_9106_p1(8 - 1 downto 0);
    mul_ln172_25_fu_9116_p1 <= zext_ln172_19_fu_9103_p1(8 - 1 downto 0);
    mul_ln172_25_fu_9116_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv16_FF9D) * signed('0' &mul_ln172_25_fu_9116_p1))), 16));
    mul_ln172_26_fu_14593_p0 <= mul_ln172_26_fu_14593_p00(7 - 1 downto 0);
    mul_ln172_26_fu_14593_p00 <= 
        ap_const_lv14_32 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv14_D;
    mul_ln172_26_fu_14593_p1 <= mul_ln172_26_fu_14593_p10(8 - 1 downto 0);
    mul_ln172_26_fu_14593_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_3_reg_17678),14));
    mul_ln172_27_fu_9132_p1 <= zext_ln172_85_fu_9106_p1(8 - 1 downto 0);
    mul_ln172_27_fu_9132_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv15_5A) * unsigned(mul_ln172_27_fu_9132_p1), 15));
    mul_ln172_28_fu_14599_p0 <= mul_ln172_28_fu_14599_p00(7 - 1 downto 0);
    mul_ln172_28_fu_14599_p00 <= 
        ap_const_lv15_7FCD when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_7FC2;
    mul_ln172_28_fu_14599_p1 <= zext_ln172_85_fu_9106_p1(8 - 1 downto 0);
    mul_ln172_30_fu_14605_p0 <= mul_ln172_30_fu_14605_p00(8 - 1 downto 0);
    mul_ln172_30_fu_14605_p00 <= 
        ap_const_lv16_FFBF when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFE6;
    mul_ln172_30_fu_14605_p1 <= zext_ln172_29_fu_9145_p1(8 - 1 downto 0);
    mul_ln172_31_fu_14611_p0 <= mul_ln172_31_fu_14611_p00(8 - 1 downto 0);
    mul_ln172_31_fu_14611_p00 <= 
        ap_const_lv16_FFC5 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_5A;
    mul_ln172_31_fu_14611_p1 <= zext_ln172_29_fu_9145_p1(8 - 1 downto 0);
    mul_ln172_32_fu_9162_p1 <= zext_ln172_29_fu_9145_p1(8 - 1 downto 0);
    mul_ln172_32_fu_9162_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv16_61) * unsigned(mul_ln172_32_fu_9162_p1), 16));
    mul_ln172_33_fu_14617_p0 <= mul_ln172_33_fu_14617_p00(7 - 1 downto 0);
    mul_ln172_33_fu_14617_p00 <= 
        ap_const_lv15_7FF3 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_7FC2;
    mul_ln172_33_fu_14617_p1 <= zext_ln172_31_fu_9203_p1(8 - 1 downto 0);
    mul_ln172_34_fu_9217_p1 <= zext_ln172_29_fu_9145_p1(8 - 1 downto 0);
    mul_ln172_34_fu_9217_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv16_FF8A) * signed('0' &mul_ln172_34_fu_9217_p1))), 16));
    mul_ln172_35_fu_14623_p0 <= mul_ln172_35_fu_14623_p00(7 - 1 downto 0);
    mul_ln172_35_fu_14623_p00 <= 
        ap_const_lv15_7FD2 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_18;
    mul_ln172_35_fu_14623_p1 <= zext_ln172_31_fu_9203_p1(8 - 1 downto 0);
    mul_ln172_36_fu_14629_p0 <= mul_ln172_36_fu_14629_p00(8 - 1 downto 0);
    mul_ln172_36_fu_14629_p00 <= 
        ap_const_lv16_17 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FF98;
    mul_ln172_36_fu_14629_p1 <= zext_ln172_29_fu_9145_p1(8 - 1 downto 0);
    mul_ln172_37_fu_14635_p0 <= mul_ln172_37_fu_14635_p00(7 - 1 downto 0);
    mul_ln172_37_fu_14635_p00 <= 
        ap_const_lv14_2B when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv14_27;
    mul_ln172_37_fu_14635_p1 <= zext_ln172_115_fu_9254_p1(8 - 1 downto 0);
    mul_ln172_38_fu_14641_p0 <= mul_ln172_38_fu_14641_p00(7 - 1 downto 0);
    mul_ln172_38_fu_14641_p00 <= 
        ap_const_lv15_7FC3 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_9;
    mul_ln172_38_fu_14641_p1 <= mul_ln172_38_fu_14641_p10(8 - 1 downto 0);
    mul_ln172_38_fu_14641_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_5_reg_17841),15));
    mul_ln172_39_fu_14647_p0 <= mul_ln172_39_fu_14647_p00(6 - 1 downto 0);
    mul_ln172_39_fu_14647_p00 <= 
        ap_const_lv14_1E when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv14_3FEA;
    mul_ln172_39_fu_14647_p1 <= zext_ln172_115_fu_9254_p1(8 - 1 downto 0);
    mul_ln172_3_fu_14499_p0 <= mul_ln172_3_fu_14499_p00(8 - 1 downto 0);
    mul_ln172_3_fu_14499_p00 <= 
        ap_const_lv15_47 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_72;
    mul_ln172_3_fu_14499_p1 <= zext_ln172_18_fu_8877_p1(8 - 1 downto 0);
    mul_ln172_40_fu_14653_p0 <= mul_ln172_40_fu_14653_p00(7 - 1 downto 0);
    mul_ln172_40_fu_14653_p00 <= 
        ap_const_lv15_7FE1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_7FCF;
    mul_ln172_40_fu_14653_p1 <= zext_ln172_33_reg_17967(8 - 1 downto 0);
    mul_ln172_41_fu_14658_p0 <= mul_ln172_41_fu_14658_p00(8 - 1 downto 0);
    mul_ln172_41_fu_14658_p00 <= 
        ap_const_lv15_59 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_28;
    mul_ln172_41_fu_14658_p1 <= zext_ln172_33_reg_17967(8 - 1 downto 0);
    mul_ln172_42_fu_14663_p0 <= mul_ln172_42_fu_14663_p00(8 - 1 downto 0);
    mul_ln172_42_fu_14663_p00 <= 
        ap_const_lv16_FFA2 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFDB;
    mul_ln172_42_fu_14663_p1 <= mul_ln172_42_fu_14663_p10(8 - 1 downto 0);
    mul_ln172_42_fu_14663_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_5_reg_17841),16));
    mul_ln172_43_fu_14669_p0 <= mul_ln172_43_fu_14669_p00(7 - 1 downto 0);
    mul_ln172_43_fu_14669_p00 <= 
        ap_const_lv14_7 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv14_2B;
    mul_ln172_43_fu_14669_p1 <= zext_ln172_115_reg_17973(8 - 1 downto 0);
    mul_ln172_44_fu_14674_p0 <= mul_ln172_44_fu_14674_p00(8 - 1 downto 0);
    mul_ln172_44_fu_14674_p00 <= 
        ap_const_lv16_FFB4 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_27;
    mul_ln172_44_fu_14674_p1 <= zext_ln172_40_fu_9539_p1(8 - 1 downto 0);
    mul_ln172_45_fu_14680_p0 <= mul_ln172_45_fu_14680_p00(8 - 1 downto 0);
    mul_ln172_45_fu_14680_p00 <= 
        ap_const_lv16_FFC9 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFAF;
    mul_ln172_45_fu_14680_p1 <= zext_ln172_40_fu_9539_p1(8 - 1 downto 0);
    mul_ln172_46_fu_14686_p0 <= mul_ln172_46_fu_14686_p00(8 - 1 downto 0);
    mul_ln172_46_fu_14686_p00 <= 
        ap_const_lv16_FFF7 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_4F;
    mul_ln172_46_fu_14686_p1 <= zext_ln172_40_fu_9539_p1(8 - 1 downto 0);
    mul_ln172_47_fu_14692_p0 <= mul_ln172_47_fu_14692_p00(8 - 1 downto 0);
    mul_ln172_47_fu_14692_p00 <= 
        ap_const_lv16_2E when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FF8A;
    mul_ln172_47_fu_14692_p1 <= zext_ln172_40_fu_9539_p1(8 - 1 downto 0);
    mul_ln172_48_fu_14698_p0 <= mul_ln172_48_fu_14698_p00(8 - 1 downto 0);
    mul_ln172_48_fu_14698_p00 <= 
        ap_const_lv15_71 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_E;
    mul_ln172_48_fu_14698_p1 <= mul_ln172_48_fu_14698_p10(8 - 1 downto 0);
    mul_ln172_48_fu_14698_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_6_reg_17993),15));
    mul_ln172_4_fu_14505_p0 <= mul_ln172_4_fu_14505_p00(8 - 1 downto 0);
    mul_ln172_4_fu_14505_p00 <= 
        ap_const_lv16_FFF7 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFB9;
    mul_ln172_4_fu_14505_p1 <= zext_ln172_1_fu_8874_p1(8 - 1 downto 0);
    mul_ln172_51_fu_14704_p0 <= mul_ln172_51_fu_14704_p00(8 - 1 downto 0);
    mul_ln172_51_fu_14704_p00 <= 
        ap_const_lv16_FF9A when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_35;
    mul_ln172_51_fu_14704_p1 <= zext_ln172_40_fu_9539_p1(8 - 1 downto 0);
    mul_ln172_52_fu_14710_p0 <= mul_ln172_52_fu_14710_p00(8 - 1 downto 0);
    mul_ln172_52_fu_14710_p00 <= 
        ap_const_lv16_36 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FF95;
    mul_ln172_52_fu_14710_p1 <= zext_ln172_41_fu_9587_p1(8 - 1 downto 0);
    mul_ln172_53_fu_9066_p1 <= mul_ln172_53_fu_9066_p10(8 - 1 downto 0);
    mul_ln172_53_fu_9066_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_7_fu_9055_p3),14));
    mul_ln172_53_fu_9066_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv14_3FEA) * signed('0' &mul_ln172_53_fu_9066_p1))), 14));
    mul_ln172_54_fu_14716_p0 <= mul_ln172_54_fu_14716_p00(8 - 1 downto 0);
    mul_ln172_54_fu_14716_p00 <= 
        ap_const_lv16_4A when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFAF;
    mul_ln172_54_fu_14716_p1 <= zext_ln172_41_fu_9587_p1(8 - 1 downto 0);
    mul_ln172_55_fu_14722_p0 <= mul_ln172_55_fu_14722_p00(7 - 1 downto 0);
    mul_ln172_55_fu_14722_p00 <= 
        ap_const_lv15_7FC2 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_7FDB;
    mul_ln172_55_fu_14722_p1 <= zext_ln172_47_reg_17872(8 - 1 downto 0);
    mul_ln172_56_fu_14727_p0 <= mul_ln172_56_fu_14727_p00(7 - 1 downto 0);
    mul_ln172_56_fu_14727_p00 <= 
        ap_const_lv14_31 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv14_1E;
    mul_ln172_56_fu_14727_p1 <= zext_ln172_42_reg_17862(8 - 1 downto 0);
    mul_ln172_57_fu_9076_p1 <= mul_ln172_57_fu_9076_p10(8 - 1 downto 0);
    mul_ln172_57_fu_9076_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_7_fu_9055_p3),15));
    mul_ln172_57_fu_9076_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv15_7FCC) * signed('0' &mul_ln172_57_fu_9076_p1))), 15));
    mul_ln172_58_fu_14732_p0 <= mul_ln172_58_fu_14732_p00(7 - 1 downto 0);
    mul_ln172_58_fu_14732_p00 <= 
        ap_const_lv15_35 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_7FD5;
    mul_ln172_58_fu_14732_p1 <= zext_ln172_53_reg_18116(8 - 1 downto 0);
    mul_ln172_59_fu_14737_p0 <= mul_ln172_59_fu_14737_p00(7 - 1 downto 0);
    mul_ln172_59_fu_14737_p00 <= 
        ap_const_lv15_7FE5 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_3D;
    mul_ln172_59_fu_14737_p1 <= zext_ln172_53_reg_18116(8 - 1 downto 0);
    mul_ln172_5_fu_14511_p0 <= mul_ln172_5_fu_14511_p00(8 - 1 downto 0);
    mul_ln172_5_fu_14511_p00 <= 
        ap_const_lv16_FFA7 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_6A;
    mul_ln172_5_fu_14511_p1 <= zext_ln172_1_fu_8874_p1(8 - 1 downto 0);
    mul_ln172_60_fu_14742_p0 <= mul_ln172_60_fu_14742_p00(8 - 1 downto 0);
    mul_ln172_60_fu_14742_p00 <= 
        ap_const_lv15_3E when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_43;
    mul_ln172_60_fu_14742_p1 <= zext_ln172_53_reg_18116(8 - 1 downto 0);
    mul_ln172_61_fu_14747_p0 <= mul_ln172_61_fu_14747_p00(8 - 1 downto 0);
    mul_ln172_61_fu_14747_p00 <= 
        ap_const_lv16_FFCD when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FF81;
    mul_ln172_61_fu_14747_p1 <= zext_ln172_59_reg_18123(8 - 1 downto 0);
    mul_ln172_62_fu_9648_p1 <= mul_ln172_62_fu_9648_p10(8 - 1 downto 0);
    mul_ln172_62_fu_9648_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_8_fu_9633_p3),15));
    mul_ln172_62_fu_9648_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv15_7FD1) * signed('0' &mul_ln172_62_fu_9648_p1))), 15));
    mul_ln172_63_fu_9654_p1 <= mul_ln172_63_fu_9654_p10(8 - 1 downto 0);
    mul_ln172_63_fu_9654_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_8_fu_9633_p3),16));
    mul_ln172_63_fu_9654_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv16_FFAA) * signed('0' &mul_ln172_63_fu_9654_p1))), 16));
    mul_ln172_64_fu_14752_p0 <= mul_ln172_64_fu_14752_p00(7 - 1 downto 0);
    mul_ln172_64_fu_14752_p00 <= 
        ap_const_lv15_7FED when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_7FDE;
    mul_ln172_64_fu_14752_p1 <= zext_ln172_69_fu_10092_p1(8 - 1 downto 0);
    mul_ln172_65_fu_14758_p0 <= mul_ln172_65_fu_14758_p00(7 - 1 downto 0);
    mul_ln172_65_fu_14758_p00 <= 
        ap_const_lv15_7FD6 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_7FDF;
    mul_ln172_65_fu_14758_p1 <= zext_ln172_69_fu_10092_p1(8 - 1 downto 0);
    mul_ln172_66_fu_14899_p0 <= mul_ln172_66_fu_14899_p00(8 - 1 downto 0);
    mul_ln172_66_fu_14899_p00 <= 
        ap_const_lv15_1A when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_56;
    mul_ln172_66_fu_14899_p1 <= zext_ln172_69_reg_18280(8 - 1 downto 0);
    mul_ln172_67_fu_14764_p0 <= mul_ln172_67_fu_14764_p00(8 - 1 downto 0);
    mul_ln172_67_fu_14764_p00 <= 
        ap_const_lv16_FFA5 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFC9;
    mul_ln172_67_fu_14764_p1 <= zext_ln172_70_fu_10102_p1(8 - 1 downto 0);
    mul_ln172_68_fu_14770_p0 <= mul_ln172_68_fu_14770_p00(8 - 1 downto 0);
    mul_ln172_68_fu_14770_p00 <= 
        ap_const_lv16_FFB2 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFD6;
    mul_ln172_68_fu_14770_p1 <= zext_ln172_70_fu_10102_p1(8 - 1 downto 0);
    mul_ln172_69_fu_14904_p0 <= mul_ln172_69_fu_14904_p00(8 - 1 downto 0);
    mul_ln172_69_fu_14904_p00 <= 
        ap_const_lv16_FFEA when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_6C;
    mul_ln172_69_fu_14904_p1 <= zext_ln172_70_reg_18295(8 - 1 downto 0);
    mul_ln172_6_fu_8908_p1 <= zext_ln172_1_fu_8874_p1(8 - 1 downto 0);
    mul_ln172_6_fu_8908_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv16_5B) * unsigned(mul_ln172_6_fu_8908_p1), 16));
    mul_ln172_70_fu_14776_p0 <= mul_ln172_70_fu_14776_p00(7 - 1 downto 0);
    mul_ln172_70_fu_14776_p00 <= 
        ap_const_lv15_7FCA when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_7FCB;
    mul_ln172_70_fu_14776_p1 <= zext_ln172_80_reg_18156(8 - 1 downto 0);
    mul_ln172_71_fu_14781_p0 <= mul_ln172_71_fu_14781_p00(7 - 1 downto 0);
    mul_ln172_71_fu_14781_p00 <= 
        ap_const_lv15_2E when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_7FC9;
    mul_ln172_71_fu_14781_p1 <= zext_ln172_80_reg_18156(8 - 1 downto 0);
    mul_ln172_72_fu_9777_p1 <= mul_ln172_72_fu_9777_p10(8 - 1 downto 0);
    mul_ln172_72_fu_9777_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_10_fu_9711_p3),15));
    mul_ln172_72_fu_9777_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv15_37) * unsigned(mul_ln172_72_fu_9777_p1), 15));
    mul_ln172_73_fu_14786_p0 <= mul_ln172_73_fu_14786_p00(7 - 1 downto 0);
    mul_ln172_73_fu_14786_p00 <= 
        ap_const_lv14_25 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv14_31;
    mul_ln172_73_fu_14786_p1 <= mul_ln172_73_fu_14786_p10(8 - 1 downto 0);
    mul_ln172_73_fu_14786_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_10_reg_18149),14));
    mul_ln172_74_fu_14792_p0 <= mul_ln172_74_fu_14792_p00(6 - 1 downto 0);
    mul_ln172_74_fu_14792_p00 <= 
        ap_const_lv13_15 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv13_1F;
    mul_ln172_74_fu_14792_p1 <= zext_ln172_155_fu_10150_p1(8 - 1 downto 0);
    mul_ln172_75_fu_14798_p0 <= mul_ln172_75_fu_14798_p00(8 - 1 downto 0);
    mul_ln172_75_fu_14798_p00 <= 
        ap_const_lv16_FFAE when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FF9A;
    mul_ln172_75_fu_14798_p1 <= mul_ln172_75_fu_14798_p10(8 - 1 downto 0);
    mul_ln172_75_fu_14798_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_10_reg_18149),16));
    mul_ln172_76_fu_14804_p0 <= mul_ln172_76_fu_14804_p00(6 - 1 downto 0);
    mul_ln172_76_fu_14804_p00 <= 
        ap_const_lv13_13 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv13_19;
    mul_ln172_76_fu_14804_p1 <= zext_ln172_155_fu_10150_p1(8 - 1 downto 0);
    mul_ln172_77_fu_14810_p0 <= mul_ln172_77_fu_14810_p00(8 - 1 downto 0);
    mul_ln172_77_fu_14810_p00 <= 
        ap_const_lv16_FF99 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFA4;
    mul_ln172_77_fu_14810_p1 <= mul_ln172_77_fu_14810_p10(8 - 1 downto 0);
    mul_ln172_77_fu_14810_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_11_reg_18340),16));
    mul_ln172_78_fu_14816_p0 <= mul_ln172_78_fu_14816_p00(7 - 1 downto 0);
    mul_ln172_78_fu_14816_p00 <= 
        ap_const_lv14_25 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv14_28;
    mul_ln172_78_fu_14816_p1 <= mul_ln172_78_fu_14816_p10(8 - 1 downto 0);
    mul_ln172_78_fu_14816_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_11_reg_18340),14));
    mul_ln172_79_fu_14822_p0 <= mul_ln172_79_fu_14822_p00(7 - 1 downto 0);
    mul_ln172_79_fu_14822_p00 <= 
        ap_const_lv15_7FC7 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_16;
    mul_ln172_79_fu_14822_p1 <= zext_ln172_156_fu_10353_p1(8 - 1 downto 0);
    mul_ln172_7_fu_14517_p0 <= mul_ln172_7_fu_14517_p00(7 - 1 downto 0);
    mul_ln172_7_fu_14517_p00 <= 
        ap_const_lv14_28 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv14_25;
    mul_ln172_7_fu_14517_p1 <= zext_ln172_7_fu_8914_p1(8 - 1 downto 0);
    mul_ln172_81_fu_14828_p0 <= mul_ln172_81_fu_14828_p00(8 - 1 downto 0);
    mul_ln172_81_fu_14828_p00 <= 
        ap_const_lv15_C when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_67;
    mul_ln172_81_fu_14828_p1 <= zext_ln172_156_fu_10353_p1(8 - 1 downto 0);
    mul_ln172_82_fu_14909_p0 <= mul_ln172_82_fu_14909_p00(8 - 1 downto 0);
    mul_ln172_82_fu_14909_p00 <= 
        ap_const_lv15_4F when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_57;
    mul_ln172_82_fu_14909_p1 <= mul_ln172_82_fu_14909_p10(8 - 1 downto 0);
    mul_ln172_82_fu_14909_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_12_reg_18406),15));
    mul_ln172_83_fu_14915_p0 <= mul_ln172_83_fu_14915_p00(8 - 1 downto 0);
    mul_ln172_83_fu_14915_p00 <= 
        ap_const_lv16_3 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FF95;
    mul_ln172_83_fu_14915_p1 <= zext_ln172_102_fu_10909_p1(8 - 1 downto 0);
    mul_ln172_84_fu_14921_p0 <= mul_ln172_84_fu_14921_p00(8 - 1 downto 0);
    mul_ln172_84_fu_14921_p00 <= 
        ap_const_lv16_FFA0 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFA8;
    mul_ln172_84_fu_14921_p1 <= zext_ln172_102_fu_10909_p1(8 - 1 downto 0);
    mul_ln172_85_fu_14972_p0 <= mul_ln172_85_fu_14972_p00(8 - 1 downto 0);
    mul_ln172_85_fu_14972_p00 <= 
        ap_const_lv16_5 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFA1;
    mul_ln172_85_fu_14972_p1 <= zext_ln172_102_reg_18537(8 - 1 downto 0);
    mul_ln172_86_fu_14977_p0 <= mul_ln172_86_fu_14977_p00(7 - 1 downto 0);
    mul_ln172_86_fu_14977_p00 <= 
        ap_const_lv15_7FED when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_7FCE;
    mul_ln172_86_fu_14977_p1 <= zext_ln172_159_reg_18544(8 - 1 downto 0);
    mul_ln172_87_fu_14982_p0 <= mul_ln172_87_fu_14982_p00(8 - 1 downto 0);
    mul_ln172_87_fu_14982_p00 <= 
        ap_const_lv16_FFAC when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFF9;
    mul_ln172_87_fu_14982_p1 <= zext_ln172_102_reg_18537(8 - 1 downto 0);
    mul_ln172_88_fu_14987_p0 <= mul_ln172_88_fu_14987_p00(8 - 1 downto 0);
    mul_ln172_88_fu_14987_p00 <= 
        ap_const_lv16_6 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFAB;
    mul_ln172_88_fu_14987_p1 <= zext_ln172_102_reg_18537(8 - 1 downto 0);
    mul_ln172_89_fu_14992_p0 <= mul_ln172_89_fu_14992_p00(8 - 1 downto 0);
    mul_ln172_89_fu_14992_p00 <= 
        ap_const_lv16_67 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFBC;
    mul_ln172_89_fu_14992_p1 <= zext_ln172_109_fu_11558_p1(8 - 1 downto 0);
    mul_ln172_8_fu_14523_p0 <= mul_ln172_8_fu_14523_p00(8 - 1 downto 0);
    mul_ln172_8_fu_14523_p00 <= 
        ap_const_lv16_FFD2 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_5F;
    mul_ln172_8_fu_14523_p1 <= zext_ln172_13_fu_8934_p1(8 - 1 downto 0);
    mul_ln172_90_fu_14998_p0 <= mul_ln172_90_fu_14998_p00(8 - 1 downto 0);
    mul_ln172_90_fu_14998_p00 <= 
        ap_const_lv15_48 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_5E;
    mul_ln172_90_fu_14998_p1 <= zext_ln172_160_fu_11561_p1(8 - 1 downto 0);
    mul_ln172_91_fu_15004_p0 <= mul_ln172_91_fu_15004_p00(8 - 1 downto 0);
    mul_ln172_91_fu_15004_p00 <= 
        ap_const_lv15_26 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_55;
    mul_ln172_91_fu_15004_p1 <= zext_ln172_160_fu_11561_p1(8 - 1 downto 0);
    mul_ln172_92_fu_15010_p0 <= mul_ln172_92_fu_15010_p00(8 - 1 downto 0);
    mul_ln172_92_fu_15010_p00 <= 
        ap_const_lv16_FFB4 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFC9;
    mul_ln172_92_fu_15010_p1 <= zext_ln172_109_fu_11558_p1(8 - 1 downto 0);
    mul_ln172_93_fu_15016_p0 <= mul_ln172_93_fu_15016_p00(8 - 1 downto 0);
    mul_ln172_93_fu_15016_p00 <= 
        ap_const_lv16_2B when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFB5;
    mul_ln172_93_fu_15016_p1 <= zext_ln172_109_fu_11558_p1(8 - 1 downto 0);
    mul_ln172_94_fu_15022_p0 <= mul_ln172_94_fu_15022_p00(6 - 1 downto 0);
    mul_ln172_94_fu_15022_p00 <= 
        ap_const_lv14_16 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv14_3FE2;
    mul_ln172_94_fu_15022_p1 <= mul_ln172_94_fu_15022_p10(8 - 1 downto 0);
    mul_ln172_94_fu_15022_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_13_reg_18564),14));
    mul_ln172_95_fu_15028_p0 <= mul_ln172_95_fu_15028_p00(7 - 1 downto 0);
    mul_ln172_95_fu_15028_p00 <= 
        ap_const_lv15_3B when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_7FF5;
    mul_ln172_95_fu_15028_p1 <= zext_ln172_160_fu_11561_p1(8 - 1 downto 0);
    mul_ln172_96_fu_9827_p1 <= mul_ln172_96_fu_9827_p10(8 - 1 downto 0);
    mul_ln172_96_fu_9827_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_14_fu_9816_p3),15));
    mul_ln172_96_fu_9827_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv15_7FC3) * signed('0' &mul_ln172_96_fu_9827_p1))), 15));
    mul_ln172_97_fu_14834_p0 <= mul_ln172_97_fu_14834_p00(7 - 1 downto 0);
    mul_ln172_97_fu_14834_p00 <= 
        ap_const_lv15_7FDA when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_15;
    mul_ln172_97_fu_14834_p1 <= zext_ln172_122_reg_18177(8 - 1 downto 0);
    mul_ln172_98_fu_14839_p0 <= mul_ln172_98_fu_14839_p00(8 - 1 downto 0);
    mul_ln172_98_fu_14839_p00 <= 
        ap_const_lv16_FF9D when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFCF;
    mul_ln172_98_fu_14839_p1 <= zext_ln172_124_fu_10580_p1(8 - 1 downto 0);
    mul_ln172_99_fu_14845_p0 <= mul_ln172_99_fu_14845_p00(8 - 1 downto 0);
    mul_ln172_99_fu_14845_p00 <= 
        ap_const_lv16_FFD6 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_67;
    mul_ln172_99_fu_14845_p1 <= zext_ln172_124_fu_10580_p1(8 - 1 downto 0);
    mul_ln172_fu_14487_p0 <= mul_ln172_fu_14487_p00(8 - 1 downto 0);
    mul_ln172_fu_14487_p00 <= 
        ap_const_lv15_5B when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_1D;
    mul_ln172_fu_14487_p1 <= zext_ln172_18_fu_8877_p1(8 - 1 downto 0);
    mul_ln191_10_fu_13864_p0 <= mul_ln191_10_fu_13864_p00(8 - 1 downto 0);
    mul_ln191_10_fu_13864_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln191_10_reg_19222),32));
    mul_ln191_10_fu_13864_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &mul_ln191_10_fu_13864_p0) * signed(l2_maxes_load_8_reg_19066))), 32));
    mul_ln191_11_fu_13872_p0 <= mul_ln191_11_fu_13872_p00(8 - 1 downto 0);
    mul_ln191_11_fu_13872_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln191_11_reg_19227),32));
    mul_ln191_11_fu_13872_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &mul_ln191_11_fu_13872_p0) * signed(l2_maxes_load_8_reg_19066))), 32));
    mul_ln191_12_fu_13880_p0 <= mul_ln191_12_fu_13880_p00(8 - 1 downto 0);
    mul_ln191_12_fu_13880_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln191_12_reg_19232),32));
    mul_ln191_12_fu_13880_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &mul_ln191_12_fu_13880_p0) * signed(l2_maxes_load_8_reg_19066))), 32));
    mul_ln191_13_fu_13888_p0 <= mul_ln191_13_fu_13888_p00(8 - 1 downto 0);
    mul_ln191_13_fu_13888_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln191_13_reg_19237),32));
    mul_ln191_13_fu_13888_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &mul_ln191_13_fu_13888_p0) * signed(l2_maxes_load_8_reg_19066))), 32));
    mul_ln191_14_fu_13896_p0 <= mul_ln191_14_fu_13896_p00(8 - 1 downto 0);
    mul_ln191_14_fu_13896_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln191_14_reg_19242),32));
    mul_ln191_14_fu_13896_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &mul_ln191_14_fu_13896_p0) * signed(l2_maxes_load_8_reg_19066))), 32));
    mul_ln191_15_fu_13929_p0 <= mul_ln191_15_fu_13929_p00(8 - 1 downto 0);
    mul_ln191_15_fu_13929_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln191_15_reg_19272),32));
    mul_ln191_15_fu_13929_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &mul_ln191_15_fu_13929_p0) * signed(l2_maxes_load_8_reg_19066))), 32));
    mul_ln191_1_fu_13349_p0 <= mul_ln191_1_fu_13349_p00(8 - 1 downto 0);
    mul_ln191_1_fu_13349_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln191_1_reg_19091),32));
    mul_ln191_1_fu_13349_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &mul_ln191_1_fu_13349_p0) * signed(l2_maxes_load_8_reg_19066))), 32));
    mul_ln191_2_fu_13357_p0 <= mul_ln191_2_fu_13357_p00(8 - 1 downto 0);
    mul_ln191_2_fu_13357_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln191_2_reg_19096),32));
    mul_ln191_2_fu_13357_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &mul_ln191_2_fu_13357_p0) * signed(l2_maxes_load_8_reg_19066))), 32));
    mul_ln191_3_fu_13365_p0 <= mul_ln191_3_fu_13365_p00(8 - 1 downto 0);
    mul_ln191_3_fu_13365_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln191_3_reg_19101),32));
    mul_ln191_3_fu_13365_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &mul_ln191_3_fu_13365_p0) * signed(l2_maxes_load_8_reg_19066))), 32));
    mul_ln191_4_fu_13373_p0 <= mul_ln191_4_fu_13373_p00(8 - 1 downto 0);
    mul_ln191_4_fu_13373_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln191_4_reg_19106),32));
    mul_ln191_4_fu_13373_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &mul_ln191_4_fu_13373_p0) * signed(l2_maxes_load_8_reg_19066))), 32));
    mul_ln191_5_fu_13699_p0 <= mul_ln191_5_fu_13699_p00(8 - 1 downto 0);
    mul_ln191_5_fu_13699_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln191_5_reg_19136),32));
    mul_ln191_5_fu_13699_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &mul_ln191_5_fu_13699_p0) * signed(l2_maxes_load_8_reg_19066))), 32));
    mul_ln191_6_fu_13707_p0 <= mul_ln191_6_fu_13707_p00(8 - 1 downto 0);
    mul_ln191_6_fu_13707_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln191_6_reg_19141),32));
    mul_ln191_6_fu_13707_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &mul_ln191_6_fu_13707_p0) * signed(l2_maxes_load_8_reg_19066))), 32));
    mul_ln191_7_fu_13715_p0 <= mul_ln191_7_fu_13715_p00(8 - 1 downto 0);
    mul_ln191_7_fu_13715_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln191_7_reg_19146),32));
    mul_ln191_7_fu_13715_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &mul_ln191_7_fu_13715_p0) * signed(l2_maxes_load_8_reg_19066))), 32));
    mul_ln191_8_fu_13723_p0 <= mul_ln191_8_fu_13723_p00(8 - 1 downto 0);
    mul_ln191_8_fu_13723_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln191_8_reg_19151),32));
    mul_ln191_8_fu_13723_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &mul_ln191_8_fu_13723_p0) * signed(l2_maxes_load_8_reg_19066))), 32));
    mul_ln191_9_fu_13731_p0 <= mul_ln191_9_fu_13731_p00(8 - 1 downto 0);
    mul_ln191_9_fu_13731_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln191_9_reg_19156),32));
    mul_ln191_9_fu_13731_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &mul_ln191_9_fu_13731_p0) * signed(l2_maxes_load_8_reg_19066))), 32));
    mul_ln191_fu_13341_p0 <= mul_ln191_fu_13341_p00(8 - 1 downto 0);
    mul_ln191_fu_13341_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln191_reg_19086),32));
    mul_ln191_fu_13341_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &mul_ln191_fu_13341_p0) * signed(l2_maxes_load_8_reg_19066))), 32));
    mul_ln97_12_fu_6020_p1 <= mul_ln97_12_fu_6020_p10(8 - 1 downto 0);
    mul_ln97_12_fu_6020_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_reg_15941),14));
    mul_ln97_1_fu_5924_p1 <= mul_ln97_1_fu_5924_p10(8 - 1 downto 0);
    mul_ln97_1_fu_5924_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_15777),16));
    mul_ln97_27_fu_6751_p1 <= mul_ln97_27_fu_6751_p10(8 - 1 downto 0);
    mul_ln97_27_fu_6751_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_reg_16155),16));
    mul_ln97_28_fu_6795_p1 <= mul_ln97_28_fu_6795_p10(8 - 1 downto 0);
    mul_ln97_28_fu_6795_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_reg_16174),16));
    mul_ln97_32_fu_6866_p1 <= mul_ln97_32_fu_6866_p10(8 - 1 downto 0);
    mul_ln97_32_fu_6866_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_reg_16182),15));
    mul_ln97_32_fu_6866_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv15_7FCF) * signed('0' &mul_ln97_32_fu_6866_p1))), 15));
    mul_ln97_3_fu_5934_p1 <= mul_ln97_3_fu_5934_p10(8 - 1 downto 0);
    mul_ln97_3_fu_5934_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4547_p8),15));
    mul_ln97_3_fu_5934_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv15_2E) * unsigned(mul_ln97_3_fu_5934_p1), 15));
    mul_ln97_45_fu_6342_p1 <= zext_ln97_108_fu_6339_p1(8 - 1 downto 0);
    mul_ln97_49_fu_6971_p1 <= zext_ln97_125_fu_6968_p1(8 - 1 downto 0);
    mul_ln97_5_fu_6487_p1 <= zext_ln97_12_reg_16095(8 - 1 downto 0);
    mul_ln97_5_fu_6487_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv16_FF9F) * signed('0' &mul_ln97_5_fu_6487_p1))), 16));
    mul_ln97_fu_5918_p1 <= mul_ln97_fu_5918_p10(8 - 1 downto 0);
    mul_ln97_fu_5918_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_15777),15));
    mul_ln97_fu_5918_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv15_35) * unsigned(mul_ln97_fu_5918_p1), 15));
    or_ln182_1_fu_4890_p2 <= (tmp_76_reg_15335 or ap_const_lv4_2);
    or_ln182_2_fu_4904_p2 <= (tmp_76_reg_15335 or ap_const_lv4_3);
    or_ln182_3_fu_5200_p2 <= (tmp_76_reg_15335 or ap_const_lv4_4);
    or_ln182_4_fu_5214_p2 <= (tmp_76_reg_15335 or ap_const_lv4_5);
    or_ln182_5_fu_5316_p2 <= (tmp_76_reg_15335 or ap_const_lv4_6);
    or_ln182_6_fu_5330_p2 <= (tmp_76_reg_15335 or ap_const_lv4_7);
    or_ln182_fu_4716_p2 <= (tmp_76_fu_4703_p3 or ap_const_lv4_1);
    or_ln1_fu_8758_p3 <= (ap_const_lv1_1 & tmp_86_reg_15321);
    or_ln233_1_fu_8843_p2 <= (icmp_ln233_reg_15364 or ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_4293);
    or_ln233_fu_8831_p2 <= (icmp_ln233_reg_15364 or ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_4271);
    or_ln242_fu_5038_p2 <= (icmp_ln242_reg_15372_pp0_iter1_reg or ap_phi_mux_l2_read_row_offset_f_phi_fu_4128_p4);
    or_ln47_1_fu_5416_p2 <= (icmp_ln47_3_fu_5370_p2 or icmp_ln47_2_reg_15618);
    or_ln47_2_fu_5421_p2 <= (or_ln47_fu_5412_p2 or or_ln47_1_fu_5416_p2);
    or_ln47_3_fu_5562_p2 <= (icmp_ln47_5_reg_15707 or icmp_ln47_4_reg_15679);
    or_ln47_4_fu_5566_p2 <= (icmp_ln47_7_fu_5556_p2 or icmp_ln47_6_fu_5534_p2);
    or_ln47_5_fu_5572_p2 <= (or_ln47_4_fu_5566_p2 or or_ln47_3_fu_5562_p2);
    or_ln47_6_fu_5578_p2 <= (or_ln47_5_fu_5572_p2 or or_ln47_2_reg_15686);
    or_ln47_fu_5412_p2 <= (icmp_ln47_reg_15433 or icmp_ln47_1_reg_15609);
    or_ln_fu_5823_p3 <= (ap_const_lv1_1 & tmp_69_reg_15130);
    out_r_TDATA <= (((((((((((((((add_ln191_15_fu_14073_p2 & add_ln191_14_fu_14064_p2) & add_ln191_13_fu_14055_p2) & add_ln191_12_fu_14046_p2) & add_ln191_11_fu_14037_p2) & add_ln191_10_fu_14028_p2) & add_ln191_9_fu_14019_p2) & add_ln191_8_fu_14010_p2) & add_ln191_7_fu_14001_p2) & add_ln191_6_fu_13992_p2) & add_ln191_5_fu_13983_p2) & add_ln191_4_fu_13974_p2) & add_ln191_3_fu_13965_p2) & add_ln191_2_fu_13956_p2) & add_ln191_1_fu_13947_p2) & add_ln191_fu_13938_p2);

    out_r_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter1, out_r_TREADY, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, and_ln152_reg_15312_pp0_iter1_reg, icmp_ln194_reg_15356_pp0_iter1_reg, icmp_ln196_reg_15360_pp0_iter1_reg)
    begin
        if (((icmp_ln196_reg_15360_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln194_reg_15356_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln152_reg_15312_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            out_r_TDATA_blk_n <= out_r_TREADY;
        else 
            out_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_r_TKEEP <= ap_const_lv64_FFFFFFFFFFFFFFFF;
    out_r_TLAST <= ap_const_lv1_1;
    out_r_TSTRB <= ap_const_lv64_0;

    out_r_TVALID_assign_proc : process(ap_enable_reg_pp0_iter1, ap_ce, ap_CS_fsm_pp0_stage10, ap_predicate_op3145_write_state42, ap_block_pp0_stage10_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_predicate_op3145_write_state42 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            out_r_TVALID <= ap_const_logic_1;
        else 
            out_r_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    select_ln117_1_fu_8146_p3 <= 
        sext_ln109_32_fu_8096_p1 when (icmp_ln117_1_fu_8140_p2(0) = '1') else 
        l1_maxes_1;
    select_ln117_2_fu_8164_p3 <= 
        sext_ln109_49_fu_8111_p1 when (icmp_ln117_2_fu_8158_p2(0) = '1') else 
        l1_maxes_2;
    select_ln117_3_fu_8182_p3 <= 
        sext_ln109_67_fu_8115_p1 when (icmp_ln117_3_fu_8176_p2(0) = '1') else 
        l1_maxes_3;
    select_ln117_fu_8128_p3 <= 
        sext_ln109_15_fu_8092_p1 when (icmp_ln117_fu_8122_p2(0) = '1') else 
        l1_maxes_0;
    select_ln129_1_fu_8330_p3 <= 
        select_ln133_fu_8314_p3 when (icmp_ln129_fu_8296_p2(0) = '1') else 
        l2_write_row_offset;
    select_ln129_fu_8322_p3 <= 
        ap_const_lv16_1 when (icmp_ln129_fu_8296_p2(0) = '1') else 
        add_ln128_fu_8290_p2;
    select_ln133_fu_8314_p3 <= 
        ap_const_lv8_0 when (icmp_ln133_fu_8308_p2(0) = '1') else 
        add_ln132_fu_8302_p2;
    select_ln140_1_fu_8363_p3 <= 
        select_ln144_fu_8355_p3 when (icmp_ln140_reg_16815(0) = '1') else 
        l1_read_row_offset_l_1_reg_15759;
    select_ln140_fu_8444_p3 <= 
        ap_const_lv16_0 when (icmp_ln140_fu_8438_p2(0) = '1') else 
        add_ln139_fu_8432_p2;
    select_ln144_fu_8355_p3 <= 
        ap_const_lv8_0 when (icmp_ln144_fu_8349_p2(0) = '1') else 
        add_ln143_fu_8344_p2;
    select_ln154_10_fu_9711_p3 <= 
        tmp_50_fu_9689_p8 when (trunc_ln152_1_reg_15148(0) = '1') else 
        tmp_51_fu_9700_p8;
    select_ln154_11_fu_10192_p3 <= 
        tmp_52_fu_10170_p8 when (trunc_ln152_1_reg_15148(0) = '1') else 
        tmp_53_fu_10181_p8;
    select_ln154_12_fu_10559_p3 <= 
        tmp_54_fu_10537_p8 when (trunc_ln152_1_reg_15148(0) = '1') else 
        tmp_55_fu_10548_p8;
    select_ln154_13_fu_10951_p3 <= 
        tmp_56_fu_10929_p8 when (trunc_ln152_1_reg_15148(0) = '1') else 
        tmp_57_fu_10940_p8;
    select_ln154_14_fu_9816_p3 <= 
        tmp_58_fu_9794_p8 when (trunc_ln152_1_reg_15148(0) = '1') else 
        tmp_59_fu_9805_p8;
    select_ln154_15_fu_9855_p3 <= 
        tmp_60_fu_9833_p8 when (trunc_ln152_1_reg_15148(0) = '1') else 
        tmp_61_fu_9844_p8;
    select_ln154_16_fu_10221_p3 <= 
        tmp_62_fu_10199_p8 when (trunc_ln152_1_reg_15148(0) = '1') else 
        tmp_63_fu_10210_p8;
    select_ln154_17_fu_9322_p3 <= 
        tmp_64_fu_9300_p8 when (trunc_ln152_1_reg_15148(0) = '1') else 
        tmp_65_fu_9311_p8;
    select_ln154_2_fu_8673_p3 <= 
        tmp_34_fu_8637_p8 when (trunc_ln152_1_reg_15148(0) = '1') else 
        tmp_35_fu_8655_p8;
    select_ln154_3_fu_9026_p3 <= 
        tmp_36_fu_9004_p8 when (trunc_ln152_1_reg_15148(0) = '1') else 
        tmp_37_fu_9015_p8;
    select_ln154_6_fu_9293_p3 <= 
        tmp_42_fu_9271_p8 when (trunc_ln152_1_reg_15148(0) = '1') else 
        tmp_43_fu_9282_p8;
    select_ln154_7_fu_9055_p3 <= 
        tmp_44_fu_9033_p8 when (trunc_ln152_1_reg_15148(0) = '1') else 
        tmp_45_fu_9044_p8;
    select_ln154_8_fu_9633_p3 <= 
        tmp_46_fu_9611_p8 when (trunc_ln152_1_reg_15148(0) = '1') else 
        tmp_47_fu_9622_p8;
    select_ln154_9_fu_9682_p3 <= 
        tmp_48_fu_9660_p8 when (trunc_ln152_1_reg_15148(0) = '1') else 
        tmp_49_fu_9671_p8;
    select_ln161_fu_8713_p3 <= 
        ap_const_lv8_2 when (tmp_86_reg_15321(0) = '1') else 
        ap_const_lv8_1;
    select_ln162_1_fu_8750_p3 <= 
        add_ln162_1_fu_8744_p2 when (icmp_ln162_1_fu_8726_p2(0) = '1') else 
        add_ln164_1_fu_8738_p2;
    select_ln162_2_fu_8797_p3 <= 
        add_ln162_2_fu_8791_p2 when (icmp_ln162_2_fu_8779_p2(0) = '1') else 
        add_ln164_2_fu_8785_p2;
    select_ln162_fu_8625_p3 <= 
        add_ln162_fu_8619_p2 when (icmp_ln162_fu_8607_p2(0) = '1') else 
        add_ln164_fu_8613_p2;
    select_ln172_102_fu_11533_p3 <= 
        sub_ln172_25_fu_11527_p2 when (trunc_ln152_1_reg_15148(0) = '1') else 
        sext_ln172_76_fu_11512_p1;
    select_ln172_110_fu_11672_p3 <= 
        sext_ln172_82_fu_11668_p1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        sub_ln172_27_fu_11634_p2;
    select_ln172_112_fu_11735_p3 <= 
        sext_ln172_84_fu_11731_p1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        zext_ln172_120_fu_11721_p1;
    select_ln172_113_fu_11759_p3 <= 
        sub_ln172_30_fu_11753_p2 when (trunc_ln152_1_reg_15148(0) = '1') else 
        zext_ln172_117_fu_11696_p1;
    select_ln172_114_fu_10971_p3 <= 
        mul_ln172_96_reg_18183 when (trunc_ln152_1_reg_15148(0) = '1') else 
        sext_ln172_87_fu_10967_p1;
    select_ln172_11_fu_11255_p3 <= 
        ap_const_lv16_FF8D when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFE6;
    select_ln172_122_fu_11825_p3 <= 
        zext_ln172_127_fu_11821_p1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        sext_ln172_95_fu_11810_p1;
    select_ln172_124_fu_11878_p3 <= 
        sub_ln172_33_fu_11872_p2 when (trunc_ln152_1_reg_15148(0) = '1') else 
        zext_ln172_129_fu_11846_p1;
    select_ln172_125_fu_11905_p3 <= 
        sub_ln172_34_fu_11899_p2 when (trunc_ln152_1_reg_15148(0) = '1') else 
        zext_ln172_133_fu_11895_p1;
    select_ln172_127_fu_11916_p3 <= 
        sext_ln172_100_fu_11912_p1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        mul_ln172_106_reg_18205;
    select_ln172_141_fu_11122_p3 <= 
        mul_ln172_120_reg_18014 when (trunc_ln152_1_reg_15148(0) = '1') else 
        sext_ln172_159_fu_11118_p1;
    select_ln172_142_fu_11175_p3 <= 
        sub_ln172_38_fu_11169_p2 when (trunc_ln152_1_reg_15148(0) = '1') else 
        sext_ln172_169_fu_11154_p1;
    select_ln172_15_fu_9435_p3 <= 
        mul_ln172_13_reg_17636 when (trunc_ln152_1_reg_15148(0) = '1') else 
        zext_ln172_14_fu_9431_p1;
    select_ln172_16_fu_12183_p3 <= 
        zext_ln172_16_reg_17641 when (trunc_ln152_1_reg_15148(0) = '1') else 
        mul_ln172_14_reg_17653;
    select_ln172_22_fu_11262_p3 <= 
        ap_const_lv16_FFCC when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_4B;
    select_ln172_26_fu_11269_p3 <= 
        ap_const_lv16_2B when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FFB2;
    select_ln172_27_fu_9471_p3 <= 
        zext_ln172_20_fu_9467_p1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        mul_ln172_25_reg_17907;
    select_ln172_29_fu_9979_p3 <= 
        zext_ln172_22_fu_9975_p1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        mul_ln172_27_reg_17917;
    select_ln172_2_fu_9398_p3 <= 
        zext_ln172_5_fu_9394_p1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        sub_ln172_1_fu_9371_p2;
    select_ln172_31_fu_10040_p3 <= 
        zext_ln172_27_fu_10036_p1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        sub_ln172_6_fu_10021_p2;
    select_ln172_32_fu_11279_p3 <= 
        ap_const_lv16_FFA0 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_32;
    select_ln172_35_fu_9189_p3 <= 
        sext_ln172_21_fu_9185_p1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        mul_ln172_32_fu_9162_p2;
    select_ln172_37_fu_9223_p3 <= 
        mul_ln172_34_fu_9217_p2 when (trunc_ln152_1_reg_15148(0) = '1') else 
        zext_ln172_32_fu_9213_p1;
    select_ln172_42_fu_11314_p3 <= 
        sub_ln172_8_fu_11308_p2 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv14_0;
    select_ln172_53_fu_11346_p3 <= 
        ap_const_lv16_17 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv16_FF97;
    select_ln172_57_fu_11373_p3 <= 
        zext_ln172_44_fu_11369_p1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        mul_ln172_53_reg_17867;
    select_ln172_59_fu_11408_p3 <= 
        tmp_70_fu_11386_p3 when (trunc_ln152_1_reg_15148(0) = '1') else 
        zext_ln172_152_fu_11404_p1;
    select_ln172_61_fu_12246_p3 <= 
        sub_ln172_11_fu_12240_p2 when (trunc_ln152_1_reg_15148(0) = '1') else 
        sext_ln172_40_fu_12214_p1;
    select_ln172_63_fu_11445_p3 <= 
        sext_ln172_42_fu_11441_p1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        mul_ln172_57_reg_17877;
    select_ln172_66_fu_10800_p3 <= 
        zext_ln172_58_fu_10796_p1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        sext_ln172_46_fu_10764_p1;
    select_ln172_69_fu_10853_p3 <= 
        add_ln172_6_fu_10847_p2 when (trunc_ln152_1_reg_15148(0) = '1') else 
        zext_ln172_64_fu_10835_p1;
    select_ln172_70_fu_10309_p3 <= 
        mul_ln172_62_reg_18128 when (trunc_ln152_1_reg_15148(0) = '1') else 
        sext_ln172_48_fu_10305_p1;
    select_ln172_71_fu_10864_p3 <= 
        zext_ln172_68_fu_10860_p1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        mul_ln172_63_reg_18133;
    select_ln172_77_fu_12320_p3 <= 
        sub_ln172_16_fu_12314_p2 when (trunc_ln152_1_reg_15148(0) = '1') else 
        sext_ln172_54_fu_12288_p1;
    select_ln172_78_fu_12370_p3 <= 
        sext_ln172_56_fu_12366_p1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        zext_ln172_78_fu_12345_p1;
    select_ln172_7_fu_10284_p3 <= 
        sext_ln172_4_fu_10280_p1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        mul_ln172_6_reg_17601;
    select_ln172_82_fu_9766_p3 <= 
        sub_ln172_19_fu_9760_p2 when (trunc_ln152_1_reg_15148(0) = '1') else 
        sext_ln172_61_fu_9732_p1;
    select_ln172_83_fu_9787_p3 <= 
        sext_ln172_63_fu_9783_p1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        mul_ln172_72_fu_9777_p2;
    select_ln172_8_fu_11242_p3 <= 
        zext_ln172_10_fu_11238_p1 when (trunc_ln152_1_reg_15148(0) = '1') else 
        sext_ln172_5_fu_11216_p1;
    select_ln172_91_fu_10391_p3 <= 
        st_fu_10373_p3 when (trunc_ln152_1_reg_15148(0) = '1') else 
        zext_ln172_92_fu_10387_p1;
    select_ln172_92_fu_10474_p3 <= 
        sub_ln172_23_fu_10468_p2 when (trunc_ln152_1_reg_15148(0) = '1') else 
        sext_ln172_69_fu_10432_p1;
    select_ln172_93_fu_11461_p3 <= 
        ap_const_lv15_24 when (trunc_ln152_1_reg_15148(0) = '1') else 
        ap_const_lv15_5A;
    select_ln172_94_fu_10519_p3 <= 
        sub_ln172_24_fu_10513_p2 when (trunc_ln152_1_reg_15148(0) = '1') else 
        sext_ln172_72_fu_10494_p1;
    select_ln182_1_fu_13074_p3 <= 
        add_ln172_45_reg_18890 when (icmp_ln182_1_fu_13070_p2(0) = '1') else 
        l2_maxes_load_1_reg_15424;
    select_ln182_2_fu_13107_p3 <= 
        add_ln172_63_reg_18963 when (icmp_ln182_2_fu_13103_p2(0) = '1') else 
        l2_maxes_load_2_reg_15597;
    select_ln182_3_fu_13149_p3 <= 
        add_ln172_81_reg_18970 when (icmp_ln182_3_fu_13145_p2(0) = '1') else 
        l2_maxes_load_3_reg_15603;
    select_ln182_4_fu_13085_p3 <= 
        add_ln172_99_reg_18922 when (icmp_ln182_4_fu_13081_p2(0) = '1') else 
        l2_maxes_load_4_reg_15651;
    select_ln182_5_fu_13118_p3 <= 
        add_ln172_117_reg_18977 when (icmp_ln182_5_fu_13114_p2(0) = '1') else 
        l2_maxes_load_5_reg_15657;
    select_ln182_6_fu_13128_p3 <= 
        add_ln172_135_reg_18984 when (icmp_ln182_6_fu_13124_p2(0) = '1') else 
        l2_maxes_load_6_reg_15691;
    select_ln182_7_fu_13160_p3 <= 
        add_ln172_145_reg_18949 when (icmp_ln182_7_fu_13156_p2(0) = '1') else 
        l2_maxes_load_7_reg_15697;
    select_ln182_fu_13096_p3 <= 
        add_ln172_27_reg_18956 when (icmp_ln182_fu_13092_p2(0) = '1') else 
        l2_maxes_load_reg_15418;
    select_ln191_10_fu_13744_p3 <= 
        l3_weights_rows_10_0 when (l3_weights_row_idx_l_reg_19050(0) = '1') else 
        l3_weights_rows_10_1;
    select_ln191_11_fu_13759_p3 <= 
        l3_weights_rows_11_0 when (l3_weights_row_idx_l_reg_19050(0) = '1') else 
        l3_weights_rows_11_1;
    select_ln191_12_fu_13774_p3 <= 
        l3_weights_rows_12_0 when (l3_weights_row_idx_l_reg_19050(0) = '1') else 
        l3_weights_rows_12_1;
    select_ln191_13_fu_13789_p3 <= 
        l3_weights_rows_13_0 when (l3_weights_row_idx_l_reg_19050(0) = '1') else 
        l3_weights_rows_13_1;
    select_ln191_14_fu_13804_p3 <= 
        l3_weights_rows_14_0 when (l3_weights_row_idx_l_reg_19050(0) = '1') else 
        l3_weights_rows_14_1;
    select_ln191_15_fu_13909_p3 <= 
        l3_weights_rows_15_0 when (l3_weights_row_idx_l_reg_19050(0) = '1') else 
        l3_weights_rows_15_1;
    select_ln191_1_fu_13272_p3 <= 
        l3_weights_rows_1_0 when (l3_weights_row_idx(0) = '1') else 
        l3_weights_rows_1_1;
    select_ln191_2_fu_13288_p3 <= 
        l3_weights_rows_2_0 when (l3_weights_row_idx(0) = '1') else 
        l3_weights_rows_2_1;
    select_ln191_3_fu_13304_p3 <= 
        l3_weights_rows_3_0 when (l3_weights_row_idx(0) = '1') else 
        l3_weights_rows_3_1;
    select_ln191_4_fu_13320_p3 <= 
        l3_weights_rows_4_0 when (l3_weights_row_idx(0) = '1') else 
        l3_weights_rows_4_1;
    select_ln191_5_fu_13386_p3 <= 
        l3_weights_rows_5_0 when (l3_weights_row_idx_l_reg_19050(0) = '1') else 
        l3_weights_rows_5_1;
    select_ln191_6_fu_13401_p3 <= 
        l3_weights_rows_6_0 when (l3_weights_row_idx_l_reg_19050(0) = '1') else 
        l3_weights_rows_6_1;
    select_ln191_7_fu_13416_p3 <= 
        l3_weights_rows_7_0 when (l3_weights_row_idx_l_reg_19050(0) = '1') else 
        l3_weights_rows_7_1;
    select_ln191_8_fu_13431_p3 <= 
        l3_weights_rows_8_0 when (l3_weights_row_idx_l_reg_19050(0) = '1') else 
        l3_weights_rows_8_1;
    select_ln191_9_fu_13446_p3 <= 
        l3_weights_rows_9_0 when (l3_weights_row_idx_l_reg_19050(0) = '1') else 
        l3_weights_rows_9_1;
    select_ln191_fu_13256_p3 <= 
        l3_weights_rows_0_0 when (l3_weights_row_idx(0) = '1') else 
        l3_weights_rows_0_1;
    select_ln210_fu_8573_p3 <= 
        ap_const_lv16_0 when (icmp_ln210_fu_8567_p2(0) = '1') else 
        add_ln209_fu_8561_p2;
    select_ln214_fu_4934_p3 <= 
        ap_const_lv8_0 when (icmp_ln214_fu_4929_p2(0) = '1') else 
        add_ln213_reg_19378;
    select_ln233_1_fu_8836_p3 <= 
        select_ln237_fu_8817_p3 when (icmp_ln233_reg_15364(0) = '1') else 
        ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_4283;
    select_ln233_2_fu_8848_p3 <= 
        add_ln238_fu_8825_p2 when (icmp_ln233_reg_15364(0) = '1') else 
        ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_4305;
    select_ln233_fu_4755_p3 <= 
        ap_const_lv32_200 when (icmp_ln233_fu_4749_p2(0) = '1') else 
        add_ln232_fu_4743_p2;
    select_ln237_fu_8817_p3 <= 
        ap_const_lv8_0 when (icmp_ln237_fu_8811_p2(0) = '1') else 
        add_ln236_fu_8805_p2;
    select_ln242_1_fu_5043_p3 <= 
        ap_const_lv8_0 when (icmp_ln242_reg_15372_pp0_iter1_reg(0) = '1') else 
        ap_phi_mux_l2_read_row_offset_n_phi_fu_4140_p4;
    select_ln242_fu_4781_p3 <= 
        ap_const_lv32_400 when (icmp_ln242_fu_4769_p2(0) = '1') else 
        add_ln241_fu_4763_p2;
    select_ln47_10_fu_5527_p3 <= 
        add_ln50_5_fu_5521_p2 when (icmp_ln47_5_reg_15707(0) = '1') else 
        select_ln47_8_fu_5493_p3;
    select_ln47_11_fu_5470_p3 <= 
        ap_const_lv8_0 when (icmp_ln47_5_fu_5464_p2(0) = '1') else 
        add_ln46_5_fu_5458_p2;
    select_ln47_12_fu_5623_p3 <= 
        add_ln50_6_fu_5618_p2 when (icmp_ln47_6_reg_15730(0) = '1') else 
        select_ln47_10_reg_15723;
    select_ln47_13_fu_5539_p3 <= 
        ap_const_lv8_0 when (icmp_ln47_6_fu_5534_p2(0) = '1') else 
        add_ln46_6_reg_15717;
    select_ln47_14_fu_5635_p3 <= 
        add_ln50_7_fu_5629_p2 when (icmp_ln47_7_reg_15739(0) = '1') else 
        select_ln47_12_fu_5623_p3;
    select_ln47_15_fu_5583_p3 <= 
        ap_const_lv8_0 when (icmp_ln47_7_fu_5556_p2(0) = '1') else 
        add_ln46_7_fu_5550_p2;
    select_ln47_1_fu_5079_p3 <= 
        ap_const_lv8_0 when (icmp_ln47_fu_5061_p2(0) = '1') else 
        add_ln46_fu_5056_p2;
    select_ln47_2_fu_5238_p3 <= 
        add_ln50_1_fu_5233_p2 when (icmp_ln47_1_fu_5228_p2(0) = '1') else 
        select_ln47_reg_15438;
    select_ln47_3_fu_5245_p3 <= 
        ap_const_lv8_0 when (icmp_ln47_1_fu_5228_p2(0) = '1') else 
        add_ln46_1_reg_15448;
    select_ln47_4_fu_5296_p3 <= 
        add_ln50_2_fu_5290_p2 when (icmp_ln47_2_fu_5284_p2(0) = '1') else 
        select_ln47_2_fu_5238_p3;
    select_ln47_5_fu_5304_p3 <= 
        ap_const_lv8_0 when (icmp_ln47_2_fu_5284_p2(0) = '1') else 
        add_ln46_2_fu_5278_p2;
    select_ln47_6_fu_5381_p3 <= 
        add_ln50_3_fu_5376_p2 when (icmp_ln47_3_fu_5370_p2(0) = '1') else 
        select_ln47_4_reg_15623;
    select_ln47_7_fu_5388_p3 <= 
        ap_const_lv8_0 when (icmp_ln47_3_fu_5370_p2(0) = '1') else 
        add_ln46_3_fu_5365_p2;
    select_ln47_8_fu_5493_p3 <= 
        add_ln50_4_fu_5488_p2 when (icmp_ln47_4_reg_15679(0) = '1') else 
        select_ln47_6_reg_15663;
    select_ln47_9_fu_5448_p3 <= 
        ap_const_lv8_0 when (icmp_ln47_4_reg_15679(0) = '1') else 
        add_ln46_4_reg_15674;
    select_ln47_fu_5072_p3 <= 
        add_ln50_fu_5067_p2 when (icmp_ln47_fu_5061_p2(0) = '1') else 
        l1_write_col_offset_s_reg_15378;
    select_ln66_fu_4810_p3 <= 
        ap_const_lv8_0 when (icmp_ln66_fu_4804_p2(0) = '1') else 
        grp_fu_4412_p2;
    select_ln85_fu_5778_p3 <= 
        ap_const_lv8_2 when (tmp_69_reg_15130(0) = '1') else 
        ap_const_lv8_1;
    select_ln86_1_fu_5815_p3 <= 
        add_ln86_1_fu_5809_p2 when (icmp_ln86_1_fu_5791_p2(0) = '1') else 
        add_ln88_1_fu_5803_p2;
    select_ln86_2_fu_5862_p3 <= 
        add_ln86_2_fu_5856_p2 when (icmp_ln86_2_fu_5844_p2(0) = '1') else 
        add_ln88_2_fu_5850_p2;
    select_ln86_fu_5707_p3 <= 
        add_ln86_fu_5701_p2 when (icmp_ln86_fu_5689_p2(0) = '1') else 
        add_ln88_fu_5695_p2;
        sext_ln109_10_fu_7616_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_23_reg_16416),18));

        sext_ln109_11_fu_7619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_24_reg_16421),17));

        sext_ln109_12_fu_7634_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_26_fu_7628_p2),18));

        sext_ln109_13_fu_7644_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_27_fu_7638_p2),19));

        sext_ln109_14_fu_8083_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_28_reg_16491),20));

        sext_ln109_15_fu_8092_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_4_fu_8086_p2),32));

        sext_ln109_16_fu_7918_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_30_reg_16426),18));

        sext_ln109_17_fu_6998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14319_p3),17));

        sext_ln109_18_fu_7921_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_32_reg_16431),18));

        sext_ln109_1_fu_7877_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_1_reg_16481),17));

        sext_ln109_20_fu_7657_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14422_p3),17));

        sext_ln109_21_fu_7670_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_37_reg_16436),16));

        sext_ln109_22_fu_7679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_38_fu_7673_p2),17));

        sext_ln109_23_fu_7930_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_39_reg_16496),18));

        sext_ln109_24_fu_7939_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_40_fu_7933_p2),19));

        sext_ln109_25_fu_7689_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_42_reg_16441),17));

        sext_ln109_26_fu_7692_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_43_reg_16285),17));

        sext_ln109_27_fu_7943_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_46_reg_16501),19));

        sext_ln109_28_fu_7007_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14270_p3),16));

        sext_ln109_29_fu_7016_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_48_fu_7010_p2),18));

        sext_ln109_2_fu_7892_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_8_fu_7886_p2),19));

        sext_ln109_31_fu_7946_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_52_reg_16451),19));

        sext_ln109_32_fu_8096_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_5_reg_16566),32));

        sext_ln109_33_fu_7710_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_55_fu_7706_p2),16));

        sext_ln109_34_fu_7714_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_56_reg_16461),16));

        sext_ln109_35_fu_7961_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_58_reg_16506),18));

        sext_ln109_36_fu_7734_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_61_reg_16300),17));

        sext_ln109_37_fu_7964_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_64_reg_16511),18));

        sext_ln109_38_fu_8099_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_65_reg_16571),19));

        sext_ln109_3_fu_7551_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_11_reg_16265),16));

        sext_ln109_40_fu_7755_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14396_p3),17));

        sext_ln109_42_fu_7761_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14414_p3),17));

        sext_ln109_43_fu_7973_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_70_reg_16516),18));

        sext_ln109_45_fu_7979_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14464_p3),18));

        sext_ln109_46_fu_7776_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14447_p3),16));

        sext_ln109_47_fu_7982_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_75_reg_16526),18));

        sext_ln109_48_fu_8102_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_77_reg_16576),19));

        sext_ln109_49_fu_8111_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_6_fu_8105_p2),32));

        sext_ln109_4_fu_7560_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_12_fu_7554_p2),16));

        sext_ln109_50_fu_7785_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14364_p3),16));

        sext_ln109_51_fu_8006_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_82_reg_16531),17));

        sext_ln109_52_fu_8015_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_83_fu_8009_p2),18));

        sext_ln109_53_fu_7793_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14405_p3),16));

        sext_ln109_54_fu_8019_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_86_reg_16536),17));

        sext_ln109_55_fu_8022_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_89_reg_16541),17));

        sext_ln109_56_fu_8031_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_90_fu_8025_p2),18));

        sext_ln109_57_fu_8041_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_91_fu_8035_p2),19));

        sext_ln109_58_fu_7815_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_92_reg_16471),15));

        sext_ln109_59_fu_7824_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_93_fu_7818_p2),16));

        sext_ln109_5_fu_7899_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_13_reg_16486),18));

        sext_ln109_60_fu_7828_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14431_p3),16));

        sext_ln109_61_fu_8045_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_97_reg_16546),17));

        sext_ln109_62_fu_7851_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14387_p3),16));

        sext_ln109_63_fu_8048_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_100_reg_16551),17));

        sext_ln109_64_fu_7860_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14456_p3),16));

        sext_ln109_65_fu_8051_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_103_reg_16556),17));

        sext_ln109_66_fu_8066_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_105_fu_8060_p2),19));

        sext_ln109_67_fu_8115_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_7_reg_16581),32));

        sext_ln109_6_fu_7908_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_14_fu_7902_p2),19));

        sext_ln109_7_fu_8080_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_15_reg_16561),20));

        sext_ln109_8_fu_7579_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_17_fu_7573_p2),18));

        sext_ln109_9_fu_7612_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_21_fu_7606_p2),19));

        sext_ln109_fu_7542_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln109_reg_16401),16));

        sext_ln172_100_fu_11912_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_32_fu_11804_p2),16));

        sext_ln172_101_fu_12427_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_127_reg_18800),32));

        sext_ln172_102_fu_11922_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_108_reg_18452),17));

        sext_ln172_103_fu_10990_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_109_reg_18457),16));

        sext_ln172_104_fu_10993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_111_reg_18467),17));

        sext_ln172_105_fu_11925_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_113_reg_18575),17));

        sext_ln172_106_fu_11931_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_115_reg_18585),17));

        sext_ln172_107_fu_12862_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_11_reg_18875),32));

        sext_ln172_108_fu_12871_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_16_reg_18880),32));

        sext_ln172_109_fu_12448_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_18_reg_18477),18));

        sext_ln172_10_fu_9441_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_15_fu_9435_p3),17));

        sext_ln172_110_fu_12451_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_15076_p3),17));

        sext_ln172_111_fu_12460_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_20_fu_12454_p2),18));

        sext_ln172_112_fu_12880_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_21_reg_18885),19));

        sext_ln172_113_fu_11934_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_22_reg_18210),18));

        sext_ln172_114_fu_11943_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_23_fu_11937_p2),18));

        sext_ln172_115_fu_12883_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_25_reg_18805),19));

        sext_ln172_116_fu_12892_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_26_fu_12886_p2),32));

        sext_ln172_117_fu_12476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_29_reg_18810),32));

        sext_ln172_118_fu_12490_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_31_fu_12485_p2),17));

        sext_ln172_119_fu_12494_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_33_reg_18600),17));

        sext_ln172_11_fu_12188_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_16_fu_12183_p3),17));

        sext_ln172_120_fu_12503_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_34_fu_12497_p2),32));

        sext_ln172_121_fu_12513_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_36_reg_18482),18));

        sext_ln172_122_fu_9882_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_37_fu_9877_p2),17));

        sext_ln172_123_fu_12516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_38_reg_18215),18));

        sext_ln172_124_fu_11968_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_40_reg_18220),17));

        sext_ln172_125_fu_11982_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_42_fu_11976_p2),17));

        sext_ln172_126_fu_12525_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_43_reg_18815),18));

        sext_ln172_127_fu_12534_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_44_fu_12528_p2),32));

        sext_ln172_128_fu_12908_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_47_reg_18610),32));

        sext_ln172_129_fu_12549_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_49_fu_12544_p2),18));

        sext_ln172_12_fu_9445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_15_reg_17658),17));

        sext_ln172_130_fu_11995_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_50_reg_18615),17));

        sext_ln172_131_fu_12553_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_51_reg_18820),18));

        sext_ln172_132_fu_12917_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_52_reg_18897),32));

        sext_ln172_133_fu_10228_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_54_reg_18225),17));

        sext_ln172_134_fu_12562_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_57_reg_18361),18));

        sext_ln172_135_fu_12565_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_15069_p3),18));

        sext_ln172_136_fu_12568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_60_reg_18825),18));

        sext_ln172_137_fu_12926_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_62_reg_18902),32));

        sext_ln172_138_fu_12016_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_118_reg_18620),17));

        sext_ln172_139_fu_12941_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_65_reg_18625),32));

        sext_ln172_13_fu_9962_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_16_reg_17663),17));

        sext_ln172_140_fu_12589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_67_fu_12583_p2),18));

        sext_ln172_141_fu_12593_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_69_reg_18487),18));

        sext_ln172_142_fu_12950_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_70_reg_18907),32));

        sext_ln172_143_fu_12959_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_72_reg_18912),18));

        sext_ln172_144_fu_12602_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_15057_p3),17));

        sext_ln172_145_fu_12962_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_74_reg_18917),18));

        sext_ln172_146_fu_12019_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_76_reg_18235),18));

        sext_ln172_147_fu_12034_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_78_fu_12028_p2),18));

        sext_ln172_148_fu_12976_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_80_fu_12971_p2),32));

        sext_ln172_149_fu_12617_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_83_reg_18635),32));

        sext_ln172_14_fu_9448_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_18_reg_17673),16));

        sext_ln172_150_fu_12631_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_85_fu_12626_p2),18));

        sext_ln172_151_fu_12635_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_87_reg_18492),18));

        sext_ln172_152_fu_12644_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_88_fu_12638_p2),32));

        sext_ln172_153_fu_10691_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_92_reg_18240),18));

        sext_ln172_154_fu_12047_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_93_reg_18497),19));

        sext_ln172_155_fu_12050_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_94_reg_18366),18));

        sext_ln172_156_fu_12069_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_96_fu_12063_p2),18));

        sext_ln172_157_fu_12079_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_97_fu_12073_p2),19));

        sext_ln172_158_fu_12654_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_98_reg_18835),32));

        sext_ln172_159_fu_11118_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_36_fu_11112_p2),14));

        sext_ln172_15_fu_9451_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_19_reg_17882),17));

        sext_ln172_161_fu_12992_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_101_reg_18645),32));

        sext_ln172_162_fu_12671_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_103_fu_12666_p2),17));

        sext_ln172_163_fu_12684_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_105_fu_12678_p2),17));

        sext_ln172_164_fu_13001_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_106_reg_18929),32));

        sext_ln172_165_fu_13010_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_108_reg_18502),18));

        sext_ln172_166_fu_13013_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_110_reg_18245),18));

        sext_ln172_167_fu_12702_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_114_fu_12697_p2),18));

        sext_ln172_168_fu_13027_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_116_fu_13022_p2),32));

        sext_ln172_169_fu_11154_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_37_fu_11148_p2),13));

        sext_ln172_16_fu_9454_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_21_reg_17887),18));

        sext_ln172_171_fu_13043_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_119_reg_18840),32));

        sext_ln172_172_fu_12712_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_121_reg_18845),16));

        sext_ln172_173_fu_13052_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_124_reg_18939),32));

        sext_ln172_174_fu_12726_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_126_reg_18512),18));

        sext_ln172_175_fu_12729_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_15063_p3),18));

        sext_ln172_176_fu_12738_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_129_fu_12732_p2),19));

        sext_ln172_177_fu_12112_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_132_fu_12107_p2),17));

        sext_ln172_178_fu_12742_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_133_reg_18850),19));

        sext_ln172_179_fu_13061_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_134_reg_18944),32));

        sext_ln172_17_fu_11276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_28_reg_17922),17));

        sext_ln172_180_fu_12771_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_139_fu_12766_p2),18));

        sext_ln172_181_fu_12131_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_140_reg_18660),17));

        sext_ln172_182_fu_12775_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_141_reg_18860),18));

        sext_ln172_183_fu_12784_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_142_fu_12778_p2),32));

        sext_ln172_184_fu_12794_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_144_reg_18517),18));

        sext_ln172_185_fu_9952_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_146_fu_9946_p2),18));

        sext_ln172_186_fu_12140_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_149_reg_18376),17));

        sext_ln172_187_fu_12802_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_152_reg_18865),18));

        sext_ln172_188_fu_12811_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_153_fu_12805_p2),32));

        sext_ln172_18_fu_10006_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_5_fu_10000_p2),15));

        sext_ln172_19_fu_10047_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_31_fu_10040_p3),16));

        sext_ln172_1_fu_9356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_fu_9350_p2),14));

        sext_ln172_20_fu_9477_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_31_reg_17937),17));

        sext_ln172_21_fu_9185_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_7_fu_9179_p2),16));

        sext_ln172_22_fu_9480_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_33_reg_17947),16));

        sext_ln172_23_fu_9483_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_37_reg_17952),17));

        sext_ln172_24_fu_9486_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_35_reg_17957),16));

        sext_ln172_25_fu_9489_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_36_reg_17962),17));

        sext_ln172_26_fu_9495_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_38_reg_17983),16));

        sext_ln172_27_fu_11321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_42_fu_11314_p3),15));

        sext_ln172_29_fu_9498_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_39_reg_17988),16));

        sext_ln172_2_fu_9405_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_2_fu_9398_p3),15));

        sext_ln172_30_fu_11331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_42_reg_18039),17));

        sext_ln172_31_fu_11334_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_44_reg_18055),17));

        sext_ln172_32_fu_11337_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_46_reg_18065),17));

        sext_ln172_33_fu_11340_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_47_reg_18070),17));

        sext_ln172_34_fu_11353_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_51_reg_18080),17));

        sext_ln172_35_fu_11356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_52_reg_18085),18));

        sext_ln172_36_fu_11379_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_57_fu_11373_p3),16));

        sext_ln172_37_fu_11383_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_54_reg_18090),17));

        sext_ln172_38_fu_11425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_20_fu_11419_p2),17));

        sext_ln172_39_fu_11429_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_55_reg_18095),17));

        sext_ln172_3_fu_10268_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_5_reg_17596),17));

        sext_ln172_40_fu_12214_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_10_fu_12209_p2),15));

        sext_ln172_41_fu_12253_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_61_fu_12246_p3),16));

        sext_ln172_42_fu_11441_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_12_fu_11435_p2),15));

        sext_ln172_43_fu_11451_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_63_fu_11445_p3),17));

        sext_ln172_44_fu_10730_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_58_reg_18260),17));

        sext_ln172_45_fu_10733_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_59_reg_18265),16));

        sext_ln172_46_fu_10764_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_13_fu_10758_p2),16));

        sext_ln172_47_fu_10293_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_61_reg_18275),17));

        sext_ln172_48_fu_10305_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_14_fu_10299_p2),15));

        sext_ln172_49_fu_10315_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_70_fu_10309_p3),16));

        sext_ln172_4_fu_10280_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_2_fu_10274_p2),16));

        sext_ln172_50_fu_10870_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_64_reg_18285),17));

        sext_ln172_51_fu_10873_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_65_reg_18290),16));

        sext_ln172_52_fu_10319_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_67_reg_18300),17));

        sext_ln172_53_fu_10322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_68_reg_18305),17));

        sext_ln172_54_fu_12288_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_15_fu_12282_p2),15));

        sext_ln172_55_fu_12327_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_77_fu_12320_p3),16));

        sext_ln172_56_fu_12366_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_17_fu_12360_p2),13));

        sext_ln172_57_fu_12377_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_78_fu_12370_p3),16));

        sext_ln172_58_fu_11458_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_69_reg_18532),17));

        sext_ln172_59_fu_10325_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_70_reg_18310),16));

        sext_ln172_5_fu_11216_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_3_fu_11210_p2),15));

        sext_ln172_60_fu_10328_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_71_reg_18315),17));

        sext_ln172_61_fu_9732_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_18_fu_9726_p2),14));

        sext_ln172_62_fu_9773_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_82_fu_9766_p3),15));

        sext_ln172_63_fu_9783_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_18_fu_9726_p2),15));

        sext_ln172_65_fu_10337_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_75_reg_18330),17));

        sext_ln172_66_fu_10890_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_77_reg_18386),17));

        sext_ln172_67_fu_10896_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_79_reg_18396),16));

        sext_ln172_68_fu_10408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_21_fu_10402_p2),17));

        sext_ln172_69_fu_10432_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_35_fu_10426_p2),14));

        sext_ln172_70_fu_10453_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_22_fu_10447_p2),14));

        sext_ln172_71_fu_10481_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_92_fu_10474_p3),17));

        sext_ln172_72_fu_10494_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_39_fu_10488_p2),14));

        sext_ln172_73_fu_10526_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_94_fu_10519_p3),16));

        sext_ln172_74_fu_12387_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_85_reg_18710),17));

        sext_ln172_75_fu_12390_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_86_reg_18715),16));

        sext_ln172_76_fu_11512_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_40_fu_11506_p2),14));

        sext_ln172_77_fu_11540_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_102_fu_11533_p3),15));

        sext_ln172_78_fu_12393_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_89_reg_18730),17));

        sext_ln172_79_fu_12402_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_92_reg_18745),17));

        sext_ln172_7_fu_9412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_8_reg_17616),17));

        sext_ln172_80_fu_12405_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_94_reg_18755),16));

        sext_ln172_81_fu_11619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_26_fu_11613_p2),15));

        sext_ln172_82_fu_11668_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_28_fu_11662_p2),15));

        sext_ln172_83_fu_12408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_95_reg_18760),16));

        sext_ln172_84_fu_11731_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_29_fu_11725_p2),15));

        sext_ln172_86_fu_11766_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_113_fu_11759_p3),17));

        sext_ln172_87_fu_10967_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_31_fu_10961_p2),15));

        sext_ln172_88_fu_10977_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_114_fu_10971_p3),16));

        sext_ln172_89_fu_10981_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_97_reg_18416),16));

        sext_ln172_8_fu_9418_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_11_reg_17626),17));

        sext_ln172_90_fu_10984_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_98_reg_18421),17));

        sext_ln172_91_fu_10987_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_99_reg_18426),17));

        sext_ln172_92_fu_11770_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_100_reg_18431),17));

        sext_ln172_93_fu_12841_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_102_reg_18770),32));

        sext_ln172_94_fu_12414_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_103_reg_18775),32));

        sext_ln172_95_fu_11810_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_32_fu_11804_p2),13));

        sext_ln172_96_fu_12844_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_122_reg_18780),32));

        sext_ln172_97_fu_12417_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_124_reg_18790),32));

        sext_ln172_98_fu_12850_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_125_reg_18795),32));

        sext_ln172_99_fu_12853_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_105_reg_18870),32));

        sext_ln172_9_fu_9421_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_12_reg_17631),16));

        sext_ln172_fu_10262_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_1_reg_17581),17));

        sext_ln97_10_fu_7139_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_5_fu_7133_p2),14));

        sext_ln97_15_fu_7211_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_8_fu_7205_p2),17));

        sext_ln97_16_fu_6645_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_9_fu_6639_p2),16));

        sext_ln97_17_fu_7254_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_11_fu_7248_p2),16));

        sext_ln97_18_fu_6695_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_12_fu_6689_p2),17));

        sext_ln97_19_fu_6729_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_13_fu_6723_p2),16));

        sext_ln97_20_fu_7297_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_38_fu_7292_p2),15));

        sext_ln97_21_fu_6785_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_15_fu_6779_p2),17));

        sext_ln97_24_fu_7332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_18_fu_7326_p2),16));

        sext_ln97_28_fu_7356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_20_fu_7350_p2),16));

        sext_ln97_29_fu_6907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_22_fu_6901_p2),14));

        sext_ln97_2_fu_7064_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_1_fu_7058_p2),16));

        sext_ln97_31_fu_7408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_24_fu_7402_p2),16));

        sext_ln97_32_fu_7412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_25_reg_16386),13));

        sext_ln97_34_fu_6313_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_27_fu_6307_p2),14));

        sext_ln97_36_fu_6365_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_29_fu_6359_p2),16));

        sext_ln97_39_fu_7468_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_32_reg_16391),17));

        sext_ln97_3_fu_7874_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_2_reg_16476),17));

        sext_ln97_40_fu_7499_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_33_fu_7493_p2),16));

        sext_ln97_41_fu_7529_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_34_fu_7523_p2),17));

        sext_ln97_7_fu_6516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln97_3_fu_6510_p2),16));

    shl_ln172_10_fu_9168_p3 <= (select_ln154_4_reg_17761 & ap_const_lv2_0);
    shl_ln172_11_fu_9206_p3 <= (select_ln154_4_reg_17761 & ap_const_lv4_0);
    shl_ln172_12_fu_11286_p3 <= (select_ln154_5_reg_17841 & ap_const_lv2_0);
    shl_ln172_13_fu_11297_p3 <= (select_ln154_5_reg_17841 & ap_const_lv5_0);
    shl_ln172_14_fu_11362_p3 <= (select_ln154_7_reg_17850 & ap_const_lv5_0);
    shl_ln172_15_fu_12198_p3 <= (select_ln154_7_reg_17850 & ap_const_lv2_0);
    shl_ln172_16_fu_12218_p3 <= (select_ln154_7_reg_17850 & ap_const_lv6_0);
    shl_ln172_17_fu_12229_p3 <= (select_ln154_7_reg_17850 & ap_const_lv1_0);
    shl_ln172_18_fu_10736_p3 <= (select_ln154_8_reg_18105 & ap_const_lv5_0);
    shl_ln172_19_fu_10747_p3 <= (select_ln154_8_reg_18105 & ap_const_lv2_0);
    shl_ln172_1_fu_9360_p3 <= (select_ln154_reg_17158 & ap_const_lv2_0);
    shl_ln172_20_fu_10768_p3 <= (select_ln154_8_reg_18105 & ap_const_lv6_0);
    shl_ln172_21_fu_10779_p3 <= (select_ln154_8_reg_18105 & ap_const_lv4_0);
    shl_ln172_22_fu_10807_p3 <= (select_ln154_8_reg_18105 & ap_const_lv3_0);
    shl_ln172_23_fu_10818_p3 <= (select_ln154_8_reg_18105 & ap_const_lv1_0);
    shl_ln172_24_fu_12260_p3 <= (select_ln154_9_reg_18138 & ap_const_lv5_0);
    shl_ln172_25_fu_12271_p3 <= (select_ln154_9_reg_18138 & ap_const_lv1_0);
    shl_ln172_26_fu_12292_p3 <= (select_ln154_9_reg_18138 & ap_const_lv6_0);
    shl_ln172_27_fu_12303_p3 <= (select_ln154_9_reg_18138 & ap_const_lv3_0);
    shl_ln172_28_fu_12349_p3 <= (select_ln154_9_reg_18138 & ap_const_lv2_0);
    shl_ln172_29_fu_9736_p3 <= (select_ln154_10_fu_9711_p3 & ap_const_lv5_0);
    shl_ln172_2_fu_9377_p3 <= (select_ln154_reg_17158 & ap_const_lv1_0);
    shl_ln172_30_fu_9748_p3 <= (select_ln154_10_fu_9711_p3 & ap_const_lv3_0);
    shl_ln172_31_fu_10436_p3 <= (select_ln154_11_reg_18340 & ap_const_lv4_0);
    shl_ln172_32_fu_10457_p3 <= (select_ln154_11_reg_18340 & ap_const_lv1_0);
    shl_ln172_33_fu_10498_p3 <= (select_ln154_11_reg_18340 & ap_const_lv5_0);
    shl_ln172_34_fu_11516_p3 <= (select_ln154_12_reg_18406 & ap_const_lv5_0);
    shl_ln172_35_fu_11602_p3 <= (select_ln154_13_reg_18564 & ap_const_lv5_0);
    shl_ln172_36_fu_11623_p3 <= (select_ln154_13_reg_18564 & ap_const_lv3_0);
    shl_ln172_37_fu_11640_p3 <= (select_ln154_13_reg_18564 & ap_const_lv4_0);
    shl_ln172_38_fu_11651_p3 <= (select_ln154_13_reg_18564 & ap_const_lv1_0);
    shl_ln172_39_fu_11689_p3 <= (select_ln154_14_reg_18167 & ap_const_lv5_0);
    shl_ln172_3_fu_10010_p3 <= (select_ln154_3_reg_17678 & ap_const_lv3_0);
    shl_ln172_40_fu_11700_p3 <= (select_ln154_14_reg_18167 & ap_const_lv3_0);
    shl_ln172_41_fu_11742_p3 <= (select_ln154_14_reg_18167 & ap_const_lv2_0);
    shl_ln172_42_fu_11793_p3 <= (select_ln154_15_reg_18188 & ap_const_lv3_0);
    shl_ln172_43_fu_11814_p3 <= (select_ln154_15_reg_18188 & ap_const_lv4_0);
    shl_ln172_44_fu_11839_p3 <= (select_ln154_15_reg_18188 & ap_const_lv5_0);
    shl_ln172_45_fu_11850_p3 <= (select_ln154_15_reg_18188 & ap_const_lv6_0);
    shl_ln172_46_fu_11861_p3 <= (select_ln154_15_reg_18188 & ap_const_lv1_0);
    shl_ln172_47_fu_11101_p3 <= (select_ln154_17_reg_17999 & ap_const_lv1_0);
    shl_ln172_48_fu_11137_p3 <= (select_ln154_17_reg_17999 & ap_const_lv2_0);
    shl_ln172_49_fu_11158_p3 <= (select_ln154_17_reg_17999 & ap_const_lv4_0);
    shl_ln172_4_fu_11199_p3 <= (select_ln154_1_reg_17239 & ap_const_lv4_0);
    shl_ln172_5_fu_11220_p3 <= (select_ln154_1_reg_17239 & ap_const_lv2_0);
    shl_ln172_6_fu_11231_p3 <= (select_ln154_1_reg_17239 & ap_const_lv6_0);
    shl_ln172_7_fu_9424_p3 <= (select_ln154_1_reg_17239 & ap_const_lv3_0);
    shl_ln172_8_fu_9460_p3 <= (select_ln154_3_reg_17678 & ap_const_lv1_0);
    shl_ln172_9_fu_9968_p3 <= (select_ln154_3_reg_17678 & ap_const_lv2_0);
    shl_ln172_s_fu_9989_p3 <= (select_ln154_3_reg_17678 & ap_const_lv5_0);
    shl_ln1_fu_9339_p3 <= (select_ln154_reg_17158 & ap_const_lv4_0);
    shl_ln97_10_fu_6564_p3 <= (grp_fu_4547_p8 & ap_const_lv1_0);
    shl_ln97_11_fu_6588_p3 <= (tmp_8_reg_16120 & ap_const_lv4_0);
    shl_ln97_12_fu_7190_p3 <= (tmp_9_reg_16133 & ap_const_lv4_0);
    shl_ln97_13_fu_6617_p3 <= (tmp_9_reg_16133 & ap_const_lv6_0);
    shl_ln97_14_fu_7215_p3 <= (tmp_9_reg_16133 & ap_const_lv2_0);
    shl_ln97_15_fu_6628_p3 <= (tmp_10_reg_16142 & ap_const_lv6_0);
    shl_ln97_16_fu_6649_p3 <= (tmp_10_reg_16142 & ap_const_lv2_0);
    shl_ln97_17_fu_7226_p3 <= (tmp_10_reg_16142 & ap_const_lv4_0);
    shl_ln97_18_fu_7237_p3 <= (tmp_10_reg_16142 & ap_const_lv1_0);
    shl_ln97_19_fu_6677_p3 <= (tmp_11_fu_6666_p8 & ap_const_lv4_0);
    shl_ln97_1_fu_7043_p3 <= (tmp_1_reg_16083 & ap_const_lv4_0);
    shl_ln97_20_fu_6699_p3 <= (tmp_11_fu_6666_p8 & ap_const_lv6_0);
    shl_ln97_21_fu_6711_p3 <= (tmp_11_fu_6666_p8 & ap_const_lv1_0);
    shl_ln97_22_fu_7264_p3 <= (tmp_12_reg_16359 & ap_const_lv5_0);
    shl_ln97_23_fu_7275_p3 <= (tmp_12_reg_16359 & ap_const_lv2_0);
    shl_ln97_24_fu_6757_p3 <= (tmp_13_reg_16155 & ap_const_lv7_0);
    shl_ln97_25_fu_6768_p3 <= (tmp_13_reg_16155 & ap_const_lv5_0);
    shl_ln97_26_fu_6086_p3 <= (tmp_13_fu_6075_p8 & ap_const_lv4_0);
    shl_ln97_27_fu_6098_p3 <= (tmp_13_fu_6075_p8 & ap_const_lv1_0);
    shl_ln97_28_fu_7304_p3 <= (tmp_14_reg_16162 & ap_const_lv5_0);
    shl_ln97_29_fu_6131_p3 <= (tmp_14_fu_6120_p8 & ap_const_lv3_0);
    shl_ln97_2_fu_6476_p3 <= (tmp_1_reg_16083 & ap_const_lv6_0);
    shl_ln97_30_fu_6143_p3 <= (tmp_14_fu_6120_p8 & ap_const_lv6_0);
    shl_ln97_31_fu_6155_p3 <= (tmp_14_fu_6120_p8 & ap_const_lv4_0);
    shl_ln97_32_fu_7315_p3 <= (tmp_14_reg_16162 & ap_const_lv2_0);
    shl_ln97_33_fu_6801_p3 <= (tmp_15_reg_16174 & ap_const_lv6_0);
    shl_ln97_34_fu_6812_p3 <= (tmp_15_reg_16174 & ap_const_lv2_0);
    shl_ln97_35_fu_6851_p3 <= (grp_fu_4564_p8 & ap_const_lv1_0);
    shl_ln97_36_fu_6876_p3 <= (tmp_17_reg_16182 & ap_const_lv2_0);
    shl_ln97_37_fu_7339_p3 <= (tmp_17_reg_16182 & ap_const_lv6_0);
    shl_ln97_38_fu_7360_p3 <= (tmp_17_reg_16182 & ap_const_lv3_0);
    shl_ln97_39_fu_6890_p3 <= (tmp_18_reg_16190 & ap_const_lv4_0);
    shl_ln97_3_fu_7076_p3 <= (tmp_3_reg_16101 & ap_const_lv4_0);
    shl_ln97_40_fu_6911_p3 <= (tmp_18_reg_16190 & ap_const_lv2_0);
    shl_ln97_41_fu_7380_p3 <= (tmp_20_reg_16202 & ap_const_lv6_0);
    shl_ln97_42_fu_7391_p3 <= (tmp_20_reg_16202 & ap_const_lv2_0);
    shl_ln97_43_fu_6928_p3 <= (tmp_20_reg_16202 & ap_const_lv3_0);
    shl_ln97_44_fu_6295_p3 <= (tmp_21_fu_6280_p8 & ap_const_lv4_0);
    shl_ln97_45_fu_6317_p3 <= (tmp_21_fu_6280_p8 & ap_const_lv1_0);
    shl_ln97_46_fu_7425_p3 <= (tmp_21_reg_16210 & ap_const_lv6_0);
    shl_ln97_47_fu_6348_p3 <= (tmp_22_reg_16064 & ap_const_lv6_0);
    shl_ln97_48_fu_6369_p3 <= (tmp_22_reg_16064 & ap_const_lv2_0);
    shl_ln97_49_fu_7436_p3 <= (tmp_22_reg_16064 & ap_const_lv5_0);
    shl_ln97_4_fu_7087_p3 <= (tmp_3_reg_16101 & ap_const_lv1_0);
    shl_ln97_50_fu_7447_p3 <= (tmp_22_reg_16064 & ap_const_lv3_0);
    shl_ln97_51_fu_6951_p3 <= (tmp_23_reg_16225 & ap_const_lv7_0);
    shl_ln97_52_fu_7471_p3 <= (tmp_23_reg_16225 & ap_const_lv6_0);
    shl_ln97_53_fu_7482_p3 <= (tmp_23_reg_16225 & ap_const_lv3_0);
    shl_ln97_54_fu_6418_p3 <= (tmp_24_fu_6401_p8 & ap_const_lv5_0);
    shl_ln97_55_fu_7512_p3 <= (tmp_24_reg_16234 & ap_const_lv1_0);
    shl_ln97_56_fu_6447_p3 <= (tmp_25_fu_6430_p8 & ap_const_lv4_0);
    shl_ln97_5_fu_6499_p3 <= (tmp_4_reg_16109 & ap_const_lv3_0);
    shl_ln97_6_fu_5981_p3 <= (tmp_4_fu_5970_p8 & ap_const_lv6_0);
    shl_ln97_7_fu_6026_p3 <= (tmp_5_reg_15941 & ap_const_lv1_0);
    shl_ln97_8_fu_7122_p3 <= (tmp_6_reg_16331 & ap_const_lv4_0);
    shl_ln97_9_fu_7143_p3 <= (tmp_6_reg_16331 & ap_const_lv2_0);
    shl_ln97_s_fu_6552_p3 <= (grp_fu_4547_p8 & ap_const_lv6_0);
    shl_ln_fu_5897_p3 <= (tmp_reg_15777 & ap_const_lv3_0);
    st_fu_10373_p3 <= (select_ln154_11_reg_18340 & ap_const_lv6_0);
    sub_ln172_10_fu_12209_p2 <= std_logic_vector(unsigned(zext_ln172_45_reg_18700) - unsigned(zext_ln172_49_fu_12205_p1));
    sub_ln172_11_fu_12240_p2 <= std_logic_vector(unsigned(zext_ln172_50_fu_12225_p1) - unsigned(zext_ln172_51_fu_12236_p1));
    sub_ln172_12_fu_11435_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln172_45_fu_11393_p1));
    sub_ln172_13_fu_10758_p2 <= std_logic_vector(unsigned(zext_ln172_55_fu_10754_p1) - unsigned(zext_ln172_54_fu_10743_p1));
    sub_ln172_14_fu_10299_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln172_61_fu_10296_p1));
    sub_ln172_15_fu_12282_p2 <= std_logic_vector(unsigned(zext_ln172_73_fu_12278_p1) - unsigned(zext_ln172_72_fu_12267_p1));
    sub_ln172_16_fu_12314_p2 <= std_logic_vector(unsigned(zext_ln172_75_fu_12310_p1) - unsigned(zext_ln172_74_fu_12299_p1));
    sub_ln172_17_fu_12360_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln172_79_fu_12356_p1));
    sub_ln172_18_fu_9726_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln172_81_fu_9722_p1));
    sub_ln172_19_fu_9760_p2 <= std_logic_vector(unsigned(zext_ln172_83_fu_9756_p1) - unsigned(zext_ln172_82_fu_9744_p1));
    sub_ln172_1_fu_9371_p2 <= std_logic_vector(signed(sext_ln172_1_fu_9356_p1) - signed(zext_ln172_3_fu_9367_p1));
    sub_ln172_20_fu_11419_p2 <= std_logic_vector(unsigned(zext_ln172_43_fu_11359_p1) - unsigned(zext_ln172_153_fu_11415_p1));
    sub_ln172_21_fu_10402_p2 <= std_logic_vector(unsigned(zext_ln172_93_fu_10398_p1) - unsigned(zext_ln172_156_fu_10353_p1));
    sub_ln172_22_fu_10447_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln172_96_fu_10443_p1));
    sub_ln172_23_fu_10468_p2 <= std_logic_vector(signed(sext_ln172_70_fu_10453_p1) - signed(zext_ln172_97_fu_10464_p1));
    sub_ln172_24_fu_10513_p2 <= std_logic_vector(unsigned(zext_ln172_101_fu_10509_p1) - unsigned(zext_ln172_100_fu_10505_p1));
    sub_ln172_25_fu_11527_p2 <= std_logic_vector(unsigned(zext_ln172_108_fu_11523_p1) - unsigned(zext_ln172_106_fu_11492_p1));
    sub_ln172_26_fu_11613_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(zext_ln172_111_fu_11609_p1));
    sub_ln172_27_fu_11634_p2 <= std_logic_vector(signed(sext_ln172_81_fu_11619_p1) - signed(zext_ln172_112_fu_11630_p1));
    sub_ln172_28_fu_11662_p2 <= std_logic_vector(unsigned(zext_ln172_114_fu_11658_p1) - unsigned(zext_ln172_113_fu_11647_p1));
    sub_ln172_29_fu_11725_p2 <= std_logic_vector(unsigned(zext_ln172_119_fu_11711_p1) - unsigned(zext_ln172_116_fu_11686_p1));
    sub_ln172_2_fu_10274_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln172_6_fu_10271_p1));
    sub_ln172_30_fu_11753_p2 <= std_logic_vector(unsigned(zext_ln172_121_fu_11749_p1) - unsigned(zext_ln172_117_fu_11696_p1));
    sub_ln172_31_fu_10961_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln172_123_fu_10958_p1));
    sub_ln172_32_fu_11804_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln172_126_fu_11800_p1));
    sub_ln172_33_fu_11872_p2 <= std_logic_vector(unsigned(zext_ln172_130_fu_11857_p1) - unsigned(zext_ln172_131_fu_11868_p1));
    sub_ln172_34_fu_11899_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(zext_ln172_130_fu_11857_p1));
    sub_ln172_35_fu_10426_p2 <= std_logic_vector(unsigned(zext_ln172_94_fu_10412_p1) - unsigned(zext_ln172_95_fu_10422_p1));
    sub_ln172_36_fu_11112_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln172_144_fu_11108_p1));
    sub_ln172_37_fu_11148_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln172_148_fu_11144_p1));
    sub_ln172_38_fu_11169_p2 <= std_logic_vector(unsigned(zext_ln172_149_fu_11165_p1) - unsigned(zext_ln172_147_fu_11134_p1));
    sub_ln172_39_fu_10488_p2 <= std_logic_vector(unsigned(zext_ln172_98_fu_10485_p1) - unsigned(zext_ln172_96_fu_10443_p1));
    sub_ln172_3_fu_11210_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln172_8_fu_11206_p1));
    sub_ln172_40_fu_11506_p2 <= std_logic_vector(unsigned(zext_ln172_105_fu_11489_p1) - unsigned(zext_ln172_107_fu_11502_p1));
    sub_ln172_4_fu_11249_p2 <= std_logic_vector(unsigned(select_ln172_8_fu_11242_p3) - unsigned(zext_ln172_9_fu_11227_p1));
    sub_ln172_5_fu_10000_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(zext_ln172_24_fu_9996_p1));
    sub_ln172_6_fu_10021_p2 <= std_logic_vector(signed(sext_ln172_18_fu_10006_p1) - signed(zext_ln172_25_fu_10017_p1));
    sub_ln172_7_fu_9179_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln172_30_fu_9175_p1));
    sub_ln172_8_fu_11308_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(zext_ln172_36_fu_11304_p1));
    sub_ln172_9_fu_11325_p2 <= std_logic_vector(signed(sext_ln172_27_fu_11321_p1) - signed(zext_ln172_35_fu_11293_p1));
    sub_ln172_fu_9350_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln172_2_fu_9346_p1));
    sub_ln97_10_fu_6660_p2 <= std_logic_vector(signed(sext_ln97_16_fu_6645_p1) - signed(zext_ln97_51_fu_6656_p1));
    sub_ln97_11_fu_7248_p2 <= std_logic_vector(unsigned(zext_ln97_53_fu_7244_p1) - unsigned(zext_ln97_52_fu_7233_p1));
    sub_ln97_12_fu_6689_p2 <= std_logic_vector(unsigned(add_ln97_2_fu_6609_p2) - unsigned(zext_ln97_55_fu_6685_p1));
    sub_ln97_13_fu_6723_p2 <= std_logic_vector(unsigned(zext_ln97_56_fu_6707_p1) - unsigned(zext_ln97_57_fu_6719_p1));
    sub_ln97_14_fu_7286_p2 <= std_logic_vector(unsigned(zext_ln97_60_fu_7271_p1) - unsigned(zext_ln97_61_fu_7282_p1));
    sub_ln97_15_fu_6779_p2 <= std_logic_vector(unsigned(zext_ln97_66_fu_6775_p1) - unsigned(zext_ln97_65_fu_6764_p1));
    sub_ln97_16_fu_6110_p2 <= std_logic_vector(unsigned(zext_ln97_67_fu_6094_p1) - unsigned(zext_ln97_68_fu_6106_p1));
    sub_ln97_17_fu_6167_p2 <= std_logic_vector(unsigned(zext_ln97_72_fu_6151_p1) - unsigned(zext_ln97_73_fu_6163_p1));
    sub_ln97_18_fu_7326_p2 <= std_logic_vector(unsigned(zext_ln97_74_fu_7322_p1) - unsigned(zext_ln97_69_fu_7301_p1));
    sub_ln97_19_fu_6827_p2 <= std_logic_vector(unsigned(zext_ln97_77_fu_6808_p1) - unsigned(zext_ln97_79_fu_6823_p1));
    sub_ln97_1_fu_7058_p2 <= std_logic_vector(unsigned(zext_ln97_10_fu_7054_p1) - unsigned(zext_ln97_7_fu_7040_p1));
    sub_ln97_20_fu_7350_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(zext_ln97_87_fu_7346_p1));
    sub_ln97_21_fu_7371_p2 <= std_logic_vector(signed(sext_ln97_28_fu_7356_p1) - signed(zext_ln97_88_fu_7367_p1));
    sub_ln97_22_fu_6901_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln97_93_fu_6897_p1));
    sub_ln97_23_fu_6922_p2 <= std_logic_vector(signed(sext_ln97_29_fu_6907_p1) - signed(zext_ln97_94_fu_6918_p1));
    sub_ln97_24_fu_7402_p2 <= std_logic_vector(unsigned(zext_ln97_101_fu_7387_p1) - unsigned(zext_ln97_102_fu_7398_p1));
    sub_ln97_25_fu_6939_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln97_103_fu_6935_p1));
    sub_ln97_26_fu_7415_p2 <= std_logic_vector(signed(sext_ln97_32_fu_7412_p1) - signed(zext_ln97_98_fu_7377_p1));
    sub_ln97_27_fu_6307_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln97_105_fu_6303_p1));
    sub_ln97_28_fu_6329_p2 <= std_logic_vector(signed(sext_ln97_34_fu_6313_p1) - signed(zext_ln97_106_fu_6325_p1));
    sub_ln97_29_fu_6359_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(zext_ln97_109_fu_6355_p1));
    sub_ln97_2_fu_7068_p2 <= std_logic_vector(unsigned(zext_ln97_9_fu_7050_p1) - unsigned(zext_ln97_11_reg_16320));
    sub_ln97_30_fu_6380_p2 <= std_logic_vector(signed(sext_ln97_36_fu_6365_p1) - signed(zext_ln97_110_fu_6376_p1));
    sub_ln97_31_fu_7458_p2 <= std_logic_vector(unsigned(zext_ln97_111_fu_7443_p1) - unsigned(zext_ln97_112_fu_7454_p1));
    sub_ln97_32_fu_6962_p2 <= std_logic_vector(unsigned(zext_ln97_115_fu_6958_p1) - unsigned(zext_ln97_114_fu_6948_p1));
    sub_ln97_33_fu_7493_p2 <= std_logic_vector(unsigned(zext_ln97_116_fu_7478_p1) - unsigned(zext_ln97_117_fu_7489_p1));
    sub_ln97_34_fu_7523_p2 <= std_logic_vector(unsigned(zext_ln97_121_fu_7509_p1) - unsigned(zext_ln97_118_fu_7503_p1));
    sub_ln97_35_fu_7109_p2 <= std_logic_vector(unsigned(zext_ln97_15_fu_7073_p1) - unsigned(zext_ln97_18_fu_7105_p1));
    sub_ln97_36_fu_6010_p2 <= std_logic_vector(unsigned(zext_ln97_24_fu_5996_p1) - unsigned(zext_ln97_25_fu_6006_p1));
    sub_ln97_37_fu_7171_p2 <= std_logic_vector(unsigned(zext_ln97_27_fu_7119_p1) - unsigned(zext_ln97_31_fu_7167_p1));
    sub_ln97_38_fu_7292_p2 <= std_logic_vector(unsigned(zext_ln97_59_reg_16366) - unsigned(zext_ln97_60_fu_7271_p1));
    sub_ln97_39_fu_6837_p2 <= std_logic_vector(unsigned(zext_ln97_75_fu_6789_p1) - unsigned(zext_ln97_77_fu_6808_p1));
    sub_ln97_3_fu_6510_p2 <= std_logic_vector(unsigned(zext_ln97_11_fu_6483_p1) - unsigned(zext_ln97_20_fu_6506_p1));
    sub_ln97_5_fu_7133_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln97_29_fu_7129_p1));
    sub_ln97_6_fu_7154_p2 <= std_logic_vector(signed(sext_ln97_10_fu_7139_p1) - signed(zext_ln97_30_fu_7150_p1));
    sub_ln97_8_fu_7205_p2 <= std_logic_vector(unsigned(zext_ln97_45_fu_7201_p1) - unsigned(zext_ln97_43_fu_7187_p1));
    sub_ln97_9_fu_6639_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(zext_ln97_50_fu_6635_p1));
    sub_ln97_fu_5908_p2 <= std_logic_vector(unsigned(zext_ln97_5_fu_5904_p1) - unsigned(zext_ln97_3_fu_5894_p1));
    tmp_22_fu_5870_p7 <= 
        add_ln86_2_fu_5856_p2 when (icmp_ln86_2_fu_5844_p2(0) = '1') else 
        add_ln88_2_fu_5850_p2;
    tmp_28_fu_7098_p3 <= (tmp_3_reg_16101 & ap_const_lv3_0);
    tmp_66_fu_5999_p3 <= (tmp_5_reg_15941 & ap_const_lv4_0);
    tmp_67_fu_7160_p3 <= (tmp_6_reg_16331 & ap_const_lv5_0);
    tmp_68_fu_4611_p4 <= l1_iteration(31 downto 10);
    tmp_70_fu_11386_p3 <= (select_ln154_7_reg_17850 & ap_const_lv4_0);
    tmp_71_fu_11397_p3 <= (select_ln154_7_reg_17850 & ap_const_lv3_0);
    tmp_72_fu_10380_p3 <= (select_ln154_11_reg_18340 & ap_const_lv2_0);
    tmp_73_fu_10415_p3 <= (select_ln154_11_reg_18340 & ap_const_lv3_0);
    tmp_74_fu_4663_p3 <= l2_iteration(9 downto 9);
    tmp_75_fu_11495_p3 <= (select_ln154_12_reg_18406 & ap_const_lv2_0);
    tmp_76_fu_4703_p3 <= (l2_maxes_idx & ap_const_lv3_0);
    tmp_77_fu_4722_p3 <= (ap_const_lv60_0 & or_ln182_fu_4716_p2);
    tmp_78_fu_4895_p3 <= (ap_const_lv60_0 & or_ln182_1_fu_4890_p2);
    tmp_79_fu_4909_p3 <= (ap_const_lv60_0 & or_ln182_2_fu_4904_p2);
    tmp_80_fu_5205_p3 <= (ap_const_lv60_0 & or_ln182_3_fu_5200_p2);
    tmp_81_fu_5219_p3 <= (ap_const_lv60_0 & or_ln182_4_fu_5214_p2);
    tmp_82_fu_5321_p3 <= (ap_const_lv60_0 & or_ln182_5_fu_5316_p2);
    tmp_83_fu_5335_p3 <= (ap_const_lv60_0 & or_ln182_6_fu_5330_p2);
    tmp_84_fu_13233_p3 <= (xor_ln191_reg_19011 & trunc_ln152_reg_15142_pp0_iter1_reg);
    trunc_ln124_fu_8238_p1 <= l2_write_row_offset(3 - 1 downto 0);
    trunc_ln152_1_fu_4653_p1 <= l2_iteration(1 - 1 downto 0);
    trunc_ln152_fu_4649_p1 <= l2_iteration(3 - 1 downto 0);
    trunc_ln161_fu_8594_p1 <= l2_read_row_offset(3 - 1 downto 0);
    trunc_ln38_1_fu_4589_p1 <= l1_iteration(9 - 1 downto 0);
    trunc_ln38_fu_4585_p1 <= l1_iteration(2 - 1 downto 0);
    trunc_ln45_1_fu_4880_p1 <= l1_write_row_offset(3 - 1 downto 0);
    trunc_ln45_2_fu_5136_p1 <= select_ln47_1_fu_5079_p3(2 - 1 downto 0);
    trunc_ln45_3_fu_5274_p1 <= select_ln47_3_fu_5245_p3(2 - 1 downto 0);
    trunc_ln45_4_fu_5312_p1 <= select_ln47_5_fu_5304_p3(2 - 1 downto 0);
    trunc_ln45_5_fu_5396_p1 <= select_ln47_7_fu_5388_p3(2 - 1 downto 0);
    trunc_ln45_6_fu_5454_p1 <= select_ln47_9_fu_5448_p3(2 - 1 downto 0);
    trunc_ln45_7_fu_5478_p1 <= select_ln47_11_fu_5470_p3(2 - 1 downto 0);
    trunc_ln45_8_fu_5546_p1 <= select_ln47_13_fu_5539_p3(2 - 1 downto 0);
    trunc_ln45_fu_4876_p1 <= l1_channel_idx(2 - 1 downto 0);
    trunc_ln681_1_fu_13229_p1 <= weights_V_data_V_dout(8 - 1 downto 0);
    trunc_ln681_fu_4828_p1 <= in_r_TDATA(8 - 1 downto 0);
    trunc_ln76_fu_4627_p1 <= l1_iteration(1 - 1 downto 0);
    trunc_ln85_fu_5679_p1 <= l1_read_row_offset(3 - 1 downto 0);

    weights_V_data_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, weights_V_data_V_empty_n, ap_predicate_op2926_read_state31, ap_block_pp0_stage29)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_predicate_op2926_read_state31 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            weights_V_data_V_blk_n <= weights_V_data_V_empty_n;
        else 
            weights_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    weights_V_data_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, ap_predicate_op2926_read_state31, ap_block_pp0_stage29_11001, ap_ce)
    begin
        if (((ap_predicate_op2926_read_state31 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001))) then 
            weights_V_data_V_read <= ap_const_logic_1;
        else 
            weights_V_data_V_read <= ap_const_logic_0;
        end if; 
    end process;


    weights_V_keep_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, weights_V_keep_V_empty_n, ap_predicate_op2926_read_state31, ap_block_pp0_stage29)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_predicate_op2926_read_state31 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            weights_V_keep_V_blk_n <= weights_V_keep_V_empty_n;
        else 
            weights_V_keep_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    weights_V_keep_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, ap_predicate_op2926_read_state31, ap_block_pp0_stage29_11001, ap_ce)
    begin
        if (((ap_predicate_op2926_read_state31 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001))) then 
            weights_V_keep_V_read <= ap_const_logic_1;
        else 
            weights_V_keep_V_read <= ap_const_logic_0;
        end if; 
    end process;


    weights_V_last_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, weights_V_last_V_empty_n, ap_predicate_op2926_read_state31, ap_block_pp0_stage29)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_predicate_op2926_read_state31 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            weights_V_last_V_blk_n <= weights_V_last_V_empty_n;
        else 
            weights_V_last_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    weights_V_last_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, ap_predicate_op2926_read_state31, ap_block_pp0_stage29_11001, ap_ce)
    begin
        if (((ap_predicate_op2926_read_state31 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001))) then 
            weights_V_last_V_read <= ap_const_logic_1;
        else 
            weights_V_last_V_read <= ap_const_logic_0;
        end if; 
    end process;


    weights_V_strb_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, weights_V_strb_V_empty_n, ap_predicate_op2926_read_state31, ap_block_pp0_stage29)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_predicate_op2926_read_state31 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            weights_V_strb_V_blk_n <= weights_V_strb_V_empty_n;
        else 
            weights_V_strb_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    weights_V_strb_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, ap_predicate_op2926_read_state31, ap_block_pp0_stage29_11001, ap_ce)
    begin
        if (((ap_predicate_op2926_read_state31 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001))) then 
            weights_V_strb_V_read <= ap_const_logic_1;
        else 
            weights_V_strb_V_read <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln152_fu_4671_p2 <= (tmp_74_fu_4663_p3 xor ap_const_lv1_1);
    xor_ln185_fu_13134_p2 <= (l2_maxes_idx_load_reg_15329 xor ap_const_lv1_1);
    xor_ln191_1_fu_4918_p2 <= (l3_weights_row_idx_l_reg_19050 xor ap_const_lv1_1);
    xor_ln191_fu_13166_p2 <= (ap_phi_reg_pp0_iter0_l2_maxes_idx_loc_0_reg_4403 xor ap_const_lv1_1);
    zext_ln109_11_fu_7737_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_14355_p3),17));
    zext_ln109_12_fu_7997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln109_78_reg_16310),17));
    zext_ln109_13_fu_7806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln109_88_fu_7801_p2),16));
    zext_ln109_14_fu_7831_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_14379_p3),16));
    zext_ln109_1_fu_7883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_14472_p3),17));
    zext_ln109_2_fu_7896_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_14480_p3),18));
    zext_ln109_3_fu_7570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln109_16_reg_16411),17));
    zext_ln109_4_fu_7583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln109_18_reg_16270),16));
    zext_ln109_5_fu_7592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln109_19_fu_7586_p2),16));
    zext_ln109_6_fu_7602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln109_20_fu_7596_p2),18));
    zext_ln109_7_fu_6983_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln109_22_reg_16275),17));
    zext_ln109_8_fu_7666_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln109_36_fu_7660_p2),16));
    zext_ln124_fu_8210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l2_write_col_offset),64));
    zext_ln157_fu_8486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_85_reg_15316),16));
    zext_ln161_1_fu_8591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_86_reg_15321),8));
    zext_ln161_2_fu_8598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_86_reg_15321),3));
    zext_ln161_3_fu_8765_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1_fu_8758_p3),8));
    zext_ln161_4_fu_8769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1_fu_8758_p3),3));
    zext_ln161_fu_8495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(local_col_index_fu_8489_p2),17));
    zext_ln172_100_fu_10505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_33_fu_10498_p3),14));
    zext_ln172_101_fu_10509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_73_fu_10415_p3),14));
    zext_ln172_102_fu_10909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_12_reg_18406),16));
    zext_ln172_103_fu_12384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_82_reg_18549),17));
    zext_ln172_104_fu_9965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_26_reg_17912),15));
    zext_ln172_105_fu_11489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_12_reg_18406),11));
    zext_ln172_106_fu_11492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_12_reg_18406),14));
    zext_ln172_107_fu_11502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_75_fu_11495_p3),11));
    zext_ln172_108_fu_11523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_34_fu_11516_p3),14));
    zext_ln172_109_fu_11558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_13_reg_18564),16));
    zext_ln172_10_fu_11238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_6_fu_11231_p3),15));
    zext_ln172_111_fu_11609_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_35_fu_11602_p3),14));
    zext_ln172_112_fu_11630_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_36_fu_11623_p3),15));
    zext_ln172_113_fu_11647_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_37_fu_11640_p3),13));
    zext_ln172_114_fu_11658_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_38_fu_11651_p3),13));
    zext_ln172_115_fu_9254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_5_reg_17841),14));
    zext_ln172_116_fu_11686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_14_reg_18167),12));
    zext_ln172_117_fu_11696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_39_fu_11689_p3),14));
    zext_ln172_118_fu_11707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_40_fu_11700_p3),14));
    zext_ln172_119_fu_11711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_40_fu_11700_p3),12));
    zext_ln172_11_fu_8924_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_1_reg_17239),15));
    zext_ln172_120_fu_11721_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_8_fu_11715_p2),15));
    zext_ln172_121_fu_11749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_41_fu_11742_p3),14));
    zext_ln172_122_fu_9823_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_14_fu_9816_p3),15));
    zext_ln172_123_fu_10958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_14_reg_18167),9));
    zext_ln172_124_fu_10580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_14_reg_18167),16));
    zext_ln172_125_fu_9862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_15_fu_9855_p3),16));
    zext_ln172_126_fu_11800_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_42_fu_11793_p3),12));
    zext_ln172_127_fu_11821_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_43_fu_11814_p3),13));
    zext_ln172_128_fu_12847_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_104_reg_18785),32));
    zext_ln172_129_fu_11846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_44_fu_11839_p3),15));
    zext_ln172_12_fu_9409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_7_reg_17606),16));
    zext_ln172_130_fu_11857_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_45_fu_11850_p3),15));
    zext_ln172_131_fu_11868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_46_fu_11861_p3),15));
    zext_ln172_132_fu_11885_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_46_fu_11861_p3),12));
    zext_ln172_133_fu_11895_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_9_fu_11889_p2),15));
    zext_ln172_134_fu_10604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_16_reg_18355),16));
    zext_ln172_135_fu_10051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_41_reg_18034),16));
    zext_ln172_136_fu_10996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_112_reg_18472),17));
    zext_ln172_137_fu_11020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_17_reg_17999),16));
    zext_ln172_139_fu_11959_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_116_reg_18595),16));
    zext_ln172_13_fu_8934_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_1_reg_17239),16));
    zext_ln172_140_fu_11992_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_117_reg_18605),17));
    zext_ln172_141_fu_10687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_90_fu_10681_p2),18));
    zext_ln172_142_fu_12059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_95_fu_12053_p2),17));
    zext_ln172_143_fu_11343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_48_reg_18075),16));
    zext_ln172_144_fu_11108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_47_fu_11101_p3),10));
    zext_ln172_145_fu_12675_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_15090_p3),16));
    zext_ln172_146_fu_12694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_112_reg_18371),18));
    zext_ln172_147_fu_11134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_17_reg_17999),13));
    zext_ln172_148_fu_11144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_48_fu_11137_p3),11));
    zext_ln172_149_fu_11165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_49_fu_11158_p3),13));
    zext_ln172_14_fu_9431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_7_fu_9424_p3),16));
    zext_ln172_150_fu_12122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_121_reg_18655),17));
    zext_ln172_151_fu_12757_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_137_reg_18855),32));
    zext_ln172_152_fu_11404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_71_fu_11397_p3),12));
    zext_ln172_153_fu_11415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln172_59_fu_11408_p3),13));
    zext_ln172_155_fu_10150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_10_reg_18149),13));
    zext_ln172_156_fu_10353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_11_reg_18340),15));
    zext_ln172_158_fu_10899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_81_reg_18401),16));
    zext_ln172_159_fu_10912_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_12_reg_18406),15));
    zext_ln172_15_fu_8533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_1_fu_8527_p2),64));
    zext_ln172_160_fu_11561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_13_reg_18564),15));
    zext_ln172_161_fu_12396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_90_reg_18735),16));
    zext_ln172_162_fu_12399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_91_reg_18740),16));
    zext_ln172_163_fu_11773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_101_reg_18436),16));
    zext_ln172_165_fu_10607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_16_reg_18355),15));
    zext_ln172_166_fu_11928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_114_reg_18580),16));
    zext_ln172_167_fu_11023_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_17_reg_17999),15));
    zext_ln172_168_fu_9329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_17_fu_9322_p3),14));
    zext_ln172_169_fu_12044_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_119_reg_18630),16));
    zext_ln172_16_fu_8964_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_2_reg_17322),16));
    zext_ln172_17_fu_12192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_17_reg_17668),17));
    zext_ln172_18_fu_8877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_reg_17158),15));
    zext_ln172_19_fu_9103_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_3_reg_17678),16));
    zext_ln172_1_fu_8874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_reg_17158),16));
    zext_ln172_20_fu_9467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_8_fu_9460_p3),16));
    zext_ln172_21_fu_10259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_reg_17576),16));
    zext_ln172_22_fu_9975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_9_fu_9968_p3),15));
    zext_ln172_23_fu_9985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln172_29_fu_9979_p3),16));
    zext_ln172_24_fu_9996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_s_fu_9989_p3),14));
    zext_ln172_25_fu_10017_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_3_fu_10010_p3),15));
    zext_ln172_26_fu_10027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_8_reg_18024),14));
    zext_ln172_27_fu_10036_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_2_fu_10030_p2),15));
    zext_ln172_28_fu_8685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_3_fu_8680_p2),64));
    zext_ln172_29_fu_9145_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_4_reg_17761),16));
    zext_ln172_2_fu_9346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_9339_p3),13));
    zext_ln172_30_fu_9175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_10_fu_9168_p3),11));
    zext_ln172_31_fu_9203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_4_reg_17761),15));
    zext_ln172_32_fu_9213_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_11_fu_9206_p3),16));
    zext_ln172_33_fu_9251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_5_reg_17841),15));
    zext_ln172_34_fu_9492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_37_reg_17978),16));
    zext_ln172_35_fu_11293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_12_fu_11286_p3),15));
    zext_ln172_36_fu_11304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_13_fu_11297_p3),14));
    zext_ln172_37_fu_10265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_3_reg_17586),16));
    zext_ln172_39_fu_10054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_43_reg_18044),16));
    zext_ln172_3_fu_9367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_1_fu_9360_p3),14));
    zext_ln172_40_fu_9539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_6_reg_17993),16));
    zext_ln172_41_fu_9587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_7_reg_17850),16));
    zext_ln172_42_fu_9062_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_7_fu_9055_p3),14));
    zext_ln172_43_fu_11359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_7_reg_17850),13));
    zext_ln172_44_fu_11369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_14_fu_11362_p3),14));
    zext_ln172_45_fu_11393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_70_fu_11386_p3),13));
    zext_ln172_46_fu_9415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_10_reg_17621),16));
    zext_ln172_47_fu_9072_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_7_fu_9055_p3),15));
    zext_ln172_48_fu_8967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_2_reg_17322),15));
    zext_ln172_49_fu_12205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_15_fu_12198_p3),13));
    zext_ln172_4_fu_9384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_2_fu_9377_p3),13));
    zext_ln172_50_fu_12225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_16_fu_12218_p3),15));
    zext_ln172_51_fu_12236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_17_fu_12229_p3),15));
    zext_ln172_52_fu_11432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_56_reg_18100),16));
    zext_ln172_53_fu_9640_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_8_fu_9633_p3),15));
    zext_ln172_54_fu_10743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_18_fu_10736_p3),14));
    zext_ln172_55_fu_10754_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_19_fu_10747_p3),14));
    zext_ln172_56_fu_10775_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_20_fu_10768_p3),15));
    zext_ln172_57_fu_10786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_21_fu_10779_p3),15));
    zext_ln172_58_fu_10796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_4_fu_10790_p2),16));
    zext_ln172_59_fu_9644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_8_fu_9633_p3),16));
    zext_ln172_5_fu_9394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_fu_9388_p2),14));
    zext_ln172_60_fu_10290_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_60_reg_18270),17));
    zext_ln172_61_fu_10296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_8_reg_18105),9));
    zext_ln172_62_fu_10814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_22_fu_10807_p3),12));
    zext_ln172_63_fu_10825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_23_fu_10818_p3),12));
    zext_ln172_64_fu_10835_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_5_fu_10829_p2),13));
    zext_ln172_65_fu_10839_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_21_fu_10779_p3),13));
    zext_ln172_66_fu_10843_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_19_fu_10747_p3),13));
    zext_ln172_68_fu_10860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_19_fu_10747_p3),16));
    zext_ln172_69_fu_10092_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_9_reg_18138),15));
    zext_ln172_6_fu_10271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_1_reg_18019),11));
    zext_ln172_70_fu_10102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_9_reg_18138),16));
    zext_ln172_71_fu_11455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_66_reg_18527),17));
    zext_ln172_72_fu_12267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_24_fu_12260_p3),14));
    zext_ln172_73_fu_12278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_25_fu_12271_p3),14));
    zext_ln172_74_fu_12299_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_26_fu_12292_p3),15));
    zext_ln172_75_fu_12310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_27_fu_12303_p3),15));
    zext_ln172_76_fu_12331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_27_fu_12303_p3),12));
    zext_ln172_77_fu_12335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_25_fu_12271_p3),12));
    zext_ln172_78_fu_12345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_7_fu_12339_p2),13));
    zext_ln172_79_fu_12356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_28_fu_12349_p3),11));
    zext_ln172_7_fu_8914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_1_reg_17239),14));
    zext_ln172_80_fu_9718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_10_fu_9711_p3),15));
    zext_ln172_81_fu_9722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_10_fu_9711_p3),9));
    zext_ln172_82_fu_9744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_29_fu_9736_p3),14));
    zext_ln172_83_fu_9756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_30_fu_9748_p3),14));
    zext_ln172_84_fu_10331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_73_reg_18320),16));
    zext_ln172_85_fu_9106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_3_reg_17678),15));
    zext_ln172_86_fu_10334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_74_reg_18325),16));
    zext_ln172_88_fu_10340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_76_reg_18335),16));
    zext_ln172_8_fu_11206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_4_fu_11199_p3),13));
    zext_ln172_90_fu_9457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_23_reg_17902),16));
    zext_ln172_91_fu_10893_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_78_reg_18391),16));
    zext_ln172_92_fu_10387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_72_fu_10380_p3),14));
    zext_ln172_93_fu_10398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln172_91_fu_10391_p3),15));
    zext_ln172_94_fu_10412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_11_reg_18340),12));
    zext_ln172_95_fu_10422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_73_fu_10415_p3),12));
    zext_ln172_96_fu_10443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_31_fu_10436_p3),13));
    zext_ln172_97_fu_10464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_32_fu_10457_p3),14));
    zext_ln172_98_fu_10485_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_11_reg_18340),13));
    zext_ln172_9_fu_11227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_5_fu_11220_p3),15));
    zext_ln172_fu_8499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(local_col_index_fu_8489_p2),64));
    zext_ln182_fu_4711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_76_fu_4703_p3),64));
    zext_ln191_fu_13239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_84_fu_13233_p3),64));
    zext_ln45_1_fu_5114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln47_fu_5072_p3),64));
    zext_ln45_2_fu_5252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln47_2_fu_5238_p3),64));
    zext_ln45_3_fu_5344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln47_4_reg_15623),64));
    zext_ln45_4_fu_5427_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln47_6_reg_15663),64));
    zext_ln45_5_fu_5499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln47_8_fu_5493_p3),64));
    zext_ln45_6_fu_5597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln47_10_reg_15723),64));
    zext_ln45_7_fu_5642_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln47_12_reg_15749),64));
    zext_ln45_fu_4850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l1_write_col_offset),64));
    zext_ln76_fu_8373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln76_reg_15125),16));
    zext_ln85_1_fu_5676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_69_reg_15130),3));
    zext_ln85_2_fu_5830_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_5823_p3),8));
    zext_ln85_3_fu_5834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_5823_p3),3));
    zext_ln85_fu_5673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_69_reg_15130),8));
    zext_ln97_101_fu_7387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_41_fu_7380_p3),15));
    zext_ln97_102_fu_7398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_42_fu_7391_p3),15));
    zext_ln97_103_fu_6935_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_43_fu_6928_p3),12));
    zext_ln97_104_fu_6291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_6280_p8),15));
    zext_ln97_105_fu_6303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_44_fu_6295_p3),13));
    zext_ln97_106_fu_6325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_45_fu_6317_p3),14));
    zext_ln97_108_fu_6339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_reg_16064),15));
    zext_ln97_109_fu_6355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_47_fu_6348_p3),15));
    zext_ln97_10_fu_7054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_1_fu_7043_p3),13));
    zext_ln97_110_fu_6376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_48_fu_6369_p3),16));
    zext_ln97_111_fu_7443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_49_fu_7436_p3),14));
    zext_ln97_112_fu_7454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_50_fu_7447_p3),14));
    zext_ln97_114_fu_6948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_reg_16225),16));
    zext_ln97_115_fu_6958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_51_fu_6951_p3),16));
    zext_ln97_116_fu_7478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_52_fu_7471_p3),15));
    zext_ln97_117_fu_7489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_53_fu_7482_p3),15));
    zext_ln97_118_fu_7503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_reg_16234),14));
    zext_ln97_11_fu_6483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_2_fu_6476_p3),15));
    zext_ln97_121_fu_7509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_54_reg_16241),14));
    zext_ln97_122_fu_7519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_55_fu_7512_p3),14));
    zext_ln97_124_fu_7533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_reg_16246),17));
    zext_ln97_125_fu_6968_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_reg_16246),15));
    zext_ln97_12_fu_5951_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_5940_p8),16));
    zext_ln97_14_fu_5966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_5955_p8),15));
    zext_ln97_15_fu_7073_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_reg_16101),12));
    zext_ln97_16_fu_7083_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_3_fu_7076_p3),13));
    zext_ln97_17_fu_7094_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_4_fu_7087_p3),13));
    zext_ln97_18_fu_7105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_7098_p3),12));
    zext_ln97_20_fu_6506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_5_fu_6499_p3),15));
    zext_ln97_24_fu_5996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_reg_15941),13));
    zext_ln97_25_fu_6006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_66_fu_5999_p3),13));
    zext_ln97_27_fu_7119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_reg_16331),14));
    zext_ln97_29_fu_7129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_8_fu_7122_p3),13));
    zext_ln97_2_fu_5891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_15777),15));
    zext_ln97_30_fu_7150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_9_fu_7143_p3),14));
    zext_ln97_31_fu_7167_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_67_fu_7160_p3),14));
    zext_ln97_35_fu_6560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_s_fu_6552_p3),15));
    zext_ln97_36_fu_6572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_10_fu_6564_p3),15));
    zext_ln97_38_fu_6582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_reg_16120),15));
    zext_ln97_39_fu_6585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_reg_16120),13));
    zext_ln97_3_fu_5894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_15777),12));
    zext_ln97_40_fu_6595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_11_fu_6588_p3),13));
    zext_ln97_41_fu_6605_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln97_1_fu_6599_p2),16));
    zext_ln97_43_fu_7187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_reg_16133),13));
    zext_ln97_45_fu_7201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_12_fu_7190_p3),13));
    zext_ln97_46_fu_6624_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_13_fu_6617_p3),15));
    zext_ln97_47_fu_7222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_14_fu_7215_p3),15));
    zext_ln97_48_fu_6071_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4564_p8),15));
    zext_ln97_4_fu_8410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln92_1_fu_8404_p2),64));
    zext_ln97_50_fu_6635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_15_fu_6628_p3),15));
    zext_ln97_51_fu_6656_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_16_fu_6649_p3),16));
    zext_ln97_52_fu_7233_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_17_fu_7226_p3),13));
    zext_ln97_53_fu_7244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_18_fu_7237_p3),13));
    zext_ln97_55_fu_6685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_19_fu_6677_p3),16));
    zext_ln97_56_fu_6707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_20_fu_6699_p3),15));
    zext_ln97_57_fu_6719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_21_fu_6711_p3),15));
    zext_ln97_59_fu_6744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_6733_p8),14));
    zext_ln97_5_fu_5904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_5897_p3),12));
    zext_ln97_60_fu_7271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_22_fu_7264_p3),14));
    zext_ln97_61_fu_7282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_23_fu_7275_p3),14));
    zext_ln97_65_fu_6764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_24_fu_6757_p3),16));
    zext_ln97_66_fu_6775_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_25_fu_6768_p3),16));
    zext_ln97_67_fu_6094_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_26_fu_6086_p3),13));
    zext_ln97_68_fu_6106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_27_fu_6098_p3),13));
    zext_ln97_69_fu_7301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_reg_16162),11));
    zext_ln97_70_fu_7311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_28_fu_7304_p3),14));
    zext_ln97_72_fu_6151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_30_fu_6143_p3),15));
    zext_ln97_73_fu_6163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_31_fu_6155_p3),15));
    zext_ln97_74_fu_7322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_32_fu_7315_p3),11));
    zext_ln97_75_fu_6789_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_reg_16174),15));
    zext_ln97_76_fu_6792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_reg_16174),16));
    zext_ln97_77_fu_6808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_33_fu_6801_p3),15));
    zext_ln97_78_fu_6819_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_34_fu_6812_p3),14));
    zext_ln97_79_fu_6823_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_34_fu_6812_p3),15));
    zext_ln97_7_fu_7040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_16083),13));
    zext_ln97_87_fu_7346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_37_fu_7339_p3),15));
    zext_ln97_88_fu_7367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_38_fu_7360_p3),16));
    zext_ln97_8_fu_5756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln92_2_fu_5751_p2),64));
    zext_ln97_93_fu_6897_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_39_fu_6890_p3),13));
    zext_ln97_94_fu_6918_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_40_fu_6911_p3),14));
    zext_ln97_96_fu_6257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_6236_p8),16));
    zext_ln97_98_fu_7377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_reg_16202),13));
    zext_ln97_9_fu_7050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln97_1_fu_7043_p3),15));
    zext_ln97_fu_8382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln92_fu_8376_p2),64));
end behav;
