TimeQuest Timing Analyzer report for opencoreNMR
Thu Feb 11 17:33:28 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[2]'
 13. Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'F1SYNCLK'
 15. Slow 1200mV 85C Model Setup: 'F3SYNCLK'
 16. Slow 1200mV 85C Model Setup: 'F2SYNCLK'
 17. Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'F3SYNCLK'
 19. Slow 1200mV 85C Model Hold: 'F2SYNCLK'
 20. Slow 1200mV 85C Model Hold: 'F1SYNCLK'
 21. Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'F1SYNCLK'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'F2SYNCLK'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'F3SYNCLK'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[2]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK1'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Slow 1200mV 85C Model Metastability Report
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[2]'
 47. Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Setup: 'F1SYNCLK'
 49. Slow 1200mV 0C Model Setup: 'F3SYNCLK'
 50. Slow 1200mV 0C Model Setup: 'F2SYNCLK'
 51. Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[1]'
 52. Slow 1200mV 0C Model Hold: 'F2SYNCLK'
 53. Slow 1200mV 0C Model Hold: 'F3SYNCLK'
 54. Slow 1200mV 0C Model Hold: 'F1SYNCLK'
 55. Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[2]'
 57. Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[1]'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'F1SYNCLK'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'F2SYNCLK'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'F3SYNCLK'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[2]'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[1]'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK1'
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Output Enable Times
 70. Minimum Output Enable Times
 71. Output Disable Times
 72. Minimum Output Disable Times
 73. Slow 1200mV 0C Model Metastability Report
 74. Fast 1200mV 0C Model Setup Summary
 75. Fast 1200mV 0C Model Hold Summary
 76. Fast 1200mV 0C Model Recovery Summary
 77. Fast 1200mV 0C Model Removal Summary
 78. Fast 1200mV 0C Model Minimum Pulse Width Summary
 79. Fast 1200mV 0C Model Setup: 'F1SYNCLK'
 80. Fast 1200mV 0C Model Setup: 'F3SYNCLK'
 81. Fast 1200mV 0C Model Setup: 'F2SYNCLK'
 82. Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[2]'
 83. Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[1]'
 85. Fast 1200mV 0C Model Hold: 'F1SYNCLK'
 86. Fast 1200mV 0C Model Hold: 'F2SYNCLK'
 87. Fast 1200mV 0C Model Hold: 'F3SYNCLK'
 88. Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[2]'
 90. Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[1]'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'F2SYNCLK'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'F3SYNCLK'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'F1SYNCLK'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[2]'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[1]'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK1'
 98. Setup Times
 99. Hold Times
100. Clock to Output Times
101. Minimum Clock to Output Times
102. Output Enable Times
103. Minimum Output Enable Times
104. Output Disable Times
105. Minimum Output Disable Times
106. Fast 1200mV 0C Model Metastability Report
107. Multicorner Timing Analysis Summary
108. Setup Times
109. Hold Times
110. Clock to Output Times
111. Minimum Clock to Output Times
112. Board Trace Model Assignments
113. Input Transition Times
114. Slow Corner Signal Integrity Metrics
115. Fast Corner Signal Integrity Metrics
116. Setup Transfers
117. Hold Transfers
118. Report TCCS
119. Report RSKM
120. Unconstrained Paths
121. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; opencoreNMR                                                       ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C80F780C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; CLK1                                           ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { CLK1 }                                           ;
; F1SYNCLK                                       ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { F1SYNCLK }                                       ;
; F2SYNCLK                                       ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { F2SYNCLK }                                       ;
; F3SYNCLK                                       ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { F3SYNCLK }                                       ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 50.000  ; 20.0 MHz   ; 0.000 ; 25.000 ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLK1   ; U1|altpll_component|auto_generated|pll1|inclk[0] ; { U1|altpll_component|auto_generated|pll1|clk[0] } ;
; U1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 12.500  ; 80.0 MHz   ; 0.000 ; 6.250  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; CLK1   ; U1|altpll_component|auto_generated|pll1|inclk[0] ; { U1|altpll_component|auto_generated|pll1|clk[1] } ;
; U1|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 6.250   ; 160.0 MHz  ; 0.000 ; 3.125  ; 50.00      ; 1         ; 16          ;       ;        ;           ;            ; false    ; CLK1   ; U1|altpll_component|auto_generated|pll1|inclk[0] ; { U1|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 35.44 MHz  ; 35.44 MHz       ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 102.88 MHz ; 102.88 MHz      ; U1|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 105.69 MHz ; 105.69 MHz      ; U1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[2] ; -3.470 ; -1740.474     ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; -1.743 ; -20.427       ;
; F1SYNCLK                                       ; -0.284 ; -0.521        ;
; F3SYNCLK                                       ; -0.268 ; -0.497        ;
; F2SYNCLK                                       ; -0.124 ; -0.320        ;
; U1|altpll_component|auto_generated|pll1|clk[1] ; 2.508  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; F3SYNCLK                                       ; -1.119 ; -3.126        ;
; F2SYNCLK                                       ; -1.117 ; -3.319        ;
; F1SYNCLK                                       ; -0.993 ; -2.754        ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.418  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.425  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.447  ; 0.000         ;
+------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; F1SYNCLK                                       ; -3.000 ; -7.461        ;
; F2SYNCLK                                       ; -3.000 ; -7.461        ;
; F3SYNCLK                                       ; -3.000 ; -7.461        ;
; U1|altpll_component|auto_generated|pll1|clk[2] ; 2.049  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[1] ; 5.797  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 24.652 ; 0.000         ;
; CLK1                                           ; 49.918 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -3.470 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[3]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.489     ; 9.232      ;
; -3.242 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U6|runAddressReg[3]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.486     ; 9.007      ;
; -3.221 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.478     ; 8.994      ;
; -3.194 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.483     ; 8.962      ;
; -3.130 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[3]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.483     ; 8.898      ;
; -3.123 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.041     ; 9.333      ;
; -3.099 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.472     ; 8.878      ;
; -3.097 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.489     ; 8.859      ;
; -3.085 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.016     ; 9.320      ;
; -3.068 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.478     ; 8.841      ;
; -3.050 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U5|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.498     ; 8.803      ;
; -3.048 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.482     ; 8.817      ;
; -3.039 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.044     ; 9.246      ;
; -3.038 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.048     ; 9.241      ;
; -3.023 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U6|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.486     ; 8.788      ;
; -3.017 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[7]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.047     ; 9.221      ;
; -3.010 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.470     ; 8.791      ;
; -2.998 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.041     ; 9.208      ;
; -2.998 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.024     ; 9.225      ;
; -2.993 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U6|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.475     ; 8.769      ;
; -2.985 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.044     ; 9.192      ;
; -2.977 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.042     ; 9.186      ;
; -2.969 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.049     ; 9.171      ;
; -2.963 ; pulseProgrammer:U6|runAddressReg[1]                                                                             ; pulseProgrammer:U6|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.552     ; 8.662      ;
; -2.962 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.038     ; 9.175      ;
; -2.961 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.046     ; 9.166      ;
; -2.956 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[7]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.041     ; 9.166      ;
; -2.937 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[30]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.484     ; 8.704      ;
; -2.937 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[33]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.484     ; 8.704      ;
; -2.936 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[39]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.484     ; 8.703      ;
; -2.935 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[21]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.484     ; 8.702      ;
; -2.935 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[29]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.484     ; 8.702      ;
; -2.934 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[24]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.484     ; 8.701      ;
; -2.934 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[32]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.484     ; 8.701      ;
; -2.927 ; pulseProgrammer:U6|runAddressReg[4]                                                                             ; pulseProgrammer:U6|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.551     ; 8.627      ;
; -2.925 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a73~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.483     ; 8.693      ;
; -2.921 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U5|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.069     ; 9.103      ;
; -2.918 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U7|runAddressReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.051     ; 9.118      ;
; -2.918 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[1]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.041     ; 9.128      ;
; -2.874 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.038     ; 9.087      ;
; -2.870 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.044     ; 9.077      ;
; -2.869 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.022     ; 9.098      ;
; -2.867 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.037     ; 9.081      ;
; -2.866 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.043     ; 9.074      ;
; -2.864 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U6|runAddressReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.045     ; 9.070      ;
; -2.854 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.043     ; 9.062      ;
; -2.852 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.477     ; 8.626      ;
; -2.849 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U5|runAddressReg[7]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.072     ; 9.028      ;
; -2.843 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U6|runAddressReg[7]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.044     ; 9.050      ;
; -2.838 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a67~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[3]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.027     ; 9.062      ;
; -2.836 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.050     ; 9.037      ;
; -2.835 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.035     ; 9.051      ;
; -2.829 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.050     ; 9.030      ;
; -2.822 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U5|runAddressReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.063     ; 9.010      ;
; -2.821 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.038     ; 9.034      ;
; -2.821 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U7|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.057     ; 9.015      ;
; -2.809 ; pulseProgrammer:U6|runAddressReg[1]                                                                             ; pulseProgrammer:U6|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.541     ; 8.519      ;
; -2.800 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[1]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.043     ; 9.008      ;
; -2.800 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U7|runAddressReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.493     ; 8.558      ;
; -2.791 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.015     ; 9.027      ;
; -2.791 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a73~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.044     ; 8.998      ;
; -2.791 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.040     ; 9.002      ;
; -2.788 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[30]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.490     ; 8.549      ;
; -2.788 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[33]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.490     ; 8.549      ;
; -2.787 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[39]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.490     ; 8.548      ;
; -2.786 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[21]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.490     ; 8.547      ;
; -2.786 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[29]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.490     ; 8.547      ;
; -2.786 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U5|runAddressReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.043     ; 8.994      ;
; -2.785 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[24]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.490     ; 8.546      ;
; -2.785 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[32]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.490     ; 8.546      ;
; -2.784 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.041     ; 8.994      ;
; -2.779 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.036     ; 8.994      ;
; -2.774 ; pulseProgrammer:U6|runAddressReg[1]                                                                             ; pulseProgrammer:U6|runAddressReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.107     ; 8.918      ;
; -2.773 ; pulseProgrammer:U6|runAddressReg[4]                                                                             ; pulseProgrammer:U6|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.540     ; 8.484      ;
; -2.771 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a68~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.010     ; 9.012      ;
; -2.765 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[7]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.044     ; 8.972      ;
; -2.762 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U7|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.038     ; 8.975      ;
; -2.755 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.035     ; 8.971      ;
; -2.746 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[2]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.048     ; 8.949      ;
; -2.746 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a68~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.034     ; 8.963      ;
; -2.736 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[1]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.037     ; 8.950      ;
; -2.733 ; pulseProgrammer:U6|runAddressReg[0]                                                                             ; pulseProgrammer:U6|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.547     ; 8.437      ;
; -2.721 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.027     ; 8.945      ;
; -2.716 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U6|runAddressReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.041     ; 8.926      ;
; -2.715 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.033     ; 8.933      ;
; -2.713 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U5|runAddressReg[1]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.069     ; 8.895      ;
; -2.712 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|dummyCountReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.450     ; 8.513      ;
; -2.712 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|dummyCountReg[1]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.450     ; 8.513      ;
; -2.712 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|dummyCountReg[16] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.450     ; 8.513      ;
; -2.712 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|dummyCountReg[18] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.450     ; 8.513      ;
; -2.712 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|dummyCountReg[19] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.450     ; 8.513      ;
; -2.711 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a65~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[1]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.034     ; 8.928      ;
; -2.708 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a69~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.059     ; 8.900      ;
; -2.698 ; pulseProgrammer:U6|runAddressReg[6]                                                                             ; pulseProgrammer:U6|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.544     ; 8.405      ;
; -2.688 ; pulseProgrammer:U5|dummyCountReg[9]                                                                             ; pulseProgrammer:U5|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.612     ; 8.327      ;
; -2.685 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[1]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.049     ; 8.887      ;
; -2.677 ; pulseProgrammer:U6|runAddressReg[0]                                                                             ; pulseProgrammer:U6|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.536     ; 8.392      ;
; -2.677 ; pulseProgrammer:U7|runAddressReg[1]                                                                             ; pulseProgrammer:U7|runAddressReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.102     ; 8.826      ;
; -2.676 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|dummyCountReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.444     ; 8.483      ;
; -2.676 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|dummyCountReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.444     ; 8.483      ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.743 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a37~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.118     ; 7.876      ;
; -1.705 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a39~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.128     ; 7.828      ;
; -1.665 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a24~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.136     ; 7.780      ;
; -1.655 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a32~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.123     ; 7.783      ;
; -1.635 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a34~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.159     ; 7.727      ;
; -1.616 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a55~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.071     ; 7.796      ;
; -1.612 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a52~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.136     ; 7.727      ;
; -1.586 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a48~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.086     ; 7.751      ;
; -1.565 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a23~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.071     ; 7.745      ;
; -1.562 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a48~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.121     ; 7.692      ;
; -1.548 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a40~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.095     ; 7.704      ;
; -1.533 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a19~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.157     ; 7.627      ;
; -1.530 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a9~porta_we_reg  ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.157     ; 7.624      ;
; -1.514 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a2~porta_we_reg  ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.150     ; 7.615      ;
; -1.507 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a17~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.083     ; 7.675      ;
; -1.483 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a3~porta_we_reg  ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.142     ; 7.592      ;
; -1.481 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a31~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.109     ; 7.623      ;
; -1.481 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a61~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.078     ; 7.654      ;
; -1.478 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a15~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.076     ; 7.653      ;
; -1.471 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a44~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.117     ; 7.605      ;
; -1.461 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a38~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.148     ; 7.564      ;
; -1.459 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a3~porta_we_reg  ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.149     ; 7.561      ;
; -1.454 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a8~porta_we_reg  ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.106     ; 7.599      ;
; -1.453 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a5~porta_we_reg  ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.104     ; 7.600      ;
; -1.452 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a41~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.135     ; 7.568      ;
; -1.436 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a24~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.100     ; 7.587      ;
; -1.436 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a56~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.068     ; 7.619      ;
; -1.433 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a20~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.141     ; 7.543      ;
; -1.429 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a35~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.123     ; 7.557      ;
; -1.411 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a30~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.117     ; 7.545      ;
; -1.406 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a44~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.134     ; 7.523      ;
; -1.406 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a16~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.119     ; 7.538      ;
; -1.406 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a45~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.106     ; 7.551      ;
; -1.403 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a10~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.161     ; 7.493      ;
; -1.403 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a9~porta_we_reg  ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.141     ; 7.513      ;
; -1.402 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a36~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.130     ; 7.523      ;
; -1.376 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a0~porta_we_reg  ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.122     ; 7.505      ;
; -1.366 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a40~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.139     ; 7.478      ;
; -1.355 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a13~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.108     ; 7.498      ;
; -1.353 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a18~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.135     ; 7.469      ;
; -1.337 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a43~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.120     ; 7.468      ;
; -1.337 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a33~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.113     ; 7.475      ;
; -1.333 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a8~porta_we_reg  ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.141     ; 7.443      ;
; -1.330 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a46~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.147     ; 7.434      ;
; -1.327 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a10~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.140     ; 7.438      ;
; -1.322 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a42~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.154     ; 7.419      ;
; -1.304 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a56~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.117     ; 7.438      ;
; -1.279 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a29~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.117     ; 7.413      ;
; -1.278 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a47~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.110     ; 7.419      ;
; -1.278 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a60~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.115     ; 7.414      ;
; -1.271 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a31~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.094     ; 7.428      ;
; -1.271 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a21~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.114     ; 7.408      ;
; -1.264 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a58~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.165     ; 7.350      ;
; -1.258 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a51~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.120     ; 7.389      ;
; -1.256 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a4~porta_we_reg  ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.134     ; 7.373      ;
; -1.251 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a17~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.138     ; 7.364      ;
; -1.250 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a12~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.135     ; 7.366      ;
; -1.247 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a25~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.122     ; 7.376      ;
; -1.232 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a34~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.169     ; 7.314      ;
; -1.221 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a6~porta_we_reg  ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.128     ; 7.344      ;
; -1.218 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a35~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.146     ; 7.323      ;
; -1.218 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a26~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.146     ; 7.323      ;
; -1.217 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a22~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.154     ; 7.314      ;
; -1.216 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a7~porta_we_reg  ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.124     ; 7.343      ;
; -1.211 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a49~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.145     ; 7.317      ;
; -1.210 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a1~porta_we_reg  ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.103     ; 7.358      ;
; -1.207 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a25~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.139     ; 7.319      ;
; -1.206 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a6~porta_we_reg  ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.166     ; 7.291      ;
; -1.202 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a57~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.135     ; 7.318      ;
; -1.198 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a51~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.149     ; 7.300      ;
; -1.169 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a22~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.138     ; 7.282      ;
; -1.164 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a36~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.103     ; 7.312      ;
; -1.161 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a12~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.123     ; 7.289      ;
; -1.159 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a43~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.146     ; 7.264      ;
; -1.153 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a5~porta_we_reg  ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.114     ; 7.290      ;
; -1.153 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a0~porta_we_reg  ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.068     ; 7.336      ;
; -1.151 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a14~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.143     ; 7.259      ;
; -1.136 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a13~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.111     ; 7.276      ;
; -1.136 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a29~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.124     ; 7.263      ;
; -1.134 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a11~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.124     ; 7.261      ;
; -1.132 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a38~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.139     ; 7.244      ;
; -1.125 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a28~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.123     ; 7.253      ;
; -1.125 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a54~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.164     ; 7.212      ;
; -1.119 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a63~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.127     ; 7.243      ;
; -1.114 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a62~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.154     ; 7.211      ;
; -1.114 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a59~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.128     ; 7.237      ;
; -1.111 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a53~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.127     ; 7.235      ;
; -1.108 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a15~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.064     ; 7.295      ;
; -1.086 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a23~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.127     ; 7.210      ;
; -1.085 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a37~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.114     ; 7.222      ;
; -1.085 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a27~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.133     ; 7.203      ;
; -1.084 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a41~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.138     ; 7.197      ;
; -1.070 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a49~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.135     ; 7.186      ;
; -1.066 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a52~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.133     ; 7.184      ;
; -1.066 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a28~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.132     ; 7.185      ;
; -1.066 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a4~porta_we_reg  ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.112     ; 7.205      ;
; -1.057 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a45~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.111     ; 7.197      ;
; -1.046 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a50~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.131     ; 7.166      ;
; -1.032 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a20~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.130     ; 7.153      ;
; -1.027 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a47~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.077     ; 7.201      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'F1SYNCLK'                                                                                                                           ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; -0.284 ; pulseProgrammer:U5|lineLatch:U4|Q[47] ; F1PS0Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK    ; 0.250        ; 2.529      ; 2.964      ;
; -0.154 ; pulseProgrammer:U5|lineLatch:U4|Q[46] ; F1PS1Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK    ; 0.250        ; 2.526      ; 2.831      ;
; -0.083 ; pulseProgrammer:U5|lineLatch:U4|Q[45] ; F1FUDReg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK    ; 0.250        ; 2.526      ; 2.760      ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'F3SYNCLK'                                                                                                                           ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; -0.268 ; pulseProgrammer:U7|lineLatch:U4|Q[47] ; F3PS0Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK    ; 0.250        ; 3.201      ; 3.620      ;
; -0.151 ; pulseProgrammer:U7|lineLatch:U4|Q[45] ; F3FUDReg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK    ; 0.250        ; 3.182      ; 3.484      ;
; -0.078 ; pulseProgrammer:U7|lineLatch:U4|Q[46] ; F3PS1Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK    ; 0.250        ; 3.180      ; 3.409      ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'F2SYNCLK'                                                                                                                           ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; -0.124 ; pulseProgrammer:U6|lineLatch:U4|Q[45] ; F2FUDReg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK    ; 0.250        ; 3.112      ; 3.387      ;
; -0.100 ; pulseProgrammer:U6|lineLatch:U4|Q[47] ; F2PS0Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK    ; 0.250        ; 3.103      ; 3.354      ;
; -0.096 ; pulseProgrammer:U6|lineLatch:U4|Q[46] ; F2PS1Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK    ; 0.250        ; 3.103      ; 3.350      ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                             ;
+-------+---------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.508 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[8]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.240     ; 3.503      ;
; 2.509 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[2]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.240     ; 3.502      ;
; 2.509 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[3]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.240     ; 3.502      ;
; 2.511 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[5]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.240     ; 3.500      ;
; 2.692 ; acqStartReg                           ; receiver:U11|sTrigReg          ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.207     ; 3.352      ;
; 2.913 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[0]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.218     ; 3.120      ;
; 2.914 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[7]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.218     ; 3.119      ;
; 2.914 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[9]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.218     ; 3.119      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][0]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][1]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][3]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][5]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][6]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][7]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][8]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][9]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][10] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][11] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][12] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][13] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][14] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][16] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][17] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][19] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][20] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][21] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.038 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][23] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.048      ; 9.262      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][0]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][1]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][3]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][5]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][6]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][7]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][8]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][9]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][10] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][11] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][12] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][13] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][14] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][16] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][17] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][19] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][20] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][21] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.107 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][23] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.050      ; 9.195      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][0]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][1]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][3]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][5]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][6]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][7]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][8]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][9]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][10] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][11] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][12] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][13] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][14] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][16] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][17] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][19] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][20] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][21] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.126 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][23] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.044      ; 9.170      ;
; 3.184 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[6]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.218     ; 2.849      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][0]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][1]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][2]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][3]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][4]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][5]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][6]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][7]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][8]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][9]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][10]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][11]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][12]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][13]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][14]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][15]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][16]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][17]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][18]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][19]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][20]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
; 3.196 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][21]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.085      ; 9.141      ;
+-------+---------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'F3SYNCLK'                                                                                                                            ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; -1.119 ; pulseProgrammer:U7|lineLatch:U4|Q[46] ; F3PS1Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK    ; 0.000        ; 3.860      ; 3.053      ;
; -1.029 ; pulseProgrammer:U7|lineLatch:U4|Q[45] ; F3FUDReg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK    ; 0.000        ; 3.862      ; 3.145      ;
; -0.978 ; pulseProgrammer:U7|lineLatch:U4|Q[47] ; F3PS0Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK    ; 0.000        ; 3.881      ; 3.215      ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'F2SYNCLK'                                                                                                                            ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; -1.117 ; pulseProgrammer:U6|lineLatch:U4|Q[46] ; F2PS1Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK    ; 0.000        ; 3.783      ; 2.978      ;
; -1.111 ; pulseProgrammer:U6|lineLatch:U4|Q[47] ; F2PS0Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK    ; 0.000        ; 3.783      ; 2.984      ;
; -1.091 ; pulseProgrammer:U6|lineLatch:U4|Q[45] ; F2FUDReg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK    ; 0.000        ; 3.788      ; 3.009      ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'F1SYNCLK'                                                                                                                            ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; -0.993 ; pulseProgrammer:U5|lineLatch:U4|Q[45] ; F1FUDReg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK    ; 0.000        ; 3.179      ; 2.498      ;
; -0.992 ; pulseProgrammer:U5|lineLatch:U4|Q[46] ; F1PS1Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK    ; 0.000        ; 3.179      ; 2.499      ;
; -0.769 ; pulseProgrammer:U5|lineLatch:U4|Q[47] ; F1PS0Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK    ; 0.000        ; 3.180      ; 2.723      ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                                                                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.418 ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|currentCountReg[2] ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.154      ;
; 0.426 ; receiver:U11|doReg[5]                                                               ; receiver:U11|doReg[5]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; receiver:U11|doReg[7]                                                               ; receiver:U11|doReg[7]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 0.746      ;
; 0.427 ; receiver:U11|doReg[1]                                                               ; receiver:U11|doReg[1]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.746      ;
; 0.427 ; receiver:U11|doReg[4]                                                               ; receiver:U11|doReg[4]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.746      ;
; 0.427 ; receiver:U11|doReg[0]                                                               ; receiver:U11|doReg[0]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.746      ;
; 0.428 ; receiver:U11|doReg[6]                                                               ; receiver:U11|doReg[6]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.746      ;
; 0.428 ; receiver:U11|doReg[3]                                                               ; receiver:U11|doReg[3]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.746      ;
; 0.430 ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|currentCountReg[2]  ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.175      ;
; 0.436 ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|currentCountReg[6]  ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.179      ;
; 0.445 ; interface:U3|A[870][7]                                                              ; interface:U3|A[870][7]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[878][7]                                                              ; interface:U3|A[878][7]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[998][7]                                                              ; interface:U3|A[998][7]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[1006][7]                                                             ; interface:U3|A[1006][7]                                                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[255][6]                                                              ; interface:U3|A[255][6]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[207][6]                                                              ; interface:U3|A[207][6]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[430][4]                                                              ; interface:U3|A[430][4]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[302][4]                                                              ; interface:U3|A[302][4]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[426][4]                                                              ; interface:U3|A[426][4]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[298][4]                                                              ; interface:U3|A[298][4]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[484][4]                                                              ; interface:U3|A[484][4]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[352][4]                                                              ; interface:U3|A[352][4]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[480][4]                                                              ; interface:U3|A[480][4]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[416][4]                                                              ; interface:U3|A[416][4]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[866][4]                                                              ; interface:U3|A[866][4]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[870][4]                                                              ; interface:U3|A[870][4]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[802][4]                                                              ; interface:U3|A[802][4]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[994][4]                                                              ; interface:U3|A[994][4]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[998][4]                                                              ; interface:U3|A[998][4]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[996][4]                                                              ; interface:U3|A[996][4]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[928][4]                                                              ; interface:U3|A[928][4]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[868][4]                                                              ; interface:U3|A[868][4]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[800][4]                                                              ; interface:U3|A[800][4]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[503][5]                                                              ; interface:U3|A[503][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[487][5]                                                              ; interface:U3|A[487][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[485][5]                                                              ; interface:U3|A[485][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[501][5]                                                              ; interface:U3|A[501][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[245][5]                                                              ; interface:U3|A[245][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[247][5]                                                              ; interface:U3|A[247][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[246][5]                                                              ; interface:U3|A[246][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[213][5]                                                              ; interface:U3|A[213][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[215][5]                                                              ; interface:U3|A[215][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[151][5]                                                              ; interface:U3|A[151][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[134][5]                                                              ; interface:U3|A[134][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[132][5]                                                              ; interface:U3|A[132][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[133][5]                                                              ; interface:U3|A[133][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[135][5]                                                              ; interface:U3|A[135][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[423][5]                                                              ; interface:U3|A[423][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[309][5]                                                              ; interface:U3|A[309][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[308][5]                                                              ; interface:U3|A[308][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[292][5]                                                              ; interface:U3|A[292][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[23][5]                                                               ; interface:U3|A[23][5]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[477][5]                                                              ; interface:U3|A[477][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[205][5]                                                              ; interface:U3|A[205][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[717][5]                                                              ; interface:U3|A[717][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[989][5]                                                              ; interface:U3|A[989][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[398][5]                                                              ; interface:U3|A[398][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[653][5]                                                              ; interface:U3|A[653][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[909][5]                                                              ; interface:U3|A[909][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[397][5]                                                              ; interface:U3|A[397][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[925][5]                                                              ; interface:U3|A[925][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[413][5]                                                              ; interface:U3|A[413][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[285][5]                                                              ; interface:U3|A[285][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[270][5]                                                              ; interface:U3|A[270][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[29][5]                                                               ; interface:U3|A[29][5]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[541][5]                                                              ; interface:U3|A[541][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[605][5]                                                              ; interface:U3|A[605][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[381][5]                                                              ; interface:U3|A[381][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[365][5]                                                              ; interface:U3|A[365][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[350][5]                                                              ; interface:U3|A[350][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[334][5]                                                              ; interface:U3|A[334][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[366][5]                                                              ; interface:U3|A[366][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[382][5]                                                              ; interface:U3|A[382][5]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[607][6]                                                              ; interface:U3|A[607][6]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[239][6]                                                              ; interface:U3|A[239][6]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[223][6]                                                              ; interface:U3|A[223][6]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[735][6]                                                              ; interface:U3|A[735][6]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[751][6]                                                              ; interface:U3|A[751][6]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[215][6]                                                              ; interface:U3|A[215][6]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; interface:U3|A[151][6]                                                              ; interface:U3|A[151][6]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.446 ; interface:U3|bufLength[5]                                                           ; interface:U3|bufLength[5]                                                                                                                           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|bufLength[6]                                                           ; interface:U3|bufLength[6]                                                                                                                           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|bufLength[7]                                                           ; interface:U3|bufLength[7]                                                                                                                           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|bufLength[4]                                                           ; interface:U3|bufLength[4]                                                                                                                           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|A[0][7]                                                                ; interface:U3|A[0][7]                                                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|A[0][6]                                                                ; interface:U3|A[0][6]                                                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|A[0][5]                                                                ; interface:U3|A[0][5]                                                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|A[1][6]                                                                ; interface:U3|A[1][6]                                                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|A[0][3]                                                                ; interface:U3|A[0][3]                                                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|A[1][5]                                                                ; interface:U3|A[1][5]                                                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|A[1][7]                                                                ; interface:U3|A[1][7]                                                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|A[5][3]                                                                ; interface:U3|A[5][3]                                                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|arrayCountReg[1]                                                       ; interface:U3|arrayCountReg[1]                                                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|arrayCountReg[2]                                                       ; interface:U3|arrayCountReg[2]                                                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|arrayCountReg[3]                                                       ; interface:U3|arrayCountReg[3]                                                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|arrayCountReg[4]                                                       ; interface:U3|arrayCountReg[4]                                                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|arrayCountReg[5]                                                       ; interface:U3|arrayCountReg[5]                                                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|arrayCountReg[6]                                                       ; interface:U3|arrayCountReg[6]                                                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|arrayCountReg[7]                                                       ; interface:U3|arrayCountReg[7]                                                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; interface:U3|arrayCountReg[8]                                                       ; interface:U3|arrayCountReg[8]                                                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
+-------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.425 ; pulseProgrammer:U6|lp1CountReg[13]   ; pulseProgrammer:U6|lp1CountReg[13]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 0.746      ;
; 0.425 ; pulseProgrammer:U6|lp1CountReg[36]   ; pulseProgrammer:U6|lp1CountReg[36]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp1CountReg[11]   ; pulseProgrammer:U6|lp1CountReg[11]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp1CountReg[18]   ; pulseProgrammer:U6|lp1CountReg[18]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp1CountReg[20]   ; pulseProgrammer:U6|lp1CountReg[20]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp1CountReg[24]   ; pulseProgrammer:U6|lp1CountReg[24]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp1CountReg[31]   ; pulseProgrammer:U6|lp1CountReg[31]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp1CountReg[37]   ; pulseProgrammer:U6|lp1CountReg[37]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp2CountReg[1]    ; pulseProgrammer:U6|lp2CountReg[1]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp2CountReg[2]    ; pulseProgrammer:U6|lp2CountReg[2]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp2CountReg[3]    ; pulseProgrammer:U6|lp2CountReg[3]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp2CountReg[4]    ; pulseProgrammer:U6|lp2CountReg[4]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp2CountReg[5]    ; pulseProgrammer:U6|lp2CountReg[5]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp2CountReg[7]    ; pulseProgrammer:U6|lp2CountReg[7]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp2CountReg[8]    ; pulseProgrammer:U6|lp2CountReg[8]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp2CountReg[9]    ; pulseProgrammer:U6|lp2CountReg[9]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp2CountReg[10]   ; pulseProgrammer:U6|lp2CountReg[10]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|timerLoadReg      ; pulseProgrammer:U6|timerLoadReg      ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp0CountReg[4]    ; pulseProgrammer:U6|lp0CountReg[4]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp0CountReg[13]   ; pulseProgrammer:U6|lp0CountReg[13]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp0CountReg[14]   ; pulseProgrammer:U6|lp0CountReg[14]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp0CountReg[26]   ; pulseProgrammer:U6|lp0CountReg[26]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.426 ; pulseProgrammer:U6|lp0CountReg[37]   ; pulseProgrammer:U6|lp0CountReg[37]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.746      ;
; 0.427 ; pulseProgrammer:U6|dummyCountReg[26] ; pulseProgrammer:U6|dummyCountReg[26] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 0.746      ;
; 0.427 ; pulseProgrammer:U6|lp2CountReg[20]   ; pulseProgrammer:U6|lp2CountReg[20]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 0.746      ;
; 0.427 ; pulseProgrammer:U6|lp2CountReg[31]   ; pulseProgrammer:U6|lp2CountReg[31]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 0.746      ;
; 0.427 ; pulseProgrammer:U6|lp2CountReg[35]   ; pulseProgrammer:U6|lp2CountReg[35]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 0.746      ;
; 0.427 ; pulseProgrammer:U6|lp0CountReg[9]    ; pulseProgrammer:U6|lp0CountReg[9]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 0.746      ;
; 0.427 ; pulseProgrammer:U6|lp0CountReg[24]   ; pulseProgrammer:U6|lp0CountReg[24]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 0.746      ;
; 0.427 ; pulseProgrammer:U6|lp0CountReg[35]   ; pulseProgrammer:U6|lp0CountReg[35]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 0.746      ;
; 0.428 ; pulseProgrammer:U7|runAddressReg[2]  ; pulseProgrammer:U7|runAddressReg[2]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 0.746      ;
; 0.428 ; pulseProgrammer:U7|runAddressReg[7]  ; pulseProgrammer:U7|runAddressReg[7]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 0.746      ;
; 0.428 ; pulseProgrammer:U6|runAddressReg[2]  ; pulseProgrammer:U6|runAddressReg[2]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 0.746      ;
; 0.428 ; pulseProgrammer:U6|runAddressReg[7]  ; pulseProgrammer:U6|runAddressReg[7]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 0.746      ;
; 0.428 ; pulseProgrammer:U6|runAddressReg[0]  ; pulseProgrammer:U6|runAddressReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 0.746      ;
; 0.429 ; pulseProgrammer:U5|runAddressReg[4]  ; pulseProgrammer:U5|runAddressReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 0.746      ;
; 0.429 ; pulseProgrammer:U5|runAddressReg[8]  ; pulseProgrammer:U5|runAddressReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 0.746      ;
; 0.430 ; pulseProgrammer:U5|runAddressReg[2]  ; pulseProgrammer:U5|runAddressReg[2]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 0.746      ;
; 0.430 ; pulseProgrammer:U5|runAddressReg[3]  ; pulseProgrammer:U5|runAddressReg[3]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 0.746      ;
; 0.430 ; pulseProgrammer:U5|runAddressReg[6]  ; pulseProgrammer:U5|runAddressReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 0.746      ;
; 0.440 ; pulseProgrammer:U5|DSStateReg[1]     ; pulseProgrammer:U5|DSStateReg[1]     ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 0.758      ;
; 0.445 ; pulseProgrammer:U7|lp0CountReg[15]   ; pulseProgrammer:U7|lp0CountReg[15]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; pulseProgrammer:U7|lp0CountReg[16]   ; pulseProgrammer:U7|lp0CountReg[16]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; pulseProgrammer:U7|lp0CountReg[17]   ; pulseProgrammer:U7|lp0CountReg[17]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; pulseProgrammer:U7|lp0CountReg[18]   ; pulseProgrammer:U7|lp0CountReg[18]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; pulseProgrammer:U7|lp0CountReg[19]   ; pulseProgrammer:U7|lp0CountReg[19]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|dummyCountReg[0]  ; pulseProgrammer:U6|dummyCountReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|dummyCountReg[1]  ; pulseProgrammer:U6|dummyCountReg[1]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|dummyCountReg[2]  ; pulseProgrammer:U6|dummyCountReg[2]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|dummyCountReg[3]  ; pulseProgrammer:U6|dummyCountReg[3]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|dummyCountReg[4]  ; pulseProgrammer:U6|dummyCountReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|dummyCountReg[5]  ; pulseProgrammer:U6|dummyCountReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|dummyCountReg[6]  ; pulseProgrammer:U6|dummyCountReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|dummyCountReg[7]  ; pulseProgrammer:U6|dummyCountReg[7]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|dummyCountReg[8]  ; pulseProgrammer:U6|dummyCountReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|dummyCountReg[9]  ; pulseProgrammer:U6|dummyCountReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|dummyCountReg[10] ; pulseProgrammer:U6|dummyCountReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|dummyCountReg[11] ; pulseProgrammer:U6|dummyCountReg[11] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|dummyCountReg[12] ; pulseProgrammer:U6|dummyCountReg[12] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|dummyCountReg[14] ; pulseProgrammer:U6|dummyCountReg[14] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|dummyCountReg[15] ; pulseProgrammer:U6|dummyCountReg[15] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[0]    ; pulseProgrammer:U6|lp1CountReg[0]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[1]    ; pulseProgrammer:U6|lp1CountReg[1]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[2]    ; pulseProgrammer:U6|lp1CountReg[2]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[3]    ; pulseProgrammer:U6|lp1CountReg[3]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[4]    ; pulseProgrammer:U6|lp1CountReg[4]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[5]    ; pulseProgrammer:U6|lp1CountReg[5]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[6]    ; pulseProgrammer:U6|lp1CountReg[6]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[7]    ; pulseProgrammer:U6|lp1CountReg[7]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[8]    ; pulseProgrammer:U6|lp1CountReg[8]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[9]    ; pulseProgrammer:U6|lp1CountReg[9]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[10]   ; pulseProgrammer:U6|lp1CountReg[10]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[12]   ; pulseProgrammer:U6|lp1CountReg[12]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[14]   ; pulseProgrammer:U6|lp1CountReg[14]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[15]   ; pulseProgrammer:U6|lp1CountReg[15]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[16]   ; pulseProgrammer:U6|lp1CountReg[16]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[17]   ; pulseProgrammer:U6|lp1CountReg[17]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[19]   ; pulseProgrammer:U6|lp1CountReg[19]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[21]   ; pulseProgrammer:U6|lp1CountReg[21]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[22]   ; pulseProgrammer:U6|lp1CountReg[22]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[23]   ; pulseProgrammer:U6|lp1CountReg[23]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[25]   ; pulseProgrammer:U6|lp1CountReg[25]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[26]   ; pulseProgrammer:U6|lp1CountReg[26]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[27]   ; pulseProgrammer:U6|lp1CountReg[27]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[29]   ; pulseProgrammer:U6|lp1CountReg[29]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[30]   ; pulseProgrammer:U6|lp1CountReg[30]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[32]   ; pulseProgrammer:U6|lp1CountReg[32]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[34]   ; pulseProgrammer:U6|lp1CountReg[34]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[35]   ; pulseProgrammer:U6|lp1CountReg[35]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[38]   ; pulseProgrammer:U6|lp1CountReg[38]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U6|lp1CountReg[39]   ; pulseProgrammer:U6|lp1CountReg[39]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U7|dummyCountReg[2]  ; pulseProgrammer:U7|dummyCountReg[2]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U7|dummyCountReg[28] ; pulseProgrammer:U7|dummyCountReg[28] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U7|dummyCountReg[29] ; pulseProgrammer:U7|dummyCountReg[29] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U7|dummyCountReg[30] ; pulseProgrammer:U7|dummyCountReg[30] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U7|dummyCountReg[31] ; pulseProgrammer:U7|dummyCountReg[31] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U7|lp0CountReg[0]    ; pulseProgrammer:U7|lp0CountReg[0]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U7|lp2CountReg[0]    ; pulseProgrammer:U7|lp2CountReg[0]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U7|lp2CountReg[1]    ; pulseProgrammer:U7|lp2CountReg[1]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; pulseProgrammer:U7|lp2CountReg[2]    ; pulseProgrammer:U7|lp2CountReg[2]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
+-------+--------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+--------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.447 ; receiver:U11|QDStateReg[2]     ; receiver:U11|QDStateReg[2]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; receiver:U11|QDStateReg[1]     ; receiver:U11|QDStateReg[1]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; receiver:U11|sigSLatchReg      ; receiver:U11|sigSLatchReg      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.500 ; receiver:U11|CSRealReg[50][0]  ; receiver:U11|sigCReg2a[0]      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.797      ;
; 0.503 ; receiver:U11|QDStateReg[0]     ; receiver:U11|QDStateReg[1]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.802      ;
; 0.511 ; receiver:U11|sTrigReg          ; receiver:U11|nsTrigReg         ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.811      ;
; 0.553 ; receiver:U11|QDStateReg[1]     ; receiver:U11|QDStateReg[2]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.852      ;
; 0.609 ; interface:U3|doReg[9]          ; sigReg1[9]                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 1.054      ;
; 0.629 ; interface:U3|doReg[0]          ; sigReg1[0]                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 1.074      ;
; 0.651 ; sigReg2[0]                     ; sigReg[6]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.950      ;
; 0.653 ; sigReg2[4]                     ; sigReg[4]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.951      ;
; 0.653 ; sigReg2[0]                     ; sigReg[9]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.952      ;
; 0.663 ; sigReg2[11]                    ; sigReg[11]                     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.961      ;
; 0.664 ; receiver:U11|CSRealReg[12][31] ; receiver:U11|CSRealReg[13][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.966      ;
; 0.665 ; receiver:U11|CSRealReg[11][31] ; receiver:U11|CSRealReg[12][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.966      ;
; 0.666 ; receiver:U11|CSRealReg[26][31] ; receiver:U11|CSRealReg[27][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.968      ;
; 0.667 ; receiver:U11|CSRealReg[30][31] ; receiver:U11|CSRealReg[31][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.968      ;
; 0.667 ; receiver:U11|CSImagReg[12][31] ; receiver:U11|CSImagReg[13][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.968      ;
; 0.667 ; receiver:U11|CSImagReg[29][31] ; receiver:U11|CSImagReg[30][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.968      ;
; 0.667 ; receiver:U11|CSImagReg[31][31] ; receiver:U11|CSImagReg[32][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.968      ;
; 0.671 ; receiver:U11|CSImagReg[26][31] ; receiver:U11|CSImagReg[27][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.968      ;
; 0.671 ; receiver:U11|CSImagReg[10][31] ; receiver:U11|CSImagReg[11][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.968      ;
; 0.679 ; receiver:U11|avSigCReg[1][14]  ; receiver:U11|avSigCReg[2][15]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.977      ;
; 0.682 ; receiver:U11|CSRealReg[8][31]  ; receiver:U11|CSRealReg[9][31]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.979      ;
; 0.693 ; receiver:U11|sigCReg2b[31]     ; receiver:U11|avSigCReg[1][14]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.991      ;
; 0.694 ; receiver:U11|QDStateReg[2]     ; receiver:U11|sigCReg[9]        ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.993      ;
; 0.695 ; receiver:U11|CSImagReg[50][0]  ; receiver:U11|sigSReg2a[0]      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.992      ;
; 0.699 ; receiver:U11|CSImagReg[7][29]  ; receiver:U11|CSImagReg[8][31]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.994      ;
; 0.714 ; sigReg2[3]                     ; sigReg[3]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.011      ;
; 0.717 ; sigReg[5]                      ; receiver:U11|sigReg[5]         ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.014      ;
; 0.720 ; receiver:U11|CSRealReg[3][25]  ; receiver:U11|CSRealReg[4][26]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.020      ;
; 0.723 ; sigReg2[2]                     ; sigReg[2]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.020      ;
; 0.736 ; sigReg[3]                      ; receiver:U11|sigReg[3]         ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.035      ;
; 0.736 ; sigReg[8]                      ; receiver:U11|sigReg[8]         ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.035      ;
; 0.738 ; sigReg[2]                      ; receiver:U11|sigReg[2]         ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.037      ;
; 0.740 ; sigReg2[7]                     ; sigReg[7]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.037      ;
; 0.751 ; receiver:U11|avSigCReg[2][0]   ; receiver:U11|avSigCReg[3][0]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.051      ;
; 0.757 ; receiver:U11|sigSReg2b[9]      ; receiver:U11|avSigSReg[1][9]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.057      ;
; 0.757 ; receiver:U11|sigCReg[7]        ; receiver:U11|avSigCReg[8][7]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.057      ;
; 0.757 ; receiver:U11|sigCReg[8]        ; receiver:U11|avSigCReg[9][8]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.056      ;
; 0.759 ; receiver:U11|sigReg[9]         ; receiver:U11|sigCReg[9]        ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.058      ;
; 0.759 ; receiver:U11|QDStateReg[0]     ; receiver:U11|sigSLatchReg      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.058      ;
; 0.759 ; sigReg2[6]                     ; sigReg[6]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.058      ;
; 0.759 ; receiver:U11|sigSReg2b[12]     ; receiver:U11|avSigSReg[1][12]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.059      ;
; 0.759 ; receiver:U11|sigCReg[1]        ; receiver:U11|avSigCReg[8][1]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.059      ;
; 0.759 ; receiver:U11|sigCReg[5]        ; receiver:U11|avSigCReg[8][5]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.059      ;
; 0.760 ; sigReg2[9]                     ; sigReg[9]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.059      ;
; 0.761 ; receiver:U11|sigCReg2b[11]     ; receiver:U11|avSigCReg[1][11]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.060      ;
; 0.830 ; receiver:U11|QDStateReg[1]     ; receiver:U11|sigCReg[9]        ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.129      ;
; 0.838 ; receiver:U11|QDStateReg[2]     ; receiver:U11|QDStateReg[1]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.137      ;
; 0.874 ; interface:U3|doReg[6]          ; sigReg1[6]                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 1.317      ;
; 0.890 ; receiver:U11|CSRealReg[38][31] ; receiver:U11|CSRealReg[39][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 1.195      ;
; 0.892 ; receiver:U11|CSImagReg[50][6]  ; receiver:U11|sigSReg2a[6]      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.191      ;
; 0.903 ; sigReg2[5]                     ; sigReg[5]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.200      ;
; 0.903 ; receiver:U11|CSRealReg[50][1]  ; receiver:U11|sigCReg2a[1]      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.201      ;
; 0.905 ; receiver:U11|CSImagReg[49][31] ; receiver:U11|CSImagReg[50][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.208      ;
; 0.906 ; receiver:U11|CSRealReg[50][31] ; receiver:U11|sigCReg2a[31]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 1.211      ;
; 0.908 ; receiver:U11|CSRealReg[50][12] ; receiver:U11|sigCReg2a[12]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 1.213      ;
; 0.910 ; interface:U3|srReg[2]          ; sigReg2[5]                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 1.353      ;
; 0.911 ; receiver:U11|CSImagReg[18][31] ; receiver:U11|CSImagReg[19][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.207      ;
; 0.912 ; receiver:U11|CSImagReg[47][31] ; receiver:U11|CSImagReg[48][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.212      ;
; 0.914 ; receiver:U11|CSRealReg[45][31] ; receiver:U11|CSRealReg[46][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.213      ;
; 0.915 ; interface:U3|srReg[2]          ; sigReg2[1]                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 1.358      ;
; 0.915 ; receiver:U11|CSRealReg[26][4]  ; receiver:U11|CSRealReg[27][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.217      ;
; 0.916 ; receiver:U11|CSRealReg[30][4]  ; receiver:U11|CSRealReg[31][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.217      ;
; 0.916 ; receiver:U11|CSRealReg[26][20] ; receiver:U11|CSRealReg[27][20] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.218      ;
; 0.916 ; receiver:U11|CSRealReg[46][31] ; receiver:U11|CSRealReg[47][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.216      ;
; 0.916 ; receiver:U11|CSImagReg[12][4]  ; receiver:U11|CSImagReg[13][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.217      ;
; 0.916 ; receiver:U11|CSImagReg[30][4]  ; receiver:U11|CSImagReg[31][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.217      ;
; 0.916 ; receiver:U11|CSImagReg[33][31] ; receiver:U11|CSImagReg[34][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.215      ;
; 0.917 ; receiver:U11|CSRealReg[26][18] ; receiver:U11|CSRealReg[27][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.219      ;
; 0.917 ; receiver:U11|CSRealReg[30][20] ; receiver:U11|CSRealReg[31][20] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.218      ;
; 0.918 ; receiver:U11|CSRealReg[30][2]  ; receiver:U11|CSRealReg[31][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.219      ;
; 0.918 ; receiver:U11|CSImagReg[31][2]  ; receiver:U11|CSImagReg[32][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.219      ;
; 0.918 ; receiver:U11|CSImagReg[31][4]  ; receiver:U11|CSImagReg[32][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.219      ;
; 0.918 ; receiver:U11|CSImagReg[29][18] ; receiver:U11|CSImagReg[30][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.219      ;
; 0.918 ; receiver:U11|CSImagReg[31][18] ; receiver:U11|CSImagReg[32][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.219      ;
; 0.918 ; receiver:U11|CSRealReg[11][18] ; receiver:U11|CSRealReg[12][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.219      ;
; 0.918 ; receiver:U11|CSRealReg[30][18] ; receiver:U11|CSRealReg[31][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.219      ;
; 0.918 ; receiver:U11|CSImagReg[15][31] ; receiver:U11|CSImagReg[16][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.215      ;
; 0.919 ; receiver:U11|CSRealReg[26][2]  ; receiver:U11|CSRealReg[27][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.221      ;
; 0.919 ; receiver:U11|CSRealReg[25][4]  ; receiver:U11|CSRealReg[26][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.217      ;
; 0.919 ; receiver:U11|avSigCReg[6][13]  ; receiver:U11|avSigCReg[7][13]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.220      ;
; 0.919 ; receiver:U11|CSImagReg[29][2]  ; receiver:U11|CSImagReg[30][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.219      ;
; 0.919 ; receiver:U11|CSImagReg[29][4]  ; receiver:U11|CSImagReg[30][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.219      ;
; 0.919 ; receiver:U11|CSRealReg[12][20] ; receiver:U11|CSRealReg[13][20] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.221      ;
; 0.920 ; receiver:U11|CSImagReg[26][4]  ; receiver:U11|CSImagReg[27][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.217      ;
; 0.920 ; receiver:U11|CSRealReg[30][15] ; receiver:U11|CSRealReg[31][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.221      ;
; 0.920 ; receiver:U11|CSRealReg[25][20] ; receiver:U11|CSRealReg[26][20] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.218      ;
; 0.920 ; receiver:U11|avSigSReg[8][8]   ; receiver:U11|avSigSReg[9][8]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.221      ;
; 0.920 ; receiver:U11|avSigCReg[6][8]   ; receiver:U11|avSigCReg[7][8]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.221      ;
; 0.920 ; receiver:U11|avSigCReg[3][12]  ; receiver:U11|avSigCReg[4][12]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.218      ;
; 0.920 ; receiver:U11|CSImagReg[5][2]   ; receiver:U11|CSImagReg[6][2]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.217      ;
; 0.920 ; receiver:U11|CSImagReg[12][2]  ; receiver:U11|CSImagReg[13][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.221      ;
; 0.920 ; receiver:U11|CSImagReg[30][2]  ; receiver:U11|CSImagReg[31][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.221      ;
; 0.920 ; receiver:U11|CSImagReg[29][20] ; receiver:U11|CSImagReg[30][20] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.221      ;
; 0.920 ; receiver:U11|CSRealReg[11][20] ; receiver:U11|CSRealReg[12][20] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.221      ;
; 0.920 ; receiver:U11|avSigCReg[8][8]   ; receiver:U11|avSigCReg[9][8]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.221      ;
; 0.921 ; receiver:U11|CSRealReg[25][2]  ; receiver:U11|CSRealReg[26][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.219      ;
; 0.921 ; receiver:U11|CSRealReg[26][15] ; receiver:U11|CSRealReg[27][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.223      ;
+-------+--------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'F1SYNCLK'                                                              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; F1SYNCLK ; Rise       ; F1SYNCLK                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; F1SYNCLK ; Rise       ; F1FUDReg                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; F1SYNCLK ; Rise       ; F1PS0Reg                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; F1SYNCLK ; Rise       ; F1PS1Reg                       ;
; 0.175  ; 0.395        ; 0.220          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1FUDReg                       ;
; 0.175  ; 0.395        ; 0.220          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1PS1Reg                       ;
; 0.176  ; 0.396        ; 0.220          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1PS0Reg                       ;
; 0.411  ; 0.599        ; 0.188          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1PS0Reg                       ;
; 0.412  ; 0.600        ; 0.188          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1FUDReg                       ;
; 0.412  ; 0.600        ; 0.188          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1PS1Reg                       ;
; 0.444  ; 0.444        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1FUDReg|clk                   ;
; 0.444  ; 0.444        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1PS1Reg|clk                   ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1PS0Reg|clk                   ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1SYNCLK~input|o               ;
; 0.460  ; 0.460        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1SYNCLK~inputclkctrl|inclk[0] ;
; 0.460  ; 0.460        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1SYNCLK~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1SYNCLK~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1SYNCLK~input|i               ;
; 0.536  ; 0.536        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1SYNCLK~inputclkctrl|inclk[0] ;
; 0.536  ; 0.536        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1SYNCLK~inputclkctrl|outclk   ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1PS0Reg|clk                   ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1SYNCLK~input|o               ;
; 0.552  ; 0.552        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1FUDReg|clk                   ;
; 0.552  ; 0.552        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1PS1Reg|clk                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'F2SYNCLK'                                                              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; F2SYNCLK ; Rise       ; F2SYNCLK                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; F2SYNCLK ; Rise       ; F2FUDReg                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; F2SYNCLK ; Rise       ; F2PS0Reg                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; F2SYNCLK ; Rise       ; F2PS1Reg                       ;
; 0.125  ; 0.345        ; 0.220          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2FUDReg                       ;
; 0.126  ; 0.346        ; 0.220          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2PS0Reg                       ;
; 0.126  ; 0.346        ; 0.220          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2PS1Reg                       ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2FUDReg|clk                   ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2PS0Reg|clk                   ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2PS1Reg|clk                   ;
; 0.412  ; 0.412        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2SYNCLK~inputclkctrl|inclk[0] ;
; 0.412  ; 0.412        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2SYNCLK~inputclkctrl|outclk   ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2SYNCLK~input|o               ;
; 0.458  ; 0.646        ; 0.188          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2PS0Reg                       ;
; 0.458  ; 0.646        ; 0.188          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2PS1Reg                       ;
; 0.459  ; 0.647        ; 0.188          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2FUDReg                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2SYNCLK~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2SYNCLK~input|i               ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2SYNCLK~input|o               ;
; 0.582  ; 0.582        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2SYNCLK~inputclkctrl|inclk[0] ;
; 0.582  ; 0.582        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2SYNCLK~inputclkctrl|outclk   ;
; 0.598  ; 0.598        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2PS0Reg|clk                   ;
; 0.598  ; 0.598        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2PS1Reg|clk                   ;
; 0.599  ; 0.599        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2FUDReg|clk                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'F3SYNCLK'                                                              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; F3SYNCLK ; Rise       ; F3SYNCLK                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; F3SYNCLK ; Rise       ; F3FUDReg                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; F3SYNCLK ; Rise       ; F3PS0Reg                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; F3SYNCLK ; Rise       ; F3PS1Reg                       ;
; 0.079  ; 0.299        ; 0.220          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3PS0Reg                       ;
; 0.084  ; 0.304        ; 0.220          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3FUDReg                       ;
; 0.084  ; 0.304        ; 0.220          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3PS1Reg                       ;
; 0.348  ; 0.348        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3PS0Reg|clk                   ;
; 0.353  ; 0.353        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3FUDReg|clk                   ;
; 0.353  ; 0.353        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3PS1Reg|clk                   ;
; 0.369  ; 0.369        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3SYNCLK~inputclkctrl|inclk[0] ;
; 0.369  ; 0.369        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3SYNCLK~inputclkctrl|outclk   ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3SYNCLK~input|o               ;
; 0.499  ; 0.687        ; 0.188          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3PS1Reg                       ;
; 0.500  ; 0.688        ; 0.188          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3FUDReg                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3SYNCLK~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3SYNCLK~input|i               ;
; 0.503  ; 0.691        ; 0.188          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3PS0Reg                       ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3SYNCLK~input|o               ;
; 0.624  ; 0.624        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3SYNCLK~inputclkctrl|inclk[0] ;
; 0.624  ; 0.624        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3SYNCLK~inputclkctrl|outclk   ;
; 0.639  ; 0.639        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3PS1Reg|clk                   ;
; 0.640  ; 0.640        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3FUDReg|clk                   ;
; 0.643  ; 0.643        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3PS0Reg|clk                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                              ;
+-------+--------------+----------------+------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type       ; Clock                                          ; Clock Edge ; Target                                                                                                                ;
+-------+--------------+----------------+------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a0~porta_address_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a0~porta_we_reg         ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_address_reg0 ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_datain_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg       ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a10~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a10~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a13~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a13~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a14~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a14~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a14~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a15~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a15~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a15~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a19~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a19~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a19~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a1~porta_address_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a1~porta_datain_reg0    ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a1~porta_we_reg         ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a23~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a23~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a23~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a27~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a27~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a27~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a29~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a29~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a29~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a33~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a33~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a33~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a37~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a37~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a37~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a39~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a39~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a39~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a43~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a43~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a43~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a59~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a59~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a59~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a65~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a65~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a65~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a67~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a67~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a67~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a68~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a68~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a68~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a69~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a69~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a69~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a71~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a71~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a71~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a72~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a72~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a72~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a73~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a73~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a73~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a75~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a75~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a75~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a77~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a77~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a77~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a7~porta_address_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a7~porta_datain_reg0    ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a7~porta_we_reg         ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a0~porta_address_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a0~porta_we_reg         ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_address_reg0 ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_datain_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg       ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a10~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a10~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a13~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a13~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a14~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a14~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a14~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a15~porta_address_reg0  ;
+-------+--------------+----------------+------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[1]'                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------+
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][0]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][10] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][11] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][12] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][13] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][14] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][15] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][16] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][17] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][18] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][19] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][1]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][20] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][21] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][23] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][2]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][3]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][4]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][5]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][6]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][7]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][8]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][9]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][0]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][10] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][11] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][12] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][13] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][14] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][15] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][16] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][17] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][18] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][19] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][1]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][20] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][21] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][23] ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][2]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][3]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][4]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][5]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][6]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][7]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][8]  ;
; 5.797 ; 6.198        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][9]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][0]   ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][10]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][11]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][12]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][13]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][14]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][15]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][16]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][17]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][18]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][19]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][1]   ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][20]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][21]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][23]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][2]   ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][3]   ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][4]   ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][5]   ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][6]   ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][7]   ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][8]   ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[1][9]   ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][0]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][10] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][11] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][12] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][13] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][14] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][15] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][16] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][17] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][18] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][19] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][1]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][20] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][21] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][23] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][2]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][3]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][4]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][5]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][6]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][7]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][8]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][9]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[45][0]  ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[45][10] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[45][11] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[45][12] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[45][13] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[45][14] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[45][15] ;
; 5.800 ; 6.201        ; 0.401          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[45][16] ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; 24.652 ; 24.872       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|doReg[12]                                                                  ;
; 24.652 ; 24.872       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|doReg[13]                                                                  ;
; 24.652 ; 24.872       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|doReg[20]                                                                  ;
; 24.652 ; 24.872       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|doReg[21]                                                                  ;
; 24.652 ; 24.872       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|doReg[23]                                                                  ;
; 24.652 ; 24.872       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|doReg[24]                                                                  ;
; 24.652 ; 24.872       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|doReg[4]                                                                   ;
; 24.652 ; 24.872       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|doReg[7]                                                                   ;
; 24.654 ; 24.874       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[15][3]                                                                  ;
; 24.654 ; 24.874       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[19][1]                                                                  ;
; 24.654 ; 24.874       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[19][3]                                                                  ;
; 24.654 ; 24.874       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[24][0]                                                                  ;
; 24.654 ; 24.874       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[25][0]                                                                  ;
; 24.654 ; 24.874       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[25][1]                                                                  ;
; 24.654 ; 24.874       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[25][2]                                                                  ;
; 24.654 ; 24.874       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[26][3]                                                                  ;
; 24.656 ; 24.876       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[2][2]                                                                   ;
; 24.656 ; 24.876       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[4][1]                                                                   ;
; 24.656 ; 24.876       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[5][3]                                                                   ;
; 24.656 ; 24.876       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[7][2]                                                                   ;
; 24.656 ; 24.876       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[9][1]                                                                   ;
; 24.656 ; 24.876       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[9][2]                                                                   ;
; 24.657 ; 24.877       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[0][2]                                                                   ;
; 24.657 ; 24.877       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[1][0]                                                                   ;
; 24.657 ; 24.877       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[1][2]                                                                   ;
; 24.657 ; 24.877       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[3][1]                                                                   ;
; 24.658 ; 24.878       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[23][2]                                                                  ;
; 24.658 ; 24.878       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[25][3]                                                                  ;
; 24.658 ; 24.878       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[26][2]                                                                  ;
; 24.658 ; 24.878       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[27][0]                                                                  ;
; 24.658 ; 24.878       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[27][1]                                                                  ;
; 24.658 ; 24.878       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[7][0]                                                                   ;
; 24.658 ; 24.878       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[8][1]                                                                   ;
; 24.658 ; 24.878       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[8][2]                                                                   ;
; 24.658 ; 24.878       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[8][3]                                                                   ;
; 24.658 ; 24.878       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[16] ;
; 24.659 ; 24.879       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[11][0]                                                                  ;
; 24.659 ; 24.879       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[17][3]                                                                  ;
; 24.659 ; 24.879       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[26][0]                                                                  ;
; 24.659 ; 24.879       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[26][1]                                                                  ;
; 24.659 ; 24.879       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[27][2]                                                                  ;
; 24.659 ; 24.879       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[27][3]                                                                  ;
; 24.659 ; 24.879       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[3][0]                                                                   ;
; 24.659 ; 24.879       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[4][3]                                                                   ;
; 24.659 ; 24.879       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[6][0]                                                                   ;
; 24.659 ; 24.879       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[6][1]                                                                   ;
; 24.659 ; 24.879       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|Q112Reg[4]                                                                 ;
; 24.660 ; 24.880       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[18][0]                                                                  ;
; 24.660 ; 24.880       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[19][2]                                                                  ;
; 24.661 ; 24.881       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[0][3]                                                                   ;
; 24.661 ; 24.881       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[10][1]                                                                  ;
; 24.661 ; 24.881       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[3][2]                                                                   ;
; 24.662 ; 24.882       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BQ[11][0]                                                                  ;
; 24.662 ; 24.882       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BQ[11][1]                                                                  ;
; 24.662 ; 24.882       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BQ[11][2]                                                                  ;
; 24.663 ; 24.883       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:U11|doReg[7]                                                                   ;
; 24.665 ; 24.885       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:U11|doReg[3]                                                                   ;
; 24.666 ; 24.886       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[15] ;
; 24.667 ; 24.887       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:U11|doReg[6]                                                                   ;
; 24.672 ; 24.892       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:U11|doReg[2]                                                                   ;
; 24.672 ; 24.892       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:U11|doReg[4]                                                                   ;
; 24.672 ; 24.892       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:U11|doReg[5]                                                                   ;
; 24.673 ; 24.893       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BQ[5][3]                                                                   ;
; 24.673 ; 24.893       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:U11|doReg[0]                                                                   ;
; 24.675 ; 24.895       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:U11|doReg[1]                                                                   ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|AHxDReg[0]                                                                 ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|AHxDReg[2]                                                                 ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|AHxDReg[5]                                                                 ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[1007][5]                                                                 ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[125][5]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[218][2]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[351][5]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[45][5]                                                                   ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[525][5]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[536][2]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[538][2]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[557][5]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[573][5]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[591][5]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[601][2]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[61][5]                                                                   ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[623][5]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[637][5]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[644][2]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[645][2]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[646][2]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[647][2]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[653][2]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[663][2]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[664][2]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[666][2]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[668][2]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[687][5]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[751][5]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[797][5]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[863][5]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[877][5]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[879][5]                                                                  ;
; 24.677 ; 24.897       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[943][5]                                                                  ;
; 24.678 ; 24.898       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[143][5]                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK1'                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 49.918 ; 49.918       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 49.918 ; 49.918       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1]           ;
; 49.918 ; 49.918       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2]           ;
; 49.918 ; 49.918       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 49.949 ; 49.949       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; CLK1~input|o                                             ;
; 49.962 ; 49.962       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; CLK1~inputclkctrl|inclk[0]                               ;
; 49.962 ; 49.962       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; CLK1~inputclkctrl|outclk                                 ;
; 49.964 ; 49.964       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; CLK1~input|i                                             ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; CLK1~input|i                                             ;
; 50.035 ; 50.035       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 50.038 ; 50.038       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; CLK1~inputclkctrl|inclk[0]                               ;
; 50.038 ; 50.038       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; CLK1~inputclkctrl|outclk                                 ;
; 50.051 ; 50.051       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; CLK1~input|o                                             ;
; 50.080 ; 50.080       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 50.080 ; 50.080       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1]           ;
; 50.080 ; 50.080       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2]           ;
; 50.080 ; 50.080       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 96.000 ; 100.000      ; 4.000          ; Port Rate        ; CLK1  ; Rise       ; CLK1                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; RST       ; CLK1       ; 21.102 ; 20.452 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RXF       ; CLK1       ; 3.533  ; 3.838  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RxD       ; CLK1       ; 7.321  ; 7.647  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; TXE       ; CLK1       ; 3.517  ; 3.788  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; SIG[*]    ; CLK1       ; 4.484  ; 4.783  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[0]   ; CLK1       ; 3.083  ; 3.279  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[1]   ; CLK1       ; 3.838  ; 4.128  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[2]   ; CLK1       ; 3.515  ; 3.768  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[3]   ; CLK1       ; 2.762  ; 2.999  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[4]   ; CLK1       ; 2.778  ; 3.027  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[5]   ; CLK1       ; 2.838  ; 3.075  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[6]   ; CLK1       ; 2.800  ; 3.045  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[7]   ; CLK1       ; 3.089  ; 3.317  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[8]   ; CLK1       ; 3.144  ; 3.365  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[9]   ; CLK1       ; 3.577  ; 3.831  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[10]  ; CLK1       ; 3.729  ; 4.008  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[11]  ; CLK1       ; 4.484  ; 4.783  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[12]  ; CLK1       ; 3.790  ; 3.974  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[13]  ; CLK1       ; 3.915  ; 4.186  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; RST       ; CLK1       ; 11.397 ; 11.799 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; TRIG_E    ; CLK1       ; 5.495  ; 5.619  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; RST       ; CLK1       ; -3.423 ; -3.786 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RXF       ; CLK1       ; -2.665 ; -2.970 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RxD       ; CLK1       ; -4.715 ; -5.016 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; TXE       ; CLK1       ; -2.649 ; -2.922 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; SIG[*]    ; CLK1       ; -1.936 ; -2.153 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[0]   ; CLK1       ; -2.245 ; -2.423 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[1]   ; CLK1       ; -2.986 ; -3.265 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[2]   ; CLK1       ; -2.659 ; -2.891 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[3]   ; CLK1       ; -1.936 ; -2.153 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[4]   ; CLK1       ; -1.953 ; -2.180 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[5]   ; CLK1       ; -2.011 ; -2.227 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[6]   ; CLK1       ; -1.974 ; -2.198 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[7]   ; CLK1       ; -2.250 ; -2.458 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[8]   ; CLK1       ; -2.303 ; -2.504 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[9]   ; CLK1       ; -2.718 ; -2.951 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[10]  ; CLK1       ; -2.881 ; -3.149 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[11]  ; CLK1       ; -3.590 ; -3.866 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[12]  ; CLK1       ; -2.921 ; -3.086 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[13]  ; CLK1       ; -3.041 ; -3.290 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; RST       ; CLK1       ; -4.405 ; -4.869 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; TRIG_E    ; CLK1       ; -4.545 ; -4.657 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; F1FREQ_FUD     ; F1SYNCLK   ; 11.428 ; 11.299 ; Rise       ; F1SYNCLK                                       ;
; F1FREQ_PS0     ; F1SYNCLK   ; 12.729 ; 12.218 ; Rise       ; F1SYNCLK                                       ;
; F1FREQ_PS1     ; F1SYNCLK   ; 12.792 ; 12.750 ; Rise       ; F1SYNCLK                                       ;
; F2FREQ_FUD     ; F2SYNCLK   ; 9.703  ; 9.598  ; Rise       ; F2SYNCLK                                       ;
; F2FREQ_PS0     ; F2SYNCLK   ; 9.801  ; 9.726  ; Rise       ; F2SYNCLK                                       ;
; F2FREQ_PS1     ; F2SYNCLK   ; 9.785  ; 9.694  ; Rise       ; F2SYNCLK                                       ;
; F3FREQ_FUD     ; F3SYNCLK   ; 9.786  ; 9.663  ; Rise       ; F3SYNCLK                                       ;
; F3FREQ_PS0     ; F3SYNCLK   ; 10.716 ; 10.639 ; Rise       ; F3SYNCLK                                       ;
; F3FREQ_PS1     ; F3SYNCLK   ; 9.000  ; 8.962  ; Rise       ; F3SYNCLK                                       ;
; INVRUN         ; CLK1       ; 8.474  ; 8.436  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; INVTRANSBUSY   ; CLK1       ; 11.937 ; 11.966 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RD             ; CLK1       ; 6.388  ; 6.463  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; TxD            ; CLK1       ; 8.336  ; 8.206  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; USBDATA[*]     ; CLK1       ; 6.809  ; 6.711  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0]    ; CLK1       ; 6.809  ; 6.711  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1]    ; CLK1       ; 6.615  ; 6.552  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2]    ; CLK1       ; 5.924  ; 5.813  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3]    ; CLK1       ; 5.886  ; 5.769  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4]    ; CLK1       ; 5.876  ; 5.761  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5]    ; CLK1       ; 5.910  ; 5.813  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6]    ; CLK1       ; 6.022  ; 5.910  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7]    ; CLK1       ; 6.051  ; 5.938  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; WR             ; CLK1       ; 6.891  ; 7.069  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; ADOCLK         ; CLK1       ; 4.291  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; ADOCLK         ; CLK1       ;        ; 4.161  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; AMCLK1         ; CLK1       ; 4.287  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK2         ; CLK1       ; 4.249  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK3         ; CLK1       ; 4.273  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS1[*]        ; CLK1       ; 10.890 ; 10.621 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[0]       ; CLK1       ; 10.369 ; 9.782  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[1]       ; CLK1       ; 7.440  ; 7.442  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[2]       ; CLK1       ; 9.505  ; 9.171  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[3]       ; CLK1       ; 8.868  ; 8.582  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[4]       ; CLK1       ; 7.599  ; 7.518  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[5]       ; CLK1       ; 7.473  ; 7.392  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[6]       ; CLK1       ; 10.890 ; 10.621 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[7]       ; CLK1       ; 8.621  ; 8.554  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[8]       ; CLK1       ; 10.341 ; 9.651  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[9]       ; CLK1       ; 8.319  ; 8.094  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS2[*]        ; CLK1       ; 10.639 ; 10.546 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[0]       ; CLK1       ; 7.872  ; 7.650  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[1]       ; CLK1       ; 8.158  ; 8.156  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[2]       ; CLK1       ; 7.739  ; 7.625  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[3]       ; CLK1       ; 10.639 ; 10.546 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[4]       ; CLK1       ; 9.028  ; 8.894  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[5]       ; CLK1       ; 8.216  ; 7.967  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[6]       ; CLK1       ; 9.263  ; 9.013  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[7]       ; CLK1       ; 7.572  ; 7.458  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[8]       ; CLK1       ; 9.863  ; 9.742  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[9]       ; CLK1       ; 10.567 ; 10.478 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS3[*]        ; CLK1       ; 6.635  ; 6.484  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[0]       ; CLK1       ; 5.935  ; 5.819  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[1]       ; CLK1       ; 5.914  ; 5.819  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[2]       ; CLK1       ; 6.087  ; 5.947  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[3]       ; CLK1       ; 6.091  ; 5.952  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[4]       ; CLK1       ; 6.012  ; 5.842  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[5]       ; CLK1       ; 6.528  ; 6.331  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[6]       ; CLK1       ; 6.325  ; 6.231  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[7]       ; CLK1       ; 6.147  ; 6.028  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[8]       ; CLK1       ; 6.635  ; 6.484  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[9]       ; CLK1       ; 6.291  ; 6.197  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1AMP[*]       ; CLK1       ; 11.689 ; 11.430 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[0]      ; CLK1       ; 9.385  ; 9.339  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[1]      ; CLK1       ; 9.003  ; 8.794  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[2]      ; CLK1       ; 11.689 ; 11.430 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[3]      ; CLK1       ; 9.315  ; 9.158  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[4]      ; CLK1       ; 10.472 ; 10.392 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[5]      ; CLK1       ; 10.059 ; 9.558  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[6]      ; CLK1       ; 8.889  ; 8.783  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[7]      ; CLK1       ; 9.397  ; 9.141  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[8]      ; CLK1       ; 9.156  ; 8.919  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[9]      ; CLK1       ; 9.536  ; 9.104  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_ADD[*]  ; CLK1       ; 12.209 ; 12.024 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[0] ; CLK1       ; 9.151  ; 9.114  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[1] ; CLK1       ; 12.209 ; 12.024 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[2] ; CLK1       ; 12.065 ; 11.812 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[3] ; CLK1       ; 8.490  ; 8.445  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[4] ; CLK1       ; 8.961  ; 8.779  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[5] ; CLK1       ; 8.314  ; 8.329  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_D[*]    ; CLK1       ; 9.869  ; 9.623  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[0]   ; CLK1       ; 9.274  ; 9.027  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[1]   ; CLK1       ; 9.869  ; 9.623  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[2]   ; CLK1       ; 9.365  ; 9.339  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[3]   ; CLK1       ; 8.835  ; 8.552  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[4]   ; CLK1       ; 9.519  ; 9.245  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[5]   ; CLK1       ; 9.266  ; 8.894  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[6]   ; CLK1       ; 9.817  ; 9.326  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[7]   ; CLK1       ; 8.174  ; 7.960  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_RST     ; CLK1       ; 8.818  ; 8.499  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_WR      ; CLK1       ; 14.349 ; 13.483 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1GATE         ; CLK1       ; 9.439  ; 8.973  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1TTL[*]       ; CLK1       ; 8.782  ; 8.870  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1TTL[0]      ; CLK1       ; 8.782  ; 8.870  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1TTL[1]      ; CLK1       ; 8.718  ; 8.578  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1UNBLANK_NEG  ; CLK1       ; 9.908  ; 10.035 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1UNBLANK_POS  ; CLK1       ; 10.025 ; 9.898  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2AMP[*]       ; CLK1       ; 9.823  ; 9.525  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[0]      ; CLK1       ; 9.108  ; 8.850  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[1]      ; CLK1       ; 8.464  ; 8.134  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[2]      ; CLK1       ; 7.419  ; 7.273  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[3]      ; CLK1       ; 9.005  ; 8.652  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[4]      ; CLK1       ; 8.691  ; 8.748  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[5]      ; CLK1       ; 9.033  ; 8.647  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[6]      ; CLK1       ; 9.823  ; 9.525  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[7]      ; CLK1       ; 9.329  ; 9.006  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[8]      ; CLK1       ; 7.237  ; 7.160  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[9]      ; CLK1       ; 7.944  ; 7.669  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_ADD[*]  ; CLK1       ; 9.793  ; 9.303  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[0] ; CLK1       ; 9.793  ; 9.303  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[1] ; CLK1       ; 9.308  ; 8.935  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[2] ; CLK1       ; 8.029  ; 7.876  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[3] ; CLK1       ; 8.119  ; 7.928  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[4] ; CLK1       ; 7.510  ; 7.357  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[5] ; CLK1       ; 7.861  ; 7.703  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_D[*]    ; CLK1       ; 9.050  ; 8.712  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[0]   ; CLK1       ; 9.050  ; 8.712  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[1]   ; CLK1       ; 7.598  ; 7.478  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[2]   ; CLK1       ; 7.594  ; 7.530  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[3]   ; CLK1       ; 6.927  ; 6.909  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[4]   ; CLK1       ; 8.649  ; 8.349  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[5]   ; CLK1       ; 7.631  ; 7.545  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[6]   ; CLK1       ; 8.014  ; 7.843  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[7]   ; CLK1       ; 7.149  ; 7.017  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_RST     ; CLK1       ; 6.777  ; 6.666  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_WR      ; CLK1       ; 12.090 ; 11.894 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2GATE         ; CLK1       ; 8.630  ; 8.600  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2TTL[*]       ; CLK1       ; 9.877  ; 9.573  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2TTL[0]      ; CLK1       ; 9.877  ; 9.573  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2TTL[1]      ; CLK1       ; 7.991  ; 7.966  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2UNBLANK_NEG  ; CLK1       ; 9.713  ; 10.019 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2UNBLANK_POS  ; CLK1       ; 9.904  ; 9.592  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3AMP[*]       ; CLK1       ; 9.895  ; 9.708  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[0]      ; CLK1       ; 6.935  ; 6.791  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[1]      ; CLK1       ; 7.425  ; 7.260  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[2]      ; CLK1       ; 7.630  ; 7.566  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[3]      ; CLK1       ; 7.250  ; 7.064  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[4]      ; CLK1       ; 6.931  ; 6.799  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[5]      ; CLK1       ; 7.920  ; 7.720  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[6]      ; CLK1       ; 7.768  ; 7.615  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[7]      ; CLK1       ; 8.941  ; 8.811  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[8]      ; CLK1       ; 9.451  ; 9.266  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[9]      ; CLK1       ; 9.895  ; 9.708  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_ADD[*]  ; CLK1       ; 8.331  ; 8.262  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[0] ; CLK1       ; 7.124  ; 6.994  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[1] ; CLK1       ; 7.132  ; 6.961  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[2] ; CLK1       ; 6.871  ; 6.743  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[3] ; CLK1       ; 7.314  ; 7.180  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[4] ; CLK1       ; 7.103  ; 6.960  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[5] ; CLK1       ; 8.331  ; 8.262  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_D[*]    ; CLK1       ; 8.887  ; 8.856  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[0]   ; CLK1       ; 8.887  ; 8.856  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[1]   ; CLK1       ; 8.085  ; 7.899  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[2]   ; CLK1       ; 8.558  ; 8.340  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[3]   ; CLK1       ; 8.336  ; 8.284  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[4]   ; CLK1       ; 7.247  ; 7.150  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[5]   ; CLK1       ; 7.011  ; 6.869  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[6]   ; CLK1       ; 7.549  ; 7.366  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[7]   ; CLK1       ; 6.379  ; 6.263  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_RST     ; CLK1       ; 6.041  ; 5.936  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_WR      ; CLK1       ; 8.370  ; 8.073  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3GATE         ; CLK1       ; 8.493  ; 8.435  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3TTL[*]       ; CLK1       ; 10.560 ; 10.478 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3TTL[0]      ; CLK1       ; 10.560 ; 10.478 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3TTL[1]      ; CLK1       ; 9.955  ; 10.037 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3UNBLANK_NEG  ; CLK1       ; 12.512 ; 13.060 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3UNBLANK_POS  ; CLK1       ; 12.379 ; 11.942 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZ[*]          ; CLK1       ; 8.749  ; 8.478  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[0]         ; CLK1       ; 7.462  ; 7.224  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[1]         ; CLK1       ; 7.630  ; 7.489  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[2]         ; CLK1       ; 7.528  ; 7.342  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[3]         ; CLK1       ; 8.320  ; 8.061  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[4]         ; CLK1       ; 8.749  ; 8.478  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[5]         ; CLK1       ; 6.437  ; 6.382  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[6]         ; CLK1       ; 7.887  ; 7.571  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[7]         ; CLK1       ; 7.155  ; 7.056  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[8]         ; CLK1       ; 7.536  ; 7.421  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[9]         ; CLK1       ; 7.324  ; 7.242  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZCLK          ; CLK1       ; 4.262  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK1a         ; CLK1       ; 4.291  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK2a         ; CLK1       ; 4.271  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK3a         ; CLK1       ; 4.296  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK1         ; CLK1       ;        ; 4.157  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK2         ; CLK1       ;        ; 4.117  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK3         ; CLK1       ;        ; 4.136  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZCLK          ; CLK1       ;        ; 4.210  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK1a         ; CLK1       ;        ; 4.165  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK2a         ; CLK1       ;        ; 4.145  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK3a         ; CLK1       ;        ; 4.169  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; F1FREQ_FUD     ; F1SYNCLK   ; 11.087 ; 10.963 ; Rise       ; F1SYNCLK                                       ;
; F1FREQ_PS0     ; F1SYNCLK   ; 12.336 ; 11.845 ; Rise       ; F1SYNCLK                                       ;
; F1FREQ_PS1     ; F1SYNCLK   ; 12.397 ; 12.356 ; Rise       ; F1SYNCLK                                       ;
; F2FREQ_FUD     ; F2SYNCLK   ; 9.428  ; 9.326  ; Rise       ; F2SYNCLK                                       ;
; F2FREQ_PS0     ; F2SYNCLK   ; 9.521  ; 9.448  ; Rise       ; F2SYNCLK                                       ;
; F2FREQ_PS1     ; F2SYNCLK   ; 9.506  ; 9.417  ; Rise       ; F2SYNCLK                                       ;
; F3FREQ_FUD     ; F3SYNCLK   ; 9.511  ; 9.393  ; Rise       ; F3SYNCLK                                       ;
; F3FREQ_PS0     ; F3SYNCLK   ; 10.403 ; 10.329 ; Rise       ; F3SYNCLK                                       ;
; F3FREQ_PS1     ; F3SYNCLK   ; 8.756  ; 8.719  ; Rise       ; F3SYNCLK                                       ;
; INVRUN         ; CLK1       ; 7.860  ; 7.825  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; INVTRANSBUSY   ; CLK1       ; 9.941  ; 9.894  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RD             ; CLK1       ; 5.857  ; 5.931  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; TxD            ; CLK1       ; 7.730  ; 7.604  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; USBDATA[*]     ; CLK1       ; 5.367  ; 5.256  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0]    ; CLK1       ; 6.265  ; 6.169  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1]    ; CLK1       ; 6.078  ; 6.016  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2]    ; CLK1       ; 5.414  ; 5.306  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3]    ; CLK1       ; 5.378  ; 5.263  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4]    ; CLK1       ; 5.367  ; 5.256  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5]    ; CLK1       ; 5.400  ; 5.305  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6]    ; CLK1       ; 5.508  ; 5.398  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7]    ; CLK1       ; 5.536  ; 5.425  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; WR             ; CLK1       ; 6.340  ; 6.513  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; ADOCLK         ; CLK1       ; 3.859  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; ADOCLK         ; CLK1       ;        ; 3.732  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; AMCLK1         ; CLK1       ; 3.854  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK2         ; CLK1       ; 3.817  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK3         ; CLK1       ; 3.841  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS1[*]        ; CLK1       ; 6.872  ; 6.826  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[0]       ; CLK1       ; 9.683  ; 9.120  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[1]       ; CLK1       ; 6.872  ; 6.873  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[2]       ; CLK1       ; 8.855  ; 8.534  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[3]       ; CLK1       ; 8.243  ; 7.968  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[4]       ; CLK1       ; 7.024  ; 6.947  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[5]       ; CLK1       ; 6.905  ; 6.826  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[6]       ; CLK1       ; 10.183 ; 9.924  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[7]       ; CLK1       ; 8.005  ; 7.940  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[8]       ; CLK1       ; 9.656  ; 8.993  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[9]       ; CLK1       ; 7.715  ; 7.498  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS2[*]        ; CLK1       ; 6.996  ; 6.885  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[0]       ; CLK1       ; 7.283  ; 7.068  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[1]       ; CLK1       ; 7.558  ; 7.555  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[2]       ; CLK1       ; 7.155  ; 7.044  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[3]       ; CLK1       ; 9.940  ; 9.849  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[4]       ; CLK1       ; 8.393  ; 8.263  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[5]       ; CLK1       ; 7.614  ; 7.374  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[6]       ; CLK1       ; 8.620  ; 8.379  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[7]       ; CLK1       ; 6.996  ; 6.885  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[8]       ; CLK1       ; 9.195  ; 9.077  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[9]       ; CLK1       ; 9.870  ; 9.783  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS3[*]        ; CLK1       ; 5.405  ; 5.311  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[0]       ; CLK1       ; 5.425  ; 5.311  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[1]       ; CLK1       ; 5.405  ; 5.312  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[2]       ; CLK1       ; 5.570  ; 5.435  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[3]       ; CLK1       ; 5.573  ; 5.439  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[4]       ; CLK1       ; 5.498  ; 5.333  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[5]       ; CLK1       ; 5.994  ; 5.804  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[6]       ; CLK1       ; 5.799  ; 5.707  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[7]       ; CLK1       ; 5.627  ; 5.512  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[8]       ; CLK1       ; 6.096  ; 5.950  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[9]       ; CLK1       ; 5.766  ; 5.674  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1AMP[*]       ; CLK1       ; 8.259  ; 8.156  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[0]      ; CLK1       ; 8.736  ; 8.690  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[1]      ; CLK1       ; 8.370  ; 8.168  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[2]      ; CLK1       ; 10.948 ; 10.698 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[3]      ; CLK1       ; 8.668  ; 8.516  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[4]      ; CLK1       ; 9.779  ; 9.700  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[5]      ; CLK1       ; 9.384  ; 8.901  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[6]      ; CLK1       ; 8.259  ; 8.156  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[7]      ; CLK1       ; 8.747  ; 8.500  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[8]      ; CLK1       ; 8.516  ; 8.288  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[9]      ; CLK1       ; 8.881  ; 8.465  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_ADD[*]  ; CLK1       ; 7.709  ; 7.722  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[0] ; CLK1       ; 8.512  ; 8.475  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[1] ; CLK1       ; 11.449 ; 11.269 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[2] ; CLK1       ; 11.309 ; 11.065 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[3] ; CLK1       ; 7.877  ; 7.833  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[4] ; CLK1       ; 8.330  ; 8.153  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[5] ; CLK1       ; 7.709  ; 7.722  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_D[*]    ; CLK1       ; 7.576  ; 7.370  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[0]   ; CLK1       ; 8.630  ; 8.392  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[1]   ; CLK1       ; 9.202  ; 8.964  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[2]   ; CLK1       ; 8.718  ; 8.691  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[3]   ; CLK1       ; 8.209  ; 7.936  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[4]   ; CLK1       ; 8.864  ; 8.601  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[5]   ; CLK1       ; 8.622  ; 8.263  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[6]   ; CLK1       ; 9.154  ; 8.682  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[7]   ; CLK1       ; 7.576  ; 7.370  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_RST     ; CLK1       ; 8.193  ; 7.887  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_WR      ; CLK1       ; 13.503 ; 12.670 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1GATE         ; CLK1       ; 8.791  ; 8.343  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1TTL[*]       ; CLK1       ; 8.098  ; 7.963  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1TTL[0]      ; CLK1       ; 8.159  ; 8.243  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1TTL[1]      ; CLK1       ; 8.098  ; 7.963  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1UNBLANK_NEG  ; CLK1       ; 9.241  ; 9.363  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1UNBLANK_POS  ; CLK1       ; 9.353  ; 9.231  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2AMP[*]       ; CLK1       ; 6.673  ; 6.598  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[0]      ; CLK1       ; 8.470  ; 8.220  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[1]      ; CLK1       ; 7.851  ; 7.532  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[2]      ; CLK1       ; 6.847  ; 6.706  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[3]      ; CLK1       ; 8.370  ; 8.030  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[4]      ; CLK1       ; 8.069  ; 8.122  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[5]      ; CLK1       ; 8.397  ; 8.024  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[6]      ; CLK1       ; 9.155  ; 8.867  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[7]      ; CLK1       ; 8.682  ; 8.370  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[8]      ; CLK1       ; 6.673  ; 6.598  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[9]      ; CLK1       ; 7.352  ; 7.087  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_ADD[*]  ; CLK1       ; 6.935  ; 6.787  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[0] ; CLK1       ; 9.128  ; 8.658  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[1] ; CLK1       ; 8.662  ; 8.303  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[2] ; CLK1       ; 7.434  ; 7.286  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[3] ; CLK1       ; 7.520  ; 7.335  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[4] ; CLK1       ; 6.935  ; 6.787  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[5] ; CLK1       ; 7.272  ; 7.119  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_D[*]    ; CLK1       ; 6.376  ; 6.357  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[0]   ; CLK1       ; 8.414  ; 8.088  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[1]   ; CLK1       ; 7.020  ; 6.904  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[2]   ; CLK1       ; 7.017  ; 6.953  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[3]   ; CLK1       ; 6.376  ; 6.357  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[4]   ; CLK1       ; 8.029  ; 7.740  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[5]   ; CLK1       ; 7.052  ; 6.968  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[6]   ; CLK1       ; 7.420  ; 7.255  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[7]   ; CLK1       ; 6.591  ; 6.463  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_RST     ; CLK1       ; 6.235  ; 6.129  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_WR      ; CLK1       ; 11.334 ; 11.145 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2GATE         ; CLK1       ; 8.008  ; 7.978  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2TTL[*]       ; CLK1       ; 7.400  ; 7.376  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2TTL[0]      ; CLK1       ; 9.211  ; 8.919  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2TTL[1]      ; CLK1       ; 7.400  ; 7.376  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2UNBLANK_NEG  ; CLK1       ; 9.054  ; 9.348  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2UNBLANK_POS  ; CLK1       ; 9.236  ; 8.937  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3AMP[*]       ; CLK1       ; 6.381  ; 6.245  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[0]      ; CLK1       ; 6.385  ; 6.245  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[1]      ; CLK1       ; 6.854  ; 6.695  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[2]      ; CLK1       ; 7.052  ; 6.989  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[3]      ; CLK1       ; 6.687  ; 6.506  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[4]      ; CLK1       ; 6.381  ; 6.252  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[5]      ; CLK1       ; 7.330  ; 7.136  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[6]      ; CLK1       ; 7.183  ; 7.036  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[7]      ; CLK1       ; 8.368  ; 8.246  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[8]      ; CLK1       ; 8.857  ; 8.682  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[9]      ; CLK1       ; 9.283  ; 9.106  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_ADD[*]  ; CLK1       ; 6.325  ; 6.202  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[0] ; CLK1       ; 6.569  ; 6.444  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[1] ; CLK1       ; 6.575  ; 6.412  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[2] ; CLK1       ; 6.325  ; 6.202  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[3] ; CLK1       ; 6.750  ; 6.621  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[4] ; CLK1       ; 6.548  ; 6.411  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[5] ; CLK1       ; 7.724  ; 7.656  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_D[*]    ; CLK1       ; 5.852  ; 5.740  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[0]   ; CLK1       ; 8.256  ; 8.226  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[1]   ; CLK1       ; 7.487  ; 7.307  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[2]   ; CLK1       ; 7.941  ; 7.730  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[3]   ; CLK1       ; 7.731  ; 7.681  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[4]   ; CLK1       ; 6.686  ; 6.592  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[5]   ; CLK1       ; 6.458  ; 6.321  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[6]   ; CLK1       ; 6.975  ; 6.798  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[7]   ; CLK1       ; 5.852  ; 5.740  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_RST     ; CLK1       ; 5.528  ; 5.427  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_WR      ; CLK1       ; 7.765  ; 7.479  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3GATE         ; CLK1       ; 7.882  ; 7.827  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3TTL[*]       ; CLK1       ; 9.339  ; 9.421  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3TTL[0]      ; CLK1       ; 9.867  ; 9.787  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3TTL[1]      ; CLK1       ; 9.339  ; 9.421  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3UNBLANK_NEG  ; CLK1       ; 11.740 ; 12.267 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3UNBLANK_POS  ; CLK1       ; 11.614 ; 11.194 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZ[*]          ; CLK1       ; 5.908  ; 5.855  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[0]         ; CLK1       ; 6.889  ; 6.660  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[1]         ; CLK1       ; 7.053  ; 6.917  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[2]         ; CLK1       ; 6.955  ; 6.777  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[3]         ; CLK1       ; 7.716  ; 7.466  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[4]         ; CLK1       ; 8.127  ; 7.866  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[5]         ; CLK1       ; 5.908  ; 5.855  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[6]         ; CLK1       ; 7.300  ; 6.997  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[7]         ; CLK1       ; 6.597  ; 6.502  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[8]         ; CLK1       ; 6.964  ; 6.852  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[9]         ; CLK1       ; 6.761  ; 6.681  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZCLK          ; CLK1       ; 3.832  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK1a         ; CLK1       ; 3.859  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK2a         ; CLK1       ; 3.838  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK3a         ; CLK1       ; 3.864  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK1         ; CLK1       ;        ; 3.728  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK2         ; CLK1       ;        ; 3.688  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK3         ; CLK1       ;        ; 3.707  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZCLK          ; CLK1       ;        ; 3.781  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK1a         ; CLK1       ;        ; 3.735  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK2a         ; CLK1       ;        ; 3.716  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK3a         ; CLK1       ;        ; 3.740  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                    ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; USBDATA[*]  ; CLK1       ; 5.889 ; 5.889 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0] ; CLK1       ; 6.568 ; 6.568 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1] ; CLK1       ; 6.873 ; 6.873 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2] ; CLK1       ; 5.889 ; 5.889 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3] ; CLK1       ; 5.899 ; 5.899 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4] ; CLK1       ; 5.889 ; 5.889 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5] ; CLK1       ; 5.899 ; 5.899 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6] ; CLK1       ; 6.860 ; 6.860 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7] ; CLK1       ; 6.870 ; 6.870 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                            ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; USBDATA[*]  ; CLK1       ; 4.832 ; 4.898 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0] ; CLK1       ; 5.484 ; 5.550 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1] ; CLK1       ; 5.777 ; 5.843 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2] ; CLK1       ; 4.832 ; 4.898 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3] ; CLK1       ; 4.842 ; 4.908 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4] ; CLK1       ; 4.832 ; 4.898 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5] ; CLK1       ; 4.842 ; 4.908 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6] ; CLK1       ; 5.764 ; 5.830 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7] ; CLK1       ; 5.774 ; 5.840 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                           ;
+-------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-----------+-----------+------------+------------------------------------------------+
; USBDATA[*]  ; CLK1       ; 5.736     ; 5.873     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0] ; CLK1       ; 6.381     ; 6.518     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1] ; CLK1       ; 6.620     ; 6.757     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2] ; CLK1       ; 5.736     ; 5.873     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3] ; CLK1       ; 5.746     ; 5.883     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4] ; CLK1       ; 5.736     ; 5.873     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5] ; CLK1       ; 5.746     ; 5.883     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6] ; CLK1       ; 6.567     ; 6.704     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7] ; CLK1       ; 6.577     ; 6.714     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-----------+-----------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                   ;
+-------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-----------+-----------+------------+------------------------------------------------+
; USBDATA[*]  ; CLK1       ; 4.816     ; 4.816     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0] ; CLK1       ; 5.437     ; 5.437     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1] ; CLK1       ; 5.666     ; 5.666     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2] ; CLK1       ; 4.816     ; 4.816     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3] ; CLK1       ; 4.826     ; 4.826     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4] ; CLK1       ; 4.816     ; 4.816     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5] ; CLK1       ; 4.826     ; 4.826     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6] ; CLK1       ; 5.614     ; 5.614     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7] ; CLK1       ; 5.624     ; 5.624     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 37.45 MHz  ; 37.45 MHz       ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 111.33 MHz ; 111.33 MHz      ; U1|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 112.96 MHz ; 112.96 MHz      ; U1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[2] ; -2.732 ; -1133.719     ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; -1.199 ; -8.441        ;
; F1SYNCLK                                       ; -0.367 ; -0.775        ;
; F3SYNCLK                                       ; -0.361 ; -0.735        ;
; F2SYNCLK                                       ; -0.208 ; -0.551        ;
; U1|altpll_component|auto_generated|pll1|clk[1] ; 2.675  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; F2SYNCLK                                       ; -1.096 ; -3.216        ;
; F3SYNCLK                                       ; -1.080 ; -2.984        ;
; F1SYNCLK                                       ; -0.933 ; -2.594        ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.376  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.376  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.395  ; 0.000         ;
+------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; F1SYNCLK                                       ; -3.000 ; -7.461        ;
; F2SYNCLK                                       ; -3.000 ; -7.461        ;
; F3SYNCLK                                       ; -3.000 ; -7.461        ;
; U1|altpll_component|auto_generated|pll1|clk[2] ; 2.049  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[1] ; 5.835  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 24.633 ; 0.000         ;
; CLK1                                           ; 49.911 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -2.732 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[3]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.428     ; 8.556      ;
; -2.573 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.425     ; 8.400      ;
; -2.548 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.013     ; 8.787      ;
; -2.525 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.422     ; 8.355      ;
; -2.519 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U6|runAddressReg[3]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.427     ; 8.344      ;
; -2.508 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[3]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.424     ; 8.336      ;
; -2.460 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; 0.006      ; 8.718      ;
; -2.454 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.428     ; 8.278      ;
; -2.439 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.418     ; 8.273      ;
; -2.430 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.429     ; 8.253      ;
; -2.425 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.422     ; 8.255      ;
; -2.412 ; pulseProgrammer:U6|runAddressReg[1]                                                                             ; pulseProgrammer:U6|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.507     ; 8.157      ;
; -2.411 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U6|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.428     ; 8.235      ;
; -2.405 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U5|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.441     ; 8.216      ;
; -2.399 ; pulseProgrammer:U6|runAddressReg[4]                                                                             ; pulseProgrammer:U6|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.507     ; 8.144      ;
; -2.397 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.416     ; 8.233      ;
; -2.368 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.019     ; 8.601      ;
; -2.362 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.018     ; 8.596      ;
; -2.354 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.014     ; 8.592      ;
; -2.349 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.023     ; 8.578      ;
; -2.346 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.016     ; 8.582      ;
; -2.342 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[30]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.426     ; 8.168      ;
; -2.341 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[33]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.426     ; 8.167      ;
; -2.341 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[39]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.426     ; 8.167      ;
; -2.340 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.019     ; 8.573      ;
; -2.339 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[21]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.426     ; 8.165      ;
; -2.339 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[29]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.426     ; 8.165      ;
; -2.338 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[24]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.426     ; 8.164      ;
; -2.338 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[32]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.426     ; 8.164      ;
; -2.332 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[1]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.013     ; 8.571      ;
; -2.331 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.024     ; 8.559      ;
; -2.314 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a73~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.428     ; 8.138      ;
; -2.312 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U6|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.421     ; 8.143      ;
; -2.310 ; pulseProgrammer:U6|runAddressReg[1]                                                                             ; pulseProgrammer:U6|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.500     ; 8.062      ;
; -2.302 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U5|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.038     ; 8.516      ;
; -2.300 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[7]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.023     ; 8.529      ;
; -2.297 ; pulseProgrammer:U6|runAddressReg[4]                                                                             ; pulseProgrammer:U6|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.500     ; 8.049      ;
; -2.295 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a67~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[3]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.002     ; 8.545      ;
; -2.286 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.014     ; 8.524      ;
; -2.280 ; pulseProgrammer:U5|dummyCountReg[9]                                                                             ; pulseProgrammer:U5|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.576     ; 7.956      ;
; -2.275 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; 0.000      ; 8.527      ;
; -2.269 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.020     ; 8.501      ;
; -2.266 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.015     ; 8.503      ;
; -2.244 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.018     ; 8.478      ;
; -2.243 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; 0.004      ; 8.499      ;
; -2.239 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U5|runAddressReg[7]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.042     ; 8.449      ;
; -2.238 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[7]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.019     ; 8.471      ;
; -2.237 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U7|runAddressReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.024     ; 8.465      ;
; -2.228 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.421     ; 8.059      ;
; -2.227 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.016     ; 8.463      ;
; -2.225 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.019     ; 8.458      ;
; -2.221 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.015     ; 8.458      ;
; -2.215 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.023     ; 8.444      ;
; -2.207 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U5|runAddressReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.014     ; 8.445      ;
; -2.200 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.018     ; 8.434      ;
; -2.199 ; pulseProgrammer:U6|runAddressReg[0]                                                                             ; pulseProgrammer:U6|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.494     ; 7.957      ;
; -2.193 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U7|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.032     ; 8.413      ;
; -2.188 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U6|runAddressReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.023     ; 8.417      ;
; -2.185 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a73~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.019     ; 8.418      ;
; -2.183 ; pulseProgrammer:U6|runAddressReg[6]                                                                             ; pulseProgrammer:U6|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.501     ; 7.934      ;
; -2.183 ; pulseProgrammer:U5|dummyCountReg[21]                                                                            ; pulseProgrammer:U5|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.573     ; 7.862      ;
; -2.183 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.015     ; 8.420      ;
; -2.175 ; pulseProgrammer:U6|runAddressReg[0]                                                                             ; pulseProgrammer:U6|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.501     ; 7.926      ;
; -2.174 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; 0.011      ; 8.437      ;
; -2.166 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a68~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; 0.015      ; 8.433      ;
; -2.165 ; pulseProgrammer:U5|dummyCountReg[7]                                                                             ; pulseProgrammer:U5|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.573     ; 7.844      ;
; -2.163 ; pulseProgrammer:U5|dummyCountReg[6]                                                                             ; pulseProgrammer:U5|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.573     ; 7.842      ;
; -2.159 ; pulseProgrammer:U5|dummyCountReg[16]                                                                            ; pulseProgrammer:U5|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.101     ; 8.310      ;
; -2.158 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a65~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[1]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.014     ; 8.396      ;
; -2.157 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U6|runAddressReg[7]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.022     ; 8.387      ;
; -2.155 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a69~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[5]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.032     ; 8.375      ;
; -2.155 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[1]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.014     ; 8.393      ;
; -2.148 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U5|runAddressReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.034     ; 8.366      ;
; -2.145 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U7|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.012     ; 8.385      ;
; -2.145 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[7]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.017     ; 8.380      ;
; -2.138 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[2]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.024     ; 8.366      ;
; -2.137 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U7|runAddressReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.437     ; 7.952      ;
; -2.130 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U5|runAddressReg[1]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.038     ; 8.344      ;
; -2.125 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.023     ; 8.354      ;
; -2.124 ; pulseProgrammer:U6|runAddressReg[1]                                                                             ; pulseProgrammer:U6|runAddressReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.097     ; 8.279      ;
; -2.124 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.009     ; 8.367      ;
; -2.119 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U6|runAddressReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.017     ; 8.354      ;
; -2.113 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.003     ; 8.362      ;
; -2.112 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.008     ; 8.356      ;
; -2.110 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.011     ; 8.351      ;
; -2.106 ; pulseProgrammer:U5|dummyCountReg[15]                                                                            ; pulseProgrammer:U5|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.573     ; 7.785      ;
; -2.106 ; pulseProgrammer:U5|dummyCountReg[11]                                                                            ; pulseProgrammer:U5|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.576     ; 7.782      ;
; -2.103 ; pulseProgrammer:U5|dummyCountReg[17]                                                                            ; pulseProgrammer:U5|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.573     ; 7.782      ;
; -2.094 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a68~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.008     ; 8.338      ;
; -2.092 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[3]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.017     ; 8.327      ;
; -2.091 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[1]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.018     ; 8.325      ;
; -2.087 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[3]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.011     ; 8.328      ;
; -2.079 ; pulseProgrammer:U7|runAddressReg[1]                                                                             ; pulseProgrammer:U7|runAddressReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.094     ; 8.237      ;
; -2.078 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|dummyCountReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.394     ; 7.936      ;
; -2.078 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|dummyCountReg[1]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.394     ; 7.936      ;
; -2.078 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|dummyCountReg[16] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.394     ; 7.936      ;
; -2.078 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|dummyCountReg[18] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.394     ; 7.936      ;
; -2.078 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|dummyCountReg[19] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.394     ; 7.936      ;
; -2.076 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.009     ; 8.319      ;
; -2.072 ; pulseProgrammer:U5|dummyCountReg[31]                                                                            ; pulseProgrammer:U5|runAddressReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.100     ; 8.224      ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.199 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a37~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.075     ; 7.376      ;
; -1.140 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a39~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.086     ; 7.306      ;
; -1.094 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a24~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.091     ; 7.255      ;
; -1.087 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a34~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.115     ; 7.224      ;
; -1.070 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a32~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.080     ; 7.242      ;
; -1.049 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a55~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.030     ; 7.271      ;
; -1.032 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a52~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.091     ; 7.193      ;
; -1.009 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a23~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.030     ; 7.231      ;
; -1.006 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a48~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.040     ; 7.218      ;
; -0.987 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a9~porta_we_reg  ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.110     ; 7.129      ;
; -0.984 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a48~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.076     ; 7.160      ;
; -0.983 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a2~porta_we_reg  ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.106     ; 7.129      ;
; -0.980 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a40~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.051     ; 7.181      ;
; -0.971 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a17~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.040     ; 7.183      ;
; -0.967 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a19~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.116     ; 7.103      ;
; -0.939 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a3~porta_we_reg  ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.101     ; 7.090      ;
; -0.938 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a15~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.033     ; 7.157      ;
; -0.923 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a44~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.072     ; 7.103      ;
; -0.919 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a41~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.090     ; 7.081      ;
; -0.915 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a31~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.064     ; 7.103      ;
; -0.912 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a3~porta_we_reg  ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.105     ; 7.059      ;
; -0.910 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a56~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.025     ; 7.137      ;
; -0.905 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a61~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.037     ; 7.120      ;
; -0.904 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a5~porta_we_reg  ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.061     ; 7.095      ;
; -0.882 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a35~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.082     ; 7.052      ;
; -0.877 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a38~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.097     ; 7.032      ;
; -0.877 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a8~porta_we_reg  ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.060     ; 7.069      ;
; -0.873 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a24~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.056     ; 7.069      ;
; -0.867 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a30~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.067     ; 7.052      ;
; -0.862 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a20~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.097     ; 7.017      ;
; -0.862 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a45~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.063     ; 7.051      ;
; -0.858 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a9~porta_we_reg  ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.096     ; 7.014      ;
; -0.853 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a44~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.091     ; 7.014      ;
; -0.841 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a40~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.094     ; 6.999      ;
; -0.839 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a10~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.118     ; 6.973      ;
; -0.838 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a16~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.074     ; 7.016      ;
; -0.832 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a36~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.085     ; 6.999      ;
; -0.821 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a8~porta_we_reg  ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.096     ; 6.977      ;
; -0.814 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a10~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.094     ; 6.972      ;
; -0.802 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a18~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.093     ; 6.961      ;
; -0.801 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a0~porta_we_reg  ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.078     ; 6.975      ;
; -0.795 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a13~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.065     ; 6.982      ;
; -0.777 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a42~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.111     ; 6.918      ;
; -0.762 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a46~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.100     ; 6.914      ;
; -0.757 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a43~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.076     ; 6.933      ;
; -0.754 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a33~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.068     ; 6.938      ;
; -0.745 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a56~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.072     ; 6.925      ;
; -0.740 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a29~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.074     ; 6.918      ;
; -0.738 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a47~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.068     ; 6.922      ;
; -0.736 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a60~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.071     ; 6.917      ;
; -0.729 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a58~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.120     ; 6.861      ;
; -0.721 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a31~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.051     ; 6.922      ;
; -0.702 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a4~porta_we_reg  ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.089     ; 6.865      ;
; -0.701 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a21~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.072     ; 6.881      ;
; -0.701 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a51~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.076     ; 6.877      ;
; -0.697 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a34~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.125     ; 6.824      ;
; -0.690 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a12~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.091     ; 6.851      ;
; -0.686 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a25~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.077     ; 6.861      ;
; -0.678 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a6~porta_we_reg  ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.119     ; 6.811      ;
; -0.676 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a35~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.104     ; 6.824      ;
; -0.673 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a22~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.105     ; 6.820      ;
; -0.666 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a49~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.101     ; 6.817      ;
; -0.666 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a6~porta_we_reg  ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.079     ; 6.839      ;
; -0.664 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a57~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.090     ; 6.826      ;
; -0.662 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a26~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.101     ; 6.813      ;
; -0.661 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a17~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.091     ; 6.822      ;
; -0.660 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a7~porta_we_reg  ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.081     ; 6.831      ;
; -0.655 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a51~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.109     ; 6.798      ;
; -0.647 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a25~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.094     ; 6.805      ;
; -0.636 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a43~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.104     ; 6.784      ;
; -0.622 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a1~porta_we_reg  ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.055     ; 6.819      ;
; -0.614 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a22~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.091     ; 6.775      ;
; -0.613 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a36~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.056     ; 6.809      ;
; -0.612 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a5~porta_we_reg  ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.072     ; 6.792      ;
; -0.609 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a12~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.076     ; 6.785      ;
; -0.607 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a14~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.096     ; 6.763      ;
; -0.604 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a13~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.069     ; 6.787      ;
; -0.599 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a0~porta_we_reg  ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.025     ; 6.826      ;
; -0.597 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a38~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.093     ; 6.756      ;
; -0.586 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a63~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.085     ; 6.753      ;
; -0.580 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a28~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.077     ; 6.755      ;
; -0.577 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a29~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.080     ; 6.749      ;
; -0.576 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a11~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.082     ; 6.746      ;
; -0.571 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a15~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.024     ; 6.799      ;
; -0.566 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a53~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.085     ; 6.733      ;
; -0.565 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a41~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.091     ; 6.726      ;
; -0.561 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a54~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.115     ; 6.698      ;
; -0.559 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a62~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.105     ; 6.706      ;
; -0.555 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a37~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.071     ; 6.736      ;
; -0.546 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a59~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.087     ; 6.711      ;
; -0.540 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a23~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.085     ; 6.707      ;
; -0.529 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a27~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.091     ; 6.690      ;
; -0.525 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a52~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.087     ; 6.690      ;
; -0.521 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a4~porta_we_reg  ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.068     ; 6.705      ;
; -0.514 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a45~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.069     ; 6.697      ;
; -0.513 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a28~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.087     ; 6.678      ;
; -0.511 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a11~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.108     ; 6.655      ;
; -0.508 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a50~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.088     ; 6.672      ;
; -0.491 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a49~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.090     ; 6.653      ;
; -0.489 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a20~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.085     ; 6.656      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'F1SYNCLK'                                                                                                                            ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; -0.367 ; pulseProgrammer:U5|lineLatch:U4|Q[47] ; F1PS0Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK    ; 0.250        ; 2.307      ; 2.826      ;
; -0.235 ; pulseProgrammer:U5|lineLatch:U4|Q[46] ; F1PS1Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK    ; 0.250        ; 2.304      ; 2.691      ;
; -0.173 ; pulseProgrammer:U5|lineLatch:U4|Q[45] ; F1FUDReg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK    ; 0.250        ; 2.304      ; 2.629      ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'F3SYNCLK'                                                                                                                            ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; -0.361 ; pulseProgrammer:U7|lineLatch:U4|Q[47] ; F3PS0Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK    ; 0.250        ; 2.954      ; 3.467      ;
; -0.228 ; pulseProgrammer:U7|lineLatch:U4|Q[45] ; F3FUDReg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK    ; 0.250        ; 2.939      ; 3.319      ;
; -0.146 ; pulseProgrammer:U7|lineLatch:U4|Q[46] ; F3PS1Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK    ; 0.250        ; 2.939      ; 3.237      ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'F2SYNCLK'                                                                                                                            ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; -0.208 ; pulseProgrammer:U6|lineLatch:U4|Q[45] ; F2FUDReg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK    ; 0.250        ; 2.884      ; 3.244      ;
; -0.180 ; pulseProgrammer:U6|lineLatch:U4|Q[46] ; F2PS1Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK    ; 0.250        ; 2.879      ; 3.211      ;
; -0.163 ; pulseProgrammer:U6|lineLatch:U4|Q[47] ; F2PS0Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK    ; 0.250        ; 2.879      ; 3.194      ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                              ;
+-------+---------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.675 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[8]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.216     ; 3.361      ;
; 2.676 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[2]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.216     ; 3.360      ;
; 2.676 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[3]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.216     ; 3.360      ;
; 2.679 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[5]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.216     ; 3.357      ;
; 2.824 ; acqStartReg                           ; receiver:U11|sTrigReg          ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.181     ; 3.247      ;
; 3.046 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[0]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.194     ; 3.012      ;
; 3.046 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[7]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.194     ; 3.012      ;
; 3.047 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[9]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.194     ; 3.011      ;
; 3.298 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[6]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.194     ; 2.760      ;
; 3.502 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[4]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.193     ; 2.557      ;
; 3.503 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[1]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.193     ; 2.556      ;
; 3.504 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[13]        ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.193     ; 2.555      ;
; 3.505 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[10]        ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.193     ; 2.554      ;
; 3.506 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[11]        ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.193     ; 2.553      ;
; 3.510 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[12]        ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.193     ; 2.549      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][0]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][1]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][3]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][5]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][6]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][7]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][8]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][9]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][10] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][11] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][12] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][13] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][14] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][16] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][17] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][19] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][20] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][21] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.647 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][23] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.653      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][0]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][1]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][3]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][5]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][6]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][7]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][8]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][9]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][10] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][11] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][12] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][13] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][14] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][16] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][17] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][19] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][20] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][21] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.704 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][23] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 8.596      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][0]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][1]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][3]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][5]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][6]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][7]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][8]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][9]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][10] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][11] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][12] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][13] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][14] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][16] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][17] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][19] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][20] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][21] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.719 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][23] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.027      ; 8.577      ;
; 3.792 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][0]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.060      ; 8.537      ;
; 3.792 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][1]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.060      ; 8.537      ;
; 3.792 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][2]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.060      ; 8.537      ;
; 3.792 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][3]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.060      ; 8.537      ;
; 3.792 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][4]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.060      ; 8.537      ;
; 3.792 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][5]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.060      ; 8.537      ;
; 3.792 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][6]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.060      ; 8.537      ;
; 3.792 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][7]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.060      ; 8.537      ;
; 3.792 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][8]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.060      ; 8.537      ;
; 3.792 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][9]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.060      ; 8.537      ;
; 3.792 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][10]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.060      ; 8.537      ;
; 3.792 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][11]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.060      ; 8.537      ;
; 3.792 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][12]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.060      ; 8.537      ;
; 3.792 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][13]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.060      ; 8.537      ;
; 3.792 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][14]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.060      ; 8.537      ;
; 3.792 ; receiver:U11|avSigCReg[9][16]         ; receiver:U11|CQRealReg[7][15]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.060      ; 8.537      ;
+-------+---------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'F2SYNCLK'                                                                                                                             ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; -1.096 ; pulseProgrammer:U6|lineLatch:U4|Q[46] ; F2PS1Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK    ; 0.000        ; 3.485      ; 2.684      ;
; -1.071 ; pulseProgrammer:U6|lineLatch:U4|Q[47] ; F2PS0Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK    ; 0.000        ; 3.485      ; 2.709      ;
; -1.049 ; pulseProgrammer:U6|lineLatch:U4|Q[45] ; F2FUDReg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK    ; 0.000        ; 3.489      ; 2.735      ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'F3SYNCLK'                                                                                                                             ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; -1.080 ; pulseProgrammer:U7|lineLatch:U4|Q[46] ; F3PS1Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK    ; 0.000        ; 3.546      ; 2.761      ;
; -0.971 ; pulseProgrammer:U7|lineLatch:U4|Q[45] ; F3FUDReg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK    ; 0.000        ; 3.547      ; 2.871      ;
; -0.933 ; pulseProgrammer:U7|lineLatch:U4|Q[47] ; F3PS0Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK    ; 0.000        ; 3.562      ; 2.924      ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'F1SYNCLK'                                                                                                                             ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; -0.933 ; pulseProgrammer:U5|lineLatch:U4|Q[46] ; F1PS1Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK    ; 0.000        ; 2.885      ; 2.247      ;
; -0.932 ; pulseProgrammer:U5|lineLatch:U4|Q[45] ; F1FUDReg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK    ; 0.000        ; 2.885      ; 2.248      ;
; -0.729 ; pulseProgrammer:U5|lineLatch:U4|Q[47] ; F1PS0Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK    ; 0.000        ; 2.887      ; 2.453      ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+-------+-------------------------+-------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.376 ; receiver:U11|doReg[5]   ; receiver:U11|doReg[5]   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; receiver:U11|doReg[7]   ; receiver:U11|doReg[7]   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; receiver:U11|doReg[4]   ; receiver:U11|doReg[4]   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; receiver:U11|doReg[0]   ; receiver:U11|doReg[0]   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.377 ; receiver:U11|doReg[1]   ; receiver:U11|doReg[1]   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.377 ; receiver:U11|doReg[3]   ; receiver:U11|doReg[3]   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.378 ; receiver:U11|doReg[6]   ; receiver:U11|doReg[6]   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.394 ; interface:U3|c1Reg[3]   ; interface:U3|c1Reg[3]   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|c1Reg[6]   ; interface:U3|c1Reg[6]   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|c1Reg[9]   ; interface:U3|c1Reg[9]   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[453][3]  ; interface:U3|A[453][3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[965][3]  ; interface:U3|A[965][3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[197][3]  ; interface:U3|A[197][3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[709][3]  ; interface:U3|A[709][3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[736][7]  ; interface:U3|A[736][7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[664][7]  ; interface:U3|A[664][7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[680][7]  ; interface:U3|A[680][7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[696][7]  ; interface:U3|A[696][7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[688][7]  ; interface:U3|A[688][7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[952][7]  ; interface:U3|A[952][7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[984][7]  ; interface:U3|A[984][7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[792][7]  ; interface:U3|A[792][7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[920][7]  ; interface:U3|A[920][7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[856][7]  ; interface:U3|A[856][7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[992][7]  ; interface:U3|A[992][7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[848][7]  ; interface:U3|A[848][7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[976][7]  ; interface:U3|A[976][7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[912][7]  ; interface:U3|A[912][7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[784][7]  ; interface:U3|A[784][7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[479][6]  ; interface:U3|A[479][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[463][6]  ; interface:U3|A[463][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[975][6]  ; interface:U3|A[975][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[991][6]  ; interface:U3|A[991][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[687][6]  ; interface:U3|A[687][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[415][6]  ; interface:U3|A[415][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[399][6]  ; interface:U3|A[399][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[943][6]  ; interface:U3|A[943][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[927][6]  ; interface:U3|A[927][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[959][6]  ; interface:U3|A[959][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[1003][6] ; interface:U3|A[1003][6] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[763][6]  ; interface:U3|A[763][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[251][6]  ; interface:U3|A[251][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[891][6]  ; interface:U3|A[891][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[955][6]  ; interface:U3|A[955][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[1019][6] ; interface:U3|A[1019][6] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[587][6]  ; interface:U3|A[587][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[715][6]  ; interface:U3|A[715][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[499][6]  ; interface:U3|A[499][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[435][6]  ; interface:U3|A[435][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[947][6]  ; interface:U3|A[947][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[1011][6] ; interface:U3|A[1011][6] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[883][6]  ; interface:U3|A[883][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[819][6]  ; interface:U3|A[819][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[195][6]  ; interface:U3|A[195][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[131][6]  ; interface:U3|A[131][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[595][6]  ; interface:U3|A[595][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[19][6]   ; interface:U3|A[19][6]   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[83][6]   ; interface:U3|A[83][6]   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[211][6]  ; interface:U3|A[211][6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[18][2]   ; interface:U3|A[18][2]   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[146][2]  ; interface:U3|A[146][2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[154][2]  ; interface:U3|A[154][2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[26][2]   ; interface:U3|A[26][2]   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[22][2]   ; interface:U3|A[22][2]   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[30][2]   ; interface:U3|A[30][2]   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[408][4]  ; interface:U3|A[408][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[404][4]  ; interface:U3|A[404][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[412][4]  ; interface:U3|A[412][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[798][4]  ; interface:U3|A[798][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[793][4]  ; interface:U3|A[793][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[797][4]  ; interface:U3|A[797][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[858][4]  ; interface:U3|A[858][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[862][4]  ; interface:U3|A[862][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[986][4]  ; interface:U3|A[986][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[727][4]  ; interface:U3|A[727][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[215][4]  ; interface:U3|A[215][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[471][4]  ; interface:U3|A[471][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[723][4]  ; interface:U3|A[723][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[211][4]  ; interface:U3|A[211][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[987][4]  ; interface:U3|A[987][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[219][4]  ; interface:U3|A[219][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[731][4]  ; interface:U3|A[731][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[475][4]  ; interface:U3|A[475][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[223][4]  ; interface:U3|A[223][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[479][4]  ; interface:U3|A[479][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[981][4]  ; interface:U3|A[981][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[469][4]  ; interface:U3|A[469][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[977][4]  ; interface:U3|A[977][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[465][4]  ; interface:U3|A[465][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[985][4]  ; interface:U3|A[985][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[729][4]  ; interface:U3|A[729][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[217][4]  ; interface:U3|A[217][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[989][4]  ; interface:U3|A[989][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[842][4]  ; interface:U3|A[842][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[778][4]  ; interface:U3|A[778][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[781][4]  ; interface:U3|A[781][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[777][4]  ; interface:U3|A[777][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[256][4]  ; interface:U3|A[256][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[395][4]  ; interface:U3|A[395][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; interface:U3|A[906][4]  ; interface:U3|A[906][4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
+-------+-------------------------+-------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                    ;
+-------+--------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.376 ; pulseProgrammer:U6|lp1CountReg[11]   ; pulseProgrammer:U6|lp1CountReg[11]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp1CountReg[13]   ; pulseProgrammer:U6|lp1CountReg[13]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp1CountReg[18]   ; pulseProgrammer:U6|lp1CountReg[18]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp1CountReg[20]   ; pulseProgrammer:U6|lp1CountReg[20]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp1CountReg[24]   ; pulseProgrammer:U6|lp1CountReg[24]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp1CountReg[31]   ; pulseProgrammer:U6|lp1CountReg[31]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp1CountReg[36]   ; pulseProgrammer:U6|lp1CountReg[36]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp1CountReg[37]   ; pulseProgrammer:U6|lp1CountReg[37]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp2CountReg[1]    ; pulseProgrammer:U6|lp2CountReg[1]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp2CountReg[2]    ; pulseProgrammer:U6|lp2CountReg[2]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp2CountReg[3]    ; pulseProgrammer:U6|lp2CountReg[3]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp2CountReg[4]    ; pulseProgrammer:U6|lp2CountReg[4]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp2CountReg[5]    ; pulseProgrammer:U6|lp2CountReg[5]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp2CountReg[7]    ; pulseProgrammer:U6|lp2CountReg[7]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp2CountReg[8]    ; pulseProgrammer:U6|lp2CountReg[8]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp2CountReg[9]    ; pulseProgrammer:U6|lp2CountReg[9]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp2CountReg[10]   ; pulseProgrammer:U6|lp2CountReg[10]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp2CountReg[20]   ; pulseProgrammer:U6|lp2CountReg[20]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp2CountReg[31]   ; pulseProgrammer:U6|lp2CountReg[31]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp2CountReg[35]   ; pulseProgrammer:U6|lp2CountReg[35]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|timerLoadReg      ; pulseProgrammer:U6|timerLoadReg      ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp0CountReg[4]    ; pulseProgrammer:U6|lp0CountReg[4]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp0CountReg[9]    ; pulseProgrammer:U6|lp0CountReg[9]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp0CountReg[13]   ; pulseProgrammer:U6|lp0CountReg[13]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp0CountReg[14]   ; pulseProgrammer:U6|lp0CountReg[14]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp0CountReg[24]   ; pulseProgrammer:U6|lp0CountReg[24]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp0CountReg[26]   ; pulseProgrammer:U6|lp0CountReg[26]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp0CountReg[35]   ; pulseProgrammer:U6|lp0CountReg[35]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.376 ; pulseProgrammer:U6|lp0CountReg[37]   ; pulseProgrammer:U6|lp0CountReg[37]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.669      ;
; 0.377 ; pulseProgrammer:U6|dummyCountReg[26] ; pulseProgrammer:U6|dummyCountReg[26] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 0.669      ;
; 0.378 ; pulseProgrammer:U7|runAddressReg[2]  ; pulseProgrammer:U7|runAddressReg[2]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 0.669      ;
; 0.378 ; pulseProgrammer:U7|runAddressReg[7]  ; pulseProgrammer:U7|runAddressReg[7]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 0.669      ;
; 0.378 ; pulseProgrammer:U6|runAddressReg[2]  ; pulseProgrammer:U6|runAddressReg[2]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 0.669      ;
; 0.378 ; pulseProgrammer:U6|runAddressReg[7]  ; pulseProgrammer:U6|runAddressReg[7]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 0.669      ;
; 0.378 ; pulseProgrammer:U6|runAddressReg[0]  ; pulseProgrammer:U6|runAddressReg[0]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 0.669      ;
; 0.378 ; pulseProgrammer:U5|runAddressReg[8]  ; pulseProgrammer:U5|runAddressReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 0.669      ;
; 0.379 ; pulseProgrammer:U5|runAddressReg[2]  ; pulseProgrammer:U5|runAddressReg[2]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 0.669      ;
; 0.379 ; pulseProgrammer:U5|runAddressReg[4]  ; pulseProgrammer:U5|runAddressReg[4]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 0.669      ;
; 0.380 ; pulseProgrammer:U5|runAddressReg[3]  ; pulseProgrammer:U5|runAddressReg[3]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; pulseProgrammer:U5|runAddressReg[6]  ; pulseProgrammer:U5|runAddressReg[6]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.669      ;
; 0.392 ; pulseProgrammer:U5|DSStateReg[1]     ; pulseProgrammer:U5|DSStateReg[1]     ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 0.684      ;
; 0.394 ; pulseProgrammer:U6|dummyCountReg[8]  ; pulseProgrammer:U6|dummyCountReg[8]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|dummyCountReg[9]  ; pulseProgrammer:U6|dummyCountReg[9]  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|dummyCountReg[10] ; pulseProgrammer:U6|dummyCountReg[10] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|dummyCountReg[11] ; pulseProgrammer:U6|dummyCountReg[11] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|dummyCountReg[12] ; pulseProgrammer:U6|dummyCountReg[12] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|dummyCountReg[14] ; pulseProgrammer:U6|dummyCountReg[14] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|dummyCountReg[15] ; pulseProgrammer:U6|dummyCountReg[15] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|lp1CountReg[5]    ; pulseProgrammer:U6|lp1CountReg[5]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|lp1CountReg[19]   ; pulseProgrammer:U6|lp1CountReg[19]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|lp1CountReg[21]   ; pulseProgrammer:U6|lp1CountReg[21]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|lp1CountReg[22]   ; pulseProgrammer:U6|lp1CountReg[22]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|lp1CountReg[23]   ; pulseProgrammer:U6|lp1CountReg[23]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|lp1CountReg[25]   ; pulseProgrammer:U6|lp1CountReg[25]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|lp1CountReg[26]   ; pulseProgrammer:U6|lp1CountReg[26]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|lp1CountReg[27]   ; pulseProgrammer:U6|lp1CountReg[27]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp1CountReg[0]    ; pulseProgrammer:U7|lp1CountReg[0]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp1CountReg[1]    ; pulseProgrammer:U7|lp1CountReg[1]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp1CountReg[2]    ; pulseProgrammer:U7|lp1CountReg[2]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp1CountReg[3]    ; pulseProgrammer:U7|lp1CountReg[3]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp1CountReg[4]    ; pulseProgrammer:U7|lp1CountReg[4]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp1CountReg[5]    ; pulseProgrammer:U7|lp1CountReg[5]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp1CountReg[6]    ; pulseProgrammer:U7|lp1CountReg[6]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp1CountReg[7]    ; pulseProgrammer:U7|lp1CountReg[7]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp1CountReg[8]    ; pulseProgrammer:U7|lp1CountReg[8]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp1CountReg[9]    ; pulseProgrammer:U7|lp1CountReg[9]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp1CountReg[10]   ; pulseProgrammer:U7|lp1CountReg[10]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp1CountReg[11]   ; pulseProgrammer:U7|lp1CountReg[11]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp1CountReg[14]   ; pulseProgrammer:U7|lp1CountReg[14]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp1CountReg[15]   ; pulseProgrammer:U7|lp1CountReg[15]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp1CountReg[17]   ; pulseProgrammer:U7|lp1CountReg[17]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp1CountReg[33]   ; pulseProgrammer:U7|lp1CountReg[33]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp2CountReg[5]    ; pulseProgrammer:U7|lp2CountReg[5]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp2CountReg[9]    ; pulseProgrammer:U7|lp2CountReg[9]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp2CountReg[11]   ; pulseProgrammer:U7|lp2CountReg[11]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp2CountReg[17]   ; pulseProgrammer:U7|lp2CountReg[17]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp2CountReg[28]   ; pulseProgrammer:U7|lp2CountReg[28]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp2CountReg[38]   ; pulseProgrammer:U7|lp2CountReg[38]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp0CountReg[1]    ; pulseProgrammer:U7|lp0CountReg[1]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp0CountReg[3]    ; pulseProgrammer:U7|lp0CountReg[3]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp0CountReg[5]    ; pulseProgrammer:U7|lp0CountReg[5]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp0CountReg[6]    ; pulseProgrammer:U7|lp0CountReg[6]    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp0CountReg[15]   ; pulseProgrammer:U7|lp0CountReg[15]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp0CountReg[16]   ; pulseProgrammer:U7|lp0CountReg[16]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp0CountReg[17]   ; pulseProgrammer:U7|lp0CountReg[17]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp0CountReg[18]   ; pulseProgrammer:U7|lp0CountReg[18]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp0CountReg[19]   ; pulseProgrammer:U7|lp0CountReg[19]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp0CountReg[24]   ; pulseProgrammer:U7|lp0CountReg[24]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp0CountReg[25]   ; pulseProgrammer:U7|lp0CountReg[25]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp0CountReg[26]   ; pulseProgrammer:U7|lp0CountReg[26]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp0CountReg[27]   ; pulseProgrammer:U7|lp0CountReg[27]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp0CountReg[31]   ; pulseProgrammer:U7|lp0CountReg[31]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp0CountReg[34]   ; pulseProgrammer:U7|lp0CountReg[34]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U7|lp0CountReg[38]   ; pulseProgrammer:U7|lp0CountReg[38]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|lp2CountReg[11]   ; pulseProgrammer:U6|lp2CountReg[11]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|lp2CountReg[16]   ; pulseProgrammer:U6|lp2CountReg[16]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|lp2CountReg[17]   ; pulseProgrammer:U6|lp2CountReg[17]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|lp2CountReg[19]   ; pulseProgrammer:U6|lp2CountReg[19]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|lp2CountReg[25]   ; pulseProgrammer:U6|lp2CountReg[25]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pulseProgrammer:U6|lp2CountReg[26]   ; pulseProgrammer:U6|lp2CountReg[26]   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
+-------+--------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+--------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.395 ; receiver:U11|QDStateReg[2]     ; receiver:U11|QDStateReg[2]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; receiver:U11|QDStateReg[1]     ; receiver:U11|QDStateReg[1]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; receiver:U11|sigSLatchReg      ; receiver:U11|sigSLatchReg      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.467 ; receiver:U11|CSRealReg[50][0]  ; receiver:U11|sigCReg2a[0]      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.739      ;
; 0.471 ; receiver:U11|QDStateReg[0]     ; receiver:U11|QDStateReg[1]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.745      ;
; 0.477 ; receiver:U11|sTrigReg          ; receiver:U11|nsTrigReg         ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.751      ;
; 0.514 ; receiver:U11|QDStateReg[1]     ; receiver:U11|QDStateReg[2]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.788      ;
; 0.570 ; interface:U3|doReg[9]          ; sigReg1[9]                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 0.973      ;
; 0.589 ; receiver:U11|CSRealReg[11][31] ; receiver:U11|CSRealReg[12][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.865      ;
; 0.590 ; receiver:U11|CSRealReg[12][31] ; receiver:U11|CSRealReg[13][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.865      ;
; 0.591 ; receiver:U11|CSRealReg[26][31] ; receiver:U11|CSRealReg[27][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.868      ;
; 0.593 ; interface:U3|doReg[0]          ; sigReg1[0]                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 0.996      ;
; 0.593 ; receiver:U11|CSRealReg[30][31] ; receiver:U11|CSRealReg[31][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.868      ;
; 0.593 ; receiver:U11|CSImagReg[12][31] ; receiver:U11|CSImagReg[13][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.868      ;
; 0.593 ; receiver:U11|CSImagReg[29][31] ; receiver:U11|CSImagReg[30][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.868      ;
; 0.593 ; receiver:U11|CSImagReg[31][31] ; receiver:U11|CSImagReg[32][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.868      ;
; 0.596 ; receiver:U11|CSImagReg[26][31] ; receiver:U11|CSImagReg[27][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.868      ;
; 0.596 ; receiver:U11|CSImagReg[10][31] ; receiver:U11|CSImagReg[11][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.868      ;
; 0.602 ; sigReg2[0]                     ; sigReg[6]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.875      ;
; 0.602 ; sigReg2[0]                     ; sigReg[9]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.875      ;
; 0.606 ; receiver:U11|avSigCReg[1][14]  ; receiver:U11|avSigCReg[2][15]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.879      ;
; 0.608 ; sigReg2[4]                     ; sigReg[4]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.881      ;
; 0.610 ; receiver:U11|CSRealReg[8][31]  ; receiver:U11|CSRealReg[9][31]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.882      ;
; 0.615 ; sigReg2[11]                    ; sigReg[11]                     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.888      ;
; 0.623 ; receiver:U11|sigCReg2b[31]     ; receiver:U11|avSigCReg[1][14]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.895      ;
; 0.633 ; receiver:U11|CSImagReg[7][29]  ; receiver:U11|CSImagReg[8][31]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.903      ;
; 0.637 ; sigReg2[3]                     ; sigReg[3]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.908      ;
; 0.639 ; sigReg[5]                      ; receiver:U11|sigReg[5]         ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.910      ;
; 0.642 ; receiver:U11|CSImagReg[50][0]  ; receiver:U11|sigSReg2a[0]      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.914      ;
; 0.645 ; sigReg2[2]                     ; sigReg[2]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.916      ;
; 0.645 ; receiver:U11|CSRealReg[3][25]  ; receiver:U11|CSRealReg[4][26]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.920      ;
; 0.646 ; receiver:U11|QDStateReg[2]     ; receiver:U11|sigCReg[9]        ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.920      ;
; 0.657 ; sigReg2[7]                     ; sigReg[7]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.929      ;
; 0.684 ; sigReg[3]                      ; receiver:U11|sigReg[3]         ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.957      ;
; 0.684 ; sigReg[8]                      ; receiver:U11|sigReg[8]         ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.957      ;
; 0.688 ; sigReg[2]                      ; receiver:U11|sigReg[2]         ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.961      ;
; 0.701 ; receiver:U11|sigSReg2b[9]      ; receiver:U11|avSigSReg[1][9]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.975      ;
; 0.701 ; receiver:U11|sigCReg[8]        ; receiver:U11|avSigCReg[9][8]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.975      ;
; 0.703 ; receiver:U11|avSigCReg[2][0]   ; receiver:U11|avSigCReg[3][0]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.977      ;
; 0.703 ; receiver:U11|sigCReg[7]        ; receiver:U11|avSigCReg[8][7]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.977      ;
; 0.705 ; receiver:U11|sigReg[9]         ; receiver:U11|sigCReg[9]        ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.979      ;
; 0.705 ; sigReg2[6]                     ; sigReg[6]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.978      ;
; 0.705 ; receiver:U11|sigSReg2b[12]     ; receiver:U11|avSigSReg[1][12]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.979      ;
; 0.706 ; sigReg2[9]                     ; sigReg[9]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.979      ;
; 0.706 ; receiver:U11|sigCReg[1]        ; receiver:U11|avSigCReg[8][1]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.980      ;
; 0.707 ; receiver:U11|sigCReg[5]        ; receiver:U11|avSigCReg[8][5]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.981      ;
; 0.708 ; receiver:U11|sigCReg2b[11]     ; receiver:U11|avSigCReg[1][11]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.982      ;
; 0.709 ; receiver:U11|QDStateReg[0]     ; receiver:U11|sigSLatchReg      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.983      ;
; 0.777 ; interface:U3|doReg[6]          ; sigReg1[6]                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 1.178      ;
; 0.778 ; receiver:U11|QDStateReg[1]     ; receiver:U11|sigCReg[9]        ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.052      ;
; 0.786 ; receiver:U11|CSRealReg[38][31] ; receiver:U11|CSRealReg[39][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.064      ;
; 0.787 ; receiver:U11|QDStateReg[2]     ; receiver:U11|QDStateReg[1]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.061      ;
; 0.798 ; receiver:U11|CSImagReg[49][31] ; receiver:U11|CSImagReg[50][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.076      ;
; 0.799 ; receiver:U11|CSRealReg[50][12] ; receiver:U11|sigCReg2a[12]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.078      ;
; 0.801 ; receiver:U11|CSRealReg[50][31] ; receiver:U11|sigCReg2a[31]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.080      ;
; 0.805 ; receiver:U11|CSRealReg[46][31] ; receiver:U11|CSRealReg[47][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.078      ;
; 0.807 ; receiver:U11|CSImagReg[15][31] ; receiver:U11|CSImagReg[16][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.078      ;
; 0.807 ; receiver:U11|CSImagReg[18][31] ; receiver:U11|CSImagReg[19][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.077      ;
; 0.811 ; interface:U3|srReg[2]          ; sigReg2[5]                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 1.213      ;
; 0.811 ; receiver:U11|CSRealReg[45][31] ; receiver:U11|CSRealReg[46][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.084      ;
; 0.811 ; receiver:U11|CSImagReg[47][31] ; receiver:U11|CSImagReg[48][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.085      ;
; 0.815 ; receiver:U11|CSImagReg[33][31] ; receiver:U11|CSImagReg[34][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.088      ;
; 0.816 ; receiver:U11|CSRealReg[25][31] ; receiver:U11|CSRealReg[26][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.088      ;
; 0.817 ; interface:U3|srReg[2]          ; sigReg2[1]                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 1.219      ;
; 0.818 ; receiver:U11|CSRealReg[50][3]  ; receiver:U11|sigCReg2a[3]      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.097      ;
; 0.819 ; receiver:U11|CSImagReg[34][31] ; receiver:U11|CSImagReg[35][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.092      ;
; 0.820 ; receiver:U11|avSigCReg[8][17]  ; receiver:U11|avSigCReg[9][17]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.095      ;
; 0.822 ; receiver:U11|CSImagReg[22][31] ; receiver:U11|CSImagReg[23][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.102      ;
; 0.822 ; receiver:U11|avSigCReg[8][8]   ; receiver:U11|avSigCReg[9][8]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.098      ;
; 0.823 ; receiver:U11|avSigSReg[8][8]   ; receiver:U11|avSigSReg[9][8]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.098      ;
; 0.823 ; receiver:U11|avSigCReg[6][8]   ; receiver:U11|avSigCReg[7][8]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.098      ;
; 0.824 ; receiver:U11|CSRealReg[26][18] ; receiver:U11|CSRealReg[27][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.101      ;
; 0.825 ; receiver:U11|CSRealReg[50][13] ; receiver:U11|sigCReg2a[13]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.104      ;
; 0.825 ; receiver:U11|avSigSReg[4][17]  ; receiver:U11|avSigSReg[5][17]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.097      ;
; 0.825 ; receiver:U11|CSRealReg[11][18] ; receiver:U11|CSRealReg[12][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.101      ;
; 0.826 ; receiver:U11|CSRealReg[30][2]  ; receiver:U11|CSRealReg[31][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.101      ;
; 0.826 ; receiver:U11|avSigSReg[4][8]   ; receiver:U11|avSigSReg[5][8]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.098      ;
; 0.826 ; receiver:U11|avSigSReg[5][8]   ; receiver:U11|avSigSReg[6][8]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.098      ;
; 0.826 ; receiver:U11|avSigSReg[6][8]   ; receiver:U11|avSigSReg[7][8]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.098      ;
; 0.826 ; receiver:U11|avSigCReg[8][4]   ; receiver:U11|avSigCReg[9][4]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.102      ;
; 0.826 ; receiver:U11|CSImagReg[31][2]  ; receiver:U11|CSImagReg[32][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.101      ;
; 0.826 ; receiver:U11|CSImagReg[29][18] ; receiver:U11|CSImagReg[30][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.101      ;
; 0.826 ; receiver:U11|CSImagReg[31][18] ; receiver:U11|CSImagReg[32][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.101      ;
; 0.826 ; receiver:U11|CSRealReg[30][18] ; receiver:U11|CSRealReg[31][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.101      ;
; 0.827 ; sigReg2[5]                     ; sigReg[5]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.099      ;
; 0.827 ; receiver:U11|CSRealReg[26][2]  ; receiver:U11|CSRealReg[27][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.104      ;
; 0.827 ; receiver:U11|CSImagReg[29][2]  ; receiver:U11|CSImagReg[30][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.101      ;
; 0.828 ; receiver:U11|CSRealReg[26][15] ; receiver:U11|CSRealReg[27][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.105      ;
; 0.828 ; receiver:U11|CSRealReg[30][15] ; receiver:U11|CSRealReg[31][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.103      ;
; 0.828 ; receiver:U11|avSigCReg[6][2]   ; receiver:U11|avSigCReg[7][2]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.103      ;
; 0.829 ; receiver:U11|CSRealReg[25][2]  ; receiver:U11|CSRealReg[26][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.101      ;
; 0.829 ; receiver:U11|CSRealReg[25][18] ; receiver:U11|CSRealReg[26][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.101      ;
; 0.829 ; receiver:U11|CSImagReg[39][31] ; receiver:U11|CSImagReg[40][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.102      ;
; 0.829 ; receiver:U11|avSigSReg[8][12]  ; receiver:U11|avSigSReg[9][12]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.104      ;
; 0.829 ; receiver:U11|avSigCReg[6][12]  ; receiver:U11|avSigCReg[7][12]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.104      ;
; 0.829 ; receiver:U11|avSigCReg[8][12]  ; receiver:U11|avSigCReg[9][12]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.104      ;
; 0.829 ; receiver:U11|CSImagReg[10][2]  ; receiver:U11|CSImagReg[11][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.101      ;
; 0.829 ; receiver:U11|CSImagReg[12][2]  ; receiver:U11|CSImagReg[13][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.104      ;
; 0.829 ; receiver:U11|CSImagReg[30][2]  ; receiver:U11|CSImagReg[31][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.104      ;
; 0.829 ; receiver:U11|CSRealReg[12][2]  ; receiver:U11|CSRealReg[13][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.105      ;
+-------+--------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'F1SYNCLK'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; F1SYNCLK ; Rise       ; F1SYNCLK                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; F1SYNCLK ; Rise       ; F1FUDReg                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; F1SYNCLK ; Rise       ; F1PS0Reg                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; F1SYNCLK ; Rise       ; F1PS1Reg                       ;
; 0.151  ; 0.367        ; 0.216          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1PS0Reg                       ;
; 0.152  ; 0.368        ; 0.216          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1FUDReg                       ;
; 0.152  ; 0.368        ; 0.216          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1PS1Reg                       ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1PS0Reg|clk                   ;
; 0.422  ; 0.422        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1FUDReg|clk                   ;
; 0.422  ; 0.422        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1PS1Reg|clk                   ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1SYNCLK~inputclkctrl|inclk[0] ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1SYNCLK~inputclkctrl|outclk   ;
; 0.441  ; 0.625        ; 0.184          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1FUDReg                       ;
; 0.441  ; 0.625        ; 0.184          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1PS0Reg                       ;
; 0.441  ; 0.625        ; 0.184          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1PS1Reg                       ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1SYNCLK~input|o               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1SYNCLK~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1SYNCLK~input|i               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1SYNCLK~input|o               ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1SYNCLK~inputclkctrl|inclk[0] ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1SYNCLK~inputclkctrl|outclk   ;
; 0.574  ; 0.574        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1FUDReg|clk                   ;
; 0.574  ; 0.574        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1PS0Reg|clk                   ;
; 0.574  ; 0.574        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1PS1Reg|clk                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'F2SYNCLK'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; F2SYNCLK ; Rise       ; F2SYNCLK                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; F2SYNCLK ; Rise       ; F2FUDReg                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; F2SYNCLK ; Rise       ; F2PS0Reg                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; F2SYNCLK ; Rise       ; F2PS1Reg                       ;
; 0.034  ; 0.250        ; 0.216          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2FUDReg                       ;
; 0.034  ; 0.250        ; 0.216          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2PS0Reg                       ;
; 0.034  ; 0.250        ; 0.216          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2PS1Reg                       ;
; 0.304  ; 0.304        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2FUDReg|clk                   ;
; 0.304  ; 0.304        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2PS0Reg|clk                   ;
; 0.304  ; 0.304        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2PS1Reg|clk                   ;
; 0.317  ; 0.317        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2SYNCLK~inputclkctrl|inclk[0] ;
; 0.317  ; 0.317        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2SYNCLK~inputclkctrl|outclk   ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2SYNCLK~input|o               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2SYNCLK~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2SYNCLK~input|i               ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2SYNCLK~input|o               ;
; 0.551  ; 0.735        ; 0.184          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2FUDReg                       ;
; 0.552  ; 0.736        ; 0.184          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2PS0Reg                       ;
; 0.552  ; 0.736        ; 0.184          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2PS1Reg                       ;
; 0.672  ; 0.672        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2SYNCLK~inputclkctrl|inclk[0] ;
; 0.672  ; 0.672        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2SYNCLK~inputclkctrl|outclk   ;
; 0.684  ; 0.684        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2FUDReg|clk                   ;
; 0.685  ; 0.685        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2PS0Reg|clk                   ;
; 0.685  ; 0.685        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2PS1Reg|clk                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'F3SYNCLK'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; F3SYNCLK ; Rise       ; F3SYNCLK                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; F3SYNCLK ; Rise       ; F3FUDReg                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; F3SYNCLK ; Rise       ; F3PS0Reg                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; F3SYNCLK ; Rise       ; F3PS1Reg                       ;
; 0.031  ; 0.247        ; 0.216          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3FUDReg                       ;
; 0.032  ; 0.248        ; 0.216          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3PS0Reg                       ;
; 0.032  ; 0.248        ; 0.216          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3PS1Reg                       ;
; 0.301  ; 0.301        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3FUDReg|clk                   ;
; 0.302  ; 0.302        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3PS0Reg|clk                   ;
; 0.302  ; 0.302        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3PS1Reg|clk                   ;
; 0.315  ; 0.315        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3SYNCLK~inputclkctrl|inclk[0] ;
; 0.315  ; 0.315        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3SYNCLK~inputclkctrl|outclk   ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3SYNCLK~input|o               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3SYNCLK~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3SYNCLK~input|i               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3SYNCLK~input|o               ;
; 0.555  ; 0.739        ; 0.184          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3PS0Reg                       ;
; 0.556  ; 0.740        ; 0.184          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3FUDReg                       ;
; 0.556  ; 0.740        ; 0.184          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3PS1Reg                       ;
; 0.676  ; 0.676        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3SYNCLK~inputclkctrl|inclk[0] ;
; 0.676  ; 0.676        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3SYNCLK~inputclkctrl|outclk   ;
; 0.688  ; 0.688        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3PS0Reg|clk                   ;
; 0.689  ; 0.689        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3FUDReg|clk                   ;
; 0.689  ; 0.689        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3PS1Reg|clk                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                               ;
+-------+--------------+----------------+------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type       ; Clock                                          ; Clock Edge ; Target                                                                                                                ;
+-------+--------------+----------------+------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a0~porta_address_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a0~porta_we_reg         ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_address_reg0 ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_datain_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg       ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a10~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a10~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a13~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a13~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a14~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a14~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a14~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a15~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a15~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a15~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a19~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a19~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a19~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a1~porta_address_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a1~porta_datain_reg0    ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a1~porta_we_reg         ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a23~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a23~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a23~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a27~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a27~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a27~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a29~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a29~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a29~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a33~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a33~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a33~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a37~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a37~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a37~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a39~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a39~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a39~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a43~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a43~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a43~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a59~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a59~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a59~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a65~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a65~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a65~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a67~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a67~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a67~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a68~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a68~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a68~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a69~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a69~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a69~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a71~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a71~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a71~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a72~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a72~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a72~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a73~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a73~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a73~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a75~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a75~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a75~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a77~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a77~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a77~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a7~porta_address_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a7~porta_datain_reg0    ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a7~porta_we_reg         ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a0~porta_address_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a0~porta_we_reg         ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_address_reg0 ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_datain_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg       ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a10~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a10~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a13~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a13~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a14~porta_address_reg0  ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a14~porta_datain_reg0   ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a14~porta_we_reg        ;
; 2.049 ; 6.250        ; 4.201          ; Min Period ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a15~porta_address_reg0  ;
+-------+--------------+----------------+------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[1]'                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------+
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][0]  ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][10] ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][11] ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][12] ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][13] ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][14] ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][15] ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][16] ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][17] ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][18] ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][19] ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][1]  ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][20] ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][21] ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][23] ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][2]  ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][3]  ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][4]  ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][5]  ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][6]  ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][7]  ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][8]  ;
; 5.835 ; 6.217        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[27][9]  ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][0]  ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][10] ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][11] ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][12] ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][13] ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][14] ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][15] ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][16] ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][17] ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][18] ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][19] ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][1]  ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][20] ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][21] ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][23] ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][2]  ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][3]  ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][4]  ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][5]  ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][6]  ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][7]  ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][8]  ;
; 5.836 ; 6.218        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[47][9]  ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][0]  ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][10] ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][11] ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][12] ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][13] ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][14] ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][15] ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][16] ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][17] ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][18] ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][19] ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][1]  ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][20] ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][21] ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][23] ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][2]  ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][3]  ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][4]  ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][5]  ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][6]  ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][7]  ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][8]  ;
; 5.837 ; 6.219        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[49][9]  ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][0]  ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][10] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][11] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][12] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][13] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][14] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][15] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][16] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][17] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][18] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][19] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][1]  ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][20] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][21] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][23] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][2]  ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][3]  ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][4]  ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][5]  ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][6]  ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][7]  ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][8]  ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[10][9]  ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[18][0]  ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[18][10] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[18][11] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[18][12] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[18][13] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[18][14] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[18][15] ;
; 5.838 ; 6.220        ; 0.382          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CQImagReg[18][16] ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; 24.633 ; 24.849       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[16] ;
; 24.641 ; 24.857       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[19][1]                                                                  ;
; 24.641 ; 24.857       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[19][3]                                                                  ;
; 24.643 ; 24.859       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[15][3]                                                                  ;
; 24.643 ; 24.859       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[24][0]                                                                  ;
; 24.643 ; 24.859       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[25][2]                                                                  ;
; 24.643 ; 24.859       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:U11|doReg[6]                                                                   ;
; 24.644 ; 24.860       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[25][0]                                                                  ;
; 24.644 ; 24.860       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[25][1]                                                                  ;
; 24.644 ; 24.860       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[26][3]                                                                  ;
; 24.644 ; 24.860       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|doReg[12]                                                                  ;
; 24.644 ; 24.860       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|doReg[13]                                                                  ;
; 24.644 ; 24.860       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|doReg[20]                                                                  ;
; 24.644 ; 24.860       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|doReg[21]                                                                  ;
; 24.644 ; 24.860       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|doReg[23]                                                                  ;
; 24.644 ; 24.860       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|doReg[24]                                                                  ;
; 24.644 ; 24.860       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|doReg[4]                                                                   ;
; 24.644 ; 24.860       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|doReg[7]                                                                   ;
; 24.644 ; 24.860       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:U11|doReg[7]                                                                   ;
; 24.645 ; 24.861       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[2][2]                                                                   ;
; 24.645 ; 24.861       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[4][1]                                                                   ;
; 24.645 ; 24.861       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[5][3]                                                                   ;
; 24.645 ; 24.861       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[7][2]                                                                   ;
; 24.645 ; 24.861       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[9][1]                                                                   ;
; 24.645 ; 24.861       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[9][2]                                                                   ;
; 24.645 ; 24.861       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:U11|doReg[3]                                                                   ;
; 24.645 ; 24.861       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:U11|doReg[4]                                                                   ;
; 24.646 ; 24.862       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[18][0]                                                                  ;
; 24.646 ; 24.862       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[19][2]                                                                  ;
; 24.646 ; 24.862       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[3][0]                                                                   ;
; 24.646 ; 24.862       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[4][3]                                                                   ;
; 24.646 ; 24.862       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[6][0]                                                                   ;
; 24.646 ; 24.862       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[15] ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[0][3]                                                                   ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[10][1]                                                                  ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[11][0]                                                                  ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[17][3]                                                                  ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[23][2]                                                                  ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[25][3]                                                                  ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[26][0]                                                                  ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[26][1]                                                                  ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[26][2]                                                                  ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[27][0]                                                                  ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[27][1]                                                                  ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[27][2]                                                                  ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[27][3]                                                                  ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[3][2]                                                                   ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[6][1]                                                                   ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[7][0]                                                                   ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[8][1]                                                                   ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[8][2]                                                                   ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[8][3]                                                                   ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BQ[5][3]                                                                   ;
; 24.648 ; 24.864       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|Q112Reg[4]                                                                 ;
; 24.649 ; 24.865       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[0][2]                                                                   ;
; 24.649 ; 24.865       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[1][0]                                                                   ;
; 24.649 ; 24.865       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[1][2]                                                                   ;
; 24.649 ; 24.865       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BD[3][1]                                                                   ;
; 24.649 ; 24.865       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BQ[11][0]                                                                  ;
; 24.649 ; 24.865       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BQ[11][1]                                                                  ;
; 24.649 ; 24.865       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|BQ[11][2]                                                                  ;
; 24.649 ; 24.865       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:U11|doReg[0]                                                                   ;
; 24.649 ; 24.865       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:U11|doReg[5]                                                                   ;
; 24.650 ; 24.866       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:U11|doReg[1]                                                                   ;
; 24.651 ; 24.867       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:U11|doReg[2]                                                                   ;
; 24.684 ; 24.900       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[120][3]                                                                  ;
; 24.684 ; 24.900       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[122][3]                                                                  ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|AHxDReg[0]                                                                 ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|AHxDReg[2]                                                                 ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|AHxDReg[5]                                                                 ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[100][3]                                                                  ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[104][3]                                                                  ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[108][3]                                                                  ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[111][3]                                                                  ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[161][1]                                                                  ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[165][1]                                                                  ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[225][1]                                                                  ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[229][1]                                                                  ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[607][3]                                                                  ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[620][3]                                                                  ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[621][3]                                                                  ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[623][3]                                                                  ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[72][3]                                                                   ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[76][3]                                                                   ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[79][3]                                                                   ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[80][3]                                                                   ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[84][3]                                                                   ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[90][3]                                                                   ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[92][3]                                                                   ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[95][3]                                                                   ;
; 24.685 ; 24.901       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[96][3]                                                                   ;
; 24.686 ; 24.902       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[1002][6]                                                                 ;
; 24.686 ; 24.902       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[125][5]                                                                  ;
; 24.686 ; 24.902       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[128][1]                                                                  ;
; 24.686 ; 24.902       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[132][1]                                                                  ;
; 24.686 ; 24.902       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[143][5]                                                                  ;
; 24.686 ; 24.902       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[159][5]                                                                  ;
; 24.686 ; 24.902       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[196][5]                                                                  ;
; 24.686 ; 24.902       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[197][5]                                                                  ;
; 24.686 ; 24.902       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface:U3|A[198][5]                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK1'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 49.911 ; 49.911       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 49.911 ; 49.911       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1]           ;
; 49.911 ; 49.911       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2]           ;
; 49.911 ; 49.911       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 49.949 ; 49.949       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; CLK1~input|o                                             ;
; 49.950 ; 49.950       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 49.953 ; 49.953       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; CLK1~inputclkctrl|inclk[0]                               ;
; 49.953 ; 49.953       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; CLK1~inputclkctrl|outclk                                 ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; CLK1~input|i                                             ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; CLK1~input|i                                             ;
; 50.047 ; 50.047       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; CLK1~inputclkctrl|inclk[0]                               ;
; 50.047 ; 50.047       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; CLK1~inputclkctrl|outclk                                 ;
; 50.049 ; 50.049       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 50.051 ; 50.051       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; CLK1~input|o                                             ;
; 50.087 ; 50.087       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 50.087 ; 50.087       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1]           ;
; 50.087 ; 50.087       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2]           ;
; 50.087 ; 50.087       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 96.000 ; 100.000      ; 4.000          ; Port Rate        ; CLK1  ; Rise       ; CLK1                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; RST       ; CLK1       ; 20.026 ; 18.248 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RXF       ; CLK1       ; 3.142  ; 3.292  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RxD       ; CLK1       ; 6.757  ; 6.685  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; TXE       ; CLK1       ; 3.121  ; 3.232  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; SIG[*]    ; CLK1       ; 4.058  ; 4.127  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[0]   ; CLK1       ; 2.711  ; 2.777  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[1]   ; CLK1       ; 3.416  ; 3.549  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[2]   ; CLK1       ; 3.124  ; 3.227  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[3]   ; CLK1       ; 2.389  ; 2.525  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[4]   ; CLK1       ; 2.410  ; 2.550  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[5]   ; CLK1       ; 2.467  ; 2.594  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[6]   ; CLK1       ; 2.433  ; 2.570  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[7]   ; CLK1       ; 2.729  ; 2.811  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[8]   ; CLK1       ; 2.784  ; 2.850  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[9]   ; CLK1       ; 3.176  ; 3.272  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[10]  ; CLK1       ; 3.317  ; 3.457  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[11]  ; CLK1       ; 4.058  ; 4.127  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[12]  ; CLK1       ; 3.402  ; 3.390  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[13]  ; CLK1       ; 3.513  ; 3.586  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; RST       ; CLK1       ; 10.603 ; 10.573 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; TRIG_E    ; CLK1       ; 5.051  ; 4.866  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; RST       ; CLK1       ; -3.108 ; -3.280 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RXF       ; CLK1       ; -2.369 ; -2.525 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RxD       ; CLK1       ; -4.354 ; -4.338 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; TXE       ; CLK1       ; -2.349 ; -2.467 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; SIG[*]    ; CLK1       ; -1.657 ; -1.781 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[0]   ; CLK1       ; -1.965 ; -2.022 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[1]   ; CLK1       ; -2.658 ; -2.788 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[2]   ; CLK1       ; -2.361 ; -2.453 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[3]   ; CLK1       ; -1.657 ; -1.781 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[4]   ; CLK1       ; -1.677 ; -1.804 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[5]   ; CLK1       ; -1.731 ; -1.846 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[6]   ; CLK1       ; -1.699 ; -1.823 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[7]   ; CLK1       ; -1.983 ; -2.055 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[8]   ; CLK1       ; -2.035 ; -2.092 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[9]   ; CLK1       ; -2.412 ; -2.497 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[10]  ; CLK1       ; -2.563 ; -2.699 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[11]  ; CLK1       ; -3.258 ; -3.318 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[12]  ; CLK1       ; -2.627 ; -2.609 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[13]  ; CLK1       ; -2.733 ; -2.796 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; RST       ; CLK1       ; -4.048 ; -4.251 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; TRIG_E    ; CLK1       ; -4.189 ; -4.007 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; F1FREQ_FUD     ; F1SYNCLK   ; 10.946 ; 10.528 ; Rise       ; F1SYNCLK                                       ;
; F1FREQ_PS0     ; F1SYNCLK   ; 12.287 ; 11.306 ; Rise       ; F1SYNCLK                                       ;
; F1FREQ_PS1     ; F1SYNCLK   ; 12.276 ; 11.823 ; Rise       ; F1SYNCLK                                       ;
; F2FREQ_FUD     ; F2SYNCLK   ; 9.264  ; 9.066  ; Rise       ; F2SYNCLK                                       ;
; F2FREQ_PS0     ; F2SYNCLK   ; 9.349  ; 9.178  ; Rise       ; F2SYNCLK                                       ;
; F2FREQ_PS1     ; F2SYNCLK   ; 9.348  ; 9.147  ; Rise       ; F2SYNCLK                                       ;
; F3FREQ_FUD     ; F3SYNCLK   ; 9.330  ; 9.142  ; Rise       ; F3SYNCLK                                       ;
; F3FREQ_PS0     ; F3SYNCLK   ; 10.210 ; 10.006 ; Rise       ; F3SYNCLK                                       ;
; F3FREQ_PS1     ; F3SYNCLK   ; 8.575  ; 8.485  ; Rise       ; F3SYNCLK                                       ;
; INVRUN         ; CLK1       ; 7.966  ; 8.143  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; INVTRANSBUSY   ; CLK1       ; 11.344 ; 11.293 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RD             ; CLK1       ; 6.084  ; 6.251  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; TxD            ; CLK1       ; 8.096  ; 7.698  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; USBDATA[*]     ; CLK1       ; 6.584  ; 6.380  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0]    ; CLK1       ; 6.584  ; 6.380  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1]    ; CLK1       ; 6.375  ; 6.232  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2]    ; CLK1       ; 5.745  ; 5.574  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3]    ; CLK1       ; 5.709  ; 5.524  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4]    ; CLK1       ; 5.697  ; 5.515  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5]    ; CLK1       ; 5.730  ; 5.577  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6]    ; CLK1       ; 5.832  ; 5.650  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7]    ; CLK1       ; 5.861  ; 5.672  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; WR             ; CLK1       ; 6.538  ; 6.865  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; ADOCLK         ; CLK1       ; 4.217  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; ADOCLK         ; CLK1       ;        ; 4.065  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; AMCLK1         ; CLK1       ; 4.214  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK2         ; CLK1       ; 4.176  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK3         ; CLK1       ; 4.194  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS1[*]        ; CLK1       ; 10.571 ; 9.881  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[0]       ; CLK1       ; 10.101 ; 9.101  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[1]       ; CLK1       ; 7.198  ; 7.050  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[2]       ; CLK1       ; 9.260  ; 8.567  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[3]       ; CLK1       ; 8.638  ; 8.067  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[4]       ; CLK1       ; 7.391  ; 7.105  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[5]       ; CLK1       ; 7.282  ; 6.973  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[6]       ; CLK1       ; 10.571 ; 9.881  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[7]       ; CLK1       ; 8.398  ; 8.027  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[8]       ; CLK1       ; 10.155 ; 8.963  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[9]       ; CLK1       ; 8.127  ; 7.596  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS2[*]        ; CLK1       ; 10.333 ; 9.784  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[0]       ; CLK1       ; 7.687  ; 7.196  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[1]       ; CLK1       ; 7.906  ; 7.655  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[2]       ; CLK1       ; 7.524  ; 7.170  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[3]       ; CLK1       ; 10.333 ; 9.784  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[4]       ; CLK1       ; 8.774  ; 8.310  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[5]       ; CLK1       ; 7.962  ; 7.509  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[6]       ; CLK1       ; 9.003  ; 8.437  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[7]       ; CLK1       ; 7.331  ; 7.049  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[8]       ; CLK1       ; 9.550  ; 9.081  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[9]       ; CLK1       ; 10.263 ; 9.706  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS3[*]        ; CLK1       ; 6.438  ; 6.154  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[0]       ; CLK1       ; 5.753  ; 5.584  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[1]       ; CLK1       ; 5.737  ; 5.582  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[2]       ; CLK1       ; 5.947  ; 5.680  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[3]       ; CLK1       ; 5.947  ; 5.684  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[4]       ; CLK1       ; 5.877  ; 5.585  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[5]       ; CLK1       ; 6.353  ; 6.038  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[6]       ; CLK1       ; 6.135  ; 5.925  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[7]       ; CLK1       ; 5.992  ; 5.762  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[8]       ; CLK1       ; 6.438  ; 6.154  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[9]       ; CLK1       ; 6.111  ; 5.905  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1AMP[*]       ; CLK1       ; 11.313 ; 10.641 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[0]      ; CLK1       ; 9.080  ; 8.717  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[1]      ; CLK1       ; 8.719  ; 8.258  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[2]      ; CLK1       ; 11.313 ; 10.641 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[3]      ; CLK1       ; 9.001  ; 8.616  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[4]      ; CLK1       ; 10.120 ; 9.705  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[5]      ; CLK1       ; 9.813  ; 8.923  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[6]      ; CLK1       ; 8.578  ; 8.238  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[7]      ; CLK1       ; 9.063  ; 8.614  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[8]      ; CLK1       ; 8.918  ; 8.324  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[9]      ; CLK1       ; 9.280  ; 8.518  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_ADD[*]  ; CLK1       ; 11.829 ; 11.147 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[0] ; CLK1       ; 8.886  ; 8.525  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[1] ; CLK1       ; 11.829 ; 11.147 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[2] ; CLK1       ; 11.711 ; 10.925 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[3] ; CLK1       ; 8.229  ; 7.915  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[4] ; CLK1       ; 8.723  ; 8.209  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[5] ; CLK1       ; 8.055  ; 7.836  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_D[*]    ; CLK1       ; 9.652  ; 9.041  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[0]   ; CLK1       ; 8.964  ; 8.509  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[1]   ; CLK1       ; 9.527  ; 9.041  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[2]   ; CLK1       ; 9.050  ; 8.748  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[3]   ; CLK1       ; 8.609  ; 8.030  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[4]   ; CLK1       ; 9.271  ; 8.600  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[5]   ; CLK1       ; 8.980  ; 8.370  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[6]   ; CLK1       ; 9.652  ; 8.690  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[7]   ; CLK1       ; 7.965  ; 7.475  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_RST     ; CLK1       ; 8.612  ; 7.969  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_WR      ; CLK1       ; 13.999 ; 12.541 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1GATE         ; CLK1       ; 9.257  ; 8.366  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1TTL[*]       ; CLK1       ; 8.517  ; 8.300  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1TTL[0]      ; CLK1       ; 8.517  ; 8.300  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1TTL[1]      ; CLK1       ; 8.472  ; 8.054  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1UNBLANK_NEG  ; CLK1       ; 9.229  ; 9.737  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1UNBLANK_POS  ; CLK1       ; 9.727  ; 9.219  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2AMP[*]       ; CLK1       ; 9.510  ; 8.897  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[0]      ; CLK1       ; 8.763  ; 8.329  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[1]      ; CLK1       ; 8.293  ; 7.619  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[2]      ; CLK1       ; 7.214  ; 6.860  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[3]      ; CLK1       ; 8.780  ; 8.095  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[4]      ; CLK1       ; 8.401  ; 8.174  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[5]      ; CLK1       ; 8.779  ; 8.105  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[6]      ; CLK1       ; 9.510  ; 8.897  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[7]      ; CLK1       ; 8.960  ; 8.513  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[8]      ; CLK1       ; 7.001  ; 6.778  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[9]      ; CLK1       ; 7.699  ; 7.244  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_ADD[*]  ; CLK1       ; 9.598  ; 8.668  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[0] ; CLK1       ; 9.598  ; 8.668  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[1] ; CLK1       ; 9.069  ; 8.370  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[2] ; CLK1       ; 7.744  ; 7.446  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[3] ; CLK1       ; 7.865  ; 7.470  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[4] ; CLK1       ; 7.252  ; 6.966  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[5] ; CLK1       ; 7.595  ; 7.274  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_D[*]    ; CLK1       ; 8.798  ; 8.154  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[0]   ; CLK1       ; 8.798  ; 8.154  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[1]   ; CLK1       ; 7.380  ; 7.080  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[2]   ; CLK1       ; 7.362  ; 7.099  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[3]   ; CLK1       ; 6.707  ; 6.542  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[4]   ; CLK1       ; 8.358  ; 7.883  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[5]   ; CLK1       ; 7.386  ; 7.133  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[6]   ; CLK1       ; 7.713  ; 7.438  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[7]   ; CLK1       ; 6.929  ; 6.651  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_RST     ; CLK1       ; 6.581  ; 6.347  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_WR      ; CLK1       ; 11.686 ; 11.078 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2GATE         ; CLK1       ; 8.348  ; 8.089  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2TTL[*]       ; CLK1       ; 9.635  ; 8.914  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2TTL[0]      ; CLK1       ; 9.635  ; 8.914  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2TTL[1]      ; CLK1       ; 7.777  ; 7.479  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2UNBLANK_NEG  ; CLK1       ; 9.059  ; 9.784  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2UNBLANK_POS  ; CLK1       ; 9.669  ; 8.947  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3AMP[*]       ; CLK1       ; 9.630  ; 9.236  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[0]      ; CLK1       ; 6.761  ; 6.428  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[1]      ; CLK1       ; 7.189  ; 6.848  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[2]      ; CLK1       ; 7.378  ; 7.134  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[3]      ; CLK1       ; 7.047  ; 6.675  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[4]      ; CLK1       ; 6.686  ; 6.456  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[5]      ; CLK1       ; 7.611  ; 7.308  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[6]      ; CLK1       ; 7.550  ; 7.187  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[7]      ; CLK1       ; 8.694  ; 8.451  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[8]      ; CLK1       ; 9.220  ; 8.848  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[9]      ; CLK1       ; 9.630  ; 9.236  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_ADD[*]  ; CLK1       ; 8.092  ; 7.740  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[0] ; CLK1       ; 6.918  ; 6.641  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[1] ; CLK1       ; 6.922  ; 6.593  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[2] ; CLK1       ; 6.650  ; 6.423  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[3] ; CLK1       ; 7.091  ; 6.809  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[4] ; CLK1       ; 6.878  ; 6.638  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[5] ; CLK1       ; 8.092  ; 7.740  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_D[*]    ; CLK1       ; 8.593  ; 8.294  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[0]   ; CLK1       ; 8.593  ; 8.294  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[1]   ; CLK1       ; 7.876  ; 7.420  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[2]   ; CLK1       ; 8.299  ; 7.860  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[3]   ; CLK1       ; 8.047  ; 7.830  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[4]   ; CLK1       ; 7.009  ; 6.788  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[5]   ; CLK1       ; 6.796  ; 6.527  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[6]   ; CLK1       ; 7.299  ; 6.990  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[7]   ; CLK1       ; 6.182  ; 5.967  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_RST     ; CLK1       ; 5.864  ; 5.683  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_WR      ; CLK1       ; 8.114  ; 7.622  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3GATE         ; CLK1       ; 8.245  ; 7.920  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3TTL[*]       ; CLK1       ; 10.240 ; 9.736  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3TTL[0]      ; CLK1       ; 10.240 ; 9.736  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3TTL[1]      ; CLK1       ; 9.694  ; 9.499  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3UNBLANK_NEG  ; CLK1       ; 11.537 ; 12.725 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3UNBLANK_POS  ; CLK1       ; 12.054 ; 11.038 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZ[*]          ; CLK1       ; 8.397  ; 8.025  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[0]         ; CLK1       ; 7.224  ; 6.841  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[1]         ; CLK1       ; 7.365  ; 7.083  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[2]         ; CLK1       ; 7.285  ; 6.966  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[3]         ; CLK1       ; 8.039  ; 7.609  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[4]         ; CLK1       ; 8.397  ; 8.025  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[5]         ; CLK1       ; 6.249  ; 6.080  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[6]         ; CLK1       ; 7.634  ; 7.202  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[7]         ; CLK1       ; 6.944  ; 6.681  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[8]         ; CLK1       ; 7.292  ; 7.028  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[9]         ; CLK1       ; 7.085  ; 6.864  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZCLK          ; CLK1       ; 4.180  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK1a         ; CLK1       ; 4.222  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK2a         ; CLK1       ; 4.205  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK3a         ; CLK1       ; 4.227  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK1         ; CLK1       ;        ; 4.061  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK2         ; CLK1       ;        ; 4.023  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK3         ; CLK1       ;        ; 4.041  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZCLK          ; CLK1       ;        ; 4.104  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK1a         ; CLK1       ;        ; 4.069  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK2a         ; CLK1       ;        ; 4.050  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK3a         ; CLK1       ;        ; 4.073  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; F1FREQ_FUD     ; F1SYNCLK   ; 10.627 ; 10.224 ; Rise       ; F1SYNCLK                                       ;
; F1FREQ_PS0     ; F1SYNCLK   ; 11.913 ; 10.972 ; Rise       ; F1SYNCLK                                       ;
; F1FREQ_PS1     ; F1SYNCLK   ; 11.903 ; 11.468 ; Rise       ; F1SYNCLK                                       ;
; F2FREQ_FUD     ; F2SYNCLK   ; 9.008  ; 8.817  ; Rise       ; F2SYNCLK                                       ;
; F2FREQ_PS0     ; F2SYNCLK   ; 9.091  ; 8.926  ; Rise       ; F2SYNCLK                                       ;
; F2FREQ_PS1     ; F2SYNCLK   ; 9.090  ; 8.895  ; Rise       ; F2SYNCLK                                       ;
; F3FREQ_FUD     ; F3SYNCLK   ; 9.074  ; 8.894  ; Rise       ; F3SYNCLK                                       ;
; F3FREQ_PS0     ; F3SYNCLK   ; 9.919  ; 9.723  ; Rise       ; F3SYNCLK                                       ;
; F3FREQ_PS1     ; F3SYNCLK   ; 8.350  ; 8.263  ; Rise       ; F3SYNCLK                                       ;
; INVRUN         ; CLK1       ; 7.421  ; 7.592  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; INVTRANSBUSY   ; CLK1       ; 9.573  ; 9.341  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RD             ; CLK1       ; 5.614  ; 5.776  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; TxD            ; CLK1       ; 7.548  ; 7.164  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; USBDATA[*]     ; CLK1       ; 5.245  ; 5.068  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0]    ; CLK1       ; 6.096  ; 5.899  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1]    ; CLK1       ; 5.896  ; 5.758  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2]    ; CLK1       ; 5.291  ; 5.125  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3]    ; CLK1       ; 5.256  ; 5.077  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4]    ; CLK1       ; 5.245  ; 5.068  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5]    ; CLK1       ; 5.277  ; 5.128  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6]    ; CLK1       ; 5.374  ; 5.198  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7]    ; CLK1       ; 5.403  ; 5.220  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; WR             ; CLK1       ; 6.051  ; 6.366  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; ADOCLK         ; CLK1       ; 3.835  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; ADOCLK         ; CLK1       ;        ; 3.687  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; AMCLK1         ; CLK1       ; 3.832  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK2         ; CLK1       ; 3.793  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK3         ; CLK1       ; 3.812  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS1[*]        ; CLK1       ; 6.689  ; 6.473  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[0]       ; CLK1       ; 9.476  ; 8.515  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[1]       ; CLK1       ; 6.689  ; 6.546  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[2]       ; CLK1       ; 8.668  ; 8.002  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[3]       ; CLK1       ; 8.072  ; 7.522  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[4]       ; CLK1       ; 6.874  ; 6.599  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[5]       ; CLK1       ; 6.769  ; 6.473  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[6]       ; CLK1       ; 9.926  ; 9.263  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[7]       ; CLK1       ; 7.840  ; 7.483  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[8]       ; CLK1       ; 9.528  ; 8.383  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[9]       ; CLK1       ; 7.581  ; 7.070  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS2[*]        ; CLK1       ; 6.814  ; 6.542  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[0]       ; CLK1       ; 7.154  ; 6.681  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[1]       ; CLK1       ; 7.366  ; 7.124  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[2]       ; CLK1       ; 6.999  ; 6.658  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[3]       ; CLK1       ; 9.695  ; 9.167  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[4]       ; CLK1       ; 8.198  ; 7.751  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[5]       ; CLK1       ; 7.419  ; 6.983  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[6]       ; CLK1       ; 8.420  ; 7.875  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[7]       ; CLK1       ; 6.814  ; 6.542  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[8]       ; CLK1       ; 8.944  ; 8.493  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[9]       ; CLK1       ; 9.627  ; 9.092  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS3[*]        ; CLK1       ; 5.284  ; 5.134  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[0]       ; CLK1       ; 5.298  ; 5.135  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[1]       ; CLK1       ; 5.284  ; 5.134  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[2]       ; CLK1       ; 5.485  ; 5.228  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[3]       ; CLK1       ; 5.485  ; 5.231  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[4]       ; CLK1       ; 5.418  ; 5.136  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[5]       ; CLK1       ; 5.875  ; 5.571  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[6]       ; CLK1       ; 5.665  ; 5.462  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[7]       ; CLK1       ; 5.528  ; 5.306  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[8]       ; CLK1       ; 5.956  ; 5.682  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[9]       ; CLK1       ; 5.642  ; 5.443  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1AMP[*]       ; CLK1       ; 8.010  ; 7.682  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[0]      ; CLK1       ; 8.493  ; 8.143  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[1]      ; CLK1       ; 8.146  ; 7.702  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[2]      ; CLK1       ; 10.636 ; 9.990  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[3]      ; CLK1       ; 8.416  ; 8.046  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[4]      ; CLK1       ; 9.490  ; 9.090  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[5]      ; CLK1       ; 9.195  ; 8.340  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[6]      ; CLK1       ; 8.010  ; 7.682  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[7]      ; CLK1       ; 8.475  ; 8.043  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[8]      ; CLK1       ; 8.336  ; 7.765  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[9]      ; CLK1       ; 8.684  ; 7.951  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_ADD[*]  ; CLK1       ; 7.509  ; 7.297  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[0] ; CLK1       ; 8.307  ; 7.959  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[1] ; CLK1       ; 11.132 ; 10.476 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[2] ; CLK1       ; 11.018 ; 10.263 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[3] ; CLK1       ; 7.676  ; 7.373  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[4] ; CLK1       ; 8.149  ; 7.655  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[5] ; CLK1       ; 7.509  ; 7.297  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_D[*]    ; CLK1       ; 7.425  ; 6.953  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[0]   ; CLK1       ; 8.381  ; 7.943  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[1]   ; CLK1       ; 8.922  ; 8.454  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[2]   ; CLK1       ; 8.464  ; 8.172  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[3]   ; CLK1       ; 8.040  ; 7.483  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[4]   ; CLK1       ; 8.674  ; 8.030  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[5]   ; CLK1       ; 8.395  ; 7.809  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[6]   ; CLK1       ; 9.044  ; 8.120  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[7]   ; CLK1       ; 7.425  ; 6.953  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_RST     ; CLK1       ; 8.045  ; 7.428  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_WR      ; CLK1       ; 13.216 ; 11.815 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1GATE         ; CLK1       ; 8.664  ; 7.809  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1TTL[*]       ; CLK1       ; 7.911  ; 7.510  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1TTL[0]      ; CLK1       ; 7.954  ; 7.745  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1TTL[1]      ; CLK1       ; 7.911  ; 7.510  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1UNBLANK_NEG  ; CLK1       ; 8.638  ; 9.126  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1UNBLANK_POS  ; CLK1       ; 9.116  ; 8.628  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2AMP[*]       ; CLK1       ; 6.496  ; 6.281  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[0]      ; CLK1       ; 8.187  ; 7.769  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[1]      ; CLK1       ; 7.736  ; 7.088  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[2]      ; CLK1       ; 6.701  ; 6.359  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[3]      ; CLK1       ; 8.203  ; 7.544  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[4]      ; CLK1       ; 7.840  ; 7.620  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[5]      ; CLK1       ; 8.202  ; 7.554  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[6]      ; CLK1       ; 8.904  ; 8.314  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[7]      ; CLK1       ; 8.376  ; 7.946  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[8]      ; CLK1       ; 6.496  ; 6.281  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[9]      ; CLK1       ; 7.167  ; 6.728  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_ADD[*]  ; CLK1       ; 6.737  ; 6.462  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[0] ; CLK1       ; 8.991  ; 8.098  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[1] ; CLK1       ; 8.482  ; 7.809  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[2] ; CLK1       ; 7.209  ; 6.923  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[3] ; CLK1       ; 7.326  ; 6.945  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[4] ; CLK1       ; 6.737  ; 6.462  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[5] ; CLK1       ; 7.067  ; 6.757  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_D[*]    ; CLK1       ; 6.214  ; 6.054  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[0]   ; CLK1       ; 8.221  ; 7.601  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[1]   ; CLK1       ; 6.861  ; 6.571  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[2]   ; CLK1       ; 6.843  ; 6.589  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[3]   ; CLK1       ; 6.214  ; 6.054  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[4]   ; CLK1       ; 7.799  ; 7.342  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[5]   ; CLK1       ; 6.865  ; 6.622  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[6]   ; CLK1       ; 7.181  ; 6.915  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[7]   ; CLK1       ; 6.430  ; 6.161  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_RST     ; CLK1       ; 6.096  ; 5.871  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_WR      ; CLK1       ; 10.996 ; 10.412 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2GATE         ; CLK1       ; 7.787  ; 7.538  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2TTL[*]       ; CLK1       ; 7.245  ; 6.958  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2TTL[0]      ; CLK1       ; 9.028  ; 8.336  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2TTL[1]      ; CLK1       ; 7.245  ; 6.958  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2UNBLANK_NEG  ; CLK1       ; 8.475  ; 9.172  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2UNBLANK_POS  ; CLK1       ; 9.060  ; 8.367  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3AMP[*]       ; CLK1       ; 6.194  ; 5.945  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[0]      ; CLK1       ; 6.266  ; 5.945  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[1]      ; CLK1       ; 6.677  ; 6.348  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[2]      ; CLK1       ; 6.857  ; 6.622  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[3]      ; CLK1       ; 6.539  ; 6.181  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[4]      ; CLK1       ; 6.194  ; 5.972  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[5]      ; CLK1       ; 7.081  ; 6.789  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[6]      ; CLK1       ; 7.023  ; 6.673  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[7]      ; CLK1       ; 8.179  ; 7.948  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[8]      ; CLK1       ; 8.683  ; 8.328  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[9]      ; CLK1       ; 9.077  ; 8.701  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_ADD[*]  ; CLK1       ; 6.163  ; 5.944  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[0] ; CLK1       ; 6.419  ; 6.153  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[1] ; CLK1       ; 6.422  ; 6.107  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[2] ; CLK1       ; 6.163  ; 5.944  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[3] ; CLK1       ; 6.586  ; 6.315  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[4] ; CLK1       ; 6.381  ; 6.151  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[5] ; CLK1       ; 7.544  ; 7.205  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_D[*]    ; CLK1       ; 5.712  ; 5.505  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[0]   ; CLK1       ; 8.024  ; 7.735  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[1]   ; CLK1       ; 7.335  ; 6.897  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[2]   ; CLK1       ; 7.741  ; 7.319  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[3]   ; CLK1       ; 7.503  ; 7.293  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[4]   ; CLK1       ; 6.506  ; 6.294  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[5]   ; CLK1       ; 6.301  ; 6.042  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[6]   ; CLK1       ; 6.784  ; 6.487  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[7]   ; CLK1       ; 5.712  ; 5.505  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_RST     ; CLK1       ; 5.408  ; 5.233  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_WR      ; CLK1       ; 7.568  ; 7.095  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3GATE         ; CLK1       ; 7.692  ; 7.380  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3TTL[*]       ; CLK1       ; 9.137  ; 8.953  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3TTL[0]      ; CLK1       ; 9.607  ; 9.124  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3TTL[1]      ; CLK1       ; 9.137  ; 8.953  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3UNBLANK_NEG  ; CLK1       ; 10.852 ; 11.993 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3UNBLANK_POS  ; CLK1       ; 11.350 ; 10.375 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZ[*]          ; CLK1       ; 5.776  ; 5.614  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[0]         ; CLK1       ; 6.708  ; 6.340  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[1]         ; CLK1       ; 6.848  ; 6.577  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[2]         ; CLK1       ; 6.772  ; 6.465  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[3]         ; CLK1       ; 7.495  ; 7.082  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[4]         ; CLK1       ; 7.838  ; 7.481  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[5]         ; CLK1       ; 5.776  ; 5.614  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[6]         ; CLK1       ; 7.106  ; 6.691  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[7]         ; CLK1       ; 6.444  ; 6.191  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[8]         ; CLK1       ; 6.778  ; 6.525  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[9]         ; CLK1       ; 6.580  ; 6.368  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZCLK          ; CLK1       ; 3.800  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK1a         ; CLK1       ; 3.839  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK2a         ; CLK1       ; 3.823  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK3a         ; CLK1       ; 3.845  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK1         ; CLK1       ;        ; 3.683  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK2         ; CLK1       ;        ; 3.645  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK3         ; CLK1       ;        ; 3.663  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZCLK          ; CLK1       ;        ; 3.727  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK1a         ; CLK1       ;        ; 3.690  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK2a         ; CLK1       ;        ; 3.672  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK3a         ; CLK1       ;        ; 3.696  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                    ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; USBDATA[*]  ; CLK1       ; 5.308 ; 5.308 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0] ; CLK1       ; 5.983 ; 5.983 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1] ; CLK1       ; 6.269 ; 6.269 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2] ; CLK1       ; 5.308 ; 5.308 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3] ; CLK1       ; 5.318 ; 5.318 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4] ; CLK1       ; 5.308 ; 5.308 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5] ; CLK1       ; 5.318 ; 5.318 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6] ; CLK1       ; 6.277 ; 6.277 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7] ; CLK1       ; 6.287 ; 6.287 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                            ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; USBDATA[*]  ; CLK1       ; 4.644 ; 4.637 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0] ; CLK1       ; 5.292 ; 5.285 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1] ; CLK1       ; 5.567 ; 5.560 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2] ; CLK1       ; 4.644 ; 4.637 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3] ; CLK1       ; 4.654 ; 4.647 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4] ; CLK1       ; 4.644 ; 4.637 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5] ; CLK1       ; 4.654 ; 4.647 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6] ; CLK1       ; 5.574 ; 5.567 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7] ; CLK1       ; 5.584 ; 5.577 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                           ;
+-------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-----------+-----------+------------+------------------------------------------------+
; USBDATA[*]  ; CLK1       ; 5.128     ; 5.261     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0] ; CLK1       ; 5.697     ; 5.830     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1] ; CLK1       ; 5.901     ; 6.034     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2] ; CLK1       ; 5.128     ; 5.261     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3] ; CLK1       ; 5.138     ; 5.271     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4] ; CLK1       ; 5.128     ; 5.261     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5] ; CLK1       ; 5.138     ; 5.271     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6] ; CLK1       ; 5.868     ; 6.001     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7] ; CLK1       ; 5.878     ; 6.011     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-----------+-----------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                   ;
+-------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-----------+-----------+------------+------------------------------------------------+
; USBDATA[*]  ; CLK1       ; 4.592     ; 4.592     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0] ; CLK1       ; 5.138     ; 5.138     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1] ; CLK1       ; 5.334     ; 5.334     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2] ; CLK1       ; 4.592     ; 4.592     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3] ; CLK1       ; 4.602     ; 4.602     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4] ; CLK1       ; 4.592     ; 4.592     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5] ; CLK1       ; 4.602     ; 4.602     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6] ; CLK1       ; 5.302     ; 5.302     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7] ; CLK1       ; 5.312     ; 5.312     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-----------+-----------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; F1SYNCLK                                       ; -0.171 ; -0.232        ;
; F3SYNCLK                                       ; -0.140 ; -0.336        ;
; F2SYNCLK                                       ; -0.055 ; -0.163        ;
; U1|altpll_component|auto_generated|pll1|clk[2] ; 2.247  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 2.884  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[1] ; 4.459  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; F1SYNCLK                                       ; -0.563 ; -1.528        ;
; F2SYNCLK                                       ; -0.551 ; -1.631        ;
; F3SYNCLK                                       ; -0.523 ; -1.466        ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.146  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.171  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.183  ; 0.000         ;
+------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; F2SYNCLK                                       ; -3.000 ; -6.445        ;
; F3SYNCLK                                       ; -3.000 ; -6.402        ;
; F1SYNCLK                                       ; -3.000 ; -6.307        ;
; U1|altpll_component|auto_generated|pll1|clk[2] ; 2.872  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.032  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 24.749 ; 0.000         ;
; CLK1                                           ; 49.600 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'F1SYNCLK'                                                                                                                            ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; -0.171 ; pulseProgrammer:U5|lineLatch:U4|Q[47] ; F1PS0Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK    ; 0.250        ; 1.093      ; 1.401      ;
; -0.061 ; pulseProgrammer:U5|lineLatch:U4|Q[46] ; F1PS1Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK    ; 0.250        ; 1.088      ; 1.286      ;
; 0.027  ; pulseProgrammer:U5|lineLatch:U4|Q[45] ; F1FUDReg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK    ; 0.250        ; 1.088      ; 1.198      ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'F3SYNCLK'                                                                                                                            ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; -0.140 ; pulseProgrammer:U7|lineLatch:U4|Q[47] ; F3PS0Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK    ; 0.250        ; 1.356      ; 1.633      ;
; -0.127 ; pulseProgrammer:U7|lineLatch:U4|Q[45] ; F3FUDReg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK    ; 0.250        ; 1.348      ; 1.612      ;
; -0.069 ; pulseProgrammer:U7|lineLatch:U4|Q[46] ; F3PS1Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK    ; 0.250        ; 1.349      ; 1.555      ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'F2SYNCLK'                                                                                                                            ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; -0.055 ; pulseProgrammer:U6|lineLatch:U4|Q[45] ; F2FUDReg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK    ; 0.250        ; 1.347      ; 1.539      ;
; -0.054 ; pulseProgrammer:U6|lineLatch:U4|Q[47] ; F2PS0Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK    ; 0.250        ; 1.342      ; 1.533      ;
; -0.054 ; pulseProgrammer:U6|lineLatch:U4|Q[46] ; F2PS1Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK    ; 0.250        ; 1.342      ; 1.533      ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.247 ; pulseProgrammer:U6|runAddressReg[1]                                                                             ; pulseProgrammer:U6|runAddressReg[9]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.229     ; 3.761      ;
; 2.276 ; receiver:U11|signalAccumulator:U2|QsigCReg[5]_OTERM49                                                           ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a31~porta_datain_reg0 ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.055     ; 3.928      ;
; 2.280 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[3]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.226     ; 3.731      ;
; 2.282 ; pulseProgrammer:U6|runAddressReg[1]                                                                             ; pulseProgrammer:U6|runAddressReg[8]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.049     ; 3.906      ;
; 2.296 ; receiver:U11|signalAccumulator:U2|QsigCReg[5]_OTERM49                                                           ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a42~porta_datain_reg0 ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.063     ; 3.900      ;
; 2.314 ; pulseProgrammer:U6|runAddressReg[1]                                                                             ; pulseProgrammer:U6|runAddressReg[5]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.224     ; 3.699      ;
; 2.358 ; pulseProgrammer:U7|runAddressReg[1]                                                                             ; pulseProgrammer:U7|runAddressReg[6]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.048     ; 3.831      ;
; 2.360 ; pulseProgrammer:U5|dummyCountReg[9]                                                                             ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.267     ; 3.610      ;
; 2.362 ; pulseProgrammer:U7|runAddressReg[0]                                                                             ; pulseProgrammer:U7|runAddressReg[6]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; 0.137      ; 4.012      ;
; 2.368 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U6|runAddressReg[3]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.223     ; 3.646      ;
; 2.372 ; pulseProgrammer:U5|runAddressReg[1]                                                                             ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.220     ; 3.645      ;
; 2.378 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[5]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.221     ; 3.638      ;
; 2.379 ; pulseProgrammer:U5|dummyCountReg[16]                                                                            ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.062     ; 3.796      ;
; 2.380 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[9]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.220     ; 3.637      ;
; 2.381 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[5]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.041     ; 3.815      ;
; 2.386 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[30]                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.221     ; 3.630      ;
; 2.386 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[33]                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.221     ; 3.630      ;
; 2.390 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[29]                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.221     ; 3.626      ;
; 2.392 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[21]                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.221     ; 3.624      ;
; 2.392 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[39]                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.221     ; 3.624      ;
; 2.393 ; pulseProgrammer:U7|runAddressReg[3]                                                                             ; pulseProgrammer:U7|runAddressReg[6]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.041     ; 3.803      ;
; 2.394 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[24]                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.221     ; 3.622      ;
; 2.394 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[32]                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.221     ; 3.622      ;
; 2.397 ; pulseProgrammer:U5|dummyCountReg[7]                                                                             ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.264     ; 3.576      ;
; 2.401 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[0]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.226     ; 3.610      ;
; 2.403 ; pulseProgrammer:U5|dummyCountReg[21]                                                                            ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.264     ; 3.570      ;
; 2.405 ; pulseProgrammer:U5|dummyCountReg[6]                                                                             ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.264     ; 3.568      ;
; 2.408 ; pulseProgrammer:U5|dummyCountReg[15]                                                                            ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.264     ; 3.565      ;
; 2.409 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[9]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.026     ; 3.802      ;
; 2.411 ; pulseProgrammer:U7|runAddressReg[7]                                                                             ; pulseProgrammer:U7|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.054     ; 3.772      ;
; 2.415 ; pulseProgrammer:U5|dummyCountReg[17]                                                                            ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.264     ; 3.558      ;
; 2.417 ; pulseProgrammer:U7|runAddressReg[7]                                                                             ; pulseProgrammer:U7|runAddressReg[8]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.049     ; 3.771      ;
; 2.421 ; pulseProgrammer:U5|runAddressReg[0]                                                                             ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.218     ; 3.598      ;
; 2.421 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.046     ; 3.770      ;
; 2.422 ; pulseProgrammer:U6|runAddressReg[4]                                                                             ; pulseProgrammer:U6|runAddressReg[9]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.225     ; 3.590      ;
; 2.423 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.214     ; 3.600      ;
; 2.425 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[3]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.220     ; 3.592      ;
; 2.428 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.220     ; 3.589      ;
; 2.434 ; pulseProgrammer:U5|dummyCountReg[31]                                                                            ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.061     ; 3.742      ;
; 2.436 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[5]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.215     ; 3.586      ;
; 2.439 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[6]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.045     ; 3.753      ;
; 2.440 ; pulseProgrammer:U7|runAddressReg[5]                                                                             ; pulseProgrammer:U7|runAddressReg[6]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.042     ; 3.755      ;
; 2.440 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.232     ; 3.565      ;
; 2.441 ; pulseProgrammer:U5|dummyCountReg[28]                                                                            ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.061     ; 3.735      ;
; 2.443 ; pulseProgrammer:U5|dummyCountReg[11]                                                                            ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.267     ; 3.527      ;
; 2.443 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[9]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.226     ; 3.568      ;
; 2.445 ; pulseProgrammer:U7|runAddressReg[2]                                                                             ; pulseProgrammer:U7|runAddressReg[6]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.052     ; 3.740      ;
; 2.448 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.052     ; 3.737      ;
; 2.449 ; pulseProgrammer:U7|runAddressReg[1]                                                                             ; pulseProgrammer:U7|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.052     ; 3.736      ;
; 2.450 ; pulseProgrammer:U5|dummyCountReg[0]                                                                             ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.062     ; 3.725      ;
; 2.452 ; pulseProgrammer:U5|dummyCountReg[1]                                                                             ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.062     ; 3.723      ;
; 2.452 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[5]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.047     ; 3.738      ;
; 2.453 ; pulseProgrammer:U7|runAddressReg[0]                                                                             ; pulseProgrammer:U7|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; 0.133      ; 3.917      ;
; 2.455 ; pulseProgrammer:U7|runAddressReg[1]                                                                             ; pulseProgrammer:U7|runAddressReg[8]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.047     ; 3.735      ;
; 2.456 ; pulseProgrammer:U5|dummyCountReg[18]                                                                            ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.062     ; 3.719      ;
; 2.457 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[4]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.048     ; 3.732      ;
; 2.457 ; pulseProgrammer:U6|runAddressReg[4]                                                                             ; pulseProgrammer:U6|runAddressReg[8]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.045     ; 3.735      ;
; 2.458 ; pulseProgrammer:U7|dummyCountReg[12]                                                                            ; pulseProgrammer:U7|runAddressReg[6]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; 0.154      ; 3.933      ;
; 2.459 ; pulseProgrammer:U7|runAddressReg[0]                                                                             ; pulseProgrammer:U7|runAddressReg[8]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; 0.138      ; 3.916      ;
; 2.460 ; receiver:U11|signalAccumulator:U2|QsigCReg[5]_OTERM49                                                           ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a57~porta_datain_reg0 ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.067     ; 3.732      ;
; 2.463 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U6|runAddressReg[9]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.223     ; 3.551      ;
; 2.464 ; pulseProgrammer:U7|dummyCountReg[14]                                                                            ; pulseProgrammer:U7|runAddressReg[6]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; 0.154      ; 3.927      ;
; 2.465 ; pulseProgrammer:U5|runAddressReg[7]                                                                             ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.216     ; 3.556      ;
; 2.465 ; pulseProgrammer:U7|dummyCountReg[4]                                                                             ; pulseProgrammer:U7|runAddressReg[6]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; 0.152      ; 3.924      ;
; 2.466 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U6|runAddressReg[5]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.218     ; 3.553      ;
; 2.469 ; pulseProgrammer:U5|runAddressReg[1]                                                                             ; pulseProgrammer:U5|runAddressReg[9]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.032     ; 3.736      ;
; 2.471 ; pulseProgrammer:U7|dummyCountReg[5]                                                                             ; pulseProgrammer:U7|runAddressReg[6]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; 0.152      ; 3.918      ;
; 2.473 ; pulseProgrammer:U5|runAddressReg[2]                                                                             ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.218     ; 3.546      ;
; 2.475 ; pulseProgrammer:U6|runAddressReg[1]                                                                             ; pulseProgrammer:U6|runAddressReg[7]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.052     ; 3.710      ;
; 2.475 ; pulseProgrammer:U5|dummyCountReg[9]                                                                             ; pulseProgrammer:U5|runAddressReg[8]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.071     ; 3.691      ;
; 2.477 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[0]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.050     ; 3.710      ;
; 2.477 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[0]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.049     ; 3.711      ;
; 2.478 ; pulseProgrammer:U6|dummyCountReg[5]                                                                             ; pulseProgrammer:U6|runAddressReg[5]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.036     ; 3.723      ;
; 2.480 ; pulseProgrammer:U5|dummyCountReg[5]                                                                             ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.264     ; 3.493      ;
; 2.483 ; pulseProgrammer:U7|runAddressReg[7]                                                                             ; pulseProgrammer:U7|runAddressReg[9]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.041     ; 3.713      ;
; 2.483 ; pulseProgrammer:U6|dummyCountReg[6]                                                                             ; pulseProgrammer:U6|runAddressReg[5]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.036     ; 3.718      ;
; 2.484 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg ; pulseProgrammer:U7|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.054     ; 3.699      ;
; 2.484 ; pulseProgrammer:U7|runAddressReg[3]                                                                             ; pulseProgrammer:U7|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.045     ; 3.708      ;
; 2.485 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[4]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.042     ; 3.710      ;
; 2.486 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[6]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.045     ; 3.706      ;
; 2.486 ; pulseProgrammer:U6|runAddressReg[0]                                                                             ; pulseProgrammer:U6|runAddressReg[9]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.223     ; 3.528      ;
; 2.486 ; pulseProgrammer:U7|dummyCountReg[12]                                                                            ; pulseProgrammer:U7|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; 0.150      ; 3.901      ;
; 2.489 ; pulseProgrammer:U6|runAddressReg[4]                                                                             ; pulseProgrammer:U6|runAddressReg[5]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.220     ; 3.528      ;
; 2.489 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[7]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.049     ; 3.699      ;
; 2.490 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[9]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.032     ; 3.715      ;
; 2.490 ; pulseProgrammer:U7|runAddressReg[3]                                                                             ; pulseProgrammer:U7|runAddressReg[8]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.040     ; 3.707      ;
; 2.491 ; pulseProgrammer:U5|dummyCountReg[14]                                                                            ; pulseProgrammer:U5|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.264     ; 3.482      ;
; 2.492 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[2]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.049     ; 3.696      ;
; 2.492 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[30]                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.227     ; 3.518      ;
; 2.492 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[33]                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.227     ; 3.518      ;
; 2.492 ; pulseProgrammer:U7|dummyCountReg[14]                                                                            ; pulseProgrammer:U7|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; 0.150      ; 3.895      ;
; 2.493 ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg  ; pulseProgrammer:U5|runAddressReg[8]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.018     ; 3.726      ;
; 2.493 ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U7|runAddressReg[9]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.033     ; 3.711      ;
; 2.493 ; pulseProgrammer:U7|dummyCountReg[4]                                                                             ; pulseProgrammer:U7|runAddressReg[10]                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; 0.148      ; 3.892      ;
; 2.494 ; pulseProgrammer:U5|dummyCountReg[16]                                                                            ; pulseProgrammer:U5|runAddressReg[8]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; 0.134      ; 3.877      ;
; 2.496 ; pulseProgrammer:U6|runAddressReg[6]                                                                             ; pulseProgrammer:U6|runAddressReg[9]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.222     ; 3.519      ;
; 2.496 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[29]                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.227     ; 3.514      ;
; 2.497 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a73~porta_we_reg  ; pulseProgrammer:U6|runAddressReg[9]                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.227     ; 3.513      ;
; 2.498 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[21]                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.227     ; 3.512      ;
; 2.498 ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg  ; pulseProgrammer:U6|lp2CountReg[39]                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 6.250        ; -0.227     ; 3.512      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.884 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a39~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.091     ; 3.262      ;
; 2.934 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a37~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.086     ; 3.217      ;
; 2.952 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a34~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.120     ; 3.165      ;
; 2.962 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a52~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.101     ; 3.174      ;
; 2.970 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a24~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.094     ; 3.173      ;
; 2.994 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a9~porta_we_reg  ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.112     ; 3.131      ;
; 3.000 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a55~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.041     ; 3.196      ;
; 3.002 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a48~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.052     ; 3.183      ;
; 3.017 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a19~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.119     ; 3.101      ;
; 3.022 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a23~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.041     ; 3.174      ;
; 3.024 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a32~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.090     ; 3.123      ;
; 3.032 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a2~porta_we_reg  ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.110     ; 3.095      ;
; 3.032 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a17~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.053     ; 3.152      ;
; 3.033 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a15~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.048     ; 3.156      ;
; 3.035 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a40~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.063     ; 3.139      ;
; 3.036 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a35~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.086     ; 3.115      ;
; 3.040 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a20~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.107     ; 3.090      ;
; 3.046 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a10~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.129     ; 3.062      ;
; 3.047 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a3~porta_we_reg  ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.109     ; 3.081      ;
; 3.050 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a61~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.052     ; 3.135      ;
; 3.055 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a3~porta_we_reg  ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.103     ; 3.079      ;
; 3.056 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a44~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.084     ; 3.097      ;
; 3.061 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a58~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.124     ; 3.052      ;
; 3.064 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a48~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.088     ; 3.085      ;
; 3.066 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a5~porta_we_reg  ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.075     ; 3.096      ;
; 3.067 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a31~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.074     ; 3.096      ;
; 3.069 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a8~porta_we_reg  ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.072     ; 3.096      ;
; 3.071 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a41~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.099     ; 3.067      ;
; 3.077 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a9~porta_we_reg  ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.106     ; 3.054      ;
; 3.079 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a45~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.081     ; 3.077      ;
; 3.094 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a44~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.103     ; 3.040      ;
; 3.094 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a13~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.083     ; 3.060      ;
; 3.095 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a34~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.128     ; 3.014      ;
; 3.098 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a42~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.115     ; 3.024      ;
; 3.100 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a56~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.039     ; 3.098      ;
; 3.103 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a38~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.107     ; 3.027      ;
; 3.105 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a30~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.084     ; 3.048      ;
; 3.113 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a40~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.099     ; 3.025      ;
; 3.114 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a24~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.068     ; 3.055      ;
; 3.122 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a36~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.098     ; 3.017      ;
; 3.125 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a38~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.102     ; 3.010      ;
; 3.127 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a29~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.086     ; 3.024      ;
; 3.128 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a43~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.080     ; 3.029      ;
; 3.128 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a60~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.088     ; 3.021      ;
; 3.129 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a18~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.104     ; 3.004      ;
; 3.131 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a6~porta_we_reg  ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.129     ; 2.977      ;
; 3.131 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a46~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.112     ; 2.994      ;
; 3.135 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a47~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.081     ; 3.021      ;
; 3.139 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a16~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.085     ; 3.013      ;
; 3.142 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a25~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.103     ; 2.992      ;
; 3.142 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a0~porta_we_reg  ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.089     ; 3.006      ;
; 3.151 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a35~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.107     ; 2.979      ;
; 3.151 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a21~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.082     ; 3.004      ;
; 3.154 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a31~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.060     ; 3.023      ;
; 3.156 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a33~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.078     ; 3.003      ;
; 3.159 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a12~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.104     ; 2.974      ;
; 3.160 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a57~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.099     ; 2.978      ;
; 3.162 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a45~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.086     ; 2.989      ;
; 3.166 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a49~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.109     ; 2.962      ;
; 3.169 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a36~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.068     ; 3.000      ;
; 3.173 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a8~porta_we_reg  ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.100     ; 2.964      ;
; 3.173 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a13~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.085     ; 2.979      ;
; 3.175 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a22~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.116     ; 2.946      ;
; 3.176 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a26~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.113     ; 2.948      ;
; 3.179 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a51~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.080     ; 2.978      ;
; 3.181 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a10~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.098     ; 2.958      ;
; 3.183 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a43~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.107     ; 2.947      ;
; 3.186 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a51~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.114     ; 2.937      ;
; 3.188 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a56~porta_we_reg ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.083     ; 2.966      ;
; 3.189 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a7~porta_we_reg  ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.089     ; 2.959      ;
; 3.190 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a4~porta_we_reg  ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.079     ; 2.968      ;
; 3.191 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a12~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.088     ; 2.958      ;
; 3.194 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a4~porta_we_reg  ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.100     ; 2.943      ;
; 3.195 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a17~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.101     ; 2.941      ;
; 3.197 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a54~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.125     ; 2.915      ;
; 3.199 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a15~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.035     ; 3.003      ;
; 3.204 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a41~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.101     ; 2.932      ;
; 3.205 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a5~porta_we_reg  ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.082     ; 2.950      ;
; 3.212 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a53~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.096     ; 2.929      ;
; 3.213 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a14~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.107     ; 2.917      ;
; 3.214 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a0~porta_we_reg  ; receiver:U11|doReg[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.039     ; 2.984      ;
; 3.215 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a2~porta_we_reg  ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.140     ; 2.882      ;
; 3.222 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a11~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.086     ; 2.929      ;
; 3.223 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a23~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.092     ; 2.922      ;
; 3.223 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a47~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.047     ; 2.967      ;
; 3.229 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a1~porta_we_reg  ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.066     ; 2.942      ;
; 3.230 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a25~porta_we_reg ; receiver:U11|doReg[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.088     ; 2.919      ;
; 3.231 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a37~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.082     ; 2.924      ;
; 3.232 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a6~porta_we_reg  ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.090     ; 2.915      ;
; 3.234 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a11~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.112     ; 2.891      ;
; 3.244 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a62~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.116     ; 2.877      ;
; 3.244 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a22~porta_we_reg ; receiver:U11|doReg[6] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.102     ; 2.891      ;
; 3.245 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a59~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.091     ; 2.901      ;
; 3.245 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a28~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.101     ; 2.891      ;
; 3.245 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a63~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.081     ; 2.911      ;
; 3.250 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a29~porta_we_reg ; receiver:U11|doReg[5] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.092     ; 2.895      ;
; 3.260 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a63~porta_we_reg ; receiver:U11|doReg[7] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.093     ; 2.884      ;
; 3.271 ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a28~porta_we_reg ; receiver:U11|doReg[4] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.088     ; 2.878      ;
; 3.272 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a50~porta_we_reg ; receiver:U11|doReg[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.099     ; 2.866      ;
; 3.277 ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a27~porta_we_reg ; receiver:U11|doReg[3] ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.113     ; 2.847      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                              ;
+-------+---------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 4.459 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[3]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.129     ; 1.649      ;
; 4.459 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[5]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.129     ; 1.649      ;
; 4.462 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[2]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.129     ; 1.646      ;
; 4.462 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[8]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.129     ; 1.646      ;
; 4.606 ; acqStartReg                           ; receiver:U11|sTrigReg          ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.099     ; 1.532      ;
; 4.678 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[0]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.107     ; 1.452      ;
; 4.679 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[7]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.107     ; 1.451      ;
; 4.680 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[9]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.107     ; 1.450      ;
; 4.814 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[6]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.107     ; 1.316      ;
; 4.910 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[4]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.108     ; 1.219      ;
; 4.911 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[1]         ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.108     ; 1.218      ;
; 4.911 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[11]        ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.108     ; 1.218      ;
; 4.913 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[13]        ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.108     ; 1.216      ;
; 4.916 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[10]        ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.108     ; 1.213      ;
; 4.917 ; pulseProgrammer:U5|lineLatch:U4|Q[52] ; receiver:U11|sigReg[12]        ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 6.250        ; -0.108     ; 1.212      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][0]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][1]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][3]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][5]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][6]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][7]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][8]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][9]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][10] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][11] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][12] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][13] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][14] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][16] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][17] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][19] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][20] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][21] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.148 ; receiver:U11|avSigSReg[9][13]         ; receiver:U11|CQImagReg[47][23] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.032      ; 4.256      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][0]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][1]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][3]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][5]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][6]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][7]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][8]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][9]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][10] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][11] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][12] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][13] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][14] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][16] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][17] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][19] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][20] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][21] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.212 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[49][23] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.028      ; 4.188      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][0]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][1]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][3]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][5]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][6]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][7]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][8]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][9]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][10] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][11] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][12] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][13] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][14] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][16] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][17] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][19] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][20] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][21] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.218 ; receiver:U11|avSigSReg[9][14]         ; receiver:U11|CQImagReg[50][23] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.031      ; 4.185      ;
; 8.230 ; receiver:U11|avSigSReg[9][6]          ; receiver:U11|CQImagReg[42][0]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.017      ; 4.159      ;
; 8.230 ; receiver:U11|avSigSReg[9][6]          ; receiver:U11|CQImagReg[42][1]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.017      ; 4.159      ;
; 8.230 ; receiver:U11|avSigSReg[9][6]          ; receiver:U11|CQImagReg[42][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.017      ; 4.159      ;
; 8.230 ; receiver:U11|avSigSReg[9][6]          ; receiver:U11|CQImagReg[42][3]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.017      ; 4.159      ;
; 8.230 ; receiver:U11|avSigSReg[9][6]          ; receiver:U11|CQImagReg[42][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.017      ; 4.159      ;
; 8.230 ; receiver:U11|avSigSReg[9][6]          ; receiver:U11|CQImagReg[42][5]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.017      ; 4.159      ;
; 8.230 ; receiver:U11|avSigSReg[9][6]          ; receiver:U11|CQImagReg[42][6]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.017      ; 4.159      ;
; 8.230 ; receiver:U11|avSigSReg[9][6]          ; receiver:U11|CQImagReg[42][7]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.017      ; 4.159      ;
; 8.230 ; receiver:U11|avSigSReg[9][6]          ; receiver:U11|CQImagReg[42][8]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.017      ; 4.159      ;
; 8.230 ; receiver:U11|avSigSReg[9][6]          ; receiver:U11|CQImagReg[42][9]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.017      ; 4.159      ;
; 8.230 ; receiver:U11|avSigSReg[9][6]          ; receiver:U11|CQImagReg[42][10] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.017      ; 4.159      ;
; 8.230 ; receiver:U11|avSigSReg[9][6]          ; receiver:U11|CQImagReg[42][11] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.017      ; 4.159      ;
; 8.230 ; receiver:U11|avSigSReg[9][6]          ; receiver:U11|CQImagReg[42][12] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.017      ; 4.159      ;
; 8.230 ; receiver:U11|avSigSReg[9][6]          ; receiver:U11|CQImagReg[42][13] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.017      ; 4.159      ;
; 8.230 ; receiver:U11|avSigSReg[9][6]          ; receiver:U11|CQImagReg[42][14] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.017      ; 4.159      ;
; 8.230 ; receiver:U11|avSigSReg[9][6]          ; receiver:U11|CQImagReg[42][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; 0.017      ; 4.159      ;
+-------+---------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'F1SYNCLK'                                                                                                                             ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; -0.563 ; pulseProgrammer:U5|lineLatch:U4|Q[45] ; F1FUDReg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK    ; 0.000        ; 1.408      ; 1.029      ;
; -0.540 ; pulseProgrammer:U5|lineLatch:U4|Q[46] ; F1PS1Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK    ; 0.000        ; 1.408      ; 1.052      ;
; -0.425 ; pulseProgrammer:U5|lineLatch:U4|Q[47] ; F1PS0Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK    ; 0.000        ; 1.409      ; 1.168      ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'F2SYNCLK'                                                                                                                             ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; -0.551 ; pulseProgrammer:U6|lineLatch:U4|Q[46] ; F2PS1Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK    ; 0.000        ; 1.670      ; 1.303      ;
; -0.541 ; pulseProgrammer:U6|lineLatch:U4|Q[47] ; F2PS0Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK    ; 0.000        ; 1.670      ; 1.313      ;
; -0.539 ; pulseProgrammer:U6|lineLatch:U4|Q[45] ; F2FUDReg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK    ; 0.000        ; 1.672      ; 1.317      ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'F3SYNCLK'                                                                                                                             ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+
; -0.523 ; pulseProgrammer:U7|lineLatch:U4|Q[46] ; F3PS1Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK    ; 0.000        ; 1.677      ; 1.338      ;
; -0.488 ; pulseProgrammer:U7|lineLatch:U4|Q[45] ; F3FUDReg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK    ; 0.000        ; 1.678      ; 1.374      ;
; -0.455 ; pulseProgrammer:U7|lineLatch:U4|Q[47] ; F3PS0Reg ; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK    ; 0.000        ; 1.684      ; 1.413      ;
+--------+---------------------------------------+----------+------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                                                                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.146 ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|currentCountReg[2]  ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.483      ;
; 0.146 ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|currentCountReg[2] ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.475      ;
; 0.149 ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|currentCountReg[6]  ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.484      ;
; 0.174 ; receiver:U11|doReg[5]                                                               ; receiver:U11|doReg[5]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; receiver:U11|doReg[7]                                                               ; receiver:U11|doReg[7]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; receiver:U11|doReg[3]                                                               ; receiver:U11|doReg[3]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; receiver:U11|doReg[4]                                                               ; receiver:U11|doReg[4]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; receiver:U11|doReg[0]                                                               ; receiver:U11|doReg[0]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|currentCountReg[1] ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.495      ;
; 0.176 ; receiver:U11|doReg[6]                                                               ; receiver:U11|doReg[6]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; receiver:U11|doReg[1]                                                               ; receiver:U11|doReg[1]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.178 ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|currentCountReg[5] ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.498      ;
; 0.179 ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|currentCountReg[1]  ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.511      ;
; 0.182 ; interface:U3|bufLength[3]                                                           ; interface:U3|bufLength[3]                                                                                                                           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|bufLength[2]                                                           ; interface:U3|bufLength[2]                                                                                                                           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[0][7]                                                                ; interface:U3|A[0][7]                                                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[0][6]                                                                ; interface:U3|A[0][6]                                                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[0][5]                                                                ; interface:U3|A[0][5]                                                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[1][6]                                                                ; interface:U3|A[1][6]                                                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[0][3]                                                                ; interface:U3|A[0][3]                                                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[1][5]                                                                ; interface:U3|A[1][5]                                                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[1][7]                                                                ; interface:U3|A[1][7]                                                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[5][3]                                                                ; interface:U3|A[5][3]                                                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|arrayCountReg[1]                                                       ; interface:U3|arrayCountReg[1]                                                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|arrayCountReg[2]                                                       ; interface:U3|arrayCountReg[2]                                                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|arrayCountReg[7]                                                       ; interface:U3|arrayCountReg[7]                                                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|arrayCountReg[8]                                                       ; interface:U3|arrayCountReg[8]                                                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|c1Reg[3]                                                               ; interface:U3|c1Reg[3]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|c1Reg[6]                                                               ; interface:U3|c1Reg[6]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|c1Reg[9]                                                               ; interface:U3|c1Reg[9]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[305][3]                                                              ; interface:U3|A[305][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[301][3]                                                              ; interface:U3|A[301][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[285][3]                                                              ; interface:U3|A[285][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[317][3]                                                              ; interface:U3|A[317][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[21][3]                                                               ; interface:U3|A[21][3]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[23][3]                                                               ; interface:U3|A[23][3]                                                                                                                               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[283][3]                                                              ; interface:U3|A[283][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[315][3]                                                              ; interface:U3|A[315][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[271][3]                                                              ; interface:U3|A[271][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[287][3]                                                              ; interface:U3|A[287][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[319][3]                                                              ; interface:U3|A[319][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[303][3]                                                              ; interface:U3|A[303][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[567][3]                                                              ; interface:U3|A[567][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[513][3]                                                              ; interface:U3|A[513][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[773][3]                                                              ; interface:U3|A[773][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[789][3]                                                              ; interface:U3|A[789][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[805][3]                                                              ; interface:U3|A[805][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[821][3]                                                              ; interface:U3|A[821][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[533][3]                                                              ; interface:U3|A[533][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[565][3]                                                              ; interface:U3|A[565][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[797][3]                                                              ; interface:U3|A[797][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[781][3]                                                              ; interface:U3|A[781][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[813][3]                                                              ; interface:U3|A[813][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[829][3]                                                              ; interface:U3|A[829][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[521][3]                                                              ; interface:U3|A[521][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[457][3]                                                              ; interface:U3|A[457][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[459][3]                                                              ; interface:U3|A[459][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[461][3]                                                              ; interface:U3|A[461][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[969][3]                                                              ; interface:U3|A[969][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[973][3]                                                              ; interface:U3|A[973][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[968][3]                                                              ; interface:U3|A[968][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[970][3]                                                              ; interface:U3|A[970][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[986][3]                                                              ; interface:U3|A[986][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[493][3]                                                              ; interface:U3|A[493][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[495][3]                                                              ; interface:U3|A[495][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[1002][3]                                                             ; interface:U3|A[1002][3]                                                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[1000][3]                                                             ; interface:U3|A[1000][3]                                                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[1005][3]                                                             ; interface:U3|A[1005][3]                                                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[1007][3]                                                             ; interface:U3|A[1007][3]                                                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[1003][3]                                                             ; interface:U3|A[1003][3]                                                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[1001][3]                                                             ; interface:U3|A[1001][3]                                                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[960][3]                                                              ; interface:U3|A[960][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[996][3]                                                              ; interface:U3|A[996][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[453][3]                                                              ; interface:U3|A[453][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[965][3]                                                              ; interface:U3|A[965][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[449][3]                                                              ; interface:U3|A[449][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[961][3]                                                              ; interface:U3|A[961][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[485][3]                                                              ; interface:U3|A[485][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[997][3]                                                              ; interface:U3|A[997][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[993][3]                                                              ; interface:U3|A[993][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[962][3]                                                              ; interface:U3|A[962][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[994][3]                                                              ; interface:U3|A[994][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[998][3]                                                              ; interface:U3|A[998][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[486][3]                                                              ; interface:U3|A[486][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[482][3]                                                              ; interface:U3|A[482][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[450][3]                                                              ; interface:U3|A[450][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[978][3]                                                              ; interface:U3|A[978][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[502][3]                                                              ; interface:U3|A[502][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[976][3]                                                              ; interface:U3|A[976][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[464][3]                                                              ; interface:U3|A[464][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[501][3]                                                              ; interface:U3|A[501][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[1013][3]                                                             ; interface:U3|A[1013][3]                                                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[197][3]                                                              ; interface:U3|A[197][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[709][3]                                                              ; interface:U3|A[709][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[722][3]                                                              ; interface:U3|A[722][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[720][3]                                                              ; interface:U3|A[720][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[210][3]                                                              ; interface:U3|A[210][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[705][3]                                                              ; interface:U3|A[705][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[193][3]                                                              ; interface:U3|A[193][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; interface:U3|A[195][3]                                                              ; interface:U3|A[195][3]                                                                                                                              ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.171 ; interface:U3|Q112Reg[71]                                    ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a71~porta_datain_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.283      ; 0.578      ;
; 0.174 ; pulseProgrammer:U6|lp1CountReg[11]                          ; pulseProgrammer:U6|lp1CountReg[11]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp1CountReg[13]                          ; pulseProgrammer:U6|lp1CountReg[13]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp1CountReg[18]                          ; pulseProgrammer:U6|lp1CountReg[18]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp1CountReg[20]                          ; pulseProgrammer:U6|lp1CountReg[20]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp1CountReg[24]                          ; pulseProgrammer:U6|lp1CountReg[24]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp1CountReg[31]                          ; pulseProgrammer:U6|lp1CountReg[31]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp1CountReg[36]                          ; pulseProgrammer:U6|lp1CountReg[36]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|currentAddressReg[5]                     ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a68~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.504      ;
; 0.174 ; pulseProgrammer:U6|lp2CountReg[1]                           ; pulseProgrammer:U6|lp2CountReg[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp2CountReg[2]                           ; pulseProgrammer:U6|lp2CountReg[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp2CountReg[3]                           ; pulseProgrammer:U6|lp2CountReg[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp2CountReg[4]                           ; pulseProgrammer:U6|lp2CountReg[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp2CountReg[5]                           ; pulseProgrammer:U6|lp2CountReg[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp2CountReg[7]                           ; pulseProgrammer:U6|lp2CountReg[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp2CountReg[8]                           ; pulseProgrammer:U6|lp2CountReg[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp2CountReg[9]                           ; pulseProgrammer:U6|lp2CountReg[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp2CountReg[10]                          ; pulseProgrammer:U6|lp2CountReg[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp2CountReg[35]                          ; pulseProgrammer:U6|lp2CountReg[35]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|timerLoadReg                             ; pulseProgrammer:U6|timerLoadReg                                                                                      ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp0CountReg[9]                           ; pulseProgrammer:U6|lp0CountReg[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp0CountReg[13]                          ; pulseProgrammer:U6|lp0CountReg[13]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp0CountReg[14]                          ; pulseProgrammer:U6|lp0CountReg[14]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp0CountReg[24]                          ; pulseProgrammer:U6|lp0CountReg[24]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; pulseProgrammer:U6|lp0CountReg[35]                          ; pulseProgrammer:U6|lp0CountReg[35]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; pulseProgrammer:U6|dummyCountReg[26]                        ; pulseProgrammer:U6|dummyCountReg[26]                                                                                 ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; pulseProgrammer:U6|lp1CountReg[37]                          ; pulseProgrammer:U6|lp1CountReg[37]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; pulseProgrammer:U7|runAddressReg[2]                         ; pulseProgrammer:U7|runAddressReg[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; pulseProgrammer:U7|runAddressReg[7]                         ; pulseProgrammer:U7|runAddressReg[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; pulseProgrammer:U6|lp2CountReg[20]                          ; pulseProgrammer:U6|lp2CountReg[20]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; pulseProgrammer:U6|lp2CountReg[31]                          ; pulseProgrammer:U6|lp2CountReg[31]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; pulseProgrammer:U6|runAddressReg[7]                         ; pulseProgrammer:U6|runAddressReg[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; pulseProgrammer:U6|lp0CountReg[4]                           ; pulseProgrammer:U6|lp0CountReg[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; pulseProgrammer:U6|lp0CountReg[26]                          ; pulseProgrammer:U6|lp0CountReg[26]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; pulseProgrammer:U6|lp0CountReg[37]                          ; pulseProgrammer:U6|lp0CountReg[37]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; phaseController:U8|phaseCycleMemoryArray:U1|pMux:U0|QReg[9] ; phaseController:U8|phaseWordReg[9]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.379      ;
; 0.176 ; pulseProgrammer:U6|runAddressReg[2]                         ; pulseProgrammer:U6|runAddressReg[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; pulseProgrammer:U6|runAddressReg[0]                         ; pulseProgrammer:U6|runAddressReg[0]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; pulseProgrammer:U5|runAddressReg[2]                         ; pulseProgrammer:U5|runAddressReg[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; pulseProgrammer:U5|runAddressReg[4]                         ; pulseProgrammer:U5|runAddressReg[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; pulseProgrammer:U5|runAddressReg[6]                         ; pulseProgrammer:U5|runAddressReg[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; pulseProgrammer:U5|runAddressReg[8]                         ; pulseProgrammer:U5|runAddressReg[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; pulseProgrammer:U5|runAddressReg[3]                         ; pulseProgrammer:U5|runAddressReg[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.179 ; interface:U3|Q112Reg[99]                                    ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a71~porta_datain_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.305      ; 0.608      ;
; 0.182 ; pulseProgrammer:U6|dummyCountReg[0]                         ; pulseProgrammer:U6|dummyCountReg[0]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|dummyCountReg[1]                         ; pulseProgrammer:U6|dummyCountReg[1]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|dummyCountReg[2]                         ; pulseProgrammer:U6|dummyCountReg[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|dummyCountReg[3]                         ; pulseProgrammer:U6|dummyCountReg[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[0]                           ; pulseProgrammer:U6|lp1CountReg[0]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[1]                           ; pulseProgrammer:U6|lp1CountReg[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[2]                           ; pulseProgrammer:U6|lp1CountReg[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[3]                           ; pulseProgrammer:U6|lp1CountReg[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[4]                           ; pulseProgrammer:U6|lp1CountReg[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[6]                           ; pulseProgrammer:U6|lp1CountReg[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[7]                           ; pulseProgrammer:U6|lp1CountReg[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[8]                           ; pulseProgrammer:U6|lp1CountReg[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[9]                           ; pulseProgrammer:U6|lp1CountReg[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[10]                          ; pulseProgrammer:U6|lp1CountReg[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[12]                          ; pulseProgrammer:U6|lp1CountReg[12]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[14]                          ; pulseProgrammer:U6|lp1CountReg[14]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[15]                          ; pulseProgrammer:U6|lp1CountReg[15]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[16]                          ; pulseProgrammer:U6|lp1CountReg[16]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[17]                          ; pulseProgrammer:U6|lp1CountReg[17]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[28]                          ; pulseProgrammer:U6|lp1CountReg[28]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[29]                          ; pulseProgrammer:U6|lp1CountReg[29]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[30]                          ; pulseProgrammer:U6|lp1CountReg[30]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[32]                          ; pulseProgrammer:U6|lp1CountReg[32]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[33]                          ; pulseProgrammer:U6|lp1CountReg[33]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[34]                          ; pulseProgrammer:U6|lp1CountReg[34]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[35]                          ; pulseProgrammer:U6|lp1CountReg[35]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U6|lp1CountReg[39]                          ; pulseProgrammer:U6|lp1CountReg[39]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|dummyCountReg[9]                         ; pulseProgrammer:U7|dummyCountReg[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|dummyCountReg[24]                        ; pulseProgrammer:U7|dummyCountReg[24]                                                                                 ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|dummyCountReg[25]                        ; pulseProgrammer:U7|dummyCountReg[25]                                                                                 ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|dummyCountReg[26]                        ; pulseProgrammer:U7|dummyCountReg[26]                                                                                 ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|dummyCountReg[27]                        ; pulseProgrammer:U7|dummyCountReg[27]                                                                                 ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp2CountReg[2]                           ; pulseProgrammer:U7|lp2CountReg[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[0]                           ; pulseProgrammer:U7|lp1CountReg[0]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[1]                           ; pulseProgrammer:U7|lp1CountReg[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[2]                           ; pulseProgrammer:U7|lp1CountReg[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[3]                           ; pulseProgrammer:U7|lp1CountReg[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[4]                           ; pulseProgrammer:U7|lp1CountReg[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[5]                           ; pulseProgrammer:U7|lp1CountReg[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[6]                           ; pulseProgrammer:U7|lp1CountReg[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[7]                           ; pulseProgrammer:U7|lp1CountReg[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[8]                           ; pulseProgrammer:U7|lp1CountReg[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[10]                          ; pulseProgrammer:U7|lp1CountReg[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[11]                          ; pulseProgrammer:U7|lp1CountReg[11]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[13]                          ; pulseProgrammer:U7|lp1CountReg[13]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[14]                          ; pulseProgrammer:U7|lp1CountReg[14]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[15]                          ; pulseProgrammer:U7|lp1CountReg[15]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[17]                          ; pulseProgrammer:U7|lp1CountReg[17]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[24]                          ; pulseProgrammer:U7|lp1CountReg[24]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[28]                          ; pulseProgrammer:U7|lp1CountReg[28]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[32]                          ; pulseProgrammer:U7|lp1CountReg[32]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|lp1CountReg[33]                          ; pulseProgrammer:U7|lp1CountReg[33]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|trigWReg[5]                              ; pulseProgrammer:U7|trigWReg[5]                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|trigWReg[2]                              ; pulseProgrammer:U7|trigWReg[2]                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|trigWReg[0]                              ; pulseProgrammer:U7|trigWReg[0]                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pulseProgrammer:U7|trigWReg[3]                              ; pulseProgrammer:U7|trigWReg[3]                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+--------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.183 ; receiver:U11|QDStateReg[2]     ; receiver:U11|QDStateReg[2]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; receiver:U11|QDStateReg[1]     ; receiver:U11|QDStateReg[1]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; receiver:U11|sigSLatchReg      ; receiver:U11|sigSLatchReg      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.193 ; receiver:U11|CSRealReg[50][0]  ; receiver:U11|sigCReg2a[0]      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.316      ;
; 0.204 ; receiver:U11|QDStateReg[0]     ; receiver:U11|QDStateReg[1]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.328      ;
; 0.212 ; receiver:U11|sTrigReg          ; receiver:U11|nsTrigReg         ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.336      ;
; 0.218 ; interface:U3|doReg[9]          ; sigReg1[9]                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 0.425      ;
; 0.224 ; interface:U3|doReg[0]          ; sigReg1[0]                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 0.431      ;
; 0.232 ; receiver:U11|QDStateReg[1]     ; receiver:U11|QDStateReg[2]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.356      ;
; 0.248 ; receiver:U11|CSRealReg[12][31] ; receiver:U11|CSRealReg[13][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; receiver:U11|CSImagReg[12][31] ; receiver:U11|CSImagReg[13][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.375      ;
; 0.250 ; receiver:U11|CSRealReg[11][31] ; receiver:U11|CSRealReg[12][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; receiver:U11|CSRealReg[30][31] ; receiver:U11|CSRealReg[31][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; receiver:U11|CSImagReg[29][31] ; receiver:U11|CSImagReg[30][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; receiver:U11|CSImagReg[31][31] ; receiver:U11|CSImagReg[32][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.375      ;
; 0.252 ; receiver:U11|CSImagReg[10][31] ; receiver:U11|CSImagReg[11][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.375      ;
; 0.253 ; receiver:U11|CSRealReg[26][31] ; receiver:U11|CSRealReg[27][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.375      ;
; 0.253 ; receiver:U11|CSImagReg[26][31] ; receiver:U11|CSImagReg[27][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.375      ;
; 0.258 ; sigReg2[4]                     ; sigReg[4]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.381      ;
; 0.259 ; receiver:U11|avSigCReg[1][14]  ; receiver:U11|avSigCReg[2][15]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.381      ;
; 0.259 ; receiver:U11|CSRealReg[8][31]  ; receiver:U11|CSRealReg[9][31]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.382      ;
; 0.263 ; sigReg2[0]                     ; sigReg[6]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; receiver:U11|CSImagReg[7][29]  ; receiver:U11|CSImagReg[8][31]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; sigReg2[11]                    ; sigReg[11]                     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.387      ;
; 0.265 ; receiver:U11|CSImagReg[50][0]  ; receiver:U11|sigSReg2a[0]      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.388      ;
; 0.266 ; sigReg2[0]                     ; sigReg[9]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.390      ;
; 0.267 ; sigReg2[3]                     ; sigReg[3]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.389      ;
; 0.267 ; receiver:U11|sigCReg2b[31]     ; receiver:U11|avSigCReg[1][14]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.389      ;
; 0.269 ; sigReg[5]                      ; receiver:U11|sigReg[5]         ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.391      ;
; 0.271 ; receiver:U11|CSRealReg[3][25]  ; receiver:U11|CSRealReg[4][26]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.396      ;
; 0.274 ; sigReg2[2]                     ; sigReg[2]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.396      ;
; 0.277 ; sigReg2[7]                     ; sigReg[7]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.399      ;
; 0.285 ; receiver:U11|QDStateReg[2]     ; receiver:U11|sigCReg[9]        ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.409      ;
; 0.291 ; sigReg[3]                      ; receiver:U11|sigReg[3]         ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; sigReg[8]                      ; receiver:U11|sigReg[8]         ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.415      ;
; 0.292 ; sigReg[2]                      ; receiver:U11|sigReg[2]         ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.416      ;
; 0.296 ; receiver:U11|avSigCReg[2][0]   ; receiver:U11|avSigCReg[3][0]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.420      ;
; 0.302 ; sigReg2[6]                     ; sigReg[6]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; receiver:U11|sigSReg2b[9]      ; receiver:U11|avSigSReg[1][9]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; receiver:U11|sigCReg[7]        ; receiver:U11|avSigCReg[8][7]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; receiver:U11|sigCReg[8]        ; receiver:U11|avSigCReg[9][8]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; receiver:U11|sigReg[9]         ; receiver:U11|sigCReg[9]        ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; receiver:U11|QDStateReg[0]     ; receiver:U11|sigSLatchReg      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; sigReg2[9]                     ; sigReg[9]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.428      ;
; 0.305 ; receiver:U11|sigSReg2b[12]     ; receiver:U11|avSigSReg[1][12]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; receiver:U11|sigCReg[1]        ; receiver:U11|avSigCReg[8][1]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.429      ;
; 0.306 ; receiver:U11|sigCReg[5]        ; receiver:U11|avSigCReg[8][5]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; receiver:U11|sigCReg2b[11]     ; receiver:U11|avSigCReg[1][11]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.430      ;
; 0.308 ; interface:U3|doReg[6]          ; sigReg1[6]                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.513      ;
; 0.329 ; receiver:U11|CSImagReg[50][6]  ; receiver:U11|sigSReg2a[6]      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.453      ;
; 0.332 ; receiver:U11|CSRealReg[50][1]  ; receiver:U11|sigCReg2a[1]      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.455      ;
; 0.333 ; receiver:U11|QDStateReg[1]     ; receiver:U11|sigCReg[9]        ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.457      ;
; 0.336 ; interface:U3|srReg[2]          ; sigReg2[5]                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 0.543      ;
; 0.340 ; interface:U3|srReg[2]          ; sigReg2[1]                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 0.547      ;
; 0.342 ; receiver:U11|QDStateReg[2]     ; receiver:U11|QDStateReg[1]     ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.466      ;
; 0.343 ; sigReg2[5]                     ; sigReg[5]                      ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.465      ;
; 0.350 ; receiver:U11|CSRealReg[38][31] ; receiver:U11|CSRealReg[39][31] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.478      ;
; 0.350 ; receiver:U11|avSigSReg[5][8]   ; receiver:U11|avSigSReg[6][8]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.476      ;
; 0.350 ; receiver:U11|avSigSReg[8][8]   ; receiver:U11|avSigSReg[9][8]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.476      ;
; 0.350 ; receiver:U11|avSigCReg[6][8]   ; receiver:U11|avSigCReg[7][8]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.476      ;
; 0.350 ; receiver:U11|CSImagReg[12][4]  ; receiver:U11|CSImagReg[13][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.476      ;
; 0.350 ; receiver:U11|avSigCReg[8][8]   ; receiver:U11|avSigCReg[9][8]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.476      ;
; 0.351 ; receiver:U11|CSRealReg[30][4]  ; receiver:U11|CSRealReg[31][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.476      ;
; 0.351 ; receiver:U11|CSRealReg[30][15] ; receiver:U11|CSRealReg[31][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.476      ;
; 0.351 ; receiver:U11|avSigCReg[3][7]   ; receiver:U11|avSigCReg[4][7]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.477      ;
; 0.351 ; receiver:U11|avSigCReg[3][12]  ; receiver:U11|avSigCReg[4][12]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.477      ;
; 0.351 ; receiver:U11|CSImagReg[31][2]  ; receiver:U11|CSImagReg[32][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.477      ;
; 0.351 ; receiver:U11|CSImagReg[30][4]  ; receiver:U11|CSImagReg[31][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.476      ;
; 0.351 ; receiver:U11|CSRealReg[12][15] ; receiver:U11|CSRealReg[13][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.477      ;
; 0.351 ; receiver:U11|CSImagReg[12][15] ; receiver:U11|CSImagReg[13][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.477      ;
; 0.351 ; receiver:U11|CSImagReg[31][15] ; receiver:U11|CSImagReg[32][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.477      ;
; 0.352 ; receiver:U11|CSRealReg[30][2]  ; receiver:U11|CSRealReg[31][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.477      ;
; 0.352 ; receiver:U11|avSigSReg[5][2]   ; receiver:U11|avSigSReg[6][2]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.478      ;
; 0.352 ; receiver:U11|avSigCReg[6][2]   ; receiver:U11|avSigCReg[7][2]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.478      ;
; 0.352 ; receiver:U11|avSigCReg[3][10]  ; receiver:U11|avSigCReg[4][10]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.478      ;
; 0.352 ; receiver:U11|avSigCReg[6][13]  ; receiver:U11|avSigCReg[7][13]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.478      ;
; 0.352 ; receiver:U11|CSImagReg[29][2]  ; receiver:U11|CSImagReg[30][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.477      ;
; 0.352 ; receiver:U11|CSImagReg[31][4]  ; receiver:U11|CSImagReg[32][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.478      ;
; 0.352 ; receiver:U11|CSImagReg[29][15] ; receiver:U11|CSImagReg[30][15] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.477      ;
; 0.352 ; receiver:U11|CSRealReg[30][20] ; receiver:U11|CSRealReg[31][20] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.477      ;
; 0.353 ; receiver:U11|CSRealReg[25][4]  ; receiver:U11|CSRealReg[26][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.476      ;
; 0.353 ; receiver:U11|CSRealReg[30][7]  ; receiver:U11|CSRealReg[31][7]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.478      ;
; 0.353 ; receiver:U11|avSigSReg[5][4]   ; receiver:U11|avSigSReg[6][4]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.479      ;
; 0.353 ; receiver:U11|avSigSReg[8][11]  ; receiver:U11|avSigSReg[9][11]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.479      ;
; 0.353 ; receiver:U11|avSigCReg[3][1]   ; receiver:U11|avSigCReg[4][1]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.479      ;
; 0.353 ; receiver:U11|avSigCReg[6][11]  ; receiver:U11|avSigCReg[7][11]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.479      ;
; 0.353 ; receiver:U11|avSigCReg[8][4]   ; receiver:U11|avSigCReg[9][4]   ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.479      ;
; 0.353 ; receiver:U11|CSImagReg[12][2]  ; receiver:U11|CSImagReg[13][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.479      ;
; 0.353 ; receiver:U11|CSRealReg[12][2]  ; receiver:U11|CSRealReg[13][2]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.479      ;
; 0.353 ; receiver:U11|CSImagReg[29][4]  ; receiver:U11|CSImagReg[30][4]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.478      ;
; 0.353 ; receiver:U11|CSImagReg[29][7]  ; receiver:U11|CSImagReg[30][7]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.478      ;
; 0.353 ; receiver:U11|CSImagReg[12][8]  ; receiver:U11|CSImagReg[13][8]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.479      ;
; 0.353 ; receiver:U11|CSImagReg[31][8]  ; receiver:U11|CSImagReg[32][8]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.479      ;
; 0.353 ; receiver:U11|CSRealReg[12][9]  ; receiver:U11|CSRealReg[13][9]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.479      ;
; 0.353 ; receiver:U11|CSImagReg[31][9]  ; receiver:U11|CSImagReg[32][9]  ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.479      ;
; 0.353 ; receiver:U11|CSImagReg[12][11] ; receiver:U11|CSImagReg[13][11] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.479      ;
; 0.353 ; receiver:U11|CSImagReg[31][11] ; receiver:U11|CSImagReg[32][11] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.479      ;
; 0.353 ; receiver:U11|CSImagReg[12][18] ; receiver:U11|CSImagReg[13][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.479      ;
; 0.353 ; receiver:U11|CSImagReg[29][18] ; receiver:U11|CSImagReg[30][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.478      ;
; 0.353 ; receiver:U11|CSImagReg[31][18] ; receiver:U11|CSImagReg[32][18] ; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.478      ;
+-------+--------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'F2SYNCLK'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; F2SYNCLK ; Rise       ; F2SYNCLK                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; F2SYNCLK ; Rise       ; F2FUDReg                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; F2SYNCLK ; Rise       ; F2PS0Reg                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; F2SYNCLK ; Rise       ; F2PS1Reg                       ;
; -0.149 ; 0.035        ; 0.184          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2FUDReg                       ;
; -0.148 ; 0.036        ; 0.184          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2PS0Reg                       ;
; -0.148 ; 0.036        ; 0.184          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2PS1Reg                       ;
; 0.031  ; 0.031        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2FUDReg|clk                   ;
; 0.032  ; 0.032        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2PS0Reg|clk                   ;
; 0.032  ; 0.032        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2PS1Reg|clk                   ;
; 0.040  ; 0.040        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2SYNCLK~inputclkctrl|inclk[0] ;
; 0.040  ; 0.040        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2SYNCLK~inputclkctrl|outclk   ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2SYNCLK~input|o               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2SYNCLK~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; F2SYNCLK ; Rise       ; F2SYNCLK~input|i               ;
; 0.743  ; 0.959        ; 0.216          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2FUDReg                       ;
; 0.743  ; 0.959        ; 0.216          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2PS0Reg                       ;
; 0.743  ; 0.959        ; 0.216          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2PS1Reg                       ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2SYNCLK~input|o               ;
; 0.957  ; 0.957        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2SYNCLK~inputclkctrl|inclk[0] ;
; 0.957  ; 0.957        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2SYNCLK~inputclkctrl|outclk   ;
; 0.965  ; 0.965        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2FUDReg|clk                   ;
; 0.965  ; 0.965        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2PS0Reg|clk                   ;
; 0.965  ; 0.965        ; 0.000          ; High Pulse Width ; F2SYNCLK ; Rise       ; F2PS1Reg|clk                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'F3SYNCLK'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; F3SYNCLK ; Rise       ; F3SYNCLK                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; F3SYNCLK ; Rise       ; F3FUDReg                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; F3SYNCLK ; Rise       ; F3PS0Reg                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; F3SYNCLK ; Rise       ; F3PS1Reg                       ;
; -0.134 ; 0.050        ; 0.184          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3FUDReg                       ;
; -0.134 ; 0.050        ; 0.184          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3PS0Reg                       ;
; -0.134 ; 0.050        ; 0.184          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3PS1Reg                       ;
; 0.046  ; 0.046        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3FUDReg|clk                   ;
; 0.046  ; 0.046        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3PS0Reg|clk                   ;
; 0.046  ; 0.046        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3PS1Reg|clk                   ;
; 0.056  ; 0.056        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3SYNCLK~inputclkctrl|inclk[0] ;
; 0.056  ; 0.056        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3SYNCLK~inputclkctrl|outclk   ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3SYNCLK~input|o               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3SYNCLK~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; F3SYNCLK ; Rise       ; F3SYNCLK~input|i               ;
; 0.730  ; 0.946        ; 0.216          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3PS0Reg                       ;
; 0.731  ; 0.947        ; 0.216          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3FUDReg                       ;
; 0.731  ; 0.947        ; 0.216          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3PS1Reg                       ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3SYNCLK~input|o               ;
; 0.943  ; 0.943        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3SYNCLK~inputclkctrl|inclk[0] ;
; 0.943  ; 0.943        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3SYNCLK~inputclkctrl|outclk   ;
; 0.952  ; 0.952        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3PS0Reg|clk                   ;
; 0.953  ; 0.953        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3FUDReg|clk                   ;
; 0.953  ; 0.953        ; 0.000          ; High Pulse Width ; F3SYNCLK ; Rise       ; F3PS1Reg|clk                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'F1SYNCLK'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; F1SYNCLK ; Rise       ; F1SYNCLK                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; F1SYNCLK ; Rise       ; F1FUDReg                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; F1SYNCLK ; Rise       ; F1PS0Reg                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; F1SYNCLK ; Rise       ; F1PS1Reg                       ;
; -0.103 ; 0.081        ; 0.184          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1PS0Reg                       ;
; -0.102 ; 0.082        ; 0.184          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1FUDReg                       ;
; -0.102 ; 0.082        ; 0.184          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1PS1Reg                       ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1FUDReg|clk                   ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1PS0Reg|clk                   ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1PS1Reg|clk                   ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1SYNCLK~inputclkctrl|inclk[0] ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1SYNCLK~inputclkctrl|outclk   ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1SYNCLK~input|o               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1SYNCLK~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; F1SYNCLK ; Rise       ; F1SYNCLK~input|i               ;
; 0.701  ; 0.917        ; 0.216          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1FUDReg                       ;
; 0.701  ; 0.917        ; 0.216          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1PS0Reg                       ;
; 0.701  ; 0.917        ; 0.216          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1PS1Reg                       ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1SYNCLK~input|o               ;
; 0.910  ; 0.910        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1SYNCLK~inputclkctrl|inclk[0] ;
; 0.910  ; 0.910        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1SYNCLK~inputclkctrl|outclk   ;
; 0.922  ; 0.922        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1FUDReg|clk                   ;
; 0.922  ; 0.922        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1PS1Reg|clk                   ;
; 0.923  ; 0.923        ; 0.000          ; High Pulse Width ; F1SYNCLK ; Rise       ; F1PS0Reg|clk                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                          ; Clock Edge ; Target                                                                                                                ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 2.872 ; 3.102        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_address_reg0 ;
; 2.872 ; 3.102        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg       ;
; 2.873 ; 3.103        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a23~porta_address_reg0  ;
; 2.873 ; 3.103        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a23~porta_we_reg        ;
; 2.873 ; 3.103        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a23~porta_address_reg0  ;
; 2.873 ; 3.103        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a23~porta_we_reg        ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_address_reg0 ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg       ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a68~porta_address_reg0  ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a68~porta_we_reg        ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a73~porta_address_reg0  ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a73~porta_we_reg        ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a7~porta_address_reg0   ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a7~porta_we_reg         ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_datain_reg0  ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a13~porta_address_reg0  ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a13~porta_we_reg        ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a14~porta_address_reg0  ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a14~porta_we_reg        ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a71~porta_address_reg0  ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a71~porta_we_reg        ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a34~porta_address_reg0                ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a34~porta_we_reg                      ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a39~porta_address_reg0                ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a39~porta_we_reg                      ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a23~porta_address_reg0                ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a23~porta_we_reg                      ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a38~porta_address_reg0                ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a38~porta_we_reg                      ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a60~porta_address_reg0                ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a60~porta_we_reg                      ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a62~porta_address_reg0                ;
; 2.874 ; 3.104        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ram_block1a62~porta_we_reg                      ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a10~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a10~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a13~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a13~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a14~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a14~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a15~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a15~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a19~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a19~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a37~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a37~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a39~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a39~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a59~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a59~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_address_reg0 ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a104~porta_we_reg       ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a10~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a10~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a14~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a14~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a23~porta_datain_reg0   ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a27~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a27~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a29~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a29~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a37~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a37~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a39~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a39~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a69~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a69~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a77~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a77~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a10~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a10~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a1~porta_address_reg0   ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a1~porta_we_reg         ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a23~porta_datain_reg0   ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a39~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a39~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a43~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a43~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a45~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a48~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a67~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a67~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a72~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a72~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a73~porta_address_reg0  ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ram_block1a73~porta_we_reg        ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a11~porta_address_reg0                ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a11~porta_we_reg                      ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a13~porta_address_reg0                ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a13~porta_we_reg                      ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a16~porta_address_reg0                ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a16~porta_we_reg                      ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a19~porta_address_reg0                ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a19~porta_we_reg                      ;
; 2.875 ; 3.105        ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ram_block1a20~porta_address_reg0                ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[1]'                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------+
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[17][16] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[17][17] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[17][18] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[17][19] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[17][20] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[17][21] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[17][22] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[17][23] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[17][24] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[17][25] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[17][26] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[17][27] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[17][28] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[17][29] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[17][30] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[17][31] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][0]   ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][10]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][11]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][12]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][13]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][14]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][15]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][16]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][17]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][18]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][19]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][1]   ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][20]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][21]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][22]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][23]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][24]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][25]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][2]   ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][3]   ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][4]   ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][5]   ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][6]   ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][7]   ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][8]   ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[3][9]   ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[47][0]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[47][10] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[47][11] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[47][12] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[47][13] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[47][14] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[47][15] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[47][1]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[47][2]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[47][3]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[47][4]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[47][5]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[47][6]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[47][7]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[47][8]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[47][9]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[49][0]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[49][10] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[49][11] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[49][12] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[49][13] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[49][14] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[49][15] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[49][1]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[49][2]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[49][3]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[49][4]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[49][5]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[49][6]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[49][7]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[49][8]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[49][9]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[50][10] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[50][11] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[50][12] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[50][13] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[50][14] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[50][15] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[50][1]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[50][2]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[50][3]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[50][4]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[50][5]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[50][6]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[50][7]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[50][8]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSImagReg[50][9]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSRealReg[0][0]   ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSRealReg[0][12]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSRealReg[0][13]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSRealReg[0][19]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSRealReg[0][4]   ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSRealReg[0][6]   ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSRealReg[16][0]  ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSRealReg[16][10] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSRealReg[16][11] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSRealReg[16][12] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; receiver:U11|CSRealReg[16][13] ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                    ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                          ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 24.749 ; 24.979       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.749 ; 24.979       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg       ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg       ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg       ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg       ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg         ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg         ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg         ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg         ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg         ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 24.750 ; 24.980       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg         ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg       ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg       ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg         ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg         ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg         ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg         ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 24.751 ; 24.981       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg         ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~portb_address_reg0   ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~portb_address_reg0   ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 24.752 ; 24.982       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ram_block1a0~porta_we_reg        ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK1'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 49.600 ; 49.600       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 49.600 ; 49.600       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1]           ;
; 49.600 ; 49.600       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2]           ;
; 49.600 ; 49.600       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 49.623 ; 49.623       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; CLK1~input|o                                             ;
; 49.623 ; 49.623       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 49.639 ; 49.639       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; CLK1~inputclkctrl|inclk[0]                               ;
; 49.639 ; 49.639       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; CLK1~inputclkctrl|outclk                                 ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; CLK1~input|i                                             ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; CLK1  ; Rise       ; CLK1~input|i                                             ;
; 50.360 ; 50.360       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; CLK1~inputclkctrl|inclk[0]                               ;
; 50.360 ; 50.360       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; CLK1~inputclkctrl|outclk                                 ;
; 50.376 ; 50.376       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 50.377 ; 50.377       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; CLK1~input|o                                             ;
; 50.396 ; 50.396       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 50.396 ; 50.396       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1]           ;
; 50.396 ; 50.396       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2]           ;
; 50.396 ; 50.396       ; 0.000          ; High Pulse Width ; CLK1  ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 96.000 ; 100.000      ; 4.000          ; Port Rate        ; CLK1  ; Rise       ; CLK1                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+-----------+------------+-------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+--------+------------+------------------------------------------------+
; RST       ; CLK1       ; 9.088 ; 10.800 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RXF       ; CLK1       ; 1.601 ; 2.242  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RxD       ; CLK1       ; 3.204 ; 4.062  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; TXE       ; CLK1       ; 1.591 ; 2.222  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; SIG[*]    ; CLK1       ; 2.028 ; 2.751  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[0]   ; CLK1       ; 1.382 ; 1.969  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[1]   ; CLK1       ; 1.712 ; 2.368  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[2]   ; CLK1       ; 1.586 ; 2.216  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[3]   ; CLK1       ; 1.260 ; 1.823  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[4]   ; CLK1       ; 1.263 ; 1.838  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[5]   ; CLK1       ; 1.293 ; 1.868  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[6]   ; CLK1       ; 1.282 ; 1.857  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[7]   ; CLK1       ; 1.389 ; 1.989  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[8]   ; CLK1       ; 1.406 ; 2.008  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[9]   ; CLK1       ; 1.609 ; 2.251  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[10]  ; CLK1       ; 1.669 ; 2.301  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[11]  ; CLK1       ; 2.028 ; 2.751  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[12]  ; CLK1       ; 1.670 ; 2.317  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[13]  ; CLK1       ; 1.732 ; 2.411  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; RST       ; CLK1       ; 5.132 ; 5.940  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; TRIG_E    ; CLK1       ; 2.384 ; 3.126  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; RST       ; CLK1       ; -1.491 ; -2.176 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RXF       ; CLK1       ; -1.198 ; -1.835 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RxD       ; CLK1       ; -2.112 ; -2.903 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; TXE       ; CLK1       ; -1.189 ; -1.816 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; SIG[*]    ; CLK1       ; -0.878 ; -1.427 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[0]   ; CLK1       ; -0.994 ; -1.565 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[1]   ; CLK1       ; -1.317 ; -1.962 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[2]   ; CLK1       ; -1.191 ; -1.803 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[3]   ; CLK1       ; -0.878 ; -1.427 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[4]   ; CLK1       ; -0.881 ; -1.441 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[5]   ; CLK1       ; -0.910 ; -1.470 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[6]   ; CLK1       ; -0.899 ; -1.460 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[7]   ; CLK1       ; -1.002 ; -1.587 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[8]   ; CLK1       ; -1.019 ; -1.605 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[9]   ; CLK1       ; -1.214 ; -1.838 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[10]  ; CLK1       ; -1.276 ; -1.898 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[11]  ; CLK1       ; -1.615 ; -2.317 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[12]  ; CLK1       ; -1.270 ; -1.900 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[13]  ; CLK1       ; -1.329 ; -1.989 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; RST       ; CLK1       ; -1.954 ; -2.740 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; TRIG_E    ; CLK1       ; -1.945 ; -2.675 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; F1FREQ_FUD     ; F1SYNCLK   ; 5.311 ; 5.597 ; Rise       ; F1SYNCLK                                       ;
; F1FREQ_PS0     ; F1SYNCLK   ; 5.751 ; 6.025 ; Rise       ; F1SYNCLK                                       ;
; F1FREQ_PS1     ; F1SYNCLK   ; 5.936 ; 6.343 ; Rise       ; F1SYNCLK                                       ;
; F2FREQ_FUD     ; F2SYNCLK   ; 4.535 ; 4.651 ; Rise       ; F2SYNCLK                                       ;
; F2FREQ_PS0     ; F2SYNCLK   ; 4.616 ; 4.735 ; Rise       ; F2SYNCLK                                       ;
; F2FREQ_PS1     ; F2SYNCLK   ; 4.589 ; 4.709 ; Rise       ; F2SYNCLK                                       ;
; F3FREQ_FUD     ; F3SYNCLK   ; 4.548 ; 4.658 ; Rise       ; F3SYNCLK                                       ;
; F3FREQ_PS0     ; F3SYNCLK   ; 4.971 ; 5.150 ; Rise       ; F3SYNCLK                                       ;
; F3FREQ_PS1     ; F3SYNCLK   ; 4.199 ; 4.282 ; Rise       ; F3SYNCLK                                       ;
; INVRUN         ; CLK1       ; 4.337 ; 4.034 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; INVTRANSBUSY   ; CLK1       ; 5.646 ; 5.747 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RD             ; CLK1       ; 3.241 ; 3.121 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; TxD            ; CLK1       ; 3.919 ; 4.172 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; USBDATA[*]     ; CLK1       ; 3.274 ; 3.422 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0]    ; CLK1       ; 3.274 ; 3.422 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1]    ; CLK1       ; 3.219 ; 3.358 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2]    ; CLK1       ; 2.879 ; 2.953 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3]    ; CLK1       ; 2.873 ; 2.952 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4]    ; CLK1       ; 2.864 ; 2.941 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5]    ; CLK1       ; 2.891 ; 2.960 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6]    ; CLK1       ; 2.936 ; 3.027 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7]    ; CLK1       ; 2.950 ; 3.043 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; WR             ; CLK1       ; 3.511 ; 3.360 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; ADOCLK         ; CLK1       ; 2.199 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; ADOCLK         ; CLK1       ;       ; 2.238 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; AMCLK1         ; CLK1       ; 2.198 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK2         ; CLK1       ; 2.161 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK3         ; CLK1       ; 2.180 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS1[*]        ; CLK1       ; 5.032 ; 5.462 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[0]       ; CLK1       ; 4.729 ; 5.024 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[1]       ; CLK1       ; 3.595 ; 3.828 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[2]       ; CLK1       ; 4.362 ; 4.667 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[3]       ; CLK1       ; 4.155 ; 4.434 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[4]       ; CLK1       ; 3.647 ; 3.860 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[5]       ; CLK1       ; 3.575 ; 3.778 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[6]       ; CLK1       ; 5.032 ; 5.462 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[7]       ; CLK1       ; 4.072 ; 4.369 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[8]       ; CLK1       ; 4.666 ; 4.936 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[9]       ; CLK1       ; 3.857 ; 4.122 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS2[*]        ; CLK1       ; 4.920 ; 5.345 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[0]       ; CLK1       ; 3.680 ; 3.865 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[1]       ; CLK1       ; 3.873 ; 4.148 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[2]       ; CLK1       ; 3.636 ; 3.832 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[3]       ; CLK1       ; 4.920 ; 5.345 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[4]       ; CLK1       ; 4.216 ; 4.517 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[5]       ; CLK1       ; 3.842 ; 4.059 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[6]       ; CLK1       ; 4.259 ; 4.568 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[7]       ; CLK1       ; 3.585 ; 3.784 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[8]       ; CLK1       ; 4.606 ; 4.944 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[9]       ; CLK1       ; 4.873 ; 5.298 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS3[*]        ; CLK1       ; 3.160 ; 3.288 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[0]       ; CLK1       ; 2.874 ; 2.950 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[1]       ; CLK1       ; 2.883 ; 2.951 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[2]       ; CLK1       ; 2.943 ; 3.015 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[3]       ; CLK1       ; 2.931 ; 3.009 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[4]       ; CLK1       ; 2.897 ; 2.963 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[5]       ; CLK1       ; 3.116 ; 3.225 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[6]       ; CLK1       ; 3.040 ; 3.156 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[7]       ; CLK1       ; 2.974 ; 3.057 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[8]       ; CLK1       ; 3.160 ; 3.288 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[9]       ; CLK1       ; 3.027 ; 3.137 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1AMP[*]       ; CLK1       ; 5.411 ; 5.840 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[0]      ; CLK1       ; 4.424 ; 4.772 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[1]      ; CLK1       ; 4.222 ; 4.519 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[2]      ; CLK1       ; 5.411 ; 5.840 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[3]      ; CLK1       ; 4.405 ; 4.723 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[4]      ; CLK1       ; 4.904 ; 5.306 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[5]      ; CLK1       ; 4.563 ; 4.897 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[6]      ; CLK1       ; 4.197 ; 4.475 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[7]      ; CLK1       ; 4.392 ; 4.692 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[8]      ; CLK1       ; 4.213 ; 4.491 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[9]      ; CLK1       ; 4.390 ; 4.684 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_ADD[*]  ; CLK1       ; 5.651 ; 6.142 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[0] ; CLK1       ; 4.336 ; 4.648 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[1] ; CLK1       ; 5.651 ; 6.142 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[2] ; CLK1       ; 5.562 ; 6.057 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[3] ; CLK1       ; 4.047 ; 4.311 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[4] ; CLK1       ; 4.176 ; 4.451 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[5] ; CLK1       ; 3.983 ; 4.262 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_D[*]    ; CLK1       ; 4.630 ; 4.942 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[0]   ; CLK1       ; 4.357 ; 4.677 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[1]   ; CLK1       ; 4.630 ; 4.942 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[2]   ; CLK1       ; 4.437 ; 4.793 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[3]   ; CLK1       ; 4.115 ; 4.386 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[4]   ; CLK1       ; 4.394 ; 4.690 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[5]   ; CLK1       ; 4.299 ; 4.551 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[6]   ; CLK1       ; 4.448 ; 4.768 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[7]   ; CLK1       ; 3.827 ; 4.042 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_RST     ; CLK1       ; 4.043 ; 4.328 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_WR      ; CLK1       ; 6.480 ; 6.972 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1GATE         ; CLK1       ; 4.318 ; 4.568 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1TTL[*]       ; CLK1       ; 4.213 ; 4.553 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1TTL[0]      ; CLK1       ; 4.213 ; 4.553 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1TTL[1]      ; CLK1       ; 4.111 ; 4.413 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1UNBLANK_NEG  ; CLK1       ; 5.056 ; 4.671 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1UNBLANK_POS  ; CLK1       ; 4.661 ; 5.046 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2AMP[*]       ; CLK1       ; 4.570 ; 4.884 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[0]      ; CLK1       ; 4.263 ; 4.531 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[1]      ; CLK1       ; 3.906 ; 4.133 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[2]      ; CLK1       ; 3.489 ; 3.672 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[3]      ; CLK1       ; 4.129 ; 4.389 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[4]      ; CLK1       ; 4.108 ; 4.420 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[5]      ; CLK1       ; 4.130 ; 4.398 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[6]      ; CLK1       ; 4.570 ; 4.884 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[7]      ; CLK1       ; 4.365 ; 4.657 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[8]      ; CLK1       ; 3.454 ; 3.630 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[9]      ; CLK1       ; 3.738 ; 3.912 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_ADD[*]  ; CLK1       ; 4.482 ; 4.737 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[0] ; CLK1       ; 4.482 ; 4.737 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[1] ; CLK1       ; 4.275 ; 4.551 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[2] ; CLK1       ; 3.825 ; 4.057 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[3] ; CLK1       ; 3.833 ; 4.037 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[4] ; CLK1       ; 3.571 ; 3.730 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[5] ; CLK1       ; 3.733 ; 3.932 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_D[*]    ; CLK1       ; 4.155 ; 4.416 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[0]   ; CLK1       ; 4.155 ; 4.416 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[1]   ; CLK1       ; 3.606 ; 3.811 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[2]   ; CLK1       ; 3.593 ; 3.804 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[3]   ; CLK1       ; 3.323 ; 3.498 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[4]   ; CLK1       ; 4.028 ; 4.263 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[5]   ; CLK1       ; 3.627 ; 3.834 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[6]   ; CLK1       ; 3.812 ; 4.018 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[7]   ; CLK1       ; 3.406 ; 3.583 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_RST     ; CLK1       ; 3.277 ; 3.418 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_WR      ; CLK1       ; 5.577 ; 6.121 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2GATE         ; CLK1       ; 4.096 ; 4.400 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2TTL[*]       ; CLK1       ; 4.547 ; 4.876 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2TTL[0]      ; CLK1       ; 4.547 ; 4.876 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2TTL[1]      ; CLK1       ; 3.812 ; 4.071 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2UNBLANK_NEG  ; CLK1       ; 4.986 ; 4.622 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2UNBLANK_POS  ; CLK1       ; 4.545 ; 4.904 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3AMP[*]       ; CLK1       ; 4.837 ; 5.108 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[0]      ; CLK1       ; 3.300 ; 3.436 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[1]      ; CLK1       ; 3.491 ; 3.656 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[2]      ; CLK1       ; 3.633 ; 3.864 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[3]      ; CLK1       ; 3.413 ; 3.587 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[4]      ; CLK1       ; 3.307 ; 3.476 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[5]      ; CLK1       ; 3.784 ; 4.006 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[6]      ; CLK1       ; 3.660 ; 3.861 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[7]      ; CLK1       ; 4.470 ; 4.692 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[8]      ; CLK1       ; 4.658 ; 4.887 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[9]      ; CLK1       ; 4.837 ; 5.108 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_ADD[*]  ; CLK1       ; 3.931 ; 4.206 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[0] ; CLK1       ; 3.426 ; 3.591 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[1] ; CLK1       ; 3.412 ; 3.561 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[2] ; CLK1       ; 3.340 ; 3.470 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[3] ; CLK1       ; 3.512 ; 3.692 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[4] ; CLK1       ; 3.426 ; 3.580 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[5] ; CLK1       ; 3.931 ; 4.206 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_D[*]    ; CLK1       ; 4.192 ; 4.493 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[0]   ; CLK1       ; 4.192 ; 4.493 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[1]   ; CLK1       ; 3.753 ; 3.963 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[2]   ; CLK1       ; 4.015 ; 4.244 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[3]   ; CLK1       ; 4.010 ; 4.288 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[4]   ; CLK1       ; 3.493 ; 3.651 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[5]   ; CLK1       ; 3.344 ; 3.491 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[6]   ; CLK1       ; 3.590 ; 3.774 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[7]   ; CLK1       ; 3.078 ; 3.204 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_RST     ; CLK1       ; 2.940 ; 3.028 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_WR      ; CLK1       ; 3.930 ; 4.143 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3GATE         ; CLK1       ; 4.013 ; 4.318 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3TTL[*]       ; CLK1       ; 4.966 ; 5.385 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3TTL[0]      ; CLK1       ; 4.958 ; 5.385 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3TTL[1]      ; CLK1       ; 4.966 ; 5.307 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3UNBLANK_NEG  ; CLK1       ; 6.435 ; 5.879 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3UNBLANK_POS  ; CLK1       ; 5.646 ; 6.166 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZ[*]          ; CLK1       ; 4.134 ; 4.365 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[0]         ; CLK1       ; 3.520 ; 3.683 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[1]         ; CLK1       ; 3.656 ; 3.852 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[2]         ; CLK1       ; 3.576 ; 3.755 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[3]         ; CLK1       ; 3.913 ; 4.156 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[4]         ; CLK1       ; 4.134 ; 4.365 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[5]         ; CLK1       ; 3.136 ; 3.268 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[6]         ; CLK1       ; 3.720 ; 3.897 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[7]         ; CLK1       ; 3.428 ; 3.598 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[8]         ; CLK1       ; 3.594 ; 3.798 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[9]         ; CLK1       ; 3.538 ; 3.717 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZCLK          ; CLK1       ; 2.216 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK1a         ; CLK1       ; 2.206 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK2a         ; CLK1       ; 2.186 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK3a         ; CLK1       ; 2.212 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK1         ; CLK1       ;       ; 2.236 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK2         ; CLK1       ;       ; 2.199 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK3         ; CLK1       ;       ; 2.219 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZCLK          ; CLK1       ;       ; 2.275 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK1a         ; CLK1       ;       ; 2.244 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK2a         ; CLK1       ;       ; 2.225 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK3a         ; CLK1       ;       ; 2.250 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; F1FREQ_FUD     ; F1SYNCLK   ; 5.155 ; 5.431 ; Rise       ; F1SYNCLK                                       ;
; F1FREQ_PS0     ; F1SYNCLK   ; 5.579 ; 5.843 ; Rise       ; F1SYNCLK                                       ;
; F1FREQ_PS1     ; F1SYNCLK   ; 5.756 ; 6.147 ; Rise       ; F1SYNCLK                                       ;
; F2FREQ_FUD     ; F2SYNCLK   ; 4.412 ; 4.524 ; Rise       ; F2SYNCLK                                       ;
; F2FREQ_PS0     ; F2SYNCLK   ; 4.490 ; 4.605 ; Rise       ; F2SYNCLK                                       ;
; F2FREQ_PS1     ; F2SYNCLK   ; 4.464 ; 4.580 ; Rise       ; F2SYNCLK                                       ;
; F3FREQ_FUD     ; F3SYNCLK   ; 4.423 ; 4.531 ; Rise       ; F3SYNCLK                                       ;
; F3FREQ_PS0     ; F3SYNCLK   ; 4.830 ; 5.004 ; Rise       ; F3SYNCLK                                       ;
; F3FREQ_PS1     ; F3SYNCLK   ; 4.088 ; 4.169 ; Rise       ; F3SYNCLK                                       ;
; INVRUN         ; CLK1       ; 4.032 ; 3.741 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; INVTRANSBUSY   ; CLK1       ; 4.680 ; 4.847 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RD             ; CLK1       ; 2.981 ; 2.865 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; TxD            ; CLK1       ; 3.630 ; 3.873 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; USBDATA[*]     ; CLK1       ; 2.619 ; 2.692 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0]    ; CLK1       ; 3.012 ; 3.155 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1]    ; CLK1       ; 2.959 ; 3.093 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2]    ; CLK1       ; 2.633 ; 2.704 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3]    ; CLK1       ; 2.627 ; 2.703 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4]    ; CLK1       ; 2.619 ; 2.692 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5]    ; CLK1       ; 2.643 ; 2.710 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6]    ; CLK1       ; 2.687 ; 2.775 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7]    ; CLK1       ; 2.701 ; 2.791 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; WR             ; CLK1       ; 3.240 ; 3.094 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; ADOCLK         ; CLK1       ; 1.986 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; ADOCLK         ; CLK1       ;       ; 2.024 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; AMCLK1         ; CLK1       ; 1.985 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK2         ; CLK1       ; 1.948 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK3         ; CLK1       ; 1.968 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS1[*]        ; CLK1       ; 3.303 ; 3.499 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[0]       ; CLK1       ; 4.411 ; 4.695 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[1]       ; CLK1       ; 3.323 ; 3.547 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[2]       ; CLK1       ; 4.059 ; 4.353 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[3]       ; CLK1       ; 3.859 ; 4.128 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[4]       ; CLK1       ; 3.372 ; 3.577 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[5]       ; CLK1       ; 3.303 ; 3.499 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[6]       ; CLK1       ; 4.700 ; 5.114 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[7]       ; CLK1       ; 3.779 ; 4.065 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[8]       ; CLK1       ; 4.349 ; 4.610 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[9]       ; CLK1       ; 3.571 ; 3.827 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS2[*]        ; CLK1       ; 3.311 ; 3.502 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[0]       ; CLK1       ; 3.401 ; 3.579 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[1]       ; CLK1       ; 3.586 ; 3.851 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[2]       ; CLK1       ; 3.360 ; 3.547 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[3]       ; CLK1       ; 4.591 ; 5.000 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[4]       ; CLK1       ; 3.915 ; 4.205 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[5]       ; CLK1       ; 3.558 ; 3.765 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[6]       ; CLK1       ; 3.958 ; 4.255 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[7]       ; CLK1       ; 3.311 ; 3.502 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[8]       ; CLK1       ; 4.290 ; 4.616 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[9]       ; CLK1       ; 4.545 ; 4.954 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS3[*]        ; CLK1       ; 2.628 ; 2.701 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[0]       ; CLK1       ; 2.628 ; 2.701 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[1]       ; CLK1       ; 2.636 ; 2.702 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[2]       ; CLK1       ; 2.694 ; 2.763 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[3]       ; CLK1       ; 2.683 ; 2.758 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[4]       ; CLK1       ; 2.649 ; 2.714 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[5]       ; CLK1       ; 2.861 ; 2.966 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[6]       ; CLK1       ; 2.787 ; 2.899 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[7]       ; CLK1       ; 2.723 ; 2.804 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[8]       ; CLK1       ; 2.901 ; 3.025 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[9]       ; CLK1       ; 2.775 ; 2.881 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1AMP[*]       ; CLK1       ; 3.897 ; 4.164 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[0]      ; CLK1       ; 4.116 ; 4.450 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[1]      ; CLK1       ; 3.922 ; 4.207 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[2]      ; CLK1       ; 5.063 ; 5.475 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[3]      ; CLK1       ; 4.097 ; 4.403 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[4]      ; CLK1       ; 4.575 ; 4.961 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[5]      ; CLK1       ; 4.248 ; 4.569 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[6]      ; CLK1       ; 3.897 ; 4.164 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[7]      ; CLK1       ; 4.084 ; 4.372 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[8]      ; CLK1       ; 3.912 ; 4.179 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[9]      ; CLK1       ; 4.082 ; 4.364 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_ADD[*]  ; CLK1       ; 3.694 ; 3.962 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[0] ; CLK1       ; 4.032 ; 4.332 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[1] ; CLK1       ; 5.294 ; 5.766 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[2] ; CLK1       ; 5.209 ; 5.685 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[3] ; CLK1       ; 3.755 ; 4.009 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[4] ; CLK1       ; 3.879 ; 4.143 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[5] ; CLK1       ; 3.694 ; 3.962 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_D[*]    ; CLK1       ; 3.544 ; 3.752 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[0]   ; CLK1       ; 4.051 ; 4.358 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[1]   ; CLK1       ; 4.313 ; 4.613 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[2]   ; CLK1       ; 4.128 ; 4.470 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[3]   ; CLK1       ; 3.818 ; 4.079 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[4]   ; CLK1       ; 4.088 ; 4.372 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[5]   ; CLK1       ; 3.996 ; 4.238 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[6]   ; CLK1       ; 4.141 ; 4.449 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[7]   ; CLK1       ; 3.544 ; 3.752 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_RST     ; CLK1       ; 3.752 ; 4.027 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_WR      ; CLK1       ; 6.090 ; 6.563 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1GATE         ; CLK1       ; 4.014 ; 4.256 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1TTL[*]       ; CLK1       ; 3.816 ; 4.107 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1TTL[0]      ; CLK1       ; 3.914 ; 4.241 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1TTL[1]      ; CLK1       ; 3.816 ; 4.107 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1UNBLANK_NEG  ; CLK1       ; 4.725 ; 4.354 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1UNBLANK_POS  ; CLK1       ; 4.344 ; 4.715 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2AMP[*]       ; CLK1       ; 3.184 ; 3.353 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[0]      ; CLK1       ; 3.961 ; 4.218 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[1]      ; CLK1       ; 3.618 ; 3.836 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[2]      ; CLK1       ; 3.218 ; 3.394 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[3]      ; CLK1       ; 3.831 ; 4.081 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[4]      ; CLK1       ; 3.812 ; 4.111 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[5]      ; CLK1       ; 3.832 ; 4.090 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[6]      ; CLK1       ; 4.254 ; 4.556 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[7]      ; CLK1       ; 4.058 ; 4.339 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[8]      ; CLK1       ; 3.184 ; 3.353 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[9]      ; CLK1       ; 3.457 ; 3.625 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_ADD[*]  ; CLK1       ; 3.296 ; 3.449 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[0] ; CLK1       ; 4.172 ; 4.418 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[1] ; CLK1       ; 3.973 ; 4.238 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[2] ; CLK1       ; 3.540 ; 3.763 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[3] ; CLK1       ; 3.548 ; 3.743 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[4] ; CLK1       ; 3.296 ; 3.449 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[5] ; CLK1       ; 3.451 ; 3.643 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_D[*]    ; CLK1       ; 3.059 ; 3.228 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[0]   ; CLK1       ; 3.857 ; 4.108 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[1]   ; CLK1       ; 3.331 ; 3.528 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[2]   ; CLK1       ; 3.318 ; 3.521 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[3]   ; CLK1       ; 3.059 ; 3.228 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[4]   ; CLK1       ; 3.735 ; 3.961 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[5]   ; CLK1       ; 3.350 ; 3.550 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[6]   ; CLK1       ; 3.528 ; 3.726 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[7]   ; CLK1       ; 3.139 ; 3.311 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_RST     ; CLK1       ; 3.017 ; 3.155 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_WR      ; CLK1       ; 5.223 ; 5.746 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2GATE         ; CLK1       ; 3.799 ; 4.092 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2TTL[*]       ; CLK1       ; 3.530 ; 3.781 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2TTL[0]      ; CLK1       ; 4.236 ; 4.553 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2TTL[1]      ; CLK1       ; 3.530 ; 3.781 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2UNBLANK_NEG  ; CLK1       ; 4.659 ; 4.309 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2UNBLANK_POS  ; CLK1       ; 4.233 ; 4.579 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3AMP[*]       ; CLK1       ; 3.037 ; 3.168 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[0]      ; CLK1       ; 3.037 ; 3.168 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[1]      ; CLK1       ; 3.220 ; 3.379 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[2]      ; CLK1       ; 3.356 ; 3.578 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[3]      ; CLK1       ; 3.145 ; 3.312 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[4]      ; CLK1       ; 3.042 ; 3.205 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[5]      ; CLK1       ; 3.500 ; 3.713 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[6]      ; CLK1       ; 3.381 ; 3.574 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[7]      ; CLK1       ; 4.196 ; 4.412 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[8]      ; CLK1       ; 4.375 ; 4.598 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[9]      ; CLK1       ; 4.547 ; 4.810 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_ADD[*]  ; CLK1       ; 3.077 ; 3.202 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[0] ; CLK1       ; 3.160 ; 3.319 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[1] ; CLK1       ; 3.146 ; 3.290 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[2] ; CLK1       ; 3.077 ; 3.202 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[3] ; CLK1       ; 3.241 ; 3.415 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[4] ; CLK1       ; 3.159 ; 3.308 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[5] ; CLK1       ; 3.642 ; 3.906 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_D[*]    ; CLK1       ; 2.825 ; 2.947 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[0]   ; CLK1       ; 3.892 ; 4.182 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[1]   ; CLK1       ; 3.471 ; 3.673 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[2]   ; CLK1       ; 3.722 ; 3.942 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[3]   ; CLK1       ; 3.720 ; 3.987 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[4]   ; CLK1       ; 3.223 ; 3.376 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[5]   ; CLK1       ; 3.080 ; 3.222 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[6]   ; CLK1       ; 3.315 ; 3.494 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[7]   ; CLK1       ; 2.825 ; 2.947 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_RST     ; CLK1       ; 2.692 ; 2.779 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_WR      ; CLK1       ; 3.643 ; 3.849 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3GATE         ; CLK1       ; 3.722 ; 4.015 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3TTL[*]       ; CLK1       ; 4.629 ; 5.001 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3TTL[0]      ; CLK1       ; 4.629 ; 5.041 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3TTL[1]      ; CLK1       ; 4.671 ; 5.001 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3UNBLANK_NEG  ; CLK1       ; 6.048 ; 5.513 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3UNBLANK_POS  ; CLK1       ; 5.290 ; 5.790 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZ[*]          ; CLK1       ; 2.881 ; 3.008 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[0]         ; CLK1       ; 3.247 ; 3.404 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[1]         ; CLK1       ; 3.380 ; 3.570 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[2]         ; CLK1       ; 3.303 ; 3.476 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[3]         ; CLK1       ; 3.626 ; 3.861 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[4]         ; CLK1       ; 3.838 ; 4.061 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[5]         ; CLK1       ; 2.881 ; 3.008 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[6]         ; CLK1       ; 3.441 ; 3.613 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[7]         ; CLK1       ; 3.160 ; 3.324 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[8]         ; CLK1       ; 3.320 ; 3.517 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[9]         ; CLK1       ; 3.267 ; 3.440 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZCLK          ; CLK1       ; 2.003 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK1a         ; CLK1       ; 1.993 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK2a         ; CLK1       ; 1.973 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK3a         ; CLK1       ; 1.999 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK1         ; CLK1       ;       ; 2.021 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK2         ; CLK1       ;       ; 1.985 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK3         ; CLK1       ;       ; 2.004 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZCLK          ; CLK1       ;       ; 2.061 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK1a         ; CLK1       ;       ; 2.030 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK2a         ; CLK1       ;       ; 2.010 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK3a         ; CLK1       ;       ; 2.036 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                    ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; USBDATA[*]  ; CLK1       ; 3.656 ; 3.653 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0] ; CLK1       ; 3.926 ; 3.923 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1] ; CLK1       ; 4.040 ; 4.037 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2] ; CLK1       ; 3.656 ; 3.653 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3] ; CLK1       ; 3.666 ; 3.663 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4] ; CLK1       ; 3.656 ; 3.653 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5] ; CLK1       ; 3.666 ; 3.663 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6] ; CLK1       ; 4.036 ; 4.033 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7] ; CLK1       ; 4.046 ; 4.043 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                            ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; USBDATA[*]  ; CLK1       ; 2.573 ; 2.573 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0] ; CLK1       ; 2.832 ; 2.832 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1] ; CLK1       ; 2.942 ; 2.942 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2] ; CLK1       ; 2.573 ; 2.573 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3] ; CLK1       ; 2.583 ; 2.583 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4] ; CLK1       ; 2.573 ; 2.573 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5] ; CLK1       ; 2.583 ; 2.583 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6] ; CLK1       ; 2.937 ; 2.937 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7] ; CLK1       ; 2.947 ; 2.947 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                           ;
+-------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-----------+-----------+------------+------------------------------------------------+
; USBDATA[*]  ; CLK1       ; 3.711     ; 3.711     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0] ; CLK1       ; 4.028     ; 4.028     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1] ; CLK1       ; 4.166     ; 4.166     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2] ; CLK1       ; 3.711     ; 3.711     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3] ; CLK1       ; 3.721     ; 3.721     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4] ; CLK1       ; 3.711     ; 3.711     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5] ; CLK1       ; 3.721     ; 3.721     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6] ; CLK1       ; 4.143     ; 4.143     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7] ; CLK1       ; 4.153     ; 4.153     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-----------+-----------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                   ;
+-------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-----------+-----------+------------+------------------------------------------------+
; USBDATA[*]  ; CLK1       ; 2.625     ; 2.691     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0] ; CLK1       ; 2.931     ; 2.997     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1] ; CLK1       ; 3.063     ; 3.129     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2] ; CLK1       ; 2.625     ; 2.691     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3] ; CLK1       ; 2.635     ; 2.701     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4] ; CLK1       ; 2.625     ; 2.691     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5] ; CLK1       ; 2.635     ; 2.701     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6] ; CLK1       ; 3.040     ; 3.106     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7] ; CLK1       ; 3.050     ; 3.116     ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-----------+-----------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+-------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                           ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                ; -3.470    ; -1.119 ; N/A      ; N/A     ; -3.000              ;
;  CLK1                                           ; N/A       ; N/A    ; N/A      ; N/A     ; 49.600              ;
;  F1SYNCLK                                       ; -0.367    ; -0.993 ; N/A      ; N/A     ; -3.000              ;
;  F2SYNCLK                                       ; -0.208    ; -1.117 ; N/A      ; N/A     ; -3.000              ;
;  F3SYNCLK                                       ; -0.361    ; -1.119 ; N/A      ; N/A     ; -3.000              ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; -1.743    ; 0.146  ; N/A      ; N/A     ; 24.633              ;
;  U1|altpll_component|auto_generated|pll1|clk[1] ; 2.508     ; 0.183  ; N/A      ; N/A     ; 5.797               ;
;  U1|altpll_component|auto_generated|pll1|clk[2] ; -3.470    ; 0.171  ; N/A      ; N/A     ; 2.049               ;
; Design-wide TNS                                 ; -1762.239 ; -9.199 ; 0.0      ; 0.0     ; -22.383             ;
;  CLK1                                           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  F1SYNCLK                                       ; -0.775    ; -2.754 ; N/A      ; N/A     ; -7.461              ;
;  F2SYNCLK                                       ; -0.551    ; -3.319 ; N/A      ; N/A     ; -7.461              ;
;  F3SYNCLK                                       ; -0.735    ; -3.126 ; N/A      ; N/A     ; -7.461              ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; -20.427   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  U1|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  U1|altpll_component|auto_generated|pll1|clk[2] ; -1740.474 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; RST       ; CLK1       ; 21.102 ; 20.452 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RXF       ; CLK1       ; 3.533  ; 3.838  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RxD       ; CLK1       ; 7.321  ; 7.647  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; TXE       ; CLK1       ; 3.517  ; 3.788  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; SIG[*]    ; CLK1       ; 4.484  ; 4.783  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[0]   ; CLK1       ; 3.083  ; 3.279  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[1]   ; CLK1       ; 3.838  ; 4.128  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[2]   ; CLK1       ; 3.515  ; 3.768  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[3]   ; CLK1       ; 2.762  ; 2.999  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[4]   ; CLK1       ; 2.778  ; 3.027  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[5]   ; CLK1       ; 2.838  ; 3.075  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[6]   ; CLK1       ; 2.800  ; 3.045  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[7]   ; CLK1       ; 3.089  ; 3.317  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[8]   ; CLK1       ; 3.144  ; 3.365  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[9]   ; CLK1       ; 3.577  ; 3.831  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[10]  ; CLK1       ; 3.729  ; 4.008  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[11]  ; CLK1       ; 4.484  ; 4.783  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[12]  ; CLK1       ; 3.790  ; 3.974  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[13]  ; CLK1       ; 3.915  ; 4.186  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; RST       ; CLK1       ; 11.397 ; 11.799 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; TRIG_E    ; CLK1       ; 5.495  ; 5.619  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; RST       ; CLK1       ; -1.491 ; -2.176 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RXF       ; CLK1       ; -1.198 ; -1.835 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RxD       ; CLK1       ; -2.112 ; -2.903 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; TXE       ; CLK1       ; -1.189 ; -1.816 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; SIG[*]    ; CLK1       ; -0.878 ; -1.427 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[0]   ; CLK1       ; -0.994 ; -1.565 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[1]   ; CLK1       ; -1.317 ; -1.962 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[2]   ; CLK1       ; -1.191 ; -1.803 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[3]   ; CLK1       ; -0.878 ; -1.427 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[4]   ; CLK1       ; -0.881 ; -1.441 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[5]   ; CLK1       ; -0.910 ; -1.470 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[6]   ; CLK1       ; -0.899 ; -1.460 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[7]   ; CLK1       ; -1.002 ; -1.587 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[8]   ; CLK1       ; -1.019 ; -1.605 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[9]   ; CLK1       ; -1.214 ; -1.838 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[10]  ; CLK1       ; -1.276 ; -1.898 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[11]  ; CLK1       ; -1.615 ; -2.317 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[12]  ; CLK1       ; -1.270 ; -1.900 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
;  SIG[13]  ; CLK1       ; -1.329 ; -1.989 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; RST       ; CLK1       ; -1.954 ; -2.740 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; TRIG_E    ; CLK1       ; -1.945 ; -2.675 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; F1FREQ_FUD     ; F1SYNCLK   ; 11.428 ; 11.299 ; Rise       ; F1SYNCLK                                       ;
; F1FREQ_PS0     ; F1SYNCLK   ; 12.729 ; 12.218 ; Rise       ; F1SYNCLK                                       ;
; F1FREQ_PS1     ; F1SYNCLK   ; 12.792 ; 12.750 ; Rise       ; F1SYNCLK                                       ;
; F2FREQ_FUD     ; F2SYNCLK   ; 9.703  ; 9.598  ; Rise       ; F2SYNCLK                                       ;
; F2FREQ_PS0     ; F2SYNCLK   ; 9.801  ; 9.726  ; Rise       ; F2SYNCLK                                       ;
; F2FREQ_PS1     ; F2SYNCLK   ; 9.785  ; 9.694  ; Rise       ; F2SYNCLK                                       ;
; F3FREQ_FUD     ; F3SYNCLK   ; 9.786  ; 9.663  ; Rise       ; F3SYNCLK                                       ;
; F3FREQ_PS0     ; F3SYNCLK   ; 10.716 ; 10.639 ; Rise       ; F3SYNCLK                                       ;
; F3FREQ_PS1     ; F3SYNCLK   ; 9.000  ; 8.962  ; Rise       ; F3SYNCLK                                       ;
; INVRUN         ; CLK1       ; 8.474  ; 8.436  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; INVTRANSBUSY   ; CLK1       ; 11.937 ; 11.966 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RD             ; CLK1       ; 6.388  ; 6.463  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; TxD            ; CLK1       ; 8.336  ; 8.206  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; USBDATA[*]     ; CLK1       ; 6.809  ; 6.711  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0]    ; CLK1       ; 6.809  ; 6.711  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1]    ; CLK1       ; 6.615  ; 6.552  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2]    ; CLK1       ; 5.924  ; 5.813  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3]    ; CLK1       ; 5.886  ; 5.769  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4]    ; CLK1       ; 5.876  ; 5.761  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5]    ; CLK1       ; 5.910  ; 5.813  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6]    ; CLK1       ; 6.022  ; 5.910  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7]    ; CLK1       ; 6.051  ; 5.938  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; WR             ; CLK1       ; 6.891  ; 7.069  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; ADOCLK         ; CLK1       ; 4.291  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; ADOCLK         ; CLK1       ;        ; 4.161  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; AMCLK1         ; CLK1       ; 4.287  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK2         ; CLK1       ; 4.249  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK3         ; CLK1       ; 4.273  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS1[*]        ; CLK1       ; 10.890 ; 10.621 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[0]       ; CLK1       ; 10.369 ; 9.782  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[1]       ; CLK1       ; 7.440  ; 7.442  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[2]       ; CLK1       ; 9.505  ; 9.171  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[3]       ; CLK1       ; 8.868  ; 8.582  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[4]       ; CLK1       ; 7.599  ; 7.518  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[5]       ; CLK1       ; 7.473  ; 7.392  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[6]       ; CLK1       ; 10.890 ; 10.621 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[7]       ; CLK1       ; 8.621  ; 8.554  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[8]       ; CLK1       ; 10.341 ; 9.651  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[9]       ; CLK1       ; 8.319  ; 8.094  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS2[*]        ; CLK1       ; 10.639 ; 10.546 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[0]       ; CLK1       ; 7.872  ; 7.650  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[1]       ; CLK1       ; 8.158  ; 8.156  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[2]       ; CLK1       ; 7.739  ; 7.625  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[3]       ; CLK1       ; 10.639 ; 10.546 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[4]       ; CLK1       ; 9.028  ; 8.894  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[5]       ; CLK1       ; 8.216  ; 7.967  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[6]       ; CLK1       ; 9.263  ; 9.013  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[7]       ; CLK1       ; 7.572  ; 7.458  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[8]       ; CLK1       ; 9.863  ; 9.742  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[9]       ; CLK1       ; 10.567 ; 10.478 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS3[*]        ; CLK1       ; 6.635  ; 6.484  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[0]       ; CLK1       ; 5.935  ; 5.819  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[1]       ; CLK1       ; 5.914  ; 5.819  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[2]       ; CLK1       ; 6.087  ; 5.947  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[3]       ; CLK1       ; 6.091  ; 5.952  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[4]       ; CLK1       ; 6.012  ; 5.842  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[5]       ; CLK1       ; 6.528  ; 6.331  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[6]       ; CLK1       ; 6.325  ; 6.231  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[7]       ; CLK1       ; 6.147  ; 6.028  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[8]       ; CLK1       ; 6.635  ; 6.484  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[9]       ; CLK1       ; 6.291  ; 6.197  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1AMP[*]       ; CLK1       ; 11.689 ; 11.430 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[0]      ; CLK1       ; 9.385  ; 9.339  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[1]      ; CLK1       ; 9.003  ; 8.794  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[2]      ; CLK1       ; 11.689 ; 11.430 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[3]      ; CLK1       ; 9.315  ; 9.158  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[4]      ; CLK1       ; 10.472 ; 10.392 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[5]      ; CLK1       ; 10.059 ; 9.558  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[6]      ; CLK1       ; 8.889  ; 8.783  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[7]      ; CLK1       ; 9.397  ; 9.141  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[8]      ; CLK1       ; 9.156  ; 8.919  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[9]      ; CLK1       ; 9.536  ; 9.104  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_ADD[*]  ; CLK1       ; 12.209 ; 12.024 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[0] ; CLK1       ; 9.151  ; 9.114  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[1] ; CLK1       ; 12.209 ; 12.024 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[2] ; CLK1       ; 12.065 ; 11.812 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[3] ; CLK1       ; 8.490  ; 8.445  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[4] ; CLK1       ; 8.961  ; 8.779  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[5] ; CLK1       ; 8.314  ; 8.329  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_D[*]    ; CLK1       ; 9.869  ; 9.623  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[0]   ; CLK1       ; 9.274  ; 9.027  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[1]   ; CLK1       ; 9.869  ; 9.623  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[2]   ; CLK1       ; 9.365  ; 9.339  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[3]   ; CLK1       ; 8.835  ; 8.552  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[4]   ; CLK1       ; 9.519  ; 9.245  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[5]   ; CLK1       ; 9.266  ; 8.894  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[6]   ; CLK1       ; 9.817  ; 9.326  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[7]   ; CLK1       ; 8.174  ; 7.960  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_RST     ; CLK1       ; 8.818  ; 8.499  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_WR      ; CLK1       ; 14.349 ; 13.483 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1GATE         ; CLK1       ; 9.439  ; 8.973  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1TTL[*]       ; CLK1       ; 8.782  ; 8.870  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1TTL[0]      ; CLK1       ; 8.782  ; 8.870  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1TTL[1]      ; CLK1       ; 8.718  ; 8.578  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1UNBLANK_NEG  ; CLK1       ; 9.908  ; 10.035 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1UNBLANK_POS  ; CLK1       ; 10.025 ; 9.898  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2AMP[*]       ; CLK1       ; 9.823  ; 9.525  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[0]      ; CLK1       ; 9.108  ; 8.850  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[1]      ; CLK1       ; 8.464  ; 8.134  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[2]      ; CLK1       ; 7.419  ; 7.273  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[3]      ; CLK1       ; 9.005  ; 8.652  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[4]      ; CLK1       ; 8.691  ; 8.748  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[5]      ; CLK1       ; 9.033  ; 8.647  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[6]      ; CLK1       ; 9.823  ; 9.525  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[7]      ; CLK1       ; 9.329  ; 9.006  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[8]      ; CLK1       ; 7.237  ; 7.160  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[9]      ; CLK1       ; 7.944  ; 7.669  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_ADD[*]  ; CLK1       ; 9.793  ; 9.303  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[0] ; CLK1       ; 9.793  ; 9.303  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[1] ; CLK1       ; 9.308  ; 8.935  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[2] ; CLK1       ; 8.029  ; 7.876  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[3] ; CLK1       ; 8.119  ; 7.928  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[4] ; CLK1       ; 7.510  ; 7.357  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[5] ; CLK1       ; 7.861  ; 7.703  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_D[*]    ; CLK1       ; 9.050  ; 8.712  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[0]   ; CLK1       ; 9.050  ; 8.712  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[1]   ; CLK1       ; 7.598  ; 7.478  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[2]   ; CLK1       ; 7.594  ; 7.530  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[3]   ; CLK1       ; 6.927  ; 6.909  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[4]   ; CLK1       ; 8.649  ; 8.349  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[5]   ; CLK1       ; 7.631  ; 7.545  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[6]   ; CLK1       ; 8.014  ; 7.843  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[7]   ; CLK1       ; 7.149  ; 7.017  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_RST     ; CLK1       ; 6.777  ; 6.666  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_WR      ; CLK1       ; 12.090 ; 11.894 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2GATE         ; CLK1       ; 8.630  ; 8.600  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2TTL[*]       ; CLK1       ; 9.877  ; 9.573  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2TTL[0]      ; CLK1       ; 9.877  ; 9.573  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2TTL[1]      ; CLK1       ; 7.991  ; 7.966  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2UNBLANK_NEG  ; CLK1       ; 9.713  ; 10.019 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2UNBLANK_POS  ; CLK1       ; 9.904  ; 9.592  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3AMP[*]       ; CLK1       ; 9.895  ; 9.708  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[0]      ; CLK1       ; 6.935  ; 6.791  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[1]      ; CLK1       ; 7.425  ; 7.260  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[2]      ; CLK1       ; 7.630  ; 7.566  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[3]      ; CLK1       ; 7.250  ; 7.064  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[4]      ; CLK1       ; 6.931  ; 6.799  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[5]      ; CLK1       ; 7.920  ; 7.720  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[6]      ; CLK1       ; 7.768  ; 7.615  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[7]      ; CLK1       ; 8.941  ; 8.811  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[8]      ; CLK1       ; 9.451  ; 9.266  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[9]      ; CLK1       ; 9.895  ; 9.708  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_ADD[*]  ; CLK1       ; 8.331  ; 8.262  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[0] ; CLK1       ; 7.124  ; 6.994  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[1] ; CLK1       ; 7.132  ; 6.961  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[2] ; CLK1       ; 6.871  ; 6.743  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[3] ; CLK1       ; 7.314  ; 7.180  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[4] ; CLK1       ; 7.103  ; 6.960  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[5] ; CLK1       ; 8.331  ; 8.262  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_D[*]    ; CLK1       ; 8.887  ; 8.856  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[0]   ; CLK1       ; 8.887  ; 8.856  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[1]   ; CLK1       ; 8.085  ; 7.899  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[2]   ; CLK1       ; 8.558  ; 8.340  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[3]   ; CLK1       ; 8.336  ; 8.284  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[4]   ; CLK1       ; 7.247  ; 7.150  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[5]   ; CLK1       ; 7.011  ; 6.869  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[6]   ; CLK1       ; 7.549  ; 7.366  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[7]   ; CLK1       ; 6.379  ; 6.263  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_RST     ; CLK1       ; 6.041  ; 5.936  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_WR      ; CLK1       ; 8.370  ; 8.073  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3GATE         ; CLK1       ; 8.493  ; 8.435  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3TTL[*]       ; CLK1       ; 10.560 ; 10.478 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3TTL[0]      ; CLK1       ; 10.560 ; 10.478 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3TTL[1]      ; CLK1       ; 9.955  ; 10.037 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3UNBLANK_NEG  ; CLK1       ; 12.512 ; 13.060 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3UNBLANK_POS  ; CLK1       ; 12.379 ; 11.942 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZ[*]          ; CLK1       ; 8.749  ; 8.478  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[0]         ; CLK1       ; 7.462  ; 7.224  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[1]         ; CLK1       ; 7.630  ; 7.489  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[2]         ; CLK1       ; 7.528  ; 7.342  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[3]         ; CLK1       ; 8.320  ; 8.061  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[4]         ; CLK1       ; 8.749  ; 8.478  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[5]         ; CLK1       ; 6.437  ; 6.382  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[6]         ; CLK1       ; 7.887  ; 7.571  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[7]         ; CLK1       ; 7.155  ; 7.056  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[8]         ; CLK1       ; 7.536  ; 7.421  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[9]         ; CLK1       ; 7.324  ; 7.242  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZCLK          ; CLK1       ; 4.262  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK1a         ; CLK1       ; 4.291  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK2a         ; CLK1       ; 4.271  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK3a         ; CLK1       ; 4.296  ;        ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK1         ; CLK1       ;        ; 4.157  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK2         ; CLK1       ;        ; 4.117  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK3         ; CLK1       ;        ; 4.136  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZCLK          ; CLK1       ;        ; 4.210  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK1a         ; CLK1       ;        ; 4.165  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK2a         ; CLK1       ;        ; 4.145  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK3a         ; CLK1       ;        ; 4.169  ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; F1FREQ_FUD     ; F1SYNCLK   ; 5.155 ; 5.431 ; Rise       ; F1SYNCLK                                       ;
; F1FREQ_PS0     ; F1SYNCLK   ; 5.579 ; 5.843 ; Rise       ; F1SYNCLK                                       ;
; F1FREQ_PS1     ; F1SYNCLK   ; 5.756 ; 6.147 ; Rise       ; F1SYNCLK                                       ;
; F2FREQ_FUD     ; F2SYNCLK   ; 4.412 ; 4.524 ; Rise       ; F2SYNCLK                                       ;
; F2FREQ_PS0     ; F2SYNCLK   ; 4.490 ; 4.605 ; Rise       ; F2SYNCLK                                       ;
; F2FREQ_PS1     ; F2SYNCLK   ; 4.464 ; 4.580 ; Rise       ; F2SYNCLK                                       ;
; F3FREQ_FUD     ; F3SYNCLK   ; 4.423 ; 4.531 ; Rise       ; F3SYNCLK                                       ;
; F3FREQ_PS0     ; F3SYNCLK   ; 4.830 ; 5.004 ; Rise       ; F3SYNCLK                                       ;
; F3FREQ_PS1     ; F3SYNCLK   ; 4.088 ; 4.169 ; Rise       ; F3SYNCLK                                       ;
; INVRUN         ; CLK1       ; 4.032 ; 3.741 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; INVTRANSBUSY   ; CLK1       ; 4.680 ; 4.847 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; RD             ; CLK1       ; 2.981 ; 2.865 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; TxD            ; CLK1       ; 3.630 ; 3.873 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; USBDATA[*]     ; CLK1       ; 2.619 ; 2.692 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[0]    ; CLK1       ; 3.012 ; 3.155 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[1]    ; CLK1       ; 2.959 ; 3.093 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[2]    ; CLK1       ; 2.633 ; 2.704 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[3]    ; CLK1       ; 2.627 ; 2.703 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[4]    ; CLK1       ; 2.619 ; 2.692 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[5]    ; CLK1       ; 2.643 ; 2.710 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[6]    ; CLK1       ; 2.687 ; 2.775 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
;  USBDATA[7]    ; CLK1       ; 2.701 ; 2.791 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; WR             ; CLK1       ; 3.240 ; 3.094 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; ADOCLK         ; CLK1       ; 1.986 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; ADOCLK         ; CLK1       ;       ; 2.024 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[1] ;
; AMCLK1         ; CLK1       ; 1.985 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK2         ; CLK1       ; 1.948 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK3         ; CLK1       ; 1.968 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS1[*]        ; CLK1       ; 3.303 ; 3.499 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[0]       ; CLK1       ; 4.411 ; 4.695 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[1]       ; CLK1       ; 3.323 ; 3.547 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[2]       ; CLK1       ; 4.059 ; 4.353 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[3]       ; CLK1       ; 3.859 ; 4.128 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[4]       ; CLK1       ; 3.372 ; 3.577 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[5]       ; CLK1       ; 3.303 ; 3.499 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[6]       ; CLK1       ; 4.700 ; 5.114 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[7]       ; CLK1       ; 3.779 ; 4.065 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[8]       ; CLK1       ; 4.349 ; 4.610 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS1[9]       ; CLK1       ; 3.571 ; 3.827 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS2[*]        ; CLK1       ; 3.311 ; 3.502 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[0]       ; CLK1       ; 3.401 ; 3.579 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[1]       ; CLK1       ; 3.586 ; 3.851 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[2]       ; CLK1       ; 3.360 ; 3.547 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[3]       ; CLK1       ; 4.591 ; 5.000 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[4]       ; CLK1       ; 3.915 ; 4.205 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[5]       ; CLK1       ; 3.558 ; 3.765 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[6]       ; CLK1       ; 3.958 ; 4.255 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[7]       ; CLK1       ; 3.311 ; 3.502 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[8]       ; CLK1       ; 4.290 ; 4.616 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS2[9]       ; CLK1       ; 4.545 ; 4.954 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; COS3[*]        ; CLK1       ; 2.628 ; 2.701 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[0]       ; CLK1       ; 2.628 ; 2.701 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[1]       ; CLK1       ; 2.636 ; 2.702 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[2]       ; CLK1       ; 2.694 ; 2.763 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[3]       ; CLK1       ; 2.683 ; 2.758 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[4]       ; CLK1       ; 2.649 ; 2.714 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[5]       ; CLK1       ; 2.861 ; 2.966 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[6]       ; CLK1       ; 2.787 ; 2.899 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[7]       ; CLK1       ; 2.723 ; 2.804 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[8]       ; CLK1       ; 2.901 ; 3.025 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  COS3[9]       ; CLK1       ; 2.775 ; 2.881 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1AMP[*]       ; CLK1       ; 3.897 ; 4.164 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[0]      ; CLK1       ; 4.116 ; 4.450 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[1]      ; CLK1       ; 3.922 ; 4.207 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[2]      ; CLK1       ; 5.063 ; 5.475 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[3]      ; CLK1       ; 4.097 ; 4.403 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[4]      ; CLK1       ; 4.575 ; 4.961 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[5]      ; CLK1       ; 4.248 ; 4.569 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[6]      ; CLK1       ; 3.897 ; 4.164 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[7]      ; CLK1       ; 4.084 ; 4.372 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[8]      ; CLK1       ; 3.912 ; 4.179 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1AMP[9]      ; CLK1       ; 4.082 ; 4.364 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_ADD[*]  ; CLK1       ; 3.694 ; 3.962 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[0] ; CLK1       ; 4.032 ; 4.332 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[1] ; CLK1       ; 5.294 ; 5.766 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[2] ; CLK1       ; 5.209 ; 5.685 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[3] ; CLK1       ; 3.755 ; 4.009 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[4] ; CLK1       ; 3.879 ; 4.143 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_ADD[5] ; CLK1       ; 3.694 ; 3.962 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_D[*]    ; CLK1       ; 3.544 ; 3.752 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[0]   ; CLK1       ; 4.051 ; 4.358 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[1]   ; CLK1       ; 4.313 ; 4.613 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[2]   ; CLK1       ; 4.128 ; 4.470 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[3]   ; CLK1       ; 3.818 ; 4.079 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[4]   ; CLK1       ; 4.088 ; 4.372 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[5]   ; CLK1       ; 3.996 ; 4.238 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[6]   ; CLK1       ; 4.141 ; 4.449 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1FREQ_D[7]   ; CLK1       ; 3.544 ; 3.752 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_RST     ; CLK1       ; 3.752 ; 4.027 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1FREQ_WR      ; CLK1       ; 6.090 ; 6.563 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1GATE         ; CLK1       ; 4.014 ; 4.256 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1TTL[*]       ; CLK1       ; 3.816 ; 4.107 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1TTL[0]      ; CLK1       ; 3.914 ; 4.241 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F1TTL[1]      ; CLK1       ; 3.816 ; 4.107 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1UNBLANK_NEG  ; CLK1       ; 4.725 ; 4.354 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F1UNBLANK_POS  ; CLK1       ; 4.344 ; 4.715 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2AMP[*]       ; CLK1       ; 3.184 ; 3.353 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[0]      ; CLK1       ; 3.961 ; 4.218 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[1]      ; CLK1       ; 3.618 ; 3.836 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[2]      ; CLK1       ; 3.218 ; 3.394 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[3]      ; CLK1       ; 3.831 ; 4.081 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[4]      ; CLK1       ; 3.812 ; 4.111 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[5]      ; CLK1       ; 3.832 ; 4.090 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[6]      ; CLK1       ; 4.254 ; 4.556 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[7]      ; CLK1       ; 4.058 ; 4.339 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[8]      ; CLK1       ; 3.184 ; 3.353 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2AMP[9]      ; CLK1       ; 3.457 ; 3.625 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_ADD[*]  ; CLK1       ; 3.296 ; 3.449 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[0] ; CLK1       ; 4.172 ; 4.418 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[1] ; CLK1       ; 3.973 ; 4.238 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[2] ; CLK1       ; 3.540 ; 3.763 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[3] ; CLK1       ; 3.548 ; 3.743 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[4] ; CLK1       ; 3.296 ; 3.449 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_ADD[5] ; CLK1       ; 3.451 ; 3.643 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_D[*]    ; CLK1       ; 3.059 ; 3.228 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[0]   ; CLK1       ; 3.857 ; 4.108 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[1]   ; CLK1       ; 3.331 ; 3.528 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[2]   ; CLK1       ; 3.318 ; 3.521 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[3]   ; CLK1       ; 3.059 ; 3.228 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[4]   ; CLK1       ; 3.735 ; 3.961 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[5]   ; CLK1       ; 3.350 ; 3.550 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[6]   ; CLK1       ; 3.528 ; 3.726 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2FREQ_D[7]   ; CLK1       ; 3.139 ; 3.311 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_RST     ; CLK1       ; 3.017 ; 3.155 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2FREQ_WR      ; CLK1       ; 5.223 ; 5.746 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2GATE         ; CLK1       ; 3.799 ; 4.092 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2TTL[*]       ; CLK1       ; 3.530 ; 3.781 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2TTL[0]      ; CLK1       ; 4.236 ; 4.553 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F2TTL[1]      ; CLK1       ; 3.530 ; 3.781 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2UNBLANK_NEG  ; CLK1       ; 4.659 ; 4.309 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F2UNBLANK_POS  ; CLK1       ; 4.233 ; 4.579 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3AMP[*]       ; CLK1       ; 3.037 ; 3.168 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[0]      ; CLK1       ; 3.037 ; 3.168 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[1]      ; CLK1       ; 3.220 ; 3.379 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[2]      ; CLK1       ; 3.356 ; 3.578 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[3]      ; CLK1       ; 3.145 ; 3.312 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[4]      ; CLK1       ; 3.042 ; 3.205 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[5]      ; CLK1       ; 3.500 ; 3.713 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[6]      ; CLK1       ; 3.381 ; 3.574 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[7]      ; CLK1       ; 4.196 ; 4.412 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[8]      ; CLK1       ; 4.375 ; 4.598 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3AMP[9]      ; CLK1       ; 4.547 ; 4.810 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_ADD[*]  ; CLK1       ; 3.077 ; 3.202 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[0] ; CLK1       ; 3.160 ; 3.319 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[1] ; CLK1       ; 3.146 ; 3.290 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[2] ; CLK1       ; 3.077 ; 3.202 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[3] ; CLK1       ; 3.241 ; 3.415 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[4] ; CLK1       ; 3.159 ; 3.308 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_ADD[5] ; CLK1       ; 3.642 ; 3.906 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_D[*]    ; CLK1       ; 2.825 ; 2.947 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[0]   ; CLK1       ; 3.892 ; 4.182 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[1]   ; CLK1       ; 3.471 ; 3.673 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[2]   ; CLK1       ; 3.722 ; 3.942 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[3]   ; CLK1       ; 3.720 ; 3.987 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[4]   ; CLK1       ; 3.223 ; 3.376 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[5]   ; CLK1       ; 3.080 ; 3.222 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[6]   ; CLK1       ; 3.315 ; 3.494 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3FREQ_D[7]   ; CLK1       ; 2.825 ; 2.947 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_RST     ; CLK1       ; 2.692 ; 2.779 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3FREQ_WR      ; CLK1       ; 3.643 ; 3.849 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3GATE         ; CLK1       ; 3.722 ; 4.015 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3TTL[*]       ; CLK1       ; 4.629 ; 5.001 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3TTL[0]      ; CLK1       ; 4.629 ; 5.041 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  F3TTL[1]      ; CLK1       ; 4.671 ; 5.001 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3UNBLANK_NEG  ; CLK1       ; 6.048 ; 5.513 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; F3UNBLANK_POS  ; CLK1       ; 5.290 ; 5.790 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZ[*]          ; CLK1       ; 2.881 ; 3.008 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[0]         ; CLK1       ; 3.247 ; 3.404 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[1]         ; CLK1       ; 3.380 ; 3.570 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[2]         ; CLK1       ; 3.303 ; 3.476 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[3]         ; CLK1       ; 3.626 ; 3.861 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[4]         ; CLK1       ; 3.838 ; 4.061 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[5]         ; CLK1       ; 2.881 ; 3.008 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[6]         ; CLK1       ; 3.441 ; 3.613 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[7]         ; CLK1       ; 3.160 ; 3.324 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[8]         ; CLK1       ; 3.320 ; 3.517 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
;  GZ[9]         ; CLK1       ; 3.267 ; 3.440 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZCLK          ; CLK1       ; 2.003 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK1a         ; CLK1       ; 1.993 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK2a         ; CLK1       ; 1.973 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK3a         ; CLK1       ; 1.999 ;       ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK1         ; CLK1       ;       ; 2.021 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK2         ; CLK1       ;       ; 1.985 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; AMCLK3         ; CLK1       ;       ; 2.004 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; GZCLK          ; CLK1       ;       ; 2.061 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK1a         ; CLK1       ;       ; 2.030 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK2a         ; CLK1       ;       ; 2.010 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
; OCLK3a         ; CLK1       ;       ; 2.036 ; Fall       ; U1|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TxD           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1AMP[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1AMP[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1AMP[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1AMP[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1AMP[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1AMP[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1AMP[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1AMP[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1AMP[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1AMP[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1GATE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1UNBLANK_POS ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1UNBLANK_NEG ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1TTL[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1TTL[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2AMP[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2AMP[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2AMP[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2AMP[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2AMP[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2AMP[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2AMP[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2AMP[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2AMP[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2AMP[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2GATE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2UNBLANK_POS ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2UNBLANK_NEG ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2TTL[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2TTL[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3AMP[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3AMP[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3AMP[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3AMP[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3AMP[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3AMP[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3AMP[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3AMP[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3AMP[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3AMP[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3GATE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3UNBLANK_POS ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3UNBLANK_NEG ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3TTL[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3TTL[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INVRUN        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INVTRANSBUSY  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_ADD[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_ADD[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_ADD[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_ADD[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_ADD[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_ADD[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_D[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_D[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_D[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_D[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_D[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_D[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_D[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_D[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_ADD[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_ADD[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_ADD[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_ADD[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_ADD[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_ADD[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_D[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_D[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_D[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_D[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_D[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_D[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_D[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_D[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_ADD[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_ADD[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_ADD[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_ADD[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_ADD[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_ADD[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_D[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_D[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_D[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_D[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_D[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_D[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_D[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_D[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_WR     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_RD     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_WR     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_RD     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_WR     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_RD     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_PS0    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_PS0    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_PS0    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_PS1    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_PS1    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_PS1    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_FUD    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_FUD    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_FUD    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1FREQ_RST    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2FREQ_RST    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F3FREQ_RST    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS1[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS1[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS1[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS2[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS2[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS2[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS3[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS3[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COS3[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OCLK1a        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OCLK2a        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OCLK3a        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADOCLK        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMCLK1        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMCLK2        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMCLK3        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GZCLK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RCVR_PWDN     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTL_GND[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTL_GND[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTL_GND[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTL_GND[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTL_GND[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTL_GND[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTL_GND[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTL_GND[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTL_GND[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTL_GND[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTL_GND[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTL_GND[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GZ[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GZ[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GZ[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GZ[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GZ[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GZ[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GZ[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GZ[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GZ[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GZ[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USBDATA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USBDATA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USBDATA[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USBDATA[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USBDATA[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USBDATA[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USBDATA[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USBDATA[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; USBDATA[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USBDATA[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USBDATA[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USBDATA[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USBDATA[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USBDATA[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USBDATA[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USBDATA[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; F1SYNCLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; F2SYNCLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; F3SYNCLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RXF                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TXE                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RxD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TRIG_E                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SIG[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SIG[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SIG[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SIG[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SIG[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SIG[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SIG[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SIG[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SIG[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SIG[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SIG[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SIG[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SIG[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SIG[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1GATE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F1UNBLANK_POS ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F1UNBLANK_NEG ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F1TTL[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F1TTL[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2GATE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; F2UNBLANK_POS ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F2UNBLANK_NEG ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F2TTL[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F2TTL[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F3AMP[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F3AMP[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F3AMP[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F3AMP[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F3AMP[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F3AMP[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F3AMP[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F3AMP[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; F3AMP[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; F3AMP[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; F3GATE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F3UNBLANK_POS ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F3UNBLANK_NEG ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F3TTL[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F3TTL[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; INVRUN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; INVTRANSBUSY  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_ADD[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_ADD[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_ADD[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_ADD[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_ADD[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_ADD[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_D[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_D[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_D[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_D[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_D[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_D[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_D[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_D[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_ADD[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_ADD[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_ADD[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_ADD[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_ADD[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_ADD[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_D[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_D[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_D[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_D[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_D[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_D[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_D[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_D[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_ADD[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_ADD[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_ADD[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_ADD[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_ADD[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_ADD[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_D[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_D[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_D[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_D[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_D[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_D[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_D[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_D[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_WR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_RD     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_WR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_RD     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_WR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_RD     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_PS0    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_PS0    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_PS0    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_PS1    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_PS1    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_PS1    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_FUD    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_FUD    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_FUD    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_RST    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_RST    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_RST    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; COS1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; COS1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; COS1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; COS1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; COS1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; COS1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; COS1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; COS1[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; COS1[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; COS1[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; COS2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS2[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS2[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS2[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS3[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS3[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; COS3[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; OCLK1a        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; OCLK2a        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; OCLK3a        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ADOCLK        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AMCLK1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AMCLK2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AMCLK3        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; GZCLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RCVR_PWDN     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; WR            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; TTL_GND[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TTL_GND[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TTL_GND[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TTL_GND[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TTL_GND[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; TTL_GND[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TTL_GND[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TTL_GND[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TTL_GND[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TTL_GND[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TTL_GND[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TTL_GND[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; GZ[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; GZ[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; GZ[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; GZ[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; GZ[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; GZ[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; GZ[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; GZ[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; GZ[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; GZ[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; USBDATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; USBDATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; USBDATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; USBDATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; USBDATA[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; USBDATA[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; USBDATA[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; USBDATA[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-10 s                   ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-10 s                  ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00699 V          ; 0.108 V                              ; 0.027 V                              ; 6.58e-10 s                  ; 8.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00699 V         ; 0.108 V                             ; 0.027 V                             ; 6.58e-10 s                 ; 8.2e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1AMP[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1GATE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F1UNBLANK_POS ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F1UNBLANK_NEG ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F1TTL[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F1TTL[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F2AMP[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2AMP[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2GATE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; F2UNBLANK_POS ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F2UNBLANK_NEG ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F2TTL[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F2TTL[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F3AMP[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F3AMP[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F3AMP[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F3AMP[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F3AMP[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F3AMP[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F3AMP[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F3AMP[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; F3AMP[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; F3AMP[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; F3GATE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F3UNBLANK_POS ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F3UNBLANK_NEG ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F3TTL[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F3TTL[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; INVRUN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; INVTRANSBUSY  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_ADD[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_ADD[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_ADD[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_ADD[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_ADD[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_ADD[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_D[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_D[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_D[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_D[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_D[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_D[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_D[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F1FREQ_D[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F2FREQ_ADD[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F2FREQ_ADD[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_ADD[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_ADD[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_ADD[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_ADD[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_D[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_D[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_D[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_D[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_D[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_D[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_D[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_D[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_ADD[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F3FREQ_ADD[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F3FREQ_ADD[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F3FREQ_ADD[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F3FREQ_ADD[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F3FREQ_ADD[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_D[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_D[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_D[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_D[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F3FREQ_D[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F3FREQ_D[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F3FREQ_D[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F3FREQ_D[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F1FREQ_WR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F1FREQ_RD     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F2FREQ_WR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F2FREQ_RD     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F3FREQ_WR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F3FREQ_RD     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F1FREQ_PS0    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F2FREQ_PS0    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_PS0    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F1FREQ_PS1    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F2FREQ_PS1    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_PS1    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F1FREQ_FUD    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F2FREQ_FUD    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F3FREQ_FUD    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F1FREQ_RST    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F2FREQ_RST    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; F3FREQ_RST    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; COS1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; COS1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; COS1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; COS1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; COS1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; COS1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; COS1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; COS1[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; COS1[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; COS1[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; COS2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS2[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS2[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS2[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS3[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS3[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COS3[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OCLK1a        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OCLK2a        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OCLK3a        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADOCLK        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AMCLK1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AMCLK2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AMCLK3        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GZCLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RCVR_PWDN     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TTL_GND[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; TTL_GND[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; TTL_GND[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; TTL_GND[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; TTL_GND[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; TTL_GND[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; TTL_GND[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; TTL_GND[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; TTL_GND[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; TTL_GND[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; TTL_GND[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; TTL_GND[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; GZ[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; GZ[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; GZ[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; GZ[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; GZ[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; GZ[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; GZ[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; GZ[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; GZ[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; GZ[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; USBDATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USBDATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USBDATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USBDATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USBDATA[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USBDATA[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USBDATA[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USBDATA[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK                                       ; 3        ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK                                       ; 3        ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK                                       ; 3        ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 4508584  ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 8423     ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 23675    ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 169464   ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 15       ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 12690    ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 134      ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 73229    ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[2] ; F1SYNCLK                                       ; 3        ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[2] ; F2SYNCLK                                       ; 3        ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[2] ; F3SYNCLK                                       ; 3        ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 4508584  ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 8423     ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 23675    ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 169464   ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[1] ; 15       ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 12690    ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[1] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 134      ; 0        ; 0        ; 0        ;
; U1|altpll_component|auto_generated|pll1|clk[2] ; U1|altpll_component|auto_generated|pll1|clk[2] ; 73229    ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 9900  ; 9900 ;
; Unconstrained Output Ports      ; 163   ; 163  ;
; Unconstrained Output Port Paths ; 172   ; 172  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb 11 17:32:25 2016
Info: Command: quartus_sta opencoreNMR -c opencoreNMR
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'opencoreNMR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 100.000 -waveform {0.000 50.000} -name CLK1 CLK1
    Info (332110): create_generated_clock -source {U1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {U1|altpll_component|auto_generated|pll1|clk[0]} {U1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {U1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {U1|altpll_component|auto_generated|pll1|clk[1]} {U1|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {U1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 16 -duty_cycle 50.00 -name {U1|altpll_component|auto_generated|pll1|clk[2]} {U1|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name F1SYNCLK F1SYNCLK
    Info (332105): create_clock -period 1.000 -name F2SYNCLK F2SYNCLK
    Info (332105): create_clock -period 1.000 -name F3SYNCLK F3SYNCLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.470
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.470     -1740.474 U1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.743       -20.427 U1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.284        -0.521 F1SYNCLK 
    Info (332119):    -0.268        -0.497 F3SYNCLK 
    Info (332119):    -0.124        -0.320 F2SYNCLK 
    Info (332119):     2.508         0.000 U1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -1.119
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.119        -3.126 F3SYNCLK 
    Info (332119):    -1.117        -3.319 F2SYNCLK 
    Info (332119):    -0.993        -2.754 F1SYNCLK 
    Info (332119):     0.418         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.425         0.000 U1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.447         0.000 U1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -7.461 F1SYNCLK 
    Info (332119):    -3.000        -7.461 F2SYNCLK 
    Info (332119):    -3.000        -7.461 F3SYNCLK 
    Info (332119):     2.049         0.000 U1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     5.797         0.000 U1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    24.652         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.918         0.000 CLK1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.732
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.732     -1133.719 U1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.199        -8.441 U1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.367        -0.775 F1SYNCLK 
    Info (332119):    -0.361        -0.735 F3SYNCLK 
    Info (332119):    -0.208        -0.551 F2SYNCLK 
    Info (332119):     2.675         0.000 U1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -1.096
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.096        -3.216 F2SYNCLK 
    Info (332119):    -1.080        -2.984 F3SYNCLK 
    Info (332119):    -0.933        -2.594 F1SYNCLK 
    Info (332119):     0.376         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.376         0.000 U1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.395         0.000 U1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -7.461 F1SYNCLK 
    Info (332119):    -3.000        -7.461 F2SYNCLK 
    Info (332119):    -3.000        -7.461 F3SYNCLK 
    Info (332119):     2.049         0.000 U1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     5.835         0.000 U1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    24.633         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.911         0.000 CLK1 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.171
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.171        -0.232 F1SYNCLK 
    Info (332119):    -0.140        -0.336 F3SYNCLK 
    Info (332119):    -0.055        -0.163 F2SYNCLK 
    Info (332119):     2.247         0.000 U1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.884         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.459         0.000 U1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.563
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.563        -1.528 F1SYNCLK 
    Info (332119):    -0.551        -1.631 F2SYNCLK 
    Info (332119):    -0.523        -1.466 F3SYNCLK 
    Info (332119):     0.146         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.171         0.000 U1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.183         0.000 U1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -6.445 F2SYNCLK 
    Info (332119):    -3.000        -6.402 F3SYNCLK 
    Info (332119):    -3.000        -6.307 F1SYNCLK 
    Info (332119):     2.872         0.000 U1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.032         0.000 U1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    24.749         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.600         0.000 CLK1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1295 megabytes
    Info: Processing ended: Thu Feb 11 17:33:28 2016
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:01:01


