

================================================================
== Vitis HLS Report for 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S'
================================================================
* Date:           Wed Nov 19 13:45:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        edge_project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.272 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_S_Col_Loop_S  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_addr_reg27 = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_addr_reg27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_reg26 = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_reg26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_addr_reg21 = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_addr_reg21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_reg20 = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_reg20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 11 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 12 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%win2 = alloca i32 1" [edge_detect.cpp:95]   --->   Operation 13 'alloca' 'win2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%win1 = alloca i32 1" [edge_detect.cpp:94]   --->   Operation 14 'alloca' 'win1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%win0 = alloca i32 1" [edge_detect.cpp:93]   --->   Operation 15 'alloca' 'win0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [edge_detect.cpp:100]   --->   Operation 16 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [edge_detect.cpp:98]   --->   Operation 17 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%win2_1 = alloca i32 1" [edge_detect.cpp:95]   --->   Operation 19 'alloca' 'win2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%win1_1 = alloca i32 1" [edge_detect.cpp:94]   --->   Operation 20 'alloca' 'win1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%win0_1 = alloca i32 1" [edge_detect.cpp:93]   --->   Operation 21 'alloca' 'win0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_stream, void @empty_5, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gauss_stream, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%low_thresh_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %low_thresh_load" [edge_detect.cpp:91]   --->   Operation 24 'read' 'low_thresh_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%high_thresh_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %high_thresh_load" [edge_detect.cpp:91]   --->   Operation 25 'read' 'high_thresh_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cols_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_load" [edge_detect.cpp:91]   --->   Operation 26 'read' 'cols_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bound_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bound" [edge_detect.cpp:91]   --->   Operation 27 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln93 = store i8 0, i8 %win0_1" [edge_detect.cpp:93]   --->   Operation 28 'store' 'store_ln93' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln94 = store i8 0, i8 %win1_1" [edge_detect.cpp:94]   --->   Operation 29 'store' 'store_ln94' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln95 = store i8 0, i8 %win2_1" [edge_detect.cpp:95]   --->   Operation 30 'store' 'store_ln95' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln98 = store i31 0, i31 %r" [edge_detect.cpp:98]   --->   Operation 32 'store' 'store_ln98' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln100 = store i31 0, i31 %c" [edge_detect.cpp:100]   --->   Operation 33 'store' 'store_ln100' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln93 = store i8 0, i8 %win0" [edge_detect.cpp:93]   --->   Operation 34 'store' 'store_ln93' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln94 = store i8 0, i8 %win1" [edge_detect.cpp:94]   --->   Operation 35 'store' 'store_ln94' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln95 = store i8 0, i8 %win2" [edge_detect.cpp:95]   --->   Operation 36 'store' 'store_ln95' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg20"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg21"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg26"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg27"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body11.i"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [edge_detect.cpp:98]   --->   Operation 44 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.14ns)   --->   "%icmp_ln98 = icmp_eq  i64 %indvar_flatten_load, i64 %bound_read" [edge_detect.cpp:98]   --->   Operation 45 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.14ns)   --->   "%add_ln98 = add i64 %indvar_flatten_load, i64 1" [edge_detect.cpp:98]   --->   Operation 46 'add' 'add_ln98' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %for.inc91.loopexit.i, void %sobel_stage.exit.exitStub" [edge_detect.cpp:98]   --->   Operation 47 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%c_load = load i31 %c" [edge_detect.cpp:100]   --->   Operation 48 'load' 'c_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%r_load = load i31 %r" [edge_detect.cpp:98]   --->   Operation 49 'load' 'r_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i31 %c_load" [edge_detect.cpp:100]   --->   Operation 50 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.88ns)   --->   "%icmp_ln100 = icmp_slt  i32 %zext_ln100_1, i32 %cols_load_read" [edge_detect.cpp:100]   --->   Operation 51 'icmp' 'icmp_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.25ns)   --->   "%select_ln98 = select i1 %icmp_ln100, i31 %c_load, i31 0" [edge_detect.cpp:98]   --->   Operation 52 'select' 'select_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.87ns)   --->   "%add_ln98_1 = add i31 %r_load, i31 1" [edge_detect.cpp:98]   --->   Operation 53 'add' 'add_ln98_1' <Predicate = (!icmp_ln98)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.25ns)   --->   "%select_ln98_1 = select i1 %icmp_ln100, i31 %r_load, i31 %add_ln98_1" [edge_detect.cpp:98]   --->   Operation 54 'select' 'select_ln98_1' <Predicate = (!icmp_ln98)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %select_ln98_1, i32 1, i32 30" [edge_detect.cpp:98]   --->   Operation 55 'partselect' 'tmp_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.86ns)   --->   "%icmp = icmp_ne  i30 %tmp_1, i30 0" [edge_detect.cpp:98]   --->   Operation 56 'icmp' 'icmp' <Predicate = (!icmp_ln98)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i31 %select_ln98" [edge_detect.cpp:100]   --->   Operation 57 'zext' 'zext_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr = getelementptr i8 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2, i64 0, i64 %zext_ln100" [edge_detect.cpp:105]   --->   Operation 58 'getelementptr' 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr = getelementptr i8 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1, i64 0, i64 %zext_ln100" [edge_detect.cpp:105]   --->   Operation 59 'getelementptr' 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr = getelementptr i8 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf, i64 0, i64 %zext_ln100" [edge_detect.cpp:105]   --->   Operation 60 'getelementptr' 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%reuse_addr_reg27_load = load i64 %reuse_addr_reg27"   --->   Operation 61 'load' 'reuse_addr_reg27_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.17ns)   --->   "%sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load = load i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr" [edge_detect.cpp:115]   --->   Operation 62 'load' 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load' <Predicate = (!icmp_ln98)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_2 : Operation 63 [1/1] (1.14ns)   --->   "%addr_cmp30 = icmp_eq  i64 %reuse_addr_reg27_load, i64 %zext_ln100" [edge_detect.cpp:100]   --->   Operation 63 'icmp' 'addr_cmp30' <Predicate = (!icmp_ln98)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%reuse_addr_reg21_load = load i64 %reuse_addr_reg21"   --->   Operation 64 'load' 'reuse_addr_reg21_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (1.17ns)   --->   "%sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load = load i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr" [edge_detect.cpp:119]   --->   Operation 65 'load' 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load' <Predicate = (!icmp_ln98)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_2 : Operation 66 [1/1] (1.14ns)   --->   "%addr_cmp24 = icmp_eq  i64 %reuse_addr_reg21_load, i64 %zext_ln100" [edge_detect.cpp:100]   --->   Operation 66 'icmp' 'addr_cmp24' <Predicate = (!icmp_ln98)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 67 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (1.17ns)   --->   "%sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load = load i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr" [edge_detect.cpp:123]   --->   Operation 68 'load' 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load' <Predicate = (!icmp_ln98)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_2 : Operation 69 [1/1] (1.14ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln100" [edge_detect.cpp:100]   --->   Operation 69 'icmp' 'addr_cmp' <Predicate = (!icmp_ln98)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln100 = store i64 %zext_ln100, i64 %reuse_addr_reg27" [edge_detect.cpp:100]   --->   Operation 70 'store' 'store_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_2 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln100 = store i64 %zext_ln100, i64 %reuse_addr_reg21" [edge_detect.cpp:100]   --->   Operation 71 'store' 'store_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln100 = store i64 %zext_ln100, i64 %reuse_addr_reg" [edge_detect.cpp:100]   --->   Operation 72 'store' 'store_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %select_ln98, i32 1, i32 30" [edge_detect.cpp:127]   --->   Operation 73 'partselect' 'tmp_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.86ns)   --->   "%icmp_ln127 = icmp_ne  i30 %tmp_2, i30 0" [edge_detect.cpp:127]   --->   Operation 74 'icmp' 'icmp_ln127' <Predicate = (!icmp_ln98)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.12ns)   --->   "%and_ln127 = and i1 %icmp, i1 %icmp_ln127" [edge_detect.cpp:127]   --->   Operation 75 'and' 'and_ln127' <Predicate = (!icmp_ln98)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.87ns)   --->   "%add_ln100 = add i31 %select_ln98, i31 1" [edge_detect.cpp:100]   --->   Operation 76 'add' 'add_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln98 = store i64 %add_ln98, i64 %indvar_flatten" [edge_detect.cpp:98]   --->   Operation 77 'store' 'store_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_2 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln98 = store i31 %select_ln98_1, i31 %r" [edge_detect.cpp:98]   --->   Operation 78 'store' 'store_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_2 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln100 = store i31 %add_ln100, i31 %c" [edge_detect.cpp:100]   --->   Operation 79 'store' 'store_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%win2_4 = load i8 %win2_1" [edge_detect.cpp:135]   --->   Operation 80 'load' 'win2_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%win1_4 = load i8 %win1_1"   --->   Operation 81 'load' 'win1_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%win0_4 = load i8 %win0_1" [edge_detect.cpp:135]   --->   Operation 82 'load' 'win0_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%win2_load = load i8 %win2" [edge_detect.cpp:135]   --->   Operation 83 'load' 'win2_load' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%win1_load = load i8 %win1" [edge_detect.cpp:140]   --->   Operation 84 'load' 'win1_load' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%win0_load = load i8 %win0" [edge_detect.cpp:135]   --->   Operation 85 'load' 'win0_load' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.35ns)   --->   "%gauss_stream_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %gauss_stream" [edge_detect.cpp:103]   --->   Operation 86 'read' 'gauss_stream_read' <Predicate = (!icmp_ln98)> <Delay = 1.35> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%reuse_reg26_load = load i8 %reuse_reg26"   --->   Operation 87 'load' 'reuse_reg26_load' <Predicate = (!icmp_ln98 & addr_cmp30)> <Delay = 0.00>
ST_3 : Operation 88 [1/2] (1.17ns)   --->   "%sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load = load i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr" [edge_detect.cpp:115]   --->   Operation 88 'load' 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load' <Predicate = (!icmp_ln98)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 89 [1/1] (0.30ns)   --->   "%win0_5 = select i1 %addr_cmp30, i8 %reuse_reg26_load, i8 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load" [edge_detect.cpp:100]   --->   Operation 89 'select' 'win0_5' <Predicate = (!icmp_ln98)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%reuse_reg20_load = load i8 %reuse_reg20"   --->   Operation 90 'load' 'reuse_reg20_load' <Predicate = (!icmp_ln98 & addr_cmp24)> <Delay = 0.00>
ST_3 : Operation 91 [1/2] (1.17ns)   --->   "%sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load = load i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr" [edge_detect.cpp:119]   --->   Operation 91 'load' 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load' <Predicate = (!icmp_ln98)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 92 [1/1] (0.30ns)   --->   "%win1_5 = select i1 %addr_cmp24, i8 %reuse_reg20_load, i8 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load" [edge_detect.cpp:100]   --->   Operation 92 'select' 'win1_5' <Predicate = (!icmp_ln98)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i8 %reuse_reg"   --->   Operation 93 'load' 'reuse_reg_load' <Predicate = (!icmp_ln98 & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 94 [1/2] (1.17ns)   --->   "%sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load = load i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr" [edge_detect.cpp:123]   --->   Operation 94 'load' 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load' <Predicate = (!icmp_ln98)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 95 [1/1] (0.30ns)   --->   "%win2_5 = select i1 %addr_cmp, i8 %reuse_reg_load, i8 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load" [edge_detect.cpp:100]   --->   Operation 95 'select' 'win2_5' <Predicate = (!icmp_ln98)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.17ns)   --->   "%store_ln109 = store i8 %win1_5, i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr" [edge_detect.cpp:109]   --->   Operation 96 'store' 'store_ln109' <Predicate = (!icmp_ln98)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 97 [1/1] (0.38ns)   --->   "%store_ln100 = store i8 %win1_5, i8 %reuse_reg26" [edge_detect.cpp:100]   --->   Operation 97 'store' 'store_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_3 : Operation 98 [1/1] (1.17ns)   --->   "%store_ln110 = store i8 %win2_5, i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr" [edge_detect.cpp:110]   --->   Operation 98 'store' 'store_ln110' <Predicate = (!icmp_ln98)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 99 [1/1] (0.38ns)   --->   "%store_ln100 = store i8 %win2_5, i8 %reuse_reg20" [edge_detect.cpp:100]   --->   Operation 99 'store' 'store_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_3 : Operation 100 [1/1] (1.17ns)   --->   "%store_ln111 = store i8 %gauss_stream_read, i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr" [edge_detect.cpp:111]   --->   Operation 100 'store' 'store_ln111' <Predicate = (!icmp_ln98)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 101 [1/1] (0.38ns)   --->   "%store_ln103 = store i8 %gauss_stream_read, i8 %reuse_reg" [edge_detect.cpp:103]   --->   Operation 101 'store' 'store_ln103' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i8 %win0_load" [edge_detect.cpp:135]   --->   Operation 102 'zext' 'zext_ln135' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i8 %win0_4" [edge_detect.cpp:135]   --->   Operation 103 'zext' 'zext_ln135_1' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln135_3 = zext i8 %win0_5" [edge_detect.cpp:135]   --->   Operation 104 'zext' 'zext_ln135_3' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln135_2 = zext i8 %win0_5" [edge_detect.cpp:135]   --->   Operation 105 'zext' 'zext_ln135_2' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln135_5 = zext i8 %win2_load" [edge_detect.cpp:135]   --->   Operation 106 'zext' 'zext_ln135_5' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln135_4 = zext i8 %win2_4" [edge_detect.cpp:135]   --->   Operation 107 'zext' 'zext_ln135_4' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i8 %win2_5" [edge_detect.cpp:140]   --->   Operation 108 'zext' 'zext_ln140' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.70ns)   --->   "%sub_ln140 = sub i9 %zext_ln140, i9 %zext_ln135" [edge_detect.cpp:140]   --->   Operation 109 'sub' 'sub_ln140' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i9 %sub_ln140" [edge_detect.cpp:140]   --->   Operation 110 'sext' 'sext_ln140' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %win1_load, i1 0" [edge_detect.cpp:140]   --->   Operation 111 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i9 %shl_ln" [edge_detect.cpp:140]   --->   Operation 112 'zext' 'zext_ln140_1' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.71ns)   --->   "%sub_ln140_1 = sub i10 0, i10 %zext_ln140_1" [edge_detect.cpp:140]   --->   Operation 113 'sub' 'sub_ln140_1' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i10 %sub_ln140_1" [edge_detect.cpp:140]   --->   Operation 114 'sext' 'sext_ln140_1' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln140_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %win1_5, i1 0" [edge_detect.cpp:140]   --->   Operation 115 'bitconcatenate' 'shl_ln140_1' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i9 %shl_ln140_1" [edge_detect.cpp:140]   --->   Operation 116 'zext' 'zext_ln140_2' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.72ns)   --->   "%sub_ln140_2 = sub i11 %sext_ln140_1, i11 %zext_ln135_5" [edge_detect.cpp:140]   --->   Operation 117 'sub' 'sub_ln140_2' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.71ns)   --->   "%add_ln140_1 = add i10 %zext_ln140_2, i10 %zext_ln135_2" [edge_detect.cpp:140]   --->   Operation 118 'add' 'add_ln140_1' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.70ns)   --->   "%sub_ln141 = sub i9 %zext_ln135_4, i9 %zext_ln135_1" [edge_detect.cpp:141]   --->   Operation 119 'sub' 'sub_ln141' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %sub_ln141, i1 0" [edge_detect.cpp:141]   --->   Operation 120 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln141_1 = sext i10 %tmp" [edge_detect.cpp:141]   --->   Operation 121 'sext' 'sext_ln141_1' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.72ns)   --->   "%add_ln141 = add i11 %sext_ln141_1, i11 %zext_ln135_5" [edge_detect.cpp:141]   --->   Operation 122 'add' 'add_ln141' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln141_1 = sub i11 %add_ln141, i11 %zext_ln135_3" [edge_detect.cpp:141]   --->   Operation 123 'sub' 'sub_ln141_1' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 124 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%gy = add i11 %sub_ln141_1, i11 %sext_ln140" [edge_detect.cpp:141]   --->   Operation 124 'add' 'gy' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [1/1] (0.38ns)   --->   "%store_ln93 = store i8 %win0_5, i8 %win0_1" [edge_detect.cpp:93]   --->   Operation 125 'store' 'store_ln93' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_3 : Operation 126 [1/1] (0.38ns)   --->   "%store_ln94 = store i8 %win1_5, i8 %win1_1" [edge_detect.cpp:94]   --->   Operation 126 'store' 'store_ln94' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_3 : Operation 127 [1/1] (0.38ns)   --->   "%store_ln95 = store i8 %win2_5, i8 %win2_1" [edge_detect.cpp:95]   --->   Operation 127 'store' 'store_ln95' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_3 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln93 = store i8 %win0_4, i8 %win0" [edge_detect.cpp:93]   --->   Operation 128 'store' 'store_ln93' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_3 : Operation 129 [1/1] (0.38ns)   --->   "%store_ln94 = store i8 %win1_4, i8 %win1" [edge_detect.cpp:94]   --->   Operation 129 'store' 'store_ln94' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_3 : Operation 130 [1/1] (0.38ns)   --->   "%store_ln95 = store i8 %win2_4, i8 %win2" [edge_detect.cpp:95]   --->   Operation 130 'store' 'store_ln95' <Predicate = (!icmp_ln98)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 3.27>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln140 = add i11 %sub_ln140_2, i11 %sext_ln140" [edge_detect.cpp:140]   --->   Operation 131 'add' 'add_ln140' <Predicate = (and_ln127)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i10 %add_ln140_1" [edge_detect.cpp:140]   --->   Operation 132 'zext' 'zext_ln140_3' <Predicate = (and_ln127)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%gx = add i11 %zext_ln140_3, i11 %add_ln140" [edge_detect.cpp:140]   --->   Operation 133 'add' 'gx' <Predicate = (and_ln127)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node mag)   --->   "%sext_ln141 = sext i11 %gx" [edge_detect.cpp:141]   --->   Operation 134 'sext' 'sext_ln141' <Predicate = (and_ln127)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i11 %gy" [edge_detect.cpp:129]   --->   Operation 135 'sext' 'sext_ln129' <Predicate = (and_ln127)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.73ns)   --->   "%sub_ln161 = sub i11 0, i11 %gx" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:161->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 136 'sub' 'sub_ln161' <Predicate = (and_ln127)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node mag)   --->   "%sext_ln162 = sext i11 %sub_ln161" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:162->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 137 'sext' 'sext_ln162' <Predicate = (and_ln127)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node mag)   --->   "%tmp_3 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %sext_ln162, i32 31, i1 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:162->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 138 'bitset' 'tmp_3' <Predicate = (and_ln127)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node mag)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %gx, i32 10" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:163->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 139 'bitselect' 'tmp_4' <Predicate = (and_ln127)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node mag)   --->   "%select_ln163 = select i1 %tmp_4, i32 %tmp_3, i32 %sext_ln141" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:163->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 140 'select' 'select_ln163' <Predicate = (and_ln127)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.73ns)   --->   "%sub_ln161_1 = sub i11 0, i11 %gy" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:161->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 141 'sub' 'sub_ln161_1' <Predicate = (and_ln127)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node mag)   --->   "%sext_ln162_1 = sext i11 %sub_ln161_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:162->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 142 'sext' 'sext_ln162_1' <Predicate = (and_ln127)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node mag)   --->   "%tmp_5 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %sext_ln162_1, i32 31, i1 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:162->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 143 'bitset' 'tmp_5' <Predicate = (and_ln127)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node mag)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln129, i32 31" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:163->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 144 'bitselect' 'tmp_6' <Predicate = (and_ln127)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node mag)   --->   "%select_ln163_1 = select i1 %tmp_6, i32 %tmp_5, i32 %sext_ln129" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:163->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 145 'select' 'select_ln163_1' <Predicate = (and_ln127)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.88ns) (out node of the LUT)   --->   "%mag = add i32 %select_ln163_1, i32 %select_ln163" [edge_detect.cpp:145]   --->   Operation 146 'add' 'mag' <Predicate = (and_ln127)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.88ns)   --->   "%icmp_ln147 = icmp_slt  i32 %mag, i32 %high_thresh_load_read" [edge_detect.cpp:147]   --->   Operation 147 'icmp' 'icmp_ln147' <Predicate = (and_ln127)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.88ns)   --->   "%icmp_ln149 = icmp_slt  i32 %mag, i32 %low_thresh_load_read" [edge_detect.cpp:149]   --->   Operation 148 'icmp' 'icmp_ln149' <Predicate = (and_ln127)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 158 'ret' 'ret_ln0' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.30>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Loop_S_Col_Loop_S_str"   --->   Operation 149 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [edge_detect.cpp:101]   --->   Operation 150 'specpipeline' 'specpipeline_ln101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node out_pix)   --->   "%xor_ln149 = xor i1 %icmp_ln149, i1 1" [edge_detect.cpp:149]   --->   Operation 151 'xor' 'xor_ln149' <Predicate = (and_ln127)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node out_pix)   --->   "%select_ln147 = select i1 %xor_ln149, i8 100, i8 0" [edge_detect.cpp:147]   --->   Operation 152 'select' 'select_ln147' <Predicate = (and_ln127)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node out_pix)   --->   "%and_ln147 = and i1 %and_ln127, i1 %icmp_ln147" [edge_detect.cpp:147]   --->   Operation 153 'and' 'and_ln147' <Predicate = (and_ln127)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node out_pix)   --->   "%select_ln147_1 = select i1 %and_ln147, i8 %select_ln147, i8 255" [edge_detect.cpp:147]   --->   Operation 154 'select' 'select_ln147_1' <Predicate = (and_ln127)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_pix = select i1 %and_ln127, i8 %select_ln147_1, i8 0" [edge_detect.cpp:127]   --->   Operation 155 'select' 'out_pix' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (1.00ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_stream, i8 %out_pix" [edge_detect.cpp:155]   --->   Operation 156 'write' 'write_ln155' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.body11.i" [edge_detect.cpp:100]   --->   Operation 157 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ high_thresh_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ low_thresh_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ gauss_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg27                                                     (alloca        ) [ 011000]
reuse_reg26                                                          (alloca        ) [ 011100]
reuse_addr_reg21                                                     (alloca        ) [ 011000]
reuse_reg20                                                          (alloca        ) [ 011100]
reuse_addr_reg                                                       (alloca        ) [ 011000]
reuse_reg                                                            (alloca        ) [ 011100]
win2                                                                 (alloca        ) [ 011100]
win1                                                                 (alloca        ) [ 011100]
win0                                                                 (alloca        ) [ 011100]
c                                                                    (alloca        ) [ 011000]
r                                                                    (alloca        ) [ 011000]
indvar_flatten                                                       (alloca        ) [ 011000]
win2_1                                                               (alloca        ) [ 011100]
win1_1                                                               (alloca        ) [ 011100]
win0_1                                                               (alloca        ) [ 011100]
specinterface_ln0                                                    (specinterface ) [ 000000]
specinterface_ln0                                                    (specinterface ) [ 000000]
low_thresh_load_read                                                 (read          ) [ 011110]
high_thresh_load_read                                                (read          ) [ 011110]
cols_load_read                                                       (read          ) [ 011000]
bound_read                                                           (read          ) [ 011000]
store_ln93                                                           (store         ) [ 000000]
store_ln94                                                           (store         ) [ 000000]
store_ln95                                                           (store         ) [ 000000]
store_ln0                                                            (store         ) [ 000000]
store_ln98                                                           (store         ) [ 000000]
store_ln100                                                          (store         ) [ 000000]
store_ln93                                                           (store         ) [ 000000]
store_ln94                                                           (store         ) [ 000000]
store_ln95                                                           (store         ) [ 000000]
store_ln0                                                            (store         ) [ 000000]
store_ln0                                                            (store         ) [ 000000]
store_ln0                                                            (store         ) [ 000000]
store_ln0                                                            (store         ) [ 000000]
store_ln0                                                            (store         ) [ 000000]
store_ln0                                                            (store         ) [ 000000]
br_ln0                                                               (br            ) [ 000000]
indvar_flatten_load                                                  (load          ) [ 000000]
icmp_ln98                                                            (icmp          ) [ 011110]
add_ln98                                                             (add           ) [ 000000]
br_ln98                                                              (br            ) [ 000000]
c_load                                                               (load          ) [ 000000]
r_load                                                               (load          ) [ 000000]
zext_ln100_1                                                         (zext          ) [ 000000]
icmp_ln100                                                           (icmp          ) [ 000000]
select_ln98                                                          (select        ) [ 000000]
add_ln98_1                                                           (add           ) [ 000000]
select_ln98_1                                                        (select        ) [ 000000]
tmp_1                                                                (partselect    ) [ 000000]
icmp                                                                 (icmp          ) [ 000000]
zext_ln100                                                           (zext          ) [ 000000]
sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr (getelementptr ) [ 010100]
sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr (getelementptr ) [ 010100]
sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr   (getelementptr ) [ 010100]
reuse_addr_reg27_load                                                (load          ) [ 000000]
addr_cmp30                                                           (icmp          ) [ 010100]
reuse_addr_reg21_load                                                (load          ) [ 000000]
addr_cmp24                                                           (icmp          ) [ 010100]
reuse_addr_reg_load                                                  (load          ) [ 000000]
addr_cmp                                                             (icmp          ) [ 010100]
store_ln100                                                          (store         ) [ 000000]
store_ln100                                                          (store         ) [ 000000]
store_ln100                                                          (store         ) [ 000000]
tmp_2                                                                (partselect    ) [ 000000]
icmp_ln127                                                           (icmp          ) [ 000000]
and_ln127                                                            (and           ) [ 010111]
add_ln100                                                            (add           ) [ 000000]
store_ln98                                                           (store         ) [ 000000]
store_ln98                                                           (store         ) [ 000000]
store_ln100                                                          (store         ) [ 000000]
win2_4                                                               (load          ) [ 000000]
win1_4                                                               (load          ) [ 000000]
win0_4                                                               (load          ) [ 000000]
win2_load                                                            (load          ) [ 000000]
win1_load                                                            (load          ) [ 000000]
win0_load                                                            (load          ) [ 000000]
gauss_stream_read                                                    (read          ) [ 000000]
reuse_reg26_load                                                     (load          ) [ 000000]
sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load (load          ) [ 000000]
win0_5                                                               (select        ) [ 000000]
reuse_reg20_load                                                     (load          ) [ 000000]
sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load (load          ) [ 000000]
win1_5                                                               (select        ) [ 000000]
reuse_reg_load                                                       (load          ) [ 000000]
sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load   (load          ) [ 000000]
win2_5                                                               (select        ) [ 000000]
store_ln109                                                          (store         ) [ 000000]
store_ln100                                                          (store         ) [ 000000]
store_ln110                                                          (store         ) [ 000000]
store_ln100                                                          (store         ) [ 000000]
store_ln111                                                          (store         ) [ 000000]
store_ln103                                                          (store         ) [ 000000]
zext_ln135                                                           (zext          ) [ 000000]
zext_ln135_1                                                         (zext          ) [ 000000]
zext_ln135_3                                                         (zext          ) [ 000000]
zext_ln135_2                                                         (zext          ) [ 000000]
zext_ln135_5                                                         (zext          ) [ 000000]
zext_ln135_4                                                         (zext          ) [ 000000]
zext_ln140                                                           (zext          ) [ 000000]
sub_ln140                                                            (sub           ) [ 000000]
sext_ln140                                                           (sext          ) [ 010010]
shl_ln                                                               (bitconcatenate) [ 000000]
zext_ln140_1                                                         (zext          ) [ 000000]
sub_ln140_1                                                          (sub           ) [ 000000]
sext_ln140_1                                                         (sext          ) [ 000000]
shl_ln140_1                                                          (bitconcatenate) [ 000000]
zext_ln140_2                                                         (zext          ) [ 000000]
sub_ln140_2                                                          (sub           ) [ 010010]
add_ln140_1                                                          (add           ) [ 010010]
sub_ln141                                                            (sub           ) [ 000000]
tmp                                                                  (bitconcatenate) [ 000000]
sext_ln141_1                                                         (sext          ) [ 000000]
add_ln141                                                            (add           ) [ 000000]
sub_ln141_1                                                          (sub           ) [ 000000]
gy                                                                   (add           ) [ 010010]
store_ln93                                                           (store         ) [ 000000]
store_ln94                                                           (store         ) [ 000000]
store_ln95                                                           (store         ) [ 000000]
store_ln93                                                           (store         ) [ 000000]
store_ln94                                                           (store         ) [ 000000]
store_ln95                                                           (store         ) [ 000000]
add_ln140                                                            (add           ) [ 000000]
zext_ln140_3                                                         (zext          ) [ 000000]
gx                                                                   (add           ) [ 000000]
sext_ln141                                                           (sext          ) [ 000000]
sext_ln129                                                           (sext          ) [ 000000]
sub_ln161                                                            (sub           ) [ 000000]
sext_ln162                                                           (sext          ) [ 000000]
tmp_3                                                                (bitset        ) [ 000000]
tmp_4                                                                (bitselect     ) [ 000000]
select_ln163                                                         (select        ) [ 000000]
sub_ln161_1                                                          (sub           ) [ 000000]
sext_ln162_1                                                         (sext          ) [ 000000]
tmp_5                                                                (bitset        ) [ 000000]
tmp_6                                                                (bitselect     ) [ 000000]
select_ln163_1                                                       (select        ) [ 000000]
mag                                                                  (add           ) [ 000000]
icmp_ln147                                                           (icmp          ) [ 010001]
icmp_ln149                                                           (icmp          ) [ 010001]
specloopname_ln0                                                     (specloopname  ) [ 000000]
specpipeline_ln101                                                   (specpipeline  ) [ 000000]
xor_ln149                                                            (xor           ) [ 000000]
select_ln147                                                         (select        ) [ 000000]
and_ln147                                                            (and           ) [ 000000]
select_ln147_1                                                       (select        ) [ 000000]
out_pix                                                              (select        ) [ 000000]
write_ln155                                                          (write         ) [ 000000]
br_ln100                                                             (br            ) [ 000000]
ret_ln0                                                              (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="high_thresh_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="high_thresh_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="low_thresh_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="low_thresh_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gauss_stream">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_stream"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_S_Col_Loop_S_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="reuse_addr_reg27_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg27/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="reuse_reg26_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg26/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="reuse_addr_reg21_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg21/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="reuse_reg20_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg20/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="reuse_addr_reg_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="reuse_reg_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="win2_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="win1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="win0_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="c_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="r_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="win2_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win2_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="win1_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win1_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="win0_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win0_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="low_thresh_load_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="low_thresh_load_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="high_thresh_load_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="high_thresh_load_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="cols_load_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_load_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="bound_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="gauss_stream_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gauss_stream_read/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln155_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln155/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="31" slack="0"/>
<pin id="193" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="31" slack="0"/>
<pin id="200" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="31" slack="0"/>
<pin id="207" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="1"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="0" index="2" bw="0" slack="0"/>
<pin id="215" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="216" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="217" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="218" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load/2 store_ln109/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="1"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="0"/>
<pin id="225" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="226" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="227" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="228" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load/2 store_ln110/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="1"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="0" index="2" bw="0" slack="0"/>
<pin id="235" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="236" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="237" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="238" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load/2 store_ln111/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln93_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln94_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln95_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln0_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln98_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="31" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln100_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="31" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln93_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln94_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln95_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln0_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln0_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln0_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln0_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln0_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln0_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="64" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="indvar_flatten_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln98_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="1"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln98_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="c_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="31" slack="1"/>
<pin id="332" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="r_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="1"/>
<pin id="335" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln100_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="31" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_1/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln100_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="31" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="1"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln98_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="31" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln98_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="31" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_1/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln98_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="31" slack="0"/>
<pin id="362" dir="0" index="2" bw="31" slack="0"/>
<pin id="363" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98_1/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="30" slack="0"/>
<pin id="369" dir="0" index="1" bw="31" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="0" index="3" bw="6" slack="0"/>
<pin id="372" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="30" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln100_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="31" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="reuse_addr_reg27_load_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="1"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg27_load/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="addr_cmp30_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="0"/>
<pin id="395" dir="0" index="1" bw="31" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp30/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="reuse_addr_reg21_load_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg21_load/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="addr_cmp24_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="0" index="1" bw="31" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp24/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="reuse_addr_reg_load_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="1"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="addr_cmp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="0"/>
<pin id="413" dir="0" index="1" bw="31" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln100_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="31" slack="0"/>
<pin id="419" dir="0" index="1" bw="64" slack="1"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln100_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="31" slack="0"/>
<pin id="424" dir="0" index="1" bw="64" slack="1"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln100_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="31" slack="0"/>
<pin id="429" dir="0" index="1" bw="64" slack="1"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="30" slack="0"/>
<pin id="434" dir="0" index="1" bw="31" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="0" index="3" bw="6" slack="0"/>
<pin id="437" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln127_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="30" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="and_ln127_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln127/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln100_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="31" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln98_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="0"/>
<pin id="462" dir="0" index="1" bw="64" slack="1"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln98_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="31" slack="0"/>
<pin id="467" dir="0" index="1" bw="31" slack="1"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln100_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="31" slack="0"/>
<pin id="472" dir="0" index="1" bw="31" slack="1"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="win2_4_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="2"/>
<pin id="477" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win2_4/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="win1_4_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="2"/>
<pin id="480" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win1_4/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="win0_4_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="2"/>
<pin id="483" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win0_4/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="win2_load_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="2"/>
<pin id="486" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win2_load/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="win1_load_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="2"/>
<pin id="489" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win1_load/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="win0_load_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="2"/>
<pin id="492" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win0_load/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="reuse_reg26_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="2"/>
<pin id="495" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg26_load/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="win0_5_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="0" index="1" bw="8" slack="0"/>
<pin id="499" dir="0" index="2" bw="8" slack="0"/>
<pin id="500" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="win0_5/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="reuse_reg20_load_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="2"/>
<pin id="505" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg20_load/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="win1_5_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="0" index="2" bw="8" slack="0"/>
<pin id="510" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="win1_5/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="reuse_reg_load_load_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="2"/>
<pin id="516" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="win2_5_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="0" index="1" bw="8" slack="0"/>
<pin id="520" dir="0" index="2" bw="8" slack="0"/>
<pin id="521" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="win2_5/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln100_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="8" slack="2"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln100_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="8" slack="2"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln103_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="2"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln135_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln135_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135_1/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln135_3_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135_3/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln135_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135_2/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln135_5_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135_5/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln135_4_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135_4/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln140_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sub_ln140_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="0" index="1" bw="8" slack="0"/>
<pin id="571" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sext_ln140_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="9" slack="0"/>
<pin id="576" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="shl_ln_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="9" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="0"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln140_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="9" slack="0"/>
<pin id="588" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_1/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sub_ln140_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="9" slack="0"/>
<pin id="593" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140_1/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sext_ln140_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="0"/>
<pin id="598" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140_1/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="shl_ln140_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="9" slack="0"/>
<pin id="602" dir="0" index="1" bw="8" slack="0"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_1/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln140_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="9" slack="0"/>
<pin id="610" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_2/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sub_ln140_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="10" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="0"/>
<pin id="615" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140_2/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln140_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="9" slack="0"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_1/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="sub_ln141_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="0" index="1" bw="8" slack="0"/>
<pin id="627" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln141/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="0"/>
<pin id="632" dir="0" index="1" bw="9" slack="0"/>
<pin id="633" dir="0" index="2" bw="1" slack="0"/>
<pin id="634" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="sext_ln141_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln141_1/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="add_ln141_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="10" slack="0"/>
<pin id="644" dir="0" index="1" bw="8" slack="0"/>
<pin id="645" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sub_ln141_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="11" slack="0"/>
<pin id="650" dir="0" index="1" bw="8" slack="0"/>
<pin id="651" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln141_1/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="gy_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="11" slack="0"/>
<pin id="656" dir="0" index="1" bw="9" slack="0"/>
<pin id="657" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="gy/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="store_ln93_store_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="0" index="1" bw="8" slack="2"/>
<pin id="663" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="store_ln94_store_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="0"/>
<pin id="667" dir="0" index="1" bw="8" slack="2"/>
<pin id="668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="store_ln95_store_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="0" index="1" bw="8" slack="2"/>
<pin id="673" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="store_ln93_store_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="2"/>
<pin id="678" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="store_ln94_store_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="0" index="1" bw="8" slack="2"/>
<pin id="683" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="store_ln95_store_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="8" slack="2"/>
<pin id="688" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln140_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="11" slack="1"/>
<pin id="692" dir="0" index="1" bw="9" slack="1"/>
<pin id="693" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln140_3_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="10" slack="1"/>
<pin id="696" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_3/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="gx_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="10" slack="0"/>
<pin id="699" dir="0" index="1" bw="11" slack="0"/>
<pin id="700" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="gx/4 "/>
</bind>
</comp>

<comp id="703" class="1004" name="sext_ln141_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="11" slack="0"/>
<pin id="705" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln141/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sext_ln129_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="11" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln129/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="sub_ln161_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="11" slack="0"/>
<pin id="713" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln161/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sext_ln162_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="11" slack="0"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln162/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_3_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="0" index="1" bw="11" slack="0"/>
<pin id="723" dir="0" index="2" bw="6" slack="0"/>
<pin id="724" dir="0" index="3" bw="1" slack="0"/>
<pin id="725" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_4_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="11" slack="0"/>
<pin id="733" dir="0" index="2" bw="5" slack="0"/>
<pin id="734" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="select_ln163_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="0" index="2" bw="11" slack="0"/>
<pin id="742" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln163/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="sub_ln161_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="11" slack="1"/>
<pin id="749" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln161_1/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln162_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="11" slack="0"/>
<pin id="753" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln162_1/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_5_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="0" index="1" bw="11" slack="0"/>
<pin id="758" dir="0" index="2" bw="6" slack="0"/>
<pin id="759" dir="0" index="3" bw="1" slack="0"/>
<pin id="760" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_6_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="11" slack="0"/>
<pin id="768" dir="0" index="2" bw="6" slack="0"/>
<pin id="769" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="773" class="1004" name="select_ln163_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="32" slack="0"/>
<pin id="776" dir="0" index="2" bw="11" slack="0"/>
<pin id="777" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln163_1/4 "/>
</bind>
</comp>

<comp id="781" class="1004" name="mag_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="0"/>
<pin id="784" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mag/4 "/>
</bind>
</comp>

<comp id="787" class="1004" name="icmp_ln147_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="3"/>
<pin id="790" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="icmp_ln149_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="3"/>
<pin id="795" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln149/4 "/>
</bind>
</comp>

<comp id="797" class="1004" name="xor_ln149_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln149/5 "/>
</bind>
</comp>

<comp id="802" class="1004" name="select_ln147_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="8" slack="0"/>
<pin id="805" dir="0" index="2" bw="1" slack="0"/>
<pin id="806" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln147/5 "/>
</bind>
</comp>

<comp id="810" class="1004" name="and_ln147_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="3"/>
<pin id="812" dir="0" index="1" bw="1" slack="1"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="select_ln147_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="8" slack="0"/>
<pin id="817" dir="0" index="2" bw="1" slack="0"/>
<pin id="818" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln147_1/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="out_pix_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="3"/>
<pin id="824" dir="0" index="1" bw="8" slack="0"/>
<pin id="825" dir="0" index="2" bw="1" slack="0"/>
<pin id="826" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_pix/5 "/>
</bind>
</comp>

<comp id="830" class="1005" name="reuse_addr_reg27_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="64" slack="0"/>
<pin id="832" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg27 "/>
</bind>
</comp>

<comp id="837" class="1005" name="reuse_reg26_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="0"/>
<pin id="839" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg26 "/>
</bind>
</comp>

<comp id="844" class="1005" name="reuse_addr_reg21_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="64" slack="0"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg21 "/>
</bind>
</comp>

<comp id="851" class="1005" name="reuse_reg20_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="0"/>
<pin id="853" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg20 "/>
</bind>
</comp>

<comp id="858" class="1005" name="reuse_addr_reg_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="64" slack="0"/>
<pin id="860" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="865" class="1005" name="reuse_reg_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="872" class="1005" name="win2_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="0"/>
<pin id="874" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="win2 "/>
</bind>
</comp>

<comp id="879" class="1005" name="win1_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="win1 "/>
</bind>
</comp>

<comp id="886" class="1005" name="win0_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="win0 "/>
</bind>
</comp>

<comp id="893" class="1005" name="c_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="31" slack="0"/>
<pin id="895" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="900" class="1005" name="r_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="31" slack="0"/>
<pin id="902" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="907" class="1005" name="indvar_flatten_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="64" slack="0"/>
<pin id="909" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="914" class="1005" name="win2_1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="0"/>
<pin id="916" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="win2_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="win1_1_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="0"/>
<pin id="923" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="win1_1 "/>
</bind>
</comp>

<comp id="928" class="1005" name="win0_1_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="0"/>
<pin id="930" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="win0_1 "/>
</bind>
</comp>

<comp id="935" class="1005" name="low_thresh_load_read_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="3"/>
<pin id="937" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="low_thresh_load_read "/>
</bind>
</comp>

<comp id="940" class="1005" name="high_thresh_load_read_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="3"/>
<pin id="942" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="high_thresh_load_read "/>
</bind>
</comp>

<comp id="945" class="1005" name="cols_load_read_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="1"/>
<pin id="947" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_load_read "/>
</bind>
</comp>

<comp id="950" class="1005" name="bound_read_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="64" slack="1"/>
<pin id="952" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="955" class="1005" name="icmp_ln98_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="1"/>
<pin id="957" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln98 "/>
</bind>
</comp>

<comp id="959" class="1005" name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="11" slack="1"/>
<pin id="961" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr "/>
</bind>
</comp>

<comp id="965" class="1005" name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="11" slack="1"/>
<pin id="967" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr "/>
</bind>
</comp>

<comp id="971" class="1005" name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="11" slack="1"/>
<pin id="973" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr "/>
</bind>
</comp>

<comp id="977" class="1005" name="addr_cmp30_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="1"/>
<pin id="979" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp30 "/>
</bind>
</comp>

<comp id="982" class="1005" name="addr_cmp24_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="1"/>
<pin id="984" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp24 "/>
</bind>
</comp>

<comp id="987" class="1005" name="addr_cmp_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="1"/>
<pin id="989" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="992" class="1005" name="and_ln127_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="1"/>
<pin id="994" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and_ln127 "/>
</bind>
</comp>

<comp id="998" class="1005" name="sext_ln140_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="11" slack="1"/>
<pin id="1000" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln140 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="sub_ln140_2_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="11" slack="1"/>
<pin id="1005" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln140_2 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="add_ln140_1_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="10" slack="1"/>
<pin id="1010" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln140_1 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="gy_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="11" slack="1"/>
<pin id="1015" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="gy "/>
</bind>
</comp>

<comp id="1019" class="1005" name="icmp_ln147_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="1"/>
<pin id="1021" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln147 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="icmp_ln149_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="1"/>
<pin id="1026" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln149 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="56" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="90" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="16" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="219"><net_src comp="189" pin="3"/><net_sink comp="210" pin=2"/></net>

<net id="229"><net_src comp="196" pin="3"/><net_sink comp="220" pin=2"/></net>

<net id="239"><net_src comp="203" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="176" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="38" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="38" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="44" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="38" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="38" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="316" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="330" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="357"><net_src comp="333" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="48" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="340" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="333" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="353" pin="2"/><net_sink comp="359" pin=2"/></net>

<net id="373"><net_src comp="50" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="359" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="18" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="52" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="381"><net_src comp="367" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="54" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="345" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="389"><net_src comp="383" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="397"><net_src comp="390" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="383" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="406"><net_src comp="399" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="383" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="415"><net_src comp="408" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="383" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="383" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="383" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="383" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="438"><net_src comp="50" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="345" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="18" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="52" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="446"><net_src comp="432" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="54" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="377" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="442" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="345" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="48" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="324" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="359" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="454" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="210" pin="7"/><net_sink comp="496" pin=2"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="512"><net_src comp="220" pin="7"/><net_sink comp="506" pin=2"/></net>

<net id="513"><net_src comp="506" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="523"><net_src comp="230" pin="7"/><net_sink comp="517" pin=2"/></net>

<net id="524"><net_src comp="517" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="529"><net_src comp="506" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="517" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="176" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="490" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="481" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="496" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="496" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="484" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="475" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="517" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="564" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="540" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="58" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="487" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="60" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="589"><net_src comp="578" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="62" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="586" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="58" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="506" pin="3"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="60" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="611"><net_src comp="600" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="596" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="556" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="608" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="552" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="560" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="544" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="64" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="624" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="60" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="641"><net_src comp="630" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="638" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="556" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="548" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="574" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="496" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="506" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="517" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="481" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="478" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="689"><net_src comp="475" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="701"><net_src comp="694" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="690" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="706"><net_src comp="697" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="714"><net_src comp="66" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="697" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="710" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="726"><net_src comp="68" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="716" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="70" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="729"><net_src comp="60" pin="0"/><net_sink comp="720" pin=3"/></net>

<net id="735"><net_src comp="72" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="697" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="74" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="743"><net_src comp="730" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="720" pin="4"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="703" pin="1"/><net_sink comp="738" pin=2"/></net>

<net id="750"><net_src comp="66" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="746" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="761"><net_src comp="68" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="751" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="763"><net_src comp="70" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="764"><net_src comp="60" pin="0"/><net_sink comp="755" pin=3"/></net>

<net id="770"><net_src comp="76" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="707" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="70" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="778"><net_src comp="765" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="755" pin="4"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="707" pin="1"/><net_sink comp="773" pin=2"/></net>

<net id="785"><net_src comp="773" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="738" pin="3"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="781" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="796"><net_src comp="781" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="801"><net_src comp="84" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="797" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="86" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="809"><net_src comp="38" pin="0"/><net_sink comp="802" pin=2"/></net>

<net id="819"><net_src comp="810" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="802" pin="3"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="88" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="827"><net_src comp="814" pin="3"/><net_sink comp="822" pin=1"/></net>

<net id="828"><net_src comp="38" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="829"><net_src comp="822" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="833"><net_src comp="92" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="840"><net_src comp="96" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="843"><net_src comp="837" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="847"><net_src comp="100" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="850"><net_src comp="844" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="854"><net_src comp="104" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="857"><net_src comp="851" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="861"><net_src comp="108" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="864"><net_src comp="858" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="868"><net_src comp="112" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="871"><net_src comp="865" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="875"><net_src comp="116" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="882"><net_src comp="120" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="885"><net_src comp="879" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="889"><net_src comp="124" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="892"><net_src comp="886" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="896"><net_src comp="128" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="899"><net_src comp="893" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="903"><net_src comp="132" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="906"><net_src comp="900" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="910"><net_src comp="136" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="913"><net_src comp="907" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="917"><net_src comp="140" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="920"><net_src comp="914" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="924"><net_src comp="144" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="927"><net_src comp="921" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="931"><net_src comp="148" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="934"><net_src comp="928" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="938"><net_src comp="152" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="943"><net_src comp="158" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="948"><net_src comp="164" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="953"><net_src comp="170" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="958"><net_src comp="319" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="189" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="968"><net_src comp="196" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="974"><net_src comp="203" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="980"><net_src comp="393" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="985"><net_src comp="402" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="990"><net_src comp="411" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="995"><net_src comp="448" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="997"><net_src comp="992" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1001"><net_src comp="574" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1006"><net_src comp="612" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1011"><net_src comp="618" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1016"><net_src comp="654" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1022"><net_src comp="787" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1027"><net_src comp="792" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="797" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {5 }
	Port: sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2 | {3 }
	Port: sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1 | {3 }
	Port: sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf | {3 }
 - Input state : 
	Port: sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S : bound | {1 }
	Port: sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S : cols_load | {1 }
	Port: sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S : high_thresh_load | {1 }
	Port: sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S : low_thresh_load | {1 }
	Port: sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S : gauss_stream | {3 }
	Port: sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S : sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2 | {2 3 }
	Port: sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S : sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1 | {2 3 }
	Port: sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S : sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf | {2 3 }
  - Chain level:
	State 1
		store_ln93 : 1
		store_ln94 : 1
		store_ln95 : 1
		store_ln0 : 1
		store_ln98 : 1
		store_ln100 : 1
		store_ln93 : 1
		store_ln94 : 1
		store_ln95 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln98 : 1
		add_ln98 : 1
		br_ln98 : 2
		zext_ln100_1 : 1
		icmp_ln100 : 2
		select_ln98 : 3
		add_ln98_1 : 1
		select_ln98_1 : 3
		tmp_1 : 4
		icmp : 5
		zext_ln100 : 4
		sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr : 5
		sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr : 5
		sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr : 5
		sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load : 6
		addr_cmp30 : 5
		sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load : 6
		addr_cmp24 : 5
		sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load : 6
		addr_cmp : 5
		store_ln100 : 5
		store_ln100 : 5
		store_ln100 : 5
		tmp_2 : 4
		icmp_ln127 : 5
		and_ln127 : 6
		add_ln100 : 4
		store_ln98 : 2
		store_ln98 : 4
		store_ln100 : 5
	State 3
		win0_5 : 1
		win1_5 : 1
		win2_5 : 1
		store_ln109 : 2
		store_ln100 : 2
		store_ln110 : 2
		store_ln100 : 2
		zext_ln135 : 1
		zext_ln135_1 : 1
		zext_ln135_3 : 2
		zext_ln135_2 : 2
		zext_ln135_5 : 1
		zext_ln135_4 : 1
		zext_ln140 : 2
		sub_ln140 : 3
		sext_ln140 : 4
		shl_ln : 1
		zext_ln140_1 : 2
		sub_ln140_1 : 3
		sext_ln140_1 : 4
		shl_ln140_1 : 2
		zext_ln140_2 : 3
		sub_ln140_2 : 5
		add_ln140_1 : 4
		sub_ln141 : 2
		tmp : 3
		sext_ln141_1 : 4
		add_ln141 : 5
		sub_ln141_1 : 6
		gy : 7
		store_ln93 : 2
		store_ln94 : 2
		store_ln95 : 2
		store_ln93 : 1
		store_ln94 : 1
		store_ln95 : 1
	State 4
		gx : 1
		sext_ln141 : 2
		sub_ln161 : 2
		sext_ln162 : 3
		tmp_3 : 4
		tmp_4 : 2
		select_ln163 : 5
		sext_ln162_1 : 1
		tmp_5 : 2
		tmp_6 : 1
		select_ln163_1 : 3
		mag : 6
		icmp_ln147 : 7
		icmp_ln149 : 7
	State 5
		select_ln147_1 : 1
		out_pix : 2
		write_ln155 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |          icmp_ln98_fu_319         |    0    |    71   |
|          |         icmp_ln100_fu_340         |    0    |    39   |
|          |            icmp_fu_377            |    0    |    37   |
|          |         addr_cmp30_fu_393         |    0    |    71   |
|   icmp   |         addr_cmp24_fu_402         |    0    |    71   |
|          |          addr_cmp_fu_411          |    0    |    71   |
|          |         icmp_ln127_fu_442         |    0    |    37   |
|          |         icmp_ln147_fu_787         |    0    |    39   |
|          |         icmp_ln149_fu_792         |    0    |    39   |
|----------|-----------------------------------|---------|---------|
|          |          add_ln98_fu_324          |    0    |    71   |
|          |         add_ln98_1_fu_353         |    0    |    38   |
|          |          add_ln100_fu_454         |    0    |    38   |
|          |         add_ln140_1_fu_618        |    0    |    16   |
|    add   |          add_ln141_fu_642         |    0    |    17   |
|          |             gy_fu_654             |    0    |    17   |
|          |          add_ln140_fu_690         |    0    |    17   |
|          |             gx_fu_697             |    0    |    17   |
|          |             mag_fu_781            |    0    |    39   |
|----------|-----------------------------------|---------|---------|
|          |         select_ln98_fu_345        |    0    |    31   |
|          |        select_ln98_1_fu_359       |    0    |    31   |
|          |           win0_5_fu_496           |    0    |    8    |
|          |           win1_5_fu_506           |    0    |    8    |
|  select  |           win2_5_fu_517           |    0    |    8    |
|          |        select_ln163_fu_738        |    0    |    32   |
|          |       select_ln163_1_fu_773       |    0    |    32   |
|          |        select_ln147_fu_802        |    0    |    8    |
|          |       select_ln147_1_fu_814       |    0    |    8    |
|          |           out_pix_fu_822          |    0    |    8    |
|----------|-----------------------------------|---------|---------|
|          |          sub_ln140_fu_568         |    0    |    15   |
|          |         sub_ln140_1_fu_590        |    0    |    16   |
|          |         sub_ln140_2_fu_612        |    0    |    17   |
|    sub   |          sub_ln141_fu_624         |    0    |    15   |
|          |         sub_ln141_1_fu_648        |    0    |    17   |
|          |          sub_ln161_fu_710         |    0    |    18   |
|          |         sub_ln161_1_fu_746        |    0    |    18   |
|----------|-----------------------------------|---------|---------|
|    and   |          and_ln127_fu_448         |    0    |    2    |
|          |          and_ln147_fu_810         |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|    xor   |          xor_ln149_fu_797         |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|          |  low_thresh_load_read_read_fu_152 |    0    |    0    |
|          | high_thresh_load_read_read_fu_158 |    0    |    0    |
|   read   |     cols_load_read_read_fu_164    |    0    |    0    |
|          |       bound_read_read_fu_170      |    0    |    0    |
|          |   gauss_stream_read_read_fu_176   |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   write  |      write_ln155_write_fu_182     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |        zext_ln100_1_fu_336        |    0    |    0    |
|          |         zext_ln100_fu_383         |    0    |    0    |
|          |         zext_ln135_fu_540         |    0    |    0    |
|          |        zext_ln135_1_fu_544        |    0    |    0    |
|          |        zext_ln135_3_fu_548        |    0    |    0    |
|   zext   |        zext_ln135_2_fu_552        |    0    |    0    |
|          |        zext_ln135_5_fu_556        |    0    |    0    |
|          |        zext_ln135_4_fu_560        |    0    |    0    |
|          |         zext_ln140_fu_564         |    0    |    0    |
|          |        zext_ln140_1_fu_586        |    0    |    0    |
|          |        zext_ln140_2_fu_608        |    0    |    0    |
|          |        zext_ln140_3_fu_694        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|            tmp_1_fu_367           |    0    |    0    |
|          |            tmp_2_fu_432           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         sext_ln140_fu_574         |    0    |    0    |
|          |        sext_ln140_1_fu_596        |    0    |    0    |
|          |        sext_ln141_1_fu_638        |    0    |    0    |
|   sext   |         sext_ln141_fu_703         |    0    |    0    |
|          |         sext_ln129_fu_707         |    0    |    0    |
|          |         sext_ln162_fu_716         |    0    |    0    |
|          |        sext_ln162_1_fu_751        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |           shl_ln_fu_578           |    0    |    0    |
|bitconcatenate|         shl_ln140_1_fu_600        |    0    |    0    |
|          |             tmp_fu_630            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|  bitset  |            tmp_3_fu_720           |    0    |    0    |
|          |            tmp_5_fu_755           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
| bitselect|            tmp_4_fu_730           |    0    |    0    |
|          |            tmp_6_fu_765           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   1041  |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------------------+--------+
|                                                                            |   FF   |
+----------------------------------------------------------------------------+--------+
|                            add_ln140_1_reg_1008                            |   10   |
|                             addr_cmp24_reg_982                             |    1   |
|                             addr_cmp30_reg_977                             |    1   |
|                              addr_cmp_reg_987                              |    1   |
|                              and_ln127_reg_992                             |    1   |
|                             bound_read_reg_950                             |   64   |
|                                  c_reg_893                                 |   31   |
|                           cols_load_read_reg_945                           |   32   |
|                                 gy_reg_1013                                |   11   |
|                        high_thresh_load_read_reg_940                       |   32   |
|                             icmp_ln147_reg_1019                            |    1   |
|                             icmp_ln149_reg_1024                            |    1   |
|                              icmp_ln98_reg_955                             |    1   |
|                           indvar_flatten_reg_907                           |   64   |
|                        low_thresh_load_read_reg_935                        |   32   |
|                                  r_reg_900                                 |   31   |
|                          reuse_addr_reg21_reg_844                          |   64   |
|                          reuse_addr_reg27_reg_830                          |   64   |
|                           reuse_addr_reg_reg_858                           |   64   |
|                             reuse_reg20_reg_851                            |    8   |
|                             reuse_reg26_reg_837                            |    8   |
|                              reuse_reg_reg_865                             |    8   |
|                             sext_ln140_reg_998                             |   11   |
|sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr_reg_965|   11   |
|sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr_reg_959|   11   |
| sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr_reg_971 |   11   |
|                            sub_ln140_2_reg_1003                            |   11   |
|                               win0_1_reg_928                               |    8   |
|                                win0_reg_886                                |    8   |
|                               win1_1_reg_921                               |    8   |
|                                win1_reg_879                                |    8   |
|                               win2_1_reg_914                               |    8   |
|                                win2_reg_872                                |    8   |
+----------------------------------------------------------------------------+--------+
|                                    Total                                   |   633  |
+----------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_210 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_220 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_230 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  1.161  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1041  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   633  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   633  |  1068  |
+-----------+--------+--------+--------+
