
L4_Example_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000017a4  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  08001938  08001938  00011938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001ac8  08001ac8  00011ac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001acc  08001acc  00011acc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000003c  20000000  08001ad0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ram2         00000000  10000000  10000000  0002003c  2**0
                  CONTENTS
  7 .bss          00000084  2000003c  2000003c  0002003c  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200000c0  200000c0  0002003c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00014036  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002f63  00000000  00000000  000340a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000008f8  00000000  00000000  00037008  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000868  00000000  00000000  00037900  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005d82  00000000  00000000  00038168  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000038f1  00000000  00000000  0003deea  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000417db  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000126c  00000000  00000000  00041858  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    00002bdd  00000000  00000000  00042ac4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000003c 	.word	0x2000003c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001920 	.word	0x08001920

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000040 	.word	0x20000040
 80001d0:	08001920 	.word	0x08001920

080001d4 <main>:
 *
 * @details Initializes applications.
 * @details Call system application to execute active applications.
 ****************************************************************************/
int  main()
{
 80001d4:	b508      	push	{r3, lr}
	/* Call to initial specific platform configuration */
    systemPreConfiguration();
 80001d6:	f000 fce2 	bl	8000b9e <systemPreConfiguration>

	/* Applications Initialization */
    SchedulerInit();
 80001da:	f000 f943 	bl	8000464 <SchedulerInit>

    GPIOInit();
 80001de:	f000 fb75 	bl	80008cc <GPIOInit>
    stm32L4Init();
 80001e2:	f000 fcc9 	bl	8000b78 <stm32L4Init>
    interruptsInit();
 80001e6:	f000 fb9b 	bl	8000920 <interruptsInit>
    interruptsStart();
 80001ea:	f000 fbb1 	bl	8000950 <interruptsStart>
    SwTimerInit();
 80001ee:	f000 fa55 	bl	800069c <SwTimerInit>
    while (TRUE)
    {
        SchedulerNextSystemProcess();
 80001f2:	f000 f9e5 	bl	80005c0 <SchedulerNextSystemProcess>
 80001f6:	e7fc      	b.n	80001f2 <main+0x1e>

080001f8 <initSystemApp>:
 *
 * @details Initializes HREG and SREG layers.
 * @details Initializes all applications
 ****************************************************************************/
void initSystemApp( void )
{
 80001f8:	b508      	push	{r3, lr}
    requestPowerState = POWER_STATE_NO_REQUEST;
 80001fa:	2200      	movs	r2, #0
 80001fc:	4b02      	ldr	r3, [pc, #8]	; (8000208 <initSystemApp+0x10>)
 80001fe:	701a      	strb	r2, [r3, #0]

    initSregAll();    /* Initialise the SREG layer */
 8000200:	f000 f8bc 	bl	800037c <initSregAll>
 8000204:	bd08      	pop	{r3, pc}
 8000206:	bf00      	nop
 8000208:	2000006d 	.word	0x2000006d

0800020c <callSystemApp>:
 *
 * @details depending on current state, executes active applications.
 * @details calls system middleware task
 ****************************************************************************/
void callSystemApp( void )
{
 800020c:	b508      	push	{r3, lr}
    uint8_t systemState;

    /* System state machine */
    GPIOWritePort(GPIO_LED_1, GPIO_TOGGLE);
 800020e:	2102      	movs	r1, #2
 8000210:	2006      	movs	r0, #6
 8000212:	f000 fab7 	bl	8000784 <GPIOWritePort>
    systemState = READ_SREG(SREG_SYSTEM_STATE);
 8000216:	2004      	movs	r0, #4
 8000218:	f000 f8cf 	bl	80003ba <readSreg>
 800021c:	b2c1      	uxtb	r1, r0
    //systemState = SYSTEM_APP_INIT_SHELL;
    switch ( systemState )
 800021e:	2904      	cmp	r1, #4
 8000220:	d82e      	bhi.n	8000280 <callSystemApp+0x74>
 8000222:	e8df f001 	tbb	[pc, r1]
 8000226:	032c      	.short	0x032c
 8000228:	2d0e      	.short	0x2d0e
 800022a:	05          	.byte	0x05
 800022b:	00          	.byte	0x00
			break;
        
		case SYSTEM_APP_INIT:
			/* Application init dispather */
			
			systemState = SYSTEM_APP_ON;
 800022c:	2102      	movs	r1, #2
            break;
 800022e:	e027      	b.n	8000280 <callSystemApp+0x74>

        case SYSTEM_APP_SLEPT:
			/* Application sleep dispather */

			/* Power Sequence control */
            if ( requestPowerState == POWER_STATE_WAKE_UP ) 
 8000230:	4b15      	ldr	r3, [pc, #84]	; (8000288 <callSystemApp+0x7c>)
 8000232:	781b      	ldrb	r3, [r3, #0]
 8000234:	2b02      	cmp	r3, #2
 8000236:	d123      	bne.n	8000280 <callSystemApp+0x74>
            {
				/* Wake up */
                systemState = SYSTEM_APP_ON;
                requestPowerState = POWER_STATE_NO_REQUEST;
 8000238:	2100      	movs	r1, #0
 800023a:	4a13      	ldr	r2, [pc, #76]	; (8000288 <callSystemApp+0x7c>)
 800023c:	7011      	strb	r1, [r2, #0]
                systemState = SYSTEM_APP_ON;
 800023e:	4619      	mov	r1, r3
 8000240:	e01e      	b.n	8000280 <callSystemApp+0x74>

        case SYSTEM_APP_ON:
			/* Application dispatcher */

			/* Power Sequence control */
            if ( requestPowerState == POWER_STATE_START_SHUTDOWN )
 8000242:	4b11      	ldr	r3, [pc, #68]	; (8000288 <callSystemApp+0x7c>)
 8000244:	781b      	ldrb	r3, [r3, #0]
 8000246:	2b01      	cmp	r3, #1
 8000248:	d007      	beq.n	800025a <callSystemApp+0x4e>
                WRITE_SREG(SREG_SYSTEM_MW_NOTIF, NOTIF_SYSTEM_MW_POWER_OFF);
                
                /* Power off */
                systemState = SYSTEM_APP_POWER_OFF;
            }
            else if ( requestPowerState == POWER_STATE_GO_TO_SLEEP )
 800024a:	2b03      	cmp	r3, #3
 800024c:	d00b      	beq.n	8000266 <callSystemApp+0x5a>
                WRITE_SREG(SREG_SYSTEM_MW_NOTIF, NOTIF_SYSTEM_MW_SLEEP);
                
                /* Slept */
                systemState = SYSTEM_APP_SLEPT;
            }
            else if ( requestPowerState == POWER_STATE_REBOOT )
 800024e:	2b04      	cmp	r3, #4
 8000250:	d00f      	beq.n	8000272 <callSystemApp+0x66>
                systemState = SYSTEM_APP_REBOOT;
				WRITE_SREG(SREG_SYSTEM_MW_NOTIF, NOTIF_SYSTEM_MW_RESET);
            }
            
            /* Reset power state request */
            requestPowerState = POWER_STATE_NO_REQUEST;
 8000252:	2200      	movs	r2, #0
 8000254:	4b0c      	ldr	r3, [pc, #48]	; (8000288 <callSystemApp+0x7c>)
 8000256:	701a      	strb	r2, [r3, #0]
            break;
 8000258:	e012      	b.n	8000280 <callSystemApp+0x74>
                WRITE_SREG(SREG_SYSTEM_MW_NOTIF, NOTIF_SYSTEM_MW_POWER_OFF);
 800025a:	210a      	movs	r1, #10
 800025c:	2005      	movs	r0, #5
 800025e:	f000 f8c7 	bl	80003f0 <writeSreg>
                systemState = SYSTEM_APP_POWER_OFF;
 8000262:	2103      	movs	r1, #3
 8000264:	e7f5      	b.n	8000252 <callSystemApp+0x46>
                WRITE_SREG(SREG_SYSTEM_MW_NOTIF, NOTIF_SYSTEM_MW_SLEEP);
 8000266:	2101      	movs	r1, #1
 8000268:	2005      	movs	r0, #5
 800026a:	f000 f8c1 	bl	80003f0 <writeSreg>
                systemState = SYSTEM_APP_SLEPT;
 800026e:	2104      	movs	r1, #4
 8000270:	e7ef      	b.n	8000252 <callSystemApp+0x46>
				WRITE_SREG(SREG_SYSTEM_MW_NOTIF, NOTIF_SYSTEM_MW_RESET);
 8000272:	2103      	movs	r1, #3
 8000274:	2005      	movs	r0, #5
 8000276:	f000 f8bb 	bl	80003f0 <writeSreg>
                systemState = SYSTEM_APP_REBOOT;
 800027a:	2105      	movs	r1, #5
 800027c:	e7e9      	b.n	8000252 <callSystemApp+0x46>
			systemState = SYSTEM_APP_INIT;
 800027e:	2101      	movs	r1, #1
			break;
        
    }
    
    /* Update system state */
    WRITE_SREG(SREG_SYSTEM_STATE, systemState);
 8000280:	2004      	movs	r0, #4
 8000282:	f000 f8b5 	bl	80003f0 <writeSreg>
 8000286:	bd08      	pop	{r3, pc}
 8000288:	2000006d 	.word	0x2000006d

0800028c <sregWrite>:
eError sregWrite(SREG sreg, uint32_t value)
{
	eError success = RET_OK;
	uint8_t index;

	index = SREGInstanceMap[sreg].indexSREGType;
 800028c:	4b0d      	ldr	r3, [pc, #52]	; (80002c4 <sregWrite+0x38>)
 800028e:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 8000292:	7852      	ldrb	r2, [r2, #1]
	switch(SREGInstanceMap[sreg].type)
 8000294:	f813 3020 	ldrb.w	r3, [r3, r0, lsl #2]
 8000298:	2b01      	cmp	r3, #1
 800029a:	d008      	beq.n	80002ae <sregWrite+0x22>
 800029c:	b11b      	cbz	r3, 80002a6 <sregWrite+0x1a>
 800029e:	2b02      	cmp	r3, #2
 80002a0:	d00a      	beq.n	80002b8 <sregWrite+0x2c>
			break;
		case SREG_UINT32:
			SREG32Context[index] = (uint32_t)value;
			break;
		default:
			success = RET_INVALID_PARAMETER;
 80002a2:	2005      	movs	r0, #5
			break;
	}

	return success;
}
 80002a4:	4770      	bx	lr
			SREG8Context[index] = (uint8_t)value;
 80002a6:	4b08      	ldr	r3, [pc, #32]	; (80002c8 <sregWrite+0x3c>)
 80002a8:	5499      	strb	r1, [r3, r2]
	eError success = RET_OK;
 80002aa:	2000      	movs	r0, #0
			break;
 80002ac:	4770      	bx	lr
			SREG16Context[index] = (uint16_t)value;
 80002ae:	4b07      	ldr	r3, [pc, #28]	; (80002cc <sregWrite+0x40>)
 80002b0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	eError success = RET_OK;
 80002b4:	2000      	movs	r0, #0
			break;
 80002b6:	4770      	bx	lr
			SREG32Context[index] = (uint32_t)value;
 80002b8:	4b05      	ldr	r3, [pc, #20]	; (80002d0 <sregWrite+0x44>)
 80002ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	eError success = RET_OK;
 80002be:	2000      	movs	r0, #0
			break;
 80002c0:	4770      	bx	lr
 80002c2:	bf00      	nop
 80002c4:	08001968 	.word	0x08001968
 80002c8:	20000070 	.word	0x20000070
 80002cc:	20000080 	.word	0x20000080
 80002d0:	20000078 	.word	0x20000078

080002d4 <sregReadParam>:
 * @param	sreg
 * @param	sregParam struct
 * @return  RET_OK or RET_FAIL
 ****************************************************************************/
eError sregReadParam(SREG sreg, tSREGParam *sregParam)
{
 80002d4:	b430      	push	{r4, r5}
	eError success = RET_OK;
	uint8_t index;

	index = SREGInstanceMap[sreg].indexSREGType;
 80002d6:	4a22      	ldr	r2, [pc, #136]	; (8000360 <sregReadParam+0x8c>)
 80002d8:	eb02 0380 	add.w	r3, r2, r0, lsl #2
 80002dc:	785b      	ldrb	r3, [r3, #1]
	switch(SREGInstanceMap[sreg].type)
 80002de:	f812 2020 	ldrb.w	r2, [r2, r0, lsl #2]
 80002e2:	2a01      	cmp	r2, #1
 80002e4:	d014      	beq.n	8000310 <sregReadParam+0x3c>
 80002e6:	b11a      	cbz	r2, 80002f0 <sregReadParam+0x1c>
 80002e8:	2a02      	cmp	r2, #2
 80002ea:	d025      	beq.n	8000338 <sregReadParam+0x64>
			sregParam->Init  = (uint32_t)(SREG32InstanceMap[index].Init);
			sregParam->Max   = (uint32_t)(SREG32InstanceMap[index].Max);
			sregParam->Min   = (uint32_t)(SREG32InstanceMap[index].Min);
			break;
		default:
			success = RET_INVALID_PARAMETER;
 80002ec:	2005      	movs	r0, #5
 80002ee:	e00d      	b.n	800030c <sregReadParam+0x38>
			sregParam->Data = (uint32_t)SREG8Context[index];
 80002f0:	4a1c      	ldr	r2, [pc, #112]	; (8000364 <sregReadParam+0x90>)
 80002f2:	5cd2      	ldrb	r2, [r2, r3]
 80002f4:	600a      	str	r2, [r1, #0]
			sregParam->Init = (uint32_t)(SREG8InstanceMap[index].Init);
 80002f6:	481c      	ldr	r0, [pc, #112]	; (8000368 <sregReadParam+0x94>)
 80002f8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80002fc:	18c2      	adds	r2, r0, r3
 80002fe:	7894      	ldrb	r4, [r2, #2]
 8000300:	60cc      	str	r4, [r1, #12]
			sregParam->Max  = (uint32_t)(SREG8InstanceMap[index].Max);
 8000302:	5cc3      	ldrb	r3, [r0, r3]
 8000304:	604b      	str	r3, [r1, #4]
			sregParam->Min  = (uint32_t)(SREG8InstanceMap[index].Min);
 8000306:	7853      	ldrb	r3, [r2, #1]
 8000308:	608b      	str	r3, [r1, #8]
	eError success = RET_OK;
 800030a:	2000      	movs	r0, #0
			break;
	}

	return success;
}
 800030c:	bc30      	pop	{r4, r5}
 800030e:	4770      	bx	lr
			sregParam->Data  = (uint32_t)SREG16Context[index];
 8000310:	4a16      	ldr	r2, [pc, #88]	; (800036c <sregReadParam+0x98>)
 8000312:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000316:	600a      	str	r2, [r1, #0]
			sregParam->Init  = (uint32_t)(SREG16InstanceMap[index].Init);
 8000318:	4a15      	ldr	r2, [pc, #84]	; (8000370 <sregReadParam+0x9c>)
 800031a:	0058      	lsls	r0, r3, #1
 800031c:	18c5      	adds	r5, r0, r3
 800031e:	006c      	lsls	r4, r5, #1
 8000320:	1915      	adds	r5, r2, r4
 8000322:	88ad      	ldrh	r5, [r5, #4]
 8000324:	60cd      	str	r5, [r1, #12]
			sregParam->Max   = (uint32_t)(SREG16InstanceMap[index].Max);
 8000326:	5b14      	ldrh	r4, [r2, r4]
 8000328:	604c      	str	r4, [r1, #4]
			sregParam->Min   = (uint32_t)(SREG16InstanceMap[index].Min);
 800032a:	4403      	add	r3, r0
 800032c:	0058      	lsls	r0, r3, #1
 800032e:	4402      	add	r2, r0
 8000330:	8853      	ldrh	r3, [r2, #2]
 8000332:	608b      	str	r3, [r1, #8]
	eError success = RET_OK;
 8000334:	2000      	movs	r0, #0
			break;
 8000336:	e7e9      	b.n	800030c <sregReadParam+0x38>
			sregParam->Data  = (uint32_t)SREG32Context[index];
 8000338:	4a0e      	ldr	r2, [pc, #56]	; (8000374 <sregReadParam+0xa0>)
 800033a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800033e:	600a      	str	r2, [r1, #0]
			sregParam->Init  = (uint32_t)(SREG32InstanceMap[index].Init);
 8000340:	4a0d      	ldr	r2, [pc, #52]	; (8000378 <sregReadParam+0xa4>)
 8000342:	0058      	lsls	r0, r3, #1
 8000344:	18c5      	adds	r5, r0, r3
 8000346:	00ac      	lsls	r4, r5, #2
 8000348:	1915      	adds	r5, r2, r4
 800034a:	68ad      	ldr	r5, [r5, #8]
 800034c:	60cd      	str	r5, [r1, #12]
			sregParam->Max   = (uint32_t)(SREG32InstanceMap[index].Max);
 800034e:	5914      	ldr	r4, [r2, r4]
 8000350:	604c      	str	r4, [r1, #4]
			sregParam->Min   = (uint32_t)(SREG32InstanceMap[index].Min);
 8000352:	4403      	add	r3, r0
 8000354:	0098      	lsls	r0, r3, #2
 8000356:	4402      	add	r2, r0
 8000358:	6853      	ldr	r3, [r2, #4]
 800035a:	608b      	str	r3, [r1, #8]
	eError success = RET_OK;
 800035c:	2000      	movs	r0, #0
			break;
 800035e:	e7d5      	b.n	800030c <sregReadParam+0x38>
 8000360:	08001968 	.word	0x08001968
 8000364:	20000070 	.word	0x20000070
 8000368:	08001950 	.word	0x08001950
 800036c:	20000080 	.word	0x20000080
 8000370:	08001938 	.word	0x08001938
 8000374:	20000078 	.word	0x20000078
 8000378:	08001938 	.word	0x08001938

0800037c <initSregAll>:
{
 800037c:	b510      	push	{r4, lr}
 800037e:	b084      	sub	sp, #16
    for ( sreg = 0; sreg < NUM_OF_SREGS; sreg++ )
 8000380:	2400      	movs	r4, #0
 8000382:	e009      	b.n	8000398 <initSregAll+0x1c>
		sregReadParam(sreg, &sregParam);
 8000384:	4669      	mov	r1, sp
 8000386:	4620      	mov	r0, r4
 8000388:	f7ff ffa4 	bl	80002d4 <sregReadParam>
		sregWrite(sreg, sregParam.Init);
 800038c:	9903      	ldr	r1, [sp, #12]
 800038e:	4620      	mov	r0, r4
 8000390:	f7ff ff7c 	bl	800028c <sregWrite>
    for ( sreg = 0; sreg < NUM_OF_SREGS; sreg++ )
 8000394:	3401      	adds	r4, #1
 8000396:	b2e4      	uxtb	r4, r4
 8000398:	2c08      	cmp	r4, #8
 800039a:	d9f3      	bls.n	8000384 <initSregAll+0x8>
}
 800039c:	b004      	add	sp, #16
 800039e:	bd10      	pop	{r4, pc}

080003a0 <readSregTableStd>:
{
 80003a0:	b500      	push	{lr}
 80003a2:	b085      	sub	sp, #20
	success = sregReadParam(sreg, &sregParam);
 80003a4:	4669      	mov	r1, sp
 80003a6:	f7ff ff95 	bl	80002d4 <sregReadParam>
	if ( success == RET_OK )
 80003aa:	b120      	cbz	r0, 80003b6 <readSregTableStd+0x16>
    uint32_t ret_data = 0xffffffff;
 80003ac:	f04f 30ff 	mov.w	r0, #4294967295
}
 80003b0:	b005      	add	sp, #20
 80003b2:	f85d fb04 	ldr.w	pc, [sp], #4
		ret_data = sregParam.Data;
 80003b6:	9800      	ldr	r0, [sp, #0]
 80003b8:	e7fa      	b.n	80003b0 <readSregTableStd+0x10>

080003ba <readSreg>:
{
 80003ba:	b508      	push	{r3, lr}
	return readSregTableStd(sreg);
 80003bc:	f7ff fff0 	bl	80003a0 <readSregTableStd>
}
 80003c0:	bd08      	pop	{r3, pc}

080003c2 <writeSregTableStd>:
{
 80003c2:	b570      	push	{r4, r5, r6, lr}
 80003c4:	b084      	sub	sp, #16
 80003c6:	4606      	mov	r6, r0
 80003c8:	460d      	mov	r5, r1
	result = sregReadParam(sreg, &sregParam);
 80003ca:	4669      	mov	r1, sp
 80003cc:	f7ff ff82 	bl	80002d4 <sregReadParam>
 80003d0:	4604      	mov	r4, r0
	if ( value > sregParam.Max )
 80003d2:	9901      	ldr	r1, [sp, #4]
 80003d4:	42a9      	cmp	r1, r5
 80003d6:	d303      	bcc.n	80003e0 <writeSregTableStd+0x1e>
	else if ( value < sregParam.Min )
 80003d8:	9902      	ldr	r1, [sp, #8]
 80003da:	428d      	cmp	r5, r1
 80003dc:	d300      	bcc.n	80003e0 <writeSregTableStd+0x1e>
 80003de:	4629      	mov	r1, r5
	if ( result == RET_OK )
 80003e0:	b114      	cbz	r4, 80003e8 <writeSregTableStd+0x26>
}
 80003e2:	4620      	mov	r0, r4
 80003e4:	b004      	add	sp, #16
 80003e6:	bd70      	pop	{r4, r5, r6, pc}
		sregWrite(sreg, value);
 80003e8:	4630      	mov	r0, r6
 80003ea:	f7ff ff4f 	bl	800028c <sregWrite>
 80003ee:	e7f8      	b.n	80003e2 <writeSregTableStd+0x20>

080003f0 <writeSreg>:
{
 80003f0:	b508      	push	{r3, lr}
	return writeSregTableStd( sreg, value );
 80003f2:	f7ff ffe6 	bl	80003c2 <writeSregTableStd>
}
 80003f6:	bd08      	pop	{r3, pc}

080003f8 <SchedulerResetProcessTable>:
 ****************************************************************************/
void SchedulerResetProcessTable(void)
{
	uint8_t i;

	ptrTask	= 0;
 80003f8:	2300      	movs	r3, #0
 80003fa:	4a16      	ldr	r2, [pc, #88]	; (8000454 <SchedulerResetProcessTable+0x5c>)
 80003fc:	7013      	strb	r3, [r2, #0]

 	for (i = 0; i < NUM_OF_SCHED_TASKS; i++)
 80003fe:	2b01      	cmp	r3, #1
 8000400:	d826      	bhi.n	8000450 <SchedulerResetProcessTable+0x58>
{
 8000402:	b430      	push	{r4, r5}
 	{
		schedulerProcess[i].uiTimeProcessCounter	= 0;
 8000404:	4914      	ldr	r1, [pc, #80]	; (8000458 <SchedulerResetProcessTable+0x60>)
 8000406:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800040a:	f36f 020d 	bfc	r2, #0, #14
 800040e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		schedulerProcess[i].bEnabledSystemTask	= SchedulerInstanceMap[i].initState;
 8000412:	005a      	lsls	r2, r3, #1
 8000414:	18d0      	adds	r0, r2, r3
 8000416:	0084      	lsls	r4, r0, #2
 8000418:	4810      	ldr	r0, [pc, #64]	; (800045c <SchedulerResetProcessTable+0x64>)
 800041a:	4420      	add	r0, r4
 800041c:	7a84      	ldrb	r4, [r0, #10]
 800041e:	4411      	add	r1, r2
 8000420:	7848      	ldrb	r0, [r1, #1]
 8000422:	f364 1086 	bfi	r0, r4, #6, #1
		schedulerProcess[i].bEnabledUrgentSystemTask = FALSE;
 8000426:	f36f 10c7 	bfc	r0, #7, #1
 800042a:	7048      	strb	r0, [r1, #1]

		schedulerContext[i].maxDelayProcessCtn = 0;
 800042c:	490c      	ldr	r1, [pc, #48]	; (8000460 <SchedulerResetProcessTable+0x68>)
 800042e:	18d0      	adds	r0, r2, r3
 8000430:	00c5      	lsls	r5, r0, #3
 8000432:	194c      	adds	r4, r1, r5
 8000434:	2000      	movs	r0, #0
 8000436:	81a0      	strh	r0, [r4, #12]
		schedulerContext[i].maximumTaskTime_us = 0;
 8000438:	60a0      	str	r0, [r4, #8]
		schedulerContext[i].averageTaskTime_us = 0;
 800043a:	5148      	str	r0, [r1, r5]
		schedulerContext[i].currentTaskTime_us = 0;
 800043c:	6060      	str	r0, [r4, #4]
		schedulerContext[i].cntTaskTime = 0;
 800043e:	6120      	str	r0, [r4, #16]
		schedulerContext[i].userEnabled = TRUE;
 8000440:	2201      	movs	r2, #1
 8000442:	7562      	strb	r2, [r4, #21]
 	for (i = 0; i < NUM_OF_SCHED_TASKS; i++)
 8000444:	4413      	add	r3, r2
 8000446:	b2db      	uxtb	r3, r3
 8000448:	2b01      	cmp	r3, #1
 800044a:	d9db      	bls.n	8000404 <SchedulerResetProcessTable+0xc>
 	}
}
 800044c:	bc30      	pop	{r4, r5}
 800044e:	4770      	bx	lr
 8000450:	4770      	bx	lr
 8000452:	bf00      	nop
 8000454:	200000b4 	.word	0x200000b4
 8000458:	200000b8 	.word	0x200000b8
 800045c:	0800198c 	.word	0x0800198c
 8000460:	20000084 	.word	0x20000084

08000464 <SchedulerInit>:
{
 8000464:	b510      	push	{r4, lr}
	SchedulerResetProcessTable();
 8000466:	f7ff ffc7 	bl	80003f8 <SchedulerResetProcessTable>
 	for (i = 0; i < NUM_OF_SCHED_TASKS; i++)
 800046a:	2400      	movs	r4, #0
 800046c:	e001      	b.n	8000472 <SchedulerInit+0xe>
 800046e:	3401      	adds	r4, #1
 8000470:	b2e4      	uxtb	r4, r4
 8000472:	2c01      	cmp	r4, #1
 8000474:	d808      	bhi.n	8000488 <SchedulerInit+0x24>
		if(SchedulerInstanceMap[i].InitProcess != NULL)
 8000476:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 800047a:	0093      	lsls	r3, r2, #2
 800047c:	4a08      	ldr	r2, [pc, #32]	; (80004a0 <SchedulerInit+0x3c>)
 800047e:	58d3      	ldr	r3, [r2, r3]
 8000480:	2b00      	cmp	r3, #0
 8000482:	d0f4      	beq.n	800046e <SchedulerInit+0xa>
			(*(SchedulerInstanceMap[i].InitProcess))();
 8000484:	4798      	blx	r3
 8000486:	e7f2      	b.n	800046e <SchedulerInit+0xa>
    systemGetCLkFreq(&ticks_per_us);
 8000488:	4c06      	ldr	r4, [pc, #24]	; (80004a4 <SchedulerInit+0x40>)
 800048a:	4620      	mov	r0, r4
 800048c:	f000 fb80 	bl	8000b90 <systemGetCLkFreq>
    ticks_per_us /= 1000000;
 8000490:	6823      	ldr	r3, [r4, #0]
 8000492:	4a05      	ldr	r2, [pc, #20]	; (80004a8 <SchedulerInit+0x44>)
 8000494:	fba2 2303 	umull	r2, r3, r2, r3
 8000498:	0c9b      	lsrs	r3, r3, #18
 800049a:	6023      	str	r3, [r4, #0]
 800049c:	bd10      	pop	{r4, pc}
 800049e:	bf00      	nop
 80004a0:	0800198c 	.word	0x0800198c
 80004a4:	20000080 	.word	0x20000080
 80004a8:	431bde83 	.word	0x431bde83

080004ac <SchedulerProcessesAutoEnable>:
 ****************************************************************************/
void SchedulerProcessesAutoEnable(void)
{
	uint8_t i;

	for (i = 0; i < NUM_OF_SCHED_TASKS; i++)
 80004ac:	2300      	movs	r3, #0
 80004ae:	2b01      	cmp	r3, #1
 80004b0:	d825      	bhi.n	80004fe <SchedulerProcessesAutoEnable+0x52>
{
 80004b2:	b430      	push	{r4, r5}
 80004b4:	e003      	b.n	80004be <SchedulerProcessesAutoEnable+0x12>
	for (i = 0; i < NUM_OF_SCHED_TASKS; i++)
 80004b6:	3301      	adds	r3, #1
 80004b8:	b2db      	uxtb	r3, r3
 80004ba:	2b01      	cmp	r3, #1
 80004bc:	d81d      	bhi.n	80004fa <SchedulerProcessesAutoEnable+0x4e>
	{
		schedulerProcess[i].uiTimeProcessCounter++;
 80004be:	4810      	ldr	r0, [pc, #64]	; (8000500 <SchedulerProcessesAutoEnable+0x54>)
 80004c0:	f830 2013 	ldrh.w	r2, [r0, r3, lsl #1]
 80004c4:	f3c2 010d 	ubfx	r1, r2, #0, #14
 80004c8:	3101      	adds	r1, #1
 80004ca:	f361 020d 	bfi	r2, r1, #0, #14
 80004ce:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]

		// If currentTaskTime it's enable, update 1000uS=1mS
		if (schedulerContext[i].taskActive == TRUE && schedulerContext[i].userEnabled == TRUE )
 80004d2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80004d6:	00d1      	lsls	r1, r2, #3
 80004d8:	4a0a      	ldr	r2, [pc, #40]	; (8000504 <SchedulerProcessesAutoEnable+0x58>)
 80004da:	440a      	add	r2, r1
 80004dc:	7d12      	ldrb	r2, [r2, #20]
 80004de:	2a00      	cmp	r2, #0
 80004e0:	d0e9      	beq.n	80004b6 <SchedulerProcessesAutoEnable+0xa>
 80004e2:	4a08      	ldr	r2, [pc, #32]	; (8000504 <SchedulerProcessesAutoEnable+0x58>)
 80004e4:	440a      	add	r2, r1
 80004e6:	7d52      	ldrb	r2, [r2, #21]
 80004e8:	2a00      	cmp	r2, #0
 80004ea:	d0e4      	beq.n	80004b6 <SchedulerProcessesAutoEnable+0xa>
		{
			schedulerContext[i].currentTaskTime_us += 1000;
 80004ec:	4805      	ldr	r0, [pc, #20]	; (8000504 <SchedulerProcessesAutoEnable+0x58>)
 80004ee:	4401      	add	r1, r0
 80004f0:	684a      	ldr	r2, [r1, #4]
 80004f2:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 80004f6:	604a      	str	r2, [r1, #4]
 80004f8:	e7dd      	b.n	80004b6 <SchedulerProcessesAutoEnable+0xa>
		}
	}
}
 80004fa:	bc30      	pop	{r4, r5}
 80004fc:	4770      	bx	lr
 80004fe:	4770      	bx	lr
 8000500:	200000b8 	.word	0x200000b8
 8000504:	20000084 	.word	0x20000084

08000508 <SchedulerUpdateTaskTime>:
 * @brief  	Update average task time, maximum task time
 * @param   process, initTime, finalTime
 * @return  none
 ****************************************************************************/
void SchedulerUpdateTaskTime(int32_t initTimeTaskScheduler, int32_t finalTimeTaskScheduler)
{
 8000508:	b4f0      	push	{r4, r5, r6, r7}
	uint64_t averageTaskTemp;
	schedulerContext[ptrTask].currentTaskTime_us += ((initTimeTaskScheduler - finalTimeTaskScheduler)/(int32_t)(ticks_per_us));
 800050a:	4b11      	ldr	r3, [pc, #68]	; (8000550 <SchedulerUpdateTaskTime+0x48>)
 800050c:	781a      	ldrb	r2, [r3, #0]
 800050e:	1a41      	subs	r1, r0, r1
 8000510:	4b10      	ldr	r3, [pc, #64]	; (8000554 <SchedulerUpdateTaskTime+0x4c>)
 8000512:	6818      	ldr	r0, [r3, #0]
 8000514:	fb91 f1f0 	sdiv	r1, r1, r0
 8000518:	4e0f      	ldr	r6, [pc, #60]	; (8000558 <SchedulerUpdateTaskTime+0x50>)
 800051a:	0053      	lsls	r3, r2, #1
 800051c:	4413      	add	r3, r2
 800051e:	00dd      	lsls	r5, r3, #3
 8000520:	1974      	adds	r4, r6, r5
 8000522:	6863      	ldr	r3, [r4, #4]
 8000524:	4419      	add	r1, r3
 8000526:	6061      	str	r1, [r4, #4]
	schedulerContext[ptrTask].cntTaskTime %= MAX_TASK_TIME_CNT;
 8000528:	6923      	ldr	r3, [r4, #16]
 800052a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800052e:	bf28      	it	cs
 8000530:	3301      	addcs	r3, #1
	schedulerContext[ptrTask].cntTaskTime++;
 8000532:	1c58      	adds	r0, r3, #1
 8000534:	6120      	str	r0, [r4, #16]

	/* Calculate the average task time */
	averageTaskTemp = (uint64_t)(schedulerContext[ptrTask].averageTaskTime_us*(schedulerContext[ptrTask].cntTaskTime-1));
 8000536:	5977      	ldr	r7, [r6, r5]
	schedulerContext[ptrTask].averageTaskTime_us = (uint32_t)(averageTaskTemp + schedulerContext[ptrTask].currentTaskTime_us) / schedulerContext[ptrTask].cntTaskTime;
 8000538:	fb07 1303 	mla	r3, r7, r3, r1
 800053c:	fbb3 f3f0 	udiv	r3, r3, r0
 8000540:	5173      	str	r3, [r6, r5]

    /* If current Task Time is higher than maximum, update maximum task time */
    if ( schedulerContext[ptrTask].currentTaskTime_us > schedulerContext[ptrTask].maximumTaskTime_us )
 8000542:	68a3      	ldr	r3, [r4, #8]
 8000544:	4299      	cmp	r1, r3
 8000546:	d900      	bls.n	800054a <SchedulerUpdateTaskTime+0x42>
    {
    	schedulerContext[ptrTask].maximumTaskTime_us = schedulerContext[ptrTask].currentTaskTime_us;
 8000548:	60a1      	str	r1, [r4, #8]
    }

}
 800054a:	bcf0      	pop	{r4, r5, r6, r7}
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop
 8000550:	200000b4 	.word	0x200000b4
 8000554:	20000080 	.word	0x20000080
 8000558:	20000084 	.word	0x20000084

0800055c <SchedulerExecuteSystemProcess>:
{
 800055c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	schedulerContext[ptrTask].currentTaskTime_us = 0;
 8000560:	f8df 8058 	ldr.w	r8, [pc, #88]	; 80005bc <SchedulerExecuteSystemProcess+0x60>
 8000564:	f898 1000 	ldrb.w	r1, [r8]
 8000568:	4c11      	ldr	r4, [pc, #68]	; (80005b0 <SchedulerExecuteSystemProcess+0x54>)
 800056a:	004b      	lsls	r3, r1, #1
 800056c:	1858      	adds	r0, r3, r1
 800056e:	00c2      	lsls	r2, r0, #3
 8000570:	4422      	add	r2, r4
 8000572:	2700      	movs	r7, #0
 8000574:	6057      	str	r7, [r2, #4]
	initTimeTaskScheduler =  SYSTEM_TICK;
 8000576:	4e0f      	ldr	r6, [pc, #60]	; (80005b4 <SchedulerExecuteSystemProcess+0x58>)
 8000578:	68b5      	ldr	r5, [r6, #8]
	schedulerContext[ptrTask].taskActive = TRUE;
 800057a:	2001      	movs	r0, #1
 800057c:	7510      	strb	r0, [r2, #20]
    (*(SchedulerInstanceMap[ptrTask].CallProcess))();
 800057e:	440b      	add	r3, r1
 8000580:	009a      	lsls	r2, r3, #2
 8000582:	4b0d      	ldr	r3, [pc, #52]	; (80005b8 <SchedulerExecuteSystemProcess+0x5c>)
 8000584:	4413      	add	r3, r2
 8000586:	685b      	ldr	r3, [r3, #4]
 8000588:	4798      	blx	r3
	schedulerContext[ptrTask].taskActive = FALSE;
 800058a:	f898 0000 	ldrb.w	r0, [r8]
 800058e:	0043      	lsls	r3, r0, #1
 8000590:	1819      	adds	r1, r3, r0
 8000592:	00ca      	lsls	r2, r1, #3
 8000594:	4422      	add	r2, r4
 8000596:	7517      	strb	r7, [r2, #20]
    finalTimeTaskScheduler = SYSTEM_TICK;
 8000598:	68b1      	ldr	r1, [r6, #8]
    if ( schedulerContext[ptrTask].userEnabled == TRUE )
 800059a:	4403      	add	r3, r0
 800059c:	00da      	lsls	r2, r3, #3
 800059e:	4414      	add	r4, r2
 80005a0:	7d63      	ldrb	r3, [r4, #21]
 80005a2:	b90b      	cbnz	r3, 80005a8 <SchedulerExecuteSystemProcess+0x4c>
 80005a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    	SchedulerUpdateTaskTime(initTimeTaskScheduler, finalTimeTaskScheduler);
 80005a8:	4628      	mov	r0, r5
 80005aa:	f7ff ffad 	bl	8000508 <SchedulerUpdateTaskTime>
}
 80005ae:	e7f9      	b.n	80005a4 <SchedulerExecuteSystemProcess+0x48>
 80005b0:	20000084 	.word	0x20000084
 80005b4:	e000e010 	.word	0xe000e010
 80005b8:	0800198c 	.word	0x0800198c
 80005bc:	200000b4 	.word	0x200000b4

080005c0 <SchedulerNextSystemProcess>:
{
 80005c0:	b570      	push	{r4, r5, r6, lr}
    uint8_t i			= 0;
 80005c2:	2400      	movs	r4, #0
    bool taskExecuted	= FALSE;
 80005c4:	4620      	mov	r0, r4
 80005c6:	e027      	b.n	8000618 <SchedulerNextSystemProcess+0x58>
			if ( schedulerProcess[ptrTask].bEnabledUrgentSystemTask == TRUE )
 80005c8:	2a00      	cmp	r2, #0
 80005ca:	d148      	bne.n	800065e <SchedulerNextSystemProcess+0x9e>
				schedulerProcess[ptrTask].uiTimeProcessCounter = 0;
 80005cc:	4a28      	ldr	r2, [pc, #160]	; (8000670 <SchedulerNextSystemProcess+0xb0>)
 80005ce:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80005d2:	f36f 010d 	bfc	r1, #0, #14
 80005d6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			if (schedulerContext[ptrTask].maxDelayProcessCtn < (schedulerProcess[ptrTask].uiTimeProcessCounter - SchedulerInstanceMap[ptrTask].uiTimeProcess))
 80005da:	005a      	lsls	r2, r3, #1
 80005dc:	18d1      	adds	r1, r2, r3
 80005de:	00c8      	lsls	r0, r1, #3
 80005e0:	4924      	ldr	r1, [pc, #144]	; (8000674 <SchedulerNextSystemProcess+0xb4>)
 80005e2:	4401      	add	r1, r0
 80005e4:	898d      	ldrh	r5, [r1, #12]
 80005e6:	4922      	ldr	r1, [pc, #136]	; (8000670 <SchedulerNextSystemProcess+0xb0>)
 80005e8:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 80005ec:	f3c1 010d 	ubfx	r1, r1, #0, #14
 80005f0:	441a      	add	r2, r3
 80005f2:	0090      	lsls	r0, r2, #2
 80005f4:	4a20      	ldr	r2, [pc, #128]	; (8000678 <SchedulerNextSystemProcess+0xb8>)
 80005f6:	4402      	add	r2, r0
 80005f8:	8912      	ldrh	r2, [r2, #8]
 80005fa:	1a88      	subs	r0, r1, r2
 80005fc:	4285      	cmp	r5, r0
 80005fe:	da05      	bge.n	800060c <SchedulerNextSystemProcess+0x4c>
				schedulerContext[ptrTask].maxDelayProcessCtn = schedulerProcess[ptrTask].uiTimeProcessCounter - SchedulerInstanceMap[ptrTask].uiTimeProcess;
 8000600:	005a      	lsls	r2, r3, #1
 8000602:	4413      	add	r3, r2
 8000604:	00da      	lsls	r2, r3, #3
 8000606:	4b1b      	ldr	r3, [pc, #108]	; (8000674 <SchedulerNextSystemProcess+0xb4>)
 8000608:	4413      	add	r3, r2
 800060a:	8198      	strh	r0, [r3, #12]
			SchedulerExecuteSystemProcess();
 800060c:	f7ff ffa6 	bl	800055c <SchedulerExecuteSystemProcess>
			taskExecuted = TRUE;
 8000610:	2001      	movs	r0, #1
	while ( ( taskExecuted == FALSE ) && ( i <= NUM_OF_SCHED_TASKS ) );
 8000612:	bb60      	cbnz	r0, 800066e <SchedulerNextSystemProcess+0xae>
 8000614:	2c02      	cmp	r4, #2
 8000616:	d82a      	bhi.n	800066e <SchedulerNextSystemProcess+0xae>
        i++;
 8000618:	3401      	adds	r4, #1
 800061a:	b2e4      	uxtb	r4, r4
        ptrTask++;
 800061c:	4a17      	ldr	r2, [pc, #92]	; (800067c <SchedulerNextSystemProcess+0xbc>)
 800061e:	7813      	ldrb	r3, [r2, #0]
 8000620:	3301      	adds	r3, #1
		ptrTask %= NUM_OF_SCHED_TASKS;
 8000622:	f003 0301 	and.w	r3, r3, #1
 8000626:	7013      	strb	r3, [r2, #0]
		if ( schedulerProcess[ptrTask].bEnabledUrgentSystemTask == TRUE ||
 8000628:	4a11      	ldr	r2, [pc, #68]	; (8000670 <SchedulerNextSystemProcess+0xb0>)
 800062a:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800062e:	7852      	ldrb	r2, [r2, #1]
 8000630:	09d2      	lsrs	r2, r2, #7
 8000632:	d1c9      	bne.n	80005c8 <SchedulerNextSystemProcess+0x8>
			 ( schedulerProcess[ptrTask].bEnabledSystemTask == TRUE  && schedulerProcess[ptrTask].uiTimeProcessCounter >= SchedulerInstanceMap[ptrTask].uiTimeProcess ) )
 8000634:	490e      	ldr	r1, [pc, #56]	; (8000670 <SchedulerNextSystemProcess+0xb0>)
 8000636:	eb01 0143 	add.w	r1, r1, r3, lsl #1
 800063a:	7849      	ldrb	r1, [r1, #1]
		if ( schedulerProcess[ptrTask].bEnabledUrgentSystemTask == TRUE ||
 800063c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8000640:	d0e7      	beq.n	8000612 <SchedulerNextSystemProcess+0x52>
			 ( schedulerProcess[ptrTask].bEnabledSystemTask == TRUE  && schedulerProcess[ptrTask].uiTimeProcessCounter >= SchedulerInstanceMap[ptrTask].uiTimeProcess ) )
 8000642:	490b      	ldr	r1, [pc, #44]	; (8000670 <SchedulerNextSystemProcess+0xb0>)
 8000644:	f831 5013 	ldrh.w	r5, [r1, r3, lsl #1]
 8000648:	f3c5 050d 	ubfx	r5, r5, #0, #14
 800064c:	0059      	lsls	r1, r3, #1
 800064e:	4419      	add	r1, r3
 8000650:	008e      	lsls	r6, r1, #2
 8000652:	4909      	ldr	r1, [pc, #36]	; (8000678 <SchedulerNextSystemProcess+0xb8>)
 8000654:	4431      	add	r1, r6
 8000656:	8909      	ldrh	r1, [r1, #8]
 8000658:	428d      	cmp	r5, r1
 800065a:	dbda      	blt.n	8000612 <SchedulerNextSystemProcess+0x52>
 800065c:	e7b4      	b.n	80005c8 <SchedulerNextSystemProcess+0x8>
				schedulerProcess[ptrTask].bEnabledUrgentSystemTask = FALSE;
 800065e:	4a04      	ldr	r2, [pc, #16]	; (8000670 <SchedulerNextSystemProcess+0xb0>)
 8000660:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8000664:	7851      	ldrb	r1, [r2, #1]
 8000666:	f36f 11c7 	bfc	r1, #7, #1
 800066a:	7051      	strb	r1, [r2, #1]
 800066c:	e7b5      	b.n	80005da <SchedulerNextSystemProcess+0x1a>
}
 800066e:	bd70      	pop	{r4, r5, r6, pc}
 8000670:	200000b8 	.word	0x200000b8
 8000674:	20000084 	.word	0x20000084
 8000678:	0800198c 	.word	0x0800198c
 800067c:	200000b4 	.word	0x200000b4

08000680 <diffTime>:
 **********************************************************************/
static uint32_t diffTime( uint32_t timeA, uint32_t timeB )
{
    uint32_t retVal = 0;

    if( timeA >= timeB )
 8000680:	4288      	cmp	r0, r1
 8000682:	d202      	bcs.n	800068a <diffTime+0xa>
    {
            retVal = timeA - timeB;
    }
    else
    {
            retVal = UINT32_MAX - (timeB - timeA);
 8000684:	1a09      	subs	r1, r1, r0
 8000686:	43c8      	mvns	r0, r1
    }

    return retVal;
}
 8000688:	4770      	bx	lr
            retVal = timeA - timeB;
 800068a:	1a40      	subs	r0, r0, r1
 800068c:	4770      	bx	lr
	...

08000690 <getTime>:
    uint32_t retVal = 0;

    retVal = timeMs;

    return retVal;
}
 8000690:	4b01      	ldr	r3, [pc, #4]	; (8000698 <getTime+0x8>)
 8000692:	6818      	ldr	r0, [r3, #0]
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	20000068 	.word	0x20000068

0800069c <SwTimerInit>:
eError SwTimerInit( void )
{
    eError result = RET_OK;
    uint8_t i;

    for( i = 0 ; i < NUM_OF_SW_TIMER ; i++ )
 800069c:	2300      	movs	r3, #0
 800069e:	b10b      	cbz	r3, 80006a4 <SwTimerInit+0x8>
    {
        SwTimersArray[i].state = SW_TIMER_STATE_STOPPED;
    }

    return result;
}
 80006a0:	2000      	movs	r0, #0
 80006a2:	4770      	bx	lr
        SwTimersArray[i].state = SW_TIMER_STATE_STOPPED;
 80006a4:	4a03      	ldr	r2, [pc, #12]	; (80006b4 <SwTimerInit+0x18>)
 80006a6:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 80006aa:	2100      	movs	r1, #0
 80006ac:	7211      	strb	r1, [r2, #8]
    for( i = 0 ; i < NUM_OF_SW_TIMER ; i++ )
 80006ae:	3301      	adds	r3, #1
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	e7f4      	b.n	800069e <SwTimerInit+0x2>
 80006b4:	20000058 	.word	0x20000058

080006b8 <SwTimerResetTimer>:
/**********************************************************************
 * @brief  Reset and start the timer
 * @param  pTimer:	Pointer to timer to be restart.
 **********************************************************************/
eError SwTimerResetTimer( tSwTimerIndex SwTimerIndex )
{
 80006b8:	b510      	push	{r4, lr}
 80006ba:	4604      	mov	r4, r0
    eError result = RET_OK;

    // Reset the timer.
    SwTimersArray[SwTimerIndex].startMs = getTime();
 80006bc:	f7ff ffe8 	bl	8000690 <getTime>
 80006c0:	0124      	lsls	r4, r4, #4
 80006c2:	4b02      	ldr	r3, [pc, #8]	; (80006cc <SwTimerResetTimer+0x14>)
 80006c4:	5118      	str	r0, [r3, r4]

    return result;
}
 80006c6:	2000      	movs	r0, #0
 80006c8:	bd10      	pop	{r4, pc}
 80006ca:	bf00      	nop
 80006cc:	20000058 	.word	0x20000058

080006d0 <SwTimerStartTimer>:
{
 80006d0:	b510      	push	{r4, lr}
 80006d2:	4604      	mov	r4, r0
    if( SwTimersArray[SwTimerIndex].state == SW_TIMER_STATE_CANCELLED ||
 80006d4:	4b08      	ldr	r3, [pc, #32]	; (80006f8 <SwTimerStartTimer+0x28>)
 80006d6:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 80006da:	7a1b      	ldrb	r3, [r3, #8]
 80006dc:	3b02      	subs	r3, #2
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	d906      	bls.n	80006f2 <SwTimerStartTimer+0x22>
    SwTimersArray[SwTimerIndex].state = SW_TIMER_STATE_STARTED;
 80006e4:	4804      	ldr	r0, [pc, #16]	; (80006f8 <SwTimerStartTimer+0x28>)
 80006e6:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 80006ea:	2301      	movs	r3, #1
 80006ec:	7203      	strb	r3, [r0, #8]
}
 80006ee:	2000      	movs	r0, #0
 80006f0:	bd10      	pop	{r4, pc}
        SwTimerResetTimer( SwTimerIndex );
 80006f2:	f7ff ffe1 	bl	80006b8 <SwTimerResetTimer>
 80006f6:	e7f5      	b.n	80006e4 <SwTimerStartTimer+0x14>
 80006f8:	20000058 	.word	0x20000058

080006fc <SwTimerUpdateTimer>:
 * @brief  Updates all timers every millisecond
 * @param
 * @retval
 **********************************************************************/
eError SwTimerUpdateTimer( tSwTimerIndex SwTimerIndex )
{
 80006fc:	b538      	push	{r3, r4, r5, lr}
 80006fe:	4604      	mov	r4, r0
    eError result = RET_OK;
    tBool restartTimer = FALSE;

    // If timer is started, check timeout.
    if( SwTimersArray[SwTimerIndex].state == SW_TIMER_STATE_STARTED )
 8000700:	4b16      	ldr	r3, [pc, #88]	; (800075c <SwTimerUpdateTimer+0x60>)
 8000702:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8000706:	7a1b      	ldrb	r3, [r3, #8]
 8000708:	2b01      	cmp	r3, #1
 800070a:	d00a      	beq.n	8000722 <SwTimerUpdateTimer+0x26>
            }
        }
    }
    // If the timer is stopped, simply shifts the start time,
    // this keeps the elapsed time.
    else if( SwTimersArray[SwTimerIndex].state == SW_TIMER_STATE_STOPPED )
 800070c:	b9fb      	cbnz	r3, 800074e <SwTimerUpdateTimer+0x52>
    {
        SwTimersArray[SwTimerIndex].startMs++;
 800070e:	4913      	ldr	r1, [pc, #76]	; (800075c <SwTimerUpdateTimer+0x60>)
 8000710:	0102      	lsls	r2, r0, #4
 8000712:	588b      	ldr	r3, [r1, r2]
 8000714:	3301      	adds	r3, #1
 8000716:	508b      	str	r3, [r1, r2]
    tBool restartTimer = FALSE;
 8000718:	2000      	movs	r0, #0
    }

    if ( restartTimer == TRUE )
 800071a:	2801      	cmp	r0, #1
 800071c:	d019      	beq.n	8000752 <SwTimerUpdateTimer+0x56>
    {
        SwTimerStartTimer(SwTimerIndex);
    }

    return result;
}
 800071e:	2000      	movs	r0, #0
 8000720:	bd38      	pop	{r3, r4, r5, pc}
        if( diffTime( timeMs, SwTimersArray[SwTimerIndex].startMs ) >= SwTimersArray[SwTimerIndex].timeoutMs )
 8000722:	4a0e      	ldr	r2, [pc, #56]	; (800075c <SwTimerUpdateTimer+0x60>)
 8000724:	0103      	lsls	r3, r0, #4
 8000726:	18d5      	adds	r5, r2, r3
 8000728:	58d1      	ldr	r1, [r2, r3]
 800072a:	4b0d      	ldr	r3, [pc, #52]	; (8000760 <SwTimerUpdateTimer+0x64>)
 800072c:	6818      	ldr	r0, [r3, #0]
 800072e:	f7ff ffa7 	bl	8000680 <diffTime>
 8000732:	686b      	ldr	r3, [r5, #4]
 8000734:	4298      	cmp	r0, r3
 8000736:	d306      	bcc.n	8000746 <SwTimerUpdateTimer+0x4a>
            SwTimersArray[SwTimerIndex].state = SW_TIMER_STATE_EXPIRED;
 8000738:	2203      	movs	r2, #3
 800073a:	722a      	strb	r2, [r5, #8]
            if( NULL != SwTimersArray[SwTimerIndex].pFuncCB )
 800073c:	68eb      	ldr	r3, [r5, #12]
 800073e:	b123      	cbz	r3, 800074a <SwTimerUpdateTimer+0x4e>
                    restartTimer = SwTimersArray[SwTimerIndex].pFuncCB(SwTimerIndex);
 8000740:	4620      	mov	r0, r4
 8000742:	4798      	blx	r3
 8000744:	e7e9      	b.n	800071a <SwTimerUpdateTimer+0x1e>
    tBool restartTimer = FALSE;
 8000746:	2000      	movs	r0, #0
 8000748:	e7e7      	b.n	800071a <SwTimerUpdateTimer+0x1e>
 800074a:	2000      	movs	r0, #0
 800074c:	e7e5      	b.n	800071a <SwTimerUpdateTimer+0x1e>
 800074e:	2000      	movs	r0, #0
 8000750:	e7e3      	b.n	800071a <SwTimerUpdateTimer+0x1e>
        SwTimerStartTimer(SwTimerIndex);
 8000752:	4620      	mov	r0, r4
 8000754:	f7ff ffbc 	bl	80006d0 <SwTimerStartTimer>
 8000758:	e7e1      	b.n	800071e <SwTimerUpdateTimer+0x22>
 800075a:	bf00      	nop
 800075c:	20000058 	.word	0x20000058
 8000760:	20000068 	.word	0x20000068

08000764 <SwTimerIrq>:
 * @brief  Interrupt request rutine for periodic tick
 * @param  None.
 * @retval None.
 **********************************************************************/
void SwTimerIrq( void )
{
 8000764:	b510      	push	{r4, lr}
    uint8_t SwTimerIndex = 0;

    // Increment time global variable.
    timeMs = timeMs + TIMER_PERIOD; //timeMs++;
 8000766:	4a06      	ldr	r2, [pc, #24]	; (8000780 <SwTimerIrq+0x1c>)
 8000768:	6813      	ldr	r3, [r2, #0]
 800076a:	3301      	adds	r3, #1
 800076c:	6013      	str	r3, [r2, #0]

    // Update timers
    for( SwTimerIndex = 0 ; SwTimerIndex < NUM_OF_SW_TIMER ; SwTimerIndex++ )
 800076e:	2400      	movs	r4, #0
 8000770:	b104      	cbz	r4, 8000774 <SwTimerIrq+0x10>
    {
        SwTimerUpdateTimer( SwTimerIndex );
    }
}
 8000772:	bd10      	pop	{r4, pc}
        SwTimerUpdateTimer( SwTimerIndex );
 8000774:	4620      	mov	r0, r4
 8000776:	f7ff ffc1 	bl	80006fc <SwTimerUpdateTimer>
    for( SwTimerIndex = 0 ; SwTimerIndex < NUM_OF_SW_TIMER ; SwTimerIndex++ )
 800077a:	3401      	adds	r4, #1
 800077c:	b2e4      	uxtb	r4, r4
 800077e:	e7f7      	b.n	8000770 <SwTimerIrq+0xc>
 8000780:	20000068 	.word	0x20000068

08000784 <GPIOWritePort>:
 ****************************************************************************/
eError GPIOWritePort(tGPIO port, tGPIOValue value)
{
	eError 	success = RET_OK;

	if ( value == GPIO_DEFAULT )
 8000784:	2903      	cmp	r1, #3
 8000786:	d015      	beq.n	80007b4 <GPIOWritePort+0x30>
{
 8000788:	b508      	push	{r3, lr}
 800078a:	460a      	mov	r2, r1
		success = RET_INVALID_PARAMETER;
		return success;
	}


	if ( value != GPIO_TOGGLE )
 800078c:	2902      	cmp	r1, #2
 800078e:	d008      	beq.n	80007a2 <GPIOWritePort+0x1e>
	{
		HAL_GPIO_WritePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin, value);
 8000790:	4b09      	ldr	r3, [pc, #36]	; (80007b8 <GPIOWritePort+0x34>)
 8000792:	0100      	lsls	r0, r0, #4
 8000794:	1819      	adds	r1, r3, r0
 8000796:	8889      	ldrh	r1, [r1, #4]
 8000798:	5818      	ldr	r0, [r3, r0]
 800079a:	f000 fbab 	bl	8000ef4 <HAL_GPIO_WritePin>
	else
	{
		HAL_GPIO_TogglePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin);
	}

	return success;
 800079e:	2000      	movs	r0, #0
 80007a0:	bd08      	pop	{r3, pc}
		HAL_GPIO_TogglePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin);
 80007a2:	4b05      	ldr	r3, [pc, #20]	; (80007b8 <GPIOWritePort+0x34>)
 80007a4:	0100      	lsls	r0, r0, #4
 80007a6:	181a      	adds	r2, r3, r0
 80007a8:	8891      	ldrh	r1, [r2, #4]
 80007aa:	5818      	ldr	r0, [r3, r0]
 80007ac:	f000 fba7 	bl	8000efe <HAL_GPIO_TogglePin>
	return success;
 80007b0:	2000      	movs	r0, #0
 80007b2:	bd08      	pop	{r3, pc}
		return success;
 80007b4:	2005      	movs	r0, #5
 80007b6:	4770      	bx	lr
 80007b8:	080019a4 	.word	0x080019a4

080007bc <InitGPIOClock>:
 * @brief  Enable GPIO clock.
 * @param	port to enable clock.
 * @return  None.
 ****************************************************************************/
void InitGPIOClock(tGPIO port)
{
 80007bc:	b086      	sub	sp, #24
	/* Enable the GPIO Clock */
#ifdef GPIOA
	if ( GPIOInstanceMap[port].port == GPIOA ){
 80007be:	0103      	lsls	r3, r0, #4
 80007c0:	4a3c      	ldr	r2, [pc, #240]	; (80008b4 <InitGPIOClock+0xf8>)
 80007c2:	58d3      	ldr	r3, [r2, r3]
 80007c4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80007c8:	d01f      	beq.n	800080a <InitGPIOClock+0x4e>
		__GPIOA_CLK_ENABLE();
	}
#endif //GPIOA

#ifdef GPIOB
	if( GPIOInstanceMap[port].port == GPIOB ){
 80007ca:	0103      	lsls	r3, r0, #4
 80007cc:	4a39      	ldr	r2, [pc, #228]	; (80008b4 <InitGPIOClock+0xf8>)
 80007ce:	58d2      	ldr	r2, [r2, r3]
 80007d0:	4b39      	ldr	r3, [pc, #228]	; (80008b8 <InitGPIOClock+0xfc>)
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d027      	beq.n	8000826 <InitGPIOClock+0x6a>
		__GPIOB_CLK_ENABLE();
	}
#endif //GPIOB

#ifdef GPIOC
	if( GPIOInstanceMap[port].port == GPIOC ){
 80007d6:	0103      	lsls	r3, r0, #4
 80007d8:	4a36      	ldr	r2, [pc, #216]	; (80008b4 <InitGPIOClock+0xf8>)
 80007da:	58d2      	ldr	r2, [r2, r3]
 80007dc:	4b37      	ldr	r3, [pc, #220]	; (80008bc <InitGPIOClock+0x100>)
 80007de:	429a      	cmp	r2, r3
 80007e0:	d02f      	beq.n	8000842 <InitGPIOClock+0x86>
		__GPIOC_CLK_ENABLE();
	}
#endif //GPIOC

#ifdef GPIOD
	if( GPIOInstanceMap[port].port == GPIOD ){
 80007e2:	0103      	lsls	r3, r0, #4
 80007e4:	4a33      	ldr	r2, [pc, #204]	; (80008b4 <InitGPIOClock+0xf8>)
 80007e6:	58d2      	ldr	r2, [r2, r3]
 80007e8:	4b35      	ldr	r3, [pc, #212]	; (80008c0 <InitGPIOClock+0x104>)
 80007ea:	429a      	cmp	r2, r3
 80007ec:	d037      	beq.n	800085e <InitGPIOClock+0xa2>
		__GPIOD_CLK_ENABLE();
	}
#endif //GPIOD

#ifdef GPIOE
	if( GPIOInstanceMap[port].port == GPIOE ){
 80007ee:	0103      	lsls	r3, r0, #4
 80007f0:	4a30      	ldr	r2, [pc, #192]	; (80008b4 <InitGPIOClock+0xf8>)
 80007f2:	58d2      	ldr	r2, [r2, r3]
 80007f4:	4b33      	ldr	r3, [pc, #204]	; (80008c4 <InitGPIOClock+0x108>)
 80007f6:	429a      	cmp	r2, r3
 80007f8:	d03f      	beq.n	800087a <InitGPIOClock+0xbe>
		__GPIOG_CLK_ENABLE();
	}
#endif //GPIOG

#ifdef GPIOH
	if( GPIOInstanceMap[port].port == GPIOH ){
 80007fa:	0100      	lsls	r0, r0, #4
 80007fc:	4b2d      	ldr	r3, [pc, #180]	; (80008b4 <InitGPIOClock+0xf8>)
 80007fe:	581a      	ldr	r2, [r3, r0]
 8000800:	4b31      	ldr	r3, [pc, #196]	; (80008c8 <InitGPIOClock+0x10c>)
 8000802:	429a      	cmp	r2, r3
 8000804:	d047      	beq.n	8000896 <InitGPIOClock+0xda>
		__GPIOI_CLK_ENABLE();
	}
#endif //GPIOI


}
 8000806:	b006      	add	sp, #24
 8000808:	4770      	bx	lr
		__GPIOA_CLK_ENABLE();
 800080a:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 800080e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000812:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000814:	f042 0201 	orr.w	r2, r2, #1
 8000818:	64da      	str	r2, [r3, #76]	; 0x4c
 800081a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800081c:	f003 0301 	and.w	r3, r3, #1
 8000820:	9300      	str	r3, [sp, #0]
 8000822:	9b00      	ldr	r3, [sp, #0]
 8000824:	e7d1      	b.n	80007ca <InitGPIOClock+0xe>
		__GPIOB_CLK_ENABLE();
 8000826:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 800082a:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 800082e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000830:	f042 0202 	orr.w	r2, r2, #2
 8000834:	64da      	str	r2, [r3, #76]	; 0x4c
 8000836:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000838:	f003 0302 	and.w	r3, r3, #2
 800083c:	9301      	str	r3, [sp, #4]
 800083e:	9b01      	ldr	r3, [sp, #4]
 8000840:	e7c9      	b.n	80007d6 <InitGPIOClock+0x1a>
		__GPIOC_CLK_ENABLE();
 8000842:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8000846:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800084a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800084c:	f042 0204 	orr.w	r2, r2, #4
 8000850:	64da      	str	r2, [r3, #76]	; 0x4c
 8000852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000854:	f003 0304 	and.w	r3, r3, #4
 8000858:	9302      	str	r3, [sp, #8]
 800085a:	9b02      	ldr	r3, [sp, #8]
 800085c:	e7c1      	b.n	80007e2 <InitGPIOClock+0x26>
		__GPIOD_CLK_ENABLE();
 800085e:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8000862:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
 8000866:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000868:	f042 0208 	orr.w	r2, r2, #8
 800086c:	64da      	str	r2, [r3, #76]	; 0x4c
 800086e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000870:	f003 0308 	and.w	r3, r3, #8
 8000874:	9303      	str	r3, [sp, #12]
 8000876:	9b03      	ldr	r3, [sp, #12]
 8000878:	e7b9      	b.n	80007ee <InitGPIOClock+0x32>
		__GPIOE_CLK_ENABLE();
 800087a:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 800087e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8000882:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000884:	f042 0210 	orr.w	r2, r2, #16
 8000888:	64da      	str	r2, [r3, #76]	; 0x4c
 800088a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800088c:	f003 0310 	and.w	r3, r3, #16
 8000890:	9304      	str	r3, [sp, #16]
 8000892:	9b04      	ldr	r3, [sp, #16]
 8000894:	e7b1      	b.n	80007fa <InitGPIOClock+0x3e>
		__GPIOH_CLK_ENABLE();
 8000896:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 800089a:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 800089e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008a0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80008a4:	64da      	str	r2, [r3, #76]	; 0x4c
 80008a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008ac:	9305      	str	r3, [sp, #20]
 80008ae:	9b05      	ldr	r3, [sp, #20]
}
 80008b0:	e7a9      	b.n	8000806 <InitGPIOClock+0x4a>
 80008b2:	bf00      	nop
 80008b4:	080019a4 	.word	0x080019a4
 80008b8:	48000400 	.word	0x48000400
 80008bc:	48000800 	.word	0x48000800
 80008c0:	48000c00 	.word	0x48000c00
 80008c4:	48001000 	.word	0x48001000
 80008c8:	48001c00 	.word	0x48001c00

080008cc <GPIOInit>:
{
 80008cc:	b570      	push	{r4, r5, r6, lr}
 80008ce:	b086      	sub	sp, #24
	for (port = 0; port < NUM_OF_GPIO; port++)
 80008d0:	2400      	movs	r4, #0
	eError 				success = RET_OK;
 80008d2:	4626      	mov	r6, r4
	for (port = 0; port < NUM_OF_GPIO; port++)
 80008d4:	e001      	b.n	80008da <GPIOInit+0xe>
 80008d6:	3401      	adds	r4, #1
 80008d8:	b2e4      	uxtb	r4, r4
 80008da:	2c08      	cmp	r4, #8
 80008dc:	d81b      	bhi.n	8000916 <GPIOInit+0x4a>
		InitGPIOClock(port);
 80008de:	4620      	mov	r0, r4
 80008e0:	f7ff ff6c 	bl	80007bc <InitGPIOClock>
        GPIO_InitStructure.Pin =  	(uint32_t)GPIOInstanceMap[port].pin;
 80008e4:	4a0d      	ldr	r2, [pc, #52]	; (800091c <GPIOInit+0x50>)
 80008e6:	0123      	lsls	r3, r4, #4
 80008e8:	18d5      	adds	r5, r2, r3
 80008ea:	88a9      	ldrh	r1, [r5, #4]
 80008ec:	9101      	str	r1, [sp, #4]
		GPIO_InitStructure.Mode = 	(uint32_t)GPIOInstanceMap[port].mode;
 80008ee:	68a9      	ldr	r1, [r5, #8]
 80008f0:	9102      	str	r1, [sp, #8]
		GPIO_InitStructure.Speed = 	(uint32_t)GPIOInstanceMap[port].speed;
 80008f2:	7b29      	ldrb	r1, [r5, #12]
 80008f4:	9104      	str	r1, [sp, #16]
		GPIO_InitStructure.Pull = 	(uint32_t)GPIOInstanceMap[port].pupd;
 80008f6:	7b69      	ldrb	r1, [r5, #13]
 80008f8:	9103      	str	r1, [sp, #12]
		GPIO_InitStructure.Alternate = (uint32_t)GPIOInstanceMap[port].alternate;
 80008fa:	7ba9      	ldrb	r1, [r5, #14]
 80008fc:	9105      	str	r1, [sp, #20]
		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 80008fe:	a901      	add	r1, sp, #4
 8000900:	58d0      	ldr	r0, [r2, r3]
 8000902:	f000 fa27 	bl	8000d54 <HAL_GPIO_Init>
		if ( GPIOInstanceMap[port].initialValue != GPIO_DEFAULT )
 8000906:	7be9      	ldrb	r1, [r5, #15]
 8000908:	2903      	cmp	r1, #3
 800090a:	d0e4      	beq.n	80008d6 <GPIOInit+0xa>
			success = GPIOWritePort(port, GPIOInstanceMap[port].initialValue);
 800090c:	4620      	mov	r0, r4
 800090e:	f7ff ff39 	bl	8000784 <GPIOWritePort>
 8000912:	4606      	mov	r6, r0
 8000914:	e7df      	b.n	80008d6 <GPIOInit+0xa>
}
 8000916:	4630      	mov	r0, r6
 8000918:	b006      	add	sp, #24
 800091a:	bd70      	pop	{r4, r5, r6, pc}
 800091c:	080019a4 	.word	0x080019a4

08000920 <interruptsInit>:
 * @brief  Init interrupts driver
 * 		   Configure all IRQ Channels declared on intPriorityMap list
 * @return eError :
 **********************************************************************/
eError interruptsInit( void )
{
 8000920:	b510      	push	{r4, lr}
	eError result = RET_OK;
	uint8_t i;

	for(i = 0; i < MAX_IRQ; i++)
 8000922:	2400      	movs	r4, #0
 8000924:	e001      	b.n	800092a <interruptsInit+0xa>
 8000926:	3401      	adds	r4, #1
 8000928:	b2e4      	uxtb	r4, r4
 800092a:	2c0d      	cmp	r4, #13
 800092c:	d80c      	bhi.n	8000948 <interruptsInit+0x28>
	{
		if (IS_SETTABLE_PRIORITY_IRQ(interruptsInstanceMap[i].IRQn))
 800092e:	4b07      	ldr	r3, [pc, #28]	; (800094c <interruptsInit+0x2c>)
 8000930:	f913 0024 	ldrsb.w	r0, [r3, r4, lsl #2]
 8000934:	f110 0f05 	cmn.w	r0, #5
 8000938:	dbf5      	blt.n	8000926 <interruptsInit+0x6>
		{
			HAL_NVIC_SetPriority(interruptsInstanceMap[i].IRQn, (uint32_t)interruptsInstanceMap[i].PreemptPriority, (uint32_t)interruptsInstanceMap[i].SubPriority);
 800093a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800093e:	789a      	ldrb	r2, [r3, #2]
 8000940:	7859      	ldrb	r1, [r3, #1]
 8000942:	f000 f99f 	bl	8000c84 <HAL_NVIC_SetPriority>
 8000946:	e7ee      	b.n	8000926 <interruptsInit+0x6>
		}
	}
	return result;
}
 8000948:	2000      	movs	r0, #0
 800094a:	bd10      	pop	{r4, pc}
 800094c:	20000000 	.word	0x20000000

08000950 <interruptsStart>:
 * @brief  Start interrupts driver
 * 		   Enable all IRQ Channels configured as ENABLE on intPriorityMap list
 * @return eError :
 **********************************************************************/
eError interruptsStart( void )
{
 8000950:	b510      	push	{r4, lr}
	eError result = RET_OK;
	uint8_t i;

	for(i = 0; i < MAX_IRQ; i++)
 8000952:	2400      	movs	r4, #0
 8000954:	e001      	b.n	800095a <interruptsStart+0xa>
 8000956:	3401      	adds	r4, #1
 8000958:	b2e4      	uxtb	r4, r4
 800095a:	2c0d      	cmp	r4, #13
 800095c:	d80d      	bhi.n	800097a <interruptsStart+0x2a>
	{
		if (interruptsInstanceMap[i].State == IRQ_ENABLE)
 800095e:	4b08      	ldr	r3, [pc, #32]	; (8000980 <interruptsStart+0x30>)
 8000960:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8000964:	78db      	ldrb	r3, [r3, #3]
 8000966:	2b01      	cmp	r3, #1
 8000968:	d1f5      	bne.n	8000956 <interruptsStart+0x6>
		{
			if (IS_NVIC_DEVICE_IRQ(interruptsInstanceMap[i].IRQn))
 800096a:	4b05      	ldr	r3, [pc, #20]	; (8000980 <interruptsStart+0x30>)
 800096c:	f913 0024 	ldrsb.w	r0, [r3, r4, lsl #2]
 8000970:	2800      	cmp	r0, #0
 8000972:	dbf0      	blt.n	8000956 <interruptsStart+0x6>
			{
				HAL_NVIC_EnableIRQ(interruptsInstanceMap[i].IRQn);
 8000974:	f000 f9b8 	bl	8000ce8 <HAL_NVIC_EnableIRQ>
 8000978:	e7ed      	b.n	8000956 <interruptsStart+0x6>

		}
	}

	return result;
}
 800097a:	2000      	movs	r0, #0
 800097c:	bd10      	pop	{r4, pc}
 800097e:	bf00      	nop
 8000980:	20000000 	.word	0x20000000

08000984 <NMI_Handler>:
/******************************************************************************/
/*            Cortex-M4 Processor Exceptions Handlers                         */
/******************************************************************************/

void NMI_Handler(void)
{
 8000984:	4770      	bx	lr

08000986 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000986:	e7fe      	b.n	8000986 <HardFault_Handler>

08000988 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000988:	e7fe      	b.n	8000988 <MemManage_Handler>

0800098a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800098a:	e7fe      	b.n	800098a <BusFault_Handler>

0800098c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800098c:	e7fe      	b.n	800098c <UsageFault_Handler>

0800098e <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800098e:	4770      	bx	lr

08000990 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000990:	4770      	bx	lr

08000992 <SysTick_Handler>:
/**
 * @brief  This function handles SysTick Handler.
 * @param  None
 * @retval None
 */
void SysTick_Handler(void) {
 8000992:	b508      	push	{r3, lr}

	HAL_SYSTICK_IRQHandler();
 8000994:	f000 f9da 	bl	8000d4c <HAL_SYSTICK_IRQHandler>
 8000998:	bd08      	pop	{r3, pc}

0800099a <RTC_WKUP_IRQHandler>:
  * @brief  This function handles RTC Auto wake-up interrupt request.
  * @param  None
  * @retval None
  */
void RTC_WKUP_IRQHandler(void)
{
 800099a:	4770      	bx	lr

0800099c <EXTI0_IRQHandler>:
 * @brief  This function handles external line 0 and 1 interrupt request.
 * @param  None
 * @retval None
 */
void EXTI0_IRQHandler(void)
{
 800099c:	4770      	bx	lr

0800099e <EXTI1_IRQHandler>:
 * @brief  This function handles external line 0 interrupt request.
 * @param  None
 * @retval None
 */
void EXTI1_IRQHandler(void)
{
 800099e:	4770      	bx	lr

080009a0 <EXTI9_5_IRQHandler>:
	/*TODO : the HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_X) could be commented for GPIO_PIN unused */
	//HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
}

void EXTI9_5_IRQHandler(void)
{
 80009a0:	b508      	push	{r3, lr}
	/*TODO : the HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_X) could be commented for GPIO_PIN unused */
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80009a2:	2020      	movs	r0, #32
 80009a4:	f000 fab0 	bl	8000f08 <HAL_GPIO_EXTI_IRQHandler>
 80009a8:	bd08      	pop	{r3, pc}

080009aa <USART1_IRQHandler>:
  * @retval None
  * @Note   This function is redefined in "main.h" and related to DMA
  *         used for USART data transmission
  */
void USART1_IRQHandler(void)
{
 80009aa:	b508      	push	{r3, lr}
	HAL_UART1_Callback();
 80009ac:	f000 f820 	bl	80009f0 <HAL_UART1_Callback>
 80009b0:	bd08      	pop	{r3, pc}

080009b2 <USART2_IRQHandler>:
  * @Note   This function is redefined in "main.h" and related to DMA
  *         used for USART data transmission
  */

void USART2_IRQHandler(void)
{
 80009b2:	b508      	push	{r3, lr}
	HAL_UART2_Callback();
 80009b4:	f000 f81d 	bl	80009f2 <HAL_UART2_Callback>
 80009b8:	bd08      	pop	{r3, pc}

080009ba <I2C1_EV_IRQHandler>:
  * @brief  This function handles I2C1 interrupt request.
  * @param  None
  * @retval None
  */
void I2C1_EV_IRQHandler(void)
{
 80009ba:	b508      	push	{r3, lr}
	HAL_I2C1_Callback();
 80009bc:	f000 f81a 	bl	80009f4 <HAL_I2C1_Callback>
 80009c0:	bd08      	pop	{r3, pc}

080009c2 <I2C2_EV_IRQHandler>:
  * @brief  This function handles I2C1 interrupt request.
  * @param  None
  * @retval None
  */
void I2C2_EV_IRQHandler(void)
{
 80009c2:	b508      	push	{r3, lr}
	HAL_I2C2_Callback();
 80009c4:	f000 f817 	bl	80009f6 <HAL_I2C2_Callback>
 80009c8:	bd08      	pop	{r3, pc}

080009ca <SPI1_IRQHandler>:
  * @brief  This function handles SPI2 interrupt request.
  * @param  None
  * @retval None
  */
void SPI1_IRQHandler(void)
{
 80009ca:	b508      	push	{r3, lr}
    HAL_SPI1_Callback();
 80009cc:	f000 f814 	bl	80009f8 <HAL_SPI1_Callback>
 80009d0:	bd08      	pop	{r3, pc}

080009d2 <SPI2_IRQHandler>:
  * @brief  This function handles SPI2 interrupt request.
  * @param  None
  * @retval None
  */
void SPI2_IRQHandler(void)
{
 80009d2:	b508      	push	{r3, lr}
    HAL_SPI2_Callback();
 80009d4:	f000 f811 	bl	80009fa <HAL_SPI2_Callback>
 80009d8:	bd08      	pop	{r3, pc}

080009da <TIM2_IRQHandler>:
  * @brief  This function handles TIM interrupt request.
  * @param  None
  * @retval None
  */
void TIM2_IRQHandler(void)
{
 80009da:	4770      	bx	lr

080009dc <TIM3_IRQHandler>:
  * @brief  This function handles TIM interrupt request.
  * @param  None
  * @retval None
  */
void TIM3_IRQHandler(void)
{
 80009dc:	4770      	bx	lr

080009de <HAL_SYSTICK_Callback>:
  * @brief SYSTICK callback
  * @param None
  * @retval None
  */
void HAL_SYSTICK_Callback(void)
{
 80009de:	b508      	push	{r3, lr}
	HAL_IncTick();
 80009e0:	f000 f942 	bl	8000c68 <HAL_IncTick>

	SchedulerProcessesAutoEnable();
 80009e4:	f7ff fd62 	bl	80004ac <SchedulerProcessesAutoEnable>
#ifdef SW_TIMER_AVAILABLE
	SwTimerIrq();
 80009e8:	f7ff febc 	bl	8000764 <SwTimerIrq>
 80009ec:	bd08      	pop	{r3, pc}

080009ee <HAL_GPIO_EXTI_Callback>:
  * @brief EXTI line detection callbacks
  * @param GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80009ee:	4770      	bx	lr

080009f0 <HAL_UART1_Callback>:
  * @brief UART1 callback
  * @param None
  * @retval None
  */
void HAL_UART1_Callback(void)
{
 80009f0:	4770      	bx	lr

080009f2 <HAL_UART2_Callback>:
  * @brief UART2 callback
  * @param None
  * @retval None
  */
void HAL_UART2_Callback(void)
{
 80009f2:	4770      	bx	lr

080009f4 <HAL_I2C1_Callback>:
#endif
}


void HAL_I2C1_Callback(void)
{
 80009f4:	4770      	bx	lr

080009f6 <HAL_I2C2_Callback>:
	i2cDriverMainIRQHandler(I2C_1);
#endif
}

void HAL_I2C2_Callback(void)
{
 80009f6:	4770      	bx	lr

080009f8 <HAL_SPI1_Callback>:
	i2cDriverMainIRQHandler(I2C_2);
#endif
}

void HAL_SPI1_Callback(void)
{
 80009f8:	4770      	bx	lr

080009fa <HAL_SPI2_Callback>:
    spiDriverMainIRQHandler(SPI_1);
#endif
}

void HAL_SPI2_Callback(void)
{
 80009fa:	4770      	bx	lr

080009fc <storePowerUpReason>:
 *
 ****************************************************************************/
static void storePowerUpReason( void )
{
	/* Check if the StandBy flag is set */
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 80009fc:	4b29      	ldr	r3, [pc, #164]	; (8000aa4 <storePowerUpReason+0xa8>)
 80009fe:	691b      	ldr	r3, [r3, #16]
 8000a00:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000a04:	d126      	bne.n	8000a54 <storePowerUpReason+0x58>

		powerUpReason = SYSTEM_RESET_POWER_UP;
	}
	else
	{
		if ( __HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST) != RESET )
 8000a06:	4b28      	ldr	r3, [pc, #160]	; (8000aa8 <storePowerUpReason+0xac>)
 8000a08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000a0c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8000a10:	d12f      	bne.n	8000a72 <storePowerUpReason+0x76>
		{
			powerUpReason = SYSTEM_RESET_WINDOW_WATCHDOG;
		}
		else if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST) != RESET)
 8000a12:	4b25      	ldr	r3, [pc, #148]	; (8000aa8 <storePowerUpReason+0xac>)
 8000a14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000a18:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8000a1c:	d12d      	bne.n	8000a7a <storePowerUpReason+0x7e>
		{
			powerUpReason = SYSTEM_RESET_WATCHDOG;
		}
		else if ( __HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST) != RESET )
 8000a1e:	4b22      	ldr	r3, [pc, #136]	; (8000aa8 <storePowerUpReason+0xac>)
 8000a20:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000a24:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000a28:	d12b      	bne.n	8000a82 <storePowerUpReason+0x86>
		{
			powerUpReason = SYSTEM_RESET_SOFTWARE;
		}
		else if ( __HAL_RCC_GET_FLAG(RCC_FLAG_PINRST) != RESET )
 8000a2a:	4b1f      	ldr	r3, [pc, #124]	; (8000aa8 <storePowerUpReason+0xac>)
 8000a2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000a30:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 8000a34:	d129      	bne.n	8000a8a <storePowerUpReason+0x8e>
		{
			powerUpReason = SYSTEM_RESET_POWER_UP;
		}
		else if ( __HAL_RCC_GET_FLAG(RCC_FLAG_BORRST) != RESET )
 8000a36:	4b1c      	ldr	r3, [pc, #112]	; (8000aa8 <storePowerUpReason+0xac>)
 8000a38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000a3c:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8000a40:	d127      	bne.n	8000a92 <storePowerUpReason+0x96>
		{
			powerUpReason = SYSTEM_BOR_RESET;
		}
		else if ( __HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST) != RESET )
 8000a42:	4b19      	ldr	r3, [pc, #100]	; (8000aa8 <storePowerUpReason+0xac>)
 8000a44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	db26      	blt.n	8000a9a <storePowerUpReason+0x9e>
		{
			powerUpReason = SYSTEM_LOW_POWER_RESET;
		}
		else
		{
			powerUpReason = SYSTEM_FIRST_POWER_UP;
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	4b17      	ldr	r3, [pc, #92]	; (8000aac <storePowerUpReason+0xb0>)
 8000a50:	701a      	strb	r2, [r3, #0]
 8000a52:	e006      	b.n	8000a62 <storePowerUpReason+0x66>
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8000a54:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a58:	4b12      	ldr	r3, [pc, #72]	; (8000aa4 <storePowerUpReason+0xa8>)
 8000a5a:	619a      	str	r2, [r3, #24]
		powerUpReason = SYSTEM_RESET_POWER_UP;
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	4b13      	ldr	r3, [pc, #76]	; (8000aac <storePowerUpReason+0xb0>)
 8000a60:	701a      	strb	r2, [r3, #0]
		}
	}

	__HAL_RCC_CLEAR_RESET_FLAGS();
 8000a62:	4a11      	ldr	r2, [pc, #68]	; (8000aa8 <storePowerUpReason+0xac>)
 8000a64:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8000a68:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000a6c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8000a70:	4770      	bx	lr
			powerUpReason = SYSTEM_RESET_WINDOW_WATCHDOG;
 8000a72:	2207      	movs	r2, #7
 8000a74:	4b0d      	ldr	r3, [pc, #52]	; (8000aac <storePowerUpReason+0xb0>)
 8000a76:	701a      	strb	r2, [r3, #0]
 8000a78:	e7f3      	b.n	8000a62 <storePowerUpReason+0x66>
			powerUpReason = SYSTEM_RESET_WATCHDOG;
 8000a7a:	2202      	movs	r2, #2
 8000a7c:	4b0b      	ldr	r3, [pc, #44]	; (8000aac <storePowerUpReason+0xb0>)
 8000a7e:	701a      	strb	r2, [r3, #0]
 8000a80:	e7ef      	b.n	8000a62 <storePowerUpReason+0x66>
			powerUpReason = SYSTEM_RESET_SOFTWARE;
 8000a82:	2203      	movs	r2, #3
 8000a84:	4b09      	ldr	r3, [pc, #36]	; (8000aac <storePowerUpReason+0xb0>)
 8000a86:	701a      	strb	r2, [r3, #0]
 8000a88:	e7eb      	b.n	8000a62 <storePowerUpReason+0x66>
			powerUpReason = SYSTEM_RESET_POWER_UP;
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	4b07      	ldr	r3, [pc, #28]	; (8000aac <storePowerUpReason+0xb0>)
 8000a8e:	701a      	strb	r2, [r3, #0]
 8000a90:	e7e7      	b.n	8000a62 <storePowerUpReason+0x66>
			powerUpReason = SYSTEM_BOR_RESET;
 8000a92:	2204      	movs	r2, #4
 8000a94:	4b05      	ldr	r3, [pc, #20]	; (8000aac <storePowerUpReason+0xb0>)
 8000a96:	701a      	strb	r2, [r3, #0]
 8000a98:	e7e3      	b.n	8000a62 <storePowerUpReason+0x66>
			powerUpReason = SYSTEM_LOW_POWER_RESET;
 8000a9a:	2206      	movs	r2, #6
 8000a9c:	4b03      	ldr	r3, [pc, #12]	; (8000aac <storePowerUpReason+0xb0>)
 8000a9e:	701a      	strb	r2, [r3, #0]
 8000aa0:	e7df      	b.n	8000a62 <storePowerUpReason+0x66>
 8000aa2:	bf00      	nop
 8000aa4:	40007000 	.word	0x40007000
 8000aa8:	40021000 	.word	0x40021000
 8000aac:	2000006c 	.word	0x2000006c

08000ab0 <watchdogInit>:
	{
		result = WWDGInit();
	}
#endif
	return result;
}
 8000ab0:	2000      	movs	r0, #0
 8000ab2:	4770      	bx	lr

08000ab4 <SystemClock_Config>:
 *
 * @return  None.
 *
 ****************************************************************************/
static eError SystemClock_Config(void)
{
 8000ab4:	b500      	push	{lr}
 8000ab6:	b099      	sub	sp, #100	; 0x64
	RCC_PeriphCLKInitTypeDef PeriphClkInit;
#endif

	do
	{
		RCC_OscInitStruct.OscillatorType = SystemMap.OscillatorType;
 8000ab8:	4b2c      	ldr	r3, [pc, #176]	; (8000b6c <SystemClock_Config+0xb8>)
 8000aba:	681a      	ldr	r2, [r3, #0]
 8000abc:	9207      	str	r2, [sp, #28]
		RCC_OscInitStruct.HSEState	= SystemMap.HSEState;
 8000abe:	685a      	ldr	r2, [r3, #4]
 8000ac0:	9208      	str	r2, [sp, #32]
		RCC_OscInitStruct.HSICalibrationValue = SystemMap.HSICalibrationValue;
 8000ac2:	691a      	ldr	r2, [r3, #16]
 8000ac4:	920b      	str	r2, [sp, #44]	; 0x2c
		RCC_OscInitStruct.HSIState 	= SystemMap.HSIState;
 8000ac6:	68da      	ldr	r2, [r3, #12]
 8000ac8:	920a      	str	r2, [sp, #40]	; 0x28
		RCC_OscInitStruct.LSEState = SystemMap.LSEState;
 8000aca:	689a      	ldr	r2, [r3, #8]
 8000acc:	9209      	str	r2, [sp, #36]	; 0x24
		RCC_OscInitStruct.LSIState = SystemMap.LSIState;
 8000ace:	695a      	ldr	r2, [r3, #20]
 8000ad0:	920c      	str	r2, [sp, #48]	; 0x30
		RCC_OscInitStruct.MSIState = SystemMap.MSIState;
 8000ad2:	699a      	ldr	r2, [r3, #24]
 8000ad4:	920d      	str	r2, [sp, #52]	; 0x34
		RCC_OscInitStruct.MSICalibrationValue = SystemMap.MSICalibrationValue;
 8000ad6:	69da      	ldr	r2, [r3, #28]
 8000ad8:	920e      	str	r2, [sp, #56]	; 0x38
		RCC_OscInitStruct.MSIClockRange= SystemMap.MSIClockRange;
 8000ada:	6a1a      	ldr	r2, [r3, #32]
 8000adc:	920f      	str	r2, [sp, #60]	; 0x3c

		RCC_OscInitStruct.PLL.PLLState 	= SystemMap.PLLState;
 8000ade:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ae0:	9211      	str	r2, [sp, #68]	; 0x44
		RCC_OscInitStruct.PLL.PLLSource = SystemMap.PLLSource;
 8000ae2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000ae4:	9212      	str	r2, [sp, #72]	; 0x48
		RCC_OscInitStruct.PLL.PLLM 		= SystemMap.PLLM;
 8000ae6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ae8:	9213      	str	r2, [sp, #76]	; 0x4c
		RCC_OscInitStruct.PLL.PLLN		= SystemMap.PLLN;
 8000aea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000aec:	9214      	str	r2, [sp, #80]	; 0x50
		RCC_OscInitStruct.PLL.PLLP		= SystemMap.PLLP;
 8000aee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000af0:	9215      	str	r2, [sp, #84]	; 0x54
		RCC_OscInitStruct.PLL.PLLQ		= SystemMap.PLLQ;
 8000af2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000af4:	9216      	str	r2, [sp, #88]	; 0x58
		RCC_OscInitStruct.PLL.PLLR		= SystemMap.PLLR;
 8000af6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000af8:	9317      	str	r3, [sp, #92]	; 0x5c
	#if (INDEPENDENT_WATCHDOG == 1)//Assure that LSI is configured ON (needed by IWDG)
		RCC_OscInitStruct.OscillatorType |= RCC_OSCILLATORTYPE_LSI;
		RCC_OscInitStruct.LSIState |= RCC_LSI_ON;
	#endif

		if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000afa:	a807      	add	r0, sp, #28
 8000afc:	f000 fb2a 	bl	8001154 <HAL_RCC_OscConfig>
 8000b00:	b118      	cbz	r0, 8000b0a <SystemClock_Config+0x56>
		{
			result = RET_FAIL;
 8000b02:	2001      	movs	r0, #1
		__HAL_RCC_SYSCFG_CLK_ENABLE();
	} while (0);

	return result;

}
 8000b04:	b019      	add	sp, #100	; 0x64
 8000b06:	f85d fb04 	ldr.w	pc, [sp], #4
		RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000b0a:	230f      	movs	r3, #15
 8000b0c:	9302      	str	r3, [sp, #8]
		RCC_ClkInitStruct.SYSCLKSource 	 = SystemMap.SYSCLKSource;
 8000b0e:	4b17      	ldr	r3, [pc, #92]	; (8000b6c <SystemClock_Config+0xb8>)
 8000b10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b12:	9203      	str	r2, [sp, #12]
		RCC_ClkInitStruct.AHBCLKDivider  = SystemMap.AHBCLKDivider;
 8000b14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b16:	9204      	str	r2, [sp, #16]
		RCC_ClkInitStruct.APB1CLKDivider = SystemMap.APB1CLKDivider;
 8000b18:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000b1a:	9205      	str	r2, [sp, #20]
		RCC_ClkInitStruct.APB2CLKDivider = SystemMap.APB2CLKDivider;
 8000b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b1e:	9306      	str	r3, [sp, #24]
		if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b20:	2104      	movs	r1, #4
 8000b22:	a802      	add	r0, sp, #8
 8000b24:	f000 fdfc 	bl	8001720 <HAL_RCC_ClockConfig>
 8000b28:	b108      	cbz	r0, 8000b2e <SystemClock_Config+0x7a>
			result = RET_FAIL;
 8000b2a:	2001      	movs	r0, #1
 8000b2c:	e7ea      	b.n	8000b04 <SystemClock_Config+0x50>
		if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000b2e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000b32:	f000 f9ff 	bl	8000f34 <HAL_PWREx_ControlVoltageScaling>
 8000b36:	b108      	cbz	r0, 8000b3c <SystemClock_Config+0x88>
			result = RET_FAIL;
 8000b38:	2001      	movs	r0, #1
 8000b3a:	e7e3      	b.n	8000b04 <SystemClock_Config+0x50>
		HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000b3c:	f000 fec6 	bl	80018cc <HAL_RCC_GetHCLKFreq>
 8000b40:	4b0b      	ldr	r3, [pc, #44]	; (8000b70 <SystemClock_Config+0xbc>)
 8000b42:	fba3 3000 	umull	r3, r0, r3, r0
 8000b46:	0980      	lsrs	r0, r0, #6
 8000b48:	f000 f8da 	bl	8000d00 <HAL_SYSTICK_Config>
		HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000b4c:	2004      	movs	r0, #4
 8000b4e:	f000 f8ed 	bl	8000d2c <HAL_SYSTICK_CLKSourceConfig>
		__HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b52:	4b08      	ldr	r3, [pc, #32]	; (8000b74 <SystemClock_Config+0xc0>)
 8000b54:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000b56:	f042 0201 	orr.w	r2, r2, #1
 8000b5a:	661a      	str	r2, [r3, #96]	; 0x60
 8000b5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b5e:	f003 0301 	and.w	r3, r3, #1
 8000b62:	9301      	str	r3, [sp, #4]
 8000b64:	9b01      	ldr	r3, [sp, #4]
	eError result = RET_OK;
 8000b66:	2000      	movs	r0, #0
 8000b68:	e7cc      	b.n	8000b04 <SystemClock_Config+0x50>
 8000b6a:	bf00      	nop
 8000b6c:	08001a34 	.word	0x08001a34
 8000b70:	10624dd3 	.word	0x10624dd3
 8000b74:	40021000 	.word	0x40021000

08000b78 <stm32L4Init>:
{
 8000b78:	b508      	push	{r3, lr}
	storePowerUpReason();
 8000b7a:	f7ff ff3f 	bl	80009fc <storePowerUpReason>
	result = SystemClock_Config();
 8000b7e:	f7ff ff99 	bl	8000ab4 <SystemClock_Config>
	if (result == RET_OK)
 8000b82:	4603      	mov	r3, r0
 8000b84:	b910      	cbnz	r0, 8000b8c <stm32L4Init+0x14>
			result = watchdogInit();
 8000b86:	f7ff ff93 	bl	8000ab0 <watchdogInit>
 8000b8a:	4603      	mov	r3, r0
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	bd08      	pop	{r3, pc}

08000b90 <systemGetCLkFreq>:
 * @brief   Get the System CLK Frequency
 * @param   ClockFrequency.
 * @return  eError.
 ****************************************************************************/
eError systemGetCLkFreq(uint32_t *ClockFrequency)
{
 8000b90:	b510      	push	{r4, lr}
 8000b92:	4604      	mov	r4, r0
    eError result = RET_OK;

    *ClockFrequency = HAL_RCC_GetHCLKFreq();
 8000b94:	f000 fe9a 	bl	80018cc <HAL_RCC_GetHCLKFreq>
 8000b98:	6020      	str	r0, [r4, #0]

    return result;
}
 8000b9a:	2000      	movs	r0, #0
 8000b9c:	bd10      	pop	{r4, pc}

08000b9e <systemPreConfiguration>:
 *    then it will jump to execute the interrupt handler located in the Flash
 * @param	None.
 * @return  None.
 ****************************************************************************/
void systemPreConfiguration( void )
{
 8000b9e:	4770      	bx	lr

08000ba0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ba0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bd8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000ba4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000ba6:	e003      	b.n	8000bb0 <LoopCopyDataInit>

08000ba8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000ba8:	4b0c      	ldr	r3, [pc, #48]	; (8000bdc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000baa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000bac:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000bae:	3104      	adds	r1, #4

08000bb0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000bb0:	480b      	ldr	r0, [pc, #44]	; (8000be0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000bb2:	4b0c      	ldr	r3, [pc, #48]	; (8000be4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000bb4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000bb6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000bb8:	d3f6      	bcc.n	8000ba8 <CopyDataInit>
	ldr	r2, =_sbss
 8000bba:	4a0b      	ldr	r2, [pc, #44]	; (8000be8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000bbc:	e002      	b.n	8000bc4 <LoopFillZerobss>

08000bbe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000bbe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000bc0:	f842 3b04 	str.w	r3, [r2], #4

08000bc4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000bc4:	4b09      	ldr	r3, [pc, #36]	; (8000bec <LoopForever+0x16>)
	cmp	r2, r3
 8000bc6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000bc8:	d3f9      	bcc.n	8000bbe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000bca:	f000 f813 	bl	8000bf4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bce:	f000 fe83 	bl	80018d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bd2:	f7ff faff 	bl	80001d4 <main>

08000bd6 <LoopForever>:

LoopForever:
    b LoopForever
 8000bd6:	e7fe      	b.n	8000bd6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000bd8:	20020000 	.word	0x20020000
	ldr	r3, =_sidata
 8000bdc:	08001ad0 	.word	0x08001ad0
	ldr	r0, =_sdata
 8000be0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000be4:	2000003c 	.word	0x2000003c
	ldr	r2, =_sbss
 8000be8:	2000003c 	.word	0x2000003c
	ldr	r3, = _ebss
 8000bec:	200000c0 	.word	0x200000c0

08000bf0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000bf0:	e7fe      	b.n	8000bf0 <ADC1_IRQHandler>
	...

08000bf4 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bf4:	490f      	ldr	r1, [pc, #60]	; (8000c34 <SystemInit+0x40>)
 8000bf6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8000bfa:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000c02:	4b0d      	ldr	r3, [pc, #52]	; (8000c38 <SystemInit+0x44>)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	f042 0201 	orr.w	r2, r2, #1
 8000c0a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000c0c:	2000      	movs	r0, #0
 8000c0e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8000c16:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8000c1a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000c1c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c20:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000c28:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000c2a:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c2c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000c30:	608b      	str	r3, [r1, #8]
 8000c32:	4770      	bx	lr
 8000c34:	e000ed00 	.word	0xe000ed00
 8000c38:	40021000 	.word	0x40021000

08000c3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c3c:	b510      	push	{r4, lr}
 8000c3e:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000c40:	4b07      	ldr	r3, [pc, #28]	; (8000c60 <HAL_InitTick+0x24>)
 8000c42:	6818      	ldr	r0, [r3, #0]
 8000c44:	4b07      	ldr	r3, [pc, #28]	; (8000c64 <HAL_InitTick+0x28>)
 8000c46:	fba3 3000 	umull	r3, r0, r3, r0
 8000c4a:	0980      	lsrs	r0, r0, #6
 8000c4c:	f000 f858 	bl	8000d00 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000c50:	2200      	movs	r2, #0
 8000c52:	4621      	mov	r1, r4
 8000c54:	f04f 30ff 	mov.w	r0, #4294967295
 8000c58:	f000 f814 	bl	8000c84 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000c5c:	2000      	movs	r0, #0
 8000c5e:	bd10      	pop	{r4, pc}
 8000c60:	20000038 	.word	0x20000038
 8000c64:	10624dd3 	.word	0x10624dd3

08000c68 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000c68:	4a02      	ldr	r2, [pc, #8]	; (8000c74 <HAL_IncTick+0xc>)
 8000c6a:	6813      	ldr	r3, [r2, #0]
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	6013      	str	r3, [r2, #0]
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop
 8000c74:	200000bc 	.word	0x200000bc

08000c78 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000c78:	4b01      	ldr	r3, [pc, #4]	; (8000c80 <HAL_GetTick+0x8>)
 8000c7a:	6818      	ldr	r0, [r3, #0]
}
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	200000bc 	.word	0x200000bc

08000c84 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c84:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c86:	4b16      	ldr	r3, [pc, #88]	; (8000ce0 <HAL_NVIC_SetPriority+0x5c>)
 8000c88:	68db      	ldr	r3, [r3, #12]
 8000c8a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c8e:	f1c3 0407 	rsb	r4, r3, #7
 8000c92:	2c04      	cmp	r4, #4
 8000c94:	bf28      	it	cs
 8000c96:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c98:	1d1d      	adds	r5, r3, #4
 8000c9a:	2d06      	cmp	r5, #6
 8000c9c:	d917      	bls.n	8000cce <HAL_NVIC_SetPriority+0x4a>
 8000c9e:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca0:	2501      	movs	r5, #1
 8000ca2:	fa05 f404 	lsl.w	r4, r5, r4
 8000ca6:	3c01      	subs	r4, #1
 8000ca8:	4021      	ands	r1, r4
 8000caa:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cac:	fa05 f303 	lsl.w	r3, r5, r3
 8000cb0:	3b01      	subs	r3, #1
 8000cb2:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cb4:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) < 0)
 8000cb6:	2800      	cmp	r0, #0
 8000cb8:	db0b      	blt.n	8000cd2 <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cba:	0109      	lsls	r1, r1, #4
 8000cbc:	b2c9      	uxtb	r1, r1
 8000cbe:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000cc2:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000cc6:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000cca:	bc30      	pop	{r4, r5}
 8000ccc:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cce:	2300      	movs	r3, #0
 8000cd0:	e7e6      	b.n	8000ca0 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd2:	f000 000f 	and.w	r0, r0, #15
 8000cd6:	0109      	lsls	r1, r1, #4
 8000cd8:	b2c9      	uxtb	r1, r1
 8000cda:	4b02      	ldr	r3, [pc, #8]	; (8000ce4 <HAL_NVIC_SetPriority+0x60>)
 8000cdc:	5419      	strb	r1, [r3, r0]
 8000cde:	e7f4      	b.n	8000cca <HAL_NVIC_SetPriority+0x46>
 8000ce0:	e000ed00 	.word	0xe000ed00
 8000ce4:	e000ed14 	.word	0xe000ed14

08000ce8 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000ce8:	0942      	lsrs	r2, r0, #5
 8000cea:	f000 001f 	and.w	r0, r0, #31
 8000cee:	2301      	movs	r3, #1
 8000cf0:	fa03 f000 	lsl.w	r0, r3, r0
 8000cf4:	4b01      	ldr	r3, [pc, #4]	; (8000cfc <HAL_NVIC_EnableIRQ+0x14>)
 8000cf6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000cfa:	4770      	bx	lr
 8000cfc:	e000e100 	.word	0xe000e100

08000d00 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d00:	3801      	subs	r0, #1
 8000d02:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d06:	d20a      	bcs.n	8000d1e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d08:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <HAL_SYSTICK_Config+0x24>)
 8000d0a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d0c:	21f0      	movs	r1, #240	; 0xf0
 8000d0e:	4a06      	ldr	r2, [pc, #24]	; (8000d28 <HAL_SYSTICK_Config+0x28>)
 8000d10:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d14:	2000      	movs	r0, #0
 8000d16:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d18:	2207      	movs	r2, #7
 8000d1a:	601a      	str	r2, [r3, #0]
 8000d1c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000d1e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	e000e010 	.word	0xe000e010
 8000d28:	e000ed00 	.word	0xe000ed00

08000d2c <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000d2c:	2804      	cmp	r0, #4
 8000d2e:	d005      	beq.n	8000d3c <HAL_SYSTICK_CLKSourceConfig+0x10>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000d30:	4a05      	ldr	r2, [pc, #20]	; (8000d48 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 8000d32:	6813      	ldr	r3, [r2, #0]
 8000d34:	f023 0304 	bic.w	r3, r3, #4
 8000d38:	6013      	str	r3, [r2, #0]
 8000d3a:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000d3c:	4a02      	ldr	r2, [pc, #8]	; (8000d48 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 8000d3e:	6813      	ldr	r3, [r2, #0]
 8000d40:	f043 0304 	orr.w	r3, r3, #4
 8000d44:	6013      	str	r3, [r2, #0]
 8000d46:	4770      	bx	lr
 8000d48:	e000e010 	.word	0xe000e010

08000d4c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000d4c:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000d4e:	f7ff fe46 	bl	80009de <HAL_SYSTICK_Callback>
 8000d52:	bd08      	pop	{r3, pc}

08000d54 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d56:	b083      	sub	sp, #12
  uint32_t position = 0x00;
 8000d58:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000d5a:	e08c      	b.n	8000e76 <HAL_GPIO_Init+0x122>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000d5c:	08de      	lsrs	r6, r3, #3
 8000d5e:	3608      	adds	r6, #8
 8000d60:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000d64:	f003 0e07 	and.w	lr, r3, #7
 8000d68:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000d6c:	270f      	movs	r7, #15
 8000d6e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d72:	ea24 0407 	bic.w	r4, r4, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000d76:	690f      	ldr	r7, [r1, #16]
 8000d78:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d7c:	433c      	orrs	r4, r7
        GPIOx->AFR[position >> 3] = temp;
 8000d7e:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
 8000d82:	e087      	b.n	8000e94 <HAL_GPIO_Init+0x140>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d84:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8000d86:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 8000d88:	68cf      	ldr	r7, [r1, #12]
 8000d8a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d8e:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8000d90:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d92:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000d94:	ea26 0505 	bic.w	r5, r6, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000d98:	684e      	ldr	r6, [r1, #4]
 8000d9a:	f3c6 1600 	ubfx	r6, r6, #4, #1
 8000d9e:	409e      	lsls	r6, r3
 8000da0:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8000da2:	6045      	str	r5, [r0, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000da4:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 8000da6:	402c      	ands	r4, r5
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000da8:	688d      	ldr	r5, [r1, #8]
 8000daa:	fa05 f50e 	lsl.w	r5, r5, lr
 8000dae:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8000db0:	60c4      	str	r4, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000db2:	684c      	ldr	r4, [r1, #4]
 8000db4:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8000db8:	d05c      	beq.n	8000e74 <HAL_GPIO_Init+0x120>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dba:	4c4a      	ldr	r4, [pc, #296]	; (8000ee4 <HAL_GPIO_Init+0x190>)
 8000dbc:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8000dbe:	f045 0501 	orr.w	r5, r5, #1
 8000dc2:	6625      	str	r5, [r4, #96]	; 0x60
 8000dc4:	6e24      	ldr	r4, [r4, #96]	; 0x60
 8000dc6:	f004 0401 	and.w	r4, r4, #1
 8000dca:	9401      	str	r4, [sp, #4]
 8000dcc:	9c01      	ldr	r4, [sp, #4]

        temp = SYSCFG->EXTICR[position >> 2];
 8000dce:	089d      	lsrs	r5, r3, #2
 8000dd0:	1cae      	adds	r6, r5, #2
 8000dd2:	4c45      	ldr	r4, [pc, #276]	; (8000ee8 <HAL_GPIO_Init+0x194>)
 8000dd4:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000dd8:	f003 0603 	and.w	r6, r3, #3
 8000ddc:	00b6      	lsls	r6, r6, #2
 8000dde:	270f      	movs	r7, #15
 8000de0:	40b7      	lsls	r7, r6
 8000de2:	ea24 0407 	bic.w	r4, r4, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8000de6:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8000dea:	d070      	beq.n	8000ece <HAL_GPIO_Init+0x17a>
 8000dec:	4f3f      	ldr	r7, [pc, #252]	; (8000eec <HAL_GPIO_Init+0x198>)
 8000dee:	42b8      	cmp	r0, r7
 8000df0:	d06f      	beq.n	8000ed2 <HAL_GPIO_Init+0x17e>
 8000df2:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000df6:	42b8      	cmp	r0, r7
 8000df8:	d06d      	beq.n	8000ed6 <HAL_GPIO_Init+0x182>
 8000dfa:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000dfe:	42b8      	cmp	r0, r7
 8000e00:	d06b      	beq.n	8000eda <HAL_GPIO_Init+0x186>
 8000e02:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000e06:	42b8      	cmp	r0, r7
 8000e08:	d05f      	beq.n	8000eca <HAL_GPIO_Init+0x176>
 8000e0a:	2707      	movs	r7, #7
 8000e0c:	fa07 f606 	lsl.w	r6, r7, r6
 8000e10:	4334      	orrs	r4, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 8000e12:	3502      	adds	r5, #2
 8000e14:	4e34      	ldr	r6, [pc, #208]	; (8000ee8 <HAL_GPIO_Init+0x194>)
 8000e16:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000e1a:	4c35      	ldr	r4, [pc, #212]	; (8000ef0 <HAL_GPIO_Init+0x19c>)
 8000e1c:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8000e1e:	43d4      	mvns	r4, r2
 8000e20:	ea05 0604 	and.w	r6, r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e24:	684f      	ldr	r7, [r1, #4]
 8000e26:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8000e2a:	d001      	beq.n	8000e30 <HAL_GPIO_Init+0xdc>
        {
          temp |= iocurrent;
 8000e2c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR1 = temp;
 8000e30:	4d2f      	ldr	r5, [pc, #188]	; (8000ef0 <HAL_GPIO_Init+0x19c>)
 8000e32:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR1;
 8000e34:	686d      	ldr	r5, [r5, #4]
        temp &= ~((uint32_t)iocurrent);
 8000e36:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e3a:	684f      	ldr	r7, [r1, #4]
 8000e3c:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8000e40:	d001      	beq.n	8000e46 <HAL_GPIO_Init+0xf2>
        {
          temp |= iocurrent;
 8000e42:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8000e46:	4d2a      	ldr	r5, [pc, #168]	; (8000ef0 <HAL_GPIO_Init+0x19c>)
 8000e48:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000e4a:	68ad      	ldr	r5, [r5, #8]
        temp &= ~((uint32_t)iocurrent);
 8000e4c:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e50:	684f      	ldr	r7, [r1, #4]
 8000e52:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8000e56:	d001      	beq.n	8000e5c <HAL_GPIO_Init+0x108>
        {
          temp |= iocurrent;
 8000e58:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8000e5c:	4d24      	ldr	r5, [pc, #144]	; (8000ef0 <HAL_GPIO_Init+0x19c>)
 8000e5e:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8000e60:	68ed      	ldr	r5, [r5, #12]
        temp &= ~((uint32_t)iocurrent);
 8000e62:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e64:	684e      	ldr	r6, [r1, #4]
 8000e66:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8000e6a:	d001      	beq.n	8000e70 <HAL_GPIO_Init+0x11c>
        {
          temp |= iocurrent;
 8000e6c:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR1 = temp;
 8000e70:	4a1f      	ldr	r2, [pc, #124]	; (8000ef0 <HAL_GPIO_Init+0x19c>)
 8000e72:	60d4      	str	r4, [r2, #12]
      }
    }
    
    position++;
 8000e74:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000e76:	680a      	ldr	r2, [r1, #0]
 8000e78:	fa32 f403 	lsrs.w	r4, r2, r3
 8000e7c:	d02f      	beq.n	8000ede <HAL_GPIO_Init+0x18a>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000e7e:	2501      	movs	r5, #1
 8000e80:	409d      	lsls	r5, r3
    if(iocurrent)
 8000e82:	402a      	ands	r2, r5
 8000e84:	d0f6      	beq.n	8000e74 <HAL_GPIO_Init+0x120>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e86:	684c      	ldr	r4, [r1, #4]
 8000e88:	2c02      	cmp	r4, #2
 8000e8a:	f43f af67 	beq.w	8000d5c <HAL_GPIO_Init+0x8>
 8000e8e:	2c12      	cmp	r4, #18
 8000e90:	f43f af64 	beq.w	8000d5c <HAL_GPIO_Init+0x8>
      temp = GPIOx->MODER;
 8000e94:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8000e96:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000e9a:	2403      	movs	r4, #3
 8000e9c:	fa04 f40e 	lsl.w	r4, r4, lr
 8000ea0:	43e4      	mvns	r4, r4
 8000ea2:	4026      	ands	r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000ea4:	684f      	ldr	r7, [r1, #4]
 8000ea6:	f007 0703 	and.w	r7, r7, #3
 8000eaa:	fa07 f70e 	lsl.w	r7, r7, lr
 8000eae:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8000eb0:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000eb2:	684e      	ldr	r6, [r1, #4]
 8000eb4:	1e77      	subs	r7, r6, #1
 8000eb6:	2f01      	cmp	r7, #1
 8000eb8:	f67f af64 	bls.w	8000d84 <HAL_GPIO_Init+0x30>
 8000ebc:	2e11      	cmp	r6, #17
 8000ebe:	f43f af61 	beq.w	8000d84 <HAL_GPIO_Init+0x30>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ec2:	2e12      	cmp	r6, #18
 8000ec4:	f47f af6e 	bne.w	8000da4 <HAL_GPIO_Init+0x50>
 8000ec8:	e75c      	b.n	8000d84 <HAL_GPIO_Init+0x30>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8000eca:	2704      	movs	r7, #4
 8000ecc:	e79e      	b.n	8000e0c <HAL_GPIO_Init+0xb8>
 8000ece:	2700      	movs	r7, #0
 8000ed0:	e79c      	b.n	8000e0c <HAL_GPIO_Init+0xb8>
 8000ed2:	2701      	movs	r7, #1
 8000ed4:	e79a      	b.n	8000e0c <HAL_GPIO_Init+0xb8>
 8000ed6:	2702      	movs	r7, #2
 8000ed8:	e798      	b.n	8000e0c <HAL_GPIO_Init+0xb8>
 8000eda:	2703      	movs	r7, #3
 8000edc:	e796      	b.n	8000e0c <HAL_GPIO_Init+0xb8>
  }
}
 8000ede:	b003      	add	sp, #12
 8000ee0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	40021000 	.word	0x40021000
 8000ee8:	40010000 	.word	0x40010000
 8000eec:	48000400 	.word	0x48000400
 8000ef0:	40010400 	.word	0x40010400

08000ef4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ef4:	b90a      	cbnz	r2, 8000efa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ef6:	6281      	str	r1, [r0, #40]	; 0x28
 8000ef8:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000efa:	6181      	str	r1, [r0, #24]
 8000efc:	4770      	bx	lr

08000efe <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000efe:	6943      	ldr	r3, [r0, #20]
 8000f00:	4059      	eors	r1, r3
 8000f02:	6141      	str	r1, [r0, #20]
 8000f04:	4770      	bx	lr
	...

08000f08 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000f08:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000f0a:	4b05      	ldr	r3, [pc, #20]	; (8000f20 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8000f0c:	695b      	ldr	r3, [r3, #20]
 8000f0e:	4203      	tst	r3, r0
 8000f10:	d100      	bne.n	8000f14 <HAL_GPIO_EXTI_IRQHandler+0xc>
 8000f12:	bd08      	pop	{r3, pc}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000f14:	4b02      	ldr	r3, [pc, #8]	; (8000f20 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8000f16:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000f18:	f7ff fd69 	bl	80009ee <HAL_GPIO_EXTI_Callback>
  }
}
 8000f1c:	e7f9      	b.n	8000f12 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8000f1e:	bf00      	nop
 8000f20:	40010400 	.word	0x40010400

08000f24 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000f24:	4b02      	ldr	r3, [pc, #8]	; (8000f30 <HAL_PWREx_GetVoltageRange+0xc>)
 8000f26:	6818      	ldr	r0, [r3, #0]
#endif  
}
 8000f28:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	40007000 	.word	0x40007000

08000f34 <HAL_PWREx_ControlVoltageScaling>:
  }
  
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f34:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000f38:	d00f      	beq.n	8000f5a <HAL_PWREx_ControlVoltageScaling+0x26>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000f3a:	4b20      	ldr	r3, [pc, #128]	; (8000fbc <HAL_PWREx_ControlVoltageScaling+0x88>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000f42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f46:	d037      	beq.n	8000fb8 <HAL_PWREx_ControlVoltageScaling+0x84>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f48:	4a1c      	ldr	r2, [pc, #112]	; (8000fbc <HAL_PWREx_ControlVoltageScaling+0x88>)
 8000f4a:	6813      	ldr	r3, [r2, #0]
 8000f4c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000f50:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f54:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 8000f56:	2000      	movs	r0, #0
 8000f58:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f5a:	4b18      	ldr	r3, [pc, #96]	; (8000fbc <HAL_PWREx_ControlVoltageScaling+0x88>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000f62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f66:	d023      	beq.n	8000fb0 <HAL_PWREx_ControlVoltageScaling+0x7c>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f68:	4a14      	ldr	r2, [pc, #80]	; (8000fbc <HAL_PWREx_ControlVoltageScaling+0x88>)
 8000f6a:	6813      	ldr	r3, [r2, #0]
 8000f6c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000f70:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f74:	6013      	str	r3, [r2, #0]
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 8000f76:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <HAL_PWREx_ControlVoltageScaling+0x8c>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 8000f7e:	f502 325b 	add.w	r2, r2, #224256	; 0x36c00
 8000f82:	f202 2283 	addw	r2, r2, #643	; 0x283
 8000f86:	fba2 2303 	umull	r2, r3, r2, r3
 8000f8a:	0c9a      	lsrs	r2, r3, #18
 8000f8c:	2332      	movs	r3, #50	; 0x32
 8000f8e:	fb03 f302 	mul.w	r3, r3, r2
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8000f92:	e000      	b.n	8000f96 <HAL_PWREx_ControlVoltageScaling+0x62>
        wait_loop_index--;
 8000f94:	3b01      	subs	r3, #1
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8000f96:	b123      	cbz	r3, 8000fa2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000f98:	4a08      	ldr	r2, [pc, #32]	; (8000fbc <HAL_PWREx_ControlVoltageScaling+0x88>)
 8000f9a:	6952      	ldr	r2, [r2, #20]
 8000f9c:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8000fa0:	d1f8      	bne.n	8000f94 <HAL_PWREx_ControlVoltageScaling+0x60>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000fa2:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <HAL_PWREx_ControlVoltageScaling+0x88>)
 8000fa4:	695b      	ldr	r3, [r3, #20]
 8000fa6:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8000faa:	d003      	beq.n	8000fb4 <HAL_PWREx_ControlVoltageScaling+0x80>
        return HAL_TIMEOUT;
 8000fac:	2003      	movs	r0, #3
 8000fae:	4770      	bx	lr
  return HAL_OK;
 8000fb0:	2000      	movs	r0, #0
 8000fb2:	4770      	bx	lr
 8000fb4:	2000      	movs	r0, #0
 8000fb6:	4770      	bx	lr
 8000fb8:	2000      	movs	r0, #0
}  
 8000fba:	4770      	bx	lr
 8000fbc:	40007000 	.word	0x40007000
 8000fc0:	20000038 	.word	0x20000038

08000fc4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8000fc4:	b530      	push	{r4, r5, lr}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	4605      	mov	r5, r0
  uint32_t vos = 0;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000fca:	4b20      	ldr	r3, [pc, #128]	; (800104c <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8000fcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fce:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000fd2:	d00b      	beq.n	8000fec <RCC_SetFlashLatencyFromMSIRange+0x28>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8000fd4:	f7ff ffa6 	bl	8000f24 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000fd8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000fdc:	d017      	beq.n	800100e <RCC_SetFlashLatencyFromMSIRange+0x4a>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8000fde:	2d80      	cmp	r5, #128	; 0x80
 8000fe0:	d81f      	bhi.n	8001022 <RCC_SetFlashLatencyFromMSIRange+0x5e>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8000fe2:	d02d      	beq.n	8001040 <RCC_SetFlashLatencyFromMSIRange+0x7c>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 8000fe4:	2d70      	cmp	r5, #112	; 0x70
 8000fe6:	d02d      	beq.n	8001044 <RCC_SetFlashLatencyFromMSIRange+0x80>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8000fe8:	2100      	movs	r1, #0
 8000fea:	e01b      	b.n	8001024 <RCC_SetFlashLatencyFromMSIRange+0x60>
    __HAL_RCC_PWR_CLK_ENABLE();
 8000fec:	4c17      	ldr	r4, [pc, #92]	; (800104c <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8000fee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000ff0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ff4:	65a3      	str	r3, [r4, #88]	; 0x58
 8000ff6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000ff8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ffc:	9301      	str	r3, [sp, #4]
 8000ffe:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001000:	f7ff ff90 	bl	8000f24 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001004:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001006:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800100a:	65a3      	str	r3, [r4, #88]	; 0x58
 800100c:	e7e4      	b.n	8000fd8 <RCC_SetFlashLatencyFromMSIRange+0x14>
    if(msirange > RCC_MSIRANGE_8)
 800100e:	2d80      	cmp	r5, #128	; 0x80
 8001010:	d903      	bls.n	800101a <RCC_SetFlashLatencyFromMSIRange+0x56>
      if(msirange > RCC_MSIRANGE_10)
 8001012:	2da0      	cmp	r5, #160	; 0xa0
 8001014:	d903      	bls.n	800101e <RCC_SetFlashLatencyFromMSIRange+0x5a>
        latency = FLASH_LATENCY_2; /* 2WS */
 8001016:	2102      	movs	r1, #2
 8001018:	e004      	b.n	8001024 <RCC_SetFlashLatencyFromMSIRange+0x60>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800101a:	2100      	movs	r1, #0
 800101c:	e002      	b.n	8001024 <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 800101e:	2101      	movs	r1, #1
 8001020:	e000      	b.n	8001024 <RCC_SetFlashLatencyFromMSIRange+0x60>
      latency = FLASH_LATENCY_3; /* 3WS */
 8001022:	2103      	movs	r1, #3
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001024:	4a0a      	ldr	r2, [pc, #40]	; (8001050 <RCC_SetFlashLatencyFromMSIRange+0x8c>)
 8001026:	6813      	ldr	r3, [r2, #0]
 8001028:	f023 0307 	bic.w	r3, r3, #7
 800102c:	430b      	orrs	r3, r1
 800102e:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != latency)
 8001030:	6813      	ldr	r3, [r2, #0]
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	4299      	cmp	r1, r3
 8001038:	d006      	beq.n	8001048 <RCC_SetFlashLatencyFromMSIRange+0x84>
  {
    return HAL_ERROR;
 800103a:	2001      	movs	r0, #1
  }

  return HAL_OK;
}
 800103c:	b003      	add	sp, #12
 800103e:	bd30      	pop	{r4, r5, pc}
        latency = FLASH_LATENCY_2; /* 2WS */
 8001040:	2102      	movs	r1, #2
 8001042:	e7ef      	b.n	8001024 <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 8001044:	2101      	movs	r1, #1
 8001046:	e7ed      	b.n	8001024 <RCC_SetFlashLatencyFromMSIRange+0x60>
  return HAL_OK;
 8001048:	2000      	movs	r0, #0
 800104a:	e7f7      	b.n	800103c <RCC_SetFlashLatencyFromMSIRange+0x78>
 800104c:	40021000 	.word	0x40021000
 8001050:	40022000 	.word	0x40022000

08001054 <HAL_RCC_GetSysClockFreq>:
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8001054:	4b3b      	ldr	r3, [pc, #236]	; (8001144 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	f013 0f0c 	tst.w	r3, #12
 800105c:	d01a      	beq.n	8001094 <HAL_RCC_GetSysClockFreq+0x40>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 800105e:	4b39      	ldr	r3, [pc, #228]	; (8001144 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001060:	689b      	ldr	r3, [r3, #8]
 8001062:	f003 030c 	and.w	r3, r3, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8001066:	2b0c      	cmp	r3, #12
 8001068:	d00e      	beq.n	8001088 <HAL_RCC_GetSysClockFreq+0x34>
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800106a:	4b36      	ldr	r3, [pc, #216]	; (8001144 <HAL_RCC_GetSysClockFreq+0xf0>)
 800106c:	689b      	ldr	r3, [r3, #8]
 800106e:	f003 030c 	and.w	r3, r3, #12
 8001072:	2b04      	cmp	r3, #4
 8001074:	d02f      	beq.n	80010d6 <HAL_RCC_GetSysClockFreq+0x82>
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001076:	4b33      	ldr	r3, [pc, #204]	; (8001144 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	f003 030c 	and.w	r3, r3, #12
 800107e:	2b08      	cmp	r3, #8
 8001080:	d02c      	beq.n	80010dc <HAL_RCC_GetSysClockFreq+0x88>
  uint32_t sysclockfreq = 0U;
 8001082:	2000      	movs	r0, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8001084:	4601      	mov	r1, r0
 8001086:	e018      	b.n	80010ba <HAL_RCC_GetSysClockFreq+0x66>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8001088:	4b2e      	ldr	r3, [pc, #184]	; (8001144 <HAL_RCC_GetSysClockFreq+0xf0>)
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	f003 0303 	and.w	r3, r3, #3
 8001090:	2b01      	cmp	r3, #1
 8001092:	d1ea      	bne.n	800106a <HAL_RCC_GetSysClockFreq+0x16>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8001094:	4b2b      	ldr	r3, [pc, #172]	; (8001144 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f013 0f08 	tst.w	r3, #8
 800109c:	d114      	bne.n	80010c8 <HAL_RCC_GetSysClockFreq+0x74>
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800109e:	4b29      	ldr	r3, [pc, #164]	; (8001144 <HAL_RCC_GetSysClockFreq+0xf0>)
 80010a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80010a4:	f3c3 2303 	ubfx	r3, r3, #8, #4
    msirange = MSIRangeTable[msirange];
 80010a8:	4a27      	ldr	r2, [pc, #156]	; (8001148 <HAL_RCC_GetSysClockFreq+0xf4>)
 80010aa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 80010ae:	4b25      	ldr	r3, [pc, #148]	; (8001144 <HAL_RCC_GetSysClockFreq+0xf0>)
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	f013 0f0c 	tst.w	r3, #12
 80010b6:	d00c      	beq.n	80010d2 <HAL_RCC_GetSysClockFreq+0x7e>
  uint32_t sysclockfreq = 0U;
 80010b8:	2000      	movs	r0, #0
  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80010ba:	4a22      	ldr	r2, [pc, #136]	; (8001144 <HAL_RCC_GetSysClockFreq+0xf0>)
 80010bc:	6893      	ldr	r3, [r2, #8]
 80010be:	f003 030c 	and.w	r3, r3, #12
 80010c2:	2b0c      	cmp	r3, #12
 80010c4:	d00d      	beq.n	80010e2 <HAL_RCC_GetSysClockFreq+0x8e>
}
 80010c6:	4770      	bx	lr
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80010c8:	4b1e      	ldr	r3, [pc, #120]	; (8001144 <HAL_RCC_GetSysClockFreq+0xf0>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80010d0:	e7ea      	b.n	80010a8 <HAL_RCC_GetSysClockFreq+0x54>
      sysclockfreq = msirange;
 80010d2:	4608      	mov	r0, r1
 80010d4:	e7f1      	b.n	80010ba <HAL_RCC_GetSysClockFreq+0x66>
    sysclockfreq = HSI_VALUE;
 80010d6:	481d      	ldr	r0, [pc, #116]	; (800114c <HAL_RCC_GetSysClockFreq+0xf8>)
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 80010d8:	2100      	movs	r1, #0
 80010da:	e7ee      	b.n	80010ba <HAL_RCC_GetSysClockFreq+0x66>
    sysclockfreq = HSE_VALUE;
 80010dc:	481c      	ldr	r0, [pc, #112]	; (8001150 <HAL_RCC_GetSysClockFreq+0xfc>)
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 80010de:	2100      	movs	r1, #0
 80010e0:	e7eb      	b.n	80010ba <HAL_RCC_GetSysClockFreq+0x66>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80010e2:	4613      	mov	r3, r2
 80010e4:	68d2      	ldr	r2, [r2, #12]
 80010e6:	f002 0203 	and.w	r2, r2, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80010f0:	3301      	adds	r3, #1
    switch (pllsource)
 80010f2:	2a02      	cmp	r2, #2
 80010f4:	d00a      	beq.n	800110c <HAL_RCC_GetSysClockFreq+0xb8>
 80010f6:	2a03      	cmp	r2, #3
 80010f8:	d01a      	beq.n	8001130 <HAL_RCC_GetSysClockFreq+0xdc>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80010fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80010fe:	4a11      	ldr	r2, [pc, #68]	; (8001144 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001100:	68d0      	ldr	r0, [r2, #12]
 8001102:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8001106:	fb00 f003 	mul.w	r0, r0, r3
      break;
 800110a:	e008      	b.n	800111e <HAL_RCC_GetSysClockFreq+0xca>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800110c:	480f      	ldr	r0, [pc, #60]	; (800114c <HAL_RCC_GetSysClockFreq+0xf8>)
 800110e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001112:	4a0c      	ldr	r2, [pc, #48]	; (8001144 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001114:	68d0      	ldr	r0, [r2, #12]
 8001116:	f3c0 2006 	ubfx	r0, r0, #8, #7
 800111a:	fb00 f003 	mul.w	r0, r0, r3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800111e:	4b09      	ldr	r3, [pc, #36]	; (8001144 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001120:	68db      	ldr	r3, [r3, #12]
 8001122:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8001126:	3301      	adds	r3, #1
 8001128:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 800112a:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 800112e:	e7ca      	b.n	80010c6 <HAL_RCC_GetSysClockFreq+0x72>
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001130:	4807      	ldr	r0, [pc, #28]	; (8001150 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001132:	fbb0 f3f3 	udiv	r3, r0, r3
 8001136:	4a03      	ldr	r2, [pc, #12]	; (8001144 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001138:	68d0      	ldr	r0, [r2, #12]
 800113a:	f3c0 2006 	ubfx	r0, r0, #8, #7
 800113e:	fb00 f003 	mul.w	r0, r0, r3
      break;
 8001142:	e7ec      	b.n	800111e <HAL_RCC_GetSysClockFreq+0xca>
 8001144:	40021000 	.word	0x40021000
 8001148:	08001a98 	.word	0x08001a98
 800114c:	00f42400 	.word	0x00f42400
 8001150:	007a1200 	.word	0x007a1200

08001154 <HAL_RCC_OscConfig>:
{
 8001154:	b570      	push	{r4, r5, r6, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800115a:	6803      	ldr	r3, [r0, #0]
 800115c:	f013 0f10 	tst.w	r3, #16
 8001160:	d03f      	beq.n	80011e2 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8001162:	4b97      	ldr	r3, [pc, #604]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 8001164:	689b      	ldr	r3, [r3, #8]
 8001166:	f013 0f0c 	tst.w	r3, #12
 800116a:	f040 8092 	bne.w	8001292 <HAL_RCC_OscConfig+0x13e>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800116e:	4b94      	ldr	r3, [pc, #592]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f013 0f02 	tst.w	r3, #2
 8001176:	d003      	beq.n	8001180 <HAL_RCC_OscConfig+0x2c>
 8001178:	6983      	ldr	r3, [r0, #24]
 800117a:	2b00      	cmp	r3, #0
 800117c:	f000 82c0 	beq.w	8001700 <HAL_RCC_OscConfig+0x5ac>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001180:	6a20      	ldr	r0, [r4, #32]
 8001182:	4b8f      	ldr	r3, [pc, #572]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f013 0f08 	tst.w	r3, #8
 800118a:	d062      	beq.n	8001252 <HAL_RCC_OscConfig+0xfe>
 800118c:	4b8c      	ldr	r3, [pc, #560]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001194:	4283      	cmp	r3, r0
 8001196:	d263      	bcs.n	8001260 <HAL_RCC_OscConfig+0x10c>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001198:	f7ff ff14 	bl	8000fc4 <RCC_SetFlashLatencyFromMSIRange>
 800119c:	2800      	cmp	r0, #0
 800119e:	f040 82b1 	bne.w	8001704 <HAL_RCC_OscConfig+0x5b0>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011a2:	4b87      	ldr	r3, [pc, #540]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	f042 0208 	orr.w	r2, r2, #8
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80011b2:	6a21      	ldr	r1, [r4, #32]
 80011b4:	430a      	orrs	r2, r1
 80011b6:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011b8:	685a      	ldr	r2, [r3, #4]
 80011ba:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80011be:	69e1      	ldr	r1, [r4, #28]
 80011c0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80011c4:	605a      	str	r2, [r3, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80011c6:	f7ff ff45 	bl	8001054 <HAL_RCC_GetSysClockFreq>
 80011ca:	4b7d      	ldr	r3, [pc, #500]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80011d2:	4a7c      	ldr	r2, [pc, #496]	; (80013c4 <HAL_RCC_OscConfig+0x270>)
 80011d4:	5cd3      	ldrb	r3, [r2, r3]
 80011d6:	40d8      	lsrs	r0, r3
 80011d8:	4b7b      	ldr	r3, [pc, #492]	; (80013c8 <HAL_RCC_OscConfig+0x274>)
 80011da:	6018      	str	r0, [r3, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 80011dc:	2000      	movs	r0, #0
 80011de:	f7ff fd2d 	bl	8000c3c <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011e2:	6823      	ldr	r3, [r4, #0]
 80011e4:	f013 0f01 	tst.w	r3, #1
 80011e8:	f000 80a1 	beq.w	800132e <HAL_RCC_OscConfig+0x1da>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 80011ec:	4b74      	ldr	r3, [pc, #464]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	f003 030c 	and.w	r3, r3, #12
 80011f4:	2b08      	cmp	r3, #8
 80011f6:	f000 8091 	beq.w	800131c <HAL_RCC_OscConfig+0x1c8>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011fa:	4b71      	ldr	r3, [pc, #452]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 80011fc:	689b      	ldr	r3, [r3, #8]
 80011fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8001202:	2b0c      	cmp	r3, #12
 8001204:	f000 8083 	beq.w	800130e <HAL_RCC_OscConfig+0x1ba>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001208:	6863      	ldr	r3, [r4, #4]
 800120a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800120e:	f000 80b5 	beq.w	800137c <HAL_RCC_OscConfig+0x228>
 8001212:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001216:	f000 80b7 	beq.w	8001388 <HAL_RCC_OscConfig+0x234>
 800121a:	4b69      	ldr	r3, [pc, #420]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800122a:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800122c:	6863      	ldr	r3, [r4, #4]
 800122e:	2b00      	cmp	r3, #0
 8001230:	f000 80b7 	beq.w	80013a2 <HAL_RCC_OscConfig+0x24e>
        tickstart = HAL_GetTick();
 8001234:	f7ff fd20 	bl	8000c78 <HAL_GetTick>
 8001238:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 800123a:	4b61      	ldr	r3, [pc, #388]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001242:	d174      	bne.n	800132e <HAL_RCC_OscConfig+0x1da>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001244:	f7ff fd18 	bl	8000c78 <HAL_GetTick>
 8001248:	1b40      	subs	r0, r0, r5
 800124a:	2864      	cmp	r0, #100	; 0x64
 800124c:	d9f5      	bls.n	800123a <HAL_RCC_OscConfig+0xe6>
            return HAL_TIMEOUT;
 800124e:	2003      	movs	r0, #3
 8001250:	e25f      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001252:	4b5b      	ldr	r3, [pc, #364]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 8001254:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001258:	091b      	lsrs	r3, r3, #4
 800125a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800125e:	e799      	b.n	8001194 <HAL_RCC_OscConfig+0x40>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001260:	4b57      	ldr	r3, [pc, #348]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	f042 0208 	orr.w	r2, r2, #8
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001270:	6a21      	ldr	r1, [r4, #32]
 8001272:	430a      	orrs	r2, r1
 8001274:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001276:	685a      	ldr	r2, [r3, #4]
 8001278:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800127c:	69e1      	ldr	r1, [r4, #28]
 800127e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001282:	605a      	str	r2, [r3, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001284:	6a20      	ldr	r0, [r4, #32]
 8001286:	f7ff fe9d 	bl	8000fc4 <RCC_SetFlashLatencyFromMSIRange>
 800128a:	2800      	cmp	r0, #0
 800128c:	d09b      	beq.n	80011c6 <HAL_RCC_OscConfig+0x72>
            return HAL_ERROR;
 800128e:	2001      	movs	r0, #1
 8001290:	e23f      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001292:	6983      	ldr	r3, [r0, #24]
 8001294:	b333      	cbz	r3, 80012e4 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_MSI_ENABLE();
 8001296:	4a4a      	ldr	r2, [pc, #296]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 8001298:	6813      	ldr	r3, [r2, #0]
 800129a:	f043 0301 	orr.w	r3, r3, #1
 800129e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80012a0:	f7ff fcea 	bl	8000c78 <HAL_GetTick>
 80012a4:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 80012a6:	4b46      	ldr	r3, [pc, #280]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f013 0f02 	tst.w	r3, #2
 80012ae:	d106      	bne.n	80012be <HAL_RCC_OscConfig+0x16a>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012b0:	f7ff fce2 	bl	8000c78 <HAL_GetTick>
 80012b4:	1b40      	subs	r0, r0, r5
 80012b6:	2802      	cmp	r0, #2
 80012b8:	d9f5      	bls.n	80012a6 <HAL_RCC_OscConfig+0x152>
            return HAL_TIMEOUT;
 80012ba:	2003      	movs	r0, #3
 80012bc:	e229      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012be:	4b40      	ldr	r3, [pc, #256]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	f042 0208 	orr.w	r2, r2, #8
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80012ce:	6a21      	ldr	r1, [r4, #32]
 80012d0:	430a      	orrs	r2, r1
 80012d2:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012d4:	685a      	ldr	r2, [r3, #4]
 80012d6:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80012da:	69e1      	ldr	r1, [r4, #28]
 80012dc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	e77e      	b.n	80011e2 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_MSI_DISABLE();
 80012e4:	4a36      	ldr	r2, [pc, #216]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 80012e6:	6813      	ldr	r3, [r2, #0]
 80012e8:	f023 0301 	bic.w	r3, r3, #1
 80012ec:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80012ee:	f7ff fcc3 	bl	8000c78 <HAL_GetTick>
 80012f2:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 80012f4:	4b32      	ldr	r3, [pc, #200]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f013 0f02 	tst.w	r3, #2
 80012fc:	f43f af71 	beq.w	80011e2 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001300:	f7ff fcba 	bl	8000c78 <HAL_GetTick>
 8001304:	1b40      	subs	r0, r0, r5
 8001306:	2802      	cmp	r0, #2
 8001308:	d9f4      	bls.n	80012f4 <HAL_RCC_OscConfig+0x1a0>
            return HAL_TIMEOUT;
 800130a:	2003      	movs	r0, #3
 800130c:	e201      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800130e:	4b2c      	ldr	r3, [pc, #176]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 8001310:	68db      	ldr	r3, [r3, #12]
 8001312:	f003 0303 	and.w	r3, r3, #3
 8001316:	2b03      	cmp	r3, #3
 8001318:	f47f af76 	bne.w	8001208 <HAL_RCC_OscConfig+0xb4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800131c:	4b28      	ldr	r3, [pc, #160]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001324:	d003      	beq.n	800132e <HAL_RCC_OscConfig+0x1da>
 8001326:	6863      	ldr	r3, [r4, #4]
 8001328:	2b00      	cmp	r3, #0
 800132a:	f000 81ed 	beq.w	8001708 <HAL_RCC_OscConfig+0x5b4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800132e:	6823      	ldr	r3, [r4, #0]
 8001330:	f013 0f02 	tst.w	r3, #2
 8001334:	d061      	beq.n	80013fa <HAL_RCC_OscConfig+0x2a6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8001336:	4b22      	ldr	r3, [pc, #136]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	f003 030c 	and.w	r3, r3, #12
 800133e:	2b04      	cmp	r3, #4
 8001340:	d04a      	beq.n	80013d8 <HAL_RCC_OscConfig+0x284>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001342:	4b1f      	ldr	r3, [pc, #124]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 800134a:	2b0c      	cmp	r3, #12
 800134c:	d03e      	beq.n	80013cc <HAL_RCC_OscConfig+0x278>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800134e:	68e3      	ldr	r3, [r4, #12]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d078      	beq.n	8001446 <HAL_RCC_OscConfig+0x2f2>
        __HAL_RCC_HSI_ENABLE();
 8001354:	4a1a      	ldr	r2, [pc, #104]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 8001356:	6813      	ldr	r3, [r2, #0]
 8001358:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800135c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800135e:	f7ff fc8b 	bl	8000c78 <HAL_GetTick>
 8001362:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001364:	4b16      	ldr	r3, [pc, #88]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800136c:	d162      	bne.n	8001434 <HAL_RCC_OscConfig+0x2e0>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800136e:	f7ff fc83 	bl	8000c78 <HAL_GetTick>
 8001372:	1b40      	subs	r0, r0, r5
 8001374:	2802      	cmp	r0, #2
 8001376:	d9f5      	bls.n	8001364 <HAL_RCC_OscConfig+0x210>
            return HAL_TIMEOUT;
 8001378:	2003      	movs	r0, #3
 800137a:	e1ca      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800137c:	4a10      	ldr	r2, [pc, #64]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 800137e:	6813      	ldr	r3, [r2, #0]
 8001380:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001384:	6013      	str	r3, [r2, #0]
 8001386:	e751      	b.n	800122c <HAL_RCC_OscConfig+0xd8>
 8001388:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800138c:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800139e:	601a      	str	r2, [r3, #0]
 80013a0:	e744      	b.n	800122c <HAL_RCC_OscConfig+0xd8>
        tickstart = HAL_GetTick();
 80013a2:	f7ff fc69 	bl	8000c78 <HAL_GetTick>
 80013a6:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80013a8:	4b05      	ldr	r3, [pc, #20]	; (80013c0 <HAL_RCC_OscConfig+0x26c>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80013b0:	d0bd      	beq.n	800132e <HAL_RCC_OscConfig+0x1da>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013b2:	f7ff fc61 	bl	8000c78 <HAL_GetTick>
 80013b6:	1b40      	subs	r0, r0, r5
 80013b8:	2864      	cmp	r0, #100	; 0x64
 80013ba:	d9f5      	bls.n	80013a8 <HAL_RCC_OscConfig+0x254>
            return HAL_TIMEOUT;
 80013bc:	2003      	movs	r0, #3
 80013be:	e1a8      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
 80013c0:	40021000 	.word	0x40021000
 80013c4:	08001a88 	.word	0x08001a88
 80013c8:	20000038 	.word	0x20000038
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80013cc:	4bb1      	ldr	r3, [pc, #708]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	f003 0303 	and.w	r3, r3, #3
 80013d4:	2b02      	cmp	r3, #2
 80013d6:	d1ba      	bne.n	800134e <HAL_RCC_OscConfig+0x1fa>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013d8:	4bae      	ldr	r3, [pc, #696]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80013e0:	d003      	beq.n	80013ea <HAL_RCC_OscConfig+0x296>
 80013e2:	68e3      	ldr	r3, [r4, #12]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	f000 8191 	beq.w	800170c <HAL_RCC_OscConfig+0x5b8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ea:	4aaa      	ldr	r2, [pc, #680]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 80013ec:	6853      	ldr	r3, [r2, #4]
 80013ee:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80013f2:	6921      	ldr	r1, [r4, #16]
 80013f4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80013f8:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013fa:	6823      	ldr	r3, [r4, #0]
 80013fc:	f013 0f08 	tst.w	r3, #8
 8001400:	d04c      	beq.n	800149c <HAL_RCC_OscConfig+0x348>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001402:	6963      	ldr	r3, [r4, #20]
 8001404:	b39b      	cbz	r3, 800146e <HAL_RCC_OscConfig+0x31a>
      __HAL_RCC_LSI_ENABLE();
 8001406:	4aa3      	ldr	r2, [pc, #652]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 8001408:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800140c:	f043 0301 	orr.w	r3, r3, #1
 8001410:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001414:	f7ff fc30 	bl	8000c78 <HAL_GetTick>
 8001418:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 800141a:	4b9e      	ldr	r3, [pc, #632]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 800141c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001420:	f013 0f02 	tst.w	r3, #2
 8001424:	d13a      	bne.n	800149c <HAL_RCC_OscConfig+0x348>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001426:	f7ff fc27 	bl	8000c78 <HAL_GetTick>
 800142a:	1b40      	subs	r0, r0, r5
 800142c:	2802      	cmp	r0, #2
 800142e:	d9f4      	bls.n	800141a <HAL_RCC_OscConfig+0x2c6>
          return HAL_TIMEOUT;
 8001430:	2003      	movs	r0, #3
 8001432:	e16e      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001434:	4a97      	ldr	r2, [pc, #604]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 8001436:	6853      	ldr	r3, [r2, #4]
 8001438:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800143c:	6921      	ldr	r1, [r4, #16]
 800143e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001442:	6053      	str	r3, [r2, #4]
 8001444:	e7d9      	b.n	80013fa <HAL_RCC_OscConfig+0x2a6>
        __HAL_RCC_HSI_DISABLE();
 8001446:	4a93      	ldr	r2, [pc, #588]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 8001448:	6813      	ldr	r3, [r2, #0]
 800144a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800144e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001450:	f7ff fc12 	bl	8000c78 <HAL_GetTick>
 8001454:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8001456:	4b8f      	ldr	r3, [pc, #572]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800145e:	d0cc      	beq.n	80013fa <HAL_RCC_OscConfig+0x2a6>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001460:	f7ff fc0a 	bl	8000c78 <HAL_GetTick>
 8001464:	1b40      	subs	r0, r0, r5
 8001466:	2802      	cmp	r0, #2
 8001468:	d9f5      	bls.n	8001456 <HAL_RCC_OscConfig+0x302>
            return HAL_TIMEOUT;
 800146a:	2003      	movs	r0, #3
 800146c:	e151      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
      __HAL_RCC_LSI_DISABLE();
 800146e:	4a89      	ldr	r2, [pc, #548]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 8001470:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8001474:	f023 0301 	bic.w	r3, r3, #1
 8001478:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 800147c:	f7ff fbfc 	bl	8000c78 <HAL_GetTick>
 8001480:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8001482:	4b84      	ldr	r3, [pc, #528]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 8001484:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001488:	f013 0f02 	tst.w	r3, #2
 800148c:	d006      	beq.n	800149c <HAL_RCC_OscConfig+0x348>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800148e:	f7ff fbf3 	bl	8000c78 <HAL_GetTick>
 8001492:	1b40      	subs	r0, r0, r5
 8001494:	2802      	cmp	r0, #2
 8001496:	d9f4      	bls.n	8001482 <HAL_RCC_OscConfig+0x32e>
          return HAL_TIMEOUT;
 8001498:	2003      	movs	r0, #3
 800149a:	e13a      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800149c:	6823      	ldr	r3, [r4, #0]
 800149e:	f013 0f04 	tst.w	r3, #4
 80014a2:	d07a      	beq.n	800159a <HAL_RCC_OscConfig+0x446>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80014a4:	4b7b      	ldr	r3, [pc, #492]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 80014a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014a8:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80014ac:	d136      	bne.n	800151c <HAL_RCC_OscConfig+0x3c8>
      __HAL_RCC_PWR_CLK_ENABLE();
 80014ae:	4b79      	ldr	r3, [pc, #484]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 80014b0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80014b2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80014b6:	659a      	str	r2, [r3, #88]	; 0x58
 80014b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014be:	9301      	str	r3, [sp, #4]
 80014c0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80014c2:	2501      	movs	r5, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014c4:	4b74      	ldr	r3, [pc, #464]	; (8001698 <HAL_RCC_OscConfig+0x544>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f413 7f80 	tst.w	r3, #256	; 0x100
 80014cc:	d028      	beq.n	8001520 <HAL_RCC_OscConfig+0x3cc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014ce:	68a3      	ldr	r3, [r4, #8]
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d039      	beq.n	8001548 <HAL_RCC_OscConfig+0x3f4>
 80014d4:	2b05      	cmp	r3, #5
 80014d6:	d03f      	beq.n	8001558 <HAL_RCC_OscConfig+0x404>
 80014d8:	4b6e      	ldr	r3, [pc, #440]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 80014da:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80014de:	f022 0201 	bic.w	r2, r2, #1
 80014e2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 80014e6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80014ea:	f022 0204 	bic.w	r2, r2, #4
 80014ee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014f2:	68a3      	ldr	r3, [r4, #8]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d03d      	beq.n	8001574 <HAL_RCC_OscConfig+0x420>
      tickstart = HAL_GetTick();
 80014f8:	f7ff fbbe 	bl	8000c78 <HAL_GetTick>
 80014fc:	4606      	mov	r6, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80014fe:	4b65      	ldr	r3, [pc, #404]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 8001500:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001504:	f013 0f02 	tst.w	r3, #2
 8001508:	d146      	bne.n	8001598 <HAL_RCC_OscConfig+0x444>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800150a:	f7ff fbb5 	bl	8000c78 <HAL_GetTick>
 800150e:	1b80      	subs	r0, r0, r6
 8001510:	f241 3388 	movw	r3, #5000	; 0x1388
 8001514:	4298      	cmp	r0, r3
 8001516:	d9f2      	bls.n	80014fe <HAL_RCC_OscConfig+0x3aa>
          return HAL_TIMEOUT;
 8001518:	2003      	movs	r0, #3
 800151a:	e0fa      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
    FlagStatus       pwrclkchanged = RESET;
 800151c:	2500      	movs	r5, #0
 800151e:	e7d1      	b.n	80014c4 <HAL_RCC_OscConfig+0x370>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001520:	4a5d      	ldr	r2, [pc, #372]	; (8001698 <HAL_RCC_OscConfig+0x544>)
 8001522:	6813      	ldr	r3, [r2, #0]
 8001524:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001528:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800152a:	f7ff fba5 	bl	8000c78 <HAL_GetTick>
 800152e:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001530:	4b59      	ldr	r3, [pc, #356]	; (8001698 <HAL_RCC_OscConfig+0x544>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001538:	d1c9      	bne.n	80014ce <HAL_RCC_OscConfig+0x37a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800153a:	f7ff fb9d 	bl	8000c78 <HAL_GetTick>
 800153e:	1b80      	subs	r0, r0, r6
 8001540:	2802      	cmp	r0, #2
 8001542:	d9f5      	bls.n	8001530 <HAL_RCC_OscConfig+0x3dc>
          return HAL_TIMEOUT;
 8001544:	2003      	movs	r0, #3
 8001546:	e0e4      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001548:	4a52      	ldr	r2, [pc, #328]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 800154a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800154e:	f043 0301 	orr.w	r3, r3, #1
 8001552:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001556:	e7cc      	b.n	80014f2 <HAL_RCC_OscConfig+0x39e>
 8001558:	4b4e      	ldr	r3, [pc, #312]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 800155a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800155e:	f042 0204 	orr.w	r2, r2, #4
 8001562:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8001566:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800156a:	f042 0201 	orr.w	r2, r2, #1
 800156e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8001572:	e7be      	b.n	80014f2 <HAL_RCC_OscConfig+0x39e>
      tickstart = HAL_GetTick();
 8001574:	f7ff fb80 	bl	8000c78 <HAL_GetTick>
 8001578:	4606      	mov	r6, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 800157a:	4b46      	ldr	r3, [pc, #280]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 800157c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001580:	f013 0f02 	tst.w	r3, #2
 8001584:	d008      	beq.n	8001598 <HAL_RCC_OscConfig+0x444>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001586:	f7ff fb77 	bl	8000c78 <HAL_GetTick>
 800158a:	1b80      	subs	r0, r0, r6
 800158c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001590:	4298      	cmp	r0, r3
 8001592:	d9f2      	bls.n	800157a <HAL_RCC_OscConfig+0x426>
          return HAL_TIMEOUT;
 8001594:	2003      	movs	r0, #3
 8001596:	e0bc      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
    if(pwrclkchanged == SET)
 8001598:	b9e5      	cbnz	r5, 80015d4 <HAL_RCC_OscConfig+0x480>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800159a:	6823      	ldr	r3, [r4, #0]
 800159c:	f013 0f20 	tst.w	r3, #32
 80015a0:	d035      	beq.n	800160e <HAL_RCC_OscConfig+0x4ba>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80015a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80015a4:	b1e3      	cbz	r3, 80015e0 <HAL_RCC_OscConfig+0x48c>
      __HAL_RCC_HSI48_ENABLE();
 80015a6:	4a3b      	ldr	r2, [pc, #236]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 80015a8:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 80015ac:	f043 0301 	orr.w	r3, r3, #1
 80015b0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 80015b4:	f7ff fb60 	bl	8000c78 <HAL_GetTick>
 80015b8:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == RESET)
 80015ba:	4b36      	ldr	r3, [pc, #216]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 80015bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80015c0:	f013 0f02 	tst.w	r3, #2
 80015c4:	d123      	bne.n	800160e <HAL_RCC_OscConfig+0x4ba>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80015c6:	f7ff fb57 	bl	8000c78 <HAL_GetTick>
 80015ca:	1b40      	subs	r0, r0, r5
 80015cc:	2802      	cmp	r0, #2
 80015ce:	d9f4      	bls.n	80015ba <HAL_RCC_OscConfig+0x466>
          return HAL_TIMEOUT;
 80015d0:	2003      	movs	r0, #3
 80015d2:	e09e      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
      __HAL_RCC_PWR_CLK_DISABLE();
 80015d4:	4a2f      	ldr	r2, [pc, #188]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 80015d6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80015d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015dc:	6593      	str	r3, [r2, #88]	; 0x58
 80015de:	e7dc      	b.n	800159a <HAL_RCC_OscConfig+0x446>
      __HAL_RCC_HSI48_DISABLE();
 80015e0:	4a2c      	ldr	r2, [pc, #176]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 80015e2:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 80015e6:	f023 0301 	bic.w	r3, r3, #1
 80015ea:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 80015ee:	f7ff fb43 	bl	8000c78 <HAL_GetTick>
 80015f2:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != RESET)
 80015f4:	4b27      	ldr	r3, [pc, #156]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 80015f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80015fa:	f013 0f02 	tst.w	r3, #2
 80015fe:	d006      	beq.n	800160e <HAL_RCC_OscConfig+0x4ba>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001600:	f7ff fb3a 	bl	8000c78 <HAL_GetTick>
 8001604:	1b40      	subs	r0, r0, r5
 8001606:	2802      	cmp	r0, #2
 8001608:	d9f4      	bls.n	80015f4 <HAL_RCC_OscConfig+0x4a0>
          return HAL_TIMEOUT;
 800160a:	2003      	movs	r0, #3
 800160c:	e081      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800160e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001610:	2b00      	cmp	r3, #0
 8001612:	d07d      	beq.n	8001710 <HAL_RCC_OscConfig+0x5bc>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001614:	4a1f      	ldr	r2, [pc, #124]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 8001616:	6892      	ldr	r2, [r2, #8]
 8001618:	f002 020c 	and.w	r2, r2, #12
 800161c:	2a0c      	cmp	r2, #12
 800161e:	d07a      	beq.n	8001716 <HAL_RCC_OscConfig+0x5c2>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001620:	2b02      	cmp	r3, #2
 8001622:	d023      	beq.n	800166c <HAL_RCC_OscConfig+0x518>
        __HAL_RCC_PLL_DISABLE();
 8001624:	4b1b      	ldr	r3, [pc, #108]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800162c:	601a      	str	r2, [r3, #0]
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8001634:	d104      	bne.n	8001640 <HAL_RCC_OscConfig+0x4ec>
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001636:	4a17      	ldr	r2, [pc, #92]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 8001638:	68d3      	ldr	r3, [r2, #12]
 800163a:	f023 0303 	bic.w	r3, r3, #3
 800163e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001640:	4a14      	ldr	r2, [pc, #80]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 8001642:	68d3      	ldr	r3, [r2, #12]
 8001644:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001648:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800164c:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 800164e:	f7ff fb13 	bl	8000c78 <HAL_GetTick>
 8001652:	4604      	mov	r4, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8001654:	4b0f      	ldr	r3, [pc, #60]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800165c:	d04e      	beq.n	80016fc <HAL_RCC_OscConfig+0x5a8>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800165e:	f7ff fb0b 	bl	8000c78 <HAL_GetTick>
 8001662:	1b00      	subs	r0, r0, r4
 8001664:	2802      	cmp	r0, #2
 8001666:	d9f5      	bls.n	8001654 <HAL_RCC_OscConfig+0x500>
            return HAL_TIMEOUT;
 8001668:	2003      	movs	r0, #3
 800166a:	e052      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
        __HAL_RCC_PLL_DISABLE();
 800166c:	4a09      	ldr	r2, [pc, #36]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 800166e:	6813      	ldr	r3, [r2, #0]
 8001670:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001674:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001676:	f7ff faff 	bl	8000c78 <HAL_GetTick>
 800167a:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800167c:	4b05      	ldr	r3, [pc, #20]	; (8001694 <HAL_RCC_OscConfig+0x540>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001684:	d00a      	beq.n	800169c <HAL_RCC_OscConfig+0x548>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001686:	f7ff faf7 	bl	8000c78 <HAL_GetTick>
 800168a:	1b40      	subs	r0, r0, r5
 800168c:	2802      	cmp	r0, #2
 800168e:	d9f5      	bls.n	800167c <HAL_RCC_OscConfig+0x528>
            return HAL_TIMEOUT;
 8001690:	2003      	movs	r0, #3
 8001692:	e03e      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
 8001694:	40021000 	.word	0x40021000
 8001698:	40007000 	.word	0x40007000
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800169c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800169e:	1e5a      	subs	r2, r3, #1
 80016a0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80016a2:	021b      	lsls	r3, r3, #8
 80016a4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80016a8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80016aa:	4313      	orrs	r3, r2
 80016ac:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80016ae:	0852      	lsrs	r2, r2, #1
 80016b0:	3a01      	subs	r2, #1
 80016b2:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 80016b6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80016b8:	0852      	lsrs	r2, r2, #1
 80016ba:	3a01      	subs	r2, #1
 80016bc:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80016c0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80016c2:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 80016c6:	4a15      	ldr	r2, [pc, #84]	; (800171c <HAL_RCC_OscConfig+0x5c8>)
 80016c8:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 80016ca:	6813      	ldr	r3, [r2, #0]
 80016cc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016d0:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80016d2:	68d3      	ldr	r3, [r2, #12]
 80016d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016d8:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 80016da:	f7ff facd 	bl	8000c78 <HAL_GetTick>
 80016de:	4604      	mov	r4, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 80016e0:	4b0e      	ldr	r3, [pc, #56]	; (800171c <HAL_RCC_OscConfig+0x5c8>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80016e8:	d106      	bne.n	80016f8 <HAL_RCC_OscConfig+0x5a4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ea:	f7ff fac5 	bl	8000c78 <HAL_GetTick>
 80016ee:	1b00      	subs	r0, r0, r4
 80016f0:	2802      	cmp	r0, #2
 80016f2:	d9f5      	bls.n	80016e0 <HAL_RCC_OscConfig+0x58c>
            return HAL_TIMEOUT;
 80016f4:	2003      	movs	r0, #3
 80016f6:	e00c      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
  return HAL_OK;
 80016f8:	2000      	movs	r0, #0
 80016fa:	e00a      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
 80016fc:	2000      	movs	r0, #0
 80016fe:	e008      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
        return HAL_ERROR;
 8001700:	2001      	movs	r0, #1
 8001702:	e006      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
            return HAL_ERROR;
 8001704:	2001      	movs	r0, #1
 8001706:	e004      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
        return HAL_ERROR;
 8001708:	2001      	movs	r0, #1
 800170a:	e002      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
        return HAL_ERROR;
 800170c:	2001      	movs	r0, #1
 800170e:	e000      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
  return HAL_OK;
 8001710:	2000      	movs	r0, #0
}
 8001712:	b002      	add	sp, #8
 8001714:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001716:	2001      	movs	r0, #1
 8001718:	e7fb      	b.n	8001712 <HAL_RCC_OscConfig+0x5be>
 800171a:	bf00      	nop
 800171c:	40021000 	.word	0x40021000

08001720 <HAL_RCC_ClockConfig>:
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8001720:	4b66      	ldr	r3, [pc, #408]	; (80018bc <HAL_RCC_ClockConfig+0x19c>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f003 0307 	and.w	r3, r3, #7
 8001728:	428b      	cmp	r3, r1
 800172a:	d20c      	bcs.n	8001746 <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800172c:	4a63      	ldr	r2, [pc, #396]	; (80018bc <HAL_RCC_ClockConfig+0x19c>)
 800172e:	6813      	ldr	r3, [r2, #0]
 8001730:	f023 0307 	bic.w	r3, r3, #7
 8001734:	430b      	orrs	r3, r1
 8001736:	6013      	str	r3, [r2, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8001738:	6813      	ldr	r3, [r2, #0]
 800173a:	f003 0307 	and.w	r3, r3, #7
 800173e:	4299      	cmp	r1, r3
 8001740:	d001      	beq.n	8001746 <HAL_RCC_ClockConfig+0x26>
      return HAL_ERROR;
 8001742:	2001      	movs	r0, #1
 8001744:	4770      	bx	lr
{
 8001746:	b570      	push	{r4, r5, r6, lr}
 8001748:	460d      	mov	r5, r1
 800174a:	4604      	mov	r4, r0
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800174c:	6803      	ldr	r3, [r0, #0]
 800174e:	f013 0f01 	tst.w	r3, #1
 8001752:	d06c      	beq.n	800182e <HAL_RCC_ClockConfig+0x10e>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001754:	6843      	ldr	r3, [r0, #4]
 8001756:	2b03      	cmp	r3, #3
 8001758:	d00a      	beq.n	8001770 <HAL_RCC_ClockConfig+0x50>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800175a:	2b02      	cmp	r3, #2
 800175c:	d02d      	beq.n	80017ba <HAL_RCC_ClockConfig+0x9a>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800175e:	2b00      	cmp	r3, #0
 8001760:	d132      	bne.n	80017c8 <HAL_RCC_ClockConfig+0xa8>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8001762:	4a57      	ldr	r2, [pc, #348]	; (80018c0 <HAL_RCC_ClockConfig+0x1a0>)
 8001764:	6812      	ldr	r2, [r2, #0]
 8001766:	f012 0f02 	tst.w	r2, #2
 800176a:	d107      	bne.n	800177c <HAL_RCC_ClockConfig+0x5c>
          return HAL_ERROR;
 800176c:	2001      	movs	r0, #1
 800176e:	bd70      	pop	{r4, r5, r6, pc}
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8001770:	4a53      	ldr	r2, [pc, #332]	; (80018c0 <HAL_RCC_ClockConfig+0x1a0>)
 8001772:	6812      	ldr	r2, [r2, #0]
 8001774:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001778:	f000 809e 	beq.w	80018b8 <HAL_RCC_ClockConfig+0x198>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800177c:	4950      	ldr	r1, [pc, #320]	; (80018c0 <HAL_RCC_ClockConfig+0x1a0>)
 800177e:	688a      	ldr	r2, [r1, #8]
 8001780:	f022 0203 	bic.w	r2, r2, #3
 8001784:	4313      	orrs	r3, r2
 8001786:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8001788:	f7ff fa76 	bl	8000c78 <HAL_GetTick>
 800178c:	4606      	mov	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800178e:	6863      	ldr	r3, [r4, #4]
 8001790:	2b03      	cmp	r3, #3
 8001792:	d020      	beq.n	80017d6 <HAL_RCC_ClockConfig+0xb6>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001794:	2b02      	cmp	r3, #2
 8001796:	d02d      	beq.n	80017f4 <HAL_RCC_ClockConfig+0xd4>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001798:	2b00      	cmp	r3, #0
 800179a:	d03a      	beq.n	8001812 <HAL_RCC_ClockConfig+0xf2>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 800179c:	4b48      	ldr	r3, [pc, #288]	; (80018c0 <HAL_RCC_ClockConfig+0x1a0>)
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	f003 030c 	and.w	r3, r3, #12
 80017a4:	2b04      	cmp	r3, #4
 80017a6:	d042      	beq.n	800182e <HAL_RCC_ClockConfig+0x10e>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017a8:	f7ff fa66 	bl	8000c78 <HAL_GetTick>
 80017ac:	1b80      	subs	r0, r0, r6
 80017ae:	f241 3388 	movw	r3, #5000	; 0x1388
 80017b2:	4298      	cmp	r0, r3
 80017b4:	d9f2      	bls.n	800179c <HAL_RCC_ClockConfig+0x7c>
            return HAL_TIMEOUT;
 80017b6:	2003      	movs	r0, #3
 80017b8:	bd70      	pop	{r4, r5, r6, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 80017ba:	4a41      	ldr	r2, [pc, #260]	; (80018c0 <HAL_RCC_ClockConfig+0x1a0>)
 80017bc:	6812      	ldr	r2, [r2, #0]
 80017be:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80017c2:	d1db      	bne.n	800177c <HAL_RCC_ClockConfig+0x5c>
          return HAL_ERROR;
 80017c4:	2001      	movs	r0, #1
 80017c6:	bd70      	pop	{r4, r5, r6, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80017c8:	4a3d      	ldr	r2, [pc, #244]	; (80018c0 <HAL_RCC_ClockConfig+0x1a0>)
 80017ca:	6812      	ldr	r2, [r2, #0]
 80017cc:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80017d0:	d1d4      	bne.n	800177c <HAL_RCC_ClockConfig+0x5c>
          return HAL_ERROR;
 80017d2:	2001      	movs	r0, #1
 80017d4:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017d6:	4b3a      	ldr	r3, [pc, #232]	; (80018c0 <HAL_RCC_ClockConfig+0x1a0>)
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	f003 030c 	and.w	r3, r3, #12
 80017de:	2b0c      	cmp	r3, #12
 80017e0:	d025      	beq.n	800182e <HAL_RCC_ClockConfig+0x10e>
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017e2:	f7ff fa49 	bl	8000c78 <HAL_GetTick>
 80017e6:	1b80      	subs	r0, r0, r6
 80017e8:	f241 3388 	movw	r3, #5000	; 0x1388
 80017ec:	4298      	cmp	r0, r3
 80017ee:	d9f2      	bls.n	80017d6 <HAL_RCC_ClockConfig+0xb6>
          return HAL_TIMEOUT;
 80017f0:	2003      	movs	r0, #3
 80017f2:	bd70      	pop	{r4, r5, r6, pc}
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 80017f4:	4b32      	ldr	r3, [pc, #200]	; (80018c0 <HAL_RCC_ClockConfig+0x1a0>)
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	f003 030c 	and.w	r3, r3, #12
 80017fc:	2b08      	cmp	r3, #8
 80017fe:	d016      	beq.n	800182e <HAL_RCC_ClockConfig+0x10e>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001800:	f7ff fa3a 	bl	8000c78 <HAL_GetTick>
 8001804:	1b80      	subs	r0, r0, r6
 8001806:	f241 3388 	movw	r3, #5000	; 0x1388
 800180a:	4298      	cmp	r0, r3
 800180c:	d9f2      	bls.n	80017f4 <HAL_RCC_ClockConfig+0xd4>
            return HAL_TIMEOUT;
 800180e:	2003      	movs	r0, #3
 8001810:	bd70      	pop	{r4, r5, r6, pc}
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8001812:	4b2b      	ldr	r3, [pc, #172]	; (80018c0 <HAL_RCC_ClockConfig+0x1a0>)
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	f013 0f0c 	tst.w	r3, #12
 800181a:	d008      	beq.n	800182e <HAL_RCC_ClockConfig+0x10e>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800181c:	f7ff fa2c 	bl	8000c78 <HAL_GetTick>
 8001820:	1b80      	subs	r0, r0, r6
 8001822:	f241 3388 	movw	r3, #5000	; 0x1388
 8001826:	4298      	cmp	r0, r3
 8001828:	d9f3      	bls.n	8001812 <HAL_RCC_ClockConfig+0xf2>
            return HAL_TIMEOUT;
 800182a:	2003      	movs	r0, #3
 800182c:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800182e:	6823      	ldr	r3, [r4, #0]
 8001830:	f013 0f02 	tst.w	r3, #2
 8001834:	d006      	beq.n	8001844 <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001836:	4a22      	ldr	r2, [pc, #136]	; (80018c0 <HAL_RCC_ClockConfig+0x1a0>)
 8001838:	6893      	ldr	r3, [r2, #8]
 800183a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800183e:	68a1      	ldr	r1, [r4, #8]
 8001840:	430b      	orrs	r3, r1
 8001842:	6093      	str	r3, [r2, #8]
  if(FLatency < READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8001844:	4b1d      	ldr	r3, [pc, #116]	; (80018bc <HAL_RCC_ClockConfig+0x19c>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0307 	and.w	r3, r3, #7
 800184c:	429d      	cmp	r5, r3
 800184e:	d20c      	bcs.n	800186a <HAL_RCC_ClockConfig+0x14a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001850:	4a1a      	ldr	r2, [pc, #104]	; (80018bc <HAL_RCC_ClockConfig+0x19c>)
 8001852:	6813      	ldr	r3, [r2, #0]
 8001854:	f023 0307 	bic.w	r3, r3, #7
 8001858:	432b      	orrs	r3, r5
 800185a:	6013      	str	r3, [r2, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 800185c:	6813      	ldr	r3, [r2, #0]
 800185e:	f003 0307 	and.w	r3, r3, #7
 8001862:	429d      	cmp	r5, r3
 8001864:	d001      	beq.n	800186a <HAL_RCC_ClockConfig+0x14a>
      return HAL_ERROR;
 8001866:	2001      	movs	r0, #1
}
 8001868:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800186a:	6823      	ldr	r3, [r4, #0]
 800186c:	f013 0f04 	tst.w	r3, #4
 8001870:	d006      	beq.n	8001880 <HAL_RCC_ClockConfig+0x160>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001872:	4a13      	ldr	r2, [pc, #76]	; (80018c0 <HAL_RCC_ClockConfig+0x1a0>)
 8001874:	6893      	ldr	r3, [r2, #8]
 8001876:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800187a:	68e1      	ldr	r1, [r4, #12]
 800187c:	430b      	orrs	r3, r1
 800187e:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001880:	6823      	ldr	r3, [r4, #0]
 8001882:	f013 0f08 	tst.w	r3, #8
 8001886:	d007      	beq.n	8001898 <HAL_RCC_ClockConfig+0x178>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001888:	4a0d      	ldr	r2, [pc, #52]	; (80018c0 <HAL_RCC_ClockConfig+0x1a0>)
 800188a:	6893      	ldr	r3, [r2, #8]
 800188c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001890:	6921      	ldr	r1, [r4, #16]
 8001892:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001896:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001898:	f7ff fbdc 	bl	8001054 <HAL_RCC_GetSysClockFreq>
 800189c:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <HAL_RCC_ClockConfig+0x1a0>)
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80018a4:	4a07      	ldr	r2, [pc, #28]	; (80018c4 <HAL_RCC_ClockConfig+0x1a4>)
 80018a6:	5cd3      	ldrb	r3, [r2, r3]
 80018a8:	40d8      	lsrs	r0, r3
 80018aa:	4b07      	ldr	r3, [pc, #28]	; (80018c8 <HAL_RCC_ClockConfig+0x1a8>)
 80018ac:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80018ae:	2000      	movs	r0, #0
 80018b0:	f7ff f9c4 	bl	8000c3c <HAL_InitTick>
  return HAL_OK;
 80018b4:	2000      	movs	r0, #0
 80018b6:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80018b8:	2001      	movs	r0, #1
 80018ba:	bd70      	pop	{r4, r5, r6, pc}
 80018bc:	40022000 	.word	0x40022000
 80018c0:	40021000 	.word	0x40021000
 80018c4:	08001a88 	.word	0x08001a88
 80018c8:	20000038 	.word	0x20000038

080018cc <HAL_RCC_GetHCLKFreq>:
}
 80018cc:	4b01      	ldr	r3, [pc, #4]	; (80018d4 <HAL_RCC_GetHCLKFreq+0x8>)
 80018ce:	6818      	ldr	r0, [r3, #0]
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	20000038 	.word	0x20000038

080018d8 <__libc_init_array>:
 80018d8:	b570      	push	{r4, r5, r6, lr}
 80018da:	4e0d      	ldr	r6, [pc, #52]	; (8001910 <__libc_init_array+0x38>)
 80018dc:	4c0d      	ldr	r4, [pc, #52]	; (8001914 <__libc_init_array+0x3c>)
 80018de:	1ba4      	subs	r4, r4, r6
 80018e0:	10a4      	asrs	r4, r4, #2
 80018e2:	2500      	movs	r5, #0
 80018e4:	42a5      	cmp	r5, r4
 80018e6:	d109      	bne.n	80018fc <__libc_init_array+0x24>
 80018e8:	4e0b      	ldr	r6, [pc, #44]	; (8001918 <__libc_init_array+0x40>)
 80018ea:	4c0c      	ldr	r4, [pc, #48]	; (800191c <__libc_init_array+0x44>)
 80018ec:	f000 f818 	bl	8001920 <_init>
 80018f0:	1ba4      	subs	r4, r4, r6
 80018f2:	10a4      	asrs	r4, r4, #2
 80018f4:	2500      	movs	r5, #0
 80018f6:	42a5      	cmp	r5, r4
 80018f8:	d105      	bne.n	8001906 <__libc_init_array+0x2e>
 80018fa:	bd70      	pop	{r4, r5, r6, pc}
 80018fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001900:	4798      	blx	r3
 8001902:	3501      	adds	r5, #1
 8001904:	e7ee      	b.n	80018e4 <__libc_init_array+0xc>
 8001906:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800190a:	4798      	blx	r3
 800190c:	3501      	adds	r5, #1
 800190e:	e7f2      	b.n	80018f6 <__libc_init_array+0x1e>
 8001910:	08001ac8 	.word	0x08001ac8
 8001914:	08001ac8 	.word	0x08001ac8
 8001918:	08001ac8 	.word	0x08001ac8
 800191c:	08001acc 	.word	0x08001acc

08001920 <_init>:
 8001920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001922:	bf00      	nop
 8001924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001926:	bc08      	pop	{r3}
 8001928:	469e      	mov	lr, r3
 800192a:	4770      	bx	lr

0800192c <_fini>:
 800192c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800192e:	bf00      	nop
 8001930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001932:	bc08      	pop	{r3}
 8001934:	469e      	mov	lr, r3
 8001936:	4770      	bx	lr
