

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Sun Mar 24 17:51:03 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_3 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  6.00 ns|  5.000 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       51|      443|  0.306 us|  2.658 us|   52|  444|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_544  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       50|      442|  25 ~ 221|          -|          -|     2|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     865|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   24|    6777|    4583|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|    2241|    -|
|Register         |        -|    -|    1799|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   24|    8576|    7689|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    3|       3|       5|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+----+-----+------+-----+
    |            Instance            |           Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------+----------------------------+---------+----+-----+------+-----+
    |mul_32s_32s_32_3_1_U2           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U3           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U7           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U8           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U12          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U13          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U17          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U18          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U5   |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U6   |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U10  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U11  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U15  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U16  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U20  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U21  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32s_32ns_32_36_seq_1_U4    |sdiv_32s_32ns_32_36_seq_1   |        0|   0|  394|   238|    0|
    |sdiv_32s_32ns_32_36_seq_1_U9    |sdiv_32s_32ns_32_36_seq_1   |        0|   0|  394|   238|    0|
    |sdiv_32s_32ns_32_36_seq_1_U14   |sdiv_32s_32ns_32_36_seq_1   |        0|   0|  394|   238|    0|
    |sdiv_32s_32ns_32_36_seq_1_U19   |sdiv_32s_32ns_32_36_seq_1   |        0|   0|  394|   238|    0|
    |grp_sqrt_fixed_32_32_s_fu_544   |sqrt_fixed_32_32_s          |        0|   0|  721|  1335|    0|
    +--------------------------------+----------------------------+---------+----+-----+------+-----+
    |Total                           |                            |        0|  24| 6777|  4583|    0|
    +--------------------------------+----------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_722_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln32_2_fu_810_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln32_3_fu_898_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln32_fu_634_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln8_fu_929_p2      |         +|   0|  0|  13|           4|           3|
    |sub_ln23_1_fu_753_p2   |         -|   0|  0|  39|           1|          32|
    |sub_ln23_2_fu_841_p2   |         -|   0|  0|  39|           1|          32|
    |sub_ln23_3_fu_939_p2   |         -|   0|  0|  39|           1|          32|
    |sub_ln23_fu_665_p2     |         -|   0|  0|  39|           1|          32|
    |sub_ln32_1_fu_747_p2   |         -|   0|  0|  39|           1|          32|
    |sub_ln32_2_fu_835_p2   |         -|   0|  0|  39|           1|          32|
    |sub_ln32_3_fu_923_p2   |         -|   0|  0|  39|           1|          32|
    |sub_ln32_fu_659_p2     |         -|   0|  0|  39|           1|          32|
    |sub_ln33_1_fu_727_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln33_2_fu_815_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln33_3_fu_903_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln33_fu_639_p2     |         -|   0|  0|  39|          32|          32|
    |xf_V_1_fu_685_p2       |         -|   0|  0|  39|          32|          32|
    |xf_V_2_fu_773_p2       |         -|   0|  0|  39|          32|          32|
    |xf_V_3_fu_861_p2       |         -|   0|  0|  39|          32|          32|
    |xf_V_fu_597_p2         |         -|   0|  0|  39|          32|          32|
    |icmp_ln21_1_fu_703_p2  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln21_2_fu_791_p2  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln21_3_fu_879_p2  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln21_fu_615_p2    |      icmp|   0|  0|  18|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 865|         524|         771|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+------+-----------+-----+-----------+
    |               Name              |  LUT | Input Size| Bits| Total Bits|
    +---------------------------------+------+-----------+-----+-----------+
    |X1_0_address0                    |    17|          4|    1|          4|
    |X1_0_d0                          |    17|          4|   32|        128|
    |X1_1_address0                    |    17|          4|    1|          4|
    |X1_1_d0                          |    17|          4|   32|        128|
    |X1_2_address0                    |    17|          4|    1|          4|
    |X1_2_d0                          |    17|          4|   32|        128|
    |X1_3_address0                    |    17|          4|    1|          4|
    |X1_3_d0                          |    17|          4|   32|        128|
    |X2_0_address0                    |    17|          4|    1|          4|
    |X2_0_d0                          |    17|          4|   32|        128|
    |X2_1_address0                    |    17|          4|    1|          4|
    |X2_1_d0                          |    17|          4|   32|        128|
    |X2_2_address0                    |    17|          4|    1|          4|
    |X2_2_d0                          |    17|          4|   32|        128|
    |X2_3_address0                    |    17|          4|    1|          4|
    |X2_3_d0                          |    17|          4|   32|        128|
    |ap_NS_fsm                        |  1939|        367|    1|        367|
    |grp_sqrt_fixed_32_32_s_fu_544_x  |    21|          5|   31|        155|
    |i_fu_92                          |     9|          2|    4|          8|
    +---------------------------------+------+-----------+-----+-----------+
    |Total                            |  2241|        438|  300|       1586|
    +---------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------------------+-----+----+-----+-----------+
    |          Name         |  FF | LUT| Bits| Const Bits|
    +-----------------------+-----+----+-----+-----------+
    |C_0_load_reg_1031      |   32|   0|   32|          0|
    |C_1_load_reg_1127      |   32|   0|   32|          0|
    |C_2_load_reg_1223      |   32|   0|   32|          0|
    |C_3_load_reg_1319      |   32|   0|   32|          0|
    |add_ln32_1_reg_1161    |   32|   0|   32|          0|
    |add_ln32_2_reg_1257    |   32|   0|   32|          0|
    |add_ln32_3_reg_1353    |   32|   0|   32|          0|
    |add_ln32_reg_1065      |   32|   0|   32|          0|
    |ap_CS_fsm              |  366|   0|  366|          0|
    |i_fu_92                |    4|   0|    4|          0|
    |icmp_ln21_1_reg_1152   |    1|   0|    1|          0|
    |icmp_ln21_2_reg_1248   |    1|   0|    1|          0|
    |icmp_ln21_3_reg_1344   |    1|   0|    1|          0|
    |icmp_ln21_reg_1056     |    1|   0|    1|          0|
    |mul_ln13_1_reg_1042    |   32|   0|   32|          0|
    |mul_ln13_2_reg_1132    |   32|   0|   32|          0|
    |mul_ln13_3_reg_1138    |   32|   0|   32|          0|
    |mul_ln13_4_reg_1228    |   32|   0|   32|          0|
    |mul_ln13_5_reg_1234    |   32|   0|   32|          0|
    |mul_ln13_6_reg_1324    |   32|   0|   32|          0|
    |mul_ln13_7_reg_1330    |   32|   0|   32|          0|
    |mul_ln13_reg_1036      |   32|   0|   32|          0|
    |reg_549                |   16|   0|   16|          0|
    |sdiv_ln23_1_reg_1106   |   32|   0|   32|          0|
    |sdiv_ln23_2_reg_1298   |   32|   0|   32|          0|
    |sdiv_ln23_3_reg_1379   |   32|   0|   32|          0|
    |sdiv_ln23_reg_1202     |   32|   0|   32|          0|
    |sdiv_ln32_1_reg_1081   |   32|   0|   32|          0|
    |sdiv_ln32_2_reg_1273   |   32|   0|   32|          0|
    |sdiv_ln32_3_reg_1369   |   32|   0|   32|          0|
    |sdiv_ln32_reg_1177     |   32|   0|   32|          0|
    |sdiv_ln33_1_reg_1182   |   32|   0|   32|          0|
    |sdiv_ln33_2_reg_1278   |   32|   0|   32|          0|
    |sdiv_ln33_3_reg_1374   |   32|   0|   32|          0|
    |sdiv_ln33_reg_1086     |   32|   0|   32|          0|
    |sub_ln33_1_reg_1166    |   32|   0|   32|          0|
    |sub_ln33_2_reg_1262    |   32|   0|   32|          0|
    |sub_ln33_3_reg_1358    |   32|   0|   32|          0|
    |sub_ln33_reg_1070      |   32|   0|   32|          0|
    |temp_A_1_reg_1120      |   32|   0|   32|          0|
    |temp_A_2_reg_1216      |   32|   0|   32|          0|
    |temp_A_3_reg_1312      |   32|   0|   32|          0|
    |temp_A_reg_1024        |   32|   0|   32|          0|
    |temp_B_1_reg_1111      |   32|   0|   32|          0|
    |temp_B_2_reg_1207      |   32|   0|   32|          0|
    |temp_B_3_reg_1303      |   32|   0|   32|          0|
    |temp_B_reg_1015        |   32|   0|   32|          0|
    |tmp_34_reg_1052        |    1|   0|    1|          0|
    |tmp_35_reg_1148        |    1|   0|    1|          0|
    |tmp_36_reg_1244        |    1|   0|    1|          0|
    |tmp_37_reg_1340        |    1|   0|    1|          0|
    |trunc_ln13_1_reg_1143  |   31|   0|   31|          0|
    |trunc_ln13_2_reg_1239  |   31|   0|   31|          0|
    |trunc_ln13_3_reg_1335  |   31|   0|   31|          0|
    |trunc_ln13_reg_1047    |   31|   0|   31|          0|
    |zext_ln9_reg_959       |    1|   0|   64|         63|
    +-----------------------+-----+----+-----+-----------+
    |Total                  | 1799|   0| 1862|         63|
    +-----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|A_0_address0       |  out|    1|   ap_memory|           A_0|         array|
|A_0_ce0            |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0             |   in|   32|   ap_memory|           A_0|         array|
|A_1_address0       |  out|    1|   ap_memory|           A_1|         array|
|A_1_ce0            |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0             |   in|   32|   ap_memory|           A_1|         array|
|A_2_address0       |  out|    1|   ap_memory|           A_2|         array|
|A_2_ce0            |  out|    1|   ap_memory|           A_2|         array|
|A_2_q0             |   in|   32|   ap_memory|           A_2|         array|
|A_3_address0       |  out|    1|   ap_memory|           A_3|         array|
|A_3_ce0            |  out|    1|   ap_memory|           A_3|         array|
|A_3_q0             |   in|   32|   ap_memory|           A_3|         array|
|B_0_address0       |  out|    1|   ap_memory|           B_0|         array|
|B_0_ce0            |  out|    1|   ap_memory|           B_0|         array|
|B_0_q0             |   in|   32|   ap_memory|           B_0|         array|
|B_1_address0       |  out|    1|   ap_memory|           B_1|         array|
|B_1_ce0            |  out|    1|   ap_memory|           B_1|         array|
|B_1_q0             |   in|   32|   ap_memory|           B_1|         array|
|B_2_address0       |  out|    1|   ap_memory|           B_2|         array|
|B_2_ce0            |  out|    1|   ap_memory|           B_2|         array|
|B_2_q0             |   in|   32|   ap_memory|           B_2|         array|
|B_3_address0       |  out|    1|   ap_memory|           B_3|         array|
|B_3_ce0            |  out|    1|   ap_memory|           B_3|         array|
|B_3_q0             |   in|   32|   ap_memory|           B_3|         array|
|C_0_address0       |  out|    1|   ap_memory|           C_0|         array|
|C_0_ce0            |  out|    1|   ap_memory|           C_0|         array|
|C_0_q0             |   in|   32|   ap_memory|           C_0|         array|
|C_1_address0       |  out|    1|   ap_memory|           C_1|         array|
|C_1_ce0            |  out|    1|   ap_memory|           C_1|         array|
|C_1_q0             |   in|   32|   ap_memory|           C_1|         array|
|C_2_address0       |  out|    1|   ap_memory|           C_2|         array|
|C_2_ce0            |  out|    1|   ap_memory|           C_2|         array|
|C_2_q0             |   in|   32|   ap_memory|           C_2|         array|
|C_3_address0       |  out|    1|   ap_memory|           C_3|         array|
|C_3_ce0            |  out|    1|   ap_memory|           C_3|         array|
|C_3_q0             |   in|   32|   ap_memory|           C_3|         array|
|X1_0_address0      |  out|    1|   ap_memory|          X1_0|         array|
|X1_0_ce0           |  out|    1|   ap_memory|          X1_0|         array|
|X1_0_we0           |  out|    1|   ap_memory|          X1_0|         array|
|X1_0_d0            |  out|   32|   ap_memory|          X1_0|         array|
|X1_1_address0      |  out|    1|   ap_memory|          X1_1|         array|
|X1_1_ce0           |  out|    1|   ap_memory|          X1_1|         array|
|X1_1_we0           |  out|    1|   ap_memory|          X1_1|         array|
|X1_1_d0            |  out|   32|   ap_memory|          X1_1|         array|
|X1_2_address0      |  out|    1|   ap_memory|          X1_2|         array|
|X1_2_ce0           |  out|    1|   ap_memory|          X1_2|         array|
|X1_2_we0           |  out|    1|   ap_memory|          X1_2|         array|
|X1_2_d0            |  out|   32|   ap_memory|          X1_2|         array|
|X1_3_address0      |  out|    1|   ap_memory|          X1_3|         array|
|X1_3_ce0           |  out|    1|   ap_memory|          X1_3|         array|
|X1_3_we0           |  out|    1|   ap_memory|          X1_3|         array|
|X1_3_d0            |  out|   32|   ap_memory|          X1_3|         array|
|X2_0_address0      |  out|    1|   ap_memory|          X2_0|         array|
|X2_0_ce0           |  out|    1|   ap_memory|          X2_0|         array|
|X2_0_we0           |  out|    1|   ap_memory|          X2_0|         array|
|X2_0_d0            |  out|   32|   ap_memory|          X2_0|         array|
|X2_1_address0      |  out|    1|   ap_memory|          X2_1|         array|
|X2_1_ce0           |  out|    1|   ap_memory|          X2_1|         array|
|X2_1_we0           |  out|    1|   ap_memory|          X2_1|         array|
|X2_1_d0            |  out|   32|   ap_memory|          X2_1|         array|
|X2_2_address0      |  out|    1|   ap_memory|          X2_2|         array|
|X2_2_ce0           |  out|    1|   ap_memory|          X2_2|         array|
|X2_2_we0           |  out|    1|   ap_memory|          X2_2|         array|
|X2_2_d0            |  out|   32|   ap_memory|          X2_2|         array|
|X2_3_address0      |  out|    1|   ap_memory|          X2_3|         array|
|X2_3_ce0           |  out|    1|   ap_memory|          X2_3|         array|
|X2_3_we0           |  out|    1|   ap_memory|          X2_3|         array|
|X2_3_d0            |  out|   32|   ap_memory|          X2_3|         array|
|D_0_address0       |  out|    1|   ap_memory|           D_0|         array|
|D_0_ce0            |  out|    1|   ap_memory|           D_0|         array|
|D_0_we0            |  out|    1|   ap_memory|           D_0|         array|
|D_0_d0             |  out|   32|   ap_memory|           D_0|         array|
|D_1_address0       |  out|    1|   ap_memory|           D_1|         array|
|D_1_ce0            |  out|    1|   ap_memory|           D_1|         array|
|D_1_we0            |  out|    1|   ap_memory|           D_1|         array|
|D_1_d0             |  out|   32|   ap_memory|           D_1|         array|
|D_2_address0       |  out|    1|   ap_memory|           D_2|         array|
|D_2_ce0            |  out|    1|   ap_memory|           D_2|         array|
|D_2_we0            |  out|    1|   ap_memory|           D_2|         array|
|D_2_d0             |  out|   32|   ap_memory|           D_2|         array|
|D_3_address0       |  out|    1|   ap_memory|           D_3|         array|
|D_3_ce0            |  out|    1|   ap_memory|           D_3|         array|
|D_3_we0            |  out|    1|   ap_memory|           D_3|         array|
|D_3_d0             |  out|   32|   ap_memory|           D_3|         array|
+-------------------+-----+-----+------------+--------------+--------------+

