#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jun 14 18:20:55 2018
# Process ID: 4740
# Log file: C:/Users/Administrator/Desktop/shudian2/LAB_5/vivado.log
# Journal file: C:/Users/Administrator/Desktop/shudian2/LAB_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/fanjunchao/Desktop/shudian2/LAB_5' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 744.633 ; gain = 162.051
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab5tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab5tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab5tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 50fded62b3024a6bbc464c441edb6738 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5tb_behav xil_defaultlib.lab5tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port led [C:/Users/Administrator/Desktop/shudian2/lab5.v:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/shudian2/lab5.v" Line 3. Module lab5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/shudian2/lab4.v" Line 3. Module lab4(min=4'b010,max=4'b1001) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/shudian2/lab5.v" Line 3. Module lab5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/shudian2/lab4.v" Line 3. Module lab4(min=4'b010,max=4'b1001) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab4(min=4'b010,max=4'b1001)
Compiling module xil_defaultlib.lab5
Compiling module xil_defaultlib.lab5tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab5tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/xsim.dir/lab5tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/xsim.dir/lab5tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 14 18:31:07 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 14 18:31:07 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 747.406 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5tb_behav -key {Behavioral:sim_1:Functional:lab5tb} -tclbatch {lab5tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source lab5tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 747.500 ; gain = 0.094
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab5tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab5tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab5tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 50fded62b3024a6bbc464c441edb6738 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5tb_behav xil_defaultlib.lab5tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port led [C:/Users/Administrator/Desktop/shudian2/lab5.v:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/shudian2/lab5.v" Line 3. Module lab5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/shudian2/lab4.v" Line 3. Module lab4(min=4'b010,max=4'b1001) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/shudian2/lab5.v" Line 3. Module lab5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/shudian2/lab4.v" Line 3. Module lab4(min=4'b010,max=4'b1001) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab4(min=4'b010,max=4'b1001)
Compiling module xil_defaultlib.lab5
Compiling module xil_defaultlib.lab5tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab5tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/xsim.dir/lab5tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/xsim.dir/lab5tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 14 18:35:13 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 14 18:35:13 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5tb_behav -key {Behavioral:sim_1:Functional:lab5tb} -tclbatch {lab5tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source lab5tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 791.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab5tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab5tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab5tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 50fded62b3024a6bbc464c441edb6738 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5tb_behav xil_defaultlib.lab5tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port led [C:/Users/Administrator/Desktop/shudian2/lab5.v:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/shudian2/lab5.v" Line 3. Module lab5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/shudian2/lab4.v" Line 3. Module lab4(min=4'b010,max=4'b1001) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/shudian2/lab5.v" Line 3. Module lab5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/shudian2/lab4.v" Line 3. Module lab4(min=4'b010,max=4'b1001) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab4(min=4'b010,max=4'b1001)
Compiling module xil_defaultlib.lab5
Compiling module xil_defaultlib.lab5tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab5tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/xsim.dir/lab5tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/xsim.dir/lab5tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 14 18:35:48 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 14 18:35:48 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5tb_behav -key {Behavioral:sim_1:Functional:lab5tb} -tclbatch {lab5tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source lab5tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 791.965 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jun 14 18:38:01 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.runs/synth_1/runme.log
[Thu Jun 14 18:38:01 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jun 14 18:46:57 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.runs/synth_1/runme.log
[Thu Jun 14 18:46:57 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jun 14 18:49:33 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.runs/synth_1/runme.log
[Thu Jun 14 18:49:33 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 14 18:51:16 2018...
