# Module-clara

## Overview

- **Role**: Network processor module
- **Core Processor**: [diad-clara](../../processors/clara/clara.md)
- **Base Unit**: [unit-ada](../../units/ada/ada.md)
- **Interconnect**: [enid](../../interfaces/enid/enid.md)

## Features

- Packet handling for online multiplayer
- Lightweight protocol stack
- RJ45-like physical interface

## Architecture

- [diad-clara processor](../../processors/clara/clara.md)
- SDRAM

## Prototype 1 Parameters

- FPGA: ULX3S (dedicated board)
- Clock: 25 MHz (TBD)

## Roadmap

- Support higher link speeds
- Custom low-latency game protocols
