0.6
2019.1
May 24 2019
14:51:52
/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab1/half_adder_t2/half_adder_t2.srcs/sim_1/new/tb_half_adder_t2.sv,1731409370,systemVerilog,,,,tb_half_adder_t2,,,,,,,,
/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab1/lab1_task3_project/lab1_task3_project.srcs/sources_1/new/half_adder_t2.sv,1731402888,systemVerilog,,/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab1/half_adder_t2/half_adder_t2.srcs/sim_1/new/tb_half_adder_t2.sv,,half_adder_t2,,,,,,,,
/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab2/cx-203-lab2-t2/cx-203-lab2-t2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
