Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 19 15:49:06 2020
| Host         : Tony-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file three_by_three_bit_multiplier_timing_summary_routed.rpt -pb three_by_three_bit_multiplier_timing_summary_routed.pb -rpx three_by_three_bit_multiplier_timing_summary_routed.rpx -warn_on_violation
| Design       : three_by_three_bit_multiplier
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.097        0.000                      0                   26        0.310        0.000                      0                   26        4.500        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.097        0.000                      0                   26        0.310        0.000                      0                   26        4.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 cnt_done_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.856ns (24.048%)  route 2.704ns (75.952%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 14.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.466 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.638     5.104    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.560 r  cnt_done_reg[0]/Q
                         net (fo=6, routed)           0.826     6.386    cnt_done_reg_n_0_[0]
    SLICE_X0Y5           LUT5 (Prop_lut5_I1_O)        0.124     6.510 r  product[2]_i_3/O
                         net (fo=6, routed)           0.329     6.839    product[2]_i_3_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I4_O)        0.124     6.963 r  product[5]_i_3/O
                         net (fo=2, routed)           0.966     7.929    product[5]_i_3_n_0
    SLICE_X0Y3           LUT3 (Prop_lut3_I1_O)        0.152     8.081 r  product[4]_i_1/O
                         net (fo=2, routed)           0.583     8.664    product[4]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  product_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.386    11.386 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.519    14.659    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  product_reg[4]/C
                         clock pessimism              0.420    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)       -0.283    14.761    product_reg[4]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 cnt_done_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.828ns (23.147%)  route 2.749ns (76.853%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 14.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.466 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.638     5.104    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.560 r  cnt_done_reg[0]/Q
                         net (fo=6, routed)           0.826     6.386    cnt_done_reg_n_0_[0]
    SLICE_X0Y5           LUT5 (Prop_lut5_I1_O)        0.124     6.510 f  product[2]_i_3/O
                         net (fo=6, routed)           0.441     6.951    product[2]_i_3_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I1_O)        0.124     7.075 r  product[3]_i_2/O
                         net (fo=1, routed)           0.670     7.745    product[3]_i_2_n_0
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.124     7.869 r  product[3]_i_1/O
                         net (fo=2, routed)           0.812     8.681    product[3]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  product_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.386    11.386 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.519    14.659    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  product_reg[3]/C
                         clock pessimism              0.420    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)       -0.067    14.977    product_reg[3]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 cnt_done_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.856ns (25.398%)  route 2.514ns (74.602%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 14.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.466 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.638     5.104    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.560 r  cnt_done_reg[0]/Q
                         net (fo=6, routed)           0.826     6.386    cnt_done_reg_n_0_[0]
    SLICE_X0Y5           LUT5 (Prop_lut5_I1_O)        0.124     6.510 r  product[2]_i_3/O
                         net (fo=6, routed)           0.329     6.839    product[2]_i_3_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I4_O)        0.124     6.963 r  product[5]_i_3/O
                         net (fo=2, routed)           0.966     7.929    product[5]_i_3_n_0
    SLICE_X0Y3           LUT3 (Prop_lut3_I1_O)        0.152     8.081 r  product[4]_i_1/O
                         net (fo=2, routed)           0.394     8.474    product[4]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  product_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.386    11.386 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.519    14.659    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  product_reg[4]_lopt_replica/C
                         clock pessimism              0.420    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)       -0.263    14.781    product_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 cnt_done_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.828ns (24.398%)  route 2.566ns (75.602%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 14.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.466 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.638     5.104    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.560 r  cnt_done_reg[0]/Q
                         net (fo=6, routed)           0.826     6.386    cnt_done_reg_n_0_[0]
    SLICE_X0Y5           LUT5 (Prop_lut5_I1_O)        0.124     6.510 f  product[2]_i_3/O
                         net (fo=6, routed)           0.441     6.951    product[2]_i_3_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I1_O)        0.124     7.075 r  product[3]_i_2/O
                         net (fo=1, routed)           0.670     7.745    product[3]_i_2_n_0
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.124     7.869 r  product[3]_i_1/O
                         net (fo=2, routed)           0.629     8.498    product[3]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  product_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.386    11.386 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.519    14.659    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  product_reg[3]_lopt_replica/C
                         clock pessimism              0.420    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)       -0.067    14.977    product_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 cnt_done_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 1.024ns (31.099%)  route 2.269ns (68.901%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 14.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.466 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.638     5.104    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.560 r  cnt_done_reg[0]/Q
                         net (fo=6, routed)           0.826     6.386    cnt_done_reg_n_0_[0]
    SLICE_X0Y5           LUT5 (Prop_lut5_I1_O)        0.124     6.510 f  product[2]_i_3/O
                         net (fo=6, routed)           0.441     6.951    product[2]_i_3_n_0
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.118     7.069 r  product[2]_i_2/O
                         net (fo=1, routed)           0.154     7.223    product[2]_i_2_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.326     7.549 r  product[2]_i_1/O
                         net (fo=2, routed)           0.847     8.397    product[2]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  product_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.386    11.386 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.519    14.659    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  product_reg[2]_lopt_replica/C
                         clock pessimism              0.420    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.058    14.986    product_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 cnt_done_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.828ns (25.231%)  route 2.454ns (74.769%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 14.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.466 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.638     5.104    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.560 r  cnt_done_reg[0]/Q
                         net (fo=6, routed)           0.826     6.386    cnt_done_reg_n_0_[0]
    SLICE_X0Y5           LUT5 (Prop_lut5_I1_O)        0.124     6.510 r  product[2]_i_3/O
                         net (fo=6, routed)           0.329     6.839    product[2]_i_3_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I4_O)        0.124     6.963 r  product[5]_i_3/O
                         net (fo=2, routed)           0.966     7.929    product[5]_i_3_n_0
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.124     8.053 r  product[5]_i_2/O
                         net (fo=1, routed)           0.333     8.386    product[5]_i_2_n_0
    SLICE_X0Y3           FDRE                                         r  product_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.386    11.386 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.519    14.659    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  product_reg[5]/C
                         clock pessimism              0.420    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)       -0.058    14.986    product_reg[5]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.775ns  (required time - arrival time)
  Source:                 cnt_done_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 1.024ns (32.995%)  route 2.079ns (67.005%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 14.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.466 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.638     5.104    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.560 r  cnt_done_reg[0]/Q
                         net (fo=6, routed)           0.826     6.386    cnt_done_reg_n_0_[0]
    SLICE_X0Y5           LUT5 (Prop_lut5_I1_O)        0.124     6.510 f  product[2]_i_3/O
                         net (fo=6, routed)           0.441     6.951    product[2]_i_3_n_0
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.118     7.069 r  product[2]_i_2/O
                         net (fo=1, routed)           0.154     7.223    product[2]_i_2_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.326     7.549 r  product[2]_i_1/O
                         net (fo=2, routed)           0.658     8.208    product[2]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  product_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.386    11.386 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.519    14.659    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  product_reg[2]/C
                         clock pessimism              0.420    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.061    14.983    product_reg[2]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  6.775    

Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 cnt_done_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.704ns (23.829%)  route 2.250ns (76.171%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 14.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.466 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.638     5.104    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.560 r  cnt_done_reg[0]/Q
                         net (fo=6, routed)           0.826     6.386    cnt_done_reg_n_0_[0]
    SLICE_X0Y5           LUT5 (Prop_lut5_I1_O)        0.124     6.510 r  product[2]_i_3/O
                         net (fo=6, routed)           0.678     7.188    product[2]_i_3_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     7.312 r  product[0]_i_1/O
                         net (fo=2, routed)           0.746     8.058    product[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  product_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.386    11.386 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.519    14.659    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  product_reg[0]/C
                         clock pessimism              0.420    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.067    14.977    product_reg[0]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  6.918    

Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 cnt_done_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.704ns (25.407%)  route 2.067ns (74.593%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 14.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.466 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.638     5.104    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.560 r  cnt_done_reg[0]/Q
                         net (fo=6, routed)           0.826     6.386    cnt_done_reg_n_0_[0]
    SLICE_X0Y5           LUT5 (Prop_lut5_I1_O)        0.124     6.510 r  product[2]_i_3/O
                         net (fo=6, routed)           0.678     7.188    product[2]_i_3_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     7.312 r  product[0]_i_1/O
                         net (fo=2, routed)           0.563     7.875    product[0]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  product_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.386    11.386 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.519    14.659    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  product_reg[0]_lopt_replica/C
                         clock pessimism              0.420    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.067    14.977    product_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  7.102    

Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 cnt_done_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.704ns (26.590%)  route 1.944ns (73.410%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 14.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.466 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.638     5.104    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.560 r  cnt_done_reg[0]/Q
                         net (fo=6, routed)           0.826     6.386    cnt_done_reg_n_0_[0]
    SLICE_X0Y5           LUT5 (Prop_lut5_I1_O)        0.124     6.510 r  product[2]_i_3/O
                         net (fo=6, routed)           0.315     6.825    product[2]_i_3_n_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I3_O)        0.124     6.949 r  product[1]_i_1/O
                         net (fo=2, routed)           0.802     7.752    product[1]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  product_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.386    11.386 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.519    14.659    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  product_reg[1]/C
                         clock pessimism              0.420    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.081    14.963    product_reg[1]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                  7.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 product_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.095%)  route 0.209ns (52.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.794     1.018    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.044 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.595     1.638    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  product_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.779 r  product_reg[3]/Q
                         net (fo=2, routed)           0.097     1.876    product_OBUF[3]
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.045     1.921 r  product[5]_i_2/O
                         net (fo=1, routed)           0.112     2.033    product[5]_i_2_n_0
    SLICE_X0Y3           FDRE                                         r  product_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.323    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.866     2.218    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  product_reg[5]/C
                         clock pessimism             -0.567     1.651    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.072     1.723    product_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 cnt_done_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_done_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.185ns (43.231%)  route 0.243ns (56.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.794     1.018    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.044 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.595     1.638    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.779 f  cnt_done_reg[2]/Q
                         net (fo=5, routed)           0.243     2.022    cnt_done_reg_n_0_[2]
    SLICE_X0Y5           LUT5 (Prop_lut5_I2_O)        0.044     2.066 r  cnt_done[1]_i_1/O
                         net (fo=1, routed)           0.000     2.066    cnt_done[1]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.323    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.866     2.218    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[1]/C
                         clock pessimism             -0.580     1.638    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.107     1.745    cnt_done_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 cnt_done_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.184ns (42.729%)  route 0.247ns (57.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.794     1.018    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.044 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.595     1.638    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.779 r  cnt_done_reg[2]/Q
                         net (fo=5, routed)           0.247     2.026    cnt_done_reg_n_0_[2]
    SLICE_X0Y5           LUT5 (Prop_lut5_I4_O)        0.043     2.069 r  done_i_1/O
                         net (fo=1, routed)           0.000     2.069    done_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.323    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.866     2.218    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  done_reg/C
                         clock pessimism             -0.580     1.638    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.107     1.745    done_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 cnt_done_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_done_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.227ns (52.952%)  route 0.202ns (47.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.794     1.018    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.044 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.595     1.638    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.128     1.766 r  cnt_done_reg[1]/Q
                         net (fo=6, routed)           0.202     1.968    cnt_done_reg_n_0_[1]
    SLICE_X0Y5           LUT5 (Prop_lut5_I1_O)        0.099     2.067 r  cnt_done[2]_i_1/O
                         net (fo=1, routed)           0.000     2.067    cnt_done[2]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.323    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.866     2.218    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[2]/C
                         clock pessimism             -0.580     1.638    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.092     1.730    cnt_done_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 cnt_done_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_done_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.227ns (53.076%)  route 0.201ns (46.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.794     1.018    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.044 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.595     1.638    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.128     1.766 r  cnt_done_reg[1]/Q
                         net (fo=6, routed)           0.201     1.967    cnt_done_reg_n_0_[1]
    SLICE_X0Y5           LUT5 (Prop_lut5_I1_O)        0.099     2.066 r  cnt_done[0]_i_1/O
                         net (fo=1, routed)           0.000     2.066    cnt_done[0]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.323    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.866     2.218    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cnt_done_reg[0]/C
                         clock pessimism             -0.580     1.638    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.091     1.729    cnt_done_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 product_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.189ns (45.373%)  route 0.228ns (54.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.794     1.018    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.044 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.595     1.638    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  product_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.779 r  product_reg[3]/Q
                         net (fo=2, routed)           0.097     1.876    product_OBUF[3]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.048     1.924 r  product[4]_i_1/O
                         net (fo=2, routed)           0.131     2.055    product[4]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  product_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.323    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.866     2.218    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  product_reg[4]_lopt_replica/C
                         clock pessimism             -0.567     1.651    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.008     1.659    product_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 product_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.641%)  route 0.308ns (62.359%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.794     1.018    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.044 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.595     1.638    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  product_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.779 r  product_reg[0]/Q
                         net (fo=4, routed)           0.109     1.888    product_OBUF[0]
    SLICE_X0Y6           LUT5 (Prop_lut5_I2_O)        0.045     1.933 r  product[1]_i_1/O
                         net (fo=2, routed)           0.199     2.133    product[1]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  product_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.323    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.866     2.218    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  product_reg[1]_lopt_replica/C
                         clock pessimism             -0.567     1.651    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.066     1.717    product_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 product_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.189ns (39.638%)  route 0.288ns (60.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.794     1.018    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.044 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.595     1.638    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  product_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.779 r  product_reg[3]/Q
                         net (fo=2, routed)           0.097     1.876    product_OBUF[3]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.048     1.924 r  product[4]_i_1/O
                         net (fo=2, routed)           0.191     2.115    product[4]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  product_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.323    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.866     2.218    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  product_reg[4]/C
                         clock pessimism             -0.567     1.651    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.004     1.655    product_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 product_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.549%)  route 0.368ns (66.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.794     1.018    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.044 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.595     1.638    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  product_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.779 r  product_reg[0]/Q
                         net (fo=4, routed)           0.109     1.888    product_OBUF[0]
    SLICE_X0Y6           LUT5 (Prop_lut5_I2_O)        0.045     1.933 r  product[1]_i_1/O
                         net (fo=2, routed)           0.259     2.193    product[1]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  product_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.323    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.866     2.218    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  product_reg[1]/C
                         clock pessimism             -0.580     1.638    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.066     1.704    product_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 product_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.186ns (28.320%)  route 0.471ns (71.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.794     1.018    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.044 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.595     1.638    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  product_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.779 r  product_reg[2]/Q
                         net (fo=2, routed)           0.231     2.011    product_OBUF[2]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.045     2.056 r  product[3]_i_1/O
                         net (fo=2, routed)           0.240     2.295    product[3]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  product_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.323    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.866     2.218    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  product_reg[3]_lopt_replica/C
                         clock pessimism             -0.564     1.654    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.070     1.724    product_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.571    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     cnt_done_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     cnt_done_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     cnt_done_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y6     product_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     product_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y6     product_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     product_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y6     product_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     cnt_done_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     cnt_done_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     cnt_done_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     product_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     product_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     product_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     product_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     product_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     product_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     cnt_done_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     cnt_done_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     cnt_done_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     product_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     product_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     product_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     product_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     product_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     product_reg[2]_lopt_replica/C



