# Cornell CS 3410 Project 4: RISC-V Interpreter

Implemented an RISC-V ISA assembly language interpreter, including arithmetic, memory, and immediate operations.
Simulated byte-addressed memory using a hashtable.
