create libxil.a
addlib /home/user8/workspace_semicon/verilog/soc2024_2/platform_dht11/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/uartlite/src/libuartlite.a
save
end
