#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xed93a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf28050 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xed76d0 .functor NOT 1, L_0xf52230, C4<0>, C4<0>, C4<0>;
L_0xf51f40 .functor XOR 8, L_0xf51ce0, L_0xf51ea0, C4<00000000>, C4<00000000>;
L_0xf52120 .functor XOR 8, L_0xf51f40, L_0xf52050, C4<00000000>, C4<00000000>;
v0xf4f8c0_0 .net *"_ivl_10", 7 0, L_0xf52050;  1 drivers
v0xf4f9c0_0 .net *"_ivl_12", 7 0, L_0xf52120;  1 drivers
v0xf4faa0_0 .net *"_ivl_2", 7 0, L_0xf51c40;  1 drivers
v0xf4fb60_0 .net *"_ivl_4", 7 0, L_0xf51ce0;  1 drivers
v0xf4fc40_0 .net *"_ivl_6", 7 0, L_0xf51ea0;  1 drivers
v0xf4fd70_0 .net *"_ivl_8", 7 0, L_0xf51f40;  1 drivers
v0xf4fe50_0 .net "areset", 0 0, L_0xed7ae0;  1 drivers
v0xf4fef0_0 .var "clk", 0 0;
v0xf4ff90_0 .net "predict_history_dut", 6 0, v0xf4ea90_0;  1 drivers
v0xf500e0_0 .net "predict_history_ref", 6 0, L_0xf51ab0;  1 drivers
v0xf50180_0 .net "predict_pc", 6 0, L_0xf50d40;  1 drivers
v0xf50220_0 .net "predict_taken_dut", 0 0, v0xf4edb0_0;  1 drivers
v0xf502c0_0 .net "predict_taken_ref", 0 0, L_0xf518f0;  1 drivers
v0xf50360_0 .net "predict_valid", 0 0, v0xf4be70_0;  1 drivers
v0xf50400_0 .var/2u "stats1", 223 0;
v0xf504a0_0 .var/2u "strobe", 0 0;
v0xf50560_0 .net "tb_match", 0 0, L_0xf52230;  1 drivers
v0xf50710_0 .net "tb_mismatch", 0 0, L_0xed76d0;  1 drivers
v0xf507b0_0 .net "train_history", 6 0, L_0xf512f0;  1 drivers
v0xf50870_0 .net "train_mispredicted", 0 0, L_0xf51190;  1 drivers
v0xf50910_0 .net "train_pc", 6 0, L_0xf51480;  1 drivers
v0xf509d0_0 .net "train_taken", 0 0, L_0xf50f70;  1 drivers
v0xf50a70_0 .net "train_valid", 0 0, v0xf4c7f0_0;  1 drivers
v0xf50b10_0 .net "wavedrom_enable", 0 0, v0xf4c8c0_0;  1 drivers
v0xf50bb0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xf4c960_0;  1 drivers
v0xf50c50_0 .net "wavedrom_title", 511 0, v0xf4ca40_0;  1 drivers
L_0xf51c40 .concat [ 7 1 0 0], L_0xf51ab0, L_0xf518f0;
L_0xf51ce0 .concat [ 7 1 0 0], L_0xf51ab0, L_0xf518f0;
L_0xf51ea0 .concat [ 7 1 0 0], v0xf4ea90_0, v0xf4edb0_0;
L_0xf52050 .concat [ 7 1 0 0], L_0xf51ab0, L_0xf518f0;
L_0xf52230 .cmp/eeq 8, L_0xf51c40, L_0xf52120;
S_0xf1d6a0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xf28050;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xed6a50 .param/l "LNT" 0 3 22, C4<01>;
P_0xed6a90 .param/l "LT" 0 3 22, C4<10>;
P_0xed6ad0 .param/l "SNT" 0 3 22, C4<00>;
P_0xed6b10 .param/l "ST" 0 3 22, C4<11>;
P_0xed6b50 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xed7fc0 .functor XOR 7, v0xf4a010_0, L_0xf50d40, C4<0000000>, C4<0000000>;
L_0xf03b50 .functor XOR 7, L_0xf512f0, L_0xf51480, C4<0000000>, C4<0000000>;
v0xf168e0_0 .net *"_ivl_11", 0 0, L_0xf51800;  1 drivers
L_0x7fd2799f31c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf16bb0_0 .net *"_ivl_12", 0 0, L_0x7fd2799f31c8;  1 drivers
L_0x7fd2799f3210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xed7740_0 .net *"_ivl_16", 6 0, L_0x7fd2799f3210;  1 drivers
v0xed7980_0 .net *"_ivl_4", 1 0, L_0xf51610;  1 drivers
v0xed7b50_0 .net *"_ivl_6", 8 0, L_0xf51710;  1 drivers
L_0x7fd2799f3180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xed80b0_0 .net *"_ivl_9", 1 0, L_0x7fd2799f3180;  1 drivers
v0xf49cf0_0 .net "areset", 0 0, L_0xed7ae0;  alias, 1 drivers
v0xf49db0_0 .net "clk", 0 0, v0xf4fef0_0;  1 drivers
v0xf49e70 .array "pht", 0 127, 1 0;
v0xf49f30_0 .net "predict_history", 6 0, L_0xf51ab0;  alias, 1 drivers
v0xf4a010_0 .var "predict_history_r", 6 0;
v0xf4a0f0_0 .net "predict_index", 6 0, L_0xed7fc0;  1 drivers
v0xf4a1d0_0 .net "predict_pc", 6 0, L_0xf50d40;  alias, 1 drivers
v0xf4a2b0_0 .net "predict_taken", 0 0, L_0xf518f0;  alias, 1 drivers
v0xf4a370_0 .net "predict_valid", 0 0, v0xf4be70_0;  alias, 1 drivers
v0xf4a430_0 .net "train_history", 6 0, L_0xf512f0;  alias, 1 drivers
v0xf4a510_0 .net "train_index", 6 0, L_0xf03b50;  1 drivers
v0xf4a5f0_0 .net "train_mispredicted", 0 0, L_0xf51190;  alias, 1 drivers
v0xf4a6b0_0 .net "train_pc", 6 0, L_0xf51480;  alias, 1 drivers
v0xf4a790_0 .net "train_taken", 0 0, L_0xf50f70;  alias, 1 drivers
v0xf4a850_0 .net "train_valid", 0 0, v0xf4c7f0_0;  alias, 1 drivers
E_0xee93e0 .event posedge, v0xf49cf0_0, v0xf49db0_0;
L_0xf51610 .array/port v0xf49e70, L_0xf51710;
L_0xf51710 .concat [ 7 2 0 0], L_0xed7fc0, L_0x7fd2799f3180;
L_0xf51800 .part L_0xf51610, 1, 1;
L_0xf518f0 .functor MUXZ 1, L_0x7fd2799f31c8, L_0xf51800, v0xf4be70_0, C4<>;
L_0xf51ab0 .functor MUXZ 7, L_0x7fd2799f3210, v0xf4a010_0, v0xf4be70_0, C4<>;
S_0xedabd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0xf1d6a0;
 .timescale -12 -12;
v0xf164c0_0 .var/i "i", 31 0;
S_0xf4aa70 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xf28050;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xf4ac20 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xed7ae0 .functor BUFZ 1, v0xf4bf40_0, C4<0>, C4<0>, C4<0>;
L_0x7fd2799f30a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf4b700_0 .net *"_ivl_10", 0 0, L_0x7fd2799f30a8;  1 drivers
L_0x7fd2799f30f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xf4b7e0_0 .net *"_ivl_14", 6 0, L_0x7fd2799f30f0;  1 drivers
L_0x7fd2799f3138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xf4b8c0_0 .net *"_ivl_18", 6 0, L_0x7fd2799f3138;  1 drivers
L_0x7fd2799f3018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xf4b980_0 .net *"_ivl_2", 6 0, L_0x7fd2799f3018;  1 drivers
L_0x7fd2799f3060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf4ba60_0 .net *"_ivl_6", 0 0, L_0x7fd2799f3060;  1 drivers
v0xf4bb90_0 .net "areset", 0 0, L_0xed7ae0;  alias, 1 drivers
v0xf4bc30_0 .net "clk", 0 0, v0xf4fef0_0;  alias, 1 drivers
v0xf4bd00_0 .net "predict_pc", 6 0, L_0xf50d40;  alias, 1 drivers
v0xf4bdd0_0 .var "predict_pc_r", 6 0;
v0xf4be70_0 .var "predict_valid", 0 0;
v0xf4bf40_0 .var "reset", 0 0;
v0xf4bfe0_0 .net "tb_match", 0 0, L_0xf52230;  alias, 1 drivers
v0xf4c0a0_0 .net "train_history", 6 0, L_0xf512f0;  alias, 1 drivers
v0xf4c190_0 .var "train_history_r", 6 0;
v0xf4c250_0 .net "train_mispredicted", 0 0, L_0xf51190;  alias, 1 drivers
v0xf4c320_0 .var "train_mispredicted_r", 0 0;
v0xf4c3c0_0 .net "train_pc", 6 0, L_0xf51480;  alias, 1 drivers
v0xf4c5c0_0 .var "train_pc_r", 6 0;
v0xf4c680_0 .net "train_taken", 0 0, L_0xf50f70;  alias, 1 drivers
v0xf4c750_0 .var "train_taken_r", 0 0;
v0xf4c7f0_0 .var "train_valid", 0 0;
v0xf4c8c0_0 .var "wavedrom_enable", 0 0;
v0xf4c960_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xf4ca40_0 .var "wavedrom_title", 511 0;
E_0xee8880/0 .event negedge, v0xf49db0_0;
E_0xee8880/1 .event posedge, v0xf49db0_0;
E_0xee8880 .event/or E_0xee8880/0, E_0xee8880/1;
L_0xf50d40 .functor MUXZ 7, L_0x7fd2799f3018, v0xf4bdd0_0, v0xf4be70_0, C4<>;
L_0xf50f70 .functor MUXZ 1, L_0x7fd2799f3060, v0xf4c750_0, v0xf4c7f0_0, C4<>;
L_0xf51190 .functor MUXZ 1, L_0x7fd2799f30a8, v0xf4c320_0, v0xf4c7f0_0, C4<>;
L_0xf512f0 .functor MUXZ 7, L_0x7fd2799f30f0, v0xf4c190_0, v0xf4c7f0_0, C4<>;
L_0xf51480 .functor MUXZ 7, L_0x7fd2799f3138, v0xf4c5c0_0, v0xf4c7f0_0, C4<>;
S_0xf4ace0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xf4aa70;
 .timescale -12 -12;
v0xf4af40_0 .var/2u "arfail", 0 0;
v0xf4b020_0 .var "async", 0 0;
v0xf4b0e0_0 .var/2u "datafail", 0 0;
v0xf4b180_0 .var/2u "srfail", 0 0;
E_0xee8630 .event posedge, v0xf49db0_0;
E_0xec99f0 .event negedge, v0xf49db0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xee8630;
    %wait E_0xee8630;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4bf40_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xee8630;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xec99f0;
    %load/vec4 v0xf4bfe0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf4b0e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4bf40_0, 0;
    %wait E_0xee8630;
    %load/vec4 v0xf4bfe0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf4af40_0, 0, 1;
    %wait E_0xee8630;
    %load/vec4 v0xf4bfe0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf4b180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4bf40_0, 0;
    %load/vec4 v0xf4b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xf4af40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xf4b020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xf4b0e0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xf4b020_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xf4b240 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xf4aa70;
 .timescale -12 -12;
v0xf4b440_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf4b520 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xf4aa70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf4ccc0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xf28050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0xef2760 .functor XOR 7, L_0xf50d40, v0xf4e9f0_0, C4<0000000>, C4<0000000>;
L_0xf29470 .functor XOR 7, L_0xf51480, L_0xf512f0, C4<0000000>, C4<0000000>;
v0xf4d710 .array "PHT", 0 127, 1 0;
v0xf4e7f0_0 .net "areset", 0 0, L_0xed7ae0;  alias, 1 drivers
v0xf4e900_0 .net "clk", 0 0, v0xf4fef0_0;  alias, 1 drivers
v0xf4e9f0_0 .var "global_history", 6 0;
v0xf4ea90_0 .var "predict_history", 6 0;
v0xf4ebc0_0 .net "predict_index", 6 0, L_0xef2760;  1 drivers
v0xf4eca0_0 .net "predict_pc", 6 0, L_0xf50d40;  alias, 1 drivers
v0xf4edb0_0 .var "predict_taken", 0 0;
v0xf4ee70_0 .net "predict_valid", 0 0, v0xf4be70_0;  alias, 1 drivers
v0xf4ef10_0 .net "train_history", 6 0, L_0xf512f0;  alias, 1 drivers
v0xf4f020_0 .net "train_index", 6 0, L_0xf29470;  1 drivers
v0xf4f100_0 .net "train_mispredicted", 0 0, L_0xf51190;  alias, 1 drivers
v0xf4f1f0_0 .net "train_pc", 6 0, L_0xf51480;  alias, 1 drivers
v0xf4f300_0 .net "train_taken", 0 0, L_0xf50f70;  alias, 1 drivers
v0xf4f3f0_0 .net "train_valid", 0 0, v0xf4c7f0_0;  alias, 1 drivers
v0xf4d710_0 .array/port v0xf4d710, 0;
v0xf4d710_1 .array/port v0xf4d710, 1;
E_0xf2fed0/0 .event anyedge, v0xf4a370_0, v0xf4ebc0_0, v0xf4d710_0, v0xf4d710_1;
v0xf4d710_2 .array/port v0xf4d710, 2;
v0xf4d710_3 .array/port v0xf4d710, 3;
v0xf4d710_4 .array/port v0xf4d710, 4;
v0xf4d710_5 .array/port v0xf4d710, 5;
E_0xf2fed0/1 .event anyedge, v0xf4d710_2, v0xf4d710_3, v0xf4d710_4, v0xf4d710_5;
v0xf4d710_6 .array/port v0xf4d710, 6;
v0xf4d710_7 .array/port v0xf4d710, 7;
v0xf4d710_8 .array/port v0xf4d710, 8;
v0xf4d710_9 .array/port v0xf4d710, 9;
E_0xf2fed0/2 .event anyedge, v0xf4d710_6, v0xf4d710_7, v0xf4d710_8, v0xf4d710_9;
v0xf4d710_10 .array/port v0xf4d710, 10;
v0xf4d710_11 .array/port v0xf4d710, 11;
v0xf4d710_12 .array/port v0xf4d710, 12;
v0xf4d710_13 .array/port v0xf4d710, 13;
E_0xf2fed0/3 .event anyedge, v0xf4d710_10, v0xf4d710_11, v0xf4d710_12, v0xf4d710_13;
v0xf4d710_14 .array/port v0xf4d710, 14;
v0xf4d710_15 .array/port v0xf4d710, 15;
v0xf4d710_16 .array/port v0xf4d710, 16;
v0xf4d710_17 .array/port v0xf4d710, 17;
E_0xf2fed0/4 .event anyedge, v0xf4d710_14, v0xf4d710_15, v0xf4d710_16, v0xf4d710_17;
v0xf4d710_18 .array/port v0xf4d710, 18;
v0xf4d710_19 .array/port v0xf4d710, 19;
v0xf4d710_20 .array/port v0xf4d710, 20;
v0xf4d710_21 .array/port v0xf4d710, 21;
E_0xf2fed0/5 .event anyedge, v0xf4d710_18, v0xf4d710_19, v0xf4d710_20, v0xf4d710_21;
v0xf4d710_22 .array/port v0xf4d710, 22;
v0xf4d710_23 .array/port v0xf4d710, 23;
v0xf4d710_24 .array/port v0xf4d710, 24;
v0xf4d710_25 .array/port v0xf4d710, 25;
E_0xf2fed0/6 .event anyedge, v0xf4d710_22, v0xf4d710_23, v0xf4d710_24, v0xf4d710_25;
v0xf4d710_26 .array/port v0xf4d710, 26;
v0xf4d710_27 .array/port v0xf4d710, 27;
v0xf4d710_28 .array/port v0xf4d710, 28;
v0xf4d710_29 .array/port v0xf4d710, 29;
E_0xf2fed0/7 .event anyedge, v0xf4d710_26, v0xf4d710_27, v0xf4d710_28, v0xf4d710_29;
v0xf4d710_30 .array/port v0xf4d710, 30;
v0xf4d710_31 .array/port v0xf4d710, 31;
v0xf4d710_32 .array/port v0xf4d710, 32;
v0xf4d710_33 .array/port v0xf4d710, 33;
E_0xf2fed0/8 .event anyedge, v0xf4d710_30, v0xf4d710_31, v0xf4d710_32, v0xf4d710_33;
v0xf4d710_34 .array/port v0xf4d710, 34;
v0xf4d710_35 .array/port v0xf4d710, 35;
v0xf4d710_36 .array/port v0xf4d710, 36;
v0xf4d710_37 .array/port v0xf4d710, 37;
E_0xf2fed0/9 .event anyedge, v0xf4d710_34, v0xf4d710_35, v0xf4d710_36, v0xf4d710_37;
v0xf4d710_38 .array/port v0xf4d710, 38;
v0xf4d710_39 .array/port v0xf4d710, 39;
v0xf4d710_40 .array/port v0xf4d710, 40;
v0xf4d710_41 .array/port v0xf4d710, 41;
E_0xf2fed0/10 .event anyedge, v0xf4d710_38, v0xf4d710_39, v0xf4d710_40, v0xf4d710_41;
v0xf4d710_42 .array/port v0xf4d710, 42;
v0xf4d710_43 .array/port v0xf4d710, 43;
v0xf4d710_44 .array/port v0xf4d710, 44;
v0xf4d710_45 .array/port v0xf4d710, 45;
E_0xf2fed0/11 .event anyedge, v0xf4d710_42, v0xf4d710_43, v0xf4d710_44, v0xf4d710_45;
v0xf4d710_46 .array/port v0xf4d710, 46;
v0xf4d710_47 .array/port v0xf4d710, 47;
v0xf4d710_48 .array/port v0xf4d710, 48;
v0xf4d710_49 .array/port v0xf4d710, 49;
E_0xf2fed0/12 .event anyedge, v0xf4d710_46, v0xf4d710_47, v0xf4d710_48, v0xf4d710_49;
v0xf4d710_50 .array/port v0xf4d710, 50;
v0xf4d710_51 .array/port v0xf4d710, 51;
v0xf4d710_52 .array/port v0xf4d710, 52;
v0xf4d710_53 .array/port v0xf4d710, 53;
E_0xf2fed0/13 .event anyedge, v0xf4d710_50, v0xf4d710_51, v0xf4d710_52, v0xf4d710_53;
v0xf4d710_54 .array/port v0xf4d710, 54;
v0xf4d710_55 .array/port v0xf4d710, 55;
v0xf4d710_56 .array/port v0xf4d710, 56;
v0xf4d710_57 .array/port v0xf4d710, 57;
E_0xf2fed0/14 .event anyedge, v0xf4d710_54, v0xf4d710_55, v0xf4d710_56, v0xf4d710_57;
v0xf4d710_58 .array/port v0xf4d710, 58;
v0xf4d710_59 .array/port v0xf4d710, 59;
v0xf4d710_60 .array/port v0xf4d710, 60;
v0xf4d710_61 .array/port v0xf4d710, 61;
E_0xf2fed0/15 .event anyedge, v0xf4d710_58, v0xf4d710_59, v0xf4d710_60, v0xf4d710_61;
v0xf4d710_62 .array/port v0xf4d710, 62;
v0xf4d710_63 .array/port v0xf4d710, 63;
v0xf4d710_64 .array/port v0xf4d710, 64;
v0xf4d710_65 .array/port v0xf4d710, 65;
E_0xf2fed0/16 .event anyedge, v0xf4d710_62, v0xf4d710_63, v0xf4d710_64, v0xf4d710_65;
v0xf4d710_66 .array/port v0xf4d710, 66;
v0xf4d710_67 .array/port v0xf4d710, 67;
v0xf4d710_68 .array/port v0xf4d710, 68;
v0xf4d710_69 .array/port v0xf4d710, 69;
E_0xf2fed0/17 .event anyedge, v0xf4d710_66, v0xf4d710_67, v0xf4d710_68, v0xf4d710_69;
v0xf4d710_70 .array/port v0xf4d710, 70;
v0xf4d710_71 .array/port v0xf4d710, 71;
v0xf4d710_72 .array/port v0xf4d710, 72;
v0xf4d710_73 .array/port v0xf4d710, 73;
E_0xf2fed0/18 .event anyedge, v0xf4d710_70, v0xf4d710_71, v0xf4d710_72, v0xf4d710_73;
v0xf4d710_74 .array/port v0xf4d710, 74;
v0xf4d710_75 .array/port v0xf4d710, 75;
v0xf4d710_76 .array/port v0xf4d710, 76;
v0xf4d710_77 .array/port v0xf4d710, 77;
E_0xf2fed0/19 .event anyedge, v0xf4d710_74, v0xf4d710_75, v0xf4d710_76, v0xf4d710_77;
v0xf4d710_78 .array/port v0xf4d710, 78;
v0xf4d710_79 .array/port v0xf4d710, 79;
v0xf4d710_80 .array/port v0xf4d710, 80;
v0xf4d710_81 .array/port v0xf4d710, 81;
E_0xf2fed0/20 .event anyedge, v0xf4d710_78, v0xf4d710_79, v0xf4d710_80, v0xf4d710_81;
v0xf4d710_82 .array/port v0xf4d710, 82;
v0xf4d710_83 .array/port v0xf4d710, 83;
v0xf4d710_84 .array/port v0xf4d710, 84;
v0xf4d710_85 .array/port v0xf4d710, 85;
E_0xf2fed0/21 .event anyedge, v0xf4d710_82, v0xf4d710_83, v0xf4d710_84, v0xf4d710_85;
v0xf4d710_86 .array/port v0xf4d710, 86;
v0xf4d710_87 .array/port v0xf4d710, 87;
v0xf4d710_88 .array/port v0xf4d710, 88;
v0xf4d710_89 .array/port v0xf4d710, 89;
E_0xf2fed0/22 .event anyedge, v0xf4d710_86, v0xf4d710_87, v0xf4d710_88, v0xf4d710_89;
v0xf4d710_90 .array/port v0xf4d710, 90;
v0xf4d710_91 .array/port v0xf4d710, 91;
v0xf4d710_92 .array/port v0xf4d710, 92;
v0xf4d710_93 .array/port v0xf4d710, 93;
E_0xf2fed0/23 .event anyedge, v0xf4d710_90, v0xf4d710_91, v0xf4d710_92, v0xf4d710_93;
v0xf4d710_94 .array/port v0xf4d710, 94;
v0xf4d710_95 .array/port v0xf4d710, 95;
v0xf4d710_96 .array/port v0xf4d710, 96;
v0xf4d710_97 .array/port v0xf4d710, 97;
E_0xf2fed0/24 .event anyedge, v0xf4d710_94, v0xf4d710_95, v0xf4d710_96, v0xf4d710_97;
v0xf4d710_98 .array/port v0xf4d710, 98;
v0xf4d710_99 .array/port v0xf4d710, 99;
v0xf4d710_100 .array/port v0xf4d710, 100;
v0xf4d710_101 .array/port v0xf4d710, 101;
E_0xf2fed0/25 .event anyedge, v0xf4d710_98, v0xf4d710_99, v0xf4d710_100, v0xf4d710_101;
v0xf4d710_102 .array/port v0xf4d710, 102;
v0xf4d710_103 .array/port v0xf4d710, 103;
v0xf4d710_104 .array/port v0xf4d710, 104;
v0xf4d710_105 .array/port v0xf4d710, 105;
E_0xf2fed0/26 .event anyedge, v0xf4d710_102, v0xf4d710_103, v0xf4d710_104, v0xf4d710_105;
v0xf4d710_106 .array/port v0xf4d710, 106;
v0xf4d710_107 .array/port v0xf4d710, 107;
v0xf4d710_108 .array/port v0xf4d710, 108;
v0xf4d710_109 .array/port v0xf4d710, 109;
E_0xf2fed0/27 .event anyedge, v0xf4d710_106, v0xf4d710_107, v0xf4d710_108, v0xf4d710_109;
v0xf4d710_110 .array/port v0xf4d710, 110;
v0xf4d710_111 .array/port v0xf4d710, 111;
v0xf4d710_112 .array/port v0xf4d710, 112;
v0xf4d710_113 .array/port v0xf4d710, 113;
E_0xf2fed0/28 .event anyedge, v0xf4d710_110, v0xf4d710_111, v0xf4d710_112, v0xf4d710_113;
v0xf4d710_114 .array/port v0xf4d710, 114;
v0xf4d710_115 .array/port v0xf4d710, 115;
v0xf4d710_116 .array/port v0xf4d710, 116;
v0xf4d710_117 .array/port v0xf4d710, 117;
E_0xf2fed0/29 .event anyedge, v0xf4d710_114, v0xf4d710_115, v0xf4d710_116, v0xf4d710_117;
v0xf4d710_118 .array/port v0xf4d710, 118;
v0xf4d710_119 .array/port v0xf4d710, 119;
v0xf4d710_120 .array/port v0xf4d710, 120;
v0xf4d710_121 .array/port v0xf4d710, 121;
E_0xf2fed0/30 .event anyedge, v0xf4d710_118, v0xf4d710_119, v0xf4d710_120, v0xf4d710_121;
v0xf4d710_122 .array/port v0xf4d710, 122;
v0xf4d710_123 .array/port v0xf4d710, 123;
v0xf4d710_124 .array/port v0xf4d710, 124;
v0xf4d710_125 .array/port v0xf4d710, 125;
E_0xf2fed0/31 .event anyedge, v0xf4d710_122, v0xf4d710_123, v0xf4d710_124, v0xf4d710_125;
v0xf4d710_126 .array/port v0xf4d710, 126;
v0xf4d710_127 .array/port v0xf4d710, 127;
E_0xf2fed0/32 .event anyedge, v0xf4d710_126, v0xf4d710_127, v0xf4e9f0_0;
E_0xf2fed0 .event/or E_0xf2fed0/0, E_0xf2fed0/1, E_0xf2fed0/2, E_0xf2fed0/3, E_0xf2fed0/4, E_0xf2fed0/5, E_0xf2fed0/6, E_0xf2fed0/7, E_0xf2fed0/8, E_0xf2fed0/9, E_0xf2fed0/10, E_0xf2fed0/11, E_0xf2fed0/12, E_0xf2fed0/13, E_0xf2fed0/14, E_0xf2fed0/15, E_0xf2fed0/16, E_0xf2fed0/17, E_0xf2fed0/18, E_0xf2fed0/19, E_0xf2fed0/20, E_0xf2fed0/21, E_0xf2fed0/22, E_0xf2fed0/23, E_0xf2fed0/24, E_0xf2fed0/25, E_0xf2fed0/26, E_0xf2fed0/27, E_0xf2fed0/28, E_0xf2fed0/29, E_0xf2fed0/30, E_0xf2fed0/31, E_0xf2fed0/32;
S_0xf4d410 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 26, 4 26 0, S_0xf4ccc0;
 .timescale 0 0;
v0xf4d610_0 .var/i "i", 31 0;
S_0xf4f6a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xf28050;
 .timescale -12 -12;
E_0xf301c0 .event anyedge, v0xf504a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf504a0_0;
    %nor/r;
    %assign/vec4 v0xf504a0_0, 0;
    %wait E_0xf301c0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf4aa70;
T_4 ;
    %wait E_0xee8630;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4bf40_0, 0;
    %wait E_0xee8630;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4bf40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4be70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4c320_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xf4c190_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xf4c5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4c750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4c7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4be70_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xf4bdd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf4b020_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xf4ace0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xf4b520;
    %join;
    %wait E_0xee8630;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4bf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4be70_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xf4bdd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4be70_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xf4c190_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xf4c5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4c750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4c7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4c320_0, 0;
    %wait E_0xec99f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4bf40_0, 0;
    %wait E_0xee8630;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4c7f0_0, 0;
    %wait E_0xee8630;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xf4c190_0, 0;
    %wait E_0xee8630;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4c7f0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xee8630;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xf4c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4c750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4c7f0_0, 0;
    %wait E_0xee8630;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4c7f0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xee8630;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xf4b520;
    %join;
    %wait E_0xee8630;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4bf40_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xf4bdd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4be70_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xf4c190_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xf4c5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4c750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4c7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4c320_0, 0;
    %wait E_0xec99f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4bf40_0, 0;
    %wait E_0xee8630;
    %wait E_0xee8630;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4c7f0_0, 0;
    %wait E_0xee8630;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4c7f0_0, 0;
    %wait E_0xee8630;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4c7f0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xf4c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4c750_0, 0;
    %wait E_0xee8630;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4c7f0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xee8630;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xf4c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4c750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4c7f0_0, 0;
    %wait E_0xee8630;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4c7f0_0, 0;
    %wait E_0xee8630;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4c7f0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xf4c190_0, 0;
    %wait E_0xee8630;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4c7f0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xee8630;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xf4b520;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xee8880;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xf4c7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf4c750_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xf4c5c0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xf4bdd0_0, 0;
    %assign/vec4 v0xf4be70_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xf4c190_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xf4c320_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xf1d6a0;
T_5 ;
    %wait E_0xee93e0;
    %load/vec4 v0xf49cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xedabd0;
    %jmp t_0;
    .scope S_0xedabd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf164c0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xf164c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xf164c0_0;
    %store/vec4a v0xf49e70, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xf164c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xf164c0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xf1d6a0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xf4a010_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xf4a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xf4a010_0;
    %load/vec4 v0xf4a2b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xf4a010_0, 0;
T_5.5 ;
    %load/vec4 v0xf4a850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xf4a510_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xf49e70, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xf4a790_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xf4a510_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xf49e70, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xf4a510_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf49e70, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xf4a510_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xf49e70, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xf4a790_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xf4a510_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xf49e70, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xf4a510_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf49e70, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xf4a5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xf4a430_0;
    %load/vec4 v0xf4a790_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xf4a010_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xf4ccc0;
T_6 ;
    %wait E_0xee93e0;
    %load/vec4 v0xf4e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_3, S_0xf4d410;
    %jmp t_2;
    .scope S_0xf4d410;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf4d610_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0xf4d610_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0xf4d610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf4d710, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0xf4d610_0;
    %addi 1, 0, 32;
    %store/vec4 v0xf4d610_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xf4e9f0_0, 0;
    %end;
    .scope S_0xf4ccc0;
t_2 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xf4f3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0xf4f300_0;
    %load/vec4 v0xf4f020_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xf4d710, 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %load/vec4 v0xf4f020_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xf4d710, 4;
    %load/vec4 v0xf4f020_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf4d710, 0, 4;
    %jmp T_6.16;
T_6.7 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0xf4f020_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf4d710, 0, 4;
    %jmp T_6.16;
T_6.8 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0xf4f020_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf4d710, 0, 4;
    %jmp T_6.16;
T_6.9 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0xf4f020_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf4d710, 0, 4;
    %jmp T_6.16;
T_6.10 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0xf4f020_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf4d710, 0, 4;
    %jmp T_6.16;
T_6.11 ;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0xf4f020_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf4d710, 0, 4;
    %jmp T_6.16;
T_6.12 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0xf4f020_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf4d710, 0, 4;
    %jmp T_6.16;
T_6.13 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0xf4f020_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf4d710, 0, 4;
    %jmp T_6.16;
T_6.14 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0xf4f020_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf4d710, 0, 4;
    %jmp T_6.16;
T_6.16 ;
    %pop/vec4 1;
    %load/vec4 v0xf4f100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %load/vec4 v0xf4ef10_0;
    %assign/vec4 v0xf4e9f0_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v0xf4e9f0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xf4f300_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xf4e9f0_0, 0;
T_6.18 ;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xf4ccc0;
T_7 ;
    %wait E_0xf2fed0;
    %load/vec4 v0xf4ee70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xf4ebc0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xf4d710, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0xf4edb0_0, 0, 1;
    %load/vec4 v0xf4e9f0_0;
    %store/vec4 v0xf4ea90_0, 0, 7;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf4edb0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xf4ea90_0, 0, 7;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xf4ccc0;
T_8 ;
    %wait E_0xee8630;
    %load/vec4 v0xf4ee70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0xf4f3f0_0;
    %nor/r;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xf4e9f0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xf4edb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xf4e9f0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xf28050;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf4fef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf504a0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xf28050;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xf4fef0_0;
    %inv;
    %store/vec4 v0xf4fef0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xf28050;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf4bc30_0, v0xf50710_0, v0xf4fef0_0, v0xf4fe50_0, v0xf50360_0, v0xf50180_0, v0xf50a70_0, v0xf509d0_0, v0xf50870_0, v0xf507b0_0, v0xf50910_0, v0xf502c0_0, v0xf50220_0, v0xf500e0_0, v0xf4ff90_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xf28050;
T_12 ;
    %load/vec4 v0xf50400_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xf50400_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf50400_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0xf50400_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xf50400_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf50400_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0xf50400_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf50400_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf50400_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf50400_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xf28050;
T_13 ;
    %wait E_0xee8880;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf50400_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf50400_0, 4, 32;
    %load/vec4 v0xf50560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xf50400_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf50400_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf50400_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf50400_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xf502c0_0;
    %load/vec4 v0xf502c0_0;
    %load/vec4 v0xf50220_0;
    %xor;
    %load/vec4 v0xf502c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xf50400_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf50400_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xf50400_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf50400_0, 4, 32;
T_13.4 ;
    %load/vec4 v0xf500e0_0;
    %load/vec4 v0xf500e0_0;
    %load/vec4 v0xf4ff90_0;
    %xor;
    %load/vec4 v0xf500e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0xf50400_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf50400_0, 4, 32;
T_13.10 ;
    %load/vec4 v0xf50400_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf50400_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/gshare/iter0/response3/top_module.sv";
