
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.846673                       # Number of seconds simulated
sim_ticks                                846673171974                       # Number of ticks simulated
final_tick                               1179894930993                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144334                       # Simulator instruction rate (inst/s)
host_op_rate                                   144334                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40734658                       # Simulator tick rate (ticks/s)
host_mem_usage                                2346904                       # Number of bytes of host memory used
host_seconds                                 20785.08                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       277056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             277952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        82496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           82496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         4329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1289                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1289                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst         1058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       327229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                328287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst         1058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             1058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           97435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                97435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           97435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst         1058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       327229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               425723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        4343                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                       1289                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                      4343                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                     1289                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                     277952                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                   82496                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd               277952                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                82496                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                 118                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                 183                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  63                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                 265                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                1334                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                 216                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                 132                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                 110                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                 160                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                  94                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10               1092                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                 89                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                219                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                 86                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                 64                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                118                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                  90                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                 112                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                  51                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                  80                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                  55                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                 180                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                  94                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                 100                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                  99                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                  78                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                 42                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                 63                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                 70                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                 76                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                 53                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                 46                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  845242363881                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                  4343                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                 1289                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                    4240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                      55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                      56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                      56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                      56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                      56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                      56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                      56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                      56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                      56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                      56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    251.157744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.037078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   967.921572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-67         1005     71.73%     71.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-131          126      8.99%     80.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-195           37      2.64%     83.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-259           39      2.78%     86.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-323           29      2.07%     88.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-387           26      1.86%     90.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-451           11      0.79%     90.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-515           11      0.79%     91.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-579            6      0.43%     92.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-643           11      0.79%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-707           10      0.71%     93.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-771           10      0.71%     94.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-835            8      0.57%     94.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-899            9      0.64%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-963            7      0.50%     96.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1027            3      0.21%     96.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1091            3      0.21%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1155            7      0.50%     96.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1219            2      0.14%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1283            3      0.21%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1347            5      0.36%     97.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1411            1      0.07%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1475            2      0.14%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1539            3      0.21%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1603            3      0.21%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1667            2      0.14%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1731            1      0.07%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1795            1      0.07%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1923            1      0.07%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2179            1      0.07%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2307            1      0.07%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2499            1      0.07%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3011            1      0.07%     98.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3075            1      0.07%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3651            1      0.07%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4035            1      0.07%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4739            1      0.07%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5507            1      0.07%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6467            1      0.07%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6659            1      0.07%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6851            2      0.14%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7043            1      0.07%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7363            1      0.07%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7619            1      0.07%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::11840-11843            1      0.07%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::15424-15427            1      0.07%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::20864-20867            1      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1401                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     28433547                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat               117372297                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                   21715000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                  67223750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      6546.98                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  15478.64                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                27025.63                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.33                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.10                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.33                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.10                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      11.10                       # Average write queue length over time
system.mem_ctrls.readRowHits                     3960                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     270                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                20.95                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  150078544.72                       # Average gap between requests
system.membus.throughput                       425723                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 881                       # Transaction distribution
system.membus.trans_dist::ReadResp                881                       # Transaction distribution
system.membus.trans_dist::Writeback              1289                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3462                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3462                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9975                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port       360448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              360448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 360448                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             5309352                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13877042                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       755093399                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    745807760                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     88528612                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    464350649                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       464231301                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.974298                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         8723177                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          202                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            883023922                       # DTB read hits
system.switch_cpus.dtb.read_misses            5088776                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        888112698                       # DTB read accesses
system.switch_cpus.dtb.write_hits           119687663                       # DTB write hits
system.switch_cpus.dtb.write_misses            320862                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       120008525                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1002711585                       # DTB hits
system.switch_cpus.dtb.data_misses            5409638                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1008121223                       # DTB accesses
system.switch_cpus.itb.fetch_hits           726045013                       # ITB hits
system.switch_cpus.itb.fetch_misses               903                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       726045916                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               2542562078                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles   1456923579                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             4445744207                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           755093399                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    472954478                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             821851524                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       349409693                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         746937                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         9022                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         726045013                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      52540970                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2538972560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.751001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.880503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1717121036     67.63%     67.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         85901376      3.38%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         68712983      2.71%     73.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         11394547      0.45%     74.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         77025604      3.03%     77.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        207304591      8.16%     85.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         61680780      2.43%     87.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          5129971      0.20%     88.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        304701672     12.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2538972560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.296981                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.748529                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles       1492089218                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        776705                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         786594577                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         70952                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      259441107                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       507616                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           359                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     4254809837                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts           397                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      259441107                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1524232732                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          624716                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        73471                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         754488623                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        111910                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     4090361642                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1171                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           2248                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        128849                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   3245766842                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5905072005                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   5904993111                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        78894                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1583643228                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1662123580                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         2634                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2374                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            304829                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1015000990                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    140229772                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     21912097                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4981271                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         3759927774                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3572                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        3212084884                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2659046                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   1684134161                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   1011838783                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1564                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2538972560                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.265112                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.404082                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1097644164     43.23%     43.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    416509920     16.40%     59.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    561253594     22.11%     81.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    278548898     10.97%     92.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    112077986      4.41%     97.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     56154343      2.21%     99.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      9174723      0.36%     99.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      7582371      0.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        26561      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2538972560                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          107965     19.16%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     19.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         448042     79.51%     98.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          7472      1.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2151156536     66.97%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         6803      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        18925      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        13729      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult         7361      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    935138432     29.11%     96.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    125743098      3.91%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3212084884                       # Type of FU issued
system.switch_cpus.iq.rate                   1.263326                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              563479                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000175                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   8966268984                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   5443998626                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2954317621                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        95866                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        75041                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45244                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     3212600430                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           47933                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        70788                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    466561823                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          899                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8699                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     65486965                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        15299                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      259441107                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          273154                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          2766                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3760712872                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      6374717                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1015000990                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    140229772                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2152                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1764                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         8699                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     68143714                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     40900927                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts    109044641                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    3095932576                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     888112754                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts    116152305                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                781526                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1008121284                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        433013920                       # Number of branches executed
system.switch_cpus.iew.exec_stores          120008530                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.217643                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2994639208                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2954362865                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2230821254                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2514998785                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.161963                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.887007                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   1721806602                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     88528259                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   2279531453                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.877643                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.683533                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1454514254     63.81%     63.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    409833202     17.98%     81.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    160466439      7.04%     88.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     43990142      1.93%     90.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    112750968      4.95%     95.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     20674546      0.91%     96.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     12271076      0.54%     97.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     10370297      0.45%     97.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     54660529      2.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2279531453                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000615875                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000615875                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              623181966                       # Number of memory references committed
system.switch_cpus.commit.loads             548439159                       # Number of loads committed
system.switch_cpus.commit.membars                1004                       # Number of memory barriers committed
system.switch_cpus.commit.branches          341822021                       # Number of branches committed
system.switch_cpus.commit.fp_insts              42528                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1999856065                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       208059                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      54660529                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           5928776253                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7708172351                       # The number of ROB writes
system.switch_cpus.timesIdled                    2272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 3589518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.271281                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.271281                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.786608                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.786608                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       4466013034                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2436733468                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             42046                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            41770                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads            2259                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2008                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              1142                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1141                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008713                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008705                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 2254381211                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  293261739                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         3870675.632230                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         526408.176011                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          4397083.808242                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 145                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 146                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 15547456.627586                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 2008642.047945                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.884889                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.115111                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            5133.854679                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1       165445                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2       166586                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1           145                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2            146                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1     18839850                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2     18969780                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                      1401                       # number of replacements
system.l2.tags.tagsinuse                 129715.807446                       # Cycle average of tags in use
system.l2.tags.total_refs                    19436092                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    130979                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    148.390902                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    79282.512481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    11.481111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data    81.629379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                73                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      50267.184475                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.604878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.000623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.383508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989653                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data      8034131                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 8034131                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          5387961                       # number of Writeback hits
system.l2.Writeback_hits::total               5387961                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        46730                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 46730                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data       8080861                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8080861                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data      8080861                       # number of overall hits
system.l2.overall_hits::total                 8080861                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          867                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   881                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         3462                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3462                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         4329                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4343                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         4329                       # number of overall misses
system.l2.overall_misses::total                  4343                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       928608                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     48551234                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        49479842                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    199861167                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     199861167                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       928608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    248412401                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        249341009                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       928608                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    248412401                       # number of overall miss cycles
system.l2.overall_miss_latency::total       249341009                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      8034998                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             8035012                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      5387961                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           5387961                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        50192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             50192                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      8085190                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8085204                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      8085190                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8085204                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000108                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000110                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.068975                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.068975                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000535                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000537                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000535                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000537                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 66329.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 55999.116494                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 56163.271283                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 57729.973137                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 57729.973137                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 66329.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 57383.322014                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57412.159567                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 66329.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 57383.322014                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57412.159567                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1289                       # number of writebacks
system.l2.writebacks::total                      1289                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          867                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              881                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         3462                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3462                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         4329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4343                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         4329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4343                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       823638                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     41890234                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42713872                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    173088177                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    173088177                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       823638                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    214978411                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    215802049                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       823638                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    214978411                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    215802049                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000108                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000110                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.068975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.068975                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000537                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000537                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 58831.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 48316.302191                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48483.396141                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 49996.584922                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49996.584922                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 58831.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 49660.062601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49689.626756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 58831.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 49660.062601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49689.626756                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1018436143                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            8035012                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8035012                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          5387961                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            50192                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           50192                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           28                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     21558341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21558369                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    862281664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          862282560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             862282560                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         8074945971                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             17445                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8077676639                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         3543228020                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 44245182.888228                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  44245182.888228                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse           991.481111                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1726709920                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               994                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1737132.716298                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    11.481111                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst          980                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.002803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.239258                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.242061                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    726044993                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       726044993                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    726044993                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        726044993                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    726044993                       # number of overall hits
system.cpu.icache.overall_hits::total       726044993                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           20                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            20                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           20                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             20                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           20                       # number of overall misses
system.cpu.icache.overall_misses::total            20                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1305720                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1305720                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1305720                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1305720                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1305720                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1305720                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    726045013                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    726045013                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    726045013                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    726045013                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    726045013                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    726045013                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        65286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        65286                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        65286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        65286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        65286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        65286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            6                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       942927                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       942927                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       942927                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       942927                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       942927                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       942927                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67351.928571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67351.928571                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 67351.928571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67351.928571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 67351.928571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67351.928571                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1242                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           39                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.303223                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.009521                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         2002006469                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          537009147                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 39051567.904246                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 10938816.003497                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  49990383.907744                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1         1311                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2         1311                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 1527083.500381                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 409617.961098                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.788497                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.211503                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     242.717674                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1        51129                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2        51129                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1       311166                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1      1265967                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2      1577133                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1      3741594                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2      3741594                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1   237.350114                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           7565616                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2922.325288                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1002097329                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7568470                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            132.404215                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  2918.599192                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     3.726095                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.712549                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.713458                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    869506343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       869506343                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     74672621                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74672621                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          812                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          812                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1004                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1004                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    944178964                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        944178964                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    944178964                       # number of overall hits
system.cpu.dcache.overall_hits::total       944178964                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     13430519                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13430519                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        69179                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69179                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          217                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          217                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     13499698                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13499698                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     13499698                       # number of overall misses
system.cpu.dcache.overall_misses::total      13499698                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  65193861475                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  65193861475                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1131981246                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1131981246                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1083915                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1083915                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  66325842721                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  66325842721                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  66325842721                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  66325842721                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    882936862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    882936862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     74741800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     74741800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1029                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1029                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    957678662                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    957678662                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    957678662                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    957678662                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.015211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015211                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000926                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.210884                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.210884                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.014096                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014096                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.014096                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014096                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  4854.158017                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4854.158017                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 16363.076165                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16363.076165                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  4913.135295                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4913.135295                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  4913.135295                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4913.135295                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        31448                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        29752                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12938                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              30                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     2.430669                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   991.733333                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      5387961                       # number of writebacks
system.cpu.dcache.writebacks::total           5387961                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      5395706                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5395706                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        19019                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19019                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      5414725                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5414725                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      5414725                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5414725                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      8034813                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8034813                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        50160                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        50160                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          217                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          217                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      8084973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8084973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      8084973                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8084973                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  30516415782                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30516415782                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    380613858                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    380613858                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       794871                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       794871                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  30897029640                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30897029640                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  30897029640                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30897029640                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.009100                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009100                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000671                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000671                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.210884                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.210884                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.008442                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008442                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.008442                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008442                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  3798.024395                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  3798.024395                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  7587.995574                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  7587.995574                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  3821.537764                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  3821.537764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  3821.537764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  3821.537764                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
