$date
	Thu Nov  2 11:50:17 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_ALU $end
$var reg 8 ! a [7:0] $end
$upscope $end
$scope module test_ALU $end
$var reg 8 " b [7:0] $end
$upscope $end
$scope module test_ALU $end
$var reg 3 # cnt [2:0] $end
$upscope $end
$scope module test_ALU $end
$var wire 8 $ c [7:0] $end
$upscope $end
$scope module test_ALU $end
$var wire 1 % zero $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
b0 $
b0 #
b0 "
b0 !
$end
#20000
0%
b111 $
b101 "
b10 !
#50000
b10111 $
b1101 "
b1010 !
#90000
b1 $
b1 #
b1 "
b10 !
#140000
b11110101 $
b10 #
b1101 "
b1010 !
#200000
1%
b0 $
b11 #
#270000
b100 #
#350000
0%
b1000 $
b101 #
#440000
b1111 $
b110 #
#540000
b1 $
b111 #
#650000
b111 $
b0 #
b101 "
b10 !
#950000
