digraph test {
    _prev_state_reg_0_ [style=filled, color=lightblue];
    Unot15 [style=filled, color=pink];
    Constant3 [style=filled, color=grey];
    Concat25 [style=filled, color=pink];
    state_PTR1 [style=filled, color=lightblue];
    Unot3 [style=filled, color=pink];
    Cond21 [style=filled, color=pink];
    state_PTR0 [style=filled, color=lightblue];
    Constant0 [style=filled, color=grey];
    Constant1 [style=filled, color=grey];
    And7 [style=filled, color=pink];
    Or12 [style=filled, color=pink];
    And6 [style=filled, color=pink];
    Or10 [style=filled, color=pink];
    Cond18 [style=filled, color=pink];
    Unot17 [style=filled, color=pink];
    Cond24 [style=filled, color=pink];
    Unot19 [style=filled, color=pink];
    Cond23 [style=filled, color=pink];
    Or9 [style=filled, color=pink];
    ground [style=filled, color=red];
    Constant6 [style=filled, color=grey];
    Or13 [style=filled, color=pink];
    And8 [style=filled, color=pink];
    Mux2 [style=filled, color=pink];
    Or14 [style=filled, color=pink];
    Constant5 [style=filled, color=grey];
    And5 [style=filled, color=pink];
    Unot16 [style=filled, color=pink];
    Constant2 [style=filled, color=grey];
    Unot4 [style=filled, color=pink];
    Or11 [style=filled, color=pink];
    Unot22 [style=filled, color=pink];
    Constant4 [style=filled, color=grey];
    bump_right [style=filled, color=red];
    areset [style=filled, color=red];
    bump_left [style=filled, color=red];
    Mux1 [style=filled, color=pink];
    state [style=filled, color=lightblue];
    Cond20 [style=filled, color=pink];
    Concat26 [style=filled, color=pink];
    Cond18 -> Unot17;
    Cond20 -> Constant5;
    state_PTR0 -> Mux1;
    And6 -> Unot22;
    Unot22 -> Or10;
    Cond24 -> Or11;
    state -> state_PTR1;
    Unot17 -> bump_right;
    Or11 -> And8;
    Unot15 -> Or14;
    Mux1 -> areset;
    And5 -> Unot22;
    Cond21 -> ground;
    Cond23 -> Or13;
    Cond21 -> Constant6;
    state_PTR1 -> Cond24;
    _prev_state_reg_0_ -> Unot22;
    Or12 -> And7;
    And6 -> Unot19;
    Cond20 -> ground;
    state -> state_PTR0;
    And5 -> Cond18;
    Cond23 -> Or12;
    Cond18 -> ground;
    And7 -> Cond20;
    Or12 -> And5;
    state_PTR1 -> Mux2;
    Or14 -> state_PTR1;
    Or11 -> And6;
    state_PTR0 -> Cond23;
    Or10 -> state_PTR1;
    And8 -> Unot16;
    Or10 -> Unot3;
    Unot16 -> Or9;
    Mux2 -> Cond24;
    Cond24 -> Unot19;
    state_PTR0 -> Constant1;
    Concat26 -> Unot19;
    Or13 -> Unot16;
    And7 -> Unot16;
    Cond23 -> Cond21;
    Mux1 -> Constant0;
    Mux1 -> Cond23;
    Cond21 -> bump_left;
    Mux2 -> Constant2;
    And8 -> Unot19;
    Unot19 -> ground;
    Cond20 -> _prev_state_reg_0_;
    Or13 -> Unot22;
    Mux2 -> areset;
    Unot3 -> state_PTR0;
    Unot4 -> state_PTR1;
    Or9 -> Unot4;
    Cond18 -> Constant4;
    Or9 -> state_PTR0;
    state_PTR1 -> Constant3;
    Or14 -> state_PTR0;
    Cond24 -> Or13;
    Concat25 -> Unot19;
}
