# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../inmultitor.srcs/sources_1/new/normalizare.vhd" \
"../../../../inmultitor.srcs/sim_1/new/normalizare_tb.vhd" \

# Do not sort compile order
nosort
