// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx690t-ffg1761-2,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=3.644000,HLS_SYN_LAT=4203,HLS_SYN_TPT=2401,HLS_SYN_MEM=667,HLS_SYN_DSP=1320,HLS_SYN_FF=115967,HLS_SYN_LUT=126734,HLS_VERSION=2019_2}" *)

module myproject (
        conv1d_input_V_data_0_V_TDATA,
        layer13_out_V_data_0_V_TDATA,
        const_size_in_1,
        const_size_out_1,
        ap_clk,
        ap_rst_n,
        const_size_in_1_ap_vld,
        const_size_out_1_ap_vld,
        ap_start,
        ap_done,
        conv1d_input_V_data_0_V_TVALID,
        conv1d_input_V_data_0_V_TREADY,
        layer13_out_V_data_0_V_TVALID,
        layer13_out_V_data_0_V_TREADY,
        ap_ready,
        ap_idle
);


input  [15:0] conv1d_input_V_data_0_V_TDATA;
output  [15:0] layer13_out_V_data_0_V_TDATA;
output  [15:0] const_size_in_1;
output  [15:0] const_size_out_1;
input   ap_clk;
input   ap_rst_n;
output   const_size_in_1_ap_vld;
output   const_size_out_1_ap_vld;
input   ap_start;
output   ap_done;
input   conv1d_input_V_data_0_V_TVALID;
output   conv1d_input_V_data_0_V_TREADY;
output   layer13_out_V_data_0_V_TVALID;
input   layer13_out_V_data_0_V_TREADY;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    Block_proc_U0_ap_start;
wire    Block_proc_U0_ap_done;
wire    Block_proc_U0_ap_continue;
wire    Block_proc_U0_ap_idle;
wire    Block_proc_U0_ap_ready;
wire   [15:0] Block_proc_U0_const_size_in_1;
wire    Block_proc_U0_const_size_in_1_ap_vld;
wire   [15:0] Block_proc_U0_const_size_out_1;
wire    Block_proc_U0_const_size_out_1_ap_vld;
wire    ap_sync_continue;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_start;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_done;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_continue;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_idle;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_start_out;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_start_write;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_data_V_data_V_TREADY;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_0_V_din;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_0_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_1_V_din;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_1_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_2_V_din;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_2_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_3_V_din;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_3_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_4_V_din;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_4_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_5_V_din;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_5_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_6_V_din;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_6_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_7_V_din;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_7_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_8_V_din;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_8_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_9_V_din;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_9_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_10_V_din;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_10_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_11_V_din;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_11_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_12_V_din;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_12_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_13_V_din;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_13_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_14_V_din;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_14_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_15_V_din;
wire    conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_15_V_write;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_ap_start;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_ap_done;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_ap_continue;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_ap_idle;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_ap_ready;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_start_out;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_start_write;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_0_V_read;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_1_V_read;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_2_V_read;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_3_V_read;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_4_V_read;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_5_V_read;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_6_V_read;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_7_V_read;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_8_V_read;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_9_V_read;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_10_V_read;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_11_V_read;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_12_V_read;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_13_V_read;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_14_V_read;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_15_V_read;
wire   [15:0] relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_0_V_din;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_0_V_write;
wire   [15:0] relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_1_V_din;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_1_V_write;
wire   [15:0] relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_2_V_din;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_2_V_write;
wire   [15:0] relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_3_V_din;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_3_V_write;
wire   [15:0] relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_4_V_din;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_4_V_write;
wire   [15:0] relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_5_V_din;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_5_V_write;
wire   [15:0] relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_6_V_din;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_6_V_write;
wire   [15:0] relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_7_V_din;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_7_V_write;
wire   [15:0] relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_8_V_din;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_8_V_write;
wire   [15:0] relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_9_V_din;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_9_V_write;
wire   [15:0] relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_10_V_din;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_10_V_write;
wire   [15:0] relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_11_V_din;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_11_V_write;
wire   [15:0] relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_12_V_din;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_12_V_write;
wire   [15:0] relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_13_V_din;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_13_V_write;
wire   [15:0] relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_14_V_din;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_14_V_write;
wire   [15:0] relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_15_V_din;
wire    relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_15_V_write;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_ap_start;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_ap_done;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_ap_continue;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_ap_idle;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_ap_ready;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_start_out;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_start_write;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_0_V_read;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_1_V_read;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_2_V_read;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_3_V_read;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_4_V_read;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_5_V_read;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_6_V_read;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_7_V_read;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_8_V_read;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_9_V_read;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_10_V_read;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_11_V_read;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_12_V_read;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_13_V_read;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_14_V_read;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_15_V_read;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_0_V_din;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_0_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_1_V_din;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_1_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_2_V_din;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_2_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_3_V_din;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_3_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_4_V_din;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_4_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_5_V_din;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_5_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_6_V_din;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_6_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_7_V_din;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_7_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_8_V_din;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_8_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_9_V_din;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_9_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_10_V_din;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_10_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_11_V_din;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_11_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_12_V_din;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_12_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_13_V_din;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_13_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_14_V_din;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_14_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_15_V_din;
wire    pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_15_V_write;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_ap_start;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_ap_done;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_ap_continue;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_ap_idle;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_ap_ready;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_start_out;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_start_write;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_0_V_read;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_1_V_read;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_2_V_read;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_3_V_read;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_4_V_read;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_5_V_read;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_6_V_read;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_7_V_read;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_8_V_read;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_9_V_read;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_10_V_read;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_11_V_read;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_12_V_read;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_13_V_read;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_14_V_read;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_15_V_read;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_0_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_0_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_1_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_1_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_2_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_2_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_3_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_3_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_4_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_4_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_5_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_5_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_6_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_6_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_7_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_7_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_8_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_8_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_9_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_9_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_10_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_10_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_11_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_11_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_12_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_12_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_13_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_13_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_14_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_14_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_15_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_15_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_16_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_16_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_17_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_17_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_18_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_18_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_19_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_19_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_20_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_20_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_21_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_21_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_22_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_22_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_23_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_23_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_24_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_24_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_25_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_25_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_26_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_26_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_27_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_27_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_28_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_28_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_29_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_29_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_30_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_30_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_31_V_din;
wire    conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_31_V_write;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_ap_start;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_ap_done;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_ap_continue;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_ap_idle;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_ap_ready;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_start_out;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_start_write;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_0_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_1_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_2_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_3_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_4_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_5_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_6_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_7_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_8_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_9_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_10_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_11_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_12_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_13_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_14_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_15_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_16_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_17_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_18_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_19_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_20_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_21_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_22_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_23_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_24_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_25_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_26_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_27_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_28_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_29_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_30_V_read;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_31_V_read;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_0_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_0_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_1_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_1_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_2_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_2_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_3_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_3_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_4_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_4_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_5_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_5_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_6_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_6_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_7_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_7_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_8_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_8_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_9_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_9_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_10_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_10_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_11_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_11_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_12_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_12_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_13_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_13_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_14_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_14_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_15_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_15_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_16_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_16_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_17_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_17_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_18_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_18_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_19_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_19_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_20_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_20_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_21_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_21_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_22_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_22_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_23_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_23_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_24_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_24_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_25_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_25_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_26_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_26_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_27_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_27_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_28_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_28_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_29_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_29_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_30_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_30_V_write;
wire   [15:0] relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_31_V_din;
wire    relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_31_V_write;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_ap_start;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_ap_done;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_ap_continue;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_ap_idle;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_ap_ready;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_start_out;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_start_write;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_0_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_1_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_2_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_3_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_4_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_5_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_6_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_7_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_8_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_9_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_10_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_11_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_12_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_13_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_14_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_15_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_16_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_17_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_18_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_19_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_20_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_21_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_22_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_23_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_24_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_25_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_26_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_27_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_28_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_29_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_30_V_read;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_31_V_read;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_0_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_0_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_1_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_1_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_2_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_2_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_3_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_3_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_4_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_4_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_5_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_5_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_6_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_6_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_7_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_7_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_8_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_8_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_9_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_9_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_10_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_10_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_11_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_11_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_12_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_12_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_13_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_13_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_14_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_14_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_15_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_15_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_16_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_16_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_17_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_17_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_18_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_18_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_19_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_19_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_20_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_20_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_21_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_21_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_22_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_22_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_23_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_23_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_24_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_24_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_25_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_25_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_26_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_26_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_27_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_27_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_28_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_28_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_29_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_29_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_30_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_30_V_write;
wire   [15:0] pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_31_V_din;
wire    pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_31_V_write;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_ap_start;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_ap_done;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_ap_continue;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_ap_idle;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_ap_ready;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_start_out;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_start_write;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_0_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_1_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_2_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_3_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_4_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_5_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_6_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_7_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_8_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_9_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_10_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_11_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_12_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_13_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_14_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_15_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_16_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_17_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_18_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_19_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_20_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_21_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_22_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_23_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_24_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_25_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_26_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_27_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_28_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_29_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_30_V_read;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_31_V_read;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_0_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_0_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_1_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_1_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_2_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_2_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_3_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_3_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_4_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_4_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_5_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_5_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_6_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_6_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_7_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_7_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_8_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_8_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_9_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_9_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_10_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_10_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_11_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_11_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_12_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_12_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_13_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_13_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_14_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_14_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_15_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_15_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_16_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_16_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_17_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_17_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_18_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_18_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_19_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_19_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_20_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_20_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_21_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_21_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_22_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_22_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_23_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_23_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_24_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_24_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_25_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_25_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_26_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_26_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_27_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_27_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_28_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_28_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_29_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_29_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_30_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_30_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_31_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_31_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_32_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_32_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_33_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_33_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_34_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_34_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_35_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_35_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_36_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_36_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_37_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_37_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_38_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_38_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_39_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_39_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_40_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_40_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_41_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_41_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_42_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_42_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_43_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_43_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_44_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_44_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_45_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_45_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_46_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_46_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_47_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_47_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_48_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_48_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_49_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_49_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_50_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_50_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_51_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_51_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_52_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_52_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_53_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_53_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_54_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_54_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_55_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_55_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_56_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_56_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_57_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_57_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_58_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_58_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_59_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_59_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_60_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_60_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_61_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_61_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_62_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_62_V_write;
wire   [15:0] conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_63_V_din;
wire    conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_63_V_write;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_ap_start;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_ap_done;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_ap_continue;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_ap_idle;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_ap_ready;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_start_out;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_start_write;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_0_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_1_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_2_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_3_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_4_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_5_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_6_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_7_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_8_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_9_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_10_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_11_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_12_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_13_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_14_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_15_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_16_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_17_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_18_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_19_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_20_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_21_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_22_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_23_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_24_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_25_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_26_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_27_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_28_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_29_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_30_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_31_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_32_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_33_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_34_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_35_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_36_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_37_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_38_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_39_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_40_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_41_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_42_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_43_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_44_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_45_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_46_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_47_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_48_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_49_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_50_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_51_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_52_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_53_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_54_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_55_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_56_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_57_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_58_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_59_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_60_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_61_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_62_V_read;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_63_V_read;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_0_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_0_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_1_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_1_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_2_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_2_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_3_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_3_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_4_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_4_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_5_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_5_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_6_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_6_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_7_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_7_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_8_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_8_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_9_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_9_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_10_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_10_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_11_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_11_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_12_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_12_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_13_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_13_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_14_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_14_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_15_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_15_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_16_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_16_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_17_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_17_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_18_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_18_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_19_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_19_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_20_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_20_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_21_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_21_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_22_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_22_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_23_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_23_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_24_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_24_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_25_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_25_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_26_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_26_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_27_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_27_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_28_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_28_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_29_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_29_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_30_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_30_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_31_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_31_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_32_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_32_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_33_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_33_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_34_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_34_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_35_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_35_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_36_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_36_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_37_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_37_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_38_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_38_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_39_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_39_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_40_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_40_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_41_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_41_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_42_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_42_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_43_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_43_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_44_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_44_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_45_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_45_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_46_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_46_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_47_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_47_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_48_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_48_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_49_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_49_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_50_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_50_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_51_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_51_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_52_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_52_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_53_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_53_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_54_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_54_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_55_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_55_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_56_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_56_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_57_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_57_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_58_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_58_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_59_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_59_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_60_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_60_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_61_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_61_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_62_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_62_V_write;
wire   [15:0] relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_63_V_din;
wire    relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_63_V_write;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_ap_start;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_ap_done;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_ap_continue;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_ap_idle;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_ap_ready;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_0_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_1_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_2_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_3_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_4_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_5_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_6_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_7_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_8_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_9_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_10_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_11_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_12_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_13_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_14_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_15_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_16_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_17_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_18_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_19_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_20_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_21_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_22_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_23_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_24_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_25_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_26_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_27_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_28_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_29_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_30_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_31_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_32_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_33_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_34_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_35_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_36_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_37_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_38_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_39_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_40_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_41_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_42_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_43_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_44_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_45_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_46_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_47_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_48_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_49_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_50_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_51_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_52_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_53_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_54_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_55_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_56_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_57_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_58_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_59_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_60_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_61_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_62_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_63_V_read;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_start_out;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_start_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_0_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_0_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_1_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_1_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_2_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_2_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_3_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_3_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_4_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_4_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_5_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_5_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_6_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_6_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_7_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_7_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_8_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_8_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_9_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_9_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_10_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_10_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_11_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_11_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_12_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_12_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_13_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_13_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_14_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_14_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_15_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_15_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_16_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_16_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_17_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_17_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_18_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_18_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_19_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_19_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_20_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_20_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_21_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_21_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_22_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_22_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_23_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_23_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_24_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_24_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_25_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_25_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_26_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_26_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_27_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_27_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_28_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_28_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_29_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_29_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_30_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_30_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_31_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_31_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_32_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_32_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_33_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_33_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_34_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_34_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_35_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_35_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_36_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_36_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_37_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_37_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_38_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_38_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_39_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_39_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_40_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_40_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_41_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_41_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_42_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_42_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_43_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_43_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_44_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_44_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_45_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_45_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_46_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_46_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_47_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_47_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_48_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_48_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_49_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_49_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_50_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_50_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_51_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_51_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_52_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_52_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_53_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_53_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_54_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_54_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_55_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_55_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_56_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_56_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_57_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_57_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_58_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_58_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_59_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_59_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_60_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_60_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_61_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_61_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_62_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_62_V_write;
wire   [15:0] global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_63_V_din;
wire    global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_63_V_write;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_start;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_done;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_continue;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_idle;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_ready;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_start_out;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_start_write;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_0_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_1_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_2_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_3_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_4_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_5_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_6_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_7_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_8_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_9_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_10_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_11_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_12_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_13_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_14_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_15_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_16_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_17_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_18_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_19_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_20_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_21_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_22_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_23_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_24_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_25_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_26_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_27_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_28_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_29_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_30_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_31_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_32_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_33_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_34_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_35_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_36_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_37_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_38_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_39_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_40_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_41_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_42_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_43_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_44_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_45_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_46_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_47_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_48_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_49_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_50_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_51_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_52_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_53_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_54_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_55_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_56_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_57_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_58_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_59_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_60_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_61_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_62_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_63_V_read;
wire   [15:0] dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_res_stream_V_data_V_din;
wire    dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_res_stream_V_data_V_write;
wire    sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_ap_start;
wire    sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_ap_done;
wire    sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_ap_continue;
wire    sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_ap_idle;
wire    sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_ap_ready;
wire    sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_data_V_data_V_read;
wire   [15:0] sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_res_V_data_V_TDATA;
wire    sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_res_V_data_V_TVALID;
wire    layer2_out_V_data_0_V_full_n;
wire   [15:0] layer2_out_V_data_0_V_dout;
wire    layer2_out_V_data_0_V_empty_n;
wire    layer2_out_V_data_1_V_full_n;
wire   [15:0] layer2_out_V_data_1_V_dout;
wire    layer2_out_V_data_1_V_empty_n;
wire    layer2_out_V_data_2_V_full_n;
wire   [15:0] layer2_out_V_data_2_V_dout;
wire    layer2_out_V_data_2_V_empty_n;
wire    layer2_out_V_data_3_V_full_n;
wire   [15:0] layer2_out_V_data_3_V_dout;
wire    layer2_out_V_data_3_V_empty_n;
wire    layer2_out_V_data_4_V_full_n;
wire   [15:0] layer2_out_V_data_4_V_dout;
wire    layer2_out_V_data_4_V_empty_n;
wire    layer2_out_V_data_5_V_full_n;
wire   [15:0] layer2_out_V_data_5_V_dout;
wire    layer2_out_V_data_5_V_empty_n;
wire    layer2_out_V_data_6_V_full_n;
wire   [15:0] layer2_out_V_data_6_V_dout;
wire    layer2_out_V_data_6_V_empty_n;
wire    layer2_out_V_data_7_V_full_n;
wire   [15:0] layer2_out_V_data_7_V_dout;
wire    layer2_out_V_data_7_V_empty_n;
wire    layer2_out_V_data_8_V_full_n;
wire   [15:0] layer2_out_V_data_8_V_dout;
wire    layer2_out_V_data_8_V_empty_n;
wire    layer2_out_V_data_9_V_full_n;
wire   [15:0] layer2_out_V_data_9_V_dout;
wire    layer2_out_V_data_9_V_empty_n;
wire    layer2_out_V_data_10_V_full_n;
wire   [15:0] layer2_out_V_data_10_V_dout;
wire    layer2_out_V_data_10_V_empty_n;
wire    layer2_out_V_data_11_V_full_n;
wire   [15:0] layer2_out_V_data_11_V_dout;
wire    layer2_out_V_data_11_V_empty_n;
wire    layer2_out_V_data_12_V_full_n;
wire   [15:0] layer2_out_V_data_12_V_dout;
wire    layer2_out_V_data_12_V_empty_n;
wire    layer2_out_V_data_13_V_full_n;
wire   [15:0] layer2_out_V_data_13_V_dout;
wire    layer2_out_V_data_13_V_empty_n;
wire    layer2_out_V_data_14_V_full_n;
wire   [15:0] layer2_out_V_data_14_V_dout;
wire    layer2_out_V_data_14_V_empty_n;
wire    layer2_out_V_data_15_V_full_n;
wire   [15:0] layer2_out_V_data_15_V_dout;
wire    layer2_out_V_data_15_V_empty_n;
wire    layer3_out_V_data_0_V_full_n;
wire   [15:0] layer3_out_V_data_0_V_dout;
wire    layer3_out_V_data_0_V_empty_n;
wire    layer3_out_V_data_1_V_full_n;
wire   [15:0] layer3_out_V_data_1_V_dout;
wire    layer3_out_V_data_1_V_empty_n;
wire    layer3_out_V_data_2_V_full_n;
wire   [15:0] layer3_out_V_data_2_V_dout;
wire    layer3_out_V_data_2_V_empty_n;
wire    layer3_out_V_data_3_V_full_n;
wire   [15:0] layer3_out_V_data_3_V_dout;
wire    layer3_out_V_data_3_V_empty_n;
wire    layer3_out_V_data_4_V_full_n;
wire   [15:0] layer3_out_V_data_4_V_dout;
wire    layer3_out_V_data_4_V_empty_n;
wire    layer3_out_V_data_5_V_full_n;
wire   [15:0] layer3_out_V_data_5_V_dout;
wire    layer3_out_V_data_5_V_empty_n;
wire    layer3_out_V_data_6_V_full_n;
wire   [15:0] layer3_out_V_data_6_V_dout;
wire    layer3_out_V_data_6_V_empty_n;
wire    layer3_out_V_data_7_V_full_n;
wire   [15:0] layer3_out_V_data_7_V_dout;
wire    layer3_out_V_data_7_V_empty_n;
wire    layer3_out_V_data_8_V_full_n;
wire   [15:0] layer3_out_V_data_8_V_dout;
wire    layer3_out_V_data_8_V_empty_n;
wire    layer3_out_V_data_9_V_full_n;
wire   [15:0] layer3_out_V_data_9_V_dout;
wire    layer3_out_V_data_9_V_empty_n;
wire    layer3_out_V_data_10_V_full_n;
wire   [15:0] layer3_out_V_data_10_V_dout;
wire    layer3_out_V_data_10_V_empty_n;
wire    layer3_out_V_data_11_V_full_n;
wire   [15:0] layer3_out_V_data_11_V_dout;
wire    layer3_out_V_data_11_V_empty_n;
wire    layer3_out_V_data_12_V_full_n;
wire   [15:0] layer3_out_V_data_12_V_dout;
wire    layer3_out_V_data_12_V_empty_n;
wire    layer3_out_V_data_13_V_full_n;
wire   [15:0] layer3_out_V_data_13_V_dout;
wire    layer3_out_V_data_13_V_empty_n;
wire    layer3_out_V_data_14_V_full_n;
wire   [15:0] layer3_out_V_data_14_V_dout;
wire    layer3_out_V_data_14_V_empty_n;
wire    layer3_out_V_data_15_V_full_n;
wire   [15:0] layer3_out_V_data_15_V_dout;
wire    layer3_out_V_data_15_V_empty_n;
wire    layer4_out_V_data_0_V_full_n;
wire   [15:0] layer4_out_V_data_0_V_dout;
wire    layer4_out_V_data_0_V_empty_n;
wire    layer4_out_V_data_1_V_full_n;
wire   [15:0] layer4_out_V_data_1_V_dout;
wire    layer4_out_V_data_1_V_empty_n;
wire    layer4_out_V_data_2_V_full_n;
wire   [15:0] layer4_out_V_data_2_V_dout;
wire    layer4_out_V_data_2_V_empty_n;
wire    layer4_out_V_data_3_V_full_n;
wire   [15:0] layer4_out_V_data_3_V_dout;
wire    layer4_out_V_data_3_V_empty_n;
wire    layer4_out_V_data_4_V_full_n;
wire   [15:0] layer4_out_V_data_4_V_dout;
wire    layer4_out_V_data_4_V_empty_n;
wire    layer4_out_V_data_5_V_full_n;
wire   [15:0] layer4_out_V_data_5_V_dout;
wire    layer4_out_V_data_5_V_empty_n;
wire    layer4_out_V_data_6_V_full_n;
wire   [15:0] layer4_out_V_data_6_V_dout;
wire    layer4_out_V_data_6_V_empty_n;
wire    layer4_out_V_data_7_V_full_n;
wire   [15:0] layer4_out_V_data_7_V_dout;
wire    layer4_out_V_data_7_V_empty_n;
wire    layer4_out_V_data_8_V_full_n;
wire   [15:0] layer4_out_V_data_8_V_dout;
wire    layer4_out_V_data_8_V_empty_n;
wire    layer4_out_V_data_9_V_full_n;
wire   [15:0] layer4_out_V_data_9_V_dout;
wire    layer4_out_V_data_9_V_empty_n;
wire    layer4_out_V_data_10_V_full_n;
wire   [15:0] layer4_out_V_data_10_V_dout;
wire    layer4_out_V_data_10_V_empty_n;
wire    layer4_out_V_data_11_V_full_n;
wire   [15:0] layer4_out_V_data_11_V_dout;
wire    layer4_out_V_data_11_V_empty_n;
wire    layer4_out_V_data_12_V_full_n;
wire   [15:0] layer4_out_V_data_12_V_dout;
wire    layer4_out_V_data_12_V_empty_n;
wire    layer4_out_V_data_13_V_full_n;
wire   [15:0] layer4_out_V_data_13_V_dout;
wire    layer4_out_V_data_13_V_empty_n;
wire    layer4_out_V_data_14_V_full_n;
wire   [15:0] layer4_out_V_data_14_V_dout;
wire    layer4_out_V_data_14_V_empty_n;
wire    layer4_out_V_data_15_V_full_n;
wire   [15:0] layer4_out_V_data_15_V_dout;
wire    layer4_out_V_data_15_V_empty_n;
wire    layer5_out_V_data_0_V_full_n;
wire   [15:0] layer5_out_V_data_0_V_dout;
wire    layer5_out_V_data_0_V_empty_n;
wire    layer5_out_V_data_1_V_full_n;
wire   [15:0] layer5_out_V_data_1_V_dout;
wire    layer5_out_V_data_1_V_empty_n;
wire    layer5_out_V_data_2_V_full_n;
wire   [15:0] layer5_out_V_data_2_V_dout;
wire    layer5_out_V_data_2_V_empty_n;
wire    layer5_out_V_data_3_V_full_n;
wire   [15:0] layer5_out_V_data_3_V_dout;
wire    layer5_out_V_data_3_V_empty_n;
wire    layer5_out_V_data_4_V_full_n;
wire   [15:0] layer5_out_V_data_4_V_dout;
wire    layer5_out_V_data_4_V_empty_n;
wire    layer5_out_V_data_5_V_full_n;
wire   [15:0] layer5_out_V_data_5_V_dout;
wire    layer5_out_V_data_5_V_empty_n;
wire    layer5_out_V_data_6_V_full_n;
wire   [15:0] layer5_out_V_data_6_V_dout;
wire    layer5_out_V_data_6_V_empty_n;
wire    layer5_out_V_data_7_V_full_n;
wire   [15:0] layer5_out_V_data_7_V_dout;
wire    layer5_out_V_data_7_V_empty_n;
wire    layer5_out_V_data_8_V_full_n;
wire   [15:0] layer5_out_V_data_8_V_dout;
wire    layer5_out_V_data_8_V_empty_n;
wire    layer5_out_V_data_9_V_full_n;
wire   [15:0] layer5_out_V_data_9_V_dout;
wire    layer5_out_V_data_9_V_empty_n;
wire    layer5_out_V_data_10_V_full_n;
wire   [15:0] layer5_out_V_data_10_V_dout;
wire    layer5_out_V_data_10_V_empty_n;
wire    layer5_out_V_data_11_V_full_n;
wire   [15:0] layer5_out_V_data_11_V_dout;
wire    layer5_out_V_data_11_V_empty_n;
wire    layer5_out_V_data_12_V_full_n;
wire   [15:0] layer5_out_V_data_12_V_dout;
wire    layer5_out_V_data_12_V_empty_n;
wire    layer5_out_V_data_13_V_full_n;
wire   [15:0] layer5_out_V_data_13_V_dout;
wire    layer5_out_V_data_13_V_empty_n;
wire    layer5_out_V_data_14_V_full_n;
wire   [15:0] layer5_out_V_data_14_V_dout;
wire    layer5_out_V_data_14_V_empty_n;
wire    layer5_out_V_data_15_V_full_n;
wire   [15:0] layer5_out_V_data_15_V_dout;
wire    layer5_out_V_data_15_V_empty_n;
wire    layer5_out_V_data_16_V_full_n;
wire   [15:0] layer5_out_V_data_16_V_dout;
wire    layer5_out_V_data_16_V_empty_n;
wire    layer5_out_V_data_17_V_full_n;
wire   [15:0] layer5_out_V_data_17_V_dout;
wire    layer5_out_V_data_17_V_empty_n;
wire    layer5_out_V_data_18_V_full_n;
wire   [15:0] layer5_out_V_data_18_V_dout;
wire    layer5_out_V_data_18_V_empty_n;
wire    layer5_out_V_data_19_V_full_n;
wire   [15:0] layer5_out_V_data_19_V_dout;
wire    layer5_out_V_data_19_V_empty_n;
wire    layer5_out_V_data_20_V_full_n;
wire   [15:0] layer5_out_V_data_20_V_dout;
wire    layer5_out_V_data_20_V_empty_n;
wire    layer5_out_V_data_21_V_full_n;
wire   [15:0] layer5_out_V_data_21_V_dout;
wire    layer5_out_V_data_21_V_empty_n;
wire    layer5_out_V_data_22_V_full_n;
wire   [15:0] layer5_out_V_data_22_V_dout;
wire    layer5_out_V_data_22_V_empty_n;
wire    layer5_out_V_data_23_V_full_n;
wire   [15:0] layer5_out_V_data_23_V_dout;
wire    layer5_out_V_data_23_V_empty_n;
wire    layer5_out_V_data_24_V_full_n;
wire   [15:0] layer5_out_V_data_24_V_dout;
wire    layer5_out_V_data_24_V_empty_n;
wire    layer5_out_V_data_25_V_full_n;
wire   [15:0] layer5_out_V_data_25_V_dout;
wire    layer5_out_V_data_25_V_empty_n;
wire    layer5_out_V_data_26_V_full_n;
wire   [15:0] layer5_out_V_data_26_V_dout;
wire    layer5_out_V_data_26_V_empty_n;
wire    layer5_out_V_data_27_V_full_n;
wire   [15:0] layer5_out_V_data_27_V_dout;
wire    layer5_out_V_data_27_V_empty_n;
wire    layer5_out_V_data_28_V_full_n;
wire   [15:0] layer5_out_V_data_28_V_dout;
wire    layer5_out_V_data_28_V_empty_n;
wire    layer5_out_V_data_29_V_full_n;
wire   [15:0] layer5_out_V_data_29_V_dout;
wire    layer5_out_V_data_29_V_empty_n;
wire    layer5_out_V_data_30_V_full_n;
wire   [15:0] layer5_out_V_data_30_V_dout;
wire    layer5_out_V_data_30_V_empty_n;
wire    layer5_out_V_data_31_V_full_n;
wire   [15:0] layer5_out_V_data_31_V_dout;
wire    layer5_out_V_data_31_V_empty_n;
wire    layer6_out_V_data_0_V_full_n;
wire   [15:0] layer6_out_V_data_0_V_dout;
wire    layer6_out_V_data_0_V_empty_n;
wire    layer6_out_V_data_1_V_full_n;
wire   [15:0] layer6_out_V_data_1_V_dout;
wire    layer6_out_V_data_1_V_empty_n;
wire    layer6_out_V_data_2_V_full_n;
wire   [15:0] layer6_out_V_data_2_V_dout;
wire    layer6_out_V_data_2_V_empty_n;
wire    layer6_out_V_data_3_V_full_n;
wire   [15:0] layer6_out_V_data_3_V_dout;
wire    layer6_out_V_data_3_V_empty_n;
wire    layer6_out_V_data_4_V_full_n;
wire   [15:0] layer6_out_V_data_4_V_dout;
wire    layer6_out_V_data_4_V_empty_n;
wire    layer6_out_V_data_5_V_full_n;
wire   [15:0] layer6_out_V_data_5_V_dout;
wire    layer6_out_V_data_5_V_empty_n;
wire    layer6_out_V_data_6_V_full_n;
wire   [15:0] layer6_out_V_data_6_V_dout;
wire    layer6_out_V_data_6_V_empty_n;
wire    layer6_out_V_data_7_V_full_n;
wire   [15:0] layer6_out_V_data_7_V_dout;
wire    layer6_out_V_data_7_V_empty_n;
wire    layer6_out_V_data_8_V_full_n;
wire   [15:0] layer6_out_V_data_8_V_dout;
wire    layer6_out_V_data_8_V_empty_n;
wire    layer6_out_V_data_9_V_full_n;
wire   [15:0] layer6_out_V_data_9_V_dout;
wire    layer6_out_V_data_9_V_empty_n;
wire    layer6_out_V_data_10_V_full_n;
wire   [15:0] layer6_out_V_data_10_V_dout;
wire    layer6_out_V_data_10_V_empty_n;
wire    layer6_out_V_data_11_V_full_n;
wire   [15:0] layer6_out_V_data_11_V_dout;
wire    layer6_out_V_data_11_V_empty_n;
wire    layer6_out_V_data_12_V_full_n;
wire   [15:0] layer6_out_V_data_12_V_dout;
wire    layer6_out_V_data_12_V_empty_n;
wire    layer6_out_V_data_13_V_full_n;
wire   [15:0] layer6_out_V_data_13_V_dout;
wire    layer6_out_V_data_13_V_empty_n;
wire    layer6_out_V_data_14_V_full_n;
wire   [15:0] layer6_out_V_data_14_V_dout;
wire    layer6_out_V_data_14_V_empty_n;
wire    layer6_out_V_data_15_V_full_n;
wire   [15:0] layer6_out_V_data_15_V_dout;
wire    layer6_out_V_data_15_V_empty_n;
wire    layer6_out_V_data_16_V_full_n;
wire   [15:0] layer6_out_V_data_16_V_dout;
wire    layer6_out_V_data_16_V_empty_n;
wire    layer6_out_V_data_17_V_full_n;
wire   [15:0] layer6_out_V_data_17_V_dout;
wire    layer6_out_V_data_17_V_empty_n;
wire    layer6_out_V_data_18_V_full_n;
wire   [15:0] layer6_out_V_data_18_V_dout;
wire    layer6_out_V_data_18_V_empty_n;
wire    layer6_out_V_data_19_V_full_n;
wire   [15:0] layer6_out_V_data_19_V_dout;
wire    layer6_out_V_data_19_V_empty_n;
wire    layer6_out_V_data_20_V_full_n;
wire   [15:0] layer6_out_V_data_20_V_dout;
wire    layer6_out_V_data_20_V_empty_n;
wire    layer6_out_V_data_21_V_full_n;
wire   [15:0] layer6_out_V_data_21_V_dout;
wire    layer6_out_V_data_21_V_empty_n;
wire    layer6_out_V_data_22_V_full_n;
wire   [15:0] layer6_out_V_data_22_V_dout;
wire    layer6_out_V_data_22_V_empty_n;
wire    layer6_out_V_data_23_V_full_n;
wire   [15:0] layer6_out_V_data_23_V_dout;
wire    layer6_out_V_data_23_V_empty_n;
wire    layer6_out_V_data_24_V_full_n;
wire   [15:0] layer6_out_V_data_24_V_dout;
wire    layer6_out_V_data_24_V_empty_n;
wire    layer6_out_V_data_25_V_full_n;
wire   [15:0] layer6_out_V_data_25_V_dout;
wire    layer6_out_V_data_25_V_empty_n;
wire    layer6_out_V_data_26_V_full_n;
wire   [15:0] layer6_out_V_data_26_V_dout;
wire    layer6_out_V_data_26_V_empty_n;
wire    layer6_out_V_data_27_V_full_n;
wire   [15:0] layer6_out_V_data_27_V_dout;
wire    layer6_out_V_data_27_V_empty_n;
wire    layer6_out_V_data_28_V_full_n;
wire   [15:0] layer6_out_V_data_28_V_dout;
wire    layer6_out_V_data_28_V_empty_n;
wire    layer6_out_V_data_29_V_full_n;
wire   [15:0] layer6_out_V_data_29_V_dout;
wire    layer6_out_V_data_29_V_empty_n;
wire    layer6_out_V_data_30_V_full_n;
wire   [15:0] layer6_out_V_data_30_V_dout;
wire    layer6_out_V_data_30_V_empty_n;
wire    layer6_out_V_data_31_V_full_n;
wire   [15:0] layer6_out_V_data_31_V_dout;
wire    layer6_out_V_data_31_V_empty_n;
wire    layer7_out_V_data_0_V_full_n;
wire   [15:0] layer7_out_V_data_0_V_dout;
wire    layer7_out_V_data_0_V_empty_n;
wire    layer7_out_V_data_1_V_full_n;
wire   [15:0] layer7_out_V_data_1_V_dout;
wire    layer7_out_V_data_1_V_empty_n;
wire    layer7_out_V_data_2_V_full_n;
wire   [15:0] layer7_out_V_data_2_V_dout;
wire    layer7_out_V_data_2_V_empty_n;
wire    layer7_out_V_data_3_V_full_n;
wire   [15:0] layer7_out_V_data_3_V_dout;
wire    layer7_out_V_data_3_V_empty_n;
wire    layer7_out_V_data_4_V_full_n;
wire   [15:0] layer7_out_V_data_4_V_dout;
wire    layer7_out_V_data_4_V_empty_n;
wire    layer7_out_V_data_5_V_full_n;
wire   [15:0] layer7_out_V_data_5_V_dout;
wire    layer7_out_V_data_5_V_empty_n;
wire    layer7_out_V_data_6_V_full_n;
wire   [15:0] layer7_out_V_data_6_V_dout;
wire    layer7_out_V_data_6_V_empty_n;
wire    layer7_out_V_data_7_V_full_n;
wire   [15:0] layer7_out_V_data_7_V_dout;
wire    layer7_out_V_data_7_V_empty_n;
wire    layer7_out_V_data_8_V_full_n;
wire   [15:0] layer7_out_V_data_8_V_dout;
wire    layer7_out_V_data_8_V_empty_n;
wire    layer7_out_V_data_9_V_full_n;
wire   [15:0] layer7_out_V_data_9_V_dout;
wire    layer7_out_V_data_9_V_empty_n;
wire    layer7_out_V_data_10_V_full_n;
wire   [15:0] layer7_out_V_data_10_V_dout;
wire    layer7_out_V_data_10_V_empty_n;
wire    layer7_out_V_data_11_V_full_n;
wire   [15:0] layer7_out_V_data_11_V_dout;
wire    layer7_out_V_data_11_V_empty_n;
wire    layer7_out_V_data_12_V_full_n;
wire   [15:0] layer7_out_V_data_12_V_dout;
wire    layer7_out_V_data_12_V_empty_n;
wire    layer7_out_V_data_13_V_full_n;
wire   [15:0] layer7_out_V_data_13_V_dout;
wire    layer7_out_V_data_13_V_empty_n;
wire    layer7_out_V_data_14_V_full_n;
wire   [15:0] layer7_out_V_data_14_V_dout;
wire    layer7_out_V_data_14_V_empty_n;
wire    layer7_out_V_data_15_V_full_n;
wire   [15:0] layer7_out_V_data_15_V_dout;
wire    layer7_out_V_data_15_V_empty_n;
wire    layer7_out_V_data_16_V_full_n;
wire   [15:0] layer7_out_V_data_16_V_dout;
wire    layer7_out_V_data_16_V_empty_n;
wire    layer7_out_V_data_17_V_full_n;
wire   [15:0] layer7_out_V_data_17_V_dout;
wire    layer7_out_V_data_17_V_empty_n;
wire    layer7_out_V_data_18_V_full_n;
wire   [15:0] layer7_out_V_data_18_V_dout;
wire    layer7_out_V_data_18_V_empty_n;
wire    layer7_out_V_data_19_V_full_n;
wire   [15:0] layer7_out_V_data_19_V_dout;
wire    layer7_out_V_data_19_V_empty_n;
wire    layer7_out_V_data_20_V_full_n;
wire   [15:0] layer7_out_V_data_20_V_dout;
wire    layer7_out_V_data_20_V_empty_n;
wire    layer7_out_V_data_21_V_full_n;
wire   [15:0] layer7_out_V_data_21_V_dout;
wire    layer7_out_V_data_21_V_empty_n;
wire    layer7_out_V_data_22_V_full_n;
wire   [15:0] layer7_out_V_data_22_V_dout;
wire    layer7_out_V_data_22_V_empty_n;
wire    layer7_out_V_data_23_V_full_n;
wire   [15:0] layer7_out_V_data_23_V_dout;
wire    layer7_out_V_data_23_V_empty_n;
wire    layer7_out_V_data_24_V_full_n;
wire   [15:0] layer7_out_V_data_24_V_dout;
wire    layer7_out_V_data_24_V_empty_n;
wire    layer7_out_V_data_25_V_full_n;
wire   [15:0] layer7_out_V_data_25_V_dout;
wire    layer7_out_V_data_25_V_empty_n;
wire    layer7_out_V_data_26_V_full_n;
wire   [15:0] layer7_out_V_data_26_V_dout;
wire    layer7_out_V_data_26_V_empty_n;
wire    layer7_out_V_data_27_V_full_n;
wire   [15:0] layer7_out_V_data_27_V_dout;
wire    layer7_out_V_data_27_V_empty_n;
wire    layer7_out_V_data_28_V_full_n;
wire   [15:0] layer7_out_V_data_28_V_dout;
wire    layer7_out_V_data_28_V_empty_n;
wire    layer7_out_V_data_29_V_full_n;
wire   [15:0] layer7_out_V_data_29_V_dout;
wire    layer7_out_V_data_29_V_empty_n;
wire    layer7_out_V_data_30_V_full_n;
wire   [15:0] layer7_out_V_data_30_V_dout;
wire    layer7_out_V_data_30_V_empty_n;
wire    layer7_out_V_data_31_V_full_n;
wire   [15:0] layer7_out_V_data_31_V_dout;
wire    layer7_out_V_data_31_V_empty_n;
wire    layer8_out_V_data_0_V_full_n;
wire   [15:0] layer8_out_V_data_0_V_dout;
wire    layer8_out_V_data_0_V_empty_n;
wire    layer8_out_V_data_1_V_full_n;
wire   [15:0] layer8_out_V_data_1_V_dout;
wire    layer8_out_V_data_1_V_empty_n;
wire    layer8_out_V_data_2_V_full_n;
wire   [15:0] layer8_out_V_data_2_V_dout;
wire    layer8_out_V_data_2_V_empty_n;
wire    layer8_out_V_data_3_V_full_n;
wire   [15:0] layer8_out_V_data_3_V_dout;
wire    layer8_out_V_data_3_V_empty_n;
wire    layer8_out_V_data_4_V_full_n;
wire   [15:0] layer8_out_V_data_4_V_dout;
wire    layer8_out_V_data_4_V_empty_n;
wire    layer8_out_V_data_5_V_full_n;
wire   [15:0] layer8_out_V_data_5_V_dout;
wire    layer8_out_V_data_5_V_empty_n;
wire    layer8_out_V_data_6_V_full_n;
wire   [15:0] layer8_out_V_data_6_V_dout;
wire    layer8_out_V_data_6_V_empty_n;
wire    layer8_out_V_data_7_V_full_n;
wire   [15:0] layer8_out_V_data_7_V_dout;
wire    layer8_out_V_data_7_V_empty_n;
wire    layer8_out_V_data_8_V_full_n;
wire   [15:0] layer8_out_V_data_8_V_dout;
wire    layer8_out_V_data_8_V_empty_n;
wire    layer8_out_V_data_9_V_full_n;
wire   [15:0] layer8_out_V_data_9_V_dout;
wire    layer8_out_V_data_9_V_empty_n;
wire    layer8_out_V_data_10_V_full_n;
wire   [15:0] layer8_out_V_data_10_V_dout;
wire    layer8_out_V_data_10_V_empty_n;
wire    layer8_out_V_data_11_V_full_n;
wire   [15:0] layer8_out_V_data_11_V_dout;
wire    layer8_out_V_data_11_V_empty_n;
wire    layer8_out_V_data_12_V_full_n;
wire   [15:0] layer8_out_V_data_12_V_dout;
wire    layer8_out_V_data_12_V_empty_n;
wire    layer8_out_V_data_13_V_full_n;
wire   [15:0] layer8_out_V_data_13_V_dout;
wire    layer8_out_V_data_13_V_empty_n;
wire    layer8_out_V_data_14_V_full_n;
wire   [15:0] layer8_out_V_data_14_V_dout;
wire    layer8_out_V_data_14_V_empty_n;
wire    layer8_out_V_data_15_V_full_n;
wire   [15:0] layer8_out_V_data_15_V_dout;
wire    layer8_out_V_data_15_V_empty_n;
wire    layer8_out_V_data_16_V_full_n;
wire   [15:0] layer8_out_V_data_16_V_dout;
wire    layer8_out_V_data_16_V_empty_n;
wire    layer8_out_V_data_17_V_full_n;
wire   [15:0] layer8_out_V_data_17_V_dout;
wire    layer8_out_V_data_17_V_empty_n;
wire    layer8_out_V_data_18_V_full_n;
wire   [15:0] layer8_out_V_data_18_V_dout;
wire    layer8_out_V_data_18_V_empty_n;
wire    layer8_out_V_data_19_V_full_n;
wire   [15:0] layer8_out_V_data_19_V_dout;
wire    layer8_out_V_data_19_V_empty_n;
wire    layer8_out_V_data_20_V_full_n;
wire   [15:0] layer8_out_V_data_20_V_dout;
wire    layer8_out_V_data_20_V_empty_n;
wire    layer8_out_V_data_21_V_full_n;
wire   [15:0] layer8_out_V_data_21_V_dout;
wire    layer8_out_V_data_21_V_empty_n;
wire    layer8_out_V_data_22_V_full_n;
wire   [15:0] layer8_out_V_data_22_V_dout;
wire    layer8_out_V_data_22_V_empty_n;
wire    layer8_out_V_data_23_V_full_n;
wire   [15:0] layer8_out_V_data_23_V_dout;
wire    layer8_out_V_data_23_V_empty_n;
wire    layer8_out_V_data_24_V_full_n;
wire   [15:0] layer8_out_V_data_24_V_dout;
wire    layer8_out_V_data_24_V_empty_n;
wire    layer8_out_V_data_25_V_full_n;
wire   [15:0] layer8_out_V_data_25_V_dout;
wire    layer8_out_V_data_25_V_empty_n;
wire    layer8_out_V_data_26_V_full_n;
wire   [15:0] layer8_out_V_data_26_V_dout;
wire    layer8_out_V_data_26_V_empty_n;
wire    layer8_out_V_data_27_V_full_n;
wire   [15:0] layer8_out_V_data_27_V_dout;
wire    layer8_out_V_data_27_V_empty_n;
wire    layer8_out_V_data_28_V_full_n;
wire   [15:0] layer8_out_V_data_28_V_dout;
wire    layer8_out_V_data_28_V_empty_n;
wire    layer8_out_V_data_29_V_full_n;
wire   [15:0] layer8_out_V_data_29_V_dout;
wire    layer8_out_V_data_29_V_empty_n;
wire    layer8_out_V_data_30_V_full_n;
wire   [15:0] layer8_out_V_data_30_V_dout;
wire    layer8_out_V_data_30_V_empty_n;
wire    layer8_out_V_data_31_V_full_n;
wire   [15:0] layer8_out_V_data_31_V_dout;
wire    layer8_out_V_data_31_V_empty_n;
wire    layer8_out_V_data_32_V_full_n;
wire   [15:0] layer8_out_V_data_32_V_dout;
wire    layer8_out_V_data_32_V_empty_n;
wire    layer8_out_V_data_33_V_full_n;
wire   [15:0] layer8_out_V_data_33_V_dout;
wire    layer8_out_V_data_33_V_empty_n;
wire    layer8_out_V_data_34_V_full_n;
wire   [15:0] layer8_out_V_data_34_V_dout;
wire    layer8_out_V_data_34_V_empty_n;
wire    layer8_out_V_data_35_V_full_n;
wire   [15:0] layer8_out_V_data_35_V_dout;
wire    layer8_out_V_data_35_V_empty_n;
wire    layer8_out_V_data_36_V_full_n;
wire   [15:0] layer8_out_V_data_36_V_dout;
wire    layer8_out_V_data_36_V_empty_n;
wire    layer8_out_V_data_37_V_full_n;
wire   [15:0] layer8_out_V_data_37_V_dout;
wire    layer8_out_V_data_37_V_empty_n;
wire    layer8_out_V_data_38_V_full_n;
wire   [15:0] layer8_out_V_data_38_V_dout;
wire    layer8_out_V_data_38_V_empty_n;
wire    layer8_out_V_data_39_V_full_n;
wire   [15:0] layer8_out_V_data_39_V_dout;
wire    layer8_out_V_data_39_V_empty_n;
wire    layer8_out_V_data_40_V_full_n;
wire   [15:0] layer8_out_V_data_40_V_dout;
wire    layer8_out_V_data_40_V_empty_n;
wire    layer8_out_V_data_41_V_full_n;
wire   [15:0] layer8_out_V_data_41_V_dout;
wire    layer8_out_V_data_41_V_empty_n;
wire    layer8_out_V_data_42_V_full_n;
wire   [15:0] layer8_out_V_data_42_V_dout;
wire    layer8_out_V_data_42_V_empty_n;
wire    layer8_out_V_data_43_V_full_n;
wire   [15:0] layer8_out_V_data_43_V_dout;
wire    layer8_out_V_data_43_V_empty_n;
wire    layer8_out_V_data_44_V_full_n;
wire   [15:0] layer8_out_V_data_44_V_dout;
wire    layer8_out_V_data_44_V_empty_n;
wire    layer8_out_V_data_45_V_full_n;
wire   [15:0] layer8_out_V_data_45_V_dout;
wire    layer8_out_V_data_45_V_empty_n;
wire    layer8_out_V_data_46_V_full_n;
wire   [15:0] layer8_out_V_data_46_V_dout;
wire    layer8_out_V_data_46_V_empty_n;
wire    layer8_out_V_data_47_V_full_n;
wire   [15:0] layer8_out_V_data_47_V_dout;
wire    layer8_out_V_data_47_V_empty_n;
wire    layer8_out_V_data_48_V_full_n;
wire   [15:0] layer8_out_V_data_48_V_dout;
wire    layer8_out_V_data_48_V_empty_n;
wire    layer8_out_V_data_49_V_full_n;
wire   [15:0] layer8_out_V_data_49_V_dout;
wire    layer8_out_V_data_49_V_empty_n;
wire    layer8_out_V_data_50_V_full_n;
wire   [15:0] layer8_out_V_data_50_V_dout;
wire    layer8_out_V_data_50_V_empty_n;
wire    layer8_out_V_data_51_V_full_n;
wire   [15:0] layer8_out_V_data_51_V_dout;
wire    layer8_out_V_data_51_V_empty_n;
wire    layer8_out_V_data_52_V_full_n;
wire   [15:0] layer8_out_V_data_52_V_dout;
wire    layer8_out_V_data_52_V_empty_n;
wire    layer8_out_V_data_53_V_full_n;
wire   [15:0] layer8_out_V_data_53_V_dout;
wire    layer8_out_V_data_53_V_empty_n;
wire    layer8_out_V_data_54_V_full_n;
wire   [15:0] layer8_out_V_data_54_V_dout;
wire    layer8_out_V_data_54_V_empty_n;
wire    layer8_out_V_data_55_V_full_n;
wire   [15:0] layer8_out_V_data_55_V_dout;
wire    layer8_out_V_data_55_V_empty_n;
wire    layer8_out_V_data_56_V_full_n;
wire   [15:0] layer8_out_V_data_56_V_dout;
wire    layer8_out_V_data_56_V_empty_n;
wire    layer8_out_V_data_57_V_full_n;
wire   [15:0] layer8_out_V_data_57_V_dout;
wire    layer8_out_V_data_57_V_empty_n;
wire    layer8_out_V_data_58_V_full_n;
wire   [15:0] layer8_out_V_data_58_V_dout;
wire    layer8_out_V_data_58_V_empty_n;
wire    layer8_out_V_data_59_V_full_n;
wire   [15:0] layer8_out_V_data_59_V_dout;
wire    layer8_out_V_data_59_V_empty_n;
wire    layer8_out_V_data_60_V_full_n;
wire   [15:0] layer8_out_V_data_60_V_dout;
wire    layer8_out_V_data_60_V_empty_n;
wire    layer8_out_V_data_61_V_full_n;
wire   [15:0] layer8_out_V_data_61_V_dout;
wire    layer8_out_V_data_61_V_empty_n;
wire    layer8_out_V_data_62_V_full_n;
wire   [15:0] layer8_out_V_data_62_V_dout;
wire    layer8_out_V_data_62_V_empty_n;
wire    layer8_out_V_data_63_V_full_n;
wire   [15:0] layer8_out_V_data_63_V_dout;
wire    layer8_out_V_data_63_V_empty_n;
wire    layer9_out_V_data_0_V_full_n;
wire   [15:0] layer9_out_V_data_0_V_dout;
wire    layer9_out_V_data_0_V_empty_n;
wire    layer9_out_V_data_1_V_full_n;
wire   [15:0] layer9_out_V_data_1_V_dout;
wire    layer9_out_V_data_1_V_empty_n;
wire    layer9_out_V_data_2_V_full_n;
wire   [15:0] layer9_out_V_data_2_V_dout;
wire    layer9_out_V_data_2_V_empty_n;
wire    layer9_out_V_data_3_V_full_n;
wire   [15:0] layer9_out_V_data_3_V_dout;
wire    layer9_out_V_data_3_V_empty_n;
wire    layer9_out_V_data_4_V_full_n;
wire   [15:0] layer9_out_V_data_4_V_dout;
wire    layer9_out_V_data_4_V_empty_n;
wire    layer9_out_V_data_5_V_full_n;
wire   [15:0] layer9_out_V_data_5_V_dout;
wire    layer9_out_V_data_5_V_empty_n;
wire    layer9_out_V_data_6_V_full_n;
wire   [15:0] layer9_out_V_data_6_V_dout;
wire    layer9_out_V_data_6_V_empty_n;
wire    layer9_out_V_data_7_V_full_n;
wire   [15:0] layer9_out_V_data_7_V_dout;
wire    layer9_out_V_data_7_V_empty_n;
wire    layer9_out_V_data_8_V_full_n;
wire   [15:0] layer9_out_V_data_8_V_dout;
wire    layer9_out_V_data_8_V_empty_n;
wire    layer9_out_V_data_9_V_full_n;
wire   [15:0] layer9_out_V_data_9_V_dout;
wire    layer9_out_V_data_9_V_empty_n;
wire    layer9_out_V_data_10_V_full_n;
wire   [15:0] layer9_out_V_data_10_V_dout;
wire    layer9_out_V_data_10_V_empty_n;
wire    layer9_out_V_data_11_V_full_n;
wire   [15:0] layer9_out_V_data_11_V_dout;
wire    layer9_out_V_data_11_V_empty_n;
wire    layer9_out_V_data_12_V_full_n;
wire   [15:0] layer9_out_V_data_12_V_dout;
wire    layer9_out_V_data_12_V_empty_n;
wire    layer9_out_V_data_13_V_full_n;
wire   [15:0] layer9_out_V_data_13_V_dout;
wire    layer9_out_V_data_13_V_empty_n;
wire    layer9_out_V_data_14_V_full_n;
wire   [15:0] layer9_out_V_data_14_V_dout;
wire    layer9_out_V_data_14_V_empty_n;
wire    layer9_out_V_data_15_V_full_n;
wire   [15:0] layer9_out_V_data_15_V_dout;
wire    layer9_out_V_data_15_V_empty_n;
wire    layer9_out_V_data_16_V_full_n;
wire   [15:0] layer9_out_V_data_16_V_dout;
wire    layer9_out_V_data_16_V_empty_n;
wire    layer9_out_V_data_17_V_full_n;
wire   [15:0] layer9_out_V_data_17_V_dout;
wire    layer9_out_V_data_17_V_empty_n;
wire    layer9_out_V_data_18_V_full_n;
wire   [15:0] layer9_out_V_data_18_V_dout;
wire    layer9_out_V_data_18_V_empty_n;
wire    layer9_out_V_data_19_V_full_n;
wire   [15:0] layer9_out_V_data_19_V_dout;
wire    layer9_out_V_data_19_V_empty_n;
wire    layer9_out_V_data_20_V_full_n;
wire   [15:0] layer9_out_V_data_20_V_dout;
wire    layer9_out_V_data_20_V_empty_n;
wire    layer9_out_V_data_21_V_full_n;
wire   [15:0] layer9_out_V_data_21_V_dout;
wire    layer9_out_V_data_21_V_empty_n;
wire    layer9_out_V_data_22_V_full_n;
wire   [15:0] layer9_out_V_data_22_V_dout;
wire    layer9_out_V_data_22_V_empty_n;
wire    layer9_out_V_data_23_V_full_n;
wire   [15:0] layer9_out_V_data_23_V_dout;
wire    layer9_out_V_data_23_V_empty_n;
wire    layer9_out_V_data_24_V_full_n;
wire   [15:0] layer9_out_V_data_24_V_dout;
wire    layer9_out_V_data_24_V_empty_n;
wire    layer9_out_V_data_25_V_full_n;
wire   [15:0] layer9_out_V_data_25_V_dout;
wire    layer9_out_V_data_25_V_empty_n;
wire    layer9_out_V_data_26_V_full_n;
wire   [15:0] layer9_out_V_data_26_V_dout;
wire    layer9_out_V_data_26_V_empty_n;
wire    layer9_out_V_data_27_V_full_n;
wire   [15:0] layer9_out_V_data_27_V_dout;
wire    layer9_out_V_data_27_V_empty_n;
wire    layer9_out_V_data_28_V_full_n;
wire   [15:0] layer9_out_V_data_28_V_dout;
wire    layer9_out_V_data_28_V_empty_n;
wire    layer9_out_V_data_29_V_full_n;
wire   [15:0] layer9_out_V_data_29_V_dout;
wire    layer9_out_V_data_29_V_empty_n;
wire    layer9_out_V_data_30_V_full_n;
wire   [15:0] layer9_out_V_data_30_V_dout;
wire    layer9_out_V_data_30_V_empty_n;
wire    layer9_out_V_data_31_V_full_n;
wire   [15:0] layer9_out_V_data_31_V_dout;
wire    layer9_out_V_data_31_V_empty_n;
wire    layer9_out_V_data_32_V_full_n;
wire   [15:0] layer9_out_V_data_32_V_dout;
wire    layer9_out_V_data_32_V_empty_n;
wire    layer9_out_V_data_33_V_full_n;
wire   [15:0] layer9_out_V_data_33_V_dout;
wire    layer9_out_V_data_33_V_empty_n;
wire    layer9_out_V_data_34_V_full_n;
wire   [15:0] layer9_out_V_data_34_V_dout;
wire    layer9_out_V_data_34_V_empty_n;
wire    layer9_out_V_data_35_V_full_n;
wire   [15:0] layer9_out_V_data_35_V_dout;
wire    layer9_out_V_data_35_V_empty_n;
wire    layer9_out_V_data_36_V_full_n;
wire   [15:0] layer9_out_V_data_36_V_dout;
wire    layer9_out_V_data_36_V_empty_n;
wire    layer9_out_V_data_37_V_full_n;
wire   [15:0] layer9_out_V_data_37_V_dout;
wire    layer9_out_V_data_37_V_empty_n;
wire    layer9_out_V_data_38_V_full_n;
wire   [15:0] layer9_out_V_data_38_V_dout;
wire    layer9_out_V_data_38_V_empty_n;
wire    layer9_out_V_data_39_V_full_n;
wire   [15:0] layer9_out_V_data_39_V_dout;
wire    layer9_out_V_data_39_V_empty_n;
wire    layer9_out_V_data_40_V_full_n;
wire   [15:0] layer9_out_V_data_40_V_dout;
wire    layer9_out_V_data_40_V_empty_n;
wire    layer9_out_V_data_41_V_full_n;
wire   [15:0] layer9_out_V_data_41_V_dout;
wire    layer9_out_V_data_41_V_empty_n;
wire    layer9_out_V_data_42_V_full_n;
wire   [15:0] layer9_out_V_data_42_V_dout;
wire    layer9_out_V_data_42_V_empty_n;
wire    layer9_out_V_data_43_V_full_n;
wire   [15:0] layer9_out_V_data_43_V_dout;
wire    layer9_out_V_data_43_V_empty_n;
wire    layer9_out_V_data_44_V_full_n;
wire   [15:0] layer9_out_V_data_44_V_dout;
wire    layer9_out_V_data_44_V_empty_n;
wire    layer9_out_V_data_45_V_full_n;
wire   [15:0] layer9_out_V_data_45_V_dout;
wire    layer9_out_V_data_45_V_empty_n;
wire    layer9_out_V_data_46_V_full_n;
wire   [15:0] layer9_out_V_data_46_V_dout;
wire    layer9_out_V_data_46_V_empty_n;
wire    layer9_out_V_data_47_V_full_n;
wire   [15:0] layer9_out_V_data_47_V_dout;
wire    layer9_out_V_data_47_V_empty_n;
wire    layer9_out_V_data_48_V_full_n;
wire   [15:0] layer9_out_V_data_48_V_dout;
wire    layer9_out_V_data_48_V_empty_n;
wire    layer9_out_V_data_49_V_full_n;
wire   [15:0] layer9_out_V_data_49_V_dout;
wire    layer9_out_V_data_49_V_empty_n;
wire    layer9_out_V_data_50_V_full_n;
wire   [15:0] layer9_out_V_data_50_V_dout;
wire    layer9_out_V_data_50_V_empty_n;
wire    layer9_out_V_data_51_V_full_n;
wire   [15:0] layer9_out_V_data_51_V_dout;
wire    layer9_out_V_data_51_V_empty_n;
wire    layer9_out_V_data_52_V_full_n;
wire   [15:0] layer9_out_V_data_52_V_dout;
wire    layer9_out_V_data_52_V_empty_n;
wire    layer9_out_V_data_53_V_full_n;
wire   [15:0] layer9_out_V_data_53_V_dout;
wire    layer9_out_V_data_53_V_empty_n;
wire    layer9_out_V_data_54_V_full_n;
wire   [15:0] layer9_out_V_data_54_V_dout;
wire    layer9_out_V_data_54_V_empty_n;
wire    layer9_out_V_data_55_V_full_n;
wire   [15:0] layer9_out_V_data_55_V_dout;
wire    layer9_out_V_data_55_V_empty_n;
wire    layer9_out_V_data_56_V_full_n;
wire   [15:0] layer9_out_V_data_56_V_dout;
wire    layer9_out_V_data_56_V_empty_n;
wire    layer9_out_V_data_57_V_full_n;
wire   [15:0] layer9_out_V_data_57_V_dout;
wire    layer9_out_V_data_57_V_empty_n;
wire    layer9_out_V_data_58_V_full_n;
wire   [15:0] layer9_out_V_data_58_V_dout;
wire    layer9_out_V_data_58_V_empty_n;
wire    layer9_out_V_data_59_V_full_n;
wire   [15:0] layer9_out_V_data_59_V_dout;
wire    layer9_out_V_data_59_V_empty_n;
wire    layer9_out_V_data_60_V_full_n;
wire   [15:0] layer9_out_V_data_60_V_dout;
wire    layer9_out_V_data_60_V_empty_n;
wire    layer9_out_V_data_61_V_full_n;
wire   [15:0] layer9_out_V_data_61_V_dout;
wire    layer9_out_V_data_61_V_empty_n;
wire    layer9_out_V_data_62_V_full_n;
wire   [15:0] layer9_out_V_data_62_V_dout;
wire    layer9_out_V_data_62_V_empty_n;
wire    layer9_out_V_data_63_V_full_n;
wire   [15:0] layer9_out_V_data_63_V_dout;
wire    layer9_out_V_data_63_V_empty_n;
wire    layer10_out_V_data_0_V_full_n;
wire   [15:0] layer10_out_V_data_0_V_dout;
wire    layer10_out_V_data_0_V_empty_n;
wire    layer10_out_V_data_1_V_full_n;
wire   [15:0] layer10_out_V_data_1_V_dout;
wire    layer10_out_V_data_1_V_empty_n;
wire    layer10_out_V_data_2_V_full_n;
wire   [15:0] layer10_out_V_data_2_V_dout;
wire    layer10_out_V_data_2_V_empty_n;
wire    layer10_out_V_data_3_V_full_n;
wire   [15:0] layer10_out_V_data_3_V_dout;
wire    layer10_out_V_data_3_V_empty_n;
wire    layer10_out_V_data_4_V_full_n;
wire   [15:0] layer10_out_V_data_4_V_dout;
wire    layer10_out_V_data_4_V_empty_n;
wire    layer10_out_V_data_5_V_full_n;
wire   [15:0] layer10_out_V_data_5_V_dout;
wire    layer10_out_V_data_5_V_empty_n;
wire    layer10_out_V_data_6_V_full_n;
wire   [15:0] layer10_out_V_data_6_V_dout;
wire    layer10_out_V_data_6_V_empty_n;
wire    layer10_out_V_data_7_V_full_n;
wire   [15:0] layer10_out_V_data_7_V_dout;
wire    layer10_out_V_data_7_V_empty_n;
wire    layer10_out_V_data_8_V_full_n;
wire   [15:0] layer10_out_V_data_8_V_dout;
wire    layer10_out_V_data_8_V_empty_n;
wire    layer10_out_V_data_9_V_full_n;
wire   [15:0] layer10_out_V_data_9_V_dout;
wire    layer10_out_V_data_9_V_empty_n;
wire    layer10_out_V_data_10_V_full_n;
wire   [15:0] layer10_out_V_data_10_V_dout;
wire    layer10_out_V_data_10_V_empty_n;
wire    layer10_out_V_data_11_V_full_n;
wire   [15:0] layer10_out_V_data_11_V_dout;
wire    layer10_out_V_data_11_V_empty_n;
wire    layer10_out_V_data_12_V_full_n;
wire   [15:0] layer10_out_V_data_12_V_dout;
wire    layer10_out_V_data_12_V_empty_n;
wire    layer10_out_V_data_13_V_full_n;
wire   [15:0] layer10_out_V_data_13_V_dout;
wire    layer10_out_V_data_13_V_empty_n;
wire    layer10_out_V_data_14_V_full_n;
wire   [15:0] layer10_out_V_data_14_V_dout;
wire    layer10_out_V_data_14_V_empty_n;
wire    layer10_out_V_data_15_V_full_n;
wire   [15:0] layer10_out_V_data_15_V_dout;
wire    layer10_out_V_data_15_V_empty_n;
wire    layer10_out_V_data_16_V_full_n;
wire   [15:0] layer10_out_V_data_16_V_dout;
wire    layer10_out_V_data_16_V_empty_n;
wire    layer10_out_V_data_17_V_full_n;
wire   [15:0] layer10_out_V_data_17_V_dout;
wire    layer10_out_V_data_17_V_empty_n;
wire    layer10_out_V_data_18_V_full_n;
wire   [15:0] layer10_out_V_data_18_V_dout;
wire    layer10_out_V_data_18_V_empty_n;
wire    layer10_out_V_data_19_V_full_n;
wire   [15:0] layer10_out_V_data_19_V_dout;
wire    layer10_out_V_data_19_V_empty_n;
wire    layer10_out_V_data_20_V_full_n;
wire   [15:0] layer10_out_V_data_20_V_dout;
wire    layer10_out_V_data_20_V_empty_n;
wire    layer10_out_V_data_21_V_full_n;
wire   [15:0] layer10_out_V_data_21_V_dout;
wire    layer10_out_V_data_21_V_empty_n;
wire    layer10_out_V_data_22_V_full_n;
wire   [15:0] layer10_out_V_data_22_V_dout;
wire    layer10_out_V_data_22_V_empty_n;
wire    layer10_out_V_data_23_V_full_n;
wire   [15:0] layer10_out_V_data_23_V_dout;
wire    layer10_out_V_data_23_V_empty_n;
wire    layer10_out_V_data_24_V_full_n;
wire   [15:0] layer10_out_V_data_24_V_dout;
wire    layer10_out_V_data_24_V_empty_n;
wire    layer10_out_V_data_25_V_full_n;
wire   [15:0] layer10_out_V_data_25_V_dout;
wire    layer10_out_V_data_25_V_empty_n;
wire    layer10_out_V_data_26_V_full_n;
wire   [15:0] layer10_out_V_data_26_V_dout;
wire    layer10_out_V_data_26_V_empty_n;
wire    layer10_out_V_data_27_V_full_n;
wire   [15:0] layer10_out_V_data_27_V_dout;
wire    layer10_out_V_data_27_V_empty_n;
wire    layer10_out_V_data_28_V_full_n;
wire   [15:0] layer10_out_V_data_28_V_dout;
wire    layer10_out_V_data_28_V_empty_n;
wire    layer10_out_V_data_29_V_full_n;
wire   [15:0] layer10_out_V_data_29_V_dout;
wire    layer10_out_V_data_29_V_empty_n;
wire    layer10_out_V_data_30_V_full_n;
wire   [15:0] layer10_out_V_data_30_V_dout;
wire    layer10_out_V_data_30_V_empty_n;
wire    layer10_out_V_data_31_V_full_n;
wire   [15:0] layer10_out_V_data_31_V_dout;
wire    layer10_out_V_data_31_V_empty_n;
wire    layer10_out_V_data_32_V_full_n;
wire   [15:0] layer10_out_V_data_32_V_dout;
wire    layer10_out_V_data_32_V_empty_n;
wire    layer10_out_V_data_33_V_full_n;
wire   [15:0] layer10_out_V_data_33_V_dout;
wire    layer10_out_V_data_33_V_empty_n;
wire    layer10_out_V_data_34_V_full_n;
wire   [15:0] layer10_out_V_data_34_V_dout;
wire    layer10_out_V_data_34_V_empty_n;
wire    layer10_out_V_data_35_V_full_n;
wire   [15:0] layer10_out_V_data_35_V_dout;
wire    layer10_out_V_data_35_V_empty_n;
wire    layer10_out_V_data_36_V_full_n;
wire   [15:0] layer10_out_V_data_36_V_dout;
wire    layer10_out_V_data_36_V_empty_n;
wire    layer10_out_V_data_37_V_full_n;
wire   [15:0] layer10_out_V_data_37_V_dout;
wire    layer10_out_V_data_37_V_empty_n;
wire    layer10_out_V_data_38_V_full_n;
wire   [15:0] layer10_out_V_data_38_V_dout;
wire    layer10_out_V_data_38_V_empty_n;
wire    layer10_out_V_data_39_V_full_n;
wire   [15:0] layer10_out_V_data_39_V_dout;
wire    layer10_out_V_data_39_V_empty_n;
wire    layer10_out_V_data_40_V_full_n;
wire   [15:0] layer10_out_V_data_40_V_dout;
wire    layer10_out_V_data_40_V_empty_n;
wire    layer10_out_V_data_41_V_full_n;
wire   [15:0] layer10_out_V_data_41_V_dout;
wire    layer10_out_V_data_41_V_empty_n;
wire    layer10_out_V_data_42_V_full_n;
wire   [15:0] layer10_out_V_data_42_V_dout;
wire    layer10_out_V_data_42_V_empty_n;
wire    layer10_out_V_data_43_V_full_n;
wire   [15:0] layer10_out_V_data_43_V_dout;
wire    layer10_out_V_data_43_V_empty_n;
wire    layer10_out_V_data_44_V_full_n;
wire   [15:0] layer10_out_V_data_44_V_dout;
wire    layer10_out_V_data_44_V_empty_n;
wire    layer10_out_V_data_45_V_full_n;
wire   [15:0] layer10_out_V_data_45_V_dout;
wire    layer10_out_V_data_45_V_empty_n;
wire    layer10_out_V_data_46_V_full_n;
wire   [15:0] layer10_out_V_data_46_V_dout;
wire    layer10_out_V_data_46_V_empty_n;
wire    layer10_out_V_data_47_V_full_n;
wire   [15:0] layer10_out_V_data_47_V_dout;
wire    layer10_out_V_data_47_V_empty_n;
wire    layer10_out_V_data_48_V_full_n;
wire   [15:0] layer10_out_V_data_48_V_dout;
wire    layer10_out_V_data_48_V_empty_n;
wire    layer10_out_V_data_49_V_full_n;
wire   [15:0] layer10_out_V_data_49_V_dout;
wire    layer10_out_V_data_49_V_empty_n;
wire    layer10_out_V_data_50_V_full_n;
wire   [15:0] layer10_out_V_data_50_V_dout;
wire    layer10_out_V_data_50_V_empty_n;
wire    layer10_out_V_data_51_V_full_n;
wire   [15:0] layer10_out_V_data_51_V_dout;
wire    layer10_out_V_data_51_V_empty_n;
wire    layer10_out_V_data_52_V_full_n;
wire   [15:0] layer10_out_V_data_52_V_dout;
wire    layer10_out_V_data_52_V_empty_n;
wire    layer10_out_V_data_53_V_full_n;
wire   [15:0] layer10_out_V_data_53_V_dout;
wire    layer10_out_V_data_53_V_empty_n;
wire    layer10_out_V_data_54_V_full_n;
wire   [15:0] layer10_out_V_data_54_V_dout;
wire    layer10_out_V_data_54_V_empty_n;
wire    layer10_out_V_data_55_V_full_n;
wire   [15:0] layer10_out_V_data_55_V_dout;
wire    layer10_out_V_data_55_V_empty_n;
wire    layer10_out_V_data_56_V_full_n;
wire   [15:0] layer10_out_V_data_56_V_dout;
wire    layer10_out_V_data_56_V_empty_n;
wire    layer10_out_V_data_57_V_full_n;
wire   [15:0] layer10_out_V_data_57_V_dout;
wire    layer10_out_V_data_57_V_empty_n;
wire    layer10_out_V_data_58_V_full_n;
wire   [15:0] layer10_out_V_data_58_V_dout;
wire    layer10_out_V_data_58_V_empty_n;
wire    layer10_out_V_data_59_V_full_n;
wire   [15:0] layer10_out_V_data_59_V_dout;
wire    layer10_out_V_data_59_V_empty_n;
wire    layer10_out_V_data_60_V_full_n;
wire   [15:0] layer10_out_V_data_60_V_dout;
wire    layer10_out_V_data_60_V_empty_n;
wire    layer10_out_V_data_61_V_full_n;
wire   [15:0] layer10_out_V_data_61_V_dout;
wire    layer10_out_V_data_61_V_empty_n;
wire    layer10_out_V_data_62_V_full_n;
wire   [15:0] layer10_out_V_data_62_V_dout;
wire    layer10_out_V_data_62_V_empty_n;
wire    layer10_out_V_data_63_V_full_n;
wire   [15:0] layer10_out_V_data_63_V_dout;
wire    layer10_out_V_data_63_V_empty_n;
wire    layer12_out_V_data_0_V_full_n;
wire   [15:0] layer12_out_V_data_0_V_dout;
wire    layer12_out_V_data_0_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_Block_proc_U0_ap_ready;
wire    ap_sync_Block_proc_U0_ap_ready;
reg   [1:0] Block_proc_U0_ap_ready_count;
reg    ap_sync_reg_conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready;
wire    ap_sync_conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready;
reg   [1:0] conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready_count;
wire    Block_proc_U0_start_full_n;
wire    Block_proc_U0_start_write;
wire   [0:0] start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_din;
wire    start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_full_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_dout;
wire    start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_empty_n;
wire   [0:0] start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_din;
wire    start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_full_n;
wire   [0:0] start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_dout;
wire    start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_empty_n;
wire   [0:0] start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_din;
wire    start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_full_n;
wire   [0:0] start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_dout;
wire    start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_empty_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_din;
wire    start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_full_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_dout;
wire    start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_empty_n;
wire   [0:0] start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_din;
wire    start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_full_n;
wire   [0:0] start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_dout;
wire    start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_empty_n;
wire   [0:0] start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_din;
wire    start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_full_n;
wire   [0:0] start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_dout;
wire    start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_empty_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_din;
wire    start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_full_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_dout;
wire    start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_empty_n;
wire   [0:0] start_for_global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_din;
wire    start_for_global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_full_n;
wire   [0:0] start_for_global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_dout;
wire    start_for_global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_empty_n;
wire   [0:0] start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_din;
wire    start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_full_n;
wire   [0:0] start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_dout;
wire    start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_empty_n;
wire   [0:0] start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_din;
wire    start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_full_n;
wire   [0:0] start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_dout;
wire    start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_empty_n;
wire    sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_start_full_n;
wire    sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_Block_proc_U0_ap_ready = 1'b0;
#0 Block_proc_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready = 1'b0;
#0 conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready_count = 2'd0;
end

Block_proc Block_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_proc_U0_ap_start),
    .ap_done(Block_proc_U0_ap_done),
    .ap_continue(Block_proc_U0_ap_continue),
    .ap_idle(Block_proc_U0_ap_idle),
    .ap_ready(Block_proc_U0_ap_ready),
    .const_size_in_1(Block_proc_U0_const_size_in_1),
    .const_size_in_1_ap_vld(Block_proc_U0_const_size_in_1_ap_vld),
    .const_size_out_1(Block_proc_U0_const_size_out_1),
    .const_size_out_1_ap_vld(Block_proc_U0_const_size_out_1_ap_vld)
);

conv_1d_cl_array_array_ap_fixed_16u_config2_s conv_1d_cl_array_array_ap_fixed_16u_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_start),
    .start_full_n(start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_full_n),
    .ap_done(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_done),
    .ap_continue(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_continue),
    .ap_idle(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_idle),
    .ap_ready(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready),
    .start_out(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_start_out),
    .start_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_start_write),
    .data_V_data_V_TDATA(conv1d_input_V_data_0_V_TDATA),
    .data_V_data_V_TVALID(conv1d_input_V_data_0_V_TVALID),
    .data_V_data_V_TREADY(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_data_V_data_V_TREADY),
    .res_V_data_0_V_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer2_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer2_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer2_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer2_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer2_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer2_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer2_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer2_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_7_V_write),
    .res_V_data_8_V_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_8_V_din),
    .res_V_data_8_V_full_n(layer2_out_V_data_8_V_full_n),
    .res_V_data_8_V_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_8_V_write),
    .res_V_data_9_V_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_9_V_din),
    .res_V_data_9_V_full_n(layer2_out_V_data_9_V_full_n),
    .res_V_data_9_V_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_9_V_write),
    .res_V_data_10_V_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_10_V_din),
    .res_V_data_10_V_full_n(layer2_out_V_data_10_V_full_n),
    .res_V_data_10_V_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_10_V_write),
    .res_V_data_11_V_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_11_V_din),
    .res_V_data_11_V_full_n(layer2_out_V_data_11_V_full_n),
    .res_V_data_11_V_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_11_V_write),
    .res_V_data_12_V_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_12_V_din),
    .res_V_data_12_V_full_n(layer2_out_V_data_12_V_full_n),
    .res_V_data_12_V_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_12_V_write),
    .res_V_data_13_V_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_13_V_din),
    .res_V_data_13_V_full_n(layer2_out_V_data_13_V_full_n),
    .res_V_data_13_V_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_13_V_write),
    .res_V_data_14_V_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_14_V_din),
    .res_V_data_14_V_full_n(layer2_out_V_data_14_V_full_n),
    .res_V_data_14_V_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_14_V_write),
    .res_V_data_15_V_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_15_V_din),
    .res_V_data_15_V_full_n(layer2_out_V_data_15_V_full_n),
    .res_V_data_15_V_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_15_V_write)
);

relu_array_array_ap_fixed_16u_relu_config3_s relu_array_array_ap_fixed_16u_relu_config3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_array_ap_fixed_16u_relu_config3_U0_ap_start),
    .start_full_n(start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_full_n),
    .ap_done(relu_array_array_ap_fixed_16u_relu_config3_U0_ap_done),
    .ap_continue(relu_array_array_ap_fixed_16u_relu_config3_U0_ap_continue),
    .ap_idle(relu_array_array_ap_fixed_16u_relu_config3_U0_ap_idle),
    .ap_ready(relu_array_array_ap_fixed_16u_relu_config3_U0_ap_ready),
    .start_out(relu_array_array_ap_fixed_16u_relu_config3_U0_start_out),
    .start_write(relu_array_array_ap_fixed_16u_relu_config3_U0_start_write),
    .data_V_data_0_V_dout(layer2_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer2_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer2_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer2_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer2_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer2_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer2_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer2_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer2_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer2_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer2_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer2_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer2_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer2_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer2_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer2_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_7_V_read),
    .data_V_data_8_V_dout(layer2_out_V_data_8_V_dout),
    .data_V_data_8_V_empty_n(layer2_out_V_data_8_V_empty_n),
    .data_V_data_8_V_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_8_V_read),
    .data_V_data_9_V_dout(layer2_out_V_data_9_V_dout),
    .data_V_data_9_V_empty_n(layer2_out_V_data_9_V_empty_n),
    .data_V_data_9_V_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_9_V_read),
    .data_V_data_10_V_dout(layer2_out_V_data_10_V_dout),
    .data_V_data_10_V_empty_n(layer2_out_V_data_10_V_empty_n),
    .data_V_data_10_V_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_10_V_read),
    .data_V_data_11_V_dout(layer2_out_V_data_11_V_dout),
    .data_V_data_11_V_empty_n(layer2_out_V_data_11_V_empty_n),
    .data_V_data_11_V_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_11_V_read),
    .data_V_data_12_V_dout(layer2_out_V_data_12_V_dout),
    .data_V_data_12_V_empty_n(layer2_out_V_data_12_V_empty_n),
    .data_V_data_12_V_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_12_V_read),
    .data_V_data_13_V_dout(layer2_out_V_data_13_V_dout),
    .data_V_data_13_V_empty_n(layer2_out_V_data_13_V_empty_n),
    .data_V_data_13_V_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_13_V_read),
    .data_V_data_14_V_dout(layer2_out_V_data_14_V_dout),
    .data_V_data_14_V_empty_n(layer2_out_V_data_14_V_empty_n),
    .data_V_data_14_V_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_14_V_read),
    .data_V_data_15_V_dout(layer2_out_V_data_15_V_dout),
    .data_V_data_15_V_empty_n(layer2_out_V_data_15_V_empty_n),
    .data_V_data_15_V_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_15_V_read),
    .res_V_data_0_V_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer3_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer3_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer3_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer3_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer3_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer3_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer3_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer3_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_7_V_write),
    .res_V_data_8_V_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_8_V_din),
    .res_V_data_8_V_full_n(layer3_out_V_data_8_V_full_n),
    .res_V_data_8_V_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_8_V_write),
    .res_V_data_9_V_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_9_V_din),
    .res_V_data_9_V_full_n(layer3_out_V_data_9_V_full_n),
    .res_V_data_9_V_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_9_V_write),
    .res_V_data_10_V_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_10_V_din),
    .res_V_data_10_V_full_n(layer3_out_V_data_10_V_full_n),
    .res_V_data_10_V_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_10_V_write),
    .res_V_data_11_V_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_11_V_din),
    .res_V_data_11_V_full_n(layer3_out_V_data_11_V_full_n),
    .res_V_data_11_V_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_11_V_write),
    .res_V_data_12_V_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_12_V_din),
    .res_V_data_12_V_full_n(layer3_out_V_data_12_V_full_n),
    .res_V_data_12_V_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_12_V_write),
    .res_V_data_13_V_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_13_V_din),
    .res_V_data_13_V_full_n(layer3_out_V_data_13_V_full_n),
    .res_V_data_13_V_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_13_V_write),
    .res_V_data_14_V_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_14_V_din),
    .res_V_data_14_V_full_n(layer3_out_V_data_14_V_full_n),
    .res_V_data_14_V_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_14_V_write),
    .res_V_data_15_V_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_15_V_din),
    .res_V_data_15_V_full_n(layer3_out_V_data_15_V_full_n),
    .res_V_data_15_V_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_15_V_write)
);

pooling1d_cl_array_array_ap_fixed_16u_config4_s pooling1d_cl_array_array_ap_fixed_16u_config4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_ap_start),
    .start_full_n(start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_full_n),
    .ap_done(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_ap_done),
    .ap_continue(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_ap_continue),
    .ap_idle(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_ap_idle),
    .ap_ready(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_ap_ready),
    .start_out(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_start_out),
    .start_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_start_write),
    .data_V_data_0_V_dout(layer3_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer3_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer3_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer3_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer3_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer3_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer3_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer3_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer3_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer3_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer3_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer3_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer3_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer3_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer3_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer3_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_7_V_read),
    .data_V_data_8_V_dout(layer3_out_V_data_8_V_dout),
    .data_V_data_8_V_empty_n(layer3_out_V_data_8_V_empty_n),
    .data_V_data_8_V_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_8_V_read),
    .data_V_data_9_V_dout(layer3_out_V_data_9_V_dout),
    .data_V_data_9_V_empty_n(layer3_out_V_data_9_V_empty_n),
    .data_V_data_9_V_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_9_V_read),
    .data_V_data_10_V_dout(layer3_out_V_data_10_V_dout),
    .data_V_data_10_V_empty_n(layer3_out_V_data_10_V_empty_n),
    .data_V_data_10_V_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_10_V_read),
    .data_V_data_11_V_dout(layer3_out_V_data_11_V_dout),
    .data_V_data_11_V_empty_n(layer3_out_V_data_11_V_empty_n),
    .data_V_data_11_V_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_11_V_read),
    .data_V_data_12_V_dout(layer3_out_V_data_12_V_dout),
    .data_V_data_12_V_empty_n(layer3_out_V_data_12_V_empty_n),
    .data_V_data_12_V_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_12_V_read),
    .data_V_data_13_V_dout(layer3_out_V_data_13_V_dout),
    .data_V_data_13_V_empty_n(layer3_out_V_data_13_V_empty_n),
    .data_V_data_13_V_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_13_V_read),
    .data_V_data_14_V_dout(layer3_out_V_data_14_V_dout),
    .data_V_data_14_V_empty_n(layer3_out_V_data_14_V_empty_n),
    .data_V_data_14_V_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_14_V_read),
    .data_V_data_15_V_dout(layer3_out_V_data_15_V_dout),
    .data_V_data_15_V_empty_n(layer3_out_V_data_15_V_empty_n),
    .data_V_data_15_V_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_15_V_read),
    .res_V_data_0_V_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer4_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer4_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer4_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer4_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer4_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer4_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer4_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer4_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_7_V_write),
    .res_V_data_8_V_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_8_V_din),
    .res_V_data_8_V_full_n(layer4_out_V_data_8_V_full_n),
    .res_V_data_8_V_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_8_V_write),
    .res_V_data_9_V_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_9_V_din),
    .res_V_data_9_V_full_n(layer4_out_V_data_9_V_full_n),
    .res_V_data_9_V_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_9_V_write),
    .res_V_data_10_V_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_10_V_din),
    .res_V_data_10_V_full_n(layer4_out_V_data_10_V_full_n),
    .res_V_data_10_V_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_10_V_write),
    .res_V_data_11_V_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_11_V_din),
    .res_V_data_11_V_full_n(layer4_out_V_data_11_V_full_n),
    .res_V_data_11_V_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_11_V_write),
    .res_V_data_12_V_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_12_V_din),
    .res_V_data_12_V_full_n(layer4_out_V_data_12_V_full_n),
    .res_V_data_12_V_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_12_V_write),
    .res_V_data_13_V_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_13_V_din),
    .res_V_data_13_V_full_n(layer4_out_V_data_13_V_full_n),
    .res_V_data_13_V_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_13_V_write),
    .res_V_data_14_V_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_14_V_din),
    .res_V_data_14_V_full_n(layer4_out_V_data_14_V_full_n),
    .res_V_data_14_V_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_14_V_write),
    .res_V_data_15_V_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_15_V_din),
    .res_V_data_15_V_full_n(layer4_out_V_data_15_V_full_n),
    .res_V_data_15_V_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_15_V_write)
);

conv_1d_cl_array_array_ap_fixed_32u_config5_s conv_1d_cl_array_array_ap_fixed_32u_config5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_ap_start),
    .start_full_n(start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_full_n),
    .ap_done(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_ap_done),
    .ap_continue(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_ap_continue),
    .ap_idle(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_ap_idle),
    .ap_ready(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_ap_ready),
    .start_out(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_start_out),
    .start_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_start_write),
    .data_V_data_0_V_dout(layer4_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer4_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer4_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer4_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer4_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer4_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer4_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer4_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer4_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer4_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer4_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer4_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer4_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer4_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer4_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer4_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_7_V_read),
    .data_V_data_8_V_dout(layer4_out_V_data_8_V_dout),
    .data_V_data_8_V_empty_n(layer4_out_V_data_8_V_empty_n),
    .data_V_data_8_V_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_8_V_read),
    .data_V_data_9_V_dout(layer4_out_V_data_9_V_dout),
    .data_V_data_9_V_empty_n(layer4_out_V_data_9_V_empty_n),
    .data_V_data_9_V_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_9_V_read),
    .data_V_data_10_V_dout(layer4_out_V_data_10_V_dout),
    .data_V_data_10_V_empty_n(layer4_out_V_data_10_V_empty_n),
    .data_V_data_10_V_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_10_V_read),
    .data_V_data_11_V_dout(layer4_out_V_data_11_V_dout),
    .data_V_data_11_V_empty_n(layer4_out_V_data_11_V_empty_n),
    .data_V_data_11_V_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_11_V_read),
    .data_V_data_12_V_dout(layer4_out_V_data_12_V_dout),
    .data_V_data_12_V_empty_n(layer4_out_V_data_12_V_empty_n),
    .data_V_data_12_V_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_12_V_read),
    .data_V_data_13_V_dout(layer4_out_V_data_13_V_dout),
    .data_V_data_13_V_empty_n(layer4_out_V_data_13_V_empty_n),
    .data_V_data_13_V_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_13_V_read),
    .data_V_data_14_V_dout(layer4_out_V_data_14_V_dout),
    .data_V_data_14_V_empty_n(layer4_out_V_data_14_V_empty_n),
    .data_V_data_14_V_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_14_V_read),
    .data_V_data_15_V_dout(layer4_out_V_data_15_V_dout),
    .data_V_data_15_V_empty_n(layer4_out_V_data_15_V_empty_n),
    .data_V_data_15_V_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_15_V_read),
    .res_V_data_0_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer5_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer5_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer5_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer5_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer5_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer5_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer5_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer5_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_7_V_write),
    .res_V_data_8_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_8_V_din),
    .res_V_data_8_V_full_n(layer5_out_V_data_8_V_full_n),
    .res_V_data_8_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_8_V_write),
    .res_V_data_9_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_9_V_din),
    .res_V_data_9_V_full_n(layer5_out_V_data_9_V_full_n),
    .res_V_data_9_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_9_V_write),
    .res_V_data_10_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_10_V_din),
    .res_V_data_10_V_full_n(layer5_out_V_data_10_V_full_n),
    .res_V_data_10_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_10_V_write),
    .res_V_data_11_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_11_V_din),
    .res_V_data_11_V_full_n(layer5_out_V_data_11_V_full_n),
    .res_V_data_11_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_11_V_write),
    .res_V_data_12_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_12_V_din),
    .res_V_data_12_V_full_n(layer5_out_V_data_12_V_full_n),
    .res_V_data_12_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_12_V_write),
    .res_V_data_13_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_13_V_din),
    .res_V_data_13_V_full_n(layer5_out_V_data_13_V_full_n),
    .res_V_data_13_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_13_V_write),
    .res_V_data_14_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_14_V_din),
    .res_V_data_14_V_full_n(layer5_out_V_data_14_V_full_n),
    .res_V_data_14_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_14_V_write),
    .res_V_data_15_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_15_V_din),
    .res_V_data_15_V_full_n(layer5_out_V_data_15_V_full_n),
    .res_V_data_15_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_15_V_write),
    .res_V_data_16_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_16_V_din),
    .res_V_data_16_V_full_n(layer5_out_V_data_16_V_full_n),
    .res_V_data_16_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_16_V_write),
    .res_V_data_17_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_17_V_din),
    .res_V_data_17_V_full_n(layer5_out_V_data_17_V_full_n),
    .res_V_data_17_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_17_V_write),
    .res_V_data_18_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_18_V_din),
    .res_V_data_18_V_full_n(layer5_out_V_data_18_V_full_n),
    .res_V_data_18_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_18_V_write),
    .res_V_data_19_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_19_V_din),
    .res_V_data_19_V_full_n(layer5_out_V_data_19_V_full_n),
    .res_V_data_19_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_19_V_write),
    .res_V_data_20_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_20_V_din),
    .res_V_data_20_V_full_n(layer5_out_V_data_20_V_full_n),
    .res_V_data_20_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_20_V_write),
    .res_V_data_21_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_21_V_din),
    .res_V_data_21_V_full_n(layer5_out_V_data_21_V_full_n),
    .res_V_data_21_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_21_V_write),
    .res_V_data_22_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_22_V_din),
    .res_V_data_22_V_full_n(layer5_out_V_data_22_V_full_n),
    .res_V_data_22_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_22_V_write),
    .res_V_data_23_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_23_V_din),
    .res_V_data_23_V_full_n(layer5_out_V_data_23_V_full_n),
    .res_V_data_23_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_23_V_write),
    .res_V_data_24_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_24_V_din),
    .res_V_data_24_V_full_n(layer5_out_V_data_24_V_full_n),
    .res_V_data_24_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_24_V_write),
    .res_V_data_25_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_25_V_din),
    .res_V_data_25_V_full_n(layer5_out_V_data_25_V_full_n),
    .res_V_data_25_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_25_V_write),
    .res_V_data_26_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_26_V_din),
    .res_V_data_26_V_full_n(layer5_out_V_data_26_V_full_n),
    .res_V_data_26_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_26_V_write),
    .res_V_data_27_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_27_V_din),
    .res_V_data_27_V_full_n(layer5_out_V_data_27_V_full_n),
    .res_V_data_27_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_27_V_write),
    .res_V_data_28_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_28_V_din),
    .res_V_data_28_V_full_n(layer5_out_V_data_28_V_full_n),
    .res_V_data_28_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_28_V_write),
    .res_V_data_29_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_29_V_din),
    .res_V_data_29_V_full_n(layer5_out_V_data_29_V_full_n),
    .res_V_data_29_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_29_V_write),
    .res_V_data_30_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_30_V_din),
    .res_V_data_30_V_full_n(layer5_out_V_data_30_V_full_n),
    .res_V_data_30_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_30_V_write),
    .res_V_data_31_V_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_31_V_din),
    .res_V_data_31_V_full_n(layer5_out_V_data_31_V_full_n),
    .res_V_data_31_V_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_31_V_write)
);

relu_array_array_ap_fixed_32u_relu_config6_s relu_array_array_ap_fixed_32u_relu_config6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_array_ap_fixed_32u_relu_config6_U0_ap_start),
    .start_full_n(start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_full_n),
    .ap_done(relu_array_array_ap_fixed_32u_relu_config6_U0_ap_done),
    .ap_continue(relu_array_array_ap_fixed_32u_relu_config6_U0_ap_continue),
    .ap_idle(relu_array_array_ap_fixed_32u_relu_config6_U0_ap_idle),
    .ap_ready(relu_array_array_ap_fixed_32u_relu_config6_U0_ap_ready),
    .start_out(relu_array_array_ap_fixed_32u_relu_config6_U0_start_out),
    .start_write(relu_array_array_ap_fixed_32u_relu_config6_U0_start_write),
    .data_V_data_0_V_dout(layer5_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer5_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer5_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer5_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer5_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer5_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer5_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer5_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer5_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer5_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer5_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer5_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer5_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer5_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer5_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer5_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_7_V_read),
    .data_V_data_8_V_dout(layer5_out_V_data_8_V_dout),
    .data_V_data_8_V_empty_n(layer5_out_V_data_8_V_empty_n),
    .data_V_data_8_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_8_V_read),
    .data_V_data_9_V_dout(layer5_out_V_data_9_V_dout),
    .data_V_data_9_V_empty_n(layer5_out_V_data_9_V_empty_n),
    .data_V_data_9_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_9_V_read),
    .data_V_data_10_V_dout(layer5_out_V_data_10_V_dout),
    .data_V_data_10_V_empty_n(layer5_out_V_data_10_V_empty_n),
    .data_V_data_10_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_10_V_read),
    .data_V_data_11_V_dout(layer5_out_V_data_11_V_dout),
    .data_V_data_11_V_empty_n(layer5_out_V_data_11_V_empty_n),
    .data_V_data_11_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_11_V_read),
    .data_V_data_12_V_dout(layer5_out_V_data_12_V_dout),
    .data_V_data_12_V_empty_n(layer5_out_V_data_12_V_empty_n),
    .data_V_data_12_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_12_V_read),
    .data_V_data_13_V_dout(layer5_out_V_data_13_V_dout),
    .data_V_data_13_V_empty_n(layer5_out_V_data_13_V_empty_n),
    .data_V_data_13_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_13_V_read),
    .data_V_data_14_V_dout(layer5_out_V_data_14_V_dout),
    .data_V_data_14_V_empty_n(layer5_out_V_data_14_V_empty_n),
    .data_V_data_14_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_14_V_read),
    .data_V_data_15_V_dout(layer5_out_V_data_15_V_dout),
    .data_V_data_15_V_empty_n(layer5_out_V_data_15_V_empty_n),
    .data_V_data_15_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_15_V_read),
    .data_V_data_16_V_dout(layer5_out_V_data_16_V_dout),
    .data_V_data_16_V_empty_n(layer5_out_V_data_16_V_empty_n),
    .data_V_data_16_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_16_V_read),
    .data_V_data_17_V_dout(layer5_out_V_data_17_V_dout),
    .data_V_data_17_V_empty_n(layer5_out_V_data_17_V_empty_n),
    .data_V_data_17_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_17_V_read),
    .data_V_data_18_V_dout(layer5_out_V_data_18_V_dout),
    .data_V_data_18_V_empty_n(layer5_out_V_data_18_V_empty_n),
    .data_V_data_18_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_18_V_read),
    .data_V_data_19_V_dout(layer5_out_V_data_19_V_dout),
    .data_V_data_19_V_empty_n(layer5_out_V_data_19_V_empty_n),
    .data_V_data_19_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_19_V_read),
    .data_V_data_20_V_dout(layer5_out_V_data_20_V_dout),
    .data_V_data_20_V_empty_n(layer5_out_V_data_20_V_empty_n),
    .data_V_data_20_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_20_V_read),
    .data_V_data_21_V_dout(layer5_out_V_data_21_V_dout),
    .data_V_data_21_V_empty_n(layer5_out_V_data_21_V_empty_n),
    .data_V_data_21_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_21_V_read),
    .data_V_data_22_V_dout(layer5_out_V_data_22_V_dout),
    .data_V_data_22_V_empty_n(layer5_out_V_data_22_V_empty_n),
    .data_V_data_22_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_22_V_read),
    .data_V_data_23_V_dout(layer5_out_V_data_23_V_dout),
    .data_V_data_23_V_empty_n(layer5_out_V_data_23_V_empty_n),
    .data_V_data_23_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_23_V_read),
    .data_V_data_24_V_dout(layer5_out_V_data_24_V_dout),
    .data_V_data_24_V_empty_n(layer5_out_V_data_24_V_empty_n),
    .data_V_data_24_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_24_V_read),
    .data_V_data_25_V_dout(layer5_out_V_data_25_V_dout),
    .data_V_data_25_V_empty_n(layer5_out_V_data_25_V_empty_n),
    .data_V_data_25_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_25_V_read),
    .data_V_data_26_V_dout(layer5_out_V_data_26_V_dout),
    .data_V_data_26_V_empty_n(layer5_out_V_data_26_V_empty_n),
    .data_V_data_26_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_26_V_read),
    .data_V_data_27_V_dout(layer5_out_V_data_27_V_dout),
    .data_V_data_27_V_empty_n(layer5_out_V_data_27_V_empty_n),
    .data_V_data_27_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_27_V_read),
    .data_V_data_28_V_dout(layer5_out_V_data_28_V_dout),
    .data_V_data_28_V_empty_n(layer5_out_V_data_28_V_empty_n),
    .data_V_data_28_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_28_V_read),
    .data_V_data_29_V_dout(layer5_out_V_data_29_V_dout),
    .data_V_data_29_V_empty_n(layer5_out_V_data_29_V_empty_n),
    .data_V_data_29_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_29_V_read),
    .data_V_data_30_V_dout(layer5_out_V_data_30_V_dout),
    .data_V_data_30_V_empty_n(layer5_out_V_data_30_V_empty_n),
    .data_V_data_30_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_30_V_read),
    .data_V_data_31_V_dout(layer5_out_V_data_31_V_dout),
    .data_V_data_31_V_empty_n(layer5_out_V_data_31_V_empty_n),
    .data_V_data_31_V_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_31_V_read),
    .res_V_data_0_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer6_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer6_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer6_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer6_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer6_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer6_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer6_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer6_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_7_V_write),
    .res_V_data_8_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_8_V_din),
    .res_V_data_8_V_full_n(layer6_out_V_data_8_V_full_n),
    .res_V_data_8_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_8_V_write),
    .res_V_data_9_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_9_V_din),
    .res_V_data_9_V_full_n(layer6_out_V_data_9_V_full_n),
    .res_V_data_9_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_9_V_write),
    .res_V_data_10_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_10_V_din),
    .res_V_data_10_V_full_n(layer6_out_V_data_10_V_full_n),
    .res_V_data_10_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_10_V_write),
    .res_V_data_11_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_11_V_din),
    .res_V_data_11_V_full_n(layer6_out_V_data_11_V_full_n),
    .res_V_data_11_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_11_V_write),
    .res_V_data_12_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_12_V_din),
    .res_V_data_12_V_full_n(layer6_out_V_data_12_V_full_n),
    .res_V_data_12_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_12_V_write),
    .res_V_data_13_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_13_V_din),
    .res_V_data_13_V_full_n(layer6_out_V_data_13_V_full_n),
    .res_V_data_13_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_13_V_write),
    .res_V_data_14_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_14_V_din),
    .res_V_data_14_V_full_n(layer6_out_V_data_14_V_full_n),
    .res_V_data_14_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_14_V_write),
    .res_V_data_15_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_15_V_din),
    .res_V_data_15_V_full_n(layer6_out_V_data_15_V_full_n),
    .res_V_data_15_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_15_V_write),
    .res_V_data_16_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_16_V_din),
    .res_V_data_16_V_full_n(layer6_out_V_data_16_V_full_n),
    .res_V_data_16_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_16_V_write),
    .res_V_data_17_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_17_V_din),
    .res_V_data_17_V_full_n(layer6_out_V_data_17_V_full_n),
    .res_V_data_17_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_17_V_write),
    .res_V_data_18_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_18_V_din),
    .res_V_data_18_V_full_n(layer6_out_V_data_18_V_full_n),
    .res_V_data_18_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_18_V_write),
    .res_V_data_19_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_19_V_din),
    .res_V_data_19_V_full_n(layer6_out_V_data_19_V_full_n),
    .res_V_data_19_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_19_V_write),
    .res_V_data_20_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_20_V_din),
    .res_V_data_20_V_full_n(layer6_out_V_data_20_V_full_n),
    .res_V_data_20_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_20_V_write),
    .res_V_data_21_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_21_V_din),
    .res_V_data_21_V_full_n(layer6_out_V_data_21_V_full_n),
    .res_V_data_21_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_21_V_write),
    .res_V_data_22_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_22_V_din),
    .res_V_data_22_V_full_n(layer6_out_V_data_22_V_full_n),
    .res_V_data_22_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_22_V_write),
    .res_V_data_23_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_23_V_din),
    .res_V_data_23_V_full_n(layer6_out_V_data_23_V_full_n),
    .res_V_data_23_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_23_V_write),
    .res_V_data_24_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_24_V_din),
    .res_V_data_24_V_full_n(layer6_out_V_data_24_V_full_n),
    .res_V_data_24_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_24_V_write),
    .res_V_data_25_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_25_V_din),
    .res_V_data_25_V_full_n(layer6_out_V_data_25_V_full_n),
    .res_V_data_25_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_25_V_write),
    .res_V_data_26_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_26_V_din),
    .res_V_data_26_V_full_n(layer6_out_V_data_26_V_full_n),
    .res_V_data_26_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_26_V_write),
    .res_V_data_27_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_27_V_din),
    .res_V_data_27_V_full_n(layer6_out_V_data_27_V_full_n),
    .res_V_data_27_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_27_V_write),
    .res_V_data_28_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_28_V_din),
    .res_V_data_28_V_full_n(layer6_out_V_data_28_V_full_n),
    .res_V_data_28_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_28_V_write),
    .res_V_data_29_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_29_V_din),
    .res_V_data_29_V_full_n(layer6_out_V_data_29_V_full_n),
    .res_V_data_29_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_29_V_write),
    .res_V_data_30_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_30_V_din),
    .res_V_data_30_V_full_n(layer6_out_V_data_30_V_full_n),
    .res_V_data_30_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_30_V_write),
    .res_V_data_31_V_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_31_V_din),
    .res_V_data_31_V_full_n(layer6_out_V_data_31_V_full_n),
    .res_V_data_31_V_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_31_V_write)
);

pooling1d_cl_array_array_ap_fixed_32u_config7_s pooling1d_cl_array_array_ap_fixed_32u_config7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_ap_start),
    .start_full_n(start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_full_n),
    .ap_done(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_ap_done),
    .ap_continue(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_ap_continue),
    .ap_idle(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_ap_idle),
    .ap_ready(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_ap_ready),
    .start_out(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_start_out),
    .start_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_start_write),
    .data_V_data_0_V_dout(layer6_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer6_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer6_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer6_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer6_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer6_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer6_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer6_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer6_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer6_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer6_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer6_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer6_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer6_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer6_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer6_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_7_V_read),
    .data_V_data_8_V_dout(layer6_out_V_data_8_V_dout),
    .data_V_data_8_V_empty_n(layer6_out_V_data_8_V_empty_n),
    .data_V_data_8_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_8_V_read),
    .data_V_data_9_V_dout(layer6_out_V_data_9_V_dout),
    .data_V_data_9_V_empty_n(layer6_out_V_data_9_V_empty_n),
    .data_V_data_9_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_9_V_read),
    .data_V_data_10_V_dout(layer6_out_V_data_10_V_dout),
    .data_V_data_10_V_empty_n(layer6_out_V_data_10_V_empty_n),
    .data_V_data_10_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_10_V_read),
    .data_V_data_11_V_dout(layer6_out_V_data_11_V_dout),
    .data_V_data_11_V_empty_n(layer6_out_V_data_11_V_empty_n),
    .data_V_data_11_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_11_V_read),
    .data_V_data_12_V_dout(layer6_out_V_data_12_V_dout),
    .data_V_data_12_V_empty_n(layer6_out_V_data_12_V_empty_n),
    .data_V_data_12_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_12_V_read),
    .data_V_data_13_V_dout(layer6_out_V_data_13_V_dout),
    .data_V_data_13_V_empty_n(layer6_out_V_data_13_V_empty_n),
    .data_V_data_13_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_13_V_read),
    .data_V_data_14_V_dout(layer6_out_V_data_14_V_dout),
    .data_V_data_14_V_empty_n(layer6_out_V_data_14_V_empty_n),
    .data_V_data_14_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_14_V_read),
    .data_V_data_15_V_dout(layer6_out_V_data_15_V_dout),
    .data_V_data_15_V_empty_n(layer6_out_V_data_15_V_empty_n),
    .data_V_data_15_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_15_V_read),
    .data_V_data_16_V_dout(layer6_out_V_data_16_V_dout),
    .data_V_data_16_V_empty_n(layer6_out_V_data_16_V_empty_n),
    .data_V_data_16_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_16_V_read),
    .data_V_data_17_V_dout(layer6_out_V_data_17_V_dout),
    .data_V_data_17_V_empty_n(layer6_out_V_data_17_V_empty_n),
    .data_V_data_17_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_17_V_read),
    .data_V_data_18_V_dout(layer6_out_V_data_18_V_dout),
    .data_V_data_18_V_empty_n(layer6_out_V_data_18_V_empty_n),
    .data_V_data_18_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_18_V_read),
    .data_V_data_19_V_dout(layer6_out_V_data_19_V_dout),
    .data_V_data_19_V_empty_n(layer6_out_V_data_19_V_empty_n),
    .data_V_data_19_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_19_V_read),
    .data_V_data_20_V_dout(layer6_out_V_data_20_V_dout),
    .data_V_data_20_V_empty_n(layer6_out_V_data_20_V_empty_n),
    .data_V_data_20_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_20_V_read),
    .data_V_data_21_V_dout(layer6_out_V_data_21_V_dout),
    .data_V_data_21_V_empty_n(layer6_out_V_data_21_V_empty_n),
    .data_V_data_21_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_21_V_read),
    .data_V_data_22_V_dout(layer6_out_V_data_22_V_dout),
    .data_V_data_22_V_empty_n(layer6_out_V_data_22_V_empty_n),
    .data_V_data_22_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_22_V_read),
    .data_V_data_23_V_dout(layer6_out_V_data_23_V_dout),
    .data_V_data_23_V_empty_n(layer6_out_V_data_23_V_empty_n),
    .data_V_data_23_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_23_V_read),
    .data_V_data_24_V_dout(layer6_out_V_data_24_V_dout),
    .data_V_data_24_V_empty_n(layer6_out_V_data_24_V_empty_n),
    .data_V_data_24_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_24_V_read),
    .data_V_data_25_V_dout(layer6_out_V_data_25_V_dout),
    .data_V_data_25_V_empty_n(layer6_out_V_data_25_V_empty_n),
    .data_V_data_25_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_25_V_read),
    .data_V_data_26_V_dout(layer6_out_V_data_26_V_dout),
    .data_V_data_26_V_empty_n(layer6_out_V_data_26_V_empty_n),
    .data_V_data_26_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_26_V_read),
    .data_V_data_27_V_dout(layer6_out_V_data_27_V_dout),
    .data_V_data_27_V_empty_n(layer6_out_V_data_27_V_empty_n),
    .data_V_data_27_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_27_V_read),
    .data_V_data_28_V_dout(layer6_out_V_data_28_V_dout),
    .data_V_data_28_V_empty_n(layer6_out_V_data_28_V_empty_n),
    .data_V_data_28_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_28_V_read),
    .data_V_data_29_V_dout(layer6_out_V_data_29_V_dout),
    .data_V_data_29_V_empty_n(layer6_out_V_data_29_V_empty_n),
    .data_V_data_29_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_29_V_read),
    .data_V_data_30_V_dout(layer6_out_V_data_30_V_dout),
    .data_V_data_30_V_empty_n(layer6_out_V_data_30_V_empty_n),
    .data_V_data_30_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_30_V_read),
    .data_V_data_31_V_dout(layer6_out_V_data_31_V_dout),
    .data_V_data_31_V_empty_n(layer6_out_V_data_31_V_empty_n),
    .data_V_data_31_V_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_31_V_read),
    .res_V_data_0_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer7_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer7_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer7_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer7_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer7_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer7_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer7_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer7_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_7_V_write),
    .res_V_data_8_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_8_V_din),
    .res_V_data_8_V_full_n(layer7_out_V_data_8_V_full_n),
    .res_V_data_8_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_8_V_write),
    .res_V_data_9_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_9_V_din),
    .res_V_data_9_V_full_n(layer7_out_V_data_9_V_full_n),
    .res_V_data_9_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_9_V_write),
    .res_V_data_10_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_10_V_din),
    .res_V_data_10_V_full_n(layer7_out_V_data_10_V_full_n),
    .res_V_data_10_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_10_V_write),
    .res_V_data_11_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_11_V_din),
    .res_V_data_11_V_full_n(layer7_out_V_data_11_V_full_n),
    .res_V_data_11_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_11_V_write),
    .res_V_data_12_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_12_V_din),
    .res_V_data_12_V_full_n(layer7_out_V_data_12_V_full_n),
    .res_V_data_12_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_12_V_write),
    .res_V_data_13_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_13_V_din),
    .res_V_data_13_V_full_n(layer7_out_V_data_13_V_full_n),
    .res_V_data_13_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_13_V_write),
    .res_V_data_14_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_14_V_din),
    .res_V_data_14_V_full_n(layer7_out_V_data_14_V_full_n),
    .res_V_data_14_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_14_V_write),
    .res_V_data_15_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_15_V_din),
    .res_V_data_15_V_full_n(layer7_out_V_data_15_V_full_n),
    .res_V_data_15_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_15_V_write),
    .res_V_data_16_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_16_V_din),
    .res_V_data_16_V_full_n(layer7_out_V_data_16_V_full_n),
    .res_V_data_16_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_16_V_write),
    .res_V_data_17_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_17_V_din),
    .res_V_data_17_V_full_n(layer7_out_V_data_17_V_full_n),
    .res_V_data_17_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_17_V_write),
    .res_V_data_18_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_18_V_din),
    .res_V_data_18_V_full_n(layer7_out_V_data_18_V_full_n),
    .res_V_data_18_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_18_V_write),
    .res_V_data_19_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_19_V_din),
    .res_V_data_19_V_full_n(layer7_out_V_data_19_V_full_n),
    .res_V_data_19_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_19_V_write),
    .res_V_data_20_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_20_V_din),
    .res_V_data_20_V_full_n(layer7_out_V_data_20_V_full_n),
    .res_V_data_20_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_20_V_write),
    .res_V_data_21_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_21_V_din),
    .res_V_data_21_V_full_n(layer7_out_V_data_21_V_full_n),
    .res_V_data_21_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_21_V_write),
    .res_V_data_22_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_22_V_din),
    .res_V_data_22_V_full_n(layer7_out_V_data_22_V_full_n),
    .res_V_data_22_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_22_V_write),
    .res_V_data_23_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_23_V_din),
    .res_V_data_23_V_full_n(layer7_out_V_data_23_V_full_n),
    .res_V_data_23_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_23_V_write),
    .res_V_data_24_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_24_V_din),
    .res_V_data_24_V_full_n(layer7_out_V_data_24_V_full_n),
    .res_V_data_24_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_24_V_write),
    .res_V_data_25_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_25_V_din),
    .res_V_data_25_V_full_n(layer7_out_V_data_25_V_full_n),
    .res_V_data_25_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_25_V_write),
    .res_V_data_26_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_26_V_din),
    .res_V_data_26_V_full_n(layer7_out_V_data_26_V_full_n),
    .res_V_data_26_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_26_V_write),
    .res_V_data_27_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_27_V_din),
    .res_V_data_27_V_full_n(layer7_out_V_data_27_V_full_n),
    .res_V_data_27_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_27_V_write),
    .res_V_data_28_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_28_V_din),
    .res_V_data_28_V_full_n(layer7_out_V_data_28_V_full_n),
    .res_V_data_28_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_28_V_write),
    .res_V_data_29_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_29_V_din),
    .res_V_data_29_V_full_n(layer7_out_V_data_29_V_full_n),
    .res_V_data_29_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_29_V_write),
    .res_V_data_30_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_30_V_din),
    .res_V_data_30_V_full_n(layer7_out_V_data_30_V_full_n),
    .res_V_data_30_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_30_V_write),
    .res_V_data_31_V_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_31_V_din),
    .res_V_data_31_V_full_n(layer7_out_V_data_31_V_full_n),
    .res_V_data_31_V_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_31_V_write)
);

conv_1d_cl_array_array_ap_fixed_64u_config8_s conv_1d_cl_array_array_ap_fixed_64u_config8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_ap_start),
    .start_full_n(start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_full_n),
    .ap_done(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_ap_done),
    .ap_continue(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_ap_continue),
    .ap_idle(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_ap_idle),
    .ap_ready(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_ap_ready),
    .start_out(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_start_out),
    .start_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_start_write),
    .data_V_data_0_V_dout(layer7_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer7_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer7_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer7_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer7_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer7_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer7_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer7_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer7_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer7_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer7_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer7_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer7_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer7_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer7_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer7_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_7_V_read),
    .data_V_data_8_V_dout(layer7_out_V_data_8_V_dout),
    .data_V_data_8_V_empty_n(layer7_out_V_data_8_V_empty_n),
    .data_V_data_8_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_8_V_read),
    .data_V_data_9_V_dout(layer7_out_V_data_9_V_dout),
    .data_V_data_9_V_empty_n(layer7_out_V_data_9_V_empty_n),
    .data_V_data_9_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_9_V_read),
    .data_V_data_10_V_dout(layer7_out_V_data_10_V_dout),
    .data_V_data_10_V_empty_n(layer7_out_V_data_10_V_empty_n),
    .data_V_data_10_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_10_V_read),
    .data_V_data_11_V_dout(layer7_out_V_data_11_V_dout),
    .data_V_data_11_V_empty_n(layer7_out_V_data_11_V_empty_n),
    .data_V_data_11_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_11_V_read),
    .data_V_data_12_V_dout(layer7_out_V_data_12_V_dout),
    .data_V_data_12_V_empty_n(layer7_out_V_data_12_V_empty_n),
    .data_V_data_12_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_12_V_read),
    .data_V_data_13_V_dout(layer7_out_V_data_13_V_dout),
    .data_V_data_13_V_empty_n(layer7_out_V_data_13_V_empty_n),
    .data_V_data_13_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_13_V_read),
    .data_V_data_14_V_dout(layer7_out_V_data_14_V_dout),
    .data_V_data_14_V_empty_n(layer7_out_V_data_14_V_empty_n),
    .data_V_data_14_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_14_V_read),
    .data_V_data_15_V_dout(layer7_out_V_data_15_V_dout),
    .data_V_data_15_V_empty_n(layer7_out_V_data_15_V_empty_n),
    .data_V_data_15_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_15_V_read),
    .data_V_data_16_V_dout(layer7_out_V_data_16_V_dout),
    .data_V_data_16_V_empty_n(layer7_out_V_data_16_V_empty_n),
    .data_V_data_16_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_16_V_read),
    .data_V_data_17_V_dout(layer7_out_V_data_17_V_dout),
    .data_V_data_17_V_empty_n(layer7_out_V_data_17_V_empty_n),
    .data_V_data_17_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_17_V_read),
    .data_V_data_18_V_dout(layer7_out_V_data_18_V_dout),
    .data_V_data_18_V_empty_n(layer7_out_V_data_18_V_empty_n),
    .data_V_data_18_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_18_V_read),
    .data_V_data_19_V_dout(layer7_out_V_data_19_V_dout),
    .data_V_data_19_V_empty_n(layer7_out_V_data_19_V_empty_n),
    .data_V_data_19_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_19_V_read),
    .data_V_data_20_V_dout(layer7_out_V_data_20_V_dout),
    .data_V_data_20_V_empty_n(layer7_out_V_data_20_V_empty_n),
    .data_V_data_20_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_20_V_read),
    .data_V_data_21_V_dout(layer7_out_V_data_21_V_dout),
    .data_V_data_21_V_empty_n(layer7_out_V_data_21_V_empty_n),
    .data_V_data_21_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_21_V_read),
    .data_V_data_22_V_dout(layer7_out_V_data_22_V_dout),
    .data_V_data_22_V_empty_n(layer7_out_V_data_22_V_empty_n),
    .data_V_data_22_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_22_V_read),
    .data_V_data_23_V_dout(layer7_out_V_data_23_V_dout),
    .data_V_data_23_V_empty_n(layer7_out_V_data_23_V_empty_n),
    .data_V_data_23_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_23_V_read),
    .data_V_data_24_V_dout(layer7_out_V_data_24_V_dout),
    .data_V_data_24_V_empty_n(layer7_out_V_data_24_V_empty_n),
    .data_V_data_24_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_24_V_read),
    .data_V_data_25_V_dout(layer7_out_V_data_25_V_dout),
    .data_V_data_25_V_empty_n(layer7_out_V_data_25_V_empty_n),
    .data_V_data_25_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_25_V_read),
    .data_V_data_26_V_dout(layer7_out_V_data_26_V_dout),
    .data_V_data_26_V_empty_n(layer7_out_V_data_26_V_empty_n),
    .data_V_data_26_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_26_V_read),
    .data_V_data_27_V_dout(layer7_out_V_data_27_V_dout),
    .data_V_data_27_V_empty_n(layer7_out_V_data_27_V_empty_n),
    .data_V_data_27_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_27_V_read),
    .data_V_data_28_V_dout(layer7_out_V_data_28_V_dout),
    .data_V_data_28_V_empty_n(layer7_out_V_data_28_V_empty_n),
    .data_V_data_28_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_28_V_read),
    .data_V_data_29_V_dout(layer7_out_V_data_29_V_dout),
    .data_V_data_29_V_empty_n(layer7_out_V_data_29_V_empty_n),
    .data_V_data_29_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_29_V_read),
    .data_V_data_30_V_dout(layer7_out_V_data_30_V_dout),
    .data_V_data_30_V_empty_n(layer7_out_V_data_30_V_empty_n),
    .data_V_data_30_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_30_V_read),
    .data_V_data_31_V_dout(layer7_out_V_data_31_V_dout),
    .data_V_data_31_V_empty_n(layer7_out_V_data_31_V_empty_n),
    .data_V_data_31_V_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_31_V_read),
    .res_V_data_0_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer8_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer8_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer8_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer8_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer8_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer8_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer8_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer8_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_7_V_write),
    .res_V_data_8_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_8_V_din),
    .res_V_data_8_V_full_n(layer8_out_V_data_8_V_full_n),
    .res_V_data_8_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_8_V_write),
    .res_V_data_9_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_9_V_din),
    .res_V_data_9_V_full_n(layer8_out_V_data_9_V_full_n),
    .res_V_data_9_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_9_V_write),
    .res_V_data_10_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_10_V_din),
    .res_V_data_10_V_full_n(layer8_out_V_data_10_V_full_n),
    .res_V_data_10_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_10_V_write),
    .res_V_data_11_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_11_V_din),
    .res_V_data_11_V_full_n(layer8_out_V_data_11_V_full_n),
    .res_V_data_11_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_11_V_write),
    .res_V_data_12_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_12_V_din),
    .res_V_data_12_V_full_n(layer8_out_V_data_12_V_full_n),
    .res_V_data_12_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_12_V_write),
    .res_V_data_13_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_13_V_din),
    .res_V_data_13_V_full_n(layer8_out_V_data_13_V_full_n),
    .res_V_data_13_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_13_V_write),
    .res_V_data_14_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_14_V_din),
    .res_V_data_14_V_full_n(layer8_out_V_data_14_V_full_n),
    .res_V_data_14_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_14_V_write),
    .res_V_data_15_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_15_V_din),
    .res_V_data_15_V_full_n(layer8_out_V_data_15_V_full_n),
    .res_V_data_15_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_15_V_write),
    .res_V_data_16_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_16_V_din),
    .res_V_data_16_V_full_n(layer8_out_V_data_16_V_full_n),
    .res_V_data_16_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_16_V_write),
    .res_V_data_17_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_17_V_din),
    .res_V_data_17_V_full_n(layer8_out_V_data_17_V_full_n),
    .res_V_data_17_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_17_V_write),
    .res_V_data_18_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_18_V_din),
    .res_V_data_18_V_full_n(layer8_out_V_data_18_V_full_n),
    .res_V_data_18_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_18_V_write),
    .res_V_data_19_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_19_V_din),
    .res_V_data_19_V_full_n(layer8_out_V_data_19_V_full_n),
    .res_V_data_19_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_19_V_write),
    .res_V_data_20_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_20_V_din),
    .res_V_data_20_V_full_n(layer8_out_V_data_20_V_full_n),
    .res_V_data_20_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_20_V_write),
    .res_V_data_21_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_21_V_din),
    .res_V_data_21_V_full_n(layer8_out_V_data_21_V_full_n),
    .res_V_data_21_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_21_V_write),
    .res_V_data_22_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_22_V_din),
    .res_V_data_22_V_full_n(layer8_out_V_data_22_V_full_n),
    .res_V_data_22_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_22_V_write),
    .res_V_data_23_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_23_V_din),
    .res_V_data_23_V_full_n(layer8_out_V_data_23_V_full_n),
    .res_V_data_23_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_23_V_write),
    .res_V_data_24_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_24_V_din),
    .res_V_data_24_V_full_n(layer8_out_V_data_24_V_full_n),
    .res_V_data_24_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_24_V_write),
    .res_V_data_25_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_25_V_din),
    .res_V_data_25_V_full_n(layer8_out_V_data_25_V_full_n),
    .res_V_data_25_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_25_V_write),
    .res_V_data_26_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_26_V_din),
    .res_V_data_26_V_full_n(layer8_out_V_data_26_V_full_n),
    .res_V_data_26_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_26_V_write),
    .res_V_data_27_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_27_V_din),
    .res_V_data_27_V_full_n(layer8_out_V_data_27_V_full_n),
    .res_V_data_27_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_27_V_write),
    .res_V_data_28_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_28_V_din),
    .res_V_data_28_V_full_n(layer8_out_V_data_28_V_full_n),
    .res_V_data_28_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_28_V_write),
    .res_V_data_29_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_29_V_din),
    .res_V_data_29_V_full_n(layer8_out_V_data_29_V_full_n),
    .res_V_data_29_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_29_V_write),
    .res_V_data_30_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_30_V_din),
    .res_V_data_30_V_full_n(layer8_out_V_data_30_V_full_n),
    .res_V_data_30_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_30_V_write),
    .res_V_data_31_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_31_V_din),
    .res_V_data_31_V_full_n(layer8_out_V_data_31_V_full_n),
    .res_V_data_31_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_31_V_write),
    .res_V_data_32_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_32_V_din),
    .res_V_data_32_V_full_n(layer8_out_V_data_32_V_full_n),
    .res_V_data_32_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_32_V_write),
    .res_V_data_33_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_33_V_din),
    .res_V_data_33_V_full_n(layer8_out_V_data_33_V_full_n),
    .res_V_data_33_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_33_V_write),
    .res_V_data_34_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_34_V_din),
    .res_V_data_34_V_full_n(layer8_out_V_data_34_V_full_n),
    .res_V_data_34_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_34_V_write),
    .res_V_data_35_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_35_V_din),
    .res_V_data_35_V_full_n(layer8_out_V_data_35_V_full_n),
    .res_V_data_35_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_35_V_write),
    .res_V_data_36_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_36_V_din),
    .res_V_data_36_V_full_n(layer8_out_V_data_36_V_full_n),
    .res_V_data_36_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_36_V_write),
    .res_V_data_37_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_37_V_din),
    .res_V_data_37_V_full_n(layer8_out_V_data_37_V_full_n),
    .res_V_data_37_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_37_V_write),
    .res_V_data_38_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_38_V_din),
    .res_V_data_38_V_full_n(layer8_out_V_data_38_V_full_n),
    .res_V_data_38_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_38_V_write),
    .res_V_data_39_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_39_V_din),
    .res_V_data_39_V_full_n(layer8_out_V_data_39_V_full_n),
    .res_V_data_39_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_39_V_write),
    .res_V_data_40_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_40_V_din),
    .res_V_data_40_V_full_n(layer8_out_V_data_40_V_full_n),
    .res_V_data_40_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_40_V_write),
    .res_V_data_41_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_41_V_din),
    .res_V_data_41_V_full_n(layer8_out_V_data_41_V_full_n),
    .res_V_data_41_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_41_V_write),
    .res_V_data_42_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_42_V_din),
    .res_V_data_42_V_full_n(layer8_out_V_data_42_V_full_n),
    .res_V_data_42_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_42_V_write),
    .res_V_data_43_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_43_V_din),
    .res_V_data_43_V_full_n(layer8_out_V_data_43_V_full_n),
    .res_V_data_43_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_43_V_write),
    .res_V_data_44_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_44_V_din),
    .res_V_data_44_V_full_n(layer8_out_V_data_44_V_full_n),
    .res_V_data_44_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_44_V_write),
    .res_V_data_45_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_45_V_din),
    .res_V_data_45_V_full_n(layer8_out_V_data_45_V_full_n),
    .res_V_data_45_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_45_V_write),
    .res_V_data_46_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_46_V_din),
    .res_V_data_46_V_full_n(layer8_out_V_data_46_V_full_n),
    .res_V_data_46_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_46_V_write),
    .res_V_data_47_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_47_V_din),
    .res_V_data_47_V_full_n(layer8_out_V_data_47_V_full_n),
    .res_V_data_47_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_47_V_write),
    .res_V_data_48_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_48_V_din),
    .res_V_data_48_V_full_n(layer8_out_V_data_48_V_full_n),
    .res_V_data_48_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_48_V_write),
    .res_V_data_49_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_49_V_din),
    .res_V_data_49_V_full_n(layer8_out_V_data_49_V_full_n),
    .res_V_data_49_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_49_V_write),
    .res_V_data_50_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_50_V_din),
    .res_V_data_50_V_full_n(layer8_out_V_data_50_V_full_n),
    .res_V_data_50_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_50_V_write),
    .res_V_data_51_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_51_V_din),
    .res_V_data_51_V_full_n(layer8_out_V_data_51_V_full_n),
    .res_V_data_51_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_51_V_write),
    .res_V_data_52_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_52_V_din),
    .res_V_data_52_V_full_n(layer8_out_V_data_52_V_full_n),
    .res_V_data_52_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_52_V_write),
    .res_V_data_53_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_53_V_din),
    .res_V_data_53_V_full_n(layer8_out_V_data_53_V_full_n),
    .res_V_data_53_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_53_V_write),
    .res_V_data_54_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_54_V_din),
    .res_V_data_54_V_full_n(layer8_out_V_data_54_V_full_n),
    .res_V_data_54_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_54_V_write),
    .res_V_data_55_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_55_V_din),
    .res_V_data_55_V_full_n(layer8_out_V_data_55_V_full_n),
    .res_V_data_55_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_55_V_write),
    .res_V_data_56_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_56_V_din),
    .res_V_data_56_V_full_n(layer8_out_V_data_56_V_full_n),
    .res_V_data_56_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_56_V_write),
    .res_V_data_57_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_57_V_din),
    .res_V_data_57_V_full_n(layer8_out_V_data_57_V_full_n),
    .res_V_data_57_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_57_V_write),
    .res_V_data_58_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_58_V_din),
    .res_V_data_58_V_full_n(layer8_out_V_data_58_V_full_n),
    .res_V_data_58_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_58_V_write),
    .res_V_data_59_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_59_V_din),
    .res_V_data_59_V_full_n(layer8_out_V_data_59_V_full_n),
    .res_V_data_59_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_59_V_write),
    .res_V_data_60_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_60_V_din),
    .res_V_data_60_V_full_n(layer8_out_V_data_60_V_full_n),
    .res_V_data_60_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_60_V_write),
    .res_V_data_61_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_61_V_din),
    .res_V_data_61_V_full_n(layer8_out_V_data_61_V_full_n),
    .res_V_data_61_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_61_V_write),
    .res_V_data_62_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_62_V_din),
    .res_V_data_62_V_full_n(layer8_out_V_data_62_V_full_n),
    .res_V_data_62_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_62_V_write),
    .res_V_data_63_V_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_63_V_din),
    .res_V_data_63_V_full_n(layer8_out_V_data_63_V_full_n),
    .res_V_data_63_V_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_63_V_write)
);

relu_array_array_ap_fixed_64u_relu_config9_s relu_array_array_ap_fixed_64u_relu_config9_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_array_ap_fixed_64u_relu_config9_U0_ap_start),
    .start_full_n(start_for_global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_full_n),
    .ap_done(relu_array_array_ap_fixed_64u_relu_config9_U0_ap_done),
    .ap_continue(relu_array_array_ap_fixed_64u_relu_config9_U0_ap_continue),
    .ap_idle(relu_array_array_ap_fixed_64u_relu_config9_U0_ap_idle),
    .ap_ready(relu_array_array_ap_fixed_64u_relu_config9_U0_ap_ready),
    .start_out(relu_array_array_ap_fixed_64u_relu_config9_U0_start_out),
    .start_write(relu_array_array_ap_fixed_64u_relu_config9_U0_start_write),
    .data_V_data_0_V_dout(layer8_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer8_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer8_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer8_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer8_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer8_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer8_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer8_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer8_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer8_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer8_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer8_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer8_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer8_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer8_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer8_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_7_V_read),
    .data_V_data_8_V_dout(layer8_out_V_data_8_V_dout),
    .data_V_data_8_V_empty_n(layer8_out_V_data_8_V_empty_n),
    .data_V_data_8_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_8_V_read),
    .data_V_data_9_V_dout(layer8_out_V_data_9_V_dout),
    .data_V_data_9_V_empty_n(layer8_out_V_data_9_V_empty_n),
    .data_V_data_9_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_9_V_read),
    .data_V_data_10_V_dout(layer8_out_V_data_10_V_dout),
    .data_V_data_10_V_empty_n(layer8_out_V_data_10_V_empty_n),
    .data_V_data_10_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_10_V_read),
    .data_V_data_11_V_dout(layer8_out_V_data_11_V_dout),
    .data_V_data_11_V_empty_n(layer8_out_V_data_11_V_empty_n),
    .data_V_data_11_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_11_V_read),
    .data_V_data_12_V_dout(layer8_out_V_data_12_V_dout),
    .data_V_data_12_V_empty_n(layer8_out_V_data_12_V_empty_n),
    .data_V_data_12_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_12_V_read),
    .data_V_data_13_V_dout(layer8_out_V_data_13_V_dout),
    .data_V_data_13_V_empty_n(layer8_out_V_data_13_V_empty_n),
    .data_V_data_13_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_13_V_read),
    .data_V_data_14_V_dout(layer8_out_V_data_14_V_dout),
    .data_V_data_14_V_empty_n(layer8_out_V_data_14_V_empty_n),
    .data_V_data_14_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_14_V_read),
    .data_V_data_15_V_dout(layer8_out_V_data_15_V_dout),
    .data_V_data_15_V_empty_n(layer8_out_V_data_15_V_empty_n),
    .data_V_data_15_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_15_V_read),
    .data_V_data_16_V_dout(layer8_out_V_data_16_V_dout),
    .data_V_data_16_V_empty_n(layer8_out_V_data_16_V_empty_n),
    .data_V_data_16_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_16_V_read),
    .data_V_data_17_V_dout(layer8_out_V_data_17_V_dout),
    .data_V_data_17_V_empty_n(layer8_out_V_data_17_V_empty_n),
    .data_V_data_17_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_17_V_read),
    .data_V_data_18_V_dout(layer8_out_V_data_18_V_dout),
    .data_V_data_18_V_empty_n(layer8_out_V_data_18_V_empty_n),
    .data_V_data_18_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_18_V_read),
    .data_V_data_19_V_dout(layer8_out_V_data_19_V_dout),
    .data_V_data_19_V_empty_n(layer8_out_V_data_19_V_empty_n),
    .data_V_data_19_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_19_V_read),
    .data_V_data_20_V_dout(layer8_out_V_data_20_V_dout),
    .data_V_data_20_V_empty_n(layer8_out_V_data_20_V_empty_n),
    .data_V_data_20_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_20_V_read),
    .data_V_data_21_V_dout(layer8_out_V_data_21_V_dout),
    .data_V_data_21_V_empty_n(layer8_out_V_data_21_V_empty_n),
    .data_V_data_21_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_21_V_read),
    .data_V_data_22_V_dout(layer8_out_V_data_22_V_dout),
    .data_V_data_22_V_empty_n(layer8_out_V_data_22_V_empty_n),
    .data_V_data_22_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_22_V_read),
    .data_V_data_23_V_dout(layer8_out_V_data_23_V_dout),
    .data_V_data_23_V_empty_n(layer8_out_V_data_23_V_empty_n),
    .data_V_data_23_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_23_V_read),
    .data_V_data_24_V_dout(layer8_out_V_data_24_V_dout),
    .data_V_data_24_V_empty_n(layer8_out_V_data_24_V_empty_n),
    .data_V_data_24_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_24_V_read),
    .data_V_data_25_V_dout(layer8_out_V_data_25_V_dout),
    .data_V_data_25_V_empty_n(layer8_out_V_data_25_V_empty_n),
    .data_V_data_25_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_25_V_read),
    .data_V_data_26_V_dout(layer8_out_V_data_26_V_dout),
    .data_V_data_26_V_empty_n(layer8_out_V_data_26_V_empty_n),
    .data_V_data_26_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_26_V_read),
    .data_V_data_27_V_dout(layer8_out_V_data_27_V_dout),
    .data_V_data_27_V_empty_n(layer8_out_V_data_27_V_empty_n),
    .data_V_data_27_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_27_V_read),
    .data_V_data_28_V_dout(layer8_out_V_data_28_V_dout),
    .data_V_data_28_V_empty_n(layer8_out_V_data_28_V_empty_n),
    .data_V_data_28_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_28_V_read),
    .data_V_data_29_V_dout(layer8_out_V_data_29_V_dout),
    .data_V_data_29_V_empty_n(layer8_out_V_data_29_V_empty_n),
    .data_V_data_29_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_29_V_read),
    .data_V_data_30_V_dout(layer8_out_V_data_30_V_dout),
    .data_V_data_30_V_empty_n(layer8_out_V_data_30_V_empty_n),
    .data_V_data_30_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_30_V_read),
    .data_V_data_31_V_dout(layer8_out_V_data_31_V_dout),
    .data_V_data_31_V_empty_n(layer8_out_V_data_31_V_empty_n),
    .data_V_data_31_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_31_V_read),
    .data_V_data_32_V_dout(layer8_out_V_data_32_V_dout),
    .data_V_data_32_V_empty_n(layer8_out_V_data_32_V_empty_n),
    .data_V_data_32_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_32_V_read),
    .data_V_data_33_V_dout(layer8_out_V_data_33_V_dout),
    .data_V_data_33_V_empty_n(layer8_out_V_data_33_V_empty_n),
    .data_V_data_33_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_33_V_read),
    .data_V_data_34_V_dout(layer8_out_V_data_34_V_dout),
    .data_V_data_34_V_empty_n(layer8_out_V_data_34_V_empty_n),
    .data_V_data_34_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_34_V_read),
    .data_V_data_35_V_dout(layer8_out_V_data_35_V_dout),
    .data_V_data_35_V_empty_n(layer8_out_V_data_35_V_empty_n),
    .data_V_data_35_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_35_V_read),
    .data_V_data_36_V_dout(layer8_out_V_data_36_V_dout),
    .data_V_data_36_V_empty_n(layer8_out_V_data_36_V_empty_n),
    .data_V_data_36_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_36_V_read),
    .data_V_data_37_V_dout(layer8_out_V_data_37_V_dout),
    .data_V_data_37_V_empty_n(layer8_out_V_data_37_V_empty_n),
    .data_V_data_37_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_37_V_read),
    .data_V_data_38_V_dout(layer8_out_V_data_38_V_dout),
    .data_V_data_38_V_empty_n(layer8_out_V_data_38_V_empty_n),
    .data_V_data_38_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_38_V_read),
    .data_V_data_39_V_dout(layer8_out_V_data_39_V_dout),
    .data_V_data_39_V_empty_n(layer8_out_V_data_39_V_empty_n),
    .data_V_data_39_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_39_V_read),
    .data_V_data_40_V_dout(layer8_out_V_data_40_V_dout),
    .data_V_data_40_V_empty_n(layer8_out_V_data_40_V_empty_n),
    .data_V_data_40_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_40_V_read),
    .data_V_data_41_V_dout(layer8_out_V_data_41_V_dout),
    .data_V_data_41_V_empty_n(layer8_out_V_data_41_V_empty_n),
    .data_V_data_41_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_41_V_read),
    .data_V_data_42_V_dout(layer8_out_V_data_42_V_dout),
    .data_V_data_42_V_empty_n(layer8_out_V_data_42_V_empty_n),
    .data_V_data_42_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_42_V_read),
    .data_V_data_43_V_dout(layer8_out_V_data_43_V_dout),
    .data_V_data_43_V_empty_n(layer8_out_V_data_43_V_empty_n),
    .data_V_data_43_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_43_V_read),
    .data_V_data_44_V_dout(layer8_out_V_data_44_V_dout),
    .data_V_data_44_V_empty_n(layer8_out_V_data_44_V_empty_n),
    .data_V_data_44_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_44_V_read),
    .data_V_data_45_V_dout(layer8_out_V_data_45_V_dout),
    .data_V_data_45_V_empty_n(layer8_out_V_data_45_V_empty_n),
    .data_V_data_45_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_45_V_read),
    .data_V_data_46_V_dout(layer8_out_V_data_46_V_dout),
    .data_V_data_46_V_empty_n(layer8_out_V_data_46_V_empty_n),
    .data_V_data_46_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_46_V_read),
    .data_V_data_47_V_dout(layer8_out_V_data_47_V_dout),
    .data_V_data_47_V_empty_n(layer8_out_V_data_47_V_empty_n),
    .data_V_data_47_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_47_V_read),
    .data_V_data_48_V_dout(layer8_out_V_data_48_V_dout),
    .data_V_data_48_V_empty_n(layer8_out_V_data_48_V_empty_n),
    .data_V_data_48_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_48_V_read),
    .data_V_data_49_V_dout(layer8_out_V_data_49_V_dout),
    .data_V_data_49_V_empty_n(layer8_out_V_data_49_V_empty_n),
    .data_V_data_49_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_49_V_read),
    .data_V_data_50_V_dout(layer8_out_V_data_50_V_dout),
    .data_V_data_50_V_empty_n(layer8_out_V_data_50_V_empty_n),
    .data_V_data_50_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_50_V_read),
    .data_V_data_51_V_dout(layer8_out_V_data_51_V_dout),
    .data_V_data_51_V_empty_n(layer8_out_V_data_51_V_empty_n),
    .data_V_data_51_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_51_V_read),
    .data_V_data_52_V_dout(layer8_out_V_data_52_V_dout),
    .data_V_data_52_V_empty_n(layer8_out_V_data_52_V_empty_n),
    .data_V_data_52_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_52_V_read),
    .data_V_data_53_V_dout(layer8_out_V_data_53_V_dout),
    .data_V_data_53_V_empty_n(layer8_out_V_data_53_V_empty_n),
    .data_V_data_53_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_53_V_read),
    .data_V_data_54_V_dout(layer8_out_V_data_54_V_dout),
    .data_V_data_54_V_empty_n(layer8_out_V_data_54_V_empty_n),
    .data_V_data_54_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_54_V_read),
    .data_V_data_55_V_dout(layer8_out_V_data_55_V_dout),
    .data_V_data_55_V_empty_n(layer8_out_V_data_55_V_empty_n),
    .data_V_data_55_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_55_V_read),
    .data_V_data_56_V_dout(layer8_out_V_data_56_V_dout),
    .data_V_data_56_V_empty_n(layer8_out_V_data_56_V_empty_n),
    .data_V_data_56_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_56_V_read),
    .data_V_data_57_V_dout(layer8_out_V_data_57_V_dout),
    .data_V_data_57_V_empty_n(layer8_out_V_data_57_V_empty_n),
    .data_V_data_57_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_57_V_read),
    .data_V_data_58_V_dout(layer8_out_V_data_58_V_dout),
    .data_V_data_58_V_empty_n(layer8_out_V_data_58_V_empty_n),
    .data_V_data_58_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_58_V_read),
    .data_V_data_59_V_dout(layer8_out_V_data_59_V_dout),
    .data_V_data_59_V_empty_n(layer8_out_V_data_59_V_empty_n),
    .data_V_data_59_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_59_V_read),
    .data_V_data_60_V_dout(layer8_out_V_data_60_V_dout),
    .data_V_data_60_V_empty_n(layer8_out_V_data_60_V_empty_n),
    .data_V_data_60_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_60_V_read),
    .data_V_data_61_V_dout(layer8_out_V_data_61_V_dout),
    .data_V_data_61_V_empty_n(layer8_out_V_data_61_V_empty_n),
    .data_V_data_61_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_61_V_read),
    .data_V_data_62_V_dout(layer8_out_V_data_62_V_dout),
    .data_V_data_62_V_empty_n(layer8_out_V_data_62_V_empty_n),
    .data_V_data_62_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_62_V_read),
    .data_V_data_63_V_dout(layer8_out_V_data_63_V_dout),
    .data_V_data_63_V_empty_n(layer8_out_V_data_63_V_empty_n),
    .data_V_data_63_V_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_63_V_read),
    .res_V_data_0_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer9_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer9_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer9_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer9_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer9_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer9_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer9_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer9_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_7_V_write),
    .res_V_data_8_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_8_V_din),
    .res_V_data_8_V_full_n(layer9_out_V_data_8_V_full_n),
    .res_V_data_8_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_8_V_write),
    .res_V_data_9_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_9_V_din),
    .res_V_data_9_V_full_n(layer9_out_V_data_9_V_full_n),
    .res_V_data_9_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_9_V_write),
    .res_V_data_10_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_10_V_din),
    .res_V_data_10_V_full_n(layer9_out_V_data_10_V_full_n),
    .res_V_data_10_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_10_V_write),
    .res_V_data_11_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_11_V_din),
    .res_V_data_11_V_full_n(layer9_out_V_data_11_V_full_n),
    .res_V_data_11_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_11_V_write),
    .res_V_data_12_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_12_V_din),
    .res_V_data_12_V_full_n(layer9_out_V_data_12_V_full_n),
    .res_V_data_12_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_12_V_write),
    .res_V_data_13_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_13_V_din),
    .res_V_data_13_V_full_n(layer9_out_V_data_13_V_full_n),
    .res_V_data_13_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_13_V_write),
    .res_V_data_14_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_14_V_din),
    .res_V_data_14_V_full_n(layer9_out_V_data_14_V_full_n),
    .res_V_data_14_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_14_V_write),
    .res_V_data_15_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_15_V_din),
    .res_V_data_15_V_full_n(layer9_out_V_data_15_V_full_n),
    .res_V_data_15_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_15_V_write),
    .res_V_data_16_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_16_V_din),
    .res_V_data_16_V_full_n(layer9_out_V_data_16_V_full_n),
    .res_V_data_16_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_16_V_write),
    .res_V_data_17_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_17_V_din),
    .res_V_data_17_V_full_n(layer9_out_V_data_17_V_full_n),
    .res_V_data_17_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_17_V_write),
    .res_V_data_18_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_18_V_din),
    .res_V_data_18_V_full_n(layer9_out_V_data_18_V_full_n),
    .res_V_data_18_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_18_V_write),
    .res_V_data_19_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_19_V_din),
    .res_V_data_19_V_full_n(layer9_out_V_data_19_V_full_n),
    .res_V_data_19_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_19_V_write),
    .res_V_data_20_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_20_V_din),
    .res_V_data_20_V_full_n(layer9_out_V_data_20_V_full_n),
    .res_V_data_20_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_20_V_write),
    .res_V_data_21_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_21_V_din),
    .res_V_data_21_V_full_n(layer9_out_V_data_21_V_full_n),
    .res_V_data_21_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_21_V_write),
    .res_V_data_22_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_22_V_din),
    .res_V_data_22_V_full_n(layer9_out_V_data_22_V_full_n),
    .res_V_data_22_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_22_V_write),
    .res_V_data_23_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_23_V_din),
    .res_V_data_23_V_full_n(layer9_out_V_data_23_V_full_n),
    .res_V_data_23_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_23_V_write),
    .res_V_data_24_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_24_V_din),
    .res_V_data_24_V_full_n(layer9_out_V_data_24_V_full_n),
    .res_V_data_24_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_24_V_write),
    .res_V_data_25_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_25_V_din),
    .res_V_data_25_V_full_n(layer9_out_V_data_25_V_full_n),
    .res_V_data_25_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_25_V_write),
    .res_V_data_26_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_26_V_din),
    .res_V_data_26_V_full_n(layer9_out_V_data_26_V_full_n),
    .res_V_data_26_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_26_V_write),
    .res_V_data_27_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_27_V_din),
    .res_V_data_27_V_full_n(layer9_out_V_data_27_V_full_n),
    .res_V_data_27_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_27_V_write),
    .res_V_data_28_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_28_V_din),
    .res_V_data_28_V_full_n(layer9_out_V_data_28_V_full_n),
    .res_V_data_28_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_28_V_write),
    .res_V_data_29_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_29_V_din),
    .res_V_data_29_V_full_n(layer9_out_V_data_29_V_full_n),
    .res_V_data_29_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_29_V_write),
    .res_V_data_30_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_30_V_din),
    .res_V_data_30_V_full_n(layer9_out_V_data_30_V_full_n),
    .res_V_data_30_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_30_V_write),
    .res_V_data_31_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_31_V_din),
    .res_V_data_31_V_full_n(layer9_out_V_data_31_V_full_n),
    .res_V_data_31_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_31_V_write),
    .res_V_data_32_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_32_V_din),
    .res_V_data_32_V_full_n(layer9_out_V_data_32_V_full_n),
    .res_V_data_32_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_32_V_write),
    .res_V_data_33_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_33_V_din),
    .res_V_data_33_V_full_n(layer9_out_V_data_33_V_full_n),
    .res_V_data_33_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_33_V_write),
    .res_V_data_34_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_34_V_din),
    .res_V_data_34_V_full_n(layer9_out_V_data_34_V_full_n),
    .res_V_data_34_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_34_V_write),
    .res_V_data_35_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_35_V_din),
    .res_V_data_35_V_full_n(layer9_out_V_data_35_V_full_n),
    .res_V_data_35_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_35_V_write),
    .res_V_data_36_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_36_V_din),
    .res_V_data_36_V_full_n(layer9_out_V_data_36_V_full_n),
    .res_V_data_36_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_36_V_write),
    .res_V_data_37_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_37_V_din),
    .res_V_data_37_V_full_n(layer9_out_V_data_37_V_full_n),
    .res_V_data_37_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_37_V_write),
    .res_V_data_38_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_38_V_din),
    .res_V_data_38_V_full_n(layer9_out_V_data_38_V_full_n),
    .res_V_data_38_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_38_V_write),
    .res_V_data_39_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_39_V_din),
    .res_V_data_39_V_full_n(layer9_out_V_data_39_V_full_n),
    .res_V_data_39_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_39_V_write),
    .res_V_data_40_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_40_V_din),
    .res_V_data_40_V_full_n(layer9_out_V_data_40_V_full_n),
    .res_V_data_40_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_40_V_write),
    .res_V_data_41_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_41_V_din),
    .res_V_data_41_V_full_n(layer9_out_V_data_41_V_full_n),
    .res_V_data_41_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_41_V_write),
    .res_V_data_42_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_42_V_din),
    .res_V_data_42_V_full_n(layer9_out_V_data_42_V_full_n),
    .res_V_data_42_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_42_V_write),
    .res_V_data_43_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_43_V_din),
    .res_V_data_43_V_full_n(layer9_out_V_data_43_V_full_n),
    .res_V_data_43_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_43_V_write),
    .res_V_data_44_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_44_V_din),
    .res_V_data_44_V_full_n(layer9_out_V_data_44_V_full_n),
    .res_V_data_44_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_44_V_write),
    .res_V_data_45_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_45_V_din),
    .res_V_data_45_V_full_n(layer9_out_V_data_45_V_full_n),
    .res_V_data_45_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_45_V_write),
    .res_V_data_46_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_46_V_din),
    .res_V_data_46_V_full_n(layer9_out_V_data_46_V_full_n),
    .res_V_data_46_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_46_V_write),
    .res_V_data_47_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_47_V_din),
    .res_V_data_47_V_full_n(layer9_out_V_data_47_V_full_n),
    .res_V_data_47_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_47_V_write),
    .res_V_data_48_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_48_V_din),
    .res_V_data_48_V_full_n(layer9_out_V_data_48_V_full_n),
    .res_V_data_48_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_48_V_write),
    .res_V_data_49_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_49_V_din),
    .res_V_data_49_V_full_n(layer9_out_V_data_49_V_full_n),
    .res_V_data_49_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_49_V_write),
    .res_V_data_50_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_50_V_din),
    .res_V_data_50_V_full_n(layer9_out_V_data_50_V_full_n),
    .res_V_data_50_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_50_V_write),
    .res_V_data_51_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_51_V_din),
    .res_V_data_51_V_full_n(layer9_out_V_data_51_V_full_n),
    .res_V_data_51_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_51_V_write),
    .res_V_data_52_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_52_V_din),
    .res_V_data_52_V_full_n(layer9_out_V_data_52_V_full_n),
    .res_V_data_52_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_52_V_write),
    .res_V_data_53_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_53_V_din),
    .res_V_data_53_V_full_n(layer9_out_V_data_53_V_full_n),
    .res_V_data_53_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_53_V_write),
    .res_V_data_54_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_54_V_din),
    .res_V_data_54_V_full_n(layer9_out_V_data_54_V_full_n),
    .res_V_data_54_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_54_V_write),
    .res_V_data_55_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_55_V_din),
    .res_V_data_55_V_full_n(layer9_out_V_data_55_V_full_n),
    .res_V_data_55_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_55_V_write),
    .res_V_data_56_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_56_V_din),
    .res_V_data_56_V_full_n(layer9_out_V_data_56_V_full_n),
    .res_V_data_56_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_56_V_write),
    .res_V_data_57_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_57_V_din),
    .res_V_data_57_V_full_n(layer9_out_V_data_57_V_full_n),
    .res_V_data_57_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_57_V_write),
    .res_V_data_58_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_58_V_din),
    .res_V_data_58_V_full_n(layer9_out_V_data_58_V_full_n),
    .res_V_data_58_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_58_V_write),
    .res_V_data_59_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_59_V_din),
    .res_V_data_59_V_full_n(layer9_out_V_data_59_V_full_n),
    .res_V_data_59_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_59_V_write),
    .res_V_data_60_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_60_V_din),
    .res_V_data_60_V_full_n(layer9_out_V_data_60_V_full_n),
    .res_V_data_60_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_60_V_write),
    .res_V_data_61_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_61_V_din),
    .res_V_data_61_V_full_n(layer9_out_V_data_61_V_full_n),
    .res_V_data_61_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_61_V_write),
    .res_V_data_62_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_62_V_din),
    .res_V_data_62_V_full_n(layer9_out_V_data_62_V_full_n),
    .res_V_data_62_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_62_V_write),
    .res_V_data_63_V_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_63_V_din),
    .res_V_data_63_V_full_n(layer9_out_V_data_63_V_full_n),
    .res_V_data_63_V_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_63_V_write)
);

global_pooling1d_cl_array_array_ap_fixed_64u_config10_s global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_ap_start),
    .start_full_n(start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_full_n),
    .ap_done(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_ap_done),
    .ap_continue(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_ap_continue),
    .ap_idle(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_ap_idle),
    .ap_ready(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_ap_ready),
    .data_V_data_0_V_dout(layer9_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer9_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer9_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer9_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer9_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer9_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer9_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer9_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer9_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer9_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer9_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer9_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer9_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer9_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer9_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer9_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_7_V_read),
    .data_V_data_8_V_dout(layer9_out_V_data_8_V_dout),
    .data_V_data_8_V_empty_n(layer9_out_V_data_8_V_empty_n),
    .data_V_data_8_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_8_V_read),
    .data_V_data_9_V_dout(layer9_out_V_data_9_V_dout),
    .data_V_data_9_V_empty_n(layer9_out_V_data_9_V_empty_n),
    .data_V_data_9_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_9_V_read),
    .data_V_data_10_V_dout(layer9_out_V_data_10_V_dout),
    .data_V_data_10_V_empty_n(layer9_out_V_data_10_V_empty_n),
    .data_V_data_10_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_10_V_read),
    .data_V_data_11_V_dout(layer9_out_V_data_11_V_dout),
    .data_V_data_11_V_empty_n(layer9_out_V_data_11_V_empty_n),
    .data_V_data_11_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_11_V_read),
    .data_V_data_12_V_dout(layer9_out_V_data_12_V_dout),
    .data_V_data_12_V_empty_n(layer9_out_V_data_12_V_empty_n),
    .data_V_data_12_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_12_V_read),
    .data_V_data_13_V_dout(layer9_out_V_data_13_V_dout),
    .data_V_data_13_V_empty_n(layer9_out_V_data_13_V_empty_n),
    .data_V_data_13_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_13_V_read),
    .data_V_data_14_V_dout(layer9_out_V_data_14_V_dout),
    .data_V_data_14_V_empty_n(layer9_out_V_data_14_V_empty_n),
    .data_V_data_14_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_14_V_read),
    .data_V_data_15_V_dout(layer9_out_V_data_15_V_dout),
    .data_V_data_15_V_empty_n(layer9_out_V_data_15_V_empty_n),
    .data_V_data_15_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_15_V_read),
    .data_V_data_16_V_dout(layer9_out_V_data_16_V_dout),
    .data_V_data_16_V_empty_n(layer9_out_V_data_16_V_empty_n),
    .data_V_data_16_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_16_V_read),
    .data_V_data_17_V_dout(layer9_out_V_data_17_V_dout),
    .data_V_data_17_V_empty_n(layer9_out_V_data_17_V_empty_n),
    .data_V_data_17_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_17_V_read),
    .data_V_data_18_V_dout(layer9_out_V_data_18_V_dout),
    .data_V_data_18_V_empty_n(layer9_out_V_data_18_V_empty_n),
    .data_V_data_18_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_18_V_read),
    .data_V_data_19_V_dout(layer9_out_V_data_19_V_dout),
    .data_V_data_19_V_empty_n(layer9_out_V_data_19_V_empty_n),
    .data_V_data_19_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_19_V_read),
    .data_V_data_20_V_dout(layer9_out_V_data_20_V_dout),
    .data_V_data_20_V_empty_n(layer9_out_V_data_20_V_empty_n),
    .data_V_data_20_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_20_V_read),
    .data_V_data_21_V_dout(layer9_out_V_data_21_V_dout),
    .data_V_data_21_V_empty_n(layer9_out_V_data_21_V_empty_n),
    .data_V_data_21_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_21_V_read),
    .data_V_data_22_V_dout(layer9_out_V_data_22_V_dout),
    .data_V_data_22_V_empty_n(layer9_out_V_data_22_V_empty_n),
    .data_V_data_22_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_22_V_read),
    .data_V_data_23_V_dout(layer9_out_V_data_23_V_dout),
    .data_V_data_23_V_empty_n(layer9_out_V_data_23_V_empty_n),
    .data_V_data_23_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_23_V_read),
    .data_V_data_24_V_dout(layer9_out_V_data_24_V_dout),
    .data_V_data_24_V_empty_n(layer9_out_V_data_24_V_empty_n),
    .data_V_data_24_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_24_V_read),
    .data_V_data_25_V_dout(layer9_out_V_data_25_V_dout),
    .data_V_data_25_V_empty_n(layer9_out_V_data_25_V_empty_n),
    .data_V_data_25_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_25_V_read),
    .data_V_data_26_V_dout(layer9_out_V_data_26_V_dout),
    .data_V_data_26_V_empty_n(layer9_out_V_data_26_V_empty_n),
    .data_V_data_26_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_26_V_read),
    .data_V_data_27_V_dout(layer9_out_V_data_27_V_dout),
    .data_V_data_27_V_empty_n(layer9_out_V_data_27_V_empty_n),
    .data_V_data_27_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_27_V_read),
    .data_V_data_28_V_dout(layer9_out_V_data_28_V_dout),
    .data_V_data_28_V_empty_n(layer9_out_V_data_28_V_empty_n),
    .data_V_data_28_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_28_V_read),
    .data_V_data_29_V_dout(layer9_out_V_data_29_V_dout),
    .data_V_data_29_V_empty_n(layer9_out_V_data_29_V_empty_n),
    .data_V_data_29_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_29_V_read),
    .data_V_data_30_V_dout(layer9_out_V_data_30_V_dout),
    .data_V_data_30_V_empty_n(layer9_out_V_data_30_V_empty_n),
    .data_V_data_30_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_30_V_read),
    .data_V_data_31_V_dout(layer9_out_V_data_31_V_dout),
    .data_V_data_31_V_empty_n(layer9_out_V_data_31_V_empty_n),
    .data_V_data_31_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_31_V_read),
    .data_V_data_32_V_dout(layer9_out_V_data_32_V_dout),
    .data_V_data_32_V_empty_n(layer9_out_V_data_32_V_empty_n),
    .data_V_data_32_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_32_V_read),
    .data_V_data_33_V_dout(layer9_out_V_data_33_V_dout),
    .data_V_data_33_V_empty_n(layer9_out_V_data_33_V_empty_n),
    .data_V_data_33_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_33_V_read),
    .data_V_data_34_V_dout(layer9_out_V_data_34_V_dout),
    .data_V_data_34_V_empty_n(layer9_out_V_data_34_V_empty_n),
    .data_V_data_34_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_34_V_read),
    .data_V_data_35_V_dout(layer9_out_V_data_35_V_dout),
    .data_V_data_35_V_empty_n(layer9_out_V_data_35_V_empty_n),
    .data_V_data_35_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_35_V_read),
    .data_V_data_36_V_dout(layer9_out_V_data_36_V_dout),
    .data_V_data_36_V_empty_n(layer9_out_V_data_36_V_empty_n),
    .data_V_data_36_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_36_V_read),
    .data_V_data_37_V_dout(layer9_out_V_data_37_V_dout),
    .data_V_data_37_V_empty_n(layer9_out_V_data_37_V_empty_n),
    .data_V_data_37_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_37_V_read),
    .data_V_data_38_V_dout(layer9_out_V_data_38_V_dout),
    .data_V_data_38_V_empty_n(layer9_out_V_data_38_V_empty_n),
    .data_V_data_38_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_38_V_read),
    .data_V_data_39_V_dout(layer9_out_V_data_39_V_dout),
    .data_V_data_39_V_empty_n(layer9_out_V_data_39_V_empty_n),
    .data_V_data_39_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_39_V_read),
    .data_V_data_40_V_dout(layer9_out_V_data_40_V_dout),
    .data_V_data_40_V_empty_n(layer9_out_V_data_40_V_empty_n),
    .data_V_data_40_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_40_V_read),
    .data_V_data_41_V_dout(layer9_out_V_data_41_V_dout),
    .data_V_data_41_V_empty_n(layer9_out_V_data_41_V_empty_n),
    .data_V_data_41_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_41_V_read),
    .data_V_data_42_V_dout(layer9_out_V_data_42_V_dout),
    .data_V_data_42_V_empty_n(layer9_out_V_data_42_V_empty_n),
    .data_V_data_42_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_42_V_read),
    .data_V_data_43_V_dout(layer9_out_V_data_43_V_dout),
    .data_V_data_43_V_empty_n(layer9_out_V_data_43_V_empty_n),
    .data_V_data_43_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_43_V_read),
    .data_V_data_44_V_dout(layer9_out_V_data_44_V_dout),
    .data_V_data_44_V_empty_n(layer9_out_V_data_44_V_empty_n),
    .data_V_data_44_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_44_V_read),
    .data_V_data_45_V_dout(layer9_out_V_data_45_V_dout),
    .data_V_data_45_V_empty_n(layer9_out_V_data_45_V_empty_n),
    .data_V_data_45_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_45_V_read),
    .data_V_data_46_V_dout(layer9_out_V_data_46_V_dout),
    .data_V_data_46_V_empty_n(layer9_out_V_data_46_V_empty_n),
    .data_V_data_46_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_46_V_read),
    .data_V_data_47_V_dout(layer9_out_V_data_47_V_dout),
    .data_V_data_47_V_empty_n(layer9_out_V_data_47_V_empty_n),
    .data_V_data_47_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_47_V_read),
    .data_V_data_48_V_dout(layer9_out_V_data_48_V_dout),
    .data_V_data_48_V_empty_n(layer9_out_V_data_48_V_empty_n),
    .data_V_data_48_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_48_V_read),
    .data_V_data_49_V_dout(layer9_out_V_data_49_V_dout),
    .data_V_data_49_V_empty_n(layer9_out_V_data_49_V_empty_n),
    .data_V_data_49_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_49_V_read),
    .data_V_data_50_V_dout(layer9_out_V_data_50_V_dout),
    .data_V_data_50_V_empty_n(layer9_out_V_data_50_V_empty_n),
    .data_V_data_50_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_50_V_read),
    .data_V_data_51_V_dout(layer9_out_V_data_51_V_dout),
    .data_V_data_51_V_empty_n(layer9_out_V_data_51_V_empty_n),
    .data_V_data_51_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_51_V_read),
    .data_V_data_52_V_dout(layer9_out_V_data_52_V_dout),
    .data_V_data_52_V_empty_n(layer9_out_V_data_52_V_empty_n),
    .data_V_data_52_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_52_V_read),
    .data_V_data_53_V_dout(layer9_out_V_data_53_V_dout),
    .data_V_data_53_V_empty_n(layer9_out_V_data_53_V_empty_n),
    .data_V_data_53_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_53_V_read),
    .data_V_data_54_V_dout(layer9_out_V_data_54_V_dout),
    .data_V_data_54_V_empty_n(layer9_out_V_data_54_V_empty_n),
    .data_V_data_54_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_54_V_read),
    .data_V_data_55_V_dout(layer9_out_V_data_55_V_dout),
    .data_V_data_55_V_empty_n(layer9_out_V_data_55_V_empty_n),
    .data_V_data_55_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_55_V_read),
    .data_V_data_56_V_dout(layer9_out_V_data_56_V_dout),
    .data_V_data_56_V_empty_n(layer9_out_V_data_56_V_empty_n),
    .data_V_data_56_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_56_V_read),
    .data_V_data_57_V_dout(layer9_out_V_data_57_V_dout),
    .data_V_data_57_V_empty_n(layer9_out_V_data_57_V_empty_n),
    .data_V_data_57_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_57_V_read),
    .data_V_data_58_V_dout(layer9_out_V_data_58_V_dout),
    .data_V_data_58_V_empty_n(layer9_out_V_data_58_V_empty_n),
    .data_V_data_58_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_58_V_read),
    .data_V_data_59_V_dout(layer9_out_V_data_59_V_dout),
    .data_V_data_59_V_empty_n(layer9_out_V_data_59_V_empty_n),
    .data_V_data_59_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_59_V_read),
    .data_V_data_60_V_dout(layer9_out_V_data_60_V_dout),
    .data_V_data_60_V_empty_n(layer9_out_V_data_60_V_empty_n),
    .data_V_data_60_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_60_V_read),
    .data_V_data_61_V_dout(layer9_out_V_data_61_V_dout),
    .data_V_data_61_V_empty_n(layer9_out_V_data_61_V_empty_n),
    .data_V_data_61_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_61_V_read),
    .data_V_data_62_V_dout(layer9_out_V_data_62_V_dout),
    .data_V_data_62_V_empty_n(layer9_out_V_data_62_V_empty_n),
    .data_V_data_62_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_62_V_read),
    .data_V_data_63_V_dout(layer9_out_V_data_63_V_dout),
    .data_V_data_63_V_empty_n(layer9_out_V_data_63_V_empty_n),
    .data_V_data_63_V_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_63_V_read),
    .start_out(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_start_out),
    .start_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_start_write),
    .res_V_data_0_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer10_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer10_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer10_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer10_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer10_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer10_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer10_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer10_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_7_V_write),
    .res_V_data_8_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_8_V_din),
    .res_V_data_8_V_full_n(layer10_out_V_data_8_V_full_n),
    .res_V_data_8_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_8_V_write),
    .res_V_data_9_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_9_V_din),
    .res_V_data_9_V_full_n(layer10_out_V_data_9_V_full_n),
    .res_V_data_9_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_9_V_write),
    .res_V_data_10_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_10_V_din),
    .res_V_data_10_V_full_n(layer10_out_V_data_10_V_full_n),
    .res_V_data_10_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_10_V_write),
    .res_V_data_11_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_11_V_din),
    .res_V_data_11_V_full_n(layer10_out_V_data_11_V_full_n),
    .res_V_data_11_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_11_V_write),
    .res_V_data_12_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_12_V_din),
    .res_V_data_12_V_full_n(layer10_out_V_data_12_V_full_n),
    .res_V_data_12_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_12_V_write),
    .res_V_data_13_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_13_V_din),
    .res_V_data_13_V_full_n(layer10_out_V_data_13_V_full_n),
    .res_V_data_13_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_13_V_write),
    .res_V_data_14_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_14_V_din),
    .res_V_data_14_V_full_n(layer10_out_V_data_14_V_full_n),
    .res_V_data_14_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_14_V_write),
    .res_V_data_15_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_15_V_din),
    .res_V_data_15_V_full_n(layer10_out_V_data_15_V_full_n),
    .res_V_data_15_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_15_V_write),
    .res_V_data_16_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_16_V_din),
    .res_V_data_16_V_full_n(layer10_out_V_data_16_V_full_n),
    .res_V_data_16_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_16_V_write),
    .res_V_data_17_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_17_V_din),
    .res_V_data_17_V_full_n(layer10_out_V_data_17_V_full_n),
    .res_V_data_17_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_17_V_write),
    .res_V_data_18_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_18_V_din),
    .res_V_data_18_V_full_n(layer10_out_V_data_18_V_full_n),
    .res_V_data_18_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_18_V_write),
    .res_V_data_19_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_19_V_din),
    .res_V_data_19_V_full_n(layer10_out_V_data_19_V_full_n),
    .res_V_data_19_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_19_V_write),
    .res_V_data_20_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_20_V_din),
    .res_V_data_20_V_full_n(layer10_out_V_data_20_V_full_n),
    .res_V_data_20_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_20_V_write),
    .res_V_data_21_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_21_V_din),
    .res_V_data_21_V_full_n(layer10_out_V_data_21_V_full_n),
    .res_V_data_21_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_21_V_write),
    .res_V_data_22_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_22_V_din),
    .res_V_data_22_V_full_n(layer10_out_V_data_22_V_full_n),
    .res_V_data_22_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_22_V_write),
    .res_V_data_23_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_23_V_din),
    .res_V_data_23_V_full_n(layer10_out_V_data_23_V_full_n),
    .res_V_data_23_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_23_V_write),
    .res_V_data_24_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_24_V_din),
    .res_V_data_24_V_full_n(layer10_out_V_data_24_V_full_n),
    .res_V_data_24_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_24_V_write),
    .res_V_data_25_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_25_V_din),
    .res_V_data_25_V_full_n(layer10_out_V_data_25_V_full_n),
    .res_V_data_25_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_25_V_write),
    .res_V_data_26_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_26_V_din),
    .res_V_data_26_V_full_n(layer10_out_V_data_26_V_full_n),
    .res_V_data_26_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_26_V_write),
    .res_V_data_27_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_27_V_din),
    .res_V_data_27_V_full_n(layer10_out_V_data_27_V_full_n),
    .res_V_data_27_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_27_V_write),
    .res_V_data_28_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_28_V_din),
    .res_V_data_28_V_full_n(layer10_out_V_data_28_V_full_n),
    .res_V_data_28_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_28_V_write),
    .res_V_data_29_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_29_V_din),
    .res_V_data_29_V_full_n(layer10_out_V_data_29_V_full_n),
    .res_V_data_29_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_29_V_write),
    .res_V_data_30_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_30_V_din),
    .res_V_data_30_V_full_n(layer10_out_V_data_30_V_full_n),
    .res_V_data_30_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_30_V_write),
    .res_V_data_31_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_31_V_din),
    .res_V_data_31_V_full_n(layer10_out_V_data_31_V_full_n),
    .res_V_data_31_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_31_V_write),
    .res_V_data_32_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_32_V_din),
    .res_V_data_32_V_full_n(layer10_out_V_data_32_V_full_n),
    .res_V_data_32_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_32_V_write),
    .res_V_data_33_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_33_V_din),
    .res_V_data_33_V_full_n(layer10_out_V_data_33_V_full_n),
    .res_V_data_33_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_33_V_write),
    .res_V_data_34_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_34_V_din),
    .res_V_data_34_V_full_n(layer10_out_V_data_34_V_full_n),
    .res_V_data_34_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_34_V_write),
    .res_V_data_35_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_35_V_din),
    .res_V_data_35_V_full_n(layer10_out_V_data_35_V_full_n),
    .res_V_data_35_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_35_V_write),
    .res_V_data_36_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_36_V_din),
    .res_V_data_36_V_full_n(layer10_out_V_data_36_V_full_n),
    .res_V_data_36_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_36_V_write),
    .res_V_data_37_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_37_V_din),
    .res_V_data_37_V_full_n(layer10_out_V_data_37_V_full_n),
    .res_V_data_37_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_37_V_write),
    .res_V_data_38_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_38_V_din),
    .res_V_data_38_V_full_n(layer10_out_V_data_38_V_full_n),
    .res_V_data_38_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_38_V_write),
    .res_V_data_39_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_39_V_din),
    .res_V_data_39_V_full_n(layer10_out_V_data_39_V_full_n),
    .res_V_data_39_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_39_V_write),
    .res_V_data_40_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_40_V_din),
    .res_V_data_40_V_full_n(layer10_out_V_data_40_V_full_n),
    .res_V_data_40_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_40_V_write),
    .res_V_data_41_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_41_V_din),
    .res_V_data_41_V_full_n(layer10_out_V_data_41_V_full_n),
    .res_V_data_41_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_41_V_write),
    .res_V_data_42_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_42_V_din),
    .res_V_data_42_V_full_n(layer10_out_V_data_42_V_full_n),
    .res_V_data_42_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_42_V_write),
    .res_V_data_43_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_43_V_din),
    .res_V_data_43_V_full_n(layer10_out_V_data_43_V_full_n),
    .res_V_data_43_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_43_V_write),
    .res_V_data_44_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_44_V_din),
    .res_V_data_44_V_full_n(layer10_out_V_data_44_V_full_n),
    .res_V_data_44_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_44_V_write),
    .res_V_data_45_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_45_V_din),
    .res_V_data_45_V_full_n(layer10_out_V_data_45_V_full_n),
    .res_V_data_45_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_45_V_write),
    .res_V_data_46_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_46_V_din),
    .res_V_data_46_V_full_n(layer10_out_V_data_46_V_full_n),
    .res_V_data_46_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_46_V_write),
    .res_V_data_47_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_47_V_din),
    .res_V_data_47_V_full_n(layer10_out_V_data_47_V_full_n),
    .res_V_data_47_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_47_V_write),
    .res_V_data_48_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_48_V_din),
    .res_V_data_48_V_full_n(layer10_out_V_data_48_V_full_n),
    .res_V_data_48_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_48_V_write),
    .res_V_data_49_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_49_V_din),
    .res_V_data_49_V_full_n(layer10_out_V_data_49_V_full_n),
    .res_V_data_49_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_49_V_write),
    .res_V_data_50_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_50_V_din),
    .res_V_data_50_V_full_n(layer10_out_V_data_50_V_full_n),
    .res_V_data_50_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_50_V_write),
    .res_V_data_51_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_51_V_din),
    .res_V_data_51_V_full_n(layer10_out_V_data_51_V_full_n),
    .res_V_data_51_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_51_V_write),
    .res_V_data_52_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_52_V_din),
    .res_V_data_52_V_full_n(layer10_out_V_data_52_V_full_n),
    .res_V_data_52_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_52_V_write),
    .res_V_data_53_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_53_V_din),
    .res_V_data_53_V_full_n(layer10_out_V_data_53_V_full_n),
    .res_V_data_53_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_53_V_write),
    .res_V_data_54_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_54_V_din),
    .res_V_data_54_V_full_n(layer10_out_V_data_54_V_full_n),
    .res_V_data_54_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_54_V_write),
    .res_V_data_55_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_55_V_din),
    .res_V_data_55_V_full_n(layer10_out_V_data_55_V_full_n),
    .res_V_data_55_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_55_V_write),
    .res_V_data_56_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_56_V_din),
    .res_V_data_56_V_full_n(layer10_out_V_data_56_V_full_n),
    .res_V_data_56_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_56_V_write),
    .res_V_data_57_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_57_V_din),
    .res_V_data_57_V_full_n(layer10_out_V_data_57_V_full_n),
    .res_V_data_57_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_57_V_write),
    .res_V_data_58_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_58_V_din),
    .res_V_data_58_V_full_n(layer10_out_V_data_58_V_full_n),
    .res_V_data_58_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_58_V_write),
    .res_V_data_59_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_59_V_din),
    .res_V_data_59_V_full_n(layer10_out_V_data_59_V_full_n),
    .res_V_data_59_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_59_V_write),
    .res_V_data_60_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_60_V_din),
    .res_V_data_60_V_full_n(layer10_out_V_data_60_V_full_n),
    .res_V_data_60_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_60_V_write),
    .res_V_data_61_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_61_V_din),
    .res_V_data_61_V_full_n(layer10_out_V_data_61_V_full_n),
    .res_V_data_61_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_61_V_write),
    .res_V_data_62_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_62_V_din),
    .res_V_data_62_V_full_n(layer10_out_V_data_62_V_full_n),
    .res_V_data_62_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_62_V_write),
    .res_V_data_63_V_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_63_V_din),
    .res_V_data_63_V_full_n(layer10_out_V_data_63_V_full_n),
    .res_V_data_63_V_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_63_V_write)
);

dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_start),
    .start_full_n(start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_full_n),
    .ap_done(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_done),
    .ap_continue(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_continue),
    .ap_idle(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_idle),
    .ap_ready(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_ready),
    .start_out(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_start_out),
    .start_write(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_start_write),
    .data_stream_V_data_0_V_dout(layer10_out_V_data_0_V_dout),
    .data_stream_V_data_0_V_empty_n(layer10_out_V_data_0_V_empty_n),
    .data_stream_V_data_0_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_0_V_read),
    .data_stream_V_data_1_V_dout(layer10_out_V_data_1_V_dout),
    .data_stream_V_data_1_V_empty_n(layer10_out_V_data_1_V_empty_n),
    .data_stream_V_data_1_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_1_V_read),
    .data_stream_V_data_2_V_dout(layer10_out_V_data_2_V_dout),
    .data_stream_V_data_2_V_empty_n(layer10_out_V_data_2_V_empty_n),
    .data_stream_V_data_2_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_2_V_read),
    .data_stream_V_data_3_V_dout(layer10_out_V_data_3_V_dout),
    .data_stream_V_data_3_V_empty_n(layer10_out_V_data_3_V_empty_n),
    .data_stream_V_data_3_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_3_V_read),
    .data_stream_V_data_4_V_dout(layer10_out_V_data_4_V_dout),
    .data_stream_V_data_4_V_empty_n(layer10_out_V_data_4_V_empty_n),
    .data_stream_V_data_4_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_4_V_read),
    .data_stream_V_data_5_V_dout(layer10_out_V_data_5_V_dout),
    .data_stream_V_data_5_V_empty_n(layer10_out_V_data_5_V_empty_n),
    .data_stream_V_data_5_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_5_V_read),
    .data_stream_V_data_6_V_dout(layer10_out_V_data_6_V_dout),
    .data_stream_V_data_6_V_empty_n(layer10_out_V_data_6_V_empty_n),
    .data_stream_V_data_6_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_6_V_read),
    .data_stream_V_data_7_V_dout(layer10_out_V_data_7_V_dout),
    .data_stream_V_data_7_V_empty_n(layer10_out_V_data_7_V_empty_n),
    .data_stream_V_data_7_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_7_V_read),
    .data_stream_V_data_8_V_dout(layer10_out_V_data_8_V_dout),
    .data_stream_V_data_8_V_empty_n(layer10_out_V_data_8_V_empty_n),
    .data_stream_V_data_8_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_8_V_read),
    .data_stream_V_data_9_V_dout(layer10_out_V_data_9_V_dout),
    .data_stream_V_data_9_V_empty_n(layer10_out_V_data_9_V_empty_n),
    .data_stream_V_data_9_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_9_V_read),
    .data_stream_V_data_10_V_dout(layer10_out_V_data_10_V_dout),
    .data_stream_V_data_10_V_empty_n(layer10_out_V_data_10_V_empty_n),
    .data_stream_V_data_10_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_10_V_read),
    .data_stream_V_data_11_V_dout(layer10_out_V_data_11_V_dout),
    .data_stream_V_data_11_V_empty_n(layer10_out_V_data_11_V_empty_n),
    .data_stream_V_data_11_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_11_V_read),
    .data_stream_V_data_12_V_dout(layer10_out_V_data_12_V_dout),
    .data_stream_V_data_12_V_empty_n(layer10_out_V_data_12_V_empty_n),
    .data_stream_V_data_12_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_12_V_read),
    .data_stream_V_data_13_V_dout(layer10_out_V_data_13_V_dout),
    .data_stream_V_data_13_V_empty_n(layer10_out_V_data_13_V_empty_n),
    .data_stream_V_data_13_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_13_V_read),
    .data_stream_V_data_14_V_dout(layer10_out_V_data_14_V_dout),
    .data_stream_V_data_14_V_empty_n(layer10_out_V_data_14_V_empty_n),
    .data_stream_V_data_14_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_14_V_read),
    .data_stream_V_data_15_V_dout(layer10_out_V_data_15_V_dout),
    .data_stream_V_data_15_V_empty_n(layer10_out_V_data_15_V_empty_n),
    .data_stream_V_data_15_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_15_V_read),
    .data_stream_V_data_16_V_dout(layer10_out_V_data_16_V_dout),
    .data_stream_V_data_16_V_empty_n(layer10_out_V_data_16_V_empty_n),
    .data_stream_V_data_16_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_16_V_read),
    .data_stream_V_data_17_V_dout(layer10_out_V_data_17_V_dout),
    .data_stream_V_data_17_V_empty_n(layer10_out_V_data_17_V_empty_n),
    .data_stream_V_data_17_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_17_V_read),
    .data_stream_V_data_18_V_dout(layer10_out_V_data_18_V_dout),
    .data_stream_V_data_18_V_empty_n(layer10_out_V_data_18_V_empty_n),
    .data_stream_V_data_18_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_18_V_read),
    .data_stream_V_data_19_V_dout(layer10_out_V_data_19_V_dout),
    .data_stream_V_data_19_V_empty_n(layer10_out_V_data_19_V_empty_n),
    .data_stream_V_data_19_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_19_V_read),
    .data_stream_V_data_20_V_dout(layer10_out_V_data_20_V_dout),
    .data_stream_V_data_20_V_empty_n(layer10_out_V_data_20_V_empty_n),
    .data_stream_V_data_20_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_20_V_read),
    .data_stream_V_data_21_V_dout(layer10_out_V_data_21_V_dout),
    .data_stream_V_data_21_V_empty_n(layer10_out_V_data_21_V_empty_n),
    .data_stream_V_data_21_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_21_V_read),
    .data_stream_V_data_22_V_dout(layer10_out_V_data_22_V_dout),
    .data_stream_V_data_22_V_empty_n(layer10_out_V_data_22_V_empty_n),
    .data_stream_V_data_22_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_22_V_read),
    .data_stream_V_data_23_V_dout(layer10_out_V_data_23_V_dout),
    .data_stream_V_data_23_V_empty_n(layer10_out_V_data_23_V_empty_n),
    .data_stream_V_data_23_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_23_V_read),
    .data_stream_V_data_24_V_dout(layer10_out_V_data_24_V_dout),
    .data_stream_V_data_24_V_empty_n(layer10_out_V_data_24_V_empty_n),
    .data_stream_V_data_24_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_24_V_read),
    .data_stream_V_data_25_V_dout(layer10_out_V_data_25_V_dout),
    .data_stream_V_data_25_V_empty_n(layer10_out_V_data_25_V_empty_n),
    .data_stream_V_data_25_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_25_V_read),
    .data_stream_V_data_26_V_dout(layer10_out_V_data_26_V_dout),
    .data_stream_V_data_26_V_empty_n(layer10_out_V_data_26_V_empty_n),
    .data_stream_V_data_26_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_26_V_read),
    .data_stream_V_data_27_V_dout(layer10_out_V_data_27_V_dout),
    .data_stream_V_data_27_V_empty_n(layer10_out_V_data_27_V_empty_n),
    .data_stream_V_data_27_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_27_V_read),
    .data_stream_V_data_28_V_dout(layer10_out_V_data_28_V_dout),
    .data_stream_V_data_28_V_empty_n(layer10_out_V_data_28_V_empty_n),
    .data_stream_V_data_28_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_28_V_read),
    .data_stream_V_data_29_V_dout(layer10_out_V_data_29_V_dout),
    .data_stream_V_data_29_V_empty_n(layer10_out_V_data_29_V_empty_n),
    .data_stream_V_data_29_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_29_V_read),
    .data_stream_V_data_30_V_dout(layer10_out_V_data_30_V_dout),
    .data_stream_V_data_30_V_empty_n(layer10_out_V_data_30_V_empty_n),
    .data_stream_V_data_30_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_30_V_read),
    .data_stream_V_data_31_V_dout(layer10_out_V_data_31_V_dout),
    .data_stream_V_data_31_V_empty_n(layer10_out_V_data_31_V_empty_n),
    .data_stream_V_data_31_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_31_V_read),
    .data_stream_V_data_32_V_dout(layer10_out_V_data_32_V_dout),
    .data_stream_V_data_32_V_empty_n(layer10_out_V_data_32_V_empty_n),
    .data_stream_V_data_32_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_32_V_read),
    .data_stream_V_data_33_V_dout(layer10_out_V_data_33_V_dout),
    .data_stream_V_data_33_V_empty_n(layer10_out_V_data_33_V_empty_n),
    .data_stream_V_data_33_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_33_V_read),
    .data_stream_V_data_34_V_dout(layer10_out_V_data_34_V_dout),
    .data_stream_V_data_34_V_empty_n(layer10_out_V_data_34_V_empty_n),
    .data_stream_V_data_34_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_34_V_read),
    .data_stream_V_data_35_V_dout(layer10_out_V_data_35_V_dout),
    .data_stream_V_data_35_V_empty_n(layer10_out_V_data_35_V_empty_n),
    .data_stream_V_data_35_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_35_V_read),
    .data_stream_V_data_36_V_dout(layer10_out_V_data_36_V_dout),
    .data_stream_V_data_36_V_empty_n(layer10_out_V_data_36_V_empty_n),
    .data_stream_V_data_36_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_36_V_read),
    .data_stream_V_data_37_V_dout(layer10_out_V_data_37_V_dout),
    .data_stream_V_data_37_V_empty_n(layer10_out_V_data_37_V_empty_n),
    .data_stream_V_data_37_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_37_V_read),
    .data_stream_V_data_38_V_dout(layer10_out_V_data_38_V_dout),
    .data_stream_V_data_38_V_empty_n(layer10_out_V_data_38_V_empty_n),
    .data_stream_V_data_38_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_38_V_read),
    .data_stream_V_data_39_V_dout(layer10_out_V_data_39_V_dout),
    .data_stream_V_data_39_V_empty_n(layer10_out_V_data_39_V_empty_n),
    .data_stream_V_data_39_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_39_V_read),
    .data_stream_V_data_40_V_dout(layer10_out_V_data_40_V_dout),
    .data_stream_V_data_40_V_empty_n(layer10_out_V_data_40_V_empty_n),
    .data_stream_V_data_40_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_40_V_read),
    .data_stream_V_data_41_V_dout(layer10_out_V_data_41_V_dout),
    .data_stream_V_data_41_V_empty_n(layer10_out_V_data_41_V_empty_n),
    .data_stream_V_data_41_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_41_V_read),
    .data_stream_V_data_42_V_dout(layer10_out_V_data_42_V_dout),
    .data_stream_V_data_42_V_empty_n(layer10_out_V_data_42_V_empty_n),
    .data_stream_V_data_42_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_42_V_read),
    .data_stream_V_data_43_V_dout(layer10_out_V_data_43_V_dout),
    .data_stream_V_data_43_V_empty_n(layer10_out_V_data_43_V_empty_n),
    .data_stream_V_data_43_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_43_V_read),
    .data_stream_V_data_44_V_dout(layer10_out_V_data_44_V_dout),
    .data_stream_V_data_44_V_empty_n(layer10_out_V_data_44_V_empty_n),
    .data_stream_V_data_44_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_44_V_read),
    .data_stream_V_data_45_V_dout(layer10_out_V_data_45_V_dout),
    .data_stream_V_data_45_V_empty_n(layer10_out_V_data_45_V_empty_n),
    .data_stream_V_data_45_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_45_V_read),
    .data_stream_V_data_46_V_dout(layer10_out_V_data_46_V_dout),
    .data_stream_V_data_46_V_empty_n(layer10_out_V_data_46_V_empty_n),
    .data_stream_V_data_46_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_46_V_read),
    .data_stream_V_data_47_V_dout(layer10_out_V_data_47_V_dout),
    .data_stream_V_data_47_V_empty_n(layer10_out_V_data_47_V_empty_n),
    .data_stream_V_data_47_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_47_V_read),
    .data_stream_V_data_48_V_dout(layer10_out_V_data_48_V_dout),
    .data_stream_V_data_48_V_empty_n(layer10_out_V_data_48_V_empty_n),
    .data_stream_V_data_48_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_48_V_read),
    .data_stream_V_data_49_V_dout(layer10_out_V_data_49_V_dout),
    .data_stream_V_data_49_V_empty_n(layer10_out_V_data_49_V_empty_n),
    .data_stream_V_data_49_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_49_V_read),
    .data_stream_V_data_50_V_dout(layer10_out_V_data_50_V_dout),
    .data_stream_V_data_50_V_empty_n(layer10_out_V_data_50_V_empty_n),
    .data_stream_V_data_50_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_50_V_read),
    .data_stream_V_data_51_V_dout(layer10_out_V_data_51_V_dout),
    .data_stream_V_data_51_V_empty_n(layer10_out_V_data_51_V_empty_n),
    .data_stream_V_data_51_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_51_V_read),
    .data_stream_V_data_52_V_dout(layer10_out_V_data_52_V_dout),
    .data_stream_V_data_52_V_empty_n(layer10_out_V_data_52_V_empty_n),
    .data_stream_V_data_52_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_52_V_read),
    .data_stream_V_data_53_V_dout(layer10_out_V_data_53_V_dout),
    .data_stream_V_data_53_V_empty_n(layer10_out_V_data_53_V_empty_n),
    .data_stream_V_data_53_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_53_V_read),
    .data_stream_V_data_54_V_dout(layer10_out_V_data_54_V_dout),
    .data_stream_V_data_54_V_empty_n(layer10_out_V_data_54_V_empty_n),
    .data_stream_V_data_54_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_54_V_read),
    .data_stream_V_data_55_V_dout(layer10_out_V_data_55_V_dout),
    .data_stream_V_data_55_V_empty_n(layer10_out_V_data_55_V_empty_n),
    .data_stream_V_data_55_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_55_V_read),
    .data_stream_V_data_56_V_dout(layer10_out_V_data_56_V_dout),
    .data_stream_V_data_56_V_empty_n(layer10_out_V_data_56_V_empty_n),
    .data_stream_V_data_56_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_56_V_read),
    .data_stream_V_data_57_V_dout(layer10_out_V_data_57_V_dout),
    .data_stream_V_data_57_V_empty_n(layer10_out_V_data_57_V_empty_n),
    .data_stream_V_data_57_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_57_V_read),
    .data_stream_V_data_58_V_dout(layer10_out_V_data_58_V_dout),
    .data_stream_V_data_58_V_empty_n(layer10_out_V_data_58_V_empty_n),
    .data_stream_V_data_58_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_58_V_read),
    .data_stream_V_data_59_V_dout(layer10_out_V_data_59_V_dout),
    .data_stream_V_data_59_V_empty_n(layer10_out_V_data_59_V_empty_n),
    .data_stream_V_data_59_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_59_V_read),
    .data_stream_V_data_60_V_dout(layer10_out_V_data_60_V_dout),
    .data_stream_V_data_60_V_empty_n(layer10_out_V_data_60_V_empty_n),
    .data_stream_V_data_60_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_60_V_read),
    .data_stream_V_data_61_V_dout(layer10_out_V_data_61_V_dout),
    .data_stream_V_data_61_V_empty_n(layer10_out_V_data_61_V_empty_n),
    .data_stream_V_data_61_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_61_V_read),
    .data_stream_V_data_62_V_dout(layer10_out_V_data_62_V_dout),
    .data_stream_V_data_62_V_empty_n(layer10_out_V_data_62_V_empty_n),
    .data_stream_V_data_62_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_62_V_read),
    .data_stream_V_data_63_V_dout(layer10_out_V_data_63_V_dout),
    .data_stream_V_data_63_V_empty_n(layer10_out_V_data_63_V_empty_n),
    .data_stream_V_data_63_V_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_63_V_read),
    .res_stream_V_data_V_din(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_res_stream_V_data_V_din),
    .res_stream_V_data_V_full_n(layer12_out_V_data_0_V_full_n),
    .res_stream_V_data_V_write(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_res_stream_V_data_V_write)
);

sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_ap_start),
    .ap_done(sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_ap_done),
    .ap_continue(sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_ap_continue),
    .ap_idle(sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_ap_idle),
    .ap_ready(sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_ap_ready),
    .data_V_data_V_dout(layer12_out_V_data_0_V_dout),
    .data_V_data_V_empty_n(layer12_out_V_data_0_V_empty_n),
    .data_V_data_V_read(sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_data_V_data_V_read),
    .res_V_data_V_TREADY(layer13_out_V_data_0_V_TREADY),
    .res_V_data_V_TDATA(sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_res_V_data_V_TDATA),
    .res_V_data_V_TVALID(sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_res_V_data_V_TVALID)
);

fifo_w16_d99_A_x layer2_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_0_V_din),
    .if_full_n(layer2_out_V_data_0_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_0_V_write),
    .if_dout(layer2_out_V_data_0_V_dout),
    .if_empty_n(layer2_out_V_data_0_V_empty_n),
    .if_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_0_V_read)
);

fifo_w16_d99_A_x layer2_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_1_V_din),
    .if_full_n(layer2_out_V_data_1_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_1_V_write),
    .if_dout(layer2_out_V_data_1_V_dout),
    .if_empty_n(layer2_out_V_data_1_V_empty_n),
    .if_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_1_V_read)
);

fifo_w16_d99_A_x layer2_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_2_V_din),
    .if_full_n(layer2_out_V_data_2_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_2_V_write),
    .if_dout(layer2_out_V_data_2_V_dout),
    .if_empty_n(layer2_out_V_data_2_V_empty_n),
    .if_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_2_V_read)
);

fifo_w16_d99_A_x layer2_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_3_V_din),
    .if_full_n(layer2_out_V_data_3_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_3_V_write),
    .if_dout(layer2_out_V_data_3_V_dout),
    .if_empty_n(layer2_out_V_data_3_V_empty_n),
    .if_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_3_V_read)
);

fifo_w16_d99_A_x layer2_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_4_V_din),
    .if_full_n(layer2_out_V_data_4_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_4_V_write),
    .if_dout(layer2_out_V_data_4_V_dout),
    .if_empty_n(layer2_out_V_data_4_V_empty_n),
    .if_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_4_V_read)
);

fifo_w16_d99_A_x layer2_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_5_V_din),
    .if_full_n(layer2_out_V_data_5_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_5_V_write),
    .if_dout(layer2_out_V_data_5_V_dout),
    .if_empty_n(layer2_out_V_data_5_V_empty_n),
    .if_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_5_V_read)
);

fifo_w16_d99_A_x layer2_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_6_V_din),
    .if_full_n(layer2_out_V_data_6_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_6_V_write),
    .if_dout(layer2_out_V_data_6_V_dout),
    .if_empty_n(layer2_out_V_data_6_V_empty_n),
    .if_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_6_V_read)
);

fifo_w16_d99_A_x layer2_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_7_V_din),
    .if_full_n(layer2_out_V_data_7_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_7_V_write),
    .if_dout(layer2_out_V_data_7_V_dout),
    .if_empty_n(layer2_out_V_data_7_V_empty_n),
    .if_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_7_V_read)
);

fifo_w16_d99_A_x layer2_out_V_data_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_8_V_din),
    .if_full_n(layer2_out_V_data_8_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_8_V_write),
    .if_dout(layer2_out_V_data_8_V_dout),
    .if_empty_n(layer2_out_V_data_8_V_empty_n),
    .if_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_8_V_read)
);

fifo_w16_d99_A_x layer2_out_V_data_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_9_V_din),
    .if_full_n(layer2_out_V_data_9_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_9_V_write),
    .if_dout(layer2_out_V_data_9_V_dout),
    .if_empty_n(layer2_out_V_data_9_V_empty_n),
    .if_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_9_V_read)
);

fifo_w16_d99_A_x layer2_out_V_data_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_10_V_din),
    .if_full_n(layer2_out_V_data_10_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_10_V_write),
    .if_dout(layer2_out_V_data_10_V_dout),
    .if_empty_n(layer2_out_V_data_10_V_empty_n),
    .if_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_10_V_read)
);

fifo_w16_d99_A_x layer2_out_V_data_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_11_V_din),
    .if_full_n(layer2_out_V_data_11_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_11_V_write),
    .if_dout(layer2_out_V_data_11_V_dout),
    .if_empty_n(layer2_out_V_data_11_V_empty_n),
    .if_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_11_V_read)
);

fifo_w16_d99_A_x layer2_out_V_data_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_12_V_din),
    .if_full_n(layer2_out_V_data_12_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_12_V_write),
    .if_dout(layer2_out_V_data_12_V_dout),
    .if_empty_n(layer2_out_V_data_12_V_empty_n),
    .if_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_12_V_read)
);

fifo_w16_d99_A_x layer2_out_V_data_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_13_V_din),
    .if_full_n(layer2_out_V_data_13_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_13_V_write),
    .if_dout(layer2_out_V_data_13_V_dout),
    .if_empty_n(layer2_out_V_data_13_V_empty_n),
    .if_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_13_V_read)
);

fifo_w16_d99_A_x layer2_out_V_data_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_14_V_din),
    .if_full_n(layer2_out_V_data_14_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_14_V_write),
    .if_dout(layer2_out_V_data_14_V_dout),
    .if_empty_n(layer2_out_V_data_14_V_empty_n),
    .if_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_14_V_read)
);

fifo_w16_d99_A_x layer2_out_V_data_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_15_V_din),
    .if_full_n(layer2_out_V_data_15_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_res_V_data_15_V_write),
    .if_dout(layer2_out_V_data_15_V_dout),
    .if_empty_n(layer2_out_V_data_15_V_empty_n),
    .if_read(relu_array_array_ap_fixed_16u_relu_config3_U0_data_V_data_15_V_read)
);

fifo_w16_d99_A_x layer3_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_0_V_din),
    .if_full_n(layer3_out_V_data_0_V_full_n),
    .if_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_0_V_write),
    .if_dout(layer3_out_V_data_0_V_dout),
    .if_empty_n(layer3_out_V_data_0_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_0_V_read)
);

fifo_w16_d99_A_x layer3_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_1_V_din),
    .if_full_n(layer3_out_V_data_1_V_full_n),
    .if_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_1_V_write),
    .if_dout(layer3_out_V_data_1_V_dout),
    .if_empty_n(layer3_out_V_data_1_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_1_V_read)
);

fifo_w16_d99_A_x layer3_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_2_V_din),
    .if_full_n(layer3_out_V_data_2_V_full_n),
    .if_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_2_V_write),
    .if_dout(layer3_out_V_data_2_V_dout),
    .if_empty_n(layer3_out_V_data_2_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_2_V_read)
);

fifo_w16_d99_A_x layer3_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_3_V_din),
    .if_full_n(layer3_out_V_data_3_V_full_n),
    .if_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_3_V_write),
    .if_dout(layer3_out_V_data_3_V_dout),
    .if_empty_n(layer3_out_V_data_3_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_3_V_read)
);

fifo_w16_d99_A_x layer3_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_4_V_din),
    .if_full_n(layer3_out_V_data_4_V_full_n),
    .if_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_4_V_write),
    .if_dout(layer3_out_V_data_4_V_dout),
    .if_empty_n(layer3_out_V_data_4_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_4_V_read)
);

fifo_w16_d99_A_x layer3_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_5_V_din),
    .if_full_n(layer3_out_V_data_5_V_full_n),
    .if_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_5_V_write),
    .if_dout(layer3_out_V_data_5_V_dout),
    .if_empty_n(layer3_out_V_data_5_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_5_V_read)
);

fifo_w16_d99_A_x layer3_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_6_V_din),
    .if_full_n(layer3_out_V_data_6_V_full_n),
    .if_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_6_V_write),
    .if_dout(layer3_out_V_data_6_V_dout),
    .if_empty_n(layer3_out_V_data_6_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_6_V_read)
);

fifo_w16_d99_A_x layer3_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_7_V_din),
    .if_full_n(layer3_out_V_data_7_V_full_n),
    .if_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_7_V_write),
    .if_dout(layer3_out_V_data_7_V_dout),
    .if_empty_n(layer3_out_V_data_7_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_7_V_read)
);

fifo_w16_d99_A_x layer3_out_V_data_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_8_V_din),
    .if_full_n(layer3_out_V_data_8_V_full_n),
    .if_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_8_V_write),
    .if_dout(layer3_out_V_data_8_V_dout),
    .if_empty_n(layer3_out_V_data_8_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_8_V_read)
);

fifo_w16_d99_A_x layer3_out_V_data_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_9_V_din),
    .if_full_n(layer3_out_V_data_9_V_full_n),
    .if_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_9_V_write),
    .if_dout(layer3_out_V_data_9_V_dout),
    .if_empty_n(layer3_out_V_data_9_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_9_V_read)
);

fifo_w16_d99_A_x layer3_out_V_data_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_10_V_din),
    .if_full_n(layer3_out_V_data_10_V_full_n),
    .if_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_10_V_write),
    .if_dout(layer3_out_V_data_10_V_dout),
    .if_empty_n(layer3_out_V_data_10_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_10_V_read)
);

fifo_w16_d99_A_x layer3_out_V_data_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_11_V_din),
    .if_full_n(layer3_out_V_data_11_V_full_n),
    .if_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_11_V_write),
    .if_dout(layer3_out_V_data_11_V_dout),
    .if_empty_n(layer3_out_V_data_11_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_11_V_read)
);

fifo_w16_d99_A_x layer3_out_V_data_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_12_V_din),
    .if_full_n(layer3_out_V_data_12_V_full_n),
    .if_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_12_V_write),
    .if_dout(layer3_out_V_data_12_V_dout),
    .if_empty_n(layer3_out_V_data_12_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_12_V_read)
);

fifo_w16_d99_A_x layer3_out_V_data_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_13_V_din),
    .if_full_n(layer3_out_V_data_13_V_full_n),
    .if_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_13_V_write),
    .if_dout(layer3_out_V_data_13_V_dout),
    .if_empty_n(layer3_out_V_data_13_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_13_V_read)
);

fifo_w16_d99_A_x layer3_out_V_data_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_14_V_din),
    .if_full_n(layer3_out_V_data_14_V_full_n),
    .if_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_14_V_write),
    .if_dout(layer3_out_V_data_14_V_dout),
    .if_empty_n(layer3_out_V_data_14_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_14_V_read)
);

fifo_w16_d99_A_x layer3_out_V_data_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_15_V_din),
    .if_full_n(layer3_out_V_data_15_V_full_n),
    .if_write(relu_array_array_ap_fixed_16u_relu_config3_U0_res_V_data_15_V_write),
    .if_dout(layer3_out_V_data_15_V_dout),
    .if_empty_n(layer3_out_V_data_15_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_data_V_data_15_V_read)
);

fifo_w16_d49_A_x layer4_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_0_V_din),
    .if_full_n(layer4_out_V_data_0_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_0_V_write),
    .if_dout(layer4_out_V_data_0_V_dout),
    .if_empty_n(layer4_out_V_data_0_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_0_V_read)
);

fifo_w16_d49_A_x layer4_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_1_V_din),
    .if_full_n(layer4_out_V_data_1_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_1_V_write),
    .if_dout(layer4_out_V_data_1_V_dout),
    .if_empty_n(layer4_out_V_data_1_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_1_V_read)
);

fifo_w16_d49_A_x layer4_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_2_V_din),
    .if_full_n(layer4_out_V_data_2_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_2_V_write),
    .if_dout(layer4_out_V_data_2_V_dout),
    .if_empty_n(layer4_out_V_data_2_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_2_V_read)
);

fifo_w16_d49_A_x layer4_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_3_V_din),
    .if_full_n(layer4_out_V_data_3_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_3_V_write),
    .if_dout(layer4_out_V_data_3_V_dout),
    .if_empty_n(layer4_out_V_data_3_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_3_V_read)
);

fifo_w16_d49_A_x layer4_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_4_V_din),
    .if_full_n(layer4_out_V_data_4_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_4_V_write),
    .if_dout(layer4_out_V_data_4_V_dout),
    .if_empty_n(layer4_out_V_data_4_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_4_V_read)
);

fifo_w16_d49_A_x layer4_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_5_V_din),
    .if_full_n(layer4_out_V_data_5_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_5_V_write),
    .if_dout(layer4_out_V_data_5_V_dout),
    .if_empty_n(layer4_out_V_data_5_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_5_V_read)
);

fifo_w16_d49_A_x layer4_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_6_V_din),
    .if_full_n(layer4_out_V_data_6_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_6_V_write),
    .if_dout(layer4_out_V_data_6_V_dout),
    .if_empty_n(layer4_out_V_data_6_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_6_V_read)
);

fifo_w16_d49_A_x layer4_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_7_V_din),
    .if_full_n(layer4_out_V_data_7_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_7_V_write),
    .if_dout(layer4_out_V_data_7_V_dout),
    .if_empty_n(layer4_out_V_data_7_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_7_V_read)
);

fifo_w16_d49_A_x layer4_out_V_data_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_8_V_din),
    .if_full_n(layer4_out_V_data_8_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_8_V_write),
    .if_dout(layer4_out_V_data_8_V_dout),
    .if_empty_n(layer4_out_V_data_8_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_8_V_read)
);

fifo_w16_d49_A_x layer4_out_V_data_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_9_V_din),
    .if_full_n(layer4_out_V_data_9_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_9_V_write),
    .if_dout(layer4_out_V_data_9_V_dout),
    .if_empty_n(layer4_out_V_data_9_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_9_V_read)
);

fifo_w16_d49_A_x layer4_out_V_data_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_10_V_din),
    .if_full_n(layer4_out_V_data_10_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_10_V_write),
    .if_dout(layer4_out_V_data_10_V_dout),
    .if_empty_n(layer4_out_V_data_10_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_10_V_read)
);

fifo_w16_d49_A_x layer4_out_V_data_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_11_V_din),
    .if_full_n(layer4_out_V_data_11_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_11_V_write),
    .if_dout(layer4_out_V_data_11_V_dout),
    .if_empty_n(layer4_out_V_data_11_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_11_V_read)
);

fifo_w16_d49_A_x layer4_out_V_data_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_12_V_din),
    .if_full_n(layer4_out_V_data_12_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_12_V_write),
    .if_dout(layer4_out_V_data_12_V_dout),
    .if_empty_n(layer4_out_V_data_12_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_12_V_read)
);

fifo_w16_d49_A_x layer4_out_V_data_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_13_V_din),
    .if_full_n(layer4_out_V_data_13_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_13_V_write),
    .if_dout(layer4_out_V_data_13_V_dout),
    .if_empty_n(layer4_out_V_data_13_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_13_V_read)
);

fifo_w16_d49_A_x layer4_out_V_data_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_14_V_din),
    .if_full_n(layer4_out_V_data_14_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_14_V_write),
    .if_dout(layer4_out_V_data_14_V_dout),
    .if_empty_n(layer4_out_V_data_14_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_14_V_read)
);

fifo_w16_d49_A_x layer4_out_V_data_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_15_V_din),
    .if_full_n(layer4_out_V_data_15_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_res_V_data_15_V_write),
    .if_dout(layer4_out_V_data_15_V_dout),
    .if_empty_n(layer4_out_V_data_15_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_data_V_data_15_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_0_V_din),
    .if_full_n(layer5_out_V_data_0_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_0_V_write),
    .if_dout(layer5_out_V_data_0_V_dout),
    .if_empty_n(layer5_out_V_data_0_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_0_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_1_V_din),
    .if_full_n(layer5_out_V_data_1_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_1_V_write),
    .if_dout(layer5_out_V_data_1_V_dout),
    .if_empty_n(layer5_out_V_data_1_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_1_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_2_V_din),
    .if_full_n(layer5_out_V_data_2_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_2_V_write),
    .if_dout(layer5_out_V_data_2_V_dout),
    .if_empty_n(layer5_out_V_data_2_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_2_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_3_V_din),
    .if_full_n(layer5_out_V_data_3_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_3_V_write),
    .if_dout(layer5_out_V_data_3_V_dout),
    .if_empty_n(layer5_out_V_data_3_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_3_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_4_V_din),
    .if_full_n(layer5_out_V_data_4_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_4_V_write),
    .if_dout(layer5_out_V_data_4_V_dout),
    .if_empty_n(layer5_out_V_data_4_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_4_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_5_V_din),
    .if_full_n(layer5_out_V_data_5_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_5_V_write),
    .if_dout(layer5_out_V_data_5_V_dout),
    .if_empty_n(layer5_out_V_data_5_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_5_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_6_V_din),
    .if_full_n(layer5_out_V_data_6_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_6_V_write),
    .if_dout(layer5_out_V_data_6_V_dout),
    .if_empty_n(layer5_out_V_data_6_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_6_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_7_V_din),
    .if_full_n(layer5_out_V_data_7_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_7_V_write),
    .if_dout(layer5_out_V_data_7_V_dout),
    .if_empty_n(layer5_out_V_data_7_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_7_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_8_V_din),
    .if_full_n(layer5_out_V_data_8_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_8_V_write),
    .if_dout(layer5_out_V_data_8_V_dout),
    .if_empty_n(layer5_out_V_data_8_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_8_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_9_V_din),
    .if_full_n(layer5_out_V_data_9_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_9_V_write),
    .if_dout(layer5_out_V_data_9_V_dout),
    .if_empty_n(layer5_out_V_data_9_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_9_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_10_V_din),
    .if_full_n(layer5_out_V_data_10_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_10_V_write),
    .if_dout(layer5_out_V_data_10_V_dout),
    .if_empty_n(layer5_out_V_data_10_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_10_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_11_V_din),
    .if_full_n(layer5_out_V_data_11_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_11_V_write),
    .if_dout(layer5_out_V_data_11_V_dout),
    .if_empty_n(layer5_out_V_data_11_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_11_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_12_V_din),
    .if_full_n(layer5_out_V_data_12_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_12_V_write),
    .if_dout(layer5_out_V_data_12_V_dout),
    .if_empty_n(layer5_out_V_data_12_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_12_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_13_V_din),
    .if_full_n(layer5_out_V_data_13_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_13_V_write),
    .if_dout(layer5_out_V_data_13_V_dout),
    .if_empty_n(layer5_out_V_data_13_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_13_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_14_V_din),
    .if_full_n(layer5_out_V_data_14_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_14_V_write),
    .if_dout(layer5_out_V_data_14_V_dout),
    .if_empty_n(layer5_out_V_data_14_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_14_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_15_V_din),
    .if_full_n(layer5_out_V_data_15_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_15_V_write),
    .if_dout(layer5_out_V_data_15_V_dout),
    .if_empty_n(layer5_out_V_data_15_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_15_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_16_V_din),
    .if_full_n(layer5_out_V_data_16_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_16_V_write),
    .if_dout(layer5_out_V_data_16_V_dout),
    .if_empty_n(layer5_out_V_data_16_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_16_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_17_V_din),
    .if_full_n(layer5_out_V_data_17_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_17_V_write),
    .if_dout(layer5_out_V_data_17_V_dout),
    .if_empty_n(layer5_out_V_data_17_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_17_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_18_V_din),
    .if_full_n(layer5_out_V_data_18_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_18_V_write),
    .if_dout(layer5_out_V_data_18_V_dout),
    .if_empty_n(layer5_out_V_data_18_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_18_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_19_V_din),
    .if_full_n(layer5_out_V_data_19_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_19_V_write),
    .if_dout(layer5_out_V_data_19_V_dout),
    .if_empty_n(layer5_out_V_data_19_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_19_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_20_V_din),
    .if_full_n(layer5_out_V_data_20_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_20_V_write),
    .if_dout(layer5_out_V_data_20_V_dout),
    .if_empty_n(layer5_out_V_data_20_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_20_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_21_V_din),
    .if_full_n(layer5_out_V_data_21_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_21_V_write),
    .if_dout(layer5_out_V_data_21_V_dout),
    .if_empty_n(layer5_out_V_data_21_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_21_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_22_V_din),
    .if_full_n(layer5_out_V_data_22_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_22_V_write),
    .if_dout(layer5_out_V_data_22_V_dout),
    .if_empty_n(layer5_out_V_data_22_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_22_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_23_V_din),
    .if_full_n(layer5_out_V_data_23_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_23_V_write),
    .if_dout(layer5_out_V_data_23_V_dout),
    .if_empty_n(layer5_out_V_data_23_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_23_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_24_V_din),
    .if_full_n(layer5_out_V_data_24_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_24_V_write),
    .if_dout(layer5_out_V_data_24_V_dout),
    .if_empty_n(layer5_out_V_data_24_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_24_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_25_V_din),
    .if_full_n(layer5_out_V_data_25_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_25_V_write),
    .if_dout(layer5_out_V_data_25_V_dout),
    .if_empty_n(layer5_out_V_data_25_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_25_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_26_V_din),
    .if_full_n(layer5_out_V_data_26_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_26_V_write),
    .if_dout(layer5_out_V_data_26_V_dout),
    .if_empty_n(layer5_out_V_data_26_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_26_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_27_V_din),
    .if_full_n(layer5_out_V_data_27_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_27_V_write),
    .if_dout(layer5_out_V_data_27_V_dout),
    .if_empty_n(layer5_out_V_data_27_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_27_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_28_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_28_V_din),
    .if_full_n(layer5_out_V_data_28_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_28_V_write),
    .if_dout(layer5_out_V_data_28_V_dout),
    .if_empty_n(layer5_out_V_data_28_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_28_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_29_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_29_V_din),
    .if_full_n(layer5_out_V_data_29_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_29_V_write),
    .if_dout(layer5_out_V_data_29_V_dout),
    .if_empty_n(layer5_out_V_data_29_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_29_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_30_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_30_V_din),
    .if_full_n(layer5_out_V_data_30_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_30_V_write),
    .if_dout(layer5_out_V_data_30_V_dout),
    .if_empty_n(layer5_out_V_data_30_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_30_V_read)
);

fifo_w16_d23_A_x layer5_out_V_data_31_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_31_V_din),
    .if_full_n(layer5_out_V_data_31_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_res_V_data_31_V_write),
    .if_dout(layer5_out_V_data_31_V_dout),
    .if_empty_n(layer5_out_V_data_31_V_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_data_V_data_31_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_0_V_din),
    .if_full_n(layer6_out_V_data_0_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_0_V_write),
    .if_dout(layer6_out_V_data_0_V_dout),
    .if_empty_n(layer6_out_V_data_0_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_0_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_1_V_din),
    .if_full_n(layer6_out_V_data_1_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_1_V_write),
    .if_dout(layer6_out_V_data_1_V_dout),
    .if_empty_n(layer6_out_V_data_1_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_1_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_2_V_din),
    .if_full_n(layer6_out_V_data_2_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_2_V_write),
    .if_dout(layer6_out_V_data_2_V_dout),
    .if_empty_n(layer6_out_V_data_2_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_2_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_3_V_din),
    .if_full_n(layer6_out_V_data_3_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_3_V_write),
    .if_dout(layer6_out_V_data_3_V_dout),
    .if_empty_n(layer6_out_V_data_3_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_3_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_4_V_din),
    .if_full_n(layer6_out_V_data_4_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_4_V_write),
    .if_dout(layer6_out_V_data_4_V_dout),
    .if_empty_n(layer6_out_V_data_4_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_4_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_5_V_din),
    .if_full_n(layer6_out_V_data_5_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_5_V_write),
    .if_dout(layer6_out_V_data_5_V_dout),
    .if_empty_n(layer6_out_V_data_5_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_5_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_6_V_din),
    .if_full_n(layer6_out_V_data_6_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_6_V_write),
    .if_dout(layer6_out_V_data_6_V_dout),
    .if_empty_n(layer6_out_V_data_6_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_6_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_7_V_din),
    .if_full_n(layer6_out_V_data_7_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_7_V_write),
    .if_dout(layer6_out_V_data_7_V_dout),
    .if_empty_n(layer6_out_V_data_7_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_7_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_8_V_din),
    .if_full_n(layer6_out_V_data_8_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_8_V_write),
    .if_dout(layer6_out_V_data_8_V_dout),
    .if_empty_n(layer6_out_V_data_8_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_8_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_9_V_din),
    .if_full_n(layer6_out_V_data_9_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_9_V_write),
    .if_dout(layer6_out_V_data_9_V_dout),
    .if_empty_n(layer6_out_V_data_9_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_9_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_10_V_din),
    .if_full_n(layer6_out_V_data_10_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_10_V_write),
    .if_dout(layer6_out_V_data_10_V_dout),
    .if_empty_n(layer6_out_V_data_10_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_10_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_11_V_din),
    .if_full_n(layer6_out_V_data_11_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_11_V_write),
    .if_dout(layer6_out_V_data_11_V_dout),
    .if_empty_n(layer6_out_V_data_11_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_11_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_12_V_din),
    .if_full_n(layer6_out_V_data_12_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_12_V_write),
    .if_dout(layer6_out_V_data_12_V_dout),
    .if_empty_n(layer6_out_V_data_12_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_12_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_13_V_din),
    .if_full_n(layer6_out_V_data_13_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_13_V_write),
    .if_dout(layer6_out_V_data_13_V_dout),
    .if_empty_n(layer6_out_V_data_13_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_13_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_14_V_din),
    .if_full_n(layer6_out_V_data_14_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_14_V_write),
    .if_dout(layer6_out_V_data_14_V_dout),
    .if_empty_n(layer6_out_V_data_14_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_14_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_15_V_din),
    .if_full_n(layer6_out_V_data_15_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_15_V_write),
    .if_dout(layer6_out_V_data_15_V_dout),
    .if_empty_n(layer6_out_V_data_15_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_15_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_16_V_din),
    .if_full_n(layer6_out_V_data_16_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_16_V_write),
    .if_dout(layer6_out_V_data_16_V_dout),
    .if_empty_n(layer6_out_V_data_16_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_16_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_17_V_din),
    .if_full_n(layer6_out_V_data_17_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_17_V_write),
    .if_dout(layer6_out_V_data_17_V_dout),
    .if_empty_n(layer6_out_V_data_17_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_17_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_18_V_din),
    .if_full_n(layer6_out_V_data_18_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_18_V_write),
    .if_dout(layer6_out_V_data_18_V_dout),
    .if_empty_n(layer6_out_V_data_18_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_18_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_19_V_din),
    .if_full_n(layer6_out_V_data_19_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_19_V_write),
    .if_dout(layer6_out_V_data_19_V_dout),
    .if_empty_n(layer6_out_V_data_19_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_19_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_20_V_din),
    .if_full_n(layer6_out_V_data_20_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_20_V_write),
    .if_dout(layer6_out_V_data_20_V_dout),
    .if_empty_n(layer6_out_V_data_20_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_20_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_21_V_din),
    .if_full_n(layer6_out_V_data_21_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_21_V_write),
    .if_dout(layer6_out_V_data_21_V_dout),
    .if_empty_n(layer6_out_V_data_21_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_21_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_22_V_din),
    .if_full_n(layer6_out_V_data_22_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_22_V_write),
    .if_dout(layer6_out_V_data_22_V_dout),
    .if_empty_n(layer6_out_V_data_22_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_22_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_23_V_din),
    .if_full_n(layer6_out_V_data_23_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_23_V_write),
    .if_dout(layer6_out_V_data_23_V_dout),
    .if_empty_n(layer6_out_V_data_23_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_23_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_24_V_din),
    .if_full_n(layer6_out_V_data_24_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_24_V_write),
    .if_dout(layer6_out_V_data_24_V_dout),
    .if_empty_n(layer6_out_V_data_24_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_24_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_25_V_din),
    .if_full_n(layer6_out_V_data_25_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_25_V_write),
    .if_dout(layer6_out_V_data_25_V_dout),
    .if_empty_n(layer6_out_V_data_25_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_25_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_26_V_din),
    .if_full_n(layer6_out_V_data_26_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_26_V_write),
    .if_dout(layer6_out_V_data_26_V_dout),
    .if_empty_n(layer6_out_V_data_26_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_26_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_27_V_din),
    .if_full_n(layer6_out_V_data_27_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_27_V_write),
    .if_dout(layer6_out_V_data_27_V_dout),
    .if_empty_n(layer6_out_V_data_27_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_27_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_28_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_28_V_din),
    .if_full_n(layer6_out_V_data_28_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_28_V_write),
    .if_dout(layer6_out_V_data_28_V_dout),
    .if_empty_n(layer6_out_V_data_28_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_28_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_29_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_29_V_din),
    .if_full_n(layer6_out_V_data_29_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_29_V_write),
    .if_dout(layer6_out_V_data_29_V_dout),
    .if_empty_n(layer6_out_V_data_29_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_29_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_30_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_30_V_din),
    .if_full_n(layer6_out_V_data_30_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_30_V_write),
    .if_dout(layer6_out_V_data_30_V_dout),
    .if_empty_n(layer6_out_V_data_30_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_30_V_read)
);

fifo_w16_d23_A_x layer6_out_V_data_31_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_31_V_din),
    .if_full_n(layer6_out_V_data_31_V_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_res_V_data_31_V_write),
    .if_dout(layer6_out_V_data_31_V_dout),
    .if_empty_n(layer6_out_V_data_31_V_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_data_V_data_31_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_0_V_din),
    .if_full_n(layer7_out_V_data_0_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_0_V_write),
    .if_dout(layer7_out_V_data_0_V_dout),
    .if_empty_n(layer7_out_V_data_0_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_0_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_1_V_din),
    .if_full_n(layer7_out_V_data_1_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_1_V_write),
    .if_dout(layer7_out_V_data_1_V_dout),
    .if_empty_n(layer7_out_V_data_1_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_1_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_2_V_din),
    .if_full_n(layer7_out_V_data_2_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_2_V_write),
    .if_dout(layer7_out_V_data_2_V_dout),
    .if_empty_n(layer7_out_V_data_2_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_2_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_3_V_din),
    .if_full_n(layer7_out_V_data_3_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_3_V_write),
    .if_dout(layer7_out_V_data_3_V_dout),
    .if_empty_n(layer7_out_V_data_3_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_3_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_4_V_din),
    .if_full_n(layer7_out_V_data_4_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_4_V_write),
    .if_dout(layer7_out_V_data_4_V_dout),
    .if_empty_n(layer7_out_V_data_4_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_4_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_5_V_din),
    .if_full_n(layer7_out_V_data_5_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_5_V_write),
    .if_dout(layer7_out_V_data_5_V_dout),
    .if_empty_n(layer7_out_V_data_5_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_5_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_6_V_din),
    .if_full_n(layer7_out_V_data_6_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_6_V_write),
    .if_dout(layer7_out_V_data_6_V_dout),
    .if_empty_n(layer7_out_V_data_6_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_6_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_7_V_din),
    .if_full_n(layer7_out_V_data_7_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_7_V_write),
    .if_dout(layer7_out_V_data_7_V_dout),
    .if_empty_n(layer7_out_V_data_7_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_7_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_8_V_din),
    .if_full_n(layer7_out_V_data_8_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_8_V_write),
    .if_dout(layer7_out_V_data_8_V_dout),
    .if_empty_n(layer7_out_V_data_8_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_8_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_9_V_din),
    .if_full_n(layer7_out_V_data_9_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_9_V_write),
    .if_dout(layer7_out_V_data_9_V_dout),
    .if_empty_n(layer7_out_V_data_9_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_9_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_10_V_din),
    .if_full_n(layer7_out_V_data_10_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_10_V_write),
    .if_dout(layer7_out_V_data_10_V_dout),
    .if_empty_n(layer7_out_V_data_10_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_10_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_11_V_din),
    .if_full_n(layer7_out_V_data_11_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_11_V_write),
    .if_dout(layer7_out_V_data_11_V_dout),
    .if_empty_n(layer7_out_V_data_11_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_11_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_12_V_din),
    .if_full_n(layer7_out_V_data_12_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_12_V_write),
    .if_dout(layer7_out_V_data_12_V_dout),
    .if_empty_n(layer7_out_V_data_12_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_12_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_13_V_din),
    .if_full_n(layer7_out_V_data_13_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_13_V_write),
    .if_dout(layer7_out_V_data_13_V_dout),
    .if_empty_n(layer7_out_V_data_13_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_13_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_14_V_din),
    .if_full_n(layer7_out_V_data_14_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_14_V_write),
    .if_dout(layer7_out_V_data_14_V_dout),
    .if_empty_n(layer7_out_V_data_14_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_14_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_15_V_din),
    .if_full_n(layer7_out_V_data_15_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_15_V_write),
    .if_dout(layer7_out_V_data_15_V_dout),
    .if_empty_n(layer7_out_V_data_15_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_15_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_16_V_din),
    .if_full_n(layer7_out_V_data_16_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_16_V_write),
    .if_dout(layer7_out_V_data_16_V_dout),
    .if_empty_n(layer7_out_V_data_16_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_16_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_17_V_din),
    .if_full_n(layer7_out_V_data_17_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_17_V_write),
    .if_dout(layer7_out_V_data_17_V_dout),
    .if_empty_n(layer7_out_V_data_17_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_17_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_18_V_din),
    .if_full_n(layer7_out_V_data_18_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_18_V_write),
    .if_dout(layer7_out_V_data_18_V_dout),
    .if_empty_n(layer7_out_V_data_18_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_18_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_19_V_din),
    .if_full_n(layer7_out_V_data_19_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_19_V_write),
    .if_dout(layer7_out_V_data_19_V_dout),
    .if_empty_n(layer7_out_V_data_19_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_19_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_20_V_din),
    .if_full_n(layer7_out_V_data_20_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_20_V_write),
    .if_dout(layer7_out_V_data_20_V_dout),
    .if_empty_n(layer7_out_V_data_20_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_20_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_21_V_din),
    .if_full_n(layer7_out_V_data_21_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_21_V_write),
    .if_dout(layer7_out_V_data_21_V_dout),
    .if_empty_n(layer7_out_V_data_21_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_21_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_22_V_din),
    .if_full_n(layer7_out_V_data_22_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_22_V_write),
    .if_dout(layer7_out_V_data_22_V_dout),
    .if_empty_n(layer7_out_V_data_22_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_22_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_23_V_din),
    .if_full_n(layer7_out_V_data_23_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_23_V_write),
    .if_dout(layer7_out_V_data_23_V_dout),
    .if_empty_n(layer7_out_V_data_23_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_23_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_24_V_din),
    .if_full_n(layer7_out_V_data_24_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_24_V_write),
    .if_dout(layer7_out_V_data_24_V_dout),
    .if_empty_n(layer7_out_V_data_24_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_24_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_25_V_din),
    .if_full_n(layer7_out_V_data_25_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_25_V_write),
    .if_dout(layer7_out_V_data_25_V_dout),
    .if_empty_n(layer7_out_V_data_25_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_25_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_26_V_din),
    .if_full_n(layer7_out_V_data_26_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_26_V_write),
    .if_dout(layer7_out_V_data_26_V_dout),
    .if_empty_n(layer7_out_V_data_26_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_26_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_27_V_din),
    .if_full_n(layer7_out_V_data_27_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_27_V_write),
    .if_dout(layer7_out_V_data_27_V_dout),
    .if_empty_n(layer7_out_V_data_27_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_27_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_28_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_28_V_din),
    .if_full_n(layer7_out_V_data_28_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_28_V_write),
    .if_dout(layer7_out_V_data_28_V_dout),
    .if_empty_n(layer7_out_V_data_28_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_28_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_29_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_29_V_din),
    .if_full_n(layer7_out_V_data_29_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_29_V_write),
    .if_dout(layer7_out_V_data_29_V_dout),
    .if_empty_n(layer7_out_V_data_29_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_29_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_30_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_30_V_din),
    .if_full_n(layer7_out_V_data_30_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_30_V_write),
    .if_dout(layer7_out_V_data_30_V_dout),
    .if_empty_n(layer7_out_V_data_30_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_30_V_read)
);

fifo_w16_d11_A_x layer7_out_V_data_31_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_31_V_din),
    .if_full_n(layer7_out_V_data_31_V_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_res_V_data_31_V_write),
    .if_dout(layer7_out_V_data_31_V_dout),
    .if_empty_n(layer7_out_V_data_31_V_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_data_V_data_31_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_0_V_din),
    .if_full_n(layer8_out_V_data_0_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_0_V_write),
    .if_dout(layer8_out_V_data_0_V_dout),
    .if_empty_n(layer8_out_V_data_0_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_0_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_1_V_din),
    .if_full_n(layer8_out_V_data_1_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_1_V_write),
    .if_dout(layer8_out_V_data_1_V_dout),
    .if_empty_n(layer8_out_V_data_1_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_1_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_2_V_din),
    .if_full_n(layer8_out_V_data_2_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_2_V_write),
    .if_dout(layer8_out_V_data_2_V_dout),
    .if_empty_n(layer8_out_V_data_2_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_2_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_3_V_din),
    .if_full_n(layer8_out_V_data_3_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_3_V_write),
    .if_dout(layer8_out_V_data_3_V_dout),
    .if_empty_n(layer8_out_V_data_3_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_3_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_4_V_din),
    .if_full_n(layer8_out_V_data_4_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_4_V_write),
    .if_dout(layer8_out_V_data_4_V_dout),
    .if_empty_n(layer8_out_V_data_4_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_4_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_5_V_din),
    .if_full_n(layer8_out_V_data_5_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_5_V_write),
    .if_dout(layer8_out_V_data_5_V_dout),
    .if_empty_n(layer8_out_V_data_5_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_5_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_6_V_din),
    .if_full_n(layer8_out_V_data_6_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_6_V_write),
    .if_dout(layer8_out_V_data_6_V_dout),
    .if_empty_n(layer8_out_V_data_6_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_6_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_7_V_din),
    .if_full_n(layer8_out_V_data_7_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_7_V_write),
    .if_dout(layer8_out_V_data_7_V_dout),
    .if_empty_n(layer8_out_V_data_7_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_7_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_8_V_din),
    .if_full_n(layer8_out_V_data_8_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_8_V_write),
    .if_dout(layer8_out_V_data_8_V_dout),
    .if_empty_n(layer8_out_V_data_8_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_8_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_9_V_din),
    .if_full_n(layer8_out_V_data_9_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_9_V_write),
    .if_dout(layer8_out_V_data_9_V_dout),
    .if_empty_n(layer8_out_V_data_9_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_9_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_10_V_din),
    .if_full_n(layer8_out_V_data_10_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_10_V_write),
    .if_dout(layer8_out_V_data_10_V_dout),
    .if_empty_n(layer8_out_V_data_10_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_10_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_11_V_din),
    .if_full_n(layer8_out_V_data_11_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_11_V_write),
    .if_dout(layer8_out_V_data_11_V_dout),
    .if_empty_n(layer8_out_V_data_11_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_11_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_12_V_din),
    .if_full_n(layer8_out_V_data_12_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_12_V_write),
    .if_dout(layer8_out_V_data_12_V_dout),
    .if_empty_n(layer8_out_V_data_12_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_12_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_13_V_din),
    .if_full_n(layer8_out_V_data_13_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_13_V_write),
    .if_dout(layer8_out_V_data_13_V_dout),
    .if_empty_n(layer8_out_V_data_13_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_13_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_14_V_din),
    .if_full_n(layer8_out_V_data_14_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_14_V_write),
    .if_dout(layer8_out_V_data_14_V_dout),
    .if_empty_n(layer8_out_V_data_14_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_14_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_15_V_din),
    .if_full_n(layer8_out_V_data_15_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_15_V_write),
    .if_dout(layer8_out_V_data_15_V_dout),
    .if_empty_n(layer8_out_V_data_15_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_15_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_16_V_din),
    .if_full_n(layer8_out_V_data_16_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_16_V_write),
    .if_dout(layer8_out_V_data_16_V_dout),
    .if_empty_n(layer8_out_V_data_16_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_16_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_17_V_din),
    .if_full_n(layer8_out_V_data_17_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_17_V_write),
    .if_dout(layer8_out_V_data_17_V_dout),
    .if_empty_n(layer8_out_V_data_17_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_17_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_18_V_din),
    .if_full_n(layer8_out_V_data_18_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_18_V_write),
    .if_dout(layer8_out_V_data_18_V_dout),
    .if_empty_n(layer8_out_V_data_18_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_18_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_19_V_din),
    .if_full_n(layer8_out_V_data_19_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_19_V_write),
    .if_dout(layer8_out_V_data_19_V_dout),
    .if_empty_n(layer8_out_V_data_19_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_19_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_20_V_din),
    .if_full_n(layer8_out_V_data_20_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_20_V_write),
    .if_dout(layer8_out_V_data_20_V_dout),
    .if_empty_n(layer8_out_V_data_20_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_20_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_21_V_din),
    .if_full_n(layer8_out_V_data_21_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_21_V_write),
    .if_dout(layer8_out_V_data_21_V_dout),
    .if_empty_n(layer8_out_V_data_21_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_21_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_22_V_din),
    .if_full_n(layer8_out_V_data_22_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_22_V_write),
    .if_dout(layer8_out_V_data_22_V_dout),
    .if_empty_n(layer8_out_V_data_22_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_22_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_23_V_din),
    .if_full_n(layer8_out_V_data_23_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_23_V_write),
    .if_dout(layer8_out_V_data_23_V_dout),
    .if_empty_n(layer8_out_V_data_23_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_23_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_24_V_din),
    .if_full_n(layer8_out_V_data_24_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_24_V_write),
    .if_dout(layer8_out_V_data_24_V_dout),
    .if_empty_n(layer8_out_V_data_24_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_24_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_25_V_din),
    .if_full_n(layer8_out_V_data_25_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_25_V_write),
    .if_dout(layer8_out_V_data_25_V_dout),
    .if_empty_n(layer8_out_V_data_25_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_25_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_26_V_din),
    .if_full_n(layer8_out_V_data_26_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_26_V_write),
    .if_dout(layer8_out_V_data_26_V_dout),
    .if_empty_n(layer8_out_V_data_26_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_26_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_27_V_din),
    .if_full_n(layer8_out_V_data_27_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_27_V_write),
    .if_dout(layer8_out_V_data_27_V_dout),
    .if_empty_n(layer8_out_V_data_27_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_27_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_28_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_28_V_din),
    .if_full_n(layer8_out_V_data_28_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_28_V_write),
    .if_dout(layer8_out_V_data_28_V_dout),
    .if_empty_n(layer8_out_V_data_28_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_28_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_29_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_29_V_din),
    .if_full_n(layer8_out_V_data_29_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_29_V_write),
    .if_dout(layer8_out_V_data_29_V_dout),
    .if_empty_n(layer8_out_V_data_29_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_29_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_30_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_30_V_din),
    .if_full_n(layer8_out_V_data_30_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_30_V_write),
    .if_dout(layer8_out_V_data_30_V_dout),
    .if_empty_n(layer8_out_V_data_30_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_30_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_31_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_31_V_din),
    .if_full_n(layer8_out_V_data_31_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_31_V_write),
    .if_dout(layer8_out_V_data_31_V_dout),
    .if_empty_n(layer8_out_V_data_31_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_31_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_32_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_32_V_din),
    .if_full_n(layer8_out_V_data_32_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_32_V_write),
    .if_dout(layer8_out_V_data_32_V_dout),
    .if_empty_n(layer8_out_V_data_32_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_32_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_33_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_33_V_din),
    .if_full_n(layer8_out_V_data_33_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_33_V_write),
    .if_dout(layer8_out_V_data_33_V_dout),
    .if_empty_n(layer8_out_V_data_33_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_33_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_34_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_34_V_din),
    .if_full_n(layer8_out_V_data_34_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_34_V_write),
    .if_dout(layer8_out_V_data_34_V_dout),
    .if_empty_n(layer8_out_V_data_34_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_34_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_35_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_35_V_din),
    .if_full_n(layer8_out_V_data_35_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_35_V_write),
    .if_dout(layer8_out_V_data_35_V_dout),
    .if_empty_n(layer8_out_V_data_35_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_35_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_36_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_36_V_din),
    .if_full_n(layer8_out_V_data_36_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_36_V_write),
    .if_dout(layer8_out_V_data_36_V_dout),
    .if_empty_n(layer8_out_V_data_36_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_36_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_37_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_37_V_din),
    .if_full_n(layer8_out_V_data_37_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_37_V_write),
    .if_dout(layer8_out_V_data_37_V_dout),
    .if_empty_n(layer8_out_V_data_37_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_37_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_38_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_38_V_din),
    .if_full_n(layer8_out_V_data_38_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_38_V_write),
    .if_dout(layer8_out_V_data_38_V_dout),
    .if_empty_n(layer8_out_V_data_38_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_38_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_39_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_39_V_din),
    .if_full_n(layer8_out_V_data_39_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_39_V_write),
    .if_dout(layer8_out_V_data_39_V_dout),
    .if_empty_n(layer8_out_V_data_39_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_39_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_40_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_40_V_din),
    .if_full_n(layer8_out_V_data_40_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_40_V_write),
    .if_dout(layer8_out_V_data_40_V_dout),
    .if_empty_n(layer8_out_V_data_40_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_40_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_41_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_41_V_din),
    .if_full_n(layer8_out_V_data_41_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_41_V_write),
    .if_dout(layer8_out_V_data_41_V_dout),
    .if_empty_n(layer8_out_V_data_41_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_41_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_42_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_42_V_din),
    .if_full_n(layer8_out_V_data_42_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_42_V_write),
    .if_dout(layer8_out_V_data_42_V_dout),
    .if_empty_n(layer8_out_V_data_42_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_42_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_43_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_43_V_din),
    .if_full_n(layer8_out_V_data_43_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_43_V_write),
    .if_dout(layer8_out_V_data_43_V_dout),
    .if_empty_n(layer8_out_V_data_43_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_43_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_44_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_44_V_din),
    .if_full_n(layer8_out_V_data_44_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_44_V_write),
    .if_dout(layer8_out_V_data_44_V_dout),
    .if_empty_n(layer8_out_V_data_44_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_44_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_45_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_45_V_din),
    .if_full_n(layer8_out_V_data_45_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_45_V_write),
    .if_dout(layer8_out_V_data_45_V_dout),
    .if_empty_n(layer8_out_V_data_45_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_45_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_46_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_46_V_din),
    .if_full_n(layer8_out_V_data_46_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_46_V_write),
    .if_dout(layer8_out_V_data_46_V_dout),
    .if_empty_n(layer8_out_V_data_46_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_46_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_47_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_47_V_din),
    .if_full_n(layer8_out_V_data_47_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_47_V_write),
    .if_dout(layer8_out_V_data_47_V_dout),
    .if_empty_n(layer8_out_V_data_47_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_47_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_48_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_48_V_din),
    .if_full_n(layer8_out_V_data_48_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_48_V_write),
    .if_dout(layer8_out_V_data_48_V_dout),
    .if_empty_n(layer8_out_V_data_48_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_48_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_49_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_49_V_din),
    .if_full_n(layer8_out_V_data_49_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_49_V_write),
    .if_dout(layer8_out_V_data_49_V_dout),
    .if_empty_n(layer8_out_V_data_49_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_49_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_50_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_50_V_din),
    .if_full_n(layer8_out_V_data_50_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_50_V_write),
    .if_dout(layer8_out_V_data_50_V_dout),
    .if_empty_n(layer8_out_V_data_50_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_50_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_51_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_51_V_din),
    .if_full_n(layer8_out_V_data_51_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_51_V_write),
    .if_dout(layer8_out_V_data_51_V_dout),
    .if_empty_n(layer8_out_V_data_51_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_51_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_52_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_52_V_din),
    .if_full_n(layer8_out_V_data_52_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_52_V_write),
    .if_dout(layer8_out_V_data_52_V_dout),
    .if_empty_n(layer8_out_V_data_52_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_52_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_53_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_53_V_din),
    .if_full_n(layer8_out_V_data_53_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_53_V_write),
    .if_dout(layer8_out_V_data_53_V_dout),
    .if_empty_n(layer8_out_V_data_53_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_53_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_54_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_54_V_din),
    .if_full_n(layer8_out_V_data_54_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_54_V_write),
    .if_dout(layer8_out_V_data_54_V_dout),
    .if_empty_n(layer8_out_V_data_54_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_54_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_55_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_55_V_din),
    .if_full_n(layer8_out_V_data_55_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_55_V_write),
    .if_dout(layer8_out_V_data_55_V_dout),
    .if_empty_n(layer8_out_V_data_55_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_55_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_56_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_56_V_din),
    .if_full_n(layer8_out_V_data_56_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_56_V_write),
    .if_dout(layer8_out_V_data_56_V_dout),
    .if_empty_n(layer8_out_V_data_56_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_56_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_57_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_57_V_din),
    .if_full_n(layer8_out_V_data_57_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_57_V_write),
    .if_dout(layer8_out_V_data_57_V_dout),
    .if_empty_n(layer8_out_V_data_57_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_57_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_58_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_58_V_din),
    .if_full_n(layer8_out_V_data_58_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_58_V_write),
    .if_dout(layer8_out_V_data_58_V_dout),
    .if_empty_n(layer8_out_V_data_58_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_58_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_59_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_59_V_din),
    .if_full_n(layer8_out_V_data_59_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_59_V_write),
    .if_dout(layer8_out_V_data_59_V_dout),
    .if_empty_n(layer8_out_V_data_59_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_59_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_60_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_60_V_din),
    .if_full_n(layer8_out_V_data_60_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_60_V_write),
    .if_dout(layer8_out_V_data_60_V_dout),
    .if_empty_n(layer8_out_V_data_60_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_60_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_61_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_61_V_din),
    .if_full_n(layer8_out_V_data_61_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_61_V_write),
    .if_dout(layer8_out_V_data_61_V_dout),
    .if_empty_n(layer8_out_V_data_61_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_61_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_62_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_62_V_din),
    .if_full_n(layer8_out_V_data_62_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_62_V_write),
    .if_dout(layer8_out_V_data_62_V_dout),
    .if_empty_n(layer8_out_V_data_62_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_62_V_read)
);

fifo_w16_d3_A_x layer8_out_V_data_63_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_63_V_din),
    .if_full_n(layer8_out_V_data_63_V_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_res_V_data_63_V_write),
    .if_dout(layer8_out_V_data_63_V_dout),
    .if_empty_n(layer8_out_V_data_63_V_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_data_V_data_63_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_0_V_din),
    .if_full_n(layer9_out_V_data_0_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_0_V_write),
    .if_dout(layer9_out_V_data_0_V_dout),
    .if_empty_n(layer9_out_V_data_0_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_0_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_1_V_din),
    .if_full_n(layer9_out_V_data_1_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_1_V_write),
    .if_dout(layer9_out_V_data_1_V_dout),
    .if_empty_n(layer9_out_V_data_1_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_1_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_2_V_din),
    .if_full_n(layer9_out_V_data_2_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_2_V_write),
    .if_dout(layer9_out_V_data_2_V_dout),
    .if_empty_n(layer9_out_V_data_2_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_2_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_3_V_din),
    .if_full_n(layer9_out_V_data_3_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_3_V_write),
    .if_dout(layer9_out_V_data_3_V_dout),
    .if_empty_n(layer9_out_V_data_3_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_3_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_4_V_din),
    .if_full_n(layer9_out_V_data_4_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_4_V_write),
    .if_dout(layer9_out_V_data_4_V_dout),
    .if_empty_n(layer9_out_V_data_4_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_4_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_5_V_din),
    .if_full_n(layer9_out_V_data_5_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_5_V_write),
    .if_dout(layer9_out_V_data_5_V_dout),
    .if_empty_n(layer9_out_V_data_5_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_5_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_6_V_din),
    .if_full_n(layer9_out_V_data_6_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_6_V_write),
    .if_dout(layer9_out_V_data_6_V_dout),
    .if_empty_n(layer9_out_V_data_6_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_6_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_7_V_din),
    .if_full_n(layer9_out_V_data_7_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_7_V_write),
    .if_dout(layer9_out_V_data_7_V_dout),
    .if_empty_n(layer9_out_V_data_7_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_7_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_8_V_din),
    .if_full_n(layer9_out_V_data_8_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_8_V_write),
    .if_dout(layer9_out_V_data_8_V_dout),
    .if_empty_n(layer9_out_V_data_8_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_8_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_9_V_din),
    .if_full_n(layer9_out_V_data_9_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_9_V_write),
    .if_dout(layer9_out_V_data_9_V_dout),
    .if_empty_n(layer9_out_V_data_9_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_9_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_10_V_din),
    .if_full_n(layer9_out_V_data_10_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_10_V_write),
    .if_dout(layer9_out_V_data_10_V_dout),
    .if_empty_n(layer9_out_V_data_10_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_10_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_11_V_din),
    .if_full_n(layer9_out_V_data_11_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_11_V_write),
    .if_dout(layer9_out_V_data_11_V_dout),
    .if_empty_n(layer9_out_V_data_11_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_11_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_12_V_din),
    .if_full_n(layer9_out_V_data_12_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_12_V_write),
    .if_dout(layer9_out_V_data_12_V_dout),
    .if_empty_n(layer9_out_V_data_12_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_12_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_13_V_din),
    .if_full_n(layer9_out_V_data_13_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_13_V_write),
    .if_dout(layer9_out_V_data_13_V_dout),
    .if_empty_n(layer9_out_V_data_13_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_13_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_14_V_din),
    .if_full_n(layer9_out_V_data_14_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_14_V_write),
    .if_dout(layer9_out_V_data_14_V_dout),
    .if_empty_n(layer9_out_V_data_14_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_14_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_15_V_din),
    .if_full_n(layer9_out_V_data_15_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_15_V_write),
    .if_dout(layer9_out_V_data_15_V_dout),
    .if_empty_n(layer9_out_V_data_15_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_15_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_16_V_din),
    .if_full_n(layer9_out_V_data_16_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_16_V_write),
    .if_dout(layer9_out_V_data_16_V_dout),
    .if_empty_n(layer9_out_V_data_16_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_16_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_17_V_din),
    .if_full_n(layer9_out_V_data_17_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_17_V_write),
    .if_dout(layer9_out_V_data_17_V_dout),
    .if_empty_n(layer9_out_V_data_17_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_17_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_18_V_din),
    .if_full_n(layer9_out_V_data_18_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_18_V_write),
    .if_dout(layer9_out_V_data_18_V_dout),
    .if_empty_n(layer9_out_V_data_18_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_18_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_19_V_din),
    .if_full_n(layer9_out_V_data_19_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_19_V_write),
    .if_dout(layer9_out_V_data_19_V_dout),
    .if_empty_n(layer9_out_V_data_19_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_19_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_20_V_din),
    .if_full_n(layer9_out_V_data_20_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_20_V_write),
    .if_dout(layer9_out_V_data_20_V_dout),
    .if_empty_n(layer9_out_V_data_20_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_20_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_21_V_din),
    .if_full_n(layer9_out_V_data_21_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_21_V_write),
    .if_dout(layer9_out_V_data_21_V_dout),
    .if_empty_n(layer9_out_V_data_21_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_21_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_22_V_din),
    .if_full_n(layer9_out_V_data_22_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_22_V_write),
    .if_dout(layer9_out_V_data_22_V_dout),
    .if_empty_n(layer9_out_V_data_22_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_22_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_23_V_din),
    .if_full_n(layer9_out_V_data_23_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_23_V_write),
    .if_dout(layer9_out_V_data_23_V_dout),
    .if_empty_n(layer9_out_V_data_23_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_23_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_24_V_din),
    .if_full_n(layer9_out_V_data_24_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_24_V_write),
    .if_dout(layer9_out_V_data_24_V_dout),
    .if_empty_n(layer9_out_V_data_24_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_24_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_25_V_din),
    .if_full_n(layer9_out_V_data_25_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_25_V_write),
    .if_dout(layer9_out_V_data_25_V_dout),
    .if_empty_n(layer9_out_V_data_25_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_25_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_26_V_din),
    .if_full_n(layer9_out_V_data_26_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_26_V_write),
    .if_dout(layer9_out_V_data_26_V_dout),
    .if_empty_n(layer9_out_V_data_26_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_26_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_27_V_din),
    .if_full_n(layer9_out_V_data_27_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_27_V_write),
    .if_dout(layer9_out_V_data_27_V_dout),
    .if_empty_n(layer9_out_V_data_27_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_27_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_28_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_28_V_din),
    .if_full_n(layer9_out_V_data_28_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_28_V_write),
    .if_dout(layer9_out_V_data_28_V_dout),
    .if_empty_n(layer9_out_V_data_28_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_28_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_29_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_29_V_din),
    .if_full_n(layer9_out_V_data_29_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_29_V_write),
    .if_dout(layer9_out_V_data_29_V_dout),
    .if_empty_n(layer9_out_V_data_29_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_29_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_30_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_30_V_din),
    .if_full_n(layer9_out_V_data_30_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_30_V_write),
    .if_dout(layer9_out_V_data_30_V_dout),
    .if_empty_n(layer9_out_V_data_30_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_30_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_31_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_31_V_din),
    .if_full_n(layer9_out_V_data_31_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_31_V_write),
    .if_dout(layer9_out_V_data_31_V_dout),
    .if_empty_n(layer9_out_V_data_31_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_31_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_32_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_32_V_din),
    .if_full_n(layer9_out_V_data_32_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_32_V_write),
    .if_dout(layer9_out_V_data_32_V_dout),
    .if_empty_n(layer9_out_V_data_32_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_32_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_33_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_33_V_din),
    .if_full_n(layer9_out_V_data_33_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_33_V_write),
    .if_dout(layer9_out_V_data_33_V_dout),
    .if_empty_n(layer9_out_V_data_33_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_33_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_34_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_34_V_din),
    .if_full_n(layer9_out_V_data_34_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_34_V_write),
    .if_dout(layer9_out_V_data_34_V_dout),
    .if_empty_n(layer9_out_V_data_34_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_34_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_35_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_35_V_din),
    .if_full_n(layer9_out_V_data_35_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_35_V_write),
    .if_dout(layer9_out_V_data_35_V_dout),
    .if_empty_n(layer9_out_V_data_35_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_35_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_36_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_36_V_din),
    .if_full_n(layer9_out_V_data_36_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_36_V_write),
    .if_dout(layer9_out_V_data_36_V_dout),
    .if_empty_n(layer9_out_V_data_36_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_36_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_37_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_37_V_din),
    .if_full_n(layer9_out_V_data_37_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_37_V_write),
    .if_dout(layer9_out_V_data_37_V_dout),
    .if_empty_n(layer9_out_V_data_37_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_37_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_38_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_38_V_din),
    .if_full_n(layer9_out_V_data_38_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_38_V_write),
    .if_dout(layer9_out_V_data_38_V_dout),
    .if_empty_n(layer9_out_V_data_38_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_38_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_39_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_39_V_din),
    .if_full_n(layer9_out_V_data_39_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_39_V_write),
    .if_dout(layer9_out_V_data_39_V_dout),
    .if_empty_n(layer9_out_V_data_39_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_39_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_40_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_40_V_din),
    .if_full_n(layer9_out_V_data_40_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_40_V_write),
    .if_dout(layer9_out_V_data_40_V_dout),
    .if_empty_n(layer9_out_V_data_40_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_40_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_41_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_41_V_din),
    .if_full_n(layer9_out_V_data_41_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_41_V_write),
    .if_dout(layer9_out_V_data_41_V_dout),
    .if_empty_n(layer9_out_V_data_41_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_41_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_42_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_42_V_din),
    .if_full_n(layer9_out_V_data_42_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_42_V_write),
    .if_dout(layer9_out_V_data_42_V_dout),
    .if_empty_n(layer9_out_V_data_42_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_42_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_43_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_43_V_din),
    .if_full_n(layer9_out_V_data_43_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_43_V_write),
    .if_dout(layer9_out_V_data_43_V_dout),
    .if_empty_n(layer9_out_V_data_43_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_43_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_44_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_44_V_din),
    .if_full_n(layer9_out_V_data_44_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_44_V_write),
    .if_dout(layer9_out_V_data_44_V_dout),
    .if_empty_n(layer9_out_V_data_44_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_44_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_45_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_45_V_din),
    .if_full_n(layer9_out_V_data_45_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_45_V_write),
    .if_dout(layer9_out_V_data_45_V_dout),
    .if_empty_n(layer9_out_V_data_45_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_45_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_46_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_46_V_din),
    .if_full_n(layer9_out_V_data_46_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_46_V_write),
    .if_dout(layer9_out_V_data_46_V_dout),
    .if_empty_n(layer9_out_V_data_46_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_46_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_47_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_47_V_din),
    .if_full_n(layer9_out_V_data_47_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_47_V_write),
    .if_dout(layer9_out_V_data_47_V_dout),
    .if_empty_n(layer9_out_V_data_47_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_47_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_48_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_48_V_din),
    .if_full_n(layer9_out_V_data_48_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_48_V_write),
    .if_dout(layer9_out_V_data_48_V_dout),
    .if_empty_n(layer9_out_V_data_48_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_48_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_49_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_49_V_din),
    .if_full_n(layer9_out_V_data_49_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_49_V_write),
    .if_dout(layer9_out_V_data_49_V_dout),
    .if_empty_n(layer9_out_V_data_49_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_49_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_50_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_50_V_din),
    .if_full_n(layer9_out_V_data_50_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_50_V_write),
    .if_dout(layer9_out_V_data_50_V_dout),
    .if_empty_n(layer9_out_V_data_50_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_50_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_51_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_51_V_din),
    .if_full_n(layer9_out_V_data_51_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_51_V_write),
    .if_dout(layer9_out_V_data_51_V_dout),
    .if_empty_n(layer9_out_V_data_51_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_51_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_52_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_52_V_din),
    .if_full_n(layer9_out_V_data_52_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_52_V_write),
    .if_dout(layer9_out_V_data_52_V_dout),
    .if_empty_n(layer9_out_V_data_52_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_52_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_53_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_53_V_din),
    .if_full_n(layer9_out_V_data_53_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_53_V_write),
    .if_dout(layer9_out_V_data_53_V_dout),
    .if_empty_n(layer9_out_V_data_53_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_53_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_54_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_54_V_din),
    .if_full_n(layer9_out_V_data_54_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_54_V_write),
    .if_dout(layer9_out_V_data_54_V_dout),
    .if_empty_n(layer9_out_V_data_54_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_54_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_55_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_55_V_din),
    .if_full_n(layer9_out_V_data_55_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_55_V_write),
    .if_dout(layer9_out_V_data_55_V_dout),
    .if_empty_n(layer9_out_V_data_55_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_55_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_56_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_56_V_din),
    .if_full_n(layer9_out_V_data_56_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_56_V_write),
    .if_dout(layer9_out_V_data_56_V_dout),
    .if_empty_n(layer9_out_V_data_56_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_56_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_57_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_57_V_din),
    .if_full_n(layer9_out_V_data_57_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_57_V_write),
    .if_dout(layer9_out_V_data_57_V_dout),
    .if_empty_n(layer9_out_V_data_57_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_57_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_58_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_58_V_din),
    .if_full_n(layer9_out_V_data_58_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_58_V_write),
    .if_dout(layer9_out_V_data_58_V_dout),
    .if_empty_n(layer9_out_V_data_58_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_58_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_59_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_59_V_din),
    .if_full_n(layer9_out_V_data_59_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_59_V_write),
    .if_dout(layer9_out_V_data_59_V_dout),
    .if_empty_n(layer9_out_V_data_59_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_59_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_60_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_60_V_din),
    .if_full_n(layer9_out_V_data_60_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_60_V_write),
    .if_dout(layer9_out_V_data_60_V_dout),
    .if_empty_n(layer9_out_V_data_60_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_60_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_61_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_61_V_din),
    .if_full_n(layer9_out_V_data_61_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_61_V_write),
    .if_dout(layer9_out_V_data_61_V_dout),
    .if_empty_n(layer9_out_V_data_61_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_61_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_62_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_62_V_din),
    .if_full_n(layer9_out_V_data_62_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_62_V_write),
    .if_dout(layer9_out_V_data_62_V_dout),
    .if_empty_n(layer9_out_V_data_62_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_62_V_read)
);

fifo_w16_d3_A_x layer9_out_V_data_63_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_63_V_din),
    .if_full_n(layer9_out_V_data_63_V_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_res_V_data_63_V_write),
    .if_dout(layer9_out_V_data_63_V_dout),
    .if_empty_n(layer9_out_V_data_63_V_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_data_V_data_63_V_read)
);

fifo_w16_d1_A layer10_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_0_V_din),
    .if_full_n(layer10_out_V_data_0_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_0_V_write),
    .if_dout(layer10_out_V_data_0_V_dout),
    .if_empty_n(layer10_out_V_data_0_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_0_V_read)
);

fifo_w16_d1_A layer10_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_1_V_din),
    .if_full_n(layer10_out_V_data_1_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_1_V_write),
    .if_dout(layer10_out_V_data_1_V_dout),
    .if_empty_n(layer10_out_V_data_1_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_1_V_read)
);

fifo_w16_d1_A layer10_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_2_V_din),
    .if_full_n(layer10_out_V_data_2_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_2_V_write),
    .if_dout(layer10_out_V_data_2_V_dout),
    .if_empty_n(layer10_out_V_data_2_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_2_V_read)
);

fifo_w16_d1_A layer10_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_3_V_din),
    .if_full_n(layer10_out_V_data_3_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_3_V_write),
    .if_dout(layer10_out_V_data_3_V_dout),
    .if_empty_n(layer10_out_V_data_3_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_3_V_read)
);

fifo_w16_d1_A layer10_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_4_V_din),
    .if_full_n(layer10_out_V_data_4_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_4_V_write),
    .if_dout(layer10_out_V_data_4_V_dout),
    .if_empty_n(layer10_out_V_data_4_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_4_V_read)
);

fifo_w16_d1_A layer10_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_5_V_din),
    .if_full_n(layer10_out_V_data_5_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_5_V_write),
    .if_dout(layer10_out_V_data_5_V_dout),
    .if_empty_n(layer10_out_V_data_5_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_5_V_read)
);

fifo_w16_d1_A layer10_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_6_V_din),
    .if_full_n(layer10_out_V_data_6_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_6_V_write),
    .if_dout(layer10_out_V_data_6_V_dout),
    .if_empty_n(layer10_out_V_data_6_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_6_V_read)
);

fifo_w16_d1_A layer10_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_7_V_din),
    .if_full_n(layer10_out_V_data_7_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_7_V_write),
    .if_dout(layer10_out_V_data_7_V_dout),
    .if_empty_n(layer10_out_V_data_7_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_7_V_read)
);

fifo_w16_d1_A layer10_out_V_data_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_8_V_din),
    .if_full_n(layer10_out_V_data_8_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_8_V_write),
    .if_dout(layer10_out_V_data_8_V_dout),
    .if_empty_n(layer10_out_V_data_8_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_8_V_read)
);

fifo_w16_d1_A layer10_out_V_data_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_9_V_din),
    .if_full_n(layer10_out_V_data_9_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_9_V_write),
    .if_dout(layer10_out_V_data_9_V_dout),
    .if_empty_n(layer10_out_V_data_9_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_9_V_read)
);

fifo_w16_d1_A layer10_out_V_data_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_10_V_din),
    .if_full_n(layer10_out_V_data_10_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_10_V_write),
    .if_dout(layer10_out_V_data_10_V_dout),
    .if_empty_n(layer10_out_V_data_10_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_10_V_read)
);

fifo_w16_d1_A layer10_out_V_data_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_11_V_din),
    .if_full_n(layer10_out_V_data_11_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_11_V_write),
    .if_dout(layer10_out_V_data_11_V_dout),
    .if_empty_n(layer10_out_V_data_11_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_11_V_read)
);

fifo_w16_d1_A layer10_out_V_data_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_12_V_din),
    .if_full_n(layer10_out_V_data_12_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_12_V_write),
    .if_dout(layer10_out_V_data_12_V_dout),
    .if_empty_n(layer10_out_V_data_12_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_12_V_read)
);

fifo_w16_d1_A layer10_out_V_data_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_13_V_din),
    .if_full_n(layer10_out_V_data_13_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_13_V_write),
    .if_dout(layer10_out_V_data_13_V_dout),
    .if_empty_n(layer10_out_V_data_13_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_13_V_read)
);

fifo_w16_d1_A layer10_out_V_data_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_14_V_din),
    .if_full_n(layer10_out_V_data_14_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_14_V_write),
    .if_dout(layer10_out_V_data_14_V_dout),
    .if_empty_n(layer10_out_V_data_14_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_14_V_read)
);

fifo_w16_d1_A layer10_out_V_data_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_15_V_din),
    .if_full_n(layer10_out_V_data_15_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_15_V_write),
    .if_dout(layer10_out_V_data_15_V_dout),
    .if_empty_n(layer10_out_V_data_15_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_15_V_read)
);

fifo_w16_d1_A layer10_out_V_data_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_16_V_din),
    .if_full_n(layer10_out_V_data_16_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_16_V_write),
    .if_dout(layer10_out_V_data_16_V_dout),
    .if_empty_n(layer10_out_V_data_16_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_16_V_read)
);

fifo_w16_d1_A layer10_out_V_data_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_17_V_din),
    .if_full_n(layer10_out_V_data_17_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_17_V_write),
    .if_dout(layer10_out_V_data_17_V_dout),
    .if_empty_n(layer10_out_V_data_17_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_17_V_read)
);

fifo_w16_d1_A layer10_out_V_data_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_18_V_din),
    .if_full_n(layer10_out_V_data_18_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_18_V_write),
    .if_dout(layer10_out_V_data_18_V_dout),
    .if_empty_n(layer10_out_V_data_18_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_18_V_read)
);

fifo_w16_d1_A layer10_out_V_data_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_19_V_din),
    .if_full_n(layer10_out_V_data_19_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_19_V_write),
    .if_dout(layer10_out_V_data_19_V_dout),
    .if_empty_n(layer10_out_V_data_19_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_19_V_read)
);

fifo_w16_d1_A layer10_out_V_data_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_20_V_din),
    .if_full_n(layer10_out_V_data_20_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_20_V_write),
    .if_dout(layer10_out_V_data_20_V_dout),
    .if_empty_n(layer10_out_V_data_20_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_20_V_read)
);

fifo_w16_d1_A layer10_out_V_data_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_21_V_din),
    .if_full_n(layer10_out_V_data_21_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_21_V_write),
    .if_dout(layer10_out_V_data_21_V_dout),
    .if_empty_n(layer10_out_V_data_21_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_21_V_read)
);

fifo_w16_d1_A layer10_out_V_data_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_22_V_din),
    .if_full_n(layer10_out_V_data_22_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_22_V_write),
    .if_dout(layer10_out_V_data_22_V_dout),
    .if_empty_n(layer10_out_V_data_22_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_22_V_read)
);

fifo_w16_d1_A layer10_out_V_data_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_23_V_din),
    .if_full_n(layer10_out_V_data_23_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_23_V_write),
    .if_dout(layer10_out_V_data_23_V_dout),
    .if_empty_n(layer10_out_V_data_23_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_23_V_read)
);

fifo_w16_d1_A layer10_out_V_data_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_24_V_din),
    .if_full_n(layer10_out_V_data_24_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_24_V_write),
    .if_dout(layer10_out_V_data_24_V_dout),
    .if_empty_n(layer10_out_V_data_24_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_24_V_read)
);

fifo_w16_d1_A layer10_out_V_data_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_25_V_din),
    .if_full_n(layer10_out_V_data_25_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_25_V_write),
    .if_dout(layer10_out_V_data_25_V_dout),
    .if_empty_n(layer10_out_V_data_25_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_25_V_read)
);

fifo_w16_d1_A layer10_out_V_data_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_26_V_din),
    .if_full_n(layer10_out_V_data_26_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_26_V_write),
    .if_dout(layer10_out_V_data_26_V_dout),
    .if_empty_n(layer10_out_V_data_26_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_26_V_read)
);

fifo_w16_d1_A layer10_out_V_data_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_27_V_din),
    .if_full_n(layer10_out_V_data_27_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_27_V_write),
    .if_dout(layer10_out_V_data_27_V_dout),
    .if_empty_n(layer10_out_V_data_27_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_27_V_read)
);

fifo_w16_d1_A layer10_out_V_data_28_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_28_V_din),
    .if_full_n(layer10_out_V_data_28_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_28_V_write),
    .if_dout(layer10_out_V_data_28_V_dout),
    .if_empty_n(layer10_out_V_data_28_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_28_V_read)
);

fifo_w16_d1_A layer10_out_V_data_29_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_29_V_din),
    .if_full_n(layer10_out_V_data_29_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_29_V_write),
    .if_dout(layer10_out_V_data_29_V_dout),
    .if_empty_n(layer10_out_V_data_29_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_29_V_read)
);

fifo_w16_d1_A layer10_out_V_data_30_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_30_V_din),
    .if_full_n(layer10_out_V_data_30_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_30_V_write),
    .if_dout(layer10_out_V_data_30_V_dout),
    .if_empty_n(layer10_out_V_data_30_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_30_V_read)
);

fifo_w16_d1_A layer10_out_V_data_31_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_31_V_din),
    .if_full_n(layer10_out_V_data_31_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_31_V_write),
    .if_dout(layer10_out_V_data_31_V_dout),
    .if_empty_n(layer10_out_V_data_31_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_31_V_read)
);

fifo_w16_d1_A layer10_out_V_data_32_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_32_V_din),
    .if_full_n(layer10_out_V_data_32_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_32_V_write),
    .if_dout(layer10_out_V_data_32_V_dout),
    .if_empty_n(layer10_out_V_data_32_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_32_V_read)
);

fifo_w16_d1_A layer10_out_V_data_33_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_33_V_din),
    .if_full_n(layer10_out_V_data_33_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_33_V_write),
    .if_dout(layer10_out_V_data_33_V_dout),
    .if_empty_n(layer10_out_V_data_33_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_33_V_read)
);

fifo_w16_d1_A layer10_out_V_data_34_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_34_V_din),
    .if_full_n(layer10_out_V_data_34_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_34_V_write),
    .if_dout(layer10_out_V_data_34_V_dout),
    .if_empty_n(layer10_out_V_data_34_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_34_V_read)
);

fifo_w16_d1_A layer10_out_V_data_35_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_35_V_din),
    .if_full_n(layer10_out_V_data_35_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_35_V_write),
    .if_dout(layer10_out_V_data_35_V_dout),
    .if_empty_n(layer10_out_V_data_35_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_35_V_read)
);

fifo_w16_d1_A layer10_out_V_data_36_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_36_V_din),
    .if_full_n(layer10_out_V_data_36_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_36_V_write),
    .if_dout(layer10_out_V_data_36_V_dout),
    .if_empty_n(layer10_out_V_data_36_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_36_V_read)
);

fifo_w16_d1_A layer10_out_V_data_37_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_37_V_din),
    .if_full_n(layer10_out_V_data_37_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_37_V_write),
    .if_dout(layer10_out_V_data_37_V_dout),
    .if_empty_n(layer10_out_V_data_37_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_37_V_read)
);

fifo_w16_d1_A layer10_out_V_data_38_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_38_V_din),
    .if_full_n(layer10_out_V_data_38_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_38_V_write),
    .if_dout(layer10_out_V_data_38_V_dout),
    .if_empty_n(layer10_out_V_data_38_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_38_V_read)
);

fifo_w16_d1_A layer10_out_V_data_39_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_39_V_din),
    .if_full_n(layer10_out_V_data_39_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_39_V_write),
    .if_dout(layer10_out_V_data_39_V_dout),
    .if_empty_n(layer10_out_V_data_39_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_39_V_read)
);

fifo_w16_d1_A layer10_out_V_data_40_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_40_V_din),
    .if_full_n(layer10_out_V_data_40_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_40_V_write),
    .if_dout(layer10_out_V_data_40_V_dout),
    .if_empty_n(layer10_out_V_data_40_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_40_V_read)
);

fifo_w16_d1_A layer10_out_V_data_41_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_41_V_din),
    .if_full_n(layer10_out_V_data_41_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_41_V_write),
    .if_dout(layer10_out_V_data_41_V_dout),
    .if_empty_n(layer10_out_V_data_41_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_41_V_read)
);

fifo_w16_d1_A layer10_out_V_data_42_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_42_V_din),
    .if_full_n(layer10_out_V_data_42_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_42_V_write),
    .if_dout(layer10_out_V_data_42_V_dout),
    .if_empty_n(layer10_out_V_data_42_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_42_V_read)
);

fifo_w16_d1_A layer10_out_V_data_43_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_43_V_din),
    .if_full_n(layer10_out_V_data_43_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_43_V_write),
    .if_dout(layer10_out_V_data_43_V_dout),
    .if_empty_n(layer10_out_V_data_43_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_43_V_read)
);

fifo_w16_d1_A layer10_out_V_data_44_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_44_V_din),
    .if_full_n(layer10_out_V_data_44_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_44_V_write),
    .if_dout(layer10_out_V_data_44_V_dout),
    .if_empty_n(layer10_out_V_data_44_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_44_V_read)
);

fifo_w16_d1_A layer10_out_V_data_45_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_45_V_din),
    .if_full_n(layer10_out_V_data_45_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_45_V_write),
    .if_dout(layer10_out_V_data_45_V_dout),
    .if_empty_n(layer10_out_V_data_45_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_45_V_read)
);

fifo_w16_d1_A layer10_out_V_data_46_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_46_V_din),
    .if_full_n(layer10_out_V_data_46_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_46_V_write),
    .if_dout(layer10_out_V_data_46_V_dout),
    .if_empty_n(layer10_out_V_data_46_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_46_V_read)
);

fifo_w16_d1_A layer10_out_V_data_47_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_47_V_din),
    .if_full_n(layer10_out_V_data_47_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_47_V_write),
    .if_dout(layer10_out_V_data_47_V_dout),
    .if_empty_n(layer10_out_V_data_47_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_47_V_read)
);

fifo_w16_d1_A layer10_out_V_data_48_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_48_V_din),
    .if_full_n(layer10_out_V_data_48_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_48_V_write),
    .if_dout(layer10_out_V_data_48_V_dout),
    .if_empty_n(layer10_out_V_data_48_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_48_V_read)
);

fifo_w16_d1_A layer10_out_V_data_49_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_49_V_din),
    .if_full_n(layer10_out_V_data_49_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_49_V_write),
    .if_dout(layer10_out_V_data_49_V_dout),
    .if_empty_n(layer10_out_V_data_49_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_49_V_read)
);

fifo_w16_d1_A layer10_out_V_data_50_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_50_V_din),
    .if_full_n(layer10_out_V_data_50_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_50_V_write),
    .if_dout(layer10_out_V_data_50_V_dout),
    .if_empty_n(layer10_out_V_data_50_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_50_V_read)
);

fifo_w16_d1_A layer10_out_V_data_51_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_51_V_din),
    .if_full_n(layer10_out_V_data_51_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_51_V_write),
    .if_dout(layer10_out_V_data_51_V_dout),
    .if_empty_n(layer10_out_V_data_51_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_51_V_read)
);

fifo_w16_d1_A layer10_out_V_data_52_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_52_V_din),
    .if_full_n(layer10_out_V_data_52_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_52_V_write),
    .if_dout(layer10_out_V_data_52_V_dout),
    .if_empty_n(layer10_out_V_data_52_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_52_V_read)
);

fifo_w16_d1_A layer10_out_V_data_53_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_53_V_din),
    .if_full_n(layer10_out_V_data_53_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_53_V_write),
    .if_dout(layer10_out_V_data_53_V_dout),
    .if_empty_n(layer10_out_V_data_53_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_53_V_read)
);

fifo_w16_d1_A layer10_out_V_data_54_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_54_V_din),
    .if_full_n(layer10_out_V_data_54_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_54_V_write),
    .if_dout(layer10_out_V_data_54_V_dout),
    .if_empty_n(layer10_out_V_data_54_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_54_V_read)
);

fifo_w16_d1_A layer10_out_V_data_55_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_55_V_din),
    .if_full_n(layer10_out_V_data_55_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_55_V_write),
    .if_dout(layer10_out_V_data_55_V_dout),
    .if_empty_n(layer10_out_V_data_55_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_55_V_read)
);

fifo_w16_d1_A layer10_out_V_data_56_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_56_V_din),
    .if_full_n(layer10_out_V_data_56_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_56_V_write),
    .if_dout(layer10_out_V_data_56_V_dout),
    .if_empty_n(layer10_out_V_data_56_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_56_V_read)
);

fifo_w16_d1_A layer10_out_V_data_57_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_57_V_din),
    .if_full_n(layer10_out_V_data_57_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_57_V_write),
    .if_dout(layer10_out_V_data_57_V_dout),
    .if_empty_n(layer10_out_V_data_57_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_57_V_read)
);

fifo_w16_d1_A layer10_out_V_data_58_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_58_V_din),
    .if_full_n(layer10_out_V_data_58_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_58_V_write),
    .if_dout(layer10_out_V_data_58_V_dout),
    .if_empty_n(layer10_out_V_data_58_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_58_V_read)
);

fifo_w16_d1_A layer10_out_V_data_59_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_59_V_din),
    .if_full_n(layer10_out_V_data_59_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_59_V_write),
    .if_dout(layer10_out_V_data_59_V_dout),
    .if_empty_n(layer10_out_V_data_59_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_59_V_read)
);

fifo_w16_d1_A layer10_out_V_data_60_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_60_V_din),
    .if_full_n(layer10_out_V_data_60_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_60_V_write),
    .if_dout(layer10_out_V_data_60_V_dout),
    .if_empty_n(layer10_out_V_data_60_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_60_V_read)
);

fifo_w16_d1_A layer10_out_V_data_61_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_61_V_din),
    .if_full_n(layer10_out_V_data_61_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_61_V_write),
    .if_dout(layer10_out_V_data_61_V_dout),
    .if_empty_n(layer10_out_V_data_61_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_61_V_read)
);

fifo_w16_d1_A layer10_out_V_data_62_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_62_V_din),
    .if_full_n(layer10_out_V_data_62_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_62_V_write),
    .if_dout(layer10_out_V_data_62_V_dout),
    .if_empty_n(layer10_out_V_data_62_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_62_V_read)
);

fifo_w16_d1_A layer10_out_V_data_63_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_63_V_din),
    .if_full_n(layer10_out_V_data_63_V_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_res_V_data_63_V_write),
    .if_dout(layer10_out_V_data_63_V_dout),
    .if_empty_n(layer10_out_V_data_63_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_data_stream_V_data_63_V_read)
);

fifo_w16_d1_A layer12_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_res_stream_V_data_V_din),
    .if_full_n(layer12_out_V_data_0_V_full_n),
    .if_write(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_res_stream_V_data_V_write),
    .if_dout(layer12_out_V_data_0_V_dout),
    .if_empty_n(layer12_out_V_data_0_V_empty_n),
    .if_read(sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_data_V_data_V_read)
);

start_for_relu_array_array_ap_fixed_16u_relu_config3_U0 start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_din),
    .if_full_n(start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_16u_config2_U0_start_write),
    .if_dout(start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_dout),
    .if_empty_n(start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_empty_n),
    .if_read(relu_array_array_ap_fixed_16u_relu_config3_U0_ap_ready)
);

start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0 start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_din),
    .if_full_n(start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_full_n),
    .if_write(relu_array_array_ap_fixed_16u_relu_config3_U0_start_write),
    .if_dout(start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_dout),
    .if_empty_n(start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_ap_ready)
);

start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0 start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_din),
    .if_full_n(start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16u_config4_U0_start_write),
    .if_dout(start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_dout),
    .if_empty_n(start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_ap_ready)
);

start_for_relu_array_array_ap_fixed_32u_relu_config6_U0 start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_din),
    .if_full_n(start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_32u_config5_U0_start_write),
    .if_dout(start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_dout),
    .if_empty_n(start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_empty_n),
    .if_read(relu_array_array_ap_fixed_32u_relu_config6_U0_ap_ready)
);

start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0 start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_din),
    .if_full_n(start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_full_n),
    .if_write(relu_array_array_ap_fixed_32u_relu_config6_U0_start_write),
    .if_dout(start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_dout),
    .if_empty_n(start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_ap_ready)
);

start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0 start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_din),
    .if_full_n(start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_32u_config7_U0_start_write),
    .if_dout(start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_dout),
    .if_empty_n(start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_empty_n),
    .if_read(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_ap_ready)
);

start_for_relu_array_array_ap_fixed_64u_relu_config9_U0 start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_din),
    .if_full_n(start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_full_n),
    .if_write(conv_1d_cl_array_array_ap_fixed_64u_config8_U0_start_write),
    .if_dout(start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_dout),
    .if_empty_n(start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_empty_n),
    .if_read(relu_array_array_ap_fixed_64u_relu_config9_U0_ap_ready)
);

start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_din),
    .if_full_n(start_for_global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_full_n),
    .if_write(relu_array_array_ap_fixed_64u_relu_config9_U0_start_write),
    .if_dout(start_for_global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_dout),
    .if_empty_n(start_for_global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_empty_n),
    .if_read(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_ap_ready)
);

start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_din),
    .if_full_n(start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_full_n),
    .if_write(global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_start_write),
    .if_dout(start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_dout),
    .if_empty_n(start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_ready)
);

start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_din),
    .if_full_n(start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_full_n),
    .if_write(dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_start_write),
    .if_dout(start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_dout),
    .if_empty_n(start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_empty_n),
    .if_read(sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_proc_U0_ap_ready <= ap_sync_Block_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready <= ap_sync_conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (1'b0 == Block_proc_U0_ap_ready))) begin
        Block_proc_U0_ap_ready_count <= (Block_proc_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == Block_proc_U0_ap_ready))) begin
        Block_proc_U0_ap_ready_count <= (Block_proc_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready_count <= (conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready == 1'b1))) begin
        conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready_count <= (conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready_count + 2'd1);
    end
end

assign Block_proc_U0_ap_continue = ap_sync_done;

assign Block_proc_U0_ap_start = ((ap_sync_reg_Block_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign Block_proc_U0_start_full_n = 1'b1;

assign Block_proc_U0_start_write = 1'b0;

assign ap_done = ap_sync_done;

assign ap_idle = (sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_ap_idle & relu_array_array_ap_fixed_64u_relu_config9_U0_ap_idle & relu_array_array_ap_fixed_32u_relu_config6_U0_ap_idle & relu_array_array_ap_fixed_16u_relu_config3_U0_ap_idle & pooling1d_cl_array_array_ap_fixed_32u_config7_U0_ap_idle & pooling1d_cl_array_array_ap_fixed_16u_config4_U0_ap_idle & global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_ap_idle & dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_idle & conv_1d_cl_array_array_ap_fixed_64u_config8_U0_ap_idle & conv_1d_cl_array_array_ap_fixed_32u_config5_U0_ap_idle & conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_idle & Block_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_Block_proc_U0_ap_ready = (ap_sync_reg_Block_proc_U0_ap_ready | Block_proc_U0_ap_ready);

assign ap_sync_continue = ap_sync_done;

assign ap_sync_conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready = (conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready | ap_sync_reg_conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready);

assign ap_sync_done = (sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_ap_done & Block_proc_U0_ap_done);

assign ap_sync_ready = (ap_sync_conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready & ap_sync_Block_proc_U0_ap_ready);

assign const_size_in_1 = Block_proc_U0_const_size_in_1;

assign const_size_in_1_ap_vld = Block_proc_U0_const_size_in_1_ap_vld;

assign const_size_out_1 = Block_proc_U0_const_size_out_1;

assign const_size_out_1_ap_vld = Block_proc_U0_const_size_out_1_ap_vld;

assign conv1d_input_V_data_0_V_TREADY = conv_1d_cl_array_array_ap_fixed_16u_config2_U0_data_V_data_V_TREADY;

assign conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_continue = 1'b1;

assign conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_start = ((ap_sync_reg_conv_1d_cl_array_array_ap_fixed_16u_config2_U0_ap_ready ^ 1'b1) & ap_start);

assign conv_1d_cl_array_array_ap_fixed_32u_config5_U0_ap_continue = 1'b1;

assign conv_1d_cl_array_array_ap_fixed_32u_config5_U0_ap_start = start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_empty_n;

assign conv_1d_cl_array_array_ap_fixed_64u_config8_U0_ap_continue = 1'b1;

assign conv_1d_cl_array_array_ap_fixed_64u_config8_U0_ap_start = start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_empty_n;

assign dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_continue = 1'b1;

assign dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_start = start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_empty_n;

assign global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_ap_continue = 1'b1;

assign global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_ap_start = start_for_global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_empty_n;

assign layer13_out_V_data_0_V_TDATA = sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_res_V_data_V_TDATA;

assign layer13_out_V_data_0_V_TVALID = sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_res_V_data_V_TVALID;

assign pooling1d_cl_array_array_ap_fixed_16u_config4_U0_ap_continue = 1'b1;

assign pooling1d_cl_array_array_ap_fixed_16u_config4_U0_ap_start = start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_empty_n;

assign pooling1d_cl_array_array_ap_fixed_32u_config7_U0_ap_continue = 1'b1;

assign pooling1d_cl_array_array_ap_fixed_32u_config7_U0_ap_start = start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_empty_n;

assign relu_array_array_ap_fixed_16u_relu_config3_U0_ap_continue = 1'b1;

assign relu_array_array_ap_fixed_16u_relu_config3_U0_ap_start = start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_empty_n;

assign relu_array_array_ap_fixed_32u_relu_config6_U0_ap_continue = 1'b1;

assign relu_array_array_ap_fixed_32u_relu_config6_U0_ap_start = start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_empty_n;

assign relu_array_array_ap_fixed_64u_relu_config9_U0_ap_continue = 1'b1;

assign relu_array_array_ap_fixed_64u_relu_config9_U0_ap_start = start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_empty_n;

assign sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_ap_continue = ap_sync_done;

assign sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_ap_start = start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_empty_n;

assign sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_start_full_n = 1'b1;

assign sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_start_write = 1'b0;

assign start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_din = 1'b1;

assign start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_din = 1'b1;

assign start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0_din = 1'b1;

assign start_for_global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0_din = 1'b1;

assign start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_din = 1'b1;

assign start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_din = 1'b1;

assign start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_din = 1'b1;

assign start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_din = 1'b1;

assign start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_din = 1'b1;

assign start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0_din = 1'b1;

endmodule //myproject
