{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 30 15:52:42 2007 " "Info: Processing started: Thu Aug 30 15:52:42 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE1_synthesizer -c DE1_synthesizer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE1_synthesizer -c DE1_synthesizer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 67 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "adio_codec:ad1\|oAUD_BCK " "Info: Detected ripple clock \"adio_codec:ad1\|oAUD_BCK\" as buffer" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 4 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "adio_codec:ad1\|oAUD_BCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "adio_codec:ad1\|LRCK_1X " "Info: Detected ripple clock \"adio_codec:ad1\|LRCK_1X\" as buffer" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "adio_codec:ad1\|LRCK_1X" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "staff:st1\|vga_time_generator:vga0\|VGA_HS_o " "Info: Detected ripple clock \"staff:st1\|vga_time_generator:vga0\|VGA_HS_o\" as buffer" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/vga_time_generator.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/vga_time_generator.v" 29 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "staff:st1\|vga_time_generator:vga0\|VGA_HS_o" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "VGA_CLK_o\[18\] " "Info: Detected ripple clock \"VGA_CLK_o\[18\]\" as buffer" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK_o\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"I2C_AV_Config:u7\|mI2C_CTRL_CLK\" as buffer" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/I2C_AV_Config.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_AV_Config:u7\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "VGA_CLK_o\[0\] " "Info: Detected ripple clock \"VGA_CLK_o\[0\]\" as buffer" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK_o\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "VGA_CLK_o\[4\] " "Info: Detected ripple clock \"VGA_CLK_o\[4\]\" as buffer" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK_o\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "VGA_CLK_o\[11\] " "Info: Detected ripple clock \"VGA_CLK_o\[11\]\" as buffer" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK_o\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ps_clk " "Info: Detected ripple clock \"ps_clk\" as buffer" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 213 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "PS2_KEYBOARD:keyboard\|keyready " "Info: Detected ripple clock \"PS2_KEYBOARD:keyboard\|keyready\" as buffer" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" 69 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KEYBOARD:keyboard\|keyready" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 register adio_codec:ad1\|ramp2\[1\] register adio_codec:ad1\|ramp2\[3\] 51.025 ns " "Info: Slack time is 51.025 ns for clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" between source register \"adio_codec:ad1\|ramp2\[1\]\" and destination register \"adio_codec:ad1\|ramp2\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "220.75 MHz 4.53 ns " "Info: Fmax is 220.75 MHz (period= 4.53 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "55.316 ns + Largest register register " "Info: + Largest register to register requirement is 55.316 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "55.555 ns + " "Info: + Setup relationship between source and destination is 55.555 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 80.889 ns " "Info: + Latch edge is 80.889 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 55.555 ns 25.334 ns inverted 50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.334 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 25.334 ns " "Info: - Launch edge is 25.334 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 55.555 ns 25.334 ns inverted 50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.334 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 destination 5.581 ns + Shortest register " "Info: + Shortest clock path from clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" to destination register is 5.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.879 ns) 2.780 ns adio_codec:ad1\|LRCK_1X 3 REG LCFF_X23_Y23_N27 4 " "Info: 3: + IC(0.983 ns) + CELL(0.879 ns) = 2.780 ns; Loc. = LCFF_X23_Y23_N27; Fanout = 4; REG Node = 'adio_codec:ad1\|LRCK_1X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.000 ns) 4.003 ns adio_codec:ad1\|LRCK_1X~clkctrl 4 COMB CLKCTRL_G8 32 " "Info: 4: + IC(1.223 ns) + CELL(0.000 ns) = 4.003 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'adio_codec:ad1\|LRCK_1X~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.602 ns) 5.581 ns adio_codec:ad1\|ramp2\[3\] 5 REG LCFF_X20_Y18_N7 3 " "Info: 5: + IC(0.976 ns) + CELL(0.602 ns) = 5.581 ns; Loc. = LCFF_X20_Y18_N7; Fanout = 3; REG Node = 'adio_codec:ad1\|ramp2\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[3] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 26.54 % ) " "Info: Total cell delay = 1.481 ns ( 26.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 73.46 % ) " "Info: Total interconnect delay = 4.100 ns ( 73.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[3] } { 0.000ns 0.918ns 0.983ns 1.223ns 0.976ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 source 5.581 ns - Longest register " "Info: - Longest clock path from clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" to source register is 5.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.879 ns) 2.780 ns adio_codec:ad1\|LRCK_1X 3 REG LCFF_X23_Y23_N27 4 " "Info: 3: + IC(0.983 ns) + CELL(0.879 ns) = 2.780 ns; Loc. = LCFF_X23_Y23_N27; Fanout = 4; REG Node = 'adio_codec:ad1\|LRCK_1X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.000 ns) 4.003 ns adio_codec:ad1\|LRCK_1X~clkctrl 4 COMB CLKCTRL_G8 32 " "Info: 4: + IC(1.223 ns) + CELL(0.000 ns) = 4.003 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'adio_codec:ad1\|LRCK_1X~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.602 ns) 5.581 ns adio_codec:ad1\|ramp2\[1\] 5 REG LCFF_X20_Y18_N3 3 " "Info: 5: + IC(0.976 ns) + CELL(0.602 ns) = 5.581 ns; Loc. = LCFF_X20_Y18_N3; Fanout = 3; REG Node = 'adio_codec:ad1\|ramp2\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[1] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 26.54 % ) " "Info: Total cell delay = 1.481 ns ( 26.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 73.46 % ) " "Info: Total interconnect delay = 4.100 ns ( 73.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[1] } { 0.000ns 0.918ns 0.983ns 1.223ns 0.976ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[3] } { 0.000ns 0.918ns 0.983ns 1.223ns 0.976ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[1] } { 0.000ns 0.918ns 0.983ns 1.223ns 0.976ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[3] } { 0.000ns 0.918ns 0.983ns 1.223ns 0.976ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[1] } { 0.000ns 0.918ns 0.983ns 1.223ns 0.976ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.291 ns - Longest register register " "Info: - Longest register to register delay is 4.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adio_codec:ad1\|ramp2\[1\] 1 REG LCFF_X20_Y18_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y18_N3; Fanout = 3; REG Node = 'adio_codec:ad1\|ramp2\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { adio_codec:ad1|ramp2[1] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.521 ns) 1.393 ns adio_codec:ad1\|LessThan3~227 2 COMB LCCOMB_X19_Y18_N0 1 " "Info: 2: + IC(0.872 ns) + CELL(0.521 ns) = 1.393 ns; Loc. = LCCOMB_X19_Y18_N0; Fanout = 1; COMB Node = 'adio_codec:ad1\|LessThan3~227'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { adio_codec:ad1|ramp2[1] adio_codec:ad1|LessThan3~227 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 1.858 ns adio_codec:ad1\|LessThan3~228 3 COMB LCCOMB_X19_Y18_N26 1 " "Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 1.858 ns; Loc. = LCCOMB_X19_Y18_N26; Fanout = 1; COMB Node = 'adio_codec:ad1\|LessThan3~228'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { adio_codec:ad1|LessThan3~227 adio_codec:ad1|LessThan3~228 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 2.332 ns adio_codec:ad1\|LessThan3~229 4 COMB LCCOMB_X19_Y18_N2 1 " "Info: 4: + IC(0.296 ns) + CELL(0.178 ns) = 2.332 ns; Loc. = LCCOMB_X19_Y18_N2; Fanout = 1; COMB Node = 'adio_codec:ad1\|LessThan3~229'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { adio_codec:ad1|LessThan3~228 adio_codec:ad1|LessThan3~229 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 2.807 ns adio_codec:ad1\|LessThan3~230 5 COMB LCCOMB_X19_Y18_N22 1 " "Info: 5: + IC(0.297 ns) + CELL(0.178 ns) = 2.807 ns; Loc. = LCCOMB_X19_Y18_N22; Fanout = 1; COMB Node = 'adio_codec:ad1\|LessThan3~230'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { adio_codec:ad1|LessThan3~229 adio_codec:ad1|LessThan3~230 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.280 ns adio_codec:ad1\|LessThan3~231 6 COMB LCCOMB_X19_Y18_N14 16 " "Info: 6: + IC(0.295 ns) + CELL(0.178 ns) = 3.280 ns; Loc. = LCCOMB_X19_Y18_N14; Fanout = 16; COMB Node = 'adio_codec:ad1\|LessThan3~231'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { adio_codec:ad1|LessThan3~230 adio_codec:ad1|LessThan3~231 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.580 ns) 4.291 ns adio_codec:ad1\|ramp2\[3\] 7 REG LCFF_X20_Y18_N7 3 " "Info: 7: + IC(0.431 ns) + CELL(0.580 ns) = 4.291 ns; Loc. = LCFF_X20_Y18_N7; Fanout = 3; REG Node = 'adio_codec:ad1\|ramp2\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { adio_codec:ad1|LessThan3~231 adio_codec:ad1|ramp2[3] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.813 ns ( 42.25 % ) " "Info: Total cell delay = 1.813 ns ( 42.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.478 ns ( 57.75 % ) " "Info: Total interconnect delay = 2.478 ns ( 57.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.291 ns" { adio_codec:ad1|ramp2[1] adio_codec:ad1|LessThan3~227 adio_codec:ad1|LessThan3~228 adio_codec:ad1|LessThan3~229 adio_codec:ad1|LessThan3~230 adio_codec:ad1|LessThan3~231 adio_codec:ad1|ramp2[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.291 ns" { adio_codec:ad1|ramp2[1] adio_codec:ad1|LessThan3~227 adio_codec:ad1|LessThan3~228 adio_codec:ad1|LessThan3~229 adio_codec:ad1|LessThan3~230 adio_codec:ad1|LessThan3~231 adio_codec:ad1|ramp2[3] } { 0.000ns 0.872ns 0.287ns 0.296ns 0.297ns 0.295ns 0.431ns } { 0.000ns 0.521ns 0.178ns 0.178ns 0.178ns 0.178ns 0.580ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[3] } { 0.000ns 0.918ns 0.983ns 1.223ns 0.976ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[1] } { 0.000ns 0.918ns 0.983ns 1.223ns 0.976ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.291 ns" { adio_codec:ad1|ramp2[1] adio_codec:ad1|LessThan3~227 adio_codec:ad1|LessThan3~228 adio_codec:ad1|LessThan3~229 adio_codec:ad1|LessThan3~230 adio_codec:ad1|LessThan3~231 adio_codec:ad1|ramp2[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.291 ns" { adio_codec:ad1|ramp2[1] adio_codec:ad1|LessThan3~227 adio_codec:ad1|LessThan3~228 adio_codec:ad1|LessThan3~229 adio_codec:ad1|LessThan3~230 adio_codec:ad1|LessThan3~231 adio_codec:ad1|ramp2[3] } { 0.000ns 0.872ns 0.287ns 0.296ns 0.297ns 0.295ns 0.431ns } { 0.000ns 0.521ns 0.178ns 0.178ns 0.178ns 0.178ns 0.580ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27\[0\] " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register PS2_KEYBOARD:keyboard\|keycode_o\[1\] register PS2_KEYBOARD:keyboard\|key2_code\[4\] 71.16 MHz 14.052 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 71.16 MHz between source register \"PS2_KEYBOARD:keyboard\|keycode_o\[1\]\" and destination register \"PS2_KEYBOARD:keyboard\|key2_code\[4\]\" (period= 14.052 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.077 ns + Longest register register " "Info: + Longest register to register delay is 7.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PS2_KEYBOARD:keyboard\|keycode_o\[1\] 1 REG LCFF_X31_Y14_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y14_N7; Fanout = 7; REG Node = 'PS2_KEYBOARD:keyboard\|keycode_o\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KEYBOARD:keyboard|keycode_o[1] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.544 ns) 1.804 ns PS2_KEYBOARD:keyboard\|Equal27~92 2 COMB LCCOMB_X30_Y15_N8 1 " "Info: 2: + IC(1.260 ns) + CELL(0.544 ns) = 1.804 ns; Loc. = LCCOMB_X30_Y15_N8; Fanout = 1; COMB Node = 'PS2_KEYBOARD:keyboard\|Equal27~92'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { PS2_KEYBOARD:keyboard|keycode_o[1] PS2_KEYBOARD:keyboard|Equal27~92 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.512 ns) 3.135 ns PS2_KEYBOARD:keyboard\|Equal27~96 3 COMB LCCOMB_X31_Y15_N18 4 " "Info: 3: + IC(0.819 ns) + CELL(0.512 ns) = 3.135 ns; Loc. = LCCOMB_X31_Y15_N18; Fanout = 4; COMB Node = 'PS2_KEYBOARD:keyboard\|Equal27~96'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { PS2_KEYBOARD:keyboard|Equal27~92 PS2_KEYBOARD:keyboard|Equal27~96 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.521 ns) 3.982 ns PS2_KEYBOARD:keyboard\|key2_code\[3\]~703 4 COMB LCCOMB_X31_Y15_N0 1 " "Info: 4: + IC(0.326 ns) + CELL(0.521 ns) = 3.982 ns; Loc. = LCCOMB_X31_Y15_N0; Fanout = 1; COMB Node = 'PS2_KEYBOARD:keyboard\|key2_code\[3\]~703'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { PS2_KEYBOARD:keyboard|Equal27~96 PS2_KEYBOARD:keyboard|key2_code[3]~703 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.461 ns) 4.740 ns PS2_KEYBOARD:keyboard\|key2_code\[3\]~704 5 COMB LCCOMB_X31_Y15_N24 8 " "Info: 5: + IC(0.297 ns) + CELL(0.461 ns) = 4.740 ns; Loc. = LCCOMB_X31_Y15_N24; Fanout = 8; COMB Node = 'PS2_KEYBOARD:keyboard\|key2_code\[3\]~704'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { PS2_KEYBOARD:keyboard|key2_code[3]~703 PS2_KEYBOARD:keyboard|key2_code[3]~704 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.758 ns) 7.077 ns PS2_KEYBOARD:keyboard\|key2_code\[4\] 6 REG LCFF_X30_Y14_N17 2 " "Info: 6: + IC(1.579 ns) + CELL(0.758 ns) = 7.077 ns; Loc. = LCFF_X30_Y14_N17; Fanout = 2; REG Node = 'PS2_KEYBOARD:keyboard\|key2_code\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { PS2_KEYBOARD:keyboard|key2_code[3]~704 PS2_KEYBOARD:keyboard|key2_code[4] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.796 ns ( 39.51 % ) " "Info: Total cell delay = 2.796 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.281 ns ( 60.49 % ) " "Info: Total interconnect delay = 4.281 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.077 ns" { PS2_KEYBOARD:keyboard|keycode_o[1] PS2_KEYBOARD:keyboard|Equal27~92 PS2_KEYBOARD:keyboard|Equal27~96 PS2_KEYBOARD:keyboard|key2_code[3]~703 PS2_KEYBOARD:keyboard|key2_code[3]~704 PS2_KEYBOARD:keyboard|key2_code[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.077 ns" { PS2_KEYBOARD:keyboard|keycode_o[1] PS2_KEYBOARD:keyboard|Equal27~92 PS2_KEYBOARD:keyboard|Equal27~96 PS2_KEYBOARD:keyboard|key2_code[3]~703 PS2_KEYBOARD:keyboard|key2_code[3]~704 PS2_KEYBOARD:keyboard|key2_code[4] } { 0.000ns 1.260ns 0.819ns 0.326ns 0.297ns 1.579ns } { 0.000ns 0.544ns 0.512ns 0.521ns 0.461ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.290 ns - Smallest " "Info: - Smallest clock skew is 0.290 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.558 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 8.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 7; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.621 ns) + CELL(0.879 ns) 3.526 ns ps_clk 2 REG LCFF_X31_Y13_N5 4 " "Info: 2: + IC(1.621 ns) + CELL(0.879 ns) = 3.526 ns; Loc. = LCFF_X31_Y13_N5; Fanout = 4; REG Node = 'ps_clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLOCK_50 ps_clk } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.879 ns) 5.316 ns PS2_KEYBOARD:keyboard\|keyready 3 REG LCFF_X32_Y14_N21 1 " "Info: 3: + IC(0.911 ns) + CELL(0.879 ns) = 5.316 ns; Loc. = LCFF_X32_Y14_N21; Fanout = 1; REG Node = 'PS2_KEYBOARD:keyboard\|keyready'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { ps_clk PS2_KEYBOARD:keyboard|keyready } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.652 ns) + CELL(0.000 ns) 6.968 ns PS2_KEYBOARD:keyboard\|keyready~clkctrl 4 COMB CLKCTRL_G4 26 " "Info: 4: + IC(1.652 ns) + CELL(0.000 ns) = 6.968 ns; Loc. = CLKCTRL_G4; Fanout = 26; COMB Node = 'PS2_KEYBOARD:keyboard\|keyready~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 8.558 ns PS2_KEYBOARD:keyboard\|key2_code\[4\] 5 REG LCFF_X30_Y14_N17 2 " "Info: 5: + IC(0.988 ns) + CELL(0.602 ns) = 8.558 ns; Loc. = LCFF_X30_Y14_N17; Fanout = 2; REG Node = 'PS2_KEYBOARD:keyboard\|key2_code\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|key2_code[4] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.386 ns ( 39.57 % ) " "Info: Total cell delay = 3.386 ns ( 39.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.172 ns ( 60.43 % ) " "Info: Total interconnect delay = 5.172 ns ( 60.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.558 ns" { CLOCK_50 ps_clk PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|key2_code[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.558 ns" { CLOCK_50 CLOCK_50~combout ps_clk PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|key2_code[4] } { 0.000ns 0.000ns 1.621ns 0.911ns 1.652ns 0.988ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.268 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 8.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 7; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.621 ns) + CELL(0.879 ns) 3.526 ns ps_clk 2 REG LCFF_X31_Y13_N5 4 " "Info: 2: + IC(1.621 ns) + CELL(0.879 ns) = 3.526 ns; Loc. = LCFF_X31_Y13_N5; Fanout = 4; REG Node = 'ps_clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLOCK_50 ps_clk } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.152 ns) + CELL(0.000 ns) 6.678 ns ps_clk~clkctrl 3 COMB CLKCTRL_G7 16 " "Info: 3: + IC(3.152 ns) + CELL(0.000 ns) = 6.678 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'ps_clk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.152 ns" { ps_clk ps_clk~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 8.268 ns PS2_KEYBOARD:keyboard\|keycode_o\[1\] 4 REG LCFF_X31_Y14_N7 7 " "Info: 4: + IC(0.988 ns) + CELL(0.602 ns) = 8.268 ns; Loc. = LCFF_X31_Y14_N7; Fanout = 7; REG Node = 'PS2_KEYBOARD:keyboard\|keycode_o\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { ps_clk~clkctrl PS2_KEYBOARD:keyboard|keycode_o[1] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 30.32 % ) " "Info: Total cell delay = 2.507 ns ( 30.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.761 ns ( 69.68 % ) " "Info: Total interconnect delay = 5.761 ns ( 69.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.268 ns" { CLOCK_50 ps_clk ps_clk~clkctrl PS2_KEYBOARD:keyboard|keycode_o[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.268 ns" { CLOCK_50 CLOCK_50~combout ps_clk ps_clk~clkctrl PS2_KEYBOARD:keyboard|keycode_o[1] } { 0.000ns 0.000ns 1.621ns 3.152ns 0.988ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.558 ns" { CLOCK_50 ps_clk PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|key2_code[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.558 ns" { CLOCK_50 CLOCK_50~combout ps_clk PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|key2_code[4] } { 0.000ns 0.000ns 1.621ns 0.911ns 1.652ns 0.988ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.268 ns" { CLOCK_50 ps_clk ps_clk~clkctrl PS2_KEYBOARD:keyboard|keycode_o[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.268 ns" { CLOCK_50 CLOCK_50~combout ps_clk ps_clk~clkctrl PS2_KEYBOARD:keyboard|keycode_o[1] } { 0.000ns 0.000ns 1.621ns 3.152ns 0.988ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" 115 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" 50 -1 0 } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/PS2_KEYBOARD.v" 115 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.077 ns" { PS2_KEYBOARD:keyboard|keycode_o[1] PS2_KEYBOARD:keyboard|Equal27~92 PS2_KEYBOARD:keyboard|Equal27~96 PS2_KEYBOARD:keyboard|key2_code[3]~703 PS2_KEYBOARD:keyboard|key2_code[3]~704 PS2_KEYBOARD:keyboard|key2_code[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.077 ns" { PS2_KEYBOARD:keyboard|keycode_o[1] PS2_KEYBOARD:keyboard|Equal27~92 PS2_KEYBOARD:keyboard|Equal27~96 PS2_KEYBOARD:keyboard|key2_code[3]~703 PS2_KEYBOARD:keyboard|key2_code[3]~704 PS2_KEYBOARD:keyboard|key2_code[4] } { 0.000ns 1.260ns 0.819ns 0.326ns 0.297ns 1.579ns } { 0.000ns 0.544ns 0.512ns 0.521ns 0.461ns 0.758ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.558 ns" { CLOCK_50 ps_clk PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|key2_code[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.558 ns" { CLOCK_50 CLOCK_50~combout ps_clk PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|key2_code[4] } { 0.000ns 0.000ns 1.621ns 0.911ns 1.652ns 0.988ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.268 ns" { CLOCK_50 ps_clk ps_clk~clkctrl PS2_KEYBOARD:keyboard|keycode_o[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.268 ns" { CLOCK_50 CLOCK_50~combout ps_clk ps_clk~clkctrl PS2_KEYBOARD:keyboard|keycode_o[1] } { 0.000ns 0.000ns 1.621ns 3.152ns 0.988ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\] register sld_hub:sld_hub_inst\|hub_tdo_reg 94.2 MHz 10.616 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 94.2 MHz between source register \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 10.616 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.066 ns + Longest register register " "Info: + Longest register to register delay is 5.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\] 1 REG LCFF_X38_Y12_N3 169 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y12_N3; Fanout = 169; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(0.319 ns) 2.541 ns sld_hub:sld_hub_inst\|hub_tdo_reg~759 2 COMB LCCOMB_X37_Y11_N20 1 " "Info: 2: + IC(2.222 ns) + CELL(0.319 ns) = 2.541 ns; Loc. = LCCOMB_X37_Y11_N20; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~759'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.541 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~759 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.545 ns) 3.405 ns sld_hub:sld_hub_inst\|hub_tdo_reg~760 3 COMB LCCOMB_X37_Y11_N8 1 " "Info: 3: + IC(0.319 ns) + CELL(0.545 ns) = 3.405 ns; Loc. = LCCOMB_X37_Y11_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~760'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~759 sld_hub:sld_hub_inst|hub_tdo_reg~760 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.545 ns) 4.501 ns sld_hub:sld_hub_inst\|hub_tdo_reg~762 4 COMB LCCOMB_X37_Y11_N28 1 " "Info: 4: + IC(0.551 ns) + CELL(0.545 ns) = 4.501 ns; Loc. = LCCOMB_X37_Y11_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~762'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 4.970 ns sld_hub:sld_hub_inst\|hub_tdo_reg~763 5 COMB LCCOMB_X37_Y11_N6 1 " "Info: 5: + IC(0.291 ns) + CELL(0.178 ns) = 4.970 ns; Loc. = LCCOMB_X37_Y11_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~763'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.066 ns sld_hub:sld_hub_inst\|hub_tdo_reg 6 REG LCFF_X37_Y11_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 5.066 ns; Loc. = LCFF_X37_Y11_N7; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.683 ns ( 33.22 % ) " "Info: Total cell delay = 1.683 ns ( 33.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.383 ns ( 66.78 % ) " "Info: Total interconnect delay = 3.383 ns ( 66.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.066 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~759 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.066 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~759 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 2.222ns 0.319ns 0.551ns 0.291ns 0.000ns } { 0.000ns 0.319ns 0.545ns 0.545ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.914 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.315 ns) + CELL(0.000 ns) 3.315 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 422 " "Info: 2: + IC(3.315 ns) + CELL(0.000 ns) = 3.315 ns; Loc. = CLKCTRL_G1; Fanout = 422; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 4.914 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X37_Y11_N7 2 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 4.914 ns; Loc. = LCFF_X37_Y11_N7; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.25 % ) " "Info: Total cell delay = 0.602 ns ( 12.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.312 ns ( 87.75 % ) " "Info: Total interconnect delay = 4.312 ns ( 87.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.914 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.914 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 3.315ns 0.997ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.917 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.315 ns) + CELL(0.000 ns) 3.315 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 422 " "Info: 2: + IC(3.315 ns) + CELL(0.000 ns) = 3.315 ns; Loc. = CLKCTRL_G1; Fanout = 422; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.602 ns) 4.917 ns sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\] 3 REG LCFF_X38_Y12_N3 169 " "Info: 3: + IC(1.000 ns) + CELL(0.602 ns) = 4.917 ns; Loc. = LCFF_X38_Y12_N3; Fanout = 169; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.24 % ) " "Info: Total cell delay = 0.602 ns ( 12.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.315 ns ( 87.76 % ) " "Info: Total interconnect delay = 4.315 ns ( 87.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.917 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.917 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } { 0.000ns 3.315ns 1.000ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.914 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.914 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 3.315ns 0.997ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.917 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.917 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } { 0.000ns 3.315ns 1.000ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.066 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~759 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.066 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~759 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 2.222ns 0.319ns 0.551ns 0.291ns 0.000ns } { 0.000ns 0.319ns 0.545ns 0.545ns 0.178ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.914 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.914 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 3.315ns 0.997ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.917 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.917 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } { 0.000ns 3.315ns 1.000ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 register adio_codec:ad1\|SEL_Cont\[3\] register adio_codec:ad1\|SEL_Cont\[3\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" between source register \"adio_codec:ad1\|SEL_Cont\[3\]\" and destination register \"adio_codec:ad1\|SEL_Cont\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adio_codec:ad1\|SEL_Cont\[3\] 1 REG LCFF_X16_Y18_N9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y18_N9; Fanout = 7; REG Node = 'adio_codec:ad1\|SEL_Cont\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns adio_codec:ad1\|SEL_Cont\[3\]~49 2 COMB LCCOMB_X16_Y18_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X16_Y18_N8; Fanout = 1; COMB Node = 'adio_codec:ad1\|SEL_Cont\[3\]~49'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { adio_codec:ad1|SEL_Cont[3] adio_codec:ad1|SEL_Cont[3]~49 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns adio_codec:ad1\|SEL_Cont\[3\] 3 REG LCFF_X16_Y18_N9 7 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X16_Y18_N9; Fanout = 7; REG Node = 'adio_codec:ad1\|SEL_Cont\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { adio_codec:ad1|SEL_Cont[3]~49 adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { adio_codec:ad1|SEL_Cont[3] adio_codec:ad1|SEL_Cont[3]~49 adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { adio_codec:ad1|SEL_Cont[3] adio_codec:ad1|SEL_Cont[3]~49 adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 25.334 ns " "Info: + Latch edge is 25.334 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 55.555 ns 25.334 ns inverted 50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.334 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 25.334 ns " "Info: - Launch edge is 25.334 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 55.555 ns 25.334 ns inverted 50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.334 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 destination 5.575 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" to destination register is 5.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.879 ns) 2.780 ns adio_codec:ad1\|oAUD_BCK 3 REG LCFF_X23_Y23_N25 3 " "Info: 3: + IC(0.983 ns) + CELL(0.879 ns) = 2.780 ns; Loc. = LCFF_X23_Y23_N25; Fanout = 3; REG Node = 'adio_codec:ad1\|oAUD_BCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.000 ns) 4.004 ns adio_codec:ad1\|oAUD_BCK~clkctrl 4 COMB CLKCTRL_G9 4 " "Info: 4: + IC(1.224 ns) + CELL(0.000 ns) = 4.004 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'adio_codec:ad1\|oAUD_BCK~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 5.575 ns adio_codec:ad1\|SEL_Cont\[3\] 5 REG LCFF_X16_Y18_N9 7 " "Info: 5: + IC(0.969 ns) + CELL(0.602 ns) = 5.575 ns; Loc. = LCFF_X16_Y18_N9; Fanout = 7; REG Node = 'adio_codec:ad1\|SEL_Cont\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 26.57 % ) " "Info: Total cell delay = 1.481 ns ( 26.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.094 ns ( 73.43 % ) " "Info: Total interconnect delay = 4.094 ns ( 73.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.918ns 0.983ns 1.224ns 0.969ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 source 5.575 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" to source register is 5.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.879 ns) 2.780 ns adio_codec:ad1\|oAUD_BCK 3 REG LCFF_X23_Y23_N25 3 " "Info: 3: + IC(0.983 ns) + CELL(0.879 ns) = 2.780 ns; Loc. = LCFF_X23_Y23_N25; Fanout = 3; REG Node = 'adio_codec:ad1\|oAUD_BCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.000 ns) 4.004 ns adio_codec:ad1\|oAUD_BCK~clkctrl 4 COMB CLKCTRL_G9 4 " "Info: 4: + IC(1.224 ns) + CELL(0.000 ns) = 4.004 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'adio_codec:ad1\|oAUD_BCK~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 5.575 ns adio_codec:ad1\|SEL_Cont\[3\] 5 REG LCFF_X16_Y18_N9 7 " "Info: 5: + IC(0.969 ns) + CELL(0.602 ns) = 5.575 ns; Loc. = LCFF_X16_Y18_N9; Fanout = 7; REG Node = 'adio_codec:ad1\|SEL_Cont\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 26.57 % ) " "Info: Total cell delay = 1.481 ns ( 26.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.094 ns ( 73.43 % ) " "Info: Total interconnect delay = 4.094 ns ( 73.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.918ns 0.983ns 1.224ns 0.969ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.918ns 0.983ns 1.224ns 0.969ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.918ns 0.983ns 1.224ns 0.969ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 144 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 144 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.918ns 0.983ns 1.224ns 0.969ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.918ns 0.983ns 1.224ns 0.969ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { adio_codec:ad1|SEL_Cont[3] adio_codec:ad1|SEL_Cont[3]~49 adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { adio_codec:ad1|SEL_Cont[3] adio_codec:ad1|SEL_Cont[3]~49 adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.918ns 0.983ns 1.224ns 0.969ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.918ns 0.983ns 1.224ns 0.969ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 11 " "Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ps_cnt\[4\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\] CLOCK_50 4.081 ns " "Info: Found hold time violation between source  pin or register \"ps_cnt\[4\]\" and destination pin or register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\]\" for clock \"CLOCK_50\" (Hold time is 4.081 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.082 ns + Largest " "Info: + Largest clock skew is 5.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.944 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 7.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 7; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.869 ns) + CELL(0.879 ns) 3.774 ns VGA_CLK_o\[4\] 2 REG LCFF_X22_Y17_N21 3 " "Info: 2: + IC(1.869 ns) + CELL(0.879 ns) = 3.774 ns; Loc. = LCFF_X22_Y17_N21; Fanout = 3; REG Node = 'VGA_CLK_o\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLOCK_50 VGA_CLK_o[4] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.581 ns) + CELL(0.000 ns) 6.355 ns VGA_CLK_o\[4\]~clkctrl 3 COMB CLKCTRL_G6 413 " "Info: 3: + IC(2.581 ns) + CELL(0.000 ns) = 6.355 ns; Loc. = CLKCTRL_G6; Fanout = 413; COMB Node = 'VGA_CLK_o\[4\]~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { VGA_CLK_o[4] VGA_CLK_o[4]~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 7.944 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\] 4 REG LCFF_X30_Y13_N27 3 " "Info: 4: + IC(0.987 ns) + CELL(0.602 ns) = 7.944 ns; Loc. = LCFF_X30_Y13_N27; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { VGA_CLK_o[4]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 31.56 % ) " "Info: Total cell delay = 2.507 ns ( 31.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.437 ns ( 68.44 % ) " "Info: Total interconnect delay = 5.437 ns ( 68.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.944 ns" { CLOCK_50 VGA_CLK_o[4] VGA_CLK_o[4]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.944 ns" { CLOCK_50 CLOCK_50~combout VGA_CLK_o[4] VGA_CLK_o[4]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } { 0.000ns 0.000ns 1.869ns 2.581ns 0.987ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.862 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 7; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns ps_cnt\[4\] 3 REG LCFF_X31_Y13_N17 4 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X31_Y13_N17; Fanout = 4; REG Node = 'ps_cnt\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { CLOCK_50~clkctrl ps_cnt[4] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl ps_cnt[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl ps_cnt[4] } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.944 ns" { CLOCK_50 VGA_CLK_o[4] VGA_CLK_o[4]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.944 ns" { CLOCK_50 CLOCK_50~combout VGA_CLK_o[4] VGA_CLK_o[4]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } { 0.000ns 0.000ns 1.869ns 2.581ns 0.987ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl ps_cnt[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl ps_cnt[4] } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.010 ns - Shortest register register " "Info: - Shortest register to register delay is 1.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps_cnt\[4\] 1 REG LCFF_X31_Y13_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y13_N17; Fanout = 4; REG Node = 'ps_cnt\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps_cnt[4] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.597 ns) + CELL(0.413 ns) 1.010 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\] 2 REG LCFF_X30_Y13_N27 3 " "Info: 2: + IC(0.597 ns) + CELL(0.413 ns) = 1.010 ns; Loc. = LCFF_X30_Y13_N27; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { ps_cnt[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.413 ns ( 40.89 % ) " "Info: Total cell delay = 0.413 ns ( 40.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.597 ns ( 59.11 % ) " "Info: Total interconnect delay = 0.597 ns ( 59.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { ps_cnt[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.010 ns" { ps_cnt[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } { 0.000ns 0.597ns } { 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.944 ns" { CLOCK_50 VGA_CLK_o[4] VGA_CLK_o[4]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.944 ns" { CLOCK_50 CLOCK_50~combout VGA_CLK_o[4] VGA_CLK_o[4]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } { 0.000ns 0.000ns 1.869ns 2.581ns 0.987ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl ps_cnt[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl ps_cnt[4] } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { ps_cnt[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.010 ns" { ps_cnt[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } { 0.000ns 0.597ns } { 0.000ns 0.413ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "adio_codec:ad1\|ramp2\[15\] SW\[9\] CLOCK_27\[0\] 14.368 ns register " "Info: tsu for register \"adio_codec:ad1\|ramp2\[15\]\" (data pin = \"SW\[9\]\", clock pin = \"CLOCK_27\[0\]\") is 14.368 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.544 ns + Longest pin register " "Info: + Longest pin to register delay is 17.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[9\] 1 PIN PIN_L2 29 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 29; PIN Node = 'SW\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.521 ns) 3.277 ns sound_code2\[6\]~1208 2 COMB LCCOMB_X30_Y15_N28 28 " "Info: 2: + IC(1.730 ns) + CELL(0.521 ns) = 3.277 ns; Loc. = LCCOMB_X30_Y15_N28; Fanout = 28; COMB Node = 'sound_code2\[6\]~1208'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.251 ns" { SW[9] sound_code2[6]~1208 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 261 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(0.178 ns) 5.412 ns staff:st1\|Equal32~171 3 COMB LCCOMB_X29_Y17_N0 6 " "Info: 3: + IC(1.957 ns) + CELL(0.178 ns) = 5.412 ns; Loc. = LCCOMB_X29_Y17_N0; Fanout = 6; COMB Node = 'staff:st1\|Equal32~171'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { sound_code2[6]~1208 staff:st1|Equal32~171 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.491 ns) 6.226 ns staff:st1\|Equal36~54 4 COMB LCCOMB_X29_Y17_N16 2 " "Info: 4: + IC(0.323 ns) + CELL(0.491 ns) = 6.226 ns; Loc. = LCCOMB_X29_Y17_N16; Fanout = 2; COMB Node = 'staff:st1\|Equal36~54'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { staff:st1|Equal32~171 staff:st1|Equal36~54 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.457 ns) 8.206 ns staff:st1\|sound2~13179 5 COMB LCCOMB_X24_Y19_N0 5 " "Info: 5: + IC(1.523 ns) + CELL(0.457 ns) = 8.206 ns; Loc. = LCCOMB_X24_Y19_N0; Fanout = 5; COMB Node = 'staff:st1\|sound2~13179'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { staff:st1|Equal36~54 staff:st1|sound2~13179 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.319 ns) 9.985 ns staff:st1\|sound2~13222 6 COMB LCCOMB_X29_Y17_N18 7 " "Info: 6: + IC(1.460 ns) + CELL(0.319 ns) = 9.985 ns; Loc. = LCCOMB_X29_Y17_N18; Fanout = 7; COMB Node = 'staff:st1\|sound2~13222'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { staff:st1|sound2~13179 staff:st1|sound2~13222 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.322 ns) 11.216 ns staff:st1\|sound2\[5\]~13228 7 COMB LCCOMB_X30_Y19_N12 1 " "Info: 7: + IC(0.909 ns) + CELL(0.322 ns) = 11.216 ns; Loc. = LCCOMB_X30_Y19_N12; Fanout = 1; COMB Node = 'staff:st1\|sound2\[5\]~13228'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { staff:st1|sound2~13222 staff:st1|sound2[5]~13228 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.178 ns) 12.255 ns staff:st1\|sound2\[5\]~13229 8 COMB LCCOMB_X30_Y17_N12 1 " "Info: 8: + IC(0.861 ns) + CELL(0.178 ns) = 12.255 ns; Loc. = LCCOMB_X30_Y17_N12; Fanout = 1; COMB Node = 'staff:st1\|sound2\[5\]~13229'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { staff:st1|sound2[5]~13228 staff:st1|sound2[5]~13229 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.545 ns) 13.112 ns staff:st1\|sound2\[5\]~13231 9 COMB LCCOMB_X30_Y17_N4 1 " "Info: 9: + IC(0.312 ns) + CELL(0.545 ns) = 13.112 ns; Loc. = LCCOMB_X30_Y17_N4; Fanout = 1; COMB Node = 'staff:st1\|sound2\[5\]~13231'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { staff:st1|sound2[5]~13229 staff:st1|sound2[5]~13231 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.521 ns) 13.929 ns staff:st1\|sound2\[5\]~13233 10 COMB LCCOMB_X30_Y17_N16 2 " "Info: 10: + IC(0.296 ns) + CELL(0.521 ns) = 13.929 ns; Loc. = LCCOMB_X30_Y17_N16; Fanout = 2; COMB Node = 'staff:st1\|sound2\[5\]~13233'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { staff:st1|sound2[5]~13231 staff:st1|sound2[5]~13233 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.752 ns) + CELL(0.495 ns) 16.176 ns adio_codec:ad1\|ramp2\[5\]~249 11 COMB LCCOMB_X20_Y18_N10 2 " "Info: 11: + IC(1.752 ns) + CELL(0.495 ns) = 16.176 ns; Loc. = LCCOMB_X20_Y18_N10; Fanout = 2; COMB Node = 'adio_codec:ad1\|ramp2\[5\]~249'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.247 ns" { staff:st1|sound2[5]~13233 adio_codec:ad1|ramp2[5]~249 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.256 ns adio_codec:ad1\|ramp2\[6\]~250 12 COMB LCCOMB_X20_Y18_N12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 16.256 ns; Loc. = LCCOMB_X20_Y18_N12; Fanout = 2; COMB Node = 'adio_codec:ad1\|ramp2\[6\]~250'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { adio_codec:ad1|ramp2[5]~249 adio_codec:ad1|ramp2[6]~250 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 16.430 ns adio_codec:ad1\|ramp2\[7\]~251 13 COMB LCCOMB_X20_Y18_N14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.174 ns) = 16.430 ns; Loc. = LCCOMB_X20_Y18_N14; Fanout = 2; COMB Node = 'adio_codec:ad1\|ramp2\[7\]~251'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { adio_codec:ad1|ramp2[6]~250 adio_codec:ad1|ramp2[7]~251 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.510 ns adio_codec:ad1\|ramp2\[8\]~252 14 COMB LCCOMB_X20_Y18_N16 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 16.510 ns; Loc. = LCCOMB_X20_Y18_N16; Fanout = 2; COMB Node = 'adio_codec:ad1\|ramp2\[8\]~252'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { adio_codec:ad1|ramp2[7]~251 adio_codec:ad1|ramp2[8]~252 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.590 ns adio_codec:ad1\|ramp2\[9\]~253 15 COMB LCCOMB_X20_Y18_N18 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 16.590 ns; Loc. = LCCOMB_X20_Y18_N18; Fanout = 2; COMB Node = 'adio_codec:ad1\|ramp2\[9\]~253'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { adio_codec:ad1|ramp2[8]~252 adio_codec:ad1|ramp2[9]~253 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.670 ns adio_codec:ad1\|ramp2\[10\]~254 16 COMB LCCOMB_X20_Y18_N20 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 16.670 ns; Loc. = LCCOMB_X20_Y18_N20; Fanout = 2; COMB Node = 'adio_codec:ad1\|ramp2\[10\]~254'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { adio_codec:ad1|ramp2[9]~253 adio_codec:ad1|ramp2[10]~254 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.750 ns adio_codec:ad1\|ramp2\[11\]~255 17 COMB LCCOMB_X20_Y18_N22 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 16.750 ns; Loc. = LCCOMB_X20_Y18_N22; Fanout = 2; COMB Node = 'adio_codec:ad1\|ramp2\[11\]~255'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { adio_codec:ad1|ramp2[10]~254 adio_codec:ad1|ramp2[11]~255 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.830 ns adio_codec:ad1\|ramp2\[12\]~256 18 COMB LCCOMB_X20_Y18_N24 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 16.830 ns; Loc. = LCCOMB_X20_Y18_N24; Fanout = 2; COMB Node = 'adio_codec:ad1\|ramp2\[12\]~256'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { adio_codec:ad1|ramp2[11]~255 adio_codec:ad1|ramp2[12]~256 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.910 ns adio_codec:ad1\|ramp2\[13\]~257 19 COMB LCCOMB_X20_Y18_N26 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 16.910 ns; Loc. = LCCOMB_X20_Y18_N26; Fanout = 2; COMB Node = 'adio_codec:ad1\|ramp2\[13\]~257'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { adio_codec:ad1|ramp2[12]~256 adio_codec:ad1|ramp2[13]~257 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.990 ns adio_codec:ad1\|ramp2\[14\]~258 20 COMB LCCOMB_X20_Y18_N28 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 16.990 ns; Loc. = LCCOMB_X20_Y18_N28; Fanout = 1; COMB Node = 'adio_codec:ad1\|ramp2\[14\]~258'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { adio_codec:ad1|ramp2[13]~257 adio_codec:ad1|ramp2[14]~258 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 17.448 ns adio_codec:ad1\|ramp2\[15\]~133 21 COMB LCCOMB_X20_Y18_N30 1 " "Info: 21: + IC(0.000 ns) + CELL(0.458 ns) = 17.448 ns; Loc. = LCCOMB_X20_Y18_N30; Fanout = 1; COMB Node = 'adio_codec:ad1\|ramp2\[15\]~133'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { adio_codec:ad1|ramp2[14]~258 adio_codec:ad1|ramp2[15]~133 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 17.544 ns adio_codec:ad1\|ramp2\[15\] 22 REG LCFF_X20_Y18_N31 71 " "Info: 22: + IC(0.000 ns) + CELL(0.096 ns) = 17.544 ns; Loc. = LCFF_X20_Y18_N31; Fanout = 71; REG Node = 'adio_codec:ad1\|ramp2\[15\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { adio_codec:ad1|ramp2[15]~133 adio_codec:ad1|ramp2[15] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.421 ns ( 36.60 % ) " "Info: Total cell delay = 6.421 ns ( 36.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.123 ns ( 63.40 % ) " "Info: Total interconnect delay = 11.123 ns ( 63.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "17.544 ns" { SW[9] sound_code2[6]~1208 staff:st1|Equal32~171 staff:st1|Equal36~54 staff:st1|sound2~13179 staff:st1|sound2~13222 staff:st1|sound2[5]~13228 staff:st1|sound2[5]~13229 staff:st1|sound2[5]~13231 staff:st1|sound2[5]~13233 adio_codec:ad1|ramp2[5]~249 adio_codec:ad1|ramp2[6]~250 adio_codec:ad1|ramp2[7]~251 adio_codec:ad1|ramp2[8]~252 adio_codec:ad1|ramp2[9]~253 adio_codec:ad1|ramp2[10]~254 adio_codec:ad1|ramp2[11]~255 adio_codec:ad1|ramp2[12]~256 adio_codec:ad1|ramp2[13]~257 adio_codec:ad1|ramp2[14]~258 adio_codec:ad1|ramp2[15]~133 adio_codec:ad1|ramp2[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "17.544 ns" { SW[9] SW[9]~combout sound_code2[6]~1208 staff:st1|Equal32~171 staff:st1|Equal36~54 staff:st1|sound2~13179 staff:st1|sound2~13222 staff:st1|sound2[5]~13228 staff:st1|sound2[5]~13229 staff:st1|sound2[5]~13231 staff:st1|sound2[5]~13233 adio_codec:ad1|ramp2[5]~249 adio_codec:ad1|ramp2[6]~250 adio_codec:ad1|ramp2[7]~251 adio_codec:ad1|ramp2[8]~252 adio_codec:ad1|ramp2[9]~253 adio_codec:ad1|ramp2[10]~254 adio_codec:ad1|ramp2[11]~255 adio_codec:ad1|ramp2[12]~256 adio_codec:ad1|ramp2[13]~257 adio_codec:ad1|ramp2[14]~258 adio_codec:ad1|ramp2[15]~133 adio_codec:ad1|ramp2[15] } { 0.000ns 0.000ns 1.730ns 1.957ns 0.323ns 1.523ns 1.460ns 0.909ns 0.861ns 0.312ns 0.296ns 1.752ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.026ns 0.521ns 0.178ns 0.491ns 0.457ns 0.319ns 0.322ns 0.178ns 0.545ns 0.521ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27\[0\] VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 -2.443 ns - " "Info: - Offset between input clock \"CLOCK_27\[0\]\" and output clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" is -2.443 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 66 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 destination 5.581 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" to destination register is 5.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.879 ns) 2.780 ns adio_codec:ad1\|LRCK_1X 3 REG LCFF_X23_Y23_N27 4 " "Info: 3: + IC(0.983 ns) + CELL(0.879 ns) = 2.780 ns; Loc. = LCFF_X23_Y23_N27; Fanout = 4; REG Node = 'adio_codec:ad1\|LRCK_1X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.000 ns) 4.003 ns adio_codec:ad1\|LRCK_1X~clkctrl 4 COMB CLKCTRL_G8 32 " "Info: 4: + IC(1.223 ns) + CELL(0.000 ns) = 4.003 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'adio_codec:ad1\|LRCK_1X~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.602 ns) 5.581 ns adio_codec:ad1\|ramp2\[15\] 5 REG LCFF_X20_Y18_N31 71 " "Info: 5: + IC(0.976 ns) + CELL(0.602 ns) = 5.581 ns; Loc. = LCFF_X20_Y18_N31; Fanout = 71; REG Node = 'adio_codec:ad1\|ramp2\[15\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[15] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 26.54 % ) " "Info: Total cell delay = 1.481 ns ( 26.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 73.46 % ) " "Info: Total interconnect delay = 4.100 ns ( 73.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[15] } { 0.000ns 0.918ns 0.983ns 1.223ns 0.976ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "17.544 ns" { SW[9] sound_code2[6]~1208 staff:st1|Equal32~171 staff:st1|Equal36~54 staff:st1|sound2~13179 staff:st1|sound2~13222 staff:st1|sound2[5]~13228 staff:st1|sound2[5]~13229 staff:st1|sound2[5]~13231 staff:st1|sound2[5]~13233 adio_codec:ad1|ramp2[5]~249 adio_codec:ad1|ramp2[6]~250 adio_codec:ad1|ramp2[7]~251 adio_codec:ad1|ramp2[8]~252 adio_codec:ad1|ramp2[9]~253 adio_codec:ad1|ramp2[10]~254 adio_codec:ad1|ramp2[11]~255 adio_codec:ad1|ramp2[12]~256 adio_codec:ad1|ramp2[13]~257 adio_codec:ad1|ramp2[14]~258 adio_codec:ad1|ramp2[15]~133 adio_codec:ad1|ramp2[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "17.544 ns" { SW[9] SW[9]~combout sound_code2[6]~1208 staff:st1|Equal32~171 staff:st1|Equal36~54 staff:st1|sound2~13179 staff:st1|sound2~13222 staff:st1|sound2[5]~13228 staff:st1|sound2[5]~13229 staff:st1|sound2[5]~13231 staff:st1|sound2[5]~13233 adio_codec:ad1|ramp2[5]~249 adio_codec:ad1|ramp2[6]~250 adio_codec:ad1|ramp2[7]~251 adio_codec:ad1|ramp2[8]~252 adio_codec:ad1|ramp2[9]~253 adio_codec:ad1|ramp2[10]~254 adio_codec:ad1|ramp2[11]~255 adio_codec:ad1|ramp2[12]~256 adio_codec:ad1|ramp2[13]~257 adio_codec:ad1|ramp2[14]~258 adio_codec:ad1|ramp2[15]~133 adio_codec:ad1|ramp2[15] } { 0.000ns 0.000ns 1.730ns 1.957ns 0.323ns 1.523ns 1.460ns 0.909ns 0.861ns 0.312ns 0.296ns 1.752ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.026ns 0.521ns 0.178ns 0.491ns 0.457ns 0.319ns 0.322ns 0.178ns 0.545ns 0.521ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[15] } { 0.000ns 0.918ns 0.983ns 1.223ns 0.976ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_R\[1\] demo_sound1:dd1\|TT\[6\] 36.611 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_R\[1\]\" through register \"demo_sound1:dd1\|TT\[6\]\" is 36.611 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.164 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 8.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 7; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.680 ns) + CELL(0.879 ns) 3.585 ns VGA_CLK_o\[18\] 2 REG LCFF_X22_Y16_N17 2 " "Info: 2: + IC(1.680 ns) + CELL(0.879 ns) = 3.585 ns; Loc. = LCFF_X22_Y16_N17; Fanout = 2; REG Node = 'VGA_CLK_o\[18\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { CLOCK_50 VGA_CLK_o[18] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.984 ns) + CELL(0.000 ns) 6.569 ns VGA_CLK_o\[18\]~clkctrl 3 COMB CLKCTRL_G3 90 " "Info: 3: + IC(2.984 ns) + CELL(0.000 ns) = 6.569 ns; Loc. = CLKCTRL_G3; Fanout = 90; COMB Node = 'VGA_CLK_o\[18\]~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.984 ns" { VGA_CLK_o[18] VGA_CLK_o[18]~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 8.164 ns demo_sound1:dd1\|TT\[6\] 4 REG LCFF_X22_Y11_N25 10 " "Info: 4: + IC(0.993 ns) + CELL(0.602 ns) = 8.164 ns; Loc. = LCFF_X22_Y11_N25; Fanout = 10; REG Node = 'demo_sound1:dd1\|TT\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { VGA_CLK_o[18]~clkctrl demo_sound1:dd1|TT[6] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 30.71 % ) " "Info: Total cell delay = 2.507 ns ( 30.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.657 ns ( 69.29 % ) " "Info: Total interconnect delay = 5.657 ns ( 69.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.164 ns" { CLOCK_50 VGA_CLK_o[18] VGA_CLK_o[18]~clkctrl demo_sound1:dd1|TT[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.164 ns" { CLOCK_50 CLOCK_50~combout VGA_CLK_o[18] VGA_CLK_o[18]~clkctrl demo_sound1:dd1|TT[6] } { 0.000ns 0.000ns 1.680ns 2.984ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.170 ns + Longest register pin " "Info: + Longest register to pin delay is 28.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns demo_sound1:dd1\|TT\[6\] 1 REG LCFF_X22_Y11_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N25; Fanout = 10; REG Node = 'demo_sound1:dd1\|TT\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { demo_sound1:dd1|TT[6] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.545 ns) 1.572 ns demo_sound1:dd1\|tmpa\[6\]~342 2 COMB LCCOMB_X23_Y12_N20 3 " "Info: 2: + IC(1.027 ns) + CELL(0.545 ns) = 1.572 ns; Loc. = LCCOMB_X23_Y12_N20; Fanout = 3; COMB Node = 'demo_sound1:dd1\|tmpa\[6\]~342'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { demo_sound1:dd1|TT[6] demo_sound1:dd1|tmpa[6]~342 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.517 ns) 2.907 ns demo_sound1:dd1\|Add2~212 3 COMB LCCOMB_X24_Y12_N6 2 " "Info: 3: + IC(0.818 ns) + CELL(0.517 ns) = 2.907 ns; Loc. = LCCOMB_X24_Y12_N6; Fanout = 2; COMB Node = 'demo_sound1:dd1\|Add2~212'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { demo_sound1:dd1|tmpa[6]~342 demo_sound1:dd1|Add2~212 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.987 ns demo_sound1:dd1\|Add2~214 4 COMB LCCOMB_X24_Y12_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.987 ns; Loc. = LCCOMB_X24_Y12_N8; Fanout = 2; COMB Node = 'demo_sound1:dd1\|Add2~214'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { demo_sound1:dd1|Add2~212 demo_sound1:dd1|Add2~214 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.067 ns demo_sound1:dd1\|Add2~216 5 COMB LCCOMB_X24_Y12_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 3.067 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 2; COMB Node = 'demo_sound1:dd1\|Add2~216'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { demo_sound1:dd1|Add2~214 demo_sound1:dd1|Add2~216 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.147 ns demo_sound1:dd1\|Add2~218 6 COMB LCCOMB_X24_Y12_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.147 ns; Loc. = LCCOMB_X24_Y12_N12; Fanout = 2; COMB Node = 'demo_sound1:dd1\|Add2~218'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { demo_sound1:dd1|Add2~216 demo_sound1:dd1|Add2~218 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.321 ns demo_sound1:dd1\|Add2~220 7 COMB LCCOMB_X24_Y12_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 3.321 ns; Loc. = LCCOMB_X24_Y12_N14; Fanout = 2; COMB Node = 'demo_sound1:dd1\|Add2~220'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { demo_sound1:dd1|Add2~218 demo_sound1:dd1|Add2~220 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.401 ns demo_sound1:dd1\|Add2~222 8 COMB LCCOMB_X24_Y12_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.401 ns; Loc. = LCCOMB_X24_Y12_N16; Fanout = 2; COMB Node = 'demo_sound1:dd1\|Add2~222'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { demo_sound1:dd1|Add2~220 demo_sound1:dd1|Add2~222 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.481 ns demo_sound1:dd1\|Add2~224 9 COMB LCCOMB_X24_Y12_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.481 ns; Loc. = LCCOMB_X24_Y12_N18; Fanout = 2; COMB Node = 'demo_sound1:dd1\|Add2~224'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { demo_sound1:dd1|Add2~222 demo_sound1:dd1|Add2~224 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.561 ns demo_sound1:dd1\|Add2~226 10 COMB LCCOMB_X24_Y12_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.561 ns; Loc. = LCCOMB_X24_Y12_N20; Fanout = 2; COMB Node = 'demo_sound1:dd1\|Add2~226'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { demo_sound1:dd1|Add2~224 demo_sound1:dd1|Add2~226 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.019 ns demo_sound1:dd1\|Add2~227 11 COMB LCCOMB_X24_Y12_N22 1 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 4.019 ns; Loc. = LCCOMB_X24_Y12_N22; Fanout = 1; COMB Node = 'demo_sound1:dd1\|Add2~227'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { demo_sound1:dd1|Add2~226 demo_sound1:dd1|Add2~227 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.517 ns) 6.022 ns demo_sound1:dd1\|LessThan2~389 12 COMB LCCOMB_X23_Y9_N24 1 " "Info: 12: + IC(1.486 ns) + CELL(0.517 ns) = 6.022 ns; Loc. = LCCOMB_X23_Y9_N24; Fanout = 1; COMB Node = 'demo_sound1:dd1\|LessThan2~389'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { demo_sound1:dd1|Add2~227 demo_sound1:dd1|LessThan2~389 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.480 ns demo_sound1:dd1\|LessThan2~390 13 COMB LCCOMB_X23_Y9_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 6.480 ns; Loc. = LCCOMB_X23_Y9_N26; Fanout = 2; COMB Node = 'demo_sound1:dd1\|LessThan2~390'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { demo_sound1:dd1|LessThan2~389 demo_sound1:dd1|LessThan2~390 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.938 ns) + CELL(0.545 ns) 8.963 ns demo_sound1:dd1\|LessThan2~392 14 COMB LCCOMB_X31_Y14_N30 7 " "Info: 14: + IC(1.938 ns) + CELL(0.545 ns) = 8.963 ns; Loc. = LCCOMB_X31_Y14_N30; Fanout = 7; COMB Node = 'demo_sound1:dd1\|LessThan2~392'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { demo_sound1:dd1|LessThan2~390 demo_sound1:dd1|LessThan2~392 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.516 ns) 10.011 ns demo_sound1:dd1\|key_code1\[0\]~296 15 COMB LCCOMB_X30_Y14_N24 5 " "Info: 15: + IC(0.532 ns) + CELL(0.516 ns) = 10.011 ns; Loc. = LCCOMB_X30_Y14_N24; Fanout = 5; COMB Node = 'demo_sound1:dd1\|key_code1\[0\]~296'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { demo_sound1:dd1|LessThan2~392 demo_sound1:dd1|key_code1[0]~296 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/demo_sound1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.319 ns) 11.520 ns sound_code1\[0\]~1209 16 COMB LCCOMB_X29_Y15_N10 38 " "Info: 16: + IC(1.190 ns) + CELL(0.319 ns) = 11.520 ns; Loc. = LCCOMB_X29_Y15_N10; Fanout = 38; COMB Node = 'sound_code1\[0\]~1209'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { demo_sound1:dd1|key_code1[0]~296 sound_code1[0]~1209 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.542 ns) 13.616 ns staff:st1\|Equal5~45 17 COMB LCCOMB_X25_Y16_N12 6 " "Info: 17: + IC(1.554 ns) + CELL(0.542 ns) = 13.616 ns; Loc. = LCCOMB_X25_Y16_N12; Fanout = 6; COMB Node = 'staff:st1\|Equal5~45'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.096 ns" { sound_code1[0]~1209 staff:st1|Equal5~45 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.544 ns) 15.084 ns staff:st1\|Equal15~154 18 COMB LCCOMB_X29_Y16_N4 6 " "Info: 18: + IC(0.924 ns) + CELL(0.544 ns) = 15.084 ns; Loc. = LCCOMB_X29_Y16_N4; Fanout = 6; COMB Node = 'staff:st1\|Equal15~154'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { staff:st1|Equal5~45 staff:st1|Equal15~154 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.545 ns) 16.797 ns staff:st1\|blank_x\[2\]~278 19 COMB LCCOMB_X25_Y18_N14 1 " "Info: 19: + IC(1.168 ns) + CELL(0.545 ns) = 16.797 ns; Loc. = LCCOMB_X25_Y18_N14; Fanout = 1; COMB Node = 'staff:st1\|blank_x\[2\]~278'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { staff:st1|Equal15~154 staff:st1|blank_x[2]~278 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.278 ns) 17.580 ns staff:st1\|blank_x\[2\]~283 20 COMB LCCOMB_X24_Y18_N22 1 " "Info: 20: + IC(0.505 ns) + CELL(0.278 ns) = 17.580 ns; Loc. = LCCOMB_X24_Y18_N22; Fanout = 1; COMB Node = 'staff:st1\|blank_x\[2\]~283'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { staff:st1|blank_x[2]~278 staff:st1|blank_x[2]~283 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.278 ns) 19.013 ns staff:st1\|blank_x\[2\]~285 21 COMB LCCOMB_X26_Y20_N16 2 " "Info: 21: + IC(1.155 ns) + CELL(0.278 ns) = 19.013 ns; Loc. = LCCOMB_X26_Y20_N16; Fanout = 2; COMB Node = 'staff:st1\|blank_x\[2\]~285'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { staff:st1|blank_x[2]~283 staff:st1|blank_x[2]~285 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.544 ns) 20.410 ns staff:st1\|bar_key~1126 22 COMB LCCOMB_X23_Y20_N26 1 " "Info: 22: + IC(0.853 ns) + CELL(0.544 ns) = 20.410 ns; Loc. = LCCOMB_X23_Y20_N26; Fanout = 1; COMB Node = 'staff:st1\|bar_key~1126'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { staff:st1|blank_x[2]~285 staff:st1|bar_key~1126 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.521 ns) 21.470 ns staff:st1\|bar_key~1127 23 COMB LCCOMB_X24_Y20_N26 1 " "Info: 23: + IC(0.539 ns) + CELL(0.521 ns) = 21.470 ns; Loc. = LCCOMB_X24_Y20_N26; Fanout = 1; COMB Node = 'staff:st1\|bar_key~1127'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { staff:st1|bar_key~1126 staff:st1|bar_key~1127 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.521 ns) 22.294 ns staff:st1\|bar_key~1129 24 COMB LCCOMB_X24_Y20_N24 1 " "Info: 24: + IC(0.303 ns) + CELL(0.521 ns) = 22.294 ns; Loc. = LCCOMB_X24_Y20_N24; Fanout = 1; COMB Node = 'staff:st1\|bar_key~1129'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { staff:st1|bar_key~1127 staff:st1|bar_key~1129 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 22.920 ns staff:st1\|vga_R 25 COMB LCCOMB_X24_Y20_N4 12 " "Info: 25: + IC(0.304 ns) + CELL(0.322 ns) = 22.920 ns; Loc. = LCCOMB_X24_Y20_N4; Fanout = 12; COMB Node = 'staff:st1\|vga_R'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { staff:st1|bar_key~1129 staff:st1|vga_R } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.264 ns) + CELL(2.986 ns) 28.170 ns VGA_R\[1\] 26 PIN PIN_C9 0 " "Info: 26: + IC(2.264 ns) + CELL(2.986 ns) = 28.170 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'VGA_R\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.250 ns" { staff:st1|vga_R VGA_R[1] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.610 ns ( 41.21 % ) " "Info: Total cell delay = 11.610 ns ( 41.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.560 ns ( 58.79 % ) " "Info: Total interconnect delay = 16.560 ns ( 58.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "28.170 ns" { demo_sound1:dd1|TT[6] demo_sound1:dd1|tmpa[6]~342 demo_sound1:dd1|Add2~212 demo_sound1:dd1|Add2~214 demo_sound1:dd1|Add2~216 demo_sound1:dd1|Add2~218 demo_sound1:dd1|Add2~220 demo_sound1:dd1|Add2~222 demo_sound1:dd1|Add2~224 demo_sound1:dd1|Add2~226 demo_sound1:dd1|Add2~227 demo_sound1:dd1|LessThan2~389 demo_sound1:dd1|LessThan2~390 demo_sound1:dd1|LessThan2~392 demo_sound1:dd1|key_code1[0]~296 sound_code1[0]~1209 staff:st1|Equal5~45 staff:st1|Equal15~154 staff:st1|blank_x[2]~278 staff:st1|blank_x[2]~283 staff:st1|blank_x[2]~285 staff:st1|bar_key~1126 staff:st1|bar_key~1127 staff:st1|bar_key~1129 staff:st1|vga_R VGA_R[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "28.170 ns" { demo_sound1:dd1|TT[6] demo_sound1:dd1|tmpa[6]~342 demo_sound1:dd1|Add2~212 demo_sound1:dd1|Add2~214 demo_sound1:dd1|Add2~216 demo_sound1:dd1|Add2~218 demo_sound1:dd1|Add2~220 demo_sound1:dd1|Add2~222 demo_sound1:dd1|Add2~224 demo_sound1:dd1|Add2~226 demo_sound1:dd1|Add2~227 demo_sound1:dd1|LessThan2~389 demo_sound1:dd1|LessThan2~390 demo_sound1:dd1|LessThan2~392 demo_sound1:dd1|key_code1[0]~296 sound_code1[0]~1209 staff:st1|Equal5~45 staff:st1|Equal15~154 staff:st1|blank_x[2]~278 staff:st1|blank_x[2]~283 staff:st1|blank_x[2]~285 staff:st1|bar_key~1126 staff:st1|bar_key~1127 staff:st1|bar_key~1129 staff:st1|vga_R VGA_R[1] } { 0.000ns 1.027ns 0.818ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.486ns 0.000ns 1.938ns 0.532ns 1.190ns 1.554ns 0.924ns 1.168ns 0.505ns 1.155ns 0.853ns 0.539ns 0.303ns 0.304ns 2.264ns } { 0.000ns 0.545ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.458ns 0.545ns 0.516ns 0.319ns 0.542ns 0.544ns 0.545ns 0.278ns 0.278ns 0.544ns 0.521ns 0.521ns 0.322ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.164 ns" { CLOCK_50 VGA_CLK_o[18] VGA_CLK_o[18]~clkctrl demo_sound1:dd1|TT[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.164 ns" { CLOCK_50 CLOCK_50~combout VGA_CLK_o[18] VGA_CLK_o[18]~clkctrl demo_sound1:dd1|TT[6] } { 0.000ns 0.000ns 1.680ns 2.984ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "28.170 ns" { demo_sound1:dd1|TT[6] demo_sound1:dd1|tmpa[6]~342 demo_sound1:dd1|Add2~212 demo_sound1:dd1|Add2~214 demo_sound1:dd1|Add2~216 demo_sound1:dd1|Add2~218 demo_sound1:dd1|Add2~220 demo_sound1:dd1|Add2~222 demo_sound1:dd1|Add2~224 demo_sound1:dd1|Add2~226 demo_sound1:dd1|Add2~227 demo_sound1:dd1|LessThan2~389 demo_sound1:dd1|LessThan2~390 demo_sound1:dd1|LessThan2~392 demo_sound1:dd1|key_code1[0]~296 sound_code1[0]~1209 staff:st1|Equal5~45 staff:st1|Equal15~154 staff:st1|blank_x[2]~278 staff:st1|blank_x[2]~283 staff:st1|blank_x[2]~285 staff:st1|bar_key~1126 staff:st1|bar_key~1127 staff:st1|bar_key~1129 staff:st1|vga_R VGA_R[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "28.170 ns" { demo_sound1:dd1|TT[6] demo_sound1:dd1|tmpa[6]~342 demo_sound1:dd1|Add2~212 demo_sound1:dd1|Add2~214 demo_sound1:dd1|Add2~216 demo_sound1:dd1|Add2~218 demo_sound1:dd1|Add2~220 demo_sound1:dd1|Add2~222 demo_sound1:dd1|Add2~224 demo_sound1:dd1|Add2~226 demo_sound1:dd1|Add2~227 demo_sound1:dd1|LessThan2~389 demo_sound1:dd1|LessThan2~390 demo_sound1:dd1|LessThan2~392 demo_sound1:dd1|key_code1[0]~296 sound_code1[0]~1209 staff:st1|Equal5~45 staff:st1|Equal15~154 staff:st1|blank_x[2]~278 staff:st1|blank_x[2]~283 staff:st1|blank_x[2]~285 staff:st1|bar_key~1126 staff:st1|bar_key~1127 staff:st1|bar_key~1129 staff:st1|vga_R VGA_R[1] } { 0.000ns 1.027ns 0.818ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.486ns 0.000ns 1.938ns 0.532ns 1.190ns 1.554ns 0.924ns 1.168ns 0.505ns 1.155ns 0.853ns 0.539ns 0.303ns 0.304ns 2.264ns } { 0.000ns 0.545ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.458ns 0.545ns 0.516ns 0.319ns 0.542ns 0.544ns 0.545ns 0.278ns 0.278ns 0.544ns 0.521ns 0.521ns 0.322ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[9\] VGA_R\[1\] 20.844 ns Longest " "Info: Longest tpd from source pin \"SW\[9\]\" to destination pin \"VGA_R\[1\]\" is 20.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[9\] 1 PIN PIN_L2 29 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 29; PIN Node = 'SW\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.131 ns) + CELL(0.457 ns) 3.614 ns sound_code2\[2\]~1217 2 COMB LCCOMB_X30_Y19_N24 1 " "Info: 2: + IC(2.131 ns) + CELL(0.457 ns) = 3.614 ns; Loc. = LCCOMB_X30_Y19_N24; Fanout = 1; COMB Node = 'sound_code2\[2\]~1217'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.588 ns" { SW[9] sound_code2[2]~1217 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 261 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.319 ns) 4.237 ns sound_code2\[2\]~1219 3 COMB LCCOMB_X30_Y19_N0 29 " "Info: 3: + IC(0.304 ns) + CELL(0.319 ns) = 4.237 ns; Loc. = LCCOMB_X30_Y19_N0; Fanout = 29; COMB Node = 'sound_code2\[2\]~1219'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { sound_code2[2]~1217 sound_code2[2]~1219 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 261 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.322 ns) 6.378 ns staff:st1\|Equal25~45 4 COMB LCCOMB_X30_Y19_N26 5 " "Info: 4: + IC(1.819 ns) + CELL(0.322 ns) = 6.378 ns; Loc. = LCCOMB_X30_Y19_N26; Fanout = 5; COMB Node = 'staff:st1\|Equal25~45'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.141 ns" { sound_code2[2]~1219 staff:st1|Equal25~45 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.178 ns) 7.392 ns staff:st1\|Equal35~154 5 COMB LCCOMB_X29_Y19_N24 6 " "Info: 5: + IC(0.836 ns) + CELL(0.178 ns) = 7.392 ns; Loc. = LCCOMB_X29_Y19_N24; Fanout = 6; COMB Node = 'staff:st1\|Equal35~154'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { staff:st1|Equal25~45 staff:st1|Equal35~154 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.322 ns) 9.471 ns staff:st1\|blank_x\[2\]~278 6 COMB LCCOMB_X25_Y18_N14 1 " "Info: 6: + IC(1.757 ns) + CELL(0.322 ns) = 9.471 ns; Loc. = LCCOMB_X25_Y18_N14; Fanout = 1; COMB Node = 'staff:st1\|blank_x\[2\]~278'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { staff:st1|Equal35~154 staff:st1|blank_x[2]~278 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.278 ns) 10.254 ns staff:st1\|blank_x\[2\]~283 7 COMB LCCOMB_X24_Y18_N22 1 " "Info: 7: + IC(0.505 ns) + CELL(0.278 ns) = 10.254 ns; Loc. = LCCOMB_X24_Y18_N22; Fanout = 1; COMB Node = 'staff:st1\|blank_x\[2\]~283'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { staff:st1|blank_x[2]~278 staff:st1|blank_x[2]~283 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.278 ns) 11.687 ns staff:st1\|blank_x\[2\]~285 8 COMB LCCOMB_X26_Y20_N16 2 " "Info: 8: + IC(1.155 ns) + CELL(0.278 ns) = 11.687 ns; Loc. = LCCOMB_X26_Y20_N16; Fanout = 2; COMB Node = 'staff:st1\|blank_x\[2\]~285'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { staff:st1|blank_x[2]~283 staff:st1|blank_x[2]~285 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.544 ns) 13.084 ns staff:st1\|bar_key~1126 9 COMB LCCOMB_X23_Y20_N26 1 " "Info: 9: + IC(0.853 ns) + CELL(0.544 ns) = 13.084 ns; Loc. = LCCOMB_X23_Y20_N26; Fanout = 1; COMB Node = 'staff:st1\|bar_key~1126'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { staff:st1|blank_x[2]~285 staff:st1|bar_key~1126 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.521 ns) 14.144 ns staff:st1\|bar_key~1127 10 COMB LCCOMB_X24_Y20_N26 1 " "Info: 10: + IC(0.539 ns) + CELL(0.521 ns) = 14.144 ns; Loc. = LCCOMB_X24_Y20_N26; Fanout = 1; COMB Node = 'staff:st1\|bar_key~1127'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { staff:st1|bar_key~1126 staff:st1|bar_key~1127 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.521 ns) 14.968 ns staff:st1\|bar_key~1129 11 COMB LCCOMB_X24_Y20_N24 1 " "Info: 11: + IC(0.303 ns) + CELL(0.521 ns) = 14.968 ns; Loc. = LCCOMB_X24_Y20_N24; Fanout = 1; COMB Node = 'staff:st1\|bar_key~1129'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { staff:st1|bar_key~1127 staff:st1|bar_key~1129 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 15.594 ns staff:st1\|vga_R 12 COMB LCCOMB_X24_Y20_N4 12 " "Info: 12: + IC(0.304 ns) + CELL(0.322 ns) = 15.594 ns; Loc. = LCCOMB_X24_Y20_N4; Fanout = 12; COMB Node = 'staff:st1\|vga_R'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { staff:st1|bar_key~1129 staff:st1|vga_R } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/staff.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.264 ns) + CELL(2.986 ns) 20.844 ns VGA_R\[1\] 13 PIN PIN_C9 0 " "Info: 13: + IC(2.264 ns) + CELL(2.986 ns) = 20.844 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'VGA_R\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.250 ns" { staff:st1|vga_R VGA_R[1] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_synthesizer/DE1_synthesizer.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.074 ns ( 38.74 % ) " "Info: Total cell delay = 8.074 ns ( 38.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.770 ns ( 61.26 % ) " "Info: Total interconnect delay = 12.770 ns ( 61.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "20.844 ns" { SW[9] sound_code2[2]~1217 sound_code2[2]~1219 staff:st1|Equal25~45 staff:st1|Equal35~154 staff:st1|blank_x[2]~278 staff:st1|blank_x[2]~283 staff:st1|blank_x[2]~285 staff:st1|bar_key~1126 staff:st1|bar_key~1127 staff:st1|bar_key~1129 staff:st1|vga_R VGA_R[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "20.844 ns" { SW[9] SW[9]~combout sound_code2[2]~1217 sound_code2[2]~1219 staff:st1|Equal25~45 staff:st1|Equal35~154 staff:st1|blank_x[2]~278 staff:st1|blank_x[2]~283 staff:st1|blank_x[2]~285 staff:st1|bar_key~1126 staff:st1|bar_key~1127 staff:st1|bar_key~1129 staff:st1|vga_R VGA_R[1] } { 0.000ns 0.000ns 2.131ns 0.304ns 1.819ns 0.836ns 1.757ns 0.505ns 1.155ns 0.853ns 0.539ns 0.303ns 0.304ns 2.264ns } { 0.000ns 1.026ns 0.457ns 0.319ns 0.322ns 0.178ns 0.322ns 0.278ns 0.278ns 0.544ns 0.521ns 0.521ns 0.322ns 2.986ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[86\] altera_internal_jtag altera_internal_jtag~TCKUTAP 1.382 ns register " "Info: th for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[86\]\" (data pin = \"altera_internal_jtag\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.382 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.913 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.315 ns) + CELL(0.000 ns) 3.315 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 422 " "Info: 2: + IC(3.315 ns) + CELL(0.000 ns) = 3.315 ns; Loc. = CLKCTRL_G1; Fanout = 422; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 4.913 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[86\] 3 REG LCFF_X31_Y12_N27 3 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 4.913 ns; Loc. = LCFF_X31_Y12_N27; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[86\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.25 % ) " "Info: Total cell delay = 0.602 ns ( 12.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.311 ns ( 87.75 % ) " "Info: Total interconnect delay = 4.311 ns ( 87.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.913 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.913 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } { 0.000ns 3.315ns 0.996ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.817 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag 1 PIN JTAG_X1_Y14_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 9; PIN Node = 'altera_internal_jtag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.543 ns) + CELL(0.178 ns) 3.721 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[86\]~feeder 2 COMB LCCOMB_X31_Y12_N26 1 " "Info: 2: + IC(3.543 ns) + CELL(0.178 ns) = 3.721 ns; Loc. = LCCOMB_X31_Y12_N26; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[86\]~feeder'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { altera_internal_jtag sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.817 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[86\] 3 REG LCFF_X31_Y12_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.817 ns; Loc. = LCFF_X31_Y12_N27; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[86\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 7.18 % ) " "Info: Total cell delay = 0.274 ns ( 7.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.543 ns ( 92.82 % ) " "Info: Total interconnect delay = 3.543 ns ( 92.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.817 ns" { altera_internal_jtag sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.817 ns" { altera_internal_jtag sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } { 0.000ns 3.543ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.913 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.913 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } { 0.000ns 3.315ns 0.996ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.817 ns" { altera_internal_jtag sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.817 ns" { altera_internal_jtag sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } { 0.000ns 3.543ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "132 " "Info: Allocated 132 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 30 15:52:48 2007 " "Info: Processing ended: Thu Aug 30 15:52:48 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
