    Lattice Mapping Report File for Design Module 'ModuloAlarmaTP2_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.0.0.24.1
Mapped on: Thu Nov 18 12:49:37 2021

Design Information
------------------

Command line:   map ModuloAlarmaTP2_impl_1_syn.udb
     D:/Users/nicob/Desktop/ITBA/3-Electro
     3/TPs/TP2-G2_E3/ModuloAlarmaTP2/source/impl_1/impl_1.pdc -o
     ModuloAlarmaTP2_impl_1_map.udb -mp ModuloAlarmaTP2_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 100 out of  5280 (2%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           257 out of  5280 (5%)
      Number of logic LUT4s:             161
      Number of inserted feedthru LUT4s:   3
      Number of replicated LUT4s:          5
      Number of ripple logic:             44 (88 LUT4s)
   Number of IO sites used:   10 out of 39 (26%)
      Number of IO sites used for general PIO: 10
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 10 out of 36 (28%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 10 out of 39 (26%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   1 out of 1 (100%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  2
      Net SERCLK_OUT_c: 99 loads, 99 rising, 0 falling (Driver: Pin
     OSCInst1/CLKLF)
      Net KB_RECV_c: 2 loads, 2 rising, 0 falling (Driver: Port KB_RECV)
   Number of Clock Enables:  3
      Net VCC_net: 1 loads, 0 SLICEs
      Net STATE_OUT.waiting_N_135: 2 loads, 2 SLICEs
      Net STATE_OUT.n113: 3 loads, 3 SLICEs
   Number of LSRs:  7
      Net n114: 2 loads, 2 SLICEs
      Pin RESET_IN: 2 loads, 2 SLICEs (Net: RESET_IN_c)
      Net mainTimer.clkCont_17__N_37: 19 loads, 19 SLICEs
      Net STATE_OUT.waiting_N_135: 4 loads, 4 SLICEs
      Net STATE_OUT.n135_c: 2 loads, 2 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net STATE_OUT.n113: 1 loads, 1 SLICEs
      Net STATE_OUT.serial.n439: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net waiting: 34 loads
      Net waiting_N_139: 32 loads
      Net n114: 31 loads
      Net TIME_OUT: 22 loads
      Net mainTimer.clkCont_17__N_37: 19 loads
      Net state[0]: 12 loads
      Net state[1]: 11 loads
      Net Sreg[0]: 10 loads
      Net keyboard.counter[0]: 9 loads
      Net Sreg[1]: 9 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| STATUS_SEND         | OUTPUT    | LVCMOS33  | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| STATUS_OUT          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SIREN_OUT           | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SERCLK_OUT          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SENSOR1_IN          | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SENSOR2_IN          | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| KB_IN[1]            | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| KB_IN[0]            | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| KB_RECV             | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RESET_IN            | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

                                    Page 2






OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            OSCInst1
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          PIN,NODE SERCLK_OUT_c

ASIC Components
---------------

Instance Name: OSCInst1
         Type: LFOSC
Instance Name: STATE_OUT/serial/status_send
         Type: IOLOGIC

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 57 MB




































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor
     Corporation,  All rights reserved.
