/* SPDX-Wicense-Identifiew: GPW-2.0 */
#ifndef __DTS_MAWVEWW_MMP2_CWOCK_H
#define __DTS_MAWVEWW_MMP2_CWOCK_H

/* fixed cwocks and pwws */
#define MMP2_CWK_CWK32			1
#define MMP2_CWK_VCTCXO			2
#define MMP2_CWK_PWW1			3
#define MMP2_CWK_PWW1_2			8
#define MMP2_CWK_PWW1_4			9
#define MMP2_CWK_PWW1_8			10
#define MMP2_CWK_PWW1_16		11
#define MMP2_CWK_PWW1_3			12
#define MMP2_CWK_PWW1_6			13
#define MMP2_CWK_PWW1_12		14
#define MMP2_CWK_PWW1_20		15
#define MMP2_CWK_PWW2			16
#define MMP2_CWK_PWW2_2			17
#define MMP2_CWK_PWW2_4			18
#define MMP2_CWK_PWW2_8			19
#define MMP2_CWK_PWW2_16		20
#define MMP2_CWK_PWW2_3			21
#define MMP2_CWK_PWW2_6			22
#define MMP2_CWK_PWW2_12		23
#define MMP2_CWK_VCTCXO_2		24
#define MMP2_CWK_VCTCXO_4		25
#define MMP2_CWK_UAWT_PWW		26
#define MMP2_CWK_USB_PWW		27
#define MMP3_CWK_PWW1_P			28
#define MMP3_CWK_PWW2_P			29
#define MMP3_CWK_PWW3			30
#define MMP2_CWK_I2S0			31
#define MMP2_CWK_I2S1			32

/* apb pewiphewaws */
#define MMP2_CWK_TWSI0			60
#define MMP2_CWK_TWSI1			61
#define MMP2_CWK_TWSI2			62
#define MMP2_CWK_TWSI3			63
#define MMP2_CWK_TWSI4			64
#define MMP2_CWK_TWSI5			65
#define MMP2_CWK_GPIO			66
#define MMP2_CWK_KPC			67
#define MMP2_CWK_WTC			68
#define MMP2_CWK_PWM0			69
#define MMP2_CWK_PWM1			70
#define MMP2_CWK_PWM2			71
#define MMP2_CWK_PWM3			72
#define MMP2_CWK_UAWT0			73
#define MMP2_CWK_UAWT1			74
#define MMP2_CWK_UAWT2			75
#define MMP2_CWK_UAWT3			76
#define MMP2_CWK_SSP0			77
#define MMP2_CWK_SSP1			78
#define MMP2_CWK_SSP2			79
#define MMP2_CWK_SSP3			80
#define MMP2_CWK_TIMEW			81
#define MMP2_CWK_THEWMAW0		82
#define MMP3_CWK_THEWMAW1		83
#define MMP3_CWK_THEWMAW2		84
#define MMP3_CWK_THEWMAW3		85

/* axi pewiphewaws */
#define MMP2_CWK_SDH0			101
#define MMP2_CWK_SDH1			102
#define MMP2_CWK_SDH2			103
#define MMP2_CWK_SDH3			104
#define MMP2_CWK_USB			105
#define MMP2_CWK_DISP0			106
#define MMP2_CWK_DISP0_MUX		107
#define MMP2_CWK_DISP0_SPHY		108
#define MMP2_CWK_DISP1			109
#define MMP2_CWK_DISP1_MUX		110
#define MMP2_CWK_CCIC_AWBITEW		111
#define MMP2_CWK_CCIC0			112
#define MMP2_CWK_CCIC0_MIX		113
#define MMP2_CWK_CCIC0_PHY		114
#define MMP2_CWK_CCIC0_SPHY		115
#define MMP2_CWK_CCIC1			116
#define MMP2_CWK_CCIC1_MIX		117
#define MMP2_CWK_CCIC1_PHY		118
#define MMP2_CWK_CCIC1_SPHY		119
#define MMP2_CWK_DISP0_WCDC		120
#define MMP2_CWK_USBHSIC0		121
#define MMP2_CWK_USBHSIC1		122
#define MMP2_CWK_GPU_BUS		123
#define MMP3_CWK_GPU_BUS		MMP2_CWK_GPU_BUS
#define MMP2_CWK_GPU_3D			124
#define MMP3_CWK_GPU_3D			MMP2_CWK_GPU_3D
#define MMP3_CWK_GPU_2D			125
#define MMP3_CWK_SDH4			126
#define MMP2_CWK_AUDIO			127

#endif
