/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [41:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [20:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [18:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_1z[1];
  assign celloutsig_1_8z = celloutsig_1_5z ? celloutsig_1_6z : celloutsig_1_3z[4];
  assign celloutsig_0_14z = ~(in_data[26] & celloutsig_0_11z[15]);
  assign celloutsig_0_9z = ~_00_;
  assign celloutsig_1_18z = ~((celloutsig_1_1z | celloutsig_1_4z) & celloutsig_1_4z);
  assign celloutsig_0_6z = ~((celloutsig_0_2z | celloutsig_0_4z) & (celloutsig_0_3z | in_data[28]));
  assign celloutsig_0_0z = in_data[22] | ~(in_data[0]);
  assign celloutsig_1_10z = { celloutsig_1_3z[5:2], celloutsig_1_8z } + { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_1z = { in_data[12:9], celloutsig_0_0z } + in_data[48:44];
  reg [41:0] _11_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _11_ <= 42'h00000000000;
    else _11_ <= { in_data[62:32], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z };
  assign { _01_[41:24], _00_, _01_[22:0] } = _11_;
  assign celloutsig_1_4z = { celloutsig_1_3z[2], celloutsig_1_1z, celloutsig_1_2z } === celloutsig_1_0z[3:1];
  assign celloutsig_0_7z = { celloutsig_0_1z[4:1], celloutsig_0_4z } === { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_21z = celloutsig_0_11z[11:0] > { celloutsig_0_17z[10:4], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_20z = { celloutsig_0_1z[4:1], celloutsig_0_10z } <= { celloutsig_0_1z[4:1], celloutsig_0_6z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } <= { in_data[50:49], celloutsig_0_1z };
  assign celloutsig_1_19z = celloutsig_1_10z[4] & ~(celloutsig_1_10z[1]);
  assign celloutsig_0_33z = { celloutsig_0_19z[2:0], celloutsig_0_21z, celloutsig_0_25z } % { 1'h1, celloutsig_0_12z[4], celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_2z };
  assign celloutsig_1_7z = celloutsig_1_0z[4:2] * { celloutsig_1_0z[3:2], celloutsig_1_2z };
  assign celloutsig_0_12z = celloutsig_0_7z ? { _01_[21:11], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, 1'h1, celloutsig_0_3z } : { _01_[39:24], _00_ };
  assign celloutsig_1_0z = - in_data[103:96];
  assign celloutsig_0_19z = - { celloutsig_0_1z[2:0], celloutsig_0_5z };
  assign celloutsig_0_4z = & { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_5z = celloutsig_1_1z & celloutsig_1_3z[2];
  assign celloutsig_0_5z = celloutsig_0_4z & celloutsig_0_0z;
  assign celloutsig_0_25z = celloutsig_0_5z & celloutsig_0_9z;
  assign celloutsig_1_2z = | in_data[136:134];
  assign celloutsig_0_10z = | _01_[3:1];
  assign celloutsig_0_34z = ~^ { celloutsig_0_17z[9:4], celloutsig_0_10z };
  assign celloutsig_0_15z = { in_data[85:81], celloutsig_0_6z, celloutsig_0_10z } >> { _01_[37:34], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_13z = in_data[57:50] << celloutsig_0_11z[16:9];
  assign celloutsig_0_11z = { in_data[67:51], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z } >> { _01_[20:11], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_3z = { celloutsig_1_0z[4:0], celloutsig_1_2z } <<< in_data[174:169];
  assign celloutsig_0_17z = { celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_10z } <<< { celloutsig_0_12z[14:0], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_0z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z[0] & celloutsig_1_0z[6]) | (celloutsig_1_0z[1] & in_data[146]));
  assign celloutsig_1_6z = ~((celloutsig_1_2z & celloutsig_1_0z[1]) | (celloutsig_1_0z[3] & celloutsig_1_0z[3]));
  assign celloutsig_0_16z = ~((celloutsig_0_10z & in_data[41]) | (celloutsig_0_14z & celloutsig_0_13z[5]));
  assign _01_[23] = _00_;
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
