
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/2022.1/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nz264' on host 'en-ec-zhang-23.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed Nov 15 22:13:47 EST 2023
INFO: [HLS 200-10] In directory '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis'
Sourcing Tcl script 'run_slr1.tcl'
INFO: [HLS 200-1510] Running: open_project out_slr1.prj -reset 
INFO: [HLS 200-10] Creating and opening project '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj'.
INFO: [HLS 200-1510] Running: set_top kernel_symm 
INFO: [HLS 200-1510] Running: add_files SLR1.cpp 
INFO: [HLS 200-10] Adding design file 'SLR1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp -cflags -std=gnu++0x 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -name ap_clk -period 2.5 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 2.5ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Analyzing design file 'SLR1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.01 seconds. CPU system time: 1.77 seconds. Elapsed time: 20.99 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'l_S_j_0_j' is marked as complete unroll implied by the pipeline pragma (SLR1.cpp:72:13)
INFO: [HLS 214-186] Unrolling loop 'l_S_j_0_j' (SLR1.cpp:72:13) in function 'update_C' completely with a factor of 240 (SLR1.cpp:62:0)
INFO: [HLS 214-248] Applying array_partition to 'v43': Complete partitioning on dimension 2. (SLR1.cpp:104:0)
INFO: [HLS 214-248] Applying array_partition to 'v44': Complete partitioning on dimension 2. (SLR1.cpp:104:0)
INFO: [HLS 214-248] Applying array_partition to 'summ': Complete partitioning on dimension 2. (SLR1.cpp:104:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 24.79 seconds. CPU system time: 0.66 seconds. Elapsed time: 25.72 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 11.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.85 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.67 seconds. CPU system time: 0 seconds. Elapsed time: 1.69 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 23.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 23.58 seconds; current allocated memory: 520.180 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'l_S_i_0_i' (SLR1.cpp:69:22) in function 'update_C' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 16.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 16.36 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_symm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_C_Pipeline_l_S_k_0_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'l_S_k_0_k'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.46 seconds; current allocated memory: 648.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.42 seconds; current allocated memory: 648.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_C_Pipeline_l_S_j1_2_j11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_j1_2_j11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 41, loop 'l_S_j1_2_j11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.8 seconds; current allocated memory: 648.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.95 seconds; current allocated memory: 664.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.27 seconds; current allocated memory: 664.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.8 seconds; current allocated memory: 728.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_symm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.99 seconds; current allocated memory: 728.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.33 seconds; current allocated memory: 728.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_C_Pipeline_l_S_k_0_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_C_Pipeline_l_S_k_0_k' pipeline 'l_S_k_0_k' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'update_C_Pipeline_l_S_k_0_k' is 38488 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 240 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 240 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_C_Pipeline_l_S_k_0_k'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.49 seconds; current allocated memory: 728.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_C_Pipeline_l_S_j1_2_j11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_C_Pipeline_l_S_j1_2_j11' pipeline 'l_S_j1_2_j11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'update_C_Pipeline_l_S_j1_2_j11' is 74581 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_13_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2408_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_C_Pipeline_l_S_j1_2_j11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.41 seconds. CPU system time: 0.16 seconds. Elapsed time: 10.8 seconds; current allocated memory: 800.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'update_C' is 28003 from HDL expression: (1'b1 == ap_CS_fsm_state11)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 240 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0.54 seconds. Elapsed time: 12.17 seconds; current allocated memory: 864.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_symm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_100' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_101' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_102' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_103' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_104' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_105' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_106' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_107' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_108' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_109' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_110' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_111' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_112' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_113' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_114' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_115' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_116' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_117' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_118' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_119' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_120' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_121' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_122' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_123' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_124' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_125' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_126' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_127' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_128' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_129' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_130' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_131' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_132' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_133' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_134' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_135' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_136' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_137' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_138' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_139' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_140' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_141' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_142' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_143' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_144' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_145' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_146' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_147' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_148' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_149' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_150' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_151' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_152' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_153' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_154' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_155' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_156' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_157' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_158' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_159' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_160' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_161' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_162' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_163' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_164' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_165' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_166' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_167' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_168' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_169' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_170' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_171' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_172' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_173' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_174' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_175' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_176' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_177' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_178' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_179' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_180' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_181' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_182' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_183' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_184' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_185' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_186' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_187' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_188' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_189' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_190' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_191' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_192' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_193' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_194' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_195' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_196' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_197' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_198' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_199' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_200' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_201' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_202' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_203' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_204' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_205' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_206' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_207' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_208' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_209' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_210' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_211' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_212' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_213' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_214' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_215' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_216' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_217' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_218' to 'ap_me
*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr0.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 263798
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3757.859 ; gain = 338.750 ; free physical = 675660 ; free virtual = 747433
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-263670-zhang-23.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-263670-zhang-23.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3824.812 ; gain = 405.703 ; free physical = 676763 ; free virtual = 748536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3842.613 ; gain = 423.504 ; free physical = 676762 ; free virtual = 748535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3842.613 ; gain = 423.504 ; free physical = 676762 ; free virtual = 748535
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3842.617 ; gain = 0.000 ; free physical = 676757 ; free virtual = 748530
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/kernel_symm.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/kernel_symm.xdc]
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3946.246 ; gain = 0.000 ; free physical = 676625 ; free virtual = 748398
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3946.246 ; gain = 0.000 ; free physical = 676624 ; free virtual = 748397
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3946.246 ; gain = 527.137 ; free physical = 676727 ; free virtual = 748501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3946.246 ; gain = 527.137 ; free physical = 676727 ; free virtual = 748501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3946.246 ; gain = 527.137 ; free physical = 676727 ; free virtual = 748501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3946.246 ; gain = 527.137 ; free physical = 676730 ; free virtual = 748503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3946.246 ; gain = 527.137 ; free physical = 676714 ; free virtual = 748492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 4250.477 ; gain = 831.367 ; free physical = 676196 ; free virtual = 747975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 4251.469 ; gain = 832.359 ; free physical = 676195 ; free virtual = 747974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 4271.508 ; gain = 852.398 ; free physical = 676194 ; free virtual = 747972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 4277.449 ; gain = 858.340 ; free physical = 676193 ; free virtual = 747971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 4277.449 ; gain = 858.340 ; free physical = 676192 ; free virtual = 747971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 4277.449 ; gain = 858.340 ; free physical = 676191 ; free virtual = 747969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 4277.449 ; gain = 858.340 ; free physical = 676190 ; free virtual = 747968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 4277.449 ; gain = 858.340 ; free physical = 676189 ; free virtual = 747967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 4277.449 ; gain = 858.340 ; free physical = 676188 ; free virtual = 747966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 4277.449 ; gain = 858.340 ; free physical = 676188 ; free virtual = 747966
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 4277.449 ; gain = 754.707 ; free physical = 676220 ; free virtual = 747999
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 4277.453 ; gain = 858.340 ; free physical = 676219 ; free virtual = 747997
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4277.453 ; gain = 0.000 ; free physical = 676311 ; free virtual = 748089
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4355.602 ; gain = 0.000 ; free physical = 676212 ; free virtual = 747990
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 77f280b2
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 4355.602 ; gain = 1347.797 ; free physical = 676414 ; free virtual = 748192
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 22:18:25 2023...
[Wed Nov 15 22:18:36 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:02:57 ; elapsed = 00:03:29 . Memory (MB): peak = 3142.543 ; gain = 0.000 ; free physical = 679031 ; free virtual = 750804
TIMESTAMP: HLS-REPORT: synthesis open_run: 2023-11-15 22:18:36 EST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu280-fsvh2892-2L-e
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3728.902 ; gain = 0.000 ; free physical = 677850 ; free virtual = 749626
INFO: [Netlist 29-17] Analyzing 1305 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/kernel_symm.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/kernel_symm.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3826.465 ; gain = 0.000 ; free physical = 677660 ; free virtual = 749437
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1036 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 75 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 960 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3826.465 ; gain = 683.922 ; free physical = 677660 ; free virtual = 749437
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2023-11-15 22:18:56 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_symm_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/kernel_symm_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_symm_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 5416.895 ; gain = 1590.430 ; free physical = 676426 ; free virtual = 748204
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_symm_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_symm_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/kernel_symm_failfast_synth.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 2 seconds
 -I- average fanout metrics completed in 3 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[10]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[11]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[12]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[13]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[14]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[15]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[16]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[17]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[18]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[19]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[1]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[20]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[21]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[22]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[23]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[24]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[25]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[26]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[27]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[28]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[29]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[2]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[30]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[31]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[32]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[33]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[34]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[35]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[36]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[37]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[38]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[39]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[3]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[40]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_sum_fu_140/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_326/fadd_32ns_32ns_32_10_full_dsp_1_U31/kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_computeINFO: [HLS 200-111] Finished Updating report files: CPU user time: 151.53 seconds. CPU system time: 0.34 seconds. Elapsed time: 152.35 seconds; current allocated memory: 1.031 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_symm.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_symm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 547.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 329 seconds. CPU system time: 4.57 seconds. Elapsed time: 361.84 seconds; current allocated memory: 600.008 MB.
INFO: [HLS 200-1510] Running: export_design -flow impl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3004.859 ; gain = 2.023 ; free physical = 679680 ; free virtual = 751547
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_symm_dmul_64ns_64ns_64_13_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_symm_dmul_64ns_64ns_64_13_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_symm_dmul_64ns_64ns_64_13_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_symm_fmul_32ns_32ns_32_6_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_symm_fmul_32ns_32ns_32_6_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_symm_fmul_32ns_32ns_32_6_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_symm_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_symm_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_symm_fpext_32ns_64_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_symm_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_symm_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_symm_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 22:40:24 2023...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module kernel_symm
## set language verilog
## set family virtexuplushbm
## set device xcu280
## set package -fsvh2892
## set speed -2L-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "2.500"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:kernel_symm:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project out_slr1.prj
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1 kernel_symm_flow_control_loop_pipe_sequential_init kernel_symm_fptrunc_64ns_32_2_no_dsp_1 kernel_symm_fpext_32ns_64_2_no_dsp_1 kernel_symm_dmul_64ns_64ns_64_13_max_dsp_1 kernel_symm_mux_2408_32_1_1 kernel_symm_fmul_32ns_32ns_32_6_max_dsp_1}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : </work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
make_wrapper: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3051.699 ; gain = 0.000 ; free physical = 679384 ; free virtual = 751278
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3123.727 ; gain = 72.027 ; free physical = 679360 ; free virtual = 751263
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2023-11-15 22:41:11 EST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 15 22:41:12 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Nov 15 22:41:12 2023] Launched synth_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/synth_1/runme.log
[Wed Nov 15 22:41:12 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30182
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3766.918 ; gain = 332.812 ; free physical = 675217 ; free virtual = 747880
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-30055-zhang-23.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-30055-zhang-23.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3891.293 ; gain = 457.188 ; free physical = 676276 ; free virtual = 748941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3906.125 ; gain = 472.020 ; free physical = 676282 ; free virtual = 748947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3906.125 ; gain = 472.020 ; free physical = 676282 ; free virtual = 748947
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3906.129 ; gain = 0.000 ; free physical = 676261 ; free virtual = 748926
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/kernel_symm.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/kernel_symm.xdc]
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4018.660 ; gain = 0.000 ; free physical = 676088 ; free virtual = 748753
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4024.594 ; gain = 5.934 ; free physical = 676084 ; free virtual = 748749
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 4024.594 ; gain = 590.488 ; free physical = 676267 ; free virtual = 748933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 4024.594 ; gain = 590.488 ; free physical = 676267 ; free virtual = 748933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 4024.594 ; gain = 590.488 ; free physical = 676267 ; free virtual = 748933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4024.594 ; gain = 590.488 ; free physical = 676270 ; free virtual = 748937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4024.594 ; gain = 590.488 ; free physical = 676239 ; free virtual = 748917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4295.066 ; gain = 860.961 ; free physical = 675726 ; free virtual = 748404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4310.059 ; gain = 875.953 ; free physical = 675728 ; free virtual = 748406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 4338.988 ; gain = 904.883 ; free physical = 675726 ; free virtual = 748404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4338.992 ; gain = 904.887 ; free physical = 675724 ; free virtual = 748402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4338.992 ; gain = 904.887 ; free physical = 675724 ; free virtual = 748402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4338.992 ; gain = 904.887 ; free physical = 675724 ; free virtual = 748402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 4338.992 ; gain = 904.887 ; free physical = 675724 ; free virtual = 748402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 4338.992 ; gain = 904.887 ; free physical = 675724 ; free virtual = 748402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 4338.992 ; gain = 904.887 ; free physical = 675724 ; free virtual = 748402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 4338.992 ; gain = 904.887 ; free physical = 675724 ; free virtual = 748402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 4338.992 ; gain = 786.418 ; free physical = 675758 ; free virtual = 748435
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 4338.996 ; gain = 904.887 ; free physical = 675758 ; free virtual = 748435
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4338.996 ; gain = 0.000 ; free physical = 675835 ; free virtual = 748513
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4478.746 ; gain = 0.000 ; free physical = 675679 ; free virtual = 748357
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: db5aa19
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 4478.746 ; gain = 1473.914 ; free physical = 675901 ; free virtual = 748579
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 22:58:04 2023...
[Wed Nov 15 22:58:15 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:17:47 ; elapsed = 00:17:03 . Memory (MB): peak = 3123.727 ; gain = 0.000 ; free physical = 678633 ; free virtual = 751299
TIMESTAMP: HLS-REPORT: synthesis open_run: 2023-11-15 22:58:15 EST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu280-fsvh2892-2L-e
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4324.824 ; gain = 0.000 ; free physical = 676819 ; free virtual = 749485
INFO: [Netlist 29-17] Analyzing 9200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/kernel_symm.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/kernel_symm.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5212.734 ; gain = 0.000 ; free physical = 676002 ; free virtual = 748668
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1208 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1201 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 7 instances

open_run: Time (s): cpu = 00:01:57 ; elapsed = 00:02:05 . Memory (MB): peak = 5212.734 ; gain = 2089.008 ; free physical = 676002 ; free virtual = 748668
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2023-11-15 23:00:20 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_symm_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/kernel_symm_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_symm_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:04:16 ; elapsed = 00:01:26 . Memory (MB): peak = 7825.172 ; gain = 2612.438 ; free physical = 673645 ; free virtual = 746312
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_symm_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_symm_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
report_design_analysis: Time (s): cpu = 00:00:39 ; elapsed = 00:00:10 . Memory (MB): peak = 7825.172 ; gain = 0.000 ; free physical = 673622 ; free virtual = 746289
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/kernel_symm_failfast_synth.rpt
 -I- design metrics completed in 8 seconds
 -I- DONT_TOUCH metric completed in 2 seconds
 -I- MARK_DEBUG metric completed in 3 seconds
 -I- utilization metrics completed in 6 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 29 seconds
 -I- average fanout metrics completed in 43 seconds (6 modules)
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/report/synth.AVGFO.rpt
 -I- non-FD high fanout nets completed in 20 seconds
 -I- path budgeting metrics completed in 22 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 6.28%  | OK     |
#  | FD                                                        | 50%       | 6.69%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.15%  | OK     |
#  | CARRY8                                                    | 25%       | 2.08%  | OK     |
#  | MUXF7                                                     | 15%       | 0.47%  | OK     |
#  | DSP                                                       | 80%       | 13.39% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 13.39% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 1461   | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.18   | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/report/kernel_symm_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 133 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2023-11-15 23:04:18 EST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2023-11-15 23:04:19 EST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2023-11-15 23:04:19 EST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2023-11-15 23:04:22 EST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2023-11-15 23:04:23 EST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2023-11-15 23:04:23 EST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2023-11-15 23:04:23 EST
HLS EXTRACTION: synth area_totals:  0 1303680 2607360 9024 4032 0 960
HLS EXTRACTION: synth area_current: 0 81930 174325 1208 0 0 885 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 1303680 LUT 81930 AVAIL_FF 2607360 FF 174325 AVAIL_DSP 9024 DSP 1208 AVAIL_BRAM 4032 BRAM 0 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 885 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/report/verilog/kernel_symm_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             out_slr1.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Wed Nov 15 23:04:23 EST 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          81930
FF:          174325
DSP:           1208
BRAM:             0
URAM:             0
LATCH:            0
SRL:            885
CLB:              0

#=== Final timing ===
CP required:                     2.500
CP achieved post-synthesis:      1.856
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2023-11-15 23:04:23 EST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Wed Nov 15 23:05:14 2023] Launched impl_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 13162.938 ; gain = 48.023 ; free physical = 671768 ; free virtual = 744559
[Wed Nov 15 23:05:14 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4140.555 ; gain = 30.992 ; free physical = 669166 ; free virtual = 741957
INFO: [Netlist 29-17] Analyzing 9200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 6458.371 ; gain = 0.000 ; free physical = 667229 ; free virtual = 740019
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1208 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1201 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 7 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1.2 (64-bit) build 3605665
open_checkpoint: Time (s): cpu = 00:01:37 ; elapsed = 00:01:20 . Memory (MB): peak = 6458.371 ; gain = 3455.465 ; free physical = 667229 ; free virtual = 740019
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 6522.395 ; gain = 64.023 ; free physical = 667206 ; free virtual = 739997

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: b7173222

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 6522.395 ; gain = 0.000 ; free physical = 667204 ; free virtual = 739995

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 241 inverter(s) to 2192 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cc3910d7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 6522.395 ; gain = 0.000 ; free physical = 667874 ; free virtual = 740666
INFO: [Opt 31-389] Phase Retarget created 5810 cells and removed 6114 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 417725be

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 6522.395 ; gain = 0.000 ; free physical = 667874 ; free virtual = 740666
INFO: [Opt 31-389] Phase Constant propagation created 24 cells and removed 867 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: cc7f5814

Time (s): cpu = 00:00:50 ; elapsed = 00:00:29 . Memory (MB): peak = 6522.395 ; gain = 0.000 ; free physical = 667869 ; free virtual = 740661
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5057 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: cc7f5814

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 6546.406 ; gain = 24.012 ; free physical = 667865 ; free virtual = 740656
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: dd637fec

Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 6546.406 ; gain = 24.012 ; free physical = 667866 ; free virtual = 740658
INFO: [Opt 31-389] Phase Shift Register Optimization created 4 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: dd637fec

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 6546.406 ; gain = 24.012 ; free physical = 667860 ; free virtual = 740652
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            5810  |            6114  |                                              0  |
|  Constant propagation         |              24  |             867  |                                              0  |
|  Sweep                        |               0  |            5057  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               4  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.5 . Memory (MB): peak = 6546.406 ; gain = 0.000 ; free physical = 667867 ; free virtual = 740659
Ending Logic Optimization Task | Checksum: 1062711fe

Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 6546.406 ; gain = 24.012 ; free physical = 667867 ; free virtual = 740659

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1062711fe

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 6546.406 ; gain = 0.000 ; free physical = 667867 ; free virtual = 740659

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1062711fe

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6546.406 ; gain = 0.000 ; free physical = 667867 ; free virtual = 740659

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6546.406 ; gain = 0.000 ; free physical = 667867 ; free virtual = 740659
Ending Netlist Obfuscation Task | Checksum: 1062711fe

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 6546.406 ; gain = 0.000 ; free physical = 667867 ; free virtual = 740659
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:49 . Memory (MB): peak = 6546.406 ; gain = 88.035 ; free physical = 667867 ; free virtual = 740659
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:45 ; elapsed = 00:01:05 . Memory (MB): peak = 6695.430 ; gain = 149.023 ; free physical = 666946 ; free virtual = 739856
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:03:04 ; elapsed = 00:01:38 . Memory (MB): peak = 8000.117 ; gain = 1304.688 ; free physical = 665580 ; free virtual = 738497
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 39 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 8000.117 ; gain = 0.000 ; free physical = 665572 ; free virtual = 738489
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c56d017

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 8000.117 ; gain = 0.000 ; free physical = 665572 ; free virtual = 738489
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 8000.117 ; gain = 0.000 ; free physical = 665571 ; free virtual = 738488

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3264cadb

Time (s): cpu = 00:02:33 ; elapsed = 00:01:37 . Memory (MB): peak = 8000.117 ; gain = 0.000 ; free physical = 665768 ; free virtual = 738685

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6de92327

Time (s): cpu = 00:04:42 ; elapsed = 00:02:38 . Memory (MB): peak = 9666.855 ; gain = 1666.738 ; free physical = 665235 ; free virtual = 738153

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6de92327

Time (s): cpu = 00:04:43 ; elapsed = 00:02:38 . Memory (MB): peak = 9666.855 ; gain = 1666.738 ; free physical = 665227 ; free virtual = 738144
Phase 1 Placer Initialization | Checksum: 6de92327

Time (s): cpu = 00:04:44 ; elapsed = 00:02:39 . Memory (MB): peak = 9666.855 ; gain = 1666.738 ; free physical = 665198 ; free virtual = 738116

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 110bcb4d5

Time (s): cpu = 00:06:27 ; elapsed = 00:03:24 . Memory (MB): peak = 9746.891 ; gain = 1746.773 ; free physical = 665050 ; free virtual = 737969

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 110bcb4d5

Time (s): cpu = 00:06:28 ; elapsed = 00:03:25 . Memory (MB): peak = 9746.891 ; gain = 1746.773 ; free physical = 665050 ; free virtual = 737969

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: c7d67c22

Time (s): cpu = 00:06:32 ; elapsed = 00:03:29 . Memory (MB): peak = 9746.891 ; gain = 1746.773 ; free physical = 665044 ; free virtual = 737962

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: c7d67c22

Time (s): cpu = 00:06:43 ; elapsed = 00:03:33 . Memory (MB): peak = 9791.258 ; gain = 1791.141 ; free physical = 664757 ; free virtual = 737675

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1b6b5ba2b

Time (s): cpu = 00:06:54 ; elapsed = 00:03:44 . Memory (MB): peak = 9791.258 ; gain = 1791.141 ; free physical = 664639 ; free virtual = 737557

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1c24c5061

Time (s): cpu = 00:07:12 ; elapsed = 00:03:52 . Memory (MB): peak = 9791.258 ; gain = 1791.141 ; free physical = 664608 ; free virtual = 737526

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1c24c5061

Time (s): cpu = 00:07:14 ; elapsed = 00:03:54 . Memory (MB): peak = 9791.258 ; gain = 1791.141 ; free physical = 664571 ; free virtual = 737489
Phase 2.1.1 Partition Driven Placement | Checksum: 1c24c5061

Time (s): cpu = 00:07:15 ; elapsed = 00:03:55 . Memory (MB): peak = 9791.258 ; gain = 1791.141 ; free physical = 664615 ; free virtual = 737533
Phase 2.1 Floorplanning | Checksum: 1c24c5061

Time (s): cpu = 00:07:16 ; elapsed = 00:03:56 . Memory (MB): peak = 9791.258 ; gain = 1791.141 ; free physical = 664615 ; free virtual = 737533

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 9791.258 ; gain = 0.000 ; free physical = 664612 ; free virtual = 737530

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total                                |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 1c24c5061

Time (s): cpu = 00:07:18 ; elapsed = 00:03:59 . Memory (MB): peak = 9791.258 ; gain = 1791.141 ; free physical = 664614 ; free virtual = 737532

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 1c24c5061

Time (s): cpu = 00:07:19 ; elapsed = 00:04:00 . Memory (MB): peak = 9791.258 ; gain = 1791.141 ; free physical = 664613 ; free virtual = 737531

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 1c64fcd1e

Time (s): cpu = 00:07:21 ; elapsed = 00:04:01 . Memory (MB): peak = 9791.258 ; gain = 1791.141 ; free physical = 664604 ; free virtual = 737522

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 14471 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 6976 nets or LUTs. Breaked 0 LUT, combined 6976 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 10 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 11 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 11 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 10396.039 ; gain = 0.000 ; free physical = 664549 ; free virtual = 737467
INFO: [Physopt 32-76] Pass 1. Identified 17 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/ap_CS_fsm_state11. Replicated 45 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/ap_CS_fsm_state15. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/ap_CS_fsm_state14. Replicated 43 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/ap_CS_fsm_state13. Replicated 46 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/ap_CS_fsm_state3. Replicated 26 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/ap_CS_fsm_state4. Replicated 48 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/ap_CS_fsm_state9. Replicated 46 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/ap_enable_reg_pp0_iter1. Replicated 38 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/grp_update_C_Pipeline_l_S_k_0_k_fu_7741/ap_enable_reg_pp0_iter8. Replicated 28 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[26]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[27]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[28]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[29]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[30]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[23]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[24]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[25]. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 17 nets. Created 99 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 99 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10396.039 ; gain = 0.000 ; free physical = 664536 ; free virtual = 737454
INFO: [Physopt 32-76] Pass 1. Identified 25 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[11]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[9]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[16]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[12]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[8]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[4]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/grp_update_C_Pipeline_l_S_k_0_k_fu_7741/grp_update_C_Pipeline_l_S_k_0_k_fu_7741_v44_0_ce1. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[10]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[14]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[2]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[15]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[6]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[3]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[5]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[13]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[7]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/ap_CS_fsm_reg_n_2_[7]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[20]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[18]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[21]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[17]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[19]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/fmul_32ns_32ns_32_6_max_dsp_1_U1704/s_axis_b_tdata[22]. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 25 nets. Created 227 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 227 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10396.039 ; gain = 0.000 ; free physical = 664509 ; free virtual = 737427
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 10396.039 ; gain = 0.000 ; free physical = 664507 ; free virtual = 737425
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 10396.039 ; gain = 0.000 ; free physical = 664533 ; free virtual = 737451
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 10396.039 ; gain = 0.000 ; free physical = 664533 ; free virtual = 737451

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           6976  |                  6976  |           0  |           1  |  00:00:07  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     5  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |           99  |              0  |                    17  |           0  |           1  |  00:00:17  |
|  Fanout                                           |          227  |              0  |                    25  |           0  |           1  |  00:00:38  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          327  |           6976  |                  7024  |           0  |          12  |  00:01:06  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: c9e531a2

Time (s): cpu = 00:13:58 ; elapsed = 00:08:07 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664549 ; free virtual = 737467
Phase 2.5 Global Placement Core | Checksum: 10ebdc2bc

Time (s): cpu = 00:14:44 ; elapsed = 00:08:29 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664512 ; free virtual = 737430
Phase 2 Global Placement | Checksum: 10ebdc2bc

Time (s): cpu = 00:14:45 ; elapsed = 00:08:30 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664630 ; free virtual = 737548

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19f4e0e06

Time (s): cpu = 00:15:09 ; elapsed = 00:08:41 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664523 ; free virtual = 737441

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 160172d28

Time (s): cpu = 00:15:26 ; elapsed = 00:08:49 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664475 ; free virtual = 737393

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 20583c4bd

Time (s): cpu = 00:16:55 ; elapsed = 00:09:20 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664292 ; free virtual = 737210

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1f989638f

Time (s): cpu = 00:16:57 ; elapsed = 00:09:21 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664285 ; free virtual = 737203

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 154a13d66

Time (s): cpu = 00:17:19 ; elapsed = 00:09:37 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664134 ; free virtual = 737052
Phase 3.3.3 Slice Area Swap | Checksum: 20864b98b

Time (s): cpu = 00:17:25 ; elapsed = 00:09:42 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664130 ; free virtual = 737048
Phase 3.3 Small Shape DP | Checksum: 22a413966

Time (s): cpu = 00:18:13 ; elapsed = 00:09:58 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664261 ; free virtual = 737179

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 15babfafd

Time (s): cpu = 00:18:22 ; elapsed = 00:10:07 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664262 ; free virtual = 737180

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1fae5408d

Time (s): cpu = 00:18:29 ; elapsed = 00:10:14 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664270 ; free virtual = 737188

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1889c956d

Time (s): cpu = 00:20:11 ; elapsed = 00:10:39 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664250 ; free virtual = 737168
Phase 3 Detail Placement | Checksum: 1889c956d

Time (s): cpu = 00:20:13 ; elapsed = 00:10:41 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664264 ; free virtual = 737182

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ad704ff2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.364 | TNS=-4.143 |
Phase 1 Physical Synthesis Initialization | Checksum: f3959acc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 10396.039 ; gain = 0.000 ; free physical = 664078 ; free virtual = 736996
INFO: [Place 46-35] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_1460/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/ap_enable_reg_pp0_iter1, inserted BUFG to drive 1392 loads.
INFO: [Place 46-45] Replicated bufg driver bd_0_i/hls_inst/inst/grp_update_C_fu_1460/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/ap_enable_reg_pp0_iter1_reg_replica_38
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 124d7b383

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 10396.039 ; gain = 0.000 ; free physical = 664076 ; free virtual = 736994
Phase 4.1.1.1 BUFG Insertion | Checksum: 11e0c1103

Time (s): cpu = 00:23:59 ; elapsed = 00:11:50 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664090 ; free virtual = 737008

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 11e0c1103

Time (s): cpu = 00:24:01 ; elapsed = 00:11:52 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664091 ; free virtual = 737009

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.187. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 14612ea53

Time (s): cpu = 00:25:31 ; elapsed = 00:13:20 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664106 ; free virtual = 737024

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.187. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 14612ea53

Time (s): cpu = 00:25:34 ; elapsed = 00:13:23 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664109 ; free virtual = 737027

Time (s): cpu = 00:25:34 ; elapsed = 00:13:23 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664115 ; free virtual = 737033
Phase 4.1 Post Commit Optimization | Checksum: 14612ea53

Time (s): cpu = 00:25:36 ; elapsed = 00:13:25 . Memory (MB): peak = 10396.039 ; gain = 2395.922 ; free physical = 664114 ; free virtual = 737032
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.3 . Memory (MB): peak = 10946.352 ; gain = 0.000 ; free physical = 664106 ; free virtual = 737025

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 154ae75cb

Time (s): cpu = 00:26:12 ; elapsed = 00:13:55 . Memory (MB): peak = 10946.352 ; gain = 2946.234 ; free physical = 664161 ; free virtual = 737079

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|              16x16|                4x4|
|___________|___________________|___________________|___________________|
|      South|                4x4|                4x4|                2x2|
|___________|___________________|___________________|___________________|
|       East|              16x16|                1x1|              16x16|
|___________|___________________|___________________|___________________|
|       West|                8x8|              16x16|              32x32|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 154ae75cb

Time (s): cpu = 00:26:14 ; elapsed = 00:13:57 . Memory (MB): peak = 10946.352 ; gain = 2946.234 ; free physical = 664163 ; free virtual = 737081
Phase 4.3 Placer Reporting | Checksum: 154ae75cb

Time (s): cpu = 00:26:16 ; elapsed = 00:13:59 . Memory (MB): peak = 10946.352 ; gain = 2946.234 ; free physical = 664162 ; free virtual = 737080

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 10946.352 ; gain = 0.000 ; free physical = 664163 ; free virtual = 737081

Time (s): cpu = 00:26:16 ; elapsed = 00:13:59 . Memory (MB): peak = 10946.352 ; gain = 2946.234 ; free physical = 664163 ; free virtual = 737081
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21038feb9

Time (s): cpu = 00:26:18 ; elapsed = 00:14:01 . Memory (MB): peak = 10946.352 ; gain = 2946.234 ; free physical = 664163 ; free virtual = 737081
Ending Placer Task | Checksum: 174bd90bc

Time (s): cpu = 00:26:19 ; elapsed = 00:14:03 . Memory (MB): peak = 10946.352 ; gain = 2946.234 ; free physical = 664163 ; free virtual = 737082
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:27:36 ; elapsed = 00:14:57 . Memory (MB): peak = 10946.352 ; gain = 2946.234 ; free physical = 665129 ; free virtual = 738047
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 10946.352 ; gain = 0.000 ; free physical = 664145 ; free virtual = 737886
report_design_analysis: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 10946.352 ; gain = 0.000 ; free physical = 664237 ; free virtual = 738010
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:42 ; elapsed = 00:01:03 . Memory (MB): peak = 10946.352 ; gain = 0.000 ; free physical = 664927 ; free virtual = 738018
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.53 . Memory (MB): peak = 10946.352 ; gain = 0.000 ; free physical = 664853 ; free virtual = 737945
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10946.352 ; gain = 0.000 ; free physical = 664924 ; free virtual = 738016
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.93 . Memory (MB): peak = 10946.352 ; gain = 0.000 ; free physical = 664928 ; free virtual = 738020
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:28 . Memory (MB): peak = 10946.352 ; gain = 0.000 ; free physical = 664753 ; free virtual = 737846
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 10946.352 ; gain = 0.000 ; free physical = 663762 ; free virtual = 737677
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:19 ; elapsed = 00:00:52 . Memory (MB): peak = 10946.352 ; gain = 0.000 ; free physical = 664533 ; free virtual = 737799
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 39 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 79613b2e ConstDB: 0 ShapeSum: ecc0ca16 RouteDB: e9b8b78
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 664122 ; free virtual = 737389
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "v43_105_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_105_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_197_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_197_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_214_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_214_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_214_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_214_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_221_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_221_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_105_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_105_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_214_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_214_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_227_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_227_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_214_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_214_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_234_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_234_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_228_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_228_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_226_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_226_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_226_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_226_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_234_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_234_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_234_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_234_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_227_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_227_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_227_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_227_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_227_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_227_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_234_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_234_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_234_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_234_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_64_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_64_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_227_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_227_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_98_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_98_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_98_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_98_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_98_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_98_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_98_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_98_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_98_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_98_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_98_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_98_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_228_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_228_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_228_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_228_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_64_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_64_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_64_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_64_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_64_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_64_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_64_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_64_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_64_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_64_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_64_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_64_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_64_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_64_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_64_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_64_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_64_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_64_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_64_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_64_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_64_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_64_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_64_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_64_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_64_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_64_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_236_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_236_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_64_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_64_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_208_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_208_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_208_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_208_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_225_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_225_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_225_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_225_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_208_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_208_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_208_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_208_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_208_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_208_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_225_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_225_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_225_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_225_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_231_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_231_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_225_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_225_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_225_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_225_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_225_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_225_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_225_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_225_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_225_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_225_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_225_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_225_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_225_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_225_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_225_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_225_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_225_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_225_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_59_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_59_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_59_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_59_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_225_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_225_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_225_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_225_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_225_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_225_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_225_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_225_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_109_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_109_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_176_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_176_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_176_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_176_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_176_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_176_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_49_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_49_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_172_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_172_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_179_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_179_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_49_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_49_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_49_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_49_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_52_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_52_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_52_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_52_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_55_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_55_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_55_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_55_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_55_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_55_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_49_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_49_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_52_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_52_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_52_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_52_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_49_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_49_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_52_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_52_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_52_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_52_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_52_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_52_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_52_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_52_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_62_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_62_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_55_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_55_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_55_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_55_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_55_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_55_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_55_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_55_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_55_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_55_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_55_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_55_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: e94f5034 NumContArr: 7b980dbb Constraints: c7e095ee Timing: 0
Phase 1 Build RT Design | Checksum: 22cc7f3dd

Time (s): cpu = 00:01:41 ; elapsed = 00:00:31 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 664135 ; free virtual = 737402

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 22cc7f3dd

Time (s): cpu = 00:01:42 ; elapsed = 00:00:32 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663942 ; free virtual = 737209

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 22cc7f3dd

Time (s): cpu = 00:01:44 ; elapsed = 00:00:34 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663915 ; free virtual = 737182

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 24f76194d

Time (s): cpu = 00:01:54 ; elapsed = 00:00:38 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663918 ; free virtual = 737184

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2de1e47c8

Time (s): cpu = 00:02:45 ; elapsed = 00:00:53 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663842 ; free virtual = 737109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.265  | TNS=0.000  | WHS=0.018  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 267432
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 257438
  Number of Partially Routed Nets     = 9994
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 258ed1c8a

Time (s): cpu = 00:05:10 ; elapsed = 00:01:41 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663822 ; free virtual = 737089

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 258ed1c8a

Time (s): cpu = 00:05:11 ; elapsed = 00:01:42 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663822 ; free virtual = 737089
Phase 3 Initial Routing | Checksum: 22abe5882

Time (s): cpu = 00:06:19 ; elapsed = 00:02:03 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663668 ; free virtual = 736934

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.12|   32x32|      0.55|     4x4|      0.04|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.01|     4x4|      0.20|     2x2|      0.03|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.05|   16x16|      0.29|     2x2|      0.06|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.13|   16x16|      0.75|     4x4|      0.19|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X64Y128->INT_X79Y159 (CLEM_X64Y128->CLEL_R_X79Y159)
	INT_X64Y128->INT_X79Y143 (CLEM_X64Y128->CLEL_R_X79Y143)
	INT_X64Y127->INT_X79Y142 (CLEM_X64Y127->CLEL_R_X79Y142)
	INT_X64Y142->INT_X79Y157 (CLEM_X64Y142->CLEL_R_X79Y157)
	INT_X64Y126->INT_X79Y141 (CLEM_X64Y126->CLEL_R_X79Y141)
EAST
	INT_X55Y87->INT_X66Y122 (CLEM_X55Y87->CLEL_R_X66Y122)
	INT_X56Y112->INT_X63Y119 (BRAM_X56Y110->CLEL_R_X63Y119)
	INT_X56Y104->INT_X63Y111 (BRAM_X56Y100->CLEL_R_X63Y111)
	INT_X56Y96->INT_X63Y103 (BRAM_X56Y95->CLEL_R_X63Y103)
	INT_X56Y88->INT_X63Y95 (BRAM_X56Y85->CLEL_R_X63Y95)
WEST
	INT_X35Y117->INT_X50Y132 (BRAM_X35Y115->CLEL_R_X50Y132)
	INT_X34Y119->INT_X49Y134 (CLEM_X34Y119->CLEL_R_X49Y134)
	INT_X35Y119->INT_X50Y134 (BRAM_X35Y115->CLEL_R_X50Y134)

INFO: [Route 35-581] Estimated Timing congestion is level 5 (32x32). Congestion levels of 5 and greater may impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 40970
 Number of Nodes with overlaps = 3412
 Number of Nodes with overlaps = 296
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.086 | TNS=-1.280 | WHS=0.027  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 163fba2a7

Time (s): cpu = 00:13:41 ; elapsed = 00:04:52 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663634 ; free virtual = 736900

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.034 | TNS=-0.056 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 26653c83d

Time (s): cpu = 00:14:58 ; elapsed = 00:05:56 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663612 ; free virtual = 736879

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.009  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 179874120

Time (s): cpu = 00:15:29 ; elapsed = 00:06:20 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663640 ; free virtual = 736907
Phase 4 Rip-up And Reroute | Checksum: 179874120

Time (s): cpu = 00:15:30 ; elapsed = 00:06:20 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663640 ; free virtual = 736907

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 179874120

Time (s): cpu = 00:15:32 ; elapsed = 00:06:21 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663639 ; free virtual = 736906

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 179874120

Time (s): cpu = 00:15:33 ; elapsed = 00:06:22 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663639 ; free virtual = 736906
Phase 5 Delay and Skew Optimization | Checksum: 179874120

Time (s): cpu = 00:15:33 ; elapsed = 00:06:23 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663639 ; free virtual = 736906

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e0035151

Time (s): cpu = 00:16:28 ; elapsed = 00:06:38 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663646 ; free virtual = 736913
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.009  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e0035151

Time (s): cpu = 00:16:29 ; elapsed = 00:06:39 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663646 ; free virtual = 736913
Phase 6 Post Hold Fix | Checksum: 1e0035151

Time (s): cpu = 00:16:30 ; elapsed = 00:06:40 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663646 ; free virtual = 736913

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 15b51cd15

Time (s): cpu = 00:17:22 ; elapsed = 00:06:56 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663628 ; free virtual = 736895

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.22428 %
  Global Horizontal Routing Utilization  = 4.00951 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1d726be36

Time (s): cpu = 00:17:29 ; elapsed = 00:06:58 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663616 ; free virtual = 736883

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1d726be36

Time (s): cpu = 00:17:30 ; elapsed = 00:06:59 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663598 ; free virtual = 736865

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1d726be36

Time (s): cpu = 00:17:45 ; elapsed = 00:07:10 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663601 ; free virtual = 736867
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.37|   32x32|      1.64|     4x4|      0.12|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.04|     4x4|      0.61|     2x2|      0.10|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.16|   16x16|      0.87|     2x2|      0.17|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.40|   16x16|      2.24|     4x4|      0.57|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|



Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1d726be36

Time (s): cpu = 00:17:46 ; elapsed = 00:07:12 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663614 ; free virtual = 736881

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.009  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1d726be36

Time (s): cpu = 00:18:13 ; elapsed = 00:07:17 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663617 ; free virtual = 736884
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:18:14 ; elapsed = 00:07:18 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 664032 ; free virtual = 737299

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
154 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:20:31 ; elapsed = 00:08:22 . Memory (MB): peak = 10946.359 ; gain = 0.008 ; free physical = 664032 ; free virtual = 737299
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:48 ; elapsed = 00:00:17 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 662949 ; free virtual = 737085
report_design_analysis: Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 662886 ; free virtual = 737052
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:14 ; elapsed = 00:01:14 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663785 ; free virtual = 737051
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:03:28 ; elapsed = 00:01:15 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663724 ; free virtual = 736997
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:20 ; elapsed = 00:00:36 . Memory (MB): peak = 10946.359 ; gain = 0.000 ; free physical = 663737 ; free virtual = 737009
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
166 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:02:12 ; elapsed = 00:00:38 . Memory (MB): peak = 11000.562 ; gain = 54.203 ; free physical = 663576 ; free virtual = 736879
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 11000.562 ; gain = 0.000 ; free physical = 663458 ; free virtual = 736763
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 11000.562 ; gain = 0.000 ; free physical = 663463 ; free virtual = 736767
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 23:40:29 2023...
[Wed Nov 15 23:40:45 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:35:31 . Memory (MB): peak = 13162.938 ; gain = 0.000 ; free physical = 671315 ; free virtual = 744619
TIMESTAMP: HLS-REPORT: implementation open_run: 2023-11-15 23:40:45 EST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 13162.938 ; gain = 0.000 ; free physical = 670520 ; free virtual = 743898
INFO: [Netlist 29-17] Analyzing 9200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 13186.953 ; gain = 0.000 ; free physical = 668219 ; free virtual = 741698
Restored from archive | CPU: 13.690000 secs | Memory: 346.860817 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 13186.953 ; gain = 0.000 ; free physical = 668219 ; free virtual = 741698
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 13186.953 ; gain = 0.000 ; free physical = 668300 ; free virtual = 741779
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1226 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1201 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 7 instances
  SRLC32E => SRL16E: 18 instances

open_run: Time (s): cpu = 00:01:42 ; elapsed = 00:01:21 . Memory (MB): peak = 13186.953 ; gain = 24.016 ; free physical = 668300 ; free virtual = 741779
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2023-11-15 23:42:06 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_symm_utilization_routed.rpt
report_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 13186.953 ; gain = 0.000 ; free physical = 668292 ; free virtual = 741771
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/kernel_symm_utilization_hierarchical_routed.rpt
report_utilization: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 13186.953 ; gain = 0.000 ; free physical = 668293 ; free virtual = 741771
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_symm_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:46 ; elapsed = 00:00:28 . Memory (MB): peak = 13186.953 ; gain = 0.000 ; free physical = 667881 ; free virtual = 741360
INFO: HLS-REPORT: Running report: report_route_status -file ./report/kernel_symm_status_routed.rpt
report_route_status: Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 13242.969 ; gain = 56.016 ; free physical = 667741 ; free virtual = 741220
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_symm_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_symm_design_analysis_routed.rpt
report_design_analysis: Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 13242.969 ; gain = 0.000 ; free physical = 667742 ; free virtual = 741222
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/kernel_symm_failfast_routed.rpt
 -I- design metrics completed in 7 seconds
 -I- DONT_TOUCH metric completed in 3 seconds
 -I- MARK_DEBUG metric completed in 3 seconds
 -I- utilization metrics completed in 15 seconds
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/report/impl.BUFG.rpt
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 24 seconds
 -I- average fanout metrics completed in 42 seconds (6 modules)
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/report/impl.AVGFO.rpt
 -I- non-FD high fanout nets completed in 19 seconds
 -I- path budgeting metrics completed in 19 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 5.60%  | OK     |
#  | FD                                                        | 50%       | 6.63%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.14%  | OK     |
#  | CARRY8                                                    | 25%       | 2.08%  | OK     |
#  | MUXF7                                                     | 15%       | 0.47%  | OK     |
#  | DSP                                                       | 80%       | 13.39% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 13.39% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 1742   | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.11   | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/report/kernel_symm_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 134 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2023-11-15 23:46:30 EST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2023-11-15 23:46:30 EST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2023-11-15 23:46:30 EST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2023-11-15 23:46:33 EST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2023-11-15 23:46:33 EST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2023-11-15 23:46:33 EST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2023-11-15 23:46:33 EST
HLS EXTRACTION: impl area_totals:  0 1303680 2607360 9024 4032 162960 960
HLS EXTRACTION: impl area_current: 0 73067 172957 1208 0 0 855 23449 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 1303680 LUT 73067 AVAIL_FF 2607360 FF 172957 AVAIL_DSP 9024 DSP 1208 AVAIL_BRAM 4032 BRAM 0 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 855 AVAIL_CLB 162960 CLB 23449
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_pnr_vitis/out_slr1.prj/solution1/impl/report/verilog/kernel_symm_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             out_slr1.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Wed Nov 15 23:46:34 EST 2023

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          73067
FF:          172957
DSP:           1208
BRAM:             0
URAM:             0
LATCH:            0
SRL:            855
CLB:          23449

#=== Final timing ===
CP required:                     2.500
CP achieved post-synthesis:      1.856
CP achieved post-implementation: 2.490
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2023-11-15 23:46:34 EST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=0.009933, worst hold slack (WHS)=0.026683, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2023-11-15 23:46:34 EST
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 23:46:34 2023...
INFO: [HLS 200-802] Generated output file out_slr1.prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3479.14 seconds. CPU system time: 535.47 seconds. Elapsed time: 5304.09 seconds; current allocated memory: 128.930 MB.
INFO: [HLS 200-112] Total CPU user time: 3811.79 seconds. Total CPU system time: 540.86 seconds. Total elapsed time: 5669.37 seconds; peak allocated memory: 1.157 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Nov 15 23:48:16 2023...
