[{"DBLP title": "Post-silicon validation challenges: how EDA and academia can help.", "DBLP authors": ["Jagannath Keshava", "Nagib Hakim", "Chinna Prudvi"], "year": 2010, "MAG papers": [{"PaperId": 2090692734, "PaperTitle": "post silicon validation challenges how eda and academia can help", "Year": 2010, "CitationCount": 62, "EstimatedCitation": 95, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "Post-silicon is too late avoiding the $50 million paperweight starts with validated designs.", "DBLP authors": ["John Goodenough", "Rob Aitken"], "year": 2010, "MAG papers": [{"PaperId": 1980282924, "PaperTitle": "post silicon is too late avoiding the 50 million paperweight starts with validated designs", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Post-silicon validation opportunities, challenges and recent advances.", "DBLP authors": ["Subhasish Mitra", "Sanjit A. Seshia", "Nicola Nicolici"], "year": 2010, "MAG papers": [{"PaperId": 2024436253, "PaperTitle": "post silicon validation opportunities challenges and recent advances", "Year": 2010, "CitationCount": 113, "EstimatedCitation": 176, "Affiliations": {"university of california berkeley": 1.0, "stanford university": 1.0, "mcmaster university": 1.0}}], "source": "ES"}, {"DBLP title": "A mixed-mode vector-based dataflow approach for modeling and simulating LTE physical layer.", "DBLP authors": ["Chia-Jui Hsu", "Jos\u00e9 Luis Pino", "Fei-Jiang Hu"], "year": 2010, "MAG papers": [{"PaperId": 2117068356, "PaperTitle": "a mixed mode vector based dataflow approach for modeling and simulating lte physical layer", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"agilent technologies": 3.0}}], "source": "ES"}, {"DBLP title": "Abstraction of RTL IPs into embedded software.", "DBLP authors": ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli"], "year": 2010, "MAG papers": [{"PaperId": 2028177656, "PaperTitle": "abstraction of rtl ips into embedded software", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of verona": 3.0}}], "source": "ES"}, {"DBLP title": "Online SystemC emulation acceleration.", "DBLP authors": ["Scott Sirowy", "Chen Huang", "Frank Vahid"], "year": 2010, "MAG papers": [{"PaperId": 2044169128, "PaperTitle": "online systemc emulation acceleration", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "LATA: a latency and throughput-aware packet processing system.", "DBLP authors": ["Jilong Kuang", "Laxmi N. Bhuyan"], "year": 2010, "MAG papers": [{"PaperId": 1970987226, "PaperTitle": "lata a latency and throughput aware packet processing system", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A probabilistic and energy-efficient scheduling approach for online application in real-time systems.", "DBLP authors": ["Thorsten Zitterell", "Christoph Scholl"], "year": 2010, "MAG papers": [{"PaperId": 2085625496, "PaperTitle": "a probabilistic and energy efficient scheduling approach for online application in real time systems", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of freiburg": 2.0}}], "source": "ES"}, {"DBLP title": "Timing analysis of esterel programs on general-purpose multiprocessors.", "DBLP authors": ["Lei Ju", "Bach Khoa Huynh", "Abhik Roychoudhury", "Samarjit Chakraborty"], "year": 2010, "MAG papers": [{"PaperId": 1990147325, "PaperTitle": "timing analysis of esterel programs on general purpose multiprocessors", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"technische universitat munchen": 1.0, "national university of singapore": 3.0}}], "source": "ES"}, {"DBLP title": "An effective GPU implementation of breadth-first search.", "DBLP authors": ["Lijuan Luo", "Martin D. F. Wong", "Wen-mei W. Hwu"], "year": 2010, "MAG papers": [{"PaperId": 2143114052, "PaperTitle": "an effective gpu implementation of breadth first search", "Year": 2010, "CitationCount": 157, "EstimatedCitation": 262, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Thermal monitoring of real processors: techniques for sensor allocation and full characterization.", "DBLP authors": ["Abdullah Nazma Nowroz", "Ryan Cochran", "Sherief Reda"], "year": 2010, "MAG papers": [{"PaperId": 2067183916, "PaperTitle": "thermal monitoring of real processors techniques for sensor allocation and full characterization", "Year": 2010, "CitationCount": 68, "EstimatedCitation": 93, "Affiliations": {"brown university": 3.0}}], "source": "ES"}, {"DBLP title": "Consistent runtime thermal prediction and control through workload phase detection.", "DBLP authors": ["Ryan Cochran", "Sherief Reda"], "year": 2010, "MAG papers": [{"PaperId": 2105533108, "PaperTitle": "consistent runtime thermal prediction and control through workload phase detection", "Year": 2010, "CitationCount": 61, "EstimatedCitation": 87, "Affiliations": {"brown university": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive and autonomous thermal tracking for high performance computing systems.", "DBLP authors": ["Yufu Zhang", "Ankur Srivastava"], "year": 2010, "MAG papers": [{"PaperId": 2066750119, "PaperTitle": "adaptive and autonomous thermal tracking for high performance computing systems", "Year": 2010, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "Non-uniform clock mesh optimization with linear programming buffer insertion.", "DBLP authors": ["Matthew R. Guthaus", "Gustavo Wilke", "Ricardo Reis"], "year": 2010, "MAG papers": [{"PaperId": 2032024709, "PaperTitle": "non uniform clock mesh optimization with linear programming buffer insertion", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"universidade federal do rio grande do sul": 2.0}}], "source": "ES"}, {"DBLP title": "Fast timing-model independent buffered clock-tree synthesis.", "DBLP authors": ["Xin-Wei Shih", "Yao-Wen Chang"], "year": 2010, "MAG papers": [{"PaperId": 2117616504, "PaperTitle": "fast timing model independent buffered clock tree synthesis", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Clock tree synthesis under aggressive buffer insertion.", "DBLP authors": ["Ying-Yu Chen", "Chen Dong", "Deming Chen"], "year": 2010, "MAG papers": [{"PaperId": 2025594056, "PaperTitle": "clock tree synthesis under aggressive buffer insertion", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Global routing and track assignment for flip-chip designs.", "DBLP authors": ["Xiaodong Liu", "Yifan Zhang", "Gary K. Yeap", "Chunlei Chu", "Jian Sun", "Xuan Zeng"], "year": 2010, "MAG papers": [{"PaperId": 1997205369, "PaperTitle": "global routing and track assignment for flip chip designs", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"fudan university": 3.0, "synopsys": 3.0}}], "source": "ES"}, {"DBLP title": "Compilation and virtualization in the HiPEAC vision.", "DBLP authors": ["Christian Bertin", "Christophe Guillon", "Koen De Bosschere"], "year": 2010, "MAG papers": [{"PaperId": 2106040863, "PaperTitle": "compilation and virtualization in the hipeac vision", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ghent university": 1.0, "stmicroelectronics": 2.0}}], "source": "ES"}, {"DBLP title": "Processor virtualization and split compilation for heterogeneous multicore embedded systems.", "DBLP authors": ["Albert Cohen", "Erven Rohou"], "year": 2010, "MAG papers": [{"PaperId": 2125154868, "PaperTitle": "processor virtualization and split compilation for heterogeneous multicore embedded systems", "Year": 2010, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"french institute for research in computer science and automation": 2.0}}], "source": "ES"}, {"DBLP title": "Fine-grained I/O access control based on Xen virtualization for 3G/4G mobile devices.", "DBLP authors": ["Sung-Min Lee", "Sang-Bum Suh", "Jong-Deok Choi"], "year": 2010, "MAG papers": [{"PaperId": 2042741133, "PaperTitle": "fine grained i o access control based on xen virtualization for 3g 4g mobile devices", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"samsung": 3.0}}], "source": "ES"}, {"DBLP title": "Device hypervisors.", "DBLP authors": ["Johan Fornaeus"], "year": 2010, "MAG papers": [{"PaperId": 2295754035, "PaperTitle": "device hypervisors", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"wind river systems": 1.0}}], "source": "ES"}, {"DBLP title": "A correlation-based design space exploration methodology for multi-processor systems-on-chip.", "DBLP authors": ["Giovanni Mariani", "Aleksandar Brankovic", "Gianluca Palermo", "Jovana Jovic", "Vittorio Zaccaria", "Cristina Silvano"], "year": 2010, "MAG papers": [{"PaperId": 2158034620, "PaperTitle": "a correlation based design space exploration methodology for multi processor systems on chip", "Year": 2010, "CitationCount": 44, "EstimatedCitation": 57, "Affiliations": {"university of lugano": 3.0}}], "source": "ES"}, {"DBLP title": "Cost-aware three-dimensional (3D) many-core multiprocessor design.", "DBLP authors": ["Jishen Zhao", "Xiangyu Dong", "Yuan Xie"], "year": 2010, "MAG papers": [{"PaperId": 2125146620, "PaperTitle": "cost aware three dimensional 3d many core multiprocessor design", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms.", "DBLP authors": ["Chenjie Yu", "Peter Petrov"], "year": 2010, "MAG papers": [{"PaperId": 1992180455, "PaperTitle": "off chip memory bandwidth minimization through cache partitioning for multi core platforms", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "Virtual prototyper (ViPro): an early design space exploration and optimization tool for SRAM designers.", "DBLP authors": ["Satyanand Nalam", "Mudit Bhargava", "Ken Mai", "Benton H. Calhoun"], "year": 2010, "MAG papers": [{"PaperId": 2110664174, "PaperTitle": "virtual prototyper vipro an early design space exploration and optimization tool for sram designers", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of virginia": 2.0, "carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Quantifying and coping with parametric variations in 3D-stacked microarchitectures.", "DBLP authors": ["Serkan Ozdemir", "Yan Pan", "Abhishek Das", "Gokhan Memik", "Gabriel H. Loh", "Alok N. Choudhary"], "year": 2010, "MAG papers": [{"PaperId": 2053822874, "PaperTitle": "quantifying and coping with parametric variations in 3d stacked microarchitectures", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"northwestern university": 5.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Cost-driven 3D integration with interconnect layers.", "DBLP authors": ["Xiaoxia Wu", "Guangyu Sun", "Xiangyu Dong", "Reetuparna Das", "Yuan Xie", "Chita R. Das", "Jian Li"], "year": 2010, "MAG papers": [{"PaperId": 2127907001, "PaperTitle": "cost driven 3d integration with interconnect layers", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"pennsylvania state university": 6.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "DBLP authors": ["Xiang Zhang", "Ahmed Louri"], "year": 2010, "MAG papers": [{"PaperId": 2127169269, "PaperTitle": "a multilayer nanophotonic interconnection network for on chip many core communications", "Year": 2010, "CitationCount": 45, "EstimatedCitation": 68, "Affiliations": {"university of arizona": 2.0}}], "source": "ES"}, {"DBLP title": "Virtual channels vs. multiple physical networks: a comparative analysis.", "DBLP authors": ["Young-Jin Yoon", "Nicola Concer", "Michele Petracca", "Luca P. Carloni"], "year": 2010, "MAG papers": [{"PaperId": 1974554881, "PaperTitle": "virtual channels vs multiple physical networks a comparative analysis", "Year": 2010, "CitationCount": 60, "EstimatedCitation": 89, "Affiliations": {"columbia university": 4.0}}], "source": "ES"}, {"DBLP title": "An efficient dynamically reconfigurable on-chip network architecture.", "DBLP authors": ["Mehdi Modarressi", "Hamid Sarbazi-Azad", "Arash Tavakkol"], "year": 2010, "MAG papers": [{"PaperId": 2104771645, "PaperTitle": "an efficient dynamically reconfigurable on chip network architecture", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"sharif university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "An AIG-Based QBF-solver using SAT for preprocessing.", "DBLP authors": ["Florian Pigorsch", "Christoph Scholl"], "year": 2010, "MAG papers": [{"PaperId": 2124690755, "PaperTitle": "an aig based qbf solver using sat for preprocessing", "Year": 2010, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of freiburg": 2.0}}], "source": "ES"}, {"DBLP title": "Analyzing k-step induction to compute invariants for SAT-based property checking.", "DBLP authors": ["Max Thalmaier", "Minh D. Nguyen", "Markus Wedler", "Dominik Stoffel", "J\u00f6rg Bormann", "Wolfgang Kunz"], "year": 2010, "MAG papers": [{"PaperId": 2113677233, "PaperTitle": "analyzing k step induction to compute invariants for sat based property checking", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"kaiserslautern university of technology": 5.0}}, {"PaperId": 2404365509, "PaperTitle": "analyzing k step induction to compute invariants for sat based property checking", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Coverage in interpolation-based model checking.", "DBLP authors": ["Hana Chockler", "Daniel Kroening", "Mitra Purandare"], "year": 2010, "MAG papers": [{"PaperId": 2118373675, "PaperTitle": "coverage in interpolation based model checking", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"ibm": 1.0, "eth zurich": 1.0, "university of oxford": 1.0}}], "source": "ES"}, {"DBLP title": "An efficient algorithm to verify generalized false paths.", "DBLP authors": ["Olivier Coudert"], "year": 2010, "MAG papers": [{"PaperId": 2164653142, "PaperTitle": "an efficient algorithm to verify generalized false paths", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A parallel integer programming approach to global routing.", "DBLP authors": ["Tai-Hsuan Wu", "Azadeh Davoodi", "Jeffrey T. Linderoth"], "year": 2010, "MAG papers": [{"PaperId": 2166264746, "PaperTitle": "a parallel integer programming approach to global routing", "Year": 2010, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Multi-threaded collision-aware global routing with bounded-length maze routing.", "DBLP authors": ["Wen-Hao Liu", "Wei-Chun Kao", "Yih-Lang Li", "Kai-Yuan Chao"], "year": 2010, "MAG papers": [{"PaperId": 2022844803, "PaperTitle": "multi threaded collision aware global routing with bounded length maze routing", "Year": 2010, "CitationCount": 53, "EstimatedCitation": 72, "Affiliations": {"national chiao tung university": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Two-sided single-detour untangling for bus routing.", "DBLP authors": ["Jin-Tai Yan", "Zhi-Wei Chen"], "year": 2010, "MAG papers": [{"PaperId": 2048399412, "PaperTitle": "two sided single detour untangling for bus routing", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"chung hua university": 2.0}}], "source": "ES"}, {"DBLP title": "An optimal algorithm for finding disjoint rectangles and its application to PCB routing.", "DBLP authors": ["Hui Kong", "Qiang Ma", "Tan Yan", "Martin D. F. Wong"], "year": 2010, "MAG papers": [{"PaperId": 2124195871, "PaperTitle": "an optimal algorithm for finding disjoint rectangles and its application to pcb routing", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Gate-level characterization: foundations and hardware security applications.", "DBLP authors": ["Sheng Wei", "Saro Meguerdichian", "Miodrag Potkonjak"], "year": 2010, "MAG papers": [{"PaperId": 1975359679, "PaperTitle": "gate level characterization foundations and hardware security applications", "Year": 2010, "CitationCount": 86, "EstimatedCitation": 109, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "SCEMIT: a systemc error and mutation injection tool.", "DBLP authors": ["Peter Lisherness", "Kwang-Ting (Tim) Cheng"], "year": 2010, "MAG papers": [{"PaperId": 2154809971, "PaperTitle": "scemit a systemc error and mutation injection tool", "Year": 2010, "CitationCount": 33, "EstimatedCitation": 55, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Towards scalable system-level reliability analysis.", "DBLP authors": ["Michael Gla\u00df", "Martin Lukasiewycz", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2010, "MAG papers": [{"PaperId": 1964742093, "PaperTitle": "towards scalable system level reliability analysis", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of erlangen nuremberg": 4.0}}], "source": "ES"}, {"DBLP title": "Quality metric evaluation of a physical unclonable function derived from an IC's power distribution system.", "DBLP authors": ["Ryan Helinski", "Dhruva Acharyya", "Jim Plusquellic"], "year": 2010, "MAG papers": [{"PaperId": 2049465119, "PaperTitle": "quality metric evaluation of a physical unclonable function derived from an ic s power distribution system", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"verigy": 1.0, "university of new mexico": 2.0}}], "source": "ES"}, {"DBLP title": "Theoretical analysis of gate level information flow tracking.", "DBLP authors": ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "year": 2010, "MAG papers": [{"PaperId": 2016224355, "PaperTitle": "theoretical analysis of gate level information flow tracking", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"northwestern polytechnical university": 1.0, "university of california san diego": 3.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting finite precision information to guide data-flow mapping.", "DBLP authors": ["David Novo", "Min Li", "Robert Fasthuber", "Praveen Raghavan", "Francky Catthoor"], "year": 2010, "MAG papers": [{"PaperId": 2021766674, "PaperTitle": "exploiting finite precision information to guide data flow mapping", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"katholieke universiteit leuven": 5.0}}], "source": "ES"}, {"DBLP title": "Robust design methods for hardware accelerators for iterative algorithms in scientific computing.", "DBLP authors": ["Adam B. Kinsman", "Nicola Nicolici"], "year": 2010, "MAG papers": [{"PaperId": 2151354607, "PaperTitle": "robust design methods for hardware accelerators for iterative algorithms in scientific computing", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"mcmaster university": 2.0}}], "source": "ES"}, {"DBLP title": "New model-driven design and generation of multi-facet arbiters part I: from the design model to the architecture model.", "DBLP authors": ["Jer-Min Jou", "Sih-Sian Wu", "Yun-Lung Lee", "Cheng Chou", "Yuan-Long Jeang"], "year": 2010, "MAG papers": [{"PaperId": 2048268756, "PaperTitle": "new model driven design and generation of multi facet arbiters part i from the design model to the architecture model", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national cheng kung university": 4.0, "kun shan university": 1.0}}], "source": "ES"}, {"DBLP title": "Bayesian virtual probe: minimizing variation characterization cost for nanoscale IC technologies via Bayesian inference.", "DBLP authors": ["Wangyang Zhang", "Xin Li", "Rob A. Rutenbar"], "year": 2010, "MAG papers": [{"PaperId": 2063237963, "PaperTitle": "bayesian virtual probe minimizing variation characterization cost for nanoscale ic technologies via bayesian inference", "Year": 2010, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"university of illinois at urbana champaign": 1.0, "carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Speedpath analysis under parametric timing models.", "DBLP authors": ["Lu\u00eds Guerra e Silva", "Joel R. Phillips", "L. Miguel Silveira"], "year": 2010, "MAG papers": [{"PaperId": 1990170167, "PaperTitle": "speedpath analysis under parametric timing models", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"cadence design systems": 1.0, "inesc id": 2.0}}], "source": "ES"}, {"DBLP title": "Post-silicon diagnosis of segments of failing speedpaths due to manufacturing variations.", "DBLP authors": ["Lin Xie", "Azadeh Davoodi", "Kewal K. Saluja"], "year": 2010, "MAG papers": [{"PaperId": 2106397260, "PaperTitle": "post silicon diagnosis of segments of failing speedpaths due to manufacturing variations", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Pulsed-latch aware placement for timing-integrity optimization.", "DBLP authors": ["Yi-Lin Chuang", "Sangmin Kim", "Youngsoo Shin", "Yao-Wen Chang"], "year": 2010, "MAG papers": [{"PaperId": 2142398851, "PaperTitle": "pulsed latch aware placement for timing integrity optimization", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"kaist": 2.0, "national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "History-based VLSI legalization using network flow.", "DBLP authors": ["Minsik Cho", "Haoxing Ren", "Hua Xiang", "Ruchir Puri"], "year": 2010, "MAG papers": [{"PaperId": 2019637633, "PaperTitle": "history based vlsi legalization using network flow", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"ibm": 4.0}}], "source": "ES"}, {"DBLP title": "Performance-driven analog placement considering boundary constraint.", "DBLP authors": ["Cheng-Wu Lin", "Jai-Ming Lin", "Chun-Po Huang", "Soon-Jyh Chang"], "year": 2010, "MAG papers": [{"PaperId": 2043503568, "PaperTitle": "performance driven analog placement considering boundary constraint", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"national cheng kung university": 4.0}}], "source": "ES"}, {"DBLP title": "Networks on Chips: from research to products.", "DBLP authors": ["Giovanni De Micheli", "Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Antonio Pullini"], "year": 2010, "MAG papers": [{"PaperId": 2111309226, "PaperTitle": "networks on chips from research to products", "Year": 2010, "CitationCount": 49, "EstimatedCitation": 64, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "The aethereal network on chip after ten years: goals, evolution, lessons, and future.", "DBLP authors": ["Kees Goossens", "Andreas Hansson"], "year": 2010, "MAG papers": [{"PaperId": 2012959791, "PaperTitle": "the aethereal network on chip after ten years goals evolution lessons and future", "Year": 2010, "CitationCount": 167, "EstimatedCitation": 230, "Affiliations": {"eindhoven university of technology": 1.0, "university of twente": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic multithreaded pipeline synthesis from transactional datapath specifications.", "DBLP authors": ["Eriko Nurvitadhi", "James C. Hoe", "Shih-Lien Lu", "Timothy Kam"], "year": 2010, "MAG papers": [{"PaperId": 2043735637, "PaperTitle": "automatic multithreaded pipeline synthesis from transactional datapath specifications", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"carnegie mellon university": 2.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "On the costs and benefits of stochasticity in stream processing.", "DBLP authors": ["Raj R. Nadakuditi", "Igor L. Markov"], "year": 2010, "MAG papers": [{"PaperId": 2167925585, "PaperTitle": "on the costs and benefits of stochasticity in stream processing", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Performance yield-driven task allocation and scheduling for MPSoCs under process variation.", "DBLP authors": ["Lin Huang", "Qiang Xu"], "year": 2010, "MAG papers": [{"PaperId": 1972453692, "PaperTitle": "performance yield driven task allocation and scheduling for mpsocs under process variation", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Worst-case response time analysis of resource access models in multi-core systems.", "DBLP authors": ["Andreas Schranzhofer", "Rodolfo Pellizzoni", "Jian-Jia Chen", "Lothar Thiele", "Marco Caccamo"], "year": 2010, "MAG papers": [{"PaperId": 2070388906, "PaperTitle": "worst case response time analysis of resource access models in multi core systems", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 58, "Affiliations": {"university of illinois at urbana champaign": 2.0, "ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "A new IP lookup cache for high performance IP routers.", "DBLP authors": ["Guangdeng Liao", "Heeyeol Yu", "Laxmi N. Bhuyan"], "year": 2010, "MAG papers": [{"PaperId": 2057717673, "PaperTitle": "a new ip lookup cache for high performance ip routers", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "Instruction cache locking using temporal reuse profile.", "DBLP authors": ["Yun Liang", "Tulika Mitra"], "year": 2010, "MAG papers": [{"PaperId": 2029009124, "PaperTitle": "instruction cache locking using temporal reuse profile", "Year": 2010, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"national university of singapore": 2.0}}], "source": "ES"}, {"DBLP title": "Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation.", "DBLP authors": ["Jingtong Hu", "Chun Jason Xue", "Wei-Che Tseng", "Yi He", "Meikang Qiu", "Edwin Hsing-Mean Sha"], "year": 2010, "MAG papers": [{"PaperId": 1984418330, "PaperTitle": "reducing write activities on non volatile memories in embedded cmps via data migration and recomputation", "Year": 2010, "CitationCount": 111, "EstimatedCitation": 143, "Affiliations": {"university of texas at dallas": 4.0, "university of kentucky": 1.0, "city university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "SCUD: a fast single-pass L1 cache simulation approach for embedded processors with round-robin replacement policy.", "DBLP authors": ["Mohammad Shihabul Haque", "Jorgen Peddersen", "Andhi Janapsatya", "Sri Parameswaran"], "year": 2010, "MAG papers": [{"PaperId": 2017018799, "PaperTitle": "scud a fast single pass l1 cache simulation approach for embedded processors with round robin replacement policy", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of new south wales": 4.0}}], "source": "ES"}, {"DBLP title": "Fully X-tolerant, very high scan compression.", "DBLP authors": ["Peter Wohl", "John A. Waicukauski", "Frederic Neuveux", "Emil Gizdarski"], "year": 2010, "MAG papers": [{"PaperId": 2131432014, "PaperTitle": "fully x tolerant very high scan compression", "Year": 2010, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"synopsys": 4.0}}], "source": "ES"}, {"DBLP title": "BLoG: post-silicon bug localization in processors using bug localization graphs.", "DBLP authors": ["Sung-Boem Park", "Anne Bracy", "Hong Wang", "Subhasish Mitra"], "year": 2010, "MAG papers": [{"PaperId": 1974635992, "PaperTitle": "blog post silicon bug localization in processors using bug localization graphs", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 58, "Affiliations": {"stanford university": 2.0, "intel": 1.0, "washington university in st louis": 1.0}}], "source": "ES"}, {"DBLP title": "Classification rule learning using subgroup discovery of cross-domain attributes responsible for design-silicon mismatch.", "DBLP authors": ["Nicholas Callegari", "Dragoljub Gagi Drmanac", "Li-C. Wang", "Magdy S. Abadir"], "year": 2010, "MAG papers": [{"PaperId": 2071340128, "PaperTitle": "classification rule learning using subgroup discovery of cross domain attributes responsible for design silicon mismatch", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"freescale semiconductor": 1.0, "university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient fault simulation on many-core processors.", "DBLP authors": ["Michael A. Kochte", "Marcel Schaal", "Hans-Joachim Wunderlich", "Christian G. Zoellin"], "year": 2010, "MAG papers": [{"PaperId": 2062716389, "PaperTitle": "efficient fault simulation on many core processors", "Year": 2010, "CitationCount": 44, "EstimatedCitation": 59, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Representative path selection for post-silicon timing prediction under variability.", "DBLP authors": ["Lin Xie", "Azadeh Davoodi"], "year": 2010, "MAG papers": [{"PaperId": 2060473790, "PaperTitle": "representative path selection for post silicon timing prediction under variability", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "QuickYield: an efficient global-search based parametric yield estimation with performance constraints.", "DBLP authors": ["Fang Gong", "Hao Yu", "Yiyu Shi", "Daesoo Kim", "Junyan Ren", "Lei He"], "year": 2010, "MAG papers": [{"PaperId": 1973615069, "PaperTitle": "quickyield an efficient global search based parametric yield estimation with performance constraints", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of california los angeles": 4.0, "fudan university": 1.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Double patterning lithography aware gridless detailed routing with innovative conflict graph.", "DBLP authors": ["Yen-Hung Lin", "Yih-Lang Li"], "year": 2010, "MAG papers": [{"PaperId": 1980519916, "PaperTitle": "double patterning lithography aware gridless detailed routing with innovative conflict graph", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Frequency domain decomposition of layouts for double dipole lithography.", "DBLP authors": ["Kanak Agarwal"], "year": 2010, "MAG papers": [{"PaperId": 1964908622, "PaperTitle": "frequency domain decomposition of layouts for double dipole lithography", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Compact modeling and robust layout optimization for contacts in deep sub-wavelength lithography.", "DBLP authors": ["Yongchan Ban", "David Z. Pan"], "year": 2010, "MAG papers": [{"PaperId": 2154403063, "PaperTitle": "compact modeling and robust layout optimization for contacts in deep sub wavelength lithography", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Automated compact dynamical modeling: an enabling tool for analog designers.", "DBLP authors": ["Bradley N. Bond", "Luca Daniel"], "year": 2010, "MAG papers": [{"PaperId": 2130026566, "PaperTitle": "automated compact dynamical modeling an enabling tool for analog designers", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Model-based functional verification.", "DBLP authors": ["Kenneth S. Kundert", "Henry Chang"], "year": 2010, "MAG papers": [{"PaperId": 1997716024, "PaperTitle": "model based functional verification", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Fortifying analog models with equivalence checking and coverage analysis.", "DBLP authors": ["Mark Horowitz", "Metha Jeeradit", "Frances Lau", "Sabrina Liao", "ByongChan Lim", "James Mao"], "year": 2010, "MAG papers": [{"PaperId": 2047080991, "PaperTitle": "fortifying analog models with equivalence checking and coverage analysis", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"stanford university": 6.0}}], "source": "ES"}, {"DBLP title": "Automated modeling and emulation of interconnect designs for many-core chip multiprocessors.", "DBLP authors": ["Colin J. Ihrig", "Rami G. Melhem", "Alex K. Jones"], "year": 2010, "MAG papers": [{"PaperId": 2048001788, "PaperTitle": "automated modeling and emulation of interconnect designs for many core chip multiprocessors", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Trace-driven optimization of networks-on-chip configurations.", "DBLP authors": ["Andrew B. Kahng", "Bill Lin", "Kambiz Samadi", "Rohit Sunkam Ramanujam"], "year": 2010, "MAG papers": [{"PaperId": 2097156648, "PaperTitle": "trace driven optimization of networks on chip configurations", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "ACES: application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip.", "DBLP authors": ["Jason Cong", "Chunyue Liu", "Glenn Reinman"], "year": 2010, "MAG papers": [{"PaperId": 2050410157, "PaperTitle": "aces application specific cycle elimination and splitting for deadlock free routing on irregular network on chip", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "NTPT: on the end-to-end traffic prediction in the on-chip networks.", "DBLP authors": ["Yoshi Shih-Chieh Huang", "Kaven Chun-Kai Chou", "Chung-Ta King", "Shau-Yin Tseng"], "year": 2010, "MAG papers": [{"PaperId": 2137094415, "PaperTitle": "ntpt on the end to end traffic prediction in the on chip networks", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"national tsing hua university": 3.0, "industrial technology research institute": 1.0}}], "source": "ES"}, {"DBLP title": "Application-aware NoC design for efficient SDRAM access.", "DBLP authors": ["Wooyoung Jang", "David Z. Pan"], "year": 2010, "MAG papers": [{"PaperId": 2057420294, "PaperTitle": "application aware noc design for efficient sdram access", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Embedded memory binding in FPGAs.", "DBLP authors": ["Kaveh Elizeh", "Nicola Nicolici"], "year": 2010, "MAG papers": [{"PaperId": 2164418982, "PaperTitle": "embedded memory binding in fpgas", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"mcmaster university": 1.0}}], "source": "ES"}, {"DBLP title": "RAMP gold: an FPGA-based architecture simulator for multiprocessors.", "DBLP authors": ["Zhangxi Tan", "Andrew Waterman", "Rimas Avizienis", "Yunsup Lee", "Henry Cook", "David A. Patterson", "Krste Asanovic"], "year": 2010, "MAG papers": [{"PaperId": 2134470641, "PaperTitle": "ramp gold an fpga based architecture simulator for multiprocessors", "Year": 2010, "CitationCount": 92, "EstimatedCitation": 154, "Affiliations": {"university of california berkeley": 7.0}}], "source": "ES"}, {"DBLP title": "Rewiring for robustness.", "DBLP authors": ["Manu Jose", "Yu Hu", "Rupak Majumdar", "Lei He"], "year": 2010, "MAG papers": [{"PaperId": 2150689124, "PaperTitle": "rewiring for robustness", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of california los angeles": 3.0, "university of alberta": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient tail estimation for massive correlated log-normal sums: with applications in statistical leakage analysis.", "DBLP authors": ["Mingzhi Gao", "Zuochang Ye", "Yan Wang", "Zhiping Yu"], "year": 2010, "MAG papers": [{"PaperId": 2077758186, "PaperTitle": "efficient tail estimation for massive correlated log normal sums with applications in statistical leakage analysis", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "A linear algorithm for full-chip statistical leakage power analysis considering weak spatial correlation.", "DBLP authors": ["Ruijing Shen", "Sheldon X.-D. Tan", "Jinjun Xiong"], "year": 2010, "MAG papers": [{"PaperId": 2121483324, "PaperTitle": "a linear algorithm for full chip statistical leakage power analysis considering weak spatial correlation", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of california riverside": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Synthesis and implementation of active mode power gating circuits.", "DBLP authors": ["Jun Seomun", "Insup Shin", "Youngsoo Shin"], "year": 2010, "MAG papers": [{"PaperId": 2048984379, "PaperTitle": "synthesis and implementation of active mode power gating circuits", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "Leakage-aware dynamic scheduling for real-time adaptive applications on multiprocessor systems.", "DBLP authors": ["Heng Yu", "Bharadwaj Veeravalli", "Yajun Ha"], "year": 2010, "MAG papers": [{"PaperId": 2020177995, "PaperTitle": "leakage aware dynamic scheduling for real time adaptive applications on multiprocessor systems", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national university of singapore": 3.0}}], "source": "ES"}, {"DBLP title": "BooM: a decision procedure for boolean matching with abstraction and dynamic learning.", "DBLP authors": ["Chih-Fan Lai", "Jie-Hong R. Jiang", "Kuo-Hua Wang"], "year": 2010, "MAG papers": [{"PaperId": 2134717767, "PaperTitle": "boom a decision procedure for boolean matching with abstraction and dynamic learning", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"national taiwan university": 2.0, "fu jen catholic university": 1.0}}], "source": "ES"}, {"DBLP title": "Node addition and removal in the presence of don't cares.", "DBLP authors": ["Yung-Chih Chen", "Chun-Yao Wang"], "year": 2010, "MAG papers": [{"PaperId": 2009499420, "PaperTitle": "node addition and removal in the presence of don t cares", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "ECR: a low complexity generalized error cancellation rewiring scheme.", "DBLP authors": ["Xiaoqing Yang", "Tak-Kei Lam", "Yu-Liang Wu"], "year": 2010, "MAG papers": [{"PaperId": 2169938611, "PaperTitle": "ecr a low complexity generalized error cancellation rewiring scheme", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "LUT-based FPGA technology mapping for reliability.", "DBLP authors": ["Jason Cong", "Kirill Minkovich"], "year": 2010, "MAG papers": [{"PaperId": 2013784404, "PaperTitle": "lut based fpga technology mapping for reliability", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Verification for fault tolerance of the IBM system z microprocessor.", "DBLP authors": ["Brian W. Thompto", "Bodo Hoppe"], "year": 2010, "MAG papers": [{"PaperId": 2052055895, "PaperTitle": "verification for fault tolerance of the ibm system z microprocessor", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Formal modeling and reasoning for reliability analysis.", "DBLP authors": ["Natasa Miskov-Zivanov", "Diana Marculescu"], "year": 2010, "MAG papers": [{"PaperId": 2075370925, "PaperTitle": "formal modeling and reasoning for reliability analysis", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of pittsburgh": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Using introspective software-based testing for post-silicon debug and repair.", "DBLP authors": ["Kypros Constantinides", "Todd M. Austin"], "year": 2010, "MAG papers": [{"PaperId": 2040365614, "PaperTitle": "using introspective software based testing for post silicon debug and repair", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of michigan": 1.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Xetal-Pro: an ultra-low energy and high throughput SIMD processor.", "DBLP authors": ["Yifan He", "Yu Pu", "Richard P. Kleihorst", "Zhenyu Ye", "Anteneh A. Abbo", "Sebastian M. Londono", "Henk Corporaal"], "year": 2010, "MAG papers": [{"PaperId": 1998441272, "PaperTitle": "xetal pro an ultra low energy and high throughput simd processor", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"eindhoven university of technology": 5.0, "philips": 1.0}}], "source": "ES"}, {"DBLP title": "A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms.", "DBLP authors": ["Yiannis Iosifidis", "Arindam Mallik", "Stylianos Mamagkakis", "Eddy de Greef", "Alexandros Bartzas", "Dimitrios Soudris", "Francky Catthoor"], "year": 2010, "MAG papers": [{"PaperId": 1998193903, "PaperTitle": "a framework for automatic parallelization static and dynamic memory optimization in mpsoc platforms", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"katholieke universiteit leuven": 4.0, "national technical university of athens": 3.0}}], "source": "ES"}, {"DBLP title": "Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency.", "DBLP authors": ["Vinay K. Chippa", "Debabrata Mohapatra", "Anand Raghunathan", "Kaushik Roy", "Srimat T. Chakradhar"], "year": 2010, "MAG papers": [{"PaperId": 2156425544, "PaperTitle": "scalable effort hardware design exploiting algorithmic resilience for energy efficiency", "Year": 2010, "CitationCount": 146, "EstimatedCitation": 217, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "Parallel program performance modeling for runtime optimization of multi-algorithm circuit simulation.", "DBLP authors": ["Xiaoji Ye", "Peng Li"], "year": 2010, "MAG papers": [{"PaperId": 2028582549, "PaperTitle": "parallel program performance modeling for runtime optimization of multi algorithm circuit simulation", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Separatrices in high-dimensional state space: system-theoretical tangent computation and application to SRAM dynamic stability analysis.", "DBLP authors": ["Yong Zhang", "Peng Li", "Garng M. Huang"], "year": 2010, "MAG papers": [{"PaperId": 2059095235, "PaperTitle": "separatrices in high dimensional state space system theoretical tangent computation and application to sram dynamic stability analysis", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "A robust periodic arnoldi shooting algorithm for efficient analysis of large-scale RF/MM ICs.", "DBLP authors": ["Xuexin Liu", "Hao Yu", "Sheldon X.-D. Tan"], "year": 2010, "MAG papers": [{"PaperId": 2036296646, "PaperTitle": "a robust periodic arnoldi shooting algorithm for efficient analysis of large scale rf mm ics", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"nanyang technological university": 1.0, "university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "Distributed task migration for thermal management in many-core systems.", "DBLP authors": ["Yang Ge", "Parth Malani", "Qinru Qiu"], "year": 2010, "MAG papers": [{"PaperId": 2006645291, "PaperTitle": "distributed task migration for thermal management in many core systems", "Year": 2010, "CitationCount": 100, "EstimatedCitation": 144, "Affiliations": {"state university of new york system": 3.0}}], "source": "ES"}, {"DBLP title": "Thermal aware task sequencing on embedded processors.", "DBLP authors": ["Sushu Zhang", "Karam S. Chatha"], "year": 2010, "MAG papers": [{"PaperId": 2088056325, "PaperTitle": "thermal aware task sequencing on embedded processors", "Year": 2010, "CitationCount": 36, "EstimatedCitation": 58, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "A framework for optimizing thermoelectric active cooling systems.", "DBLP authors": ["Jieyi Long", "Seda Ogrenci Memik"], "year": 2010, "MAG papers": [{"PaperId": 2036228695, "PaperTitle": "a framework for optimizing thermoelectric active cooling systems", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"northwestern university": 2.0}}], "source": "ES"}, {"DBLP title": "Eyecharts: constructive benchmarking of gate sizing heuristics.", "DBLP authors": ["Puneet Gupta", "Andrew B. Kahng", "Amarnath Kasibhatla", "Puneet Sharma"], "year": 2010, "MAG papers": [{"PaperId": 2051485741, "PaperTitle": "eyecharts constructive benchmarking of gate sizing heuristics", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california los angeles": 2.0, "freescale semiconductor": 1.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Detecting tangled logic structures in VLSI netlists.", "DBLP authors": ["Tanuj Jindal", "Charles J. Alpert", "Jiang Hu", "Zhuo Li", "Gi-Joon Nam", "Charles B. Winn"], "year": 2010, "MAG papers": [{"PaperId": 2096117010, "PaperTitle": "detecting tangled logic structures in vlsi netlists", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ibm": 4.0, "texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Lattice-based computation of Boolean functions.", "DBLP authors": ["Mustafa Altun", "Marc D. Riedel"], "year": 2010, "MAG papers": [{"PaperId": 2080423274, "PaperTitle": "lattice based computation of boolean functions", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "A novel optimal single constant multiplication algorithm.", "DBLP authors": ["Jason Thong", "Nicola Nicolici"], "year": 2010, "MAG papers": [{"PaperId": 2050784420, "PaperTitle": "a novel optimal single constant multiplication algorithm", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"mcmaster university": 2.0}}], "source": "ES"}, {"DBLP title": "Synchronization of washing operations with droplet routing for cross-contamination avoidance in digital microfluidic biochips.", "DBLP authors": ["Yang Zhao", "Krishnendu Chakrabarty"], "year": 2010, "MAG papers": [{"PaperId": 2097972685, "PaperTitle": "synchronization of washing operations with droplet routing for cross contamination avoidance in digital microfluidic biochips", "Year": 2010, "CitationCount": 35, "EstimatedCitation": 56, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Cross-contamination aware design methodology for pin-constrained digital microfluidic biochips.", "DBLP authors": ["Cliff Chiung-Yu Lin", "Yao-Wen Chang"], "year": 2010, "MAG papers": [{"PaperId": 2157791749, "PaperTitle": "cross contamination aware design methodology for pin constrained digital microfluidic biochips", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Reducing the number of lines in reversible circuits.", "DBLP authors": ["Robert Wille", "Mathias Soeken", "Rolf Drechsler"], "year": 2010, "MAG papers": [{"PaperId": 2058967095, "PaperTitle": "reducing the number of lines in reversible circuits", "Year": 2010, "CitationCount": 55, "EstimatedCitation": 71, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "Synthesis of the optimal 4-bit reversible circuits.", "DBLP authors": ["Oleg Golubitsky", "Sean M. Falconer", "Dmitri Maslov"], "year": 2010, "MAG papers": [{"PaperId": 2949605446, "PaperTitle": "synthesis of the optimal 4 bit reversible circuits", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of waterloo": 1.0, "google": 1.0, "stanford university": 1.0}}, {"PaperId": 1975989874, "PaperTitle": "synthesis of the optimal 4 bit reversible circuits", "Year": 2010, "CitationCount": 54, "EstimatedCitation": 82, "Affiliations": {"google": 1.0, "university of waterloo": 1.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "DBLP authors": ["Yiyuan Xie", "Mahdi Nikdast", "Jiang Xu", "Wei Zhang", "Qi Li", "Xiaowen Wu", "Yaoyao Ye", "Xuan Wang", "Weichen Liu"], "year": 2010, "MAG papers": [{"PaperId": 2093081916, "PaperTitle": "crosstalk noise and bit error rate analysis for optical network on chip", "Year": 2010, "CitationCount": 77, "EstimatedCitation": 120, "Affiliations": {"hong kong university of science and technology": 8.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Parallel multigrid preconditioning on graphics processing units (GPUs) for robust power grid analysis.", "DBLP authors": ["Zhuo Feng", "Zhiyu Zeng"], "year": 2010, "MAG papers": [{"PaperId": 1972462303, "PaperTitle": "parallel multigrid preconditioning on graphics processing units gpus for robust power grid analysis", "Year": 2010, "CitationCount": 41, "EstimatedCitation": 61, "Affiliations": {"texas a m university": 1.0, "michigan technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Stochastic dominant singular vectors method for variation-aware extraction.", "DBLP authors": ["Tarek A. El-Moselhy", "Luca Daniel"], "year": 2010, "MAG papers": [{"PaperId": 2095731867, "PaperTitle": "stochastic dominant singular vectors method for variation aware extraction", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Closed-form modeling of layout-dependent mechanical stress.", "DBLP authors": ["Vivek Joshi", "Valeriy Sukharev", "Andres Torres", "Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw"], "year": 2010, "MAG papers": [{"PaperId": 1987176210, "PaperTitle": "closed form modeling of layout dependent mechanical stress", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of michigan": 3.0, "ibm": 1.0, "mentor graphics": 2.0}}], "source": "ES"}, {"DBLP title": "Generating parametric models from tabulated data.", "DBLP authors": ["Sanda Lefteriu", "Jan Mohring"], "year": 2010, "MAG papers": [{"PaperId": 2060246371, "PaperTitle": "generating parametric models from tabulated data", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"rice university": 1.0}}], "source": "ES"}, {"DBLP title": "MFTI: matrix-format tangential interpolation for modeling multi-port systems.", "DBLP authors": ["Yuanzhe Wang", "Chi-Un Lei", "Grantham K. H. Pang", "Ngai Wong"], "year": 2010, "MAG papers": [{"PaperId": 2155970503, "PaperTitle": "mfti matrix format tangential interpolation for modeling multi port systems", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of hong kong": 4.0}}], "source": "ES"}, {"DBLP title": "A universal state-of-charge algorithm for batteries.", "DBLP authors": ["Bingjun Xiao", "Yiyu Shi", "Lei He"], "year": 2010, "MAG papers": [{"PaperId": 2074303121, "PaperTitle": "a universal state of charge algorithm for batteries", "Year": 2010, "CitationCount": 45, "EstimatedCitation": 73, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "A complete design-flow for the generation of ultra low-power WSN node architectures based on micro-tasking.", "DBLP authors": ["Muhammad Adeel Pasha", "Steven Derrien", "Olivier Sentieys"], "year": 2010, "MAG papers": [{"PaperId": 2032117691, "PaperTitle": "a complete design flow for the generation of ultra low power wsn node architectures based on micro tasking", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of rennes": 3.0}}], "source": "ES"}, {"DBLP title": "Stacking SRAM banks for ultra low power standby mode operation.", "DBLP authors": ["Adam C. Cabe", "Zhenyu Qi", "Mircea R. Stan"], "year": 2010, "MAG papers": [{"PaperId": 2019971949, "PaperTitle": "stacking sram banks for ultra low power standby mode operation", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of virginia": 3.0}}], "source": "ES"}, {"DBLP title": "PreDVS: preemptive dynamic voltage scaling for real-time systems using approximation scheme.", "DBLP authors": ["Weixun Wang", "Prabhat Mishra"], "year": 2010, "MAG papers": [{"PaperId": 2003841907, "PaperTitle": "predvs preemptive dynamic voltage scaling for real time systems using approximation scheme", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "In-situ characterization and extraction of SRAM variability.", "DBLP authors": ["Srivatsan Chellappa", "Jia Ni", "Xiaoyin Yao", "Nathan D. Hindman", "Jyothi Velamala", "Min Chen", "Yu Cao", "Lawrence T. Clark"], "year": 2010, "MAG papers": [{"PaperId": 2004982717, "PaperTitle": "in situ characterization and extraction of sram variability", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"arizona state university": 8.0}}], "source": "ES"}, {"DBLP title": "A holistic approach for statistical SRAM analysis.", "DBLP authors": ["Paul Zuber", "Petr Dobrovoln\u00fd", "Miguel Miranda"], "year": 2010, "MAG papers": [{"PaperId": 2041230794, "PaperTitle": "a holistic approach for statistical sram analysis", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"katholieke universiteit leuven": 3.0}}], "source": "ES"}, {"DBLP title": "Clock tree synthesis with pre-bond testability for 3D stacked IC designs.", "DBLP authors": ["Tak-Yung Kim", "Taewhan Kim"], "year": 2010, "MAG papers": [{"PaperId": 1979936813, "PaperTitle": "clock tree synthesis with pre bond testability for 3d stacked ic designs", "Year": 2010, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient phase detector connection structure for the skew synchronization system.", "DBLP authors": ["Yu-Chien Kao", "Hsuan-Ming Chou", "Kun-Ting Tsai", "Shih-Chieh Chang"], "year": 2010, "MAG papers": [{"PaperId": 2157538032, "PaperTitle": "an efficient phase detector connection structure for the skew synchronization system", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "Cyber-physical systems: the next computing revolution.", "DBLP authors": ["Ragunathan Rajkumar", "Insup Lee", "Lui Sha", "John A. Stankovic"], "year": 2010, "MAG papers": [{"PaperId": 2149713648, "PaperTitle": "cyber physical systems the next computing revolution", "Year": 2010, "CitationCount": 1043, "EstimatedCitation": 1818, "Affiliations": {"carnegie mellon university": 1.0, "university of pennsylvania": 1.0, "university of illinois at urbana champaign": 1.0, "university of virginia": 1.0}}], "source": "ES"}, {"DBLP title": "CPS foundations.", "DBLP authors": ["Edward A. Lee"], "year": 2010, "MAG papers": [{"PaperId": 2293702630, "PaperTitle": "cps foundations", "Year": 2010, "CitationCount": 208, "EstimatedCitation": 315, "Affiliations": {"university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Medical cyber physical systems.", "DBLP authors": ["Insup Lee", "Oleg Sokolsky"], "year": 2010, "MAG papers": [{"PaperId": 2037031363, "PaperTitle": "medical cyber physical systems", "Year": 2010, "CitationCount": 136, "EstimatedCitation": 197, "Affiliations": {"university of pennsylvania": 2.0}}], "source": "ES"}, {"DBLP title": "Cyber-physical energy systems: focus on smart buildings.", "DBLP authors": ["Jan Kleissl", "Yuvraj Agarwal"], "year": 2010, "MAG papers": [{"PaperId": 2012645343, "PaperTitle": "cyber physical energy systems focus on smart buildings", "Year": 2010, "CitationCount": 92, "EstimatedCitation": 135, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Scalable specification mining for verification and diagnosis.", "DBLP authors": ["Wenchao Li", "Alessandro Forin", "Sanjit A. Seshia"], "year": 2010, "MAG papers": [{"PaperId": 2147556214, "PaperTitle": "scalable specification mining for verification and diagnosis", "Year": 2010, "CitationCount": 85, "EstimatedCitation": 121, "Affiliations": {"university of california berkeley": 2.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Distributed time, conservative parallel logic simulation on GPUs.", "DBLP authors": ["Bo D. Wang", "Yuhao Zhu", "Yangdong Deng"], "year": 2010, "MAG papers": [{"PaperId": 2151250761, "PaperTitle": "distributed time conservative parallel logic simulation on gpus", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"tsinghua university": 2.0, "beihang university": 1.0}}], "source": "ES"}, {"DBLP title": "An efficient test vector generation for checking analog/mixed-signal functional models.", "DBLP authors": ["ByongChan Lim", "Jaeha Kim", "Mark A. Horowitz"], "year": 2010, "MAG papers": [{"PaperId": 2007333924, "PaperTitle": "an efficient test vector generation for checking analog mixed signal functional models", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"seoul national university": 1.0, "stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent.", "DBLP authors": ["Aritra Hazra", "Srobona Mitra", "Pallab Dasgupta", "Ajit Pal", "Debabrata Bagchi", "Kaustav Guha"], "year": 2010, "MAG papers": [{"PaperId": 2151494804, "PaperTitle": "leveraging upf extracted assertions for modeling and formal verification of architectural power intent", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"indian institute of technology kharagpur": 4.0, "synopsys": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient simulation of oscillatory combinational loops.", "DBLP authors": ["Morteza Fayyazi", "Laurent Kirsch"], "year": 2010, "MAG papers": [{"PaperId": 2119668931, "PaperTitle": "efficient simulation of oscillatory combinational loops", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"mentor graphics": 2.0}}], "source": "ES"}, {"DBLP title": "Transistor sizing of custom high-performance digital circuits with parametric yield considerations.", "DBLP authors": ["Daniel K. Beece", "Jinjun Xiong", "Chandu Visweswariah", "Vladimir Zolotov", "Yifang Liu"], "year": 2010, "MAG papers": [{"PaperId": 2039490436, "PaperTitle": "transistor sizing of custom high performance digital circuits with parametric yield considerations", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"ibm": 4.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "RDE-based transistor-level gate simulation for statistical static timing analysis.", "DBLP authors": ["Qin Tang", "Amir Zjajo", "Michel Berkelaar", "Nick van der Meijs"], "year": 2010, "MAG papers": [{"PaperId": 2086855053, "PaperTitle": "rde based transistor level gate simulation for statistical static timing analysis", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"delft university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Efficient smart monte carlo based SSTA on graphics processing units with improved resource utilization.", "DBLP authors": ["Vineeth Veetil", "Yung-Hsu Chang", "Dennis Sylvester", "David T. Blaauw"], "year": 2010, "MAG papers": [{"PaperId": 2071225775, "PaperTitle": "efficient smart monte carlo based ssta on graphics processing units with improved resource utilization", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Static timing analysis for flexible TFT circuits.", "DBLP authors": ["Chao-Hsuan Hsu", "Chester Liu", "En-Hua Ma", "James Chien-Mo Li"], "year": 2010, "MAG papers": [{"PaperId": 2024558115, "PaperTitle": "static timing analysis for flexible tft circuits", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "TSV stress aware timing analysis with applications to 3D-IC layout optimization.", "DBLP authors": ["Jae-Seok Yang", "Krit Athikulwongse", "Young-Joon Lee", "Sung Kyu Lim", "David Z. Pan"], "year": 2010, "MAG papers": [{"PaperId": 2126084661, "PaperTitle": "tsv stress aware timing analysis with applications to 3d ic layout optimization", "Year": 2010, "CitationCount": 94, "EstimatedCitation": 142, "Affiliations": {"georgia institute of technology": 3.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "A system for online power prediction in virtualized environments using Gaussian mixture models.", "DBLP authors": ["Gaurav Dhiman", "Kresimir Mihic", "Tajana Rosing"], "year": 2010, "MAG papers": [{"PaperId": 2120950438, "PaperTitle": "a system for online power prediction in virtualized environments using gaussian mixture models", "Year": 2010, "CitationCount": 89, "EstimatedCitation": 132, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Performance and power modeling in a multi-programmed multi-core environment.", "DBLP authors": ["Xi Chen", "Chi Xu", "Robert P. Dick", "Zhuoqing Morley Mao"], "year": 2010, "MAG papers": [{"PaperId": 2032671255, "PaperTitle": "performance and power modeling in a multi programmed multi core environment", "Year": 2010, "CitationCount": 38, "EstimatedCitation": 59, "Affiliations": {"university of michigan": 3.0, "university of minnesota": 1.0}}], "source": "ES"}, {"DBLP title": "Reliability aware power management for dual-processor real-time embedded systems.", "DBLP authors": ["Ranjani Sridharan", "Rabi N. Mahapatra"], "year": 2010, "MAG papers": [{"PaperId": 2130540456, "PaperTitle": "reliability aware power management for dual processor real time embedded systems", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Recovery-driven design: a power minimization methodology for error-tolerant processor modules.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Rakesh Kumar", "John Sartori"], "year": 2010, "MAG papers": [{"PaperId": 2167037406, "PaperTitle": "recovery driven design a power minimization methodology for error tolerant processor modules", "Year": 2010, "CitationCount": 40, "EstimatedCitation": 64, "Affiliations": {"university of california san diego": 2.0, "university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Tradeoff analysis and optimization of power delivery networks with on-chip voltage regulation.", "DBLP authors": ["Zhiyu Zeng", "Xiaoji Ye", "Zhuo Feng", "Peng Li"], "year": 2010, "MAG papers": [{"PaperId": 2095813283, "PaperTitle": "tradeoff analysis and optimization of power delivery networks with on chip voltage regulation", "Year": 2010, "CitationCount": 55, "EstimatedCitation": 70, "Affiliations": {"texas a m university": 3.0, "michigan technological university": 1.0}}], "source": "ES"}, {"DBLP title": "An efficient dual algorithm for vectorless power grid verification under linear current constraints.", "DBLP authors": ["Xuanxing Xiong", "Jia Wang"], "year": 2010, "MAG papers": [{"PaperId": 2136030309, "PaperTitle": "an efficient dual algorithm for vectorless power grid verification under linear current constraints", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"illinois institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Parallel hierarchical cross entropy optimization for on-chip decap budgeting.", "DBLP authors": ["Xueqian Zhao", "Yonghe Guo", "Zhuo Feng", "Shiyan Hu"], "year": 2010, "MAG papers": [{"PaperId": 2091554407, "PaperTitle": "parallel hierarchical cross entropy optimization for on chip decap budgeting", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"michigan technological university": 4.0}}], "source": "ES"}, {"DBLP title": "SRAM-based NBTI/PBTI sensor system design.", "DBLP authors": ["Zhenyu Qi", "Jiajing Wang", "Adam C. Cabe", "Stuart N. Wooters", "Travis N. Blalock", "Benton H. Calhoun", "Mircea R. Stan"], "year": 2010, "MAG papers": [{"PaperId": 2011920948, "PaperTitle": "sram based nbti pbti sensor system design", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of virginia": 7.0}}], "source": "ES"}, {"DBLP title": "A statistical simulation method for reliability analysis of SRAM core-cells.", "DBLP authors": ["Renan Alves Fonseca", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Nabil Badereddine"], "year": 2010, "MAG papers": [{"PaperId": 1970248392, "PaperTitle": "a statistical simulation method for reliability analysis of sram core cells", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of montpellier": 6.0, "infineon technologies": 1.0}}], "source": "ES"}, {"DBLP title": "Stochastic computation.", "DBLP authors": ["Naresh R. Shanbhag", "Rami A. Abdallah", "Rakesh Kumar", "Douglas L. Jones"], "year": 2010, "MAG papers": [{"PaperId": 2296253867, "PaperTitle": "stochastic computation", "Year": 2010, "CitationCount": 139, "EstimatedCitation": 193, "Affiliations": {"university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Best-effort computing: re-thinking parallel software and hardware.", "DBLP authors": ["Srimat T. Chakradhar", "Anand Raghunathan"], "year": 2010, "MAG papers": [{"PaperId": 2003957094, "PaperTitle": "best effort computing re thinking parallel software and hardware", "Year": 2010, "CitationCount": 86, "EstimatedCitation": 133, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware that produces bounded rather than exact results.", "DBLP authors": ["Melvin A. Breuer"], "year": 2010, "MAG papers": [{"PaperId": 2088706828, "PaperTitle": "hardware that produces bounded rather than exact results", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Impact of process variations on emerging memristor.", "DBLP authors": ["Dimin Niu", "Yiran Chen", "Cong Xu", "Yuan Xie"], "year": 2010, "MAG papers": [{"PaperId": 1998385236, "PaperTitle": "impact of process variations on emerging memristor", "Year": 2010, "CitationCount": 100, "EstimatedCitation": 139, "Affiliations": {"pennsylvania state university": 3.0, "seagate technology": 1.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable multi-function logic based on graphene P-N junctions.", "DBLP authors": ["Sansiri Tanachutiwat", "Ji Ung Lee", "Wei Wang", "Chun Yung Sung"], "year": 2010, "MAG papers": [{"PaperId": 2085803561, "PaperTitle": "reconfigurable multi function logic based on graphene p n junctions", "Year": 2010, "CitationCount": 41, "EstimatedCitation": 66, "Affiliations": {"state university of new york system": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement.", "DBLP authors": ["Jie Zhang", "Shashikanth Bobba", "Nishant Patil", "Albert Lin", "H.-S. Philip Wong", "Giovanni De Micheli", "Subhasish Mitra"], "year": 2010, "MAG papers": [{"PaperId": 2120657398, "PaperTitle": "carbon nanotube correlation promising opportunity for cnfet circuit yield enhancement", "Year": 2010, "CitationCount": 47, "EstimatedCitation": 67, "Affiliations": {"stanford university": 5.0, "ecole polytechnique federale de lausanne": 2.0}}], "source": "ES"}, {"DBLP title": "Design and analysis of compact ultra energy-efficient logic gates using laterally-actuated double-electrode NEMS.", "DBLP authors": ["Hamed F. Dadgour", "Muhammad M. Hussain", "Casey Smith", "Kaustav Banerjee"], "year": 2010, "MAG papers": [{"PaperId": 2098417747, "PaperTitle": "design and analysis of compact ultra energy efficient logic gates using laterally actuated double electrode nems", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of california santa barbara": 2.0, "king abdullah university of science and technology": 1.0, "sematech": 1.0}}], "source": "ES"}, {"DBLP title": "Toward efficient large-scale performance modeling of integrated circuits via multi-mode/multi-corner sparse regression.", "DBLP authors": ["Wangyang Zhang", "Tsung-Hao Chen", "Ming Yuan Ting", "Xin Li"], "year": 2010, "MAG papers": [{"PaperId": 1983837873, "PaperTitle": "toward efficient large scale performance modeling of integrated circuits via multi mode multi corner sparse regression", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"mentor graphics": 3.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Behavior-level yield enhancement approach for large-scaled analog circuits.", "DBLP authors": ["Chin-Cheng Kuo", "Yen-Lung Chen", "I-Ching Tsai", "Li-Yu Chan", "Chien-Nan Jimmy Liu"], "year": 2010, "MAG papers": [{"PaperId": 2046098908, "PaperTitle": "behavior level yield enhancement approach for large scaled analog circuits", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national central university": 5.0}}], "source": "ES"}, {"DBLP title": "Generation of yield-embedded Pareto-front for simultaneous optimization of yield and performances.", "DBLP authors": ["Yu Liu", "Masato Yoshioka", "Katsumi Homma", "Toshiyuki Shibuya", "Yuzi Kanazawa"], "year": 2010, "MAG papers": [{"PaperId": 2003010595, "PaperTitle": "generation of yield embedded pareto front for simultaneous optimization of yield and performances", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"fujitsu": 5.0}}], "source": "ES"}, {"DBLP title": "Pareto sampling: choosing the right weights by derivative pursuit.", "DBLP authors": ["Amith Singhee", "Pamela Castalino"], "year": 2010, "MAG papers": [{"PaperId": 2022418420, "PaperTitle": "pareto sampling choosing the right weights by derivative pursuit", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "An error tolerance scheme for 3D CMOS imagers.", "DBLP authors": ["Hsiu-Ming Chang", "Jiun-Lang Huang", "Ding-Ming Kwai", "Kwang-Ting (Tim) Cheng", "Cheng-Wen Wu"], "year": 2010, "MAG papers": [{"PaperId": 2163896844, "PaperTitle": "an error tolerance scheme for 3d cmos imagers", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"industrial technology research institute": 2.0, "university of california santa barbara": 2.0, "national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "Fast identification of operating current for toggle MRAM by spiral search.", "DBLP authors": ["Sheng-Hung Wang", "Ching-Yi Chen", "Cheng-Wen Wu"], "year": 2010, "MAG papers": [{"PaperId": 2159969538, "PaperTitle": "fast identification of operating current for toggle mram by spiral search", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Exploiting reconfigurability for low-cost in-situ test and monitoring of digital PLLs.", "DBLP authors": ["Leyi Yin", "Peng Li"], "year": 2010, "MAG papers": [{"PaperId": 2158341455, "PaperTitle": "exploiting reconfigurability for low cost in situ test and monitoring of digital plls", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "On-die power grids: the missing link.", "DBLP authors": ["Eli Chiprout"], "year": 2010, "MAG papers": [{"PaperId": 1979792996, "PaperTitle": "on die power grids the missing link", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"intel": 1.0}}], "source": "ES"}]