
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010731                       # Number of seconds simulated
sim_ticks                                 10730579750                       # Number of ticks simulated
final_tick                                10730579750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  38207                       # Simulator instruction rate (inst/s)
host_op_rate                                    59210                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               73501785                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661124                       # Number of bytes of host memory used
host_seconds                                   145.99                       # Real time elapsed on the host
sim_insts                                     5577907                       # Number of instructions simulated
sim_ops                                       8644101                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           250                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  10730579750                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           51840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        30021248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            30073088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        51840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          51840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        30336                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            30336                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              810                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           469082                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               469892                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           474                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 474                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4831053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data         2797728427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             2802559480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4831053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4831053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         2827061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               2827061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         2827061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4831053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data        2797728427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            2805386540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       474.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    469073.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000076875750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            28                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            28                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               773893                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 420                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       469892                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         474                       # Number of write requests accepted
system.mem_ctrl.readBursts                     469892                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       474                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                30072512                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      576                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    28672                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 30073088                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 30336                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              29361                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              29418                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              29652                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              29082                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              29275                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              29421                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              29426                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              29499                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              29368                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              29298                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             29473                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             29349                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             29288                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             29296                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             29282                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             29395                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 85                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                116                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 70                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 16                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 91                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 35                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                33                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    10730490750                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 469892                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   474                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    51220                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                   126223                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                   173604                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                   118809                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       23                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      19                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      31                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       443233                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean      67.908012                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     66.501939                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev     22.651161                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127        420445     94.86%     94.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        22184      5.01%     99.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          370      0.08%     99.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           74      0.02%     99.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           44      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           25      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            8      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           77      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        443233                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      298.928571                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     172.132915                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     623.596613                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127              8     28.57%     28.57% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           15     53.57%     82.14% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            3     10.71%     92.86% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::896-1023            1      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3328-3455            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             28                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                28    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             28                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        51840                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     30020672                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        28672                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 4831053.047250312753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 2797674748.188698768616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 2671989.833540913649                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          810                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       469082                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          474                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     25441250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  26505708000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks   2923736000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31408.95                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     56505.49                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   6168219.41                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                   17720843000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat              26531149250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                  2349415000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      37713.31                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 56463.31                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                       2802.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          2.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    2802.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       2.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         21.92                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                     21.89                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.02                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        3.36                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.73                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     26734                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      358                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                   5.69                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 75.53                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       22813.07                       # Average gap between requests
system.mem_ctrl.pageHitRate                      5.76                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                1583109360                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                 841423605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy               1678856760                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                 2166300                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          846973920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy            3619000680                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              17327040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       1250392470                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          2674080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              9841924215                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             917.184760                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2749658000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       4296250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      358280000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      6954250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     7618314500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   2742734750                       # Time in different power states
system.mem_ctrl_1.actEnergy                1581617100                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                 840645630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy               1676107860                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                  172260                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          846973920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy            3620195400                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              17822400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       1246969620                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          4055040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              9834559230                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             916.498405                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            2745796500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5650500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      358280000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     10538500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     7620725000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   2735385750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  10730579750                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530798                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530798                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2768                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527917                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1448                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                356                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527917                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508273                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19644                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1823                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10730579750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4394611                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13345                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439228                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            76                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 4000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10730579750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10730579750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17635                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           117                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     10730579750                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         42922320                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              54633                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5658633                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530798                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509721                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      42761454                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5640                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        236                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           642                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17591                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1130                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           42819875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.205395                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.189774                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 41274410     96.39%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   261144      0.61%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   109667      0.26%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    71690      0.17%     97.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    67387      0.16%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    66026      0.15%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    72558      0.17%     97.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   111526      0.26%     98.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   785467      1.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             42819875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.012366                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.131834                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   347596                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              41369621                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    434550                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                665288                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2820                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8770653                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2820                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   577598                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                39968203                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5849                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    619556                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1645849                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8760093                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1245144                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11416                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1809                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  39005                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16312423                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20162707                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13394083                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11684                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177462                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   134961                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             63                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5279516                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534817                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16048                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1079                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              573                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8740440                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  87                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12572086                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               672                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           96425                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       139142                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             60                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      42819875                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.293604                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.890470                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            36830628     86.01%     86.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3119816      7.29%     93.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              912954      2.13%     95.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              645722      1.51%     96.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              889604      2.08%     99.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              405494      0.95%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                8846      0.02%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4254      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2557      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        42819875                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2677      0.53%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 498402     99.37%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   412      0.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                10      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               15      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2200      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8155895     64.87%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   22      0.00%     64.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1172      0.01%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 160      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  379      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  805      0.01%     64.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     64.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  951      0.01%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 609      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                202      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4394451     34.95%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13426      0.11%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1426      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            382      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12572086                       # Type of FU issued
system.cpu.iq.rate                           0.292903                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      501547                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.039894                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           68456206                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8826956                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8693585                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10060                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10040                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4557                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               13066393                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5040                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2477                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14544                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6290                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       3865161                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2820                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  101458                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 10160                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8740527                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               160                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534817                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16048                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 63                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    803                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  9085                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             48                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            736                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2760                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3496                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12566652                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4394585                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5434                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      4407926                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518611                       # Number of branches executed
system.cpu.iew.exec_stores                      13341                       # Number of stores executed
system.cpu.iew.exec_rate                     0.292777                       # Inst execution rate
system.cpu.iew.wb_sent                        8699521                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8698142                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6889859                       # num instructions producing a value
system.cpu.iew.wb_consumers                  11070973                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.202648                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.622335                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           96525                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2788                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     42805162                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.201941                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.218840                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     41271857     96.42%     96.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       502663      1.17%     97.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7871      0.02%     97.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         7001      0.02%     97.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2942      0.01%     97.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2350      0.01%     97.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          927      0.00%     97.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          795      0.00%     97.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1008756      2.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     42805162                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577907                       # Number of instructions committed
system.cpu.commit.committedOps                8644101                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530031                       # Number of memory references committed
system.cpu.commit.loads                        520273                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641214                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109862     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519611      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9422      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644101                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1008756                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     50537032                       # The number of ROB reads
system.cpu.rob.rob_writes                    17496125                       # The number of ROB writes
system.cpu.timesIdled                             620                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          102445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577907                       # Number of Instructions Simulated
system.cpu.committedOps                       8644101                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.695058                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.695058                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.129954                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.129954                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 21019056                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8164197                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7160                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3788                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5101932                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068745                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5449923                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10730579750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.709834                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              531849                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            499944                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.063817                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            152750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.709834                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998867                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998867                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1572540                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1572540                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10730579750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        22617                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           22617                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9288                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9288                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        31905                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            31905                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        31905                       # number of overall hits
system.cpu.dcache.overall_hits::total           31905                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       503923                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        503923                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          470                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       504393                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         504393                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       504393                       # number of overall misses
system.cpu.dcache.overall_misses::total        504393                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  42834347500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  42834347500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28215750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28215750                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  42862563250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42862563250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  42862563250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42862563250                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526540                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526540                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536298                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536298                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536298                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536298                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.957046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.957046                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.048166                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048166                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.940509                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.940509                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.940509                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.940509                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 85001.771104                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85001.771104                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60033.510638                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60033.510638                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84978.505352                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84978.505352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84978.505352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84978.505352                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     41580507                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            498252                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    83.452765                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          709                       # number of writebacks
system.cpu.dcache.writebacks::total               709                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4445                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4445                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4449                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4449                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4449                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4449                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       499478                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       499478                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          466                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          466                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       499944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       499944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       499944                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       499944                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  42378854250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  42378854250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     27747000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     27747000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  42406601250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42406601250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  42406601250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  42406601250                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.948604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.948604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.047756                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047756                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.932213                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.932213                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.932213                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.932213                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84846.288025                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84846.288025                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59542.918455                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59542.918455                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84822.702643                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84822.702643                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84822.702643                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84822.702643                       # average overall mshr miss latency
system.cpu.dcache.replacements                 499688                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10730579750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.791699                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17261                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1009                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.107037                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             74000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.791699                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999186                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999186                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          198                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             36191                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            36191                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10730579750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16252                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16252                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16252                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16252                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16252                       # number of overall hits
system.cpu.icache.overall_hits::total           16252                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1339                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1339                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1339                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1339                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1339                       # number of overall misses
system.cpu.icache.overall_misses::total          1339                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71151248                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71151248                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     71151248                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71151248                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71151248                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71151248                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17591                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17591                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17591                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17591                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17591                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17591                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076118                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.076118                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076118                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.076118                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076118                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.076118                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53137.601195                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53137.601195                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53137.601195                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53137.601195                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53137.601195                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53137.601195                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          678                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          330                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          330                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          330                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          330                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          330                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          330                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1009                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1009                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1009                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1009                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1009                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1009                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53777998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53777998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53777998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53777998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53777998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53777998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.057359                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.057359                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.057359                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.057359                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.057359                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.057359                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53298.313181                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53298.313181                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53298.313181                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53298.313181                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53298.313181                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53298.313181                       # average overall mshr miss latency
system.cpu.icache.replacements                    753                       # number of replacements
system.l2bus.snoop_filter.tot_requests        1001394                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       500443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              256                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          256                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  10730579750                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              500487                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1183                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            965054                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                466                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               466                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         500487                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2771                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1499576                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 1502347                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        64576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     32041792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 32106368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            465796                       # Total snoops (count)
system.l2bus.snoopTraffic                       30336                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             966749                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000280                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.016740                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   966478     99.97%     99.97% # Request fanout histogram
system.l2bus.snoop_fanout::1                      271      0.03%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               966749                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            250703000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              756750                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           374958000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               3.5                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  10730579750                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4067.221575                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1001323                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               469892                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.130964                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst     8.695369                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4058.526206                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.002123                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.990851                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.992974                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          409                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         3242                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          445                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              8480940                       # Number of tag accesses
system.l2cache.tags.data_accesses             8480940                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  10730579750                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          709                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          709                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           41                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               41                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          199                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        30821                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        31020                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             199                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           30862                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               31061                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            199                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          30862                       # number of overall hits
system.l2cache.overall_hits::total              31061                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          425                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            425                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          810                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data       468657                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       469467                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           810                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        469082                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            469892                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          810                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       469082                       # number of overall misses
system.l2cache.overall_misses::total           469892                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     27177500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     27177500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     51968750                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  41840930000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  41892898750                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     51968750                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  41868107500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  41920076250                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     51968750                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  41868107500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  41920076250                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          709                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          709                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          466                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          466                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1009                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       499478                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       500487                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1009                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       499944                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          500953                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1009                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       499944                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         500953                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.912017                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.912017                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.802775                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.938294                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.938020                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.802775                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.938269                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.937996                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.802775                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.938269                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.937996                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 63947.058824                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 63947.058824                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64158.950617                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 89278.363494                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 89235.023441                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 64158.950617                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 89255.412700                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 89212.151409                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64158.950617                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 89255.412700                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 89212.151409                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            474                       # number of writebacks
system.l2cache.writebacks::total                  474                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::.writebacks           58                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           58                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu.data          425                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          425                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          810                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data       468657                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       469467                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          810                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       469082                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       469892                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          810                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       469082                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       469892                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     25052500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     25052500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     47918750                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  39497645000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  39545563750                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     47918750                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  39522697500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  39570616250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     47918750                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  39522697500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  39570616250                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.912017                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.912017                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.802775                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.938294                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.938020                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.802775                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.938269                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.937996                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.802775                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.938269                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.937996                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58947.058824                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58947.058824                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59158.950617                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84278.363494                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84235.023441                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59158.950617                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 84255.412700                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 84212.151409                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59158.950617                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 84255.412700                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 84212.151409                       # average overall mshr miss latency
system.l2cache.replacements                    465796                       # number of replacements
system.membus.snoop_filter.tot_requests        935489                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       465599                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  10730579750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             469467                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          474                       # Transaction distribution
system.membus.trans_dist::CleanEvict           465123                       # Transaction distribution
system.membus.trans_dist::ReadExReq               425                       # Transaction distribution
system.membus.trans_dist::ReadExResp              425                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        469467                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port      1405381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total      1405381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1405381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     30103424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     30103424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30103424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            469892                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  469892    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              469892                       # Request fanout histogram
system.membus.reqLayer2.occupancy           234346250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          587365000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              5.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
