// Seed: 4291309471
module module_0 (
    input  uwire id_0
    , id_7,
    input  tri0  id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  tri0  id_4,
    output wand  id_5
);
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wor id_5,
    output tri0 id_6,
    output wire id_7,
    input wand id_8,
    output wor id_9,
    input tri0 id_10,
    input wire id_11,
    output supply0 id_12,
    input tri id_13,
    input tri1 id_14
    , id_24, id_25,
    output uwire id_15,
    input wire id_16,
    input wand id_17,
    input tri0 id_18,
    output supply0 id_19,
    inout supply1 id_20,
    output tri1 id_21,
    input wor id_22
);
  assign id_9 = 1;
  xor primCall (
      id_12,
      id_17,
      id_11,
      id_25,
      id_0,
      id_3,
      id_22,
      id_24,
      id_16,
      id_10,
      id_13,
      id_20,
      id_5,
      id_8,
      id_2,
      id_14,
      id_1
  );
  module_0 modCall_1 (
      id_20,
      id_1,
      id_3,
      id_8,
      id_22,
      id_12
  );
  assign modCall_1.id_2 = 0;
endmodule
