============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s213_1
  Generated on:           Jun 29 2014  11:53:10 PM
  Module:                 multiplier_top
  Technology library:     slow 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

/designs/multiplier_top/ports_in/multiplicand[0]
/designs/multiplier_top/ports_in/multiplicand[10]
/designs/multiplier_top/ports_in/multiplicand[11]
/designs/multiplier_top/ports_in/multiplicand[12]
/designs/multiplier_top/ports_in/multiplicand[13]
/designs/multiplier_top/ports_in/multiplicand[14]
/designs/multiplier_top/ports_in/multiplicand[15]
/designs/multiplier_top/ports_in/multiplicand[16]
/designs/multiplier_top/ports_in/multiplicand[17]
/designs/multiplier_top/ports_in/multiplicand[18]
/designs/multiplier_top/ports_in/multiplicand[19]
/designs/multiplier_top/ports_in/multiplicand[1]
/designs/multiplier_top/ports_in/multiplicand[20]
/designs/multiplier_top/ports_in/multiplicand[21]
/designs/multiplier_top/ports_in/multiplicand[22]
/designs/multiplier_top/ports_in/multiplicand[23]
/designs/multiplier_top/ports_in/multiplicand[24]
/designs/multiplier_top/ports_in/multiplicand[25]
/designs/multiplier_top/ports_in/multiplicand[26]
/designs/multiplier_top/ports_in/multiplicand[27]
/designs/multiplier_top/ports_in/multiplicand[28]
/designs/multiplier_top/ports_in/multiplicand[29]
/designs/multiplier_top/ports_in/multiplicand[2]
/designs/multiplier_top/ports_in/multiplicand[30]
/designs/multiplier_top/ports_in/multiplicand[31]
/designs/multiplier_top/ports_in/multiplicand[3]
/designs/multiplier_top/ports_in/multiplicand[4]
/designs/multiplier_top/ports_in/multiplicand[5]
/designs/multiplier_top/ports_in/multiplicand[6]
/designs/multiplier_top/ports_in/multiplicand[7]
/designs/multiplier_top/ports_in/multiplicand[8]
/designs/multiplier_top/ports_in/multiplicand[9]
/designs/multiplier_top/ports_in/multiplier[0]
/designs/multiplier_top/ports_in/multiplier[10]
/designs/multiplier_top/ports_in/multiplier[11]
/designs/multiplier_top/ports_in/multiplier[12]
/designs/multiplier_top/ports_in/multiplier[13]
/designs/multiplier_top/ports_in/multiplier[14]
/designs/multiplier_top/ports_in/multiplier[15]
/designs/multiplier_top/ports_in/multiplier[16]
/designs/multiplier_top/ports_in/multiplier[17]
/designs/multiplier_top/ports_in/multiplier[18]
/designs/multiplier_top/ports_in/multiplier[19]
/designs/multiplier_top/ports_in/multiplier[1]
/designs/multiplier_top/ports_in/multiplier[20]
/designs/multiplier_top/ports_in/multiplier[21]
/designs/multiplier_top/ports_in/multiplier[22]
/designs/multiplier_top/ports_in/multiplier[23]
/designs/multiplier_top/ports_in/multiplier[24]
/designs/multiplier_top/ports_in/multiplier[25]
/designs/multiplier_top/ports_in/multiplier[26]
/designs/multiplier_top/ports_in/multiplier[27]
/designs/multiplier_top/ports_in/multiplier[28]
/designs/multiplier_top/ports_in/multiplier[29]
/designs/multiplier_top/ports_in/multiplier[2]
/designs/multiplier_top/ports_in/multiplier[30]
/designs/multiplier_top/ports_in/multiplier[31]
/designs/multiplier_top/ports_in/multiplier[3]
/designs/multiplier_top/ports_in/multiplier[4]
/designs/multiplier_top/ports_in/multiplier[5]
/designs/multiplier_top/ports_in/multiplier[6]
/designs/multiplier_top/ports_in/multiplier[7]
/designs/multiplier_top/ports_in/multiplier[8]
/designs/multiplier_top/ports_in/multiplier[9]
/designs/multiplier_top/ports_in/rstn
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

/designs/multiplier_top/ports_out/result[0]
/designs/multiplier_top/ports_out/result[10]
/designs/multiplier_top/ports_out/result[11]
/designs/multiplier_top/ports_out/result[12]
/designs/multiplier_top/ports_out/result[13]
/designs/multiplier_top/ports_out/result[14]
/designs/multiplier_top/ports_out/result[15]
/designs/multiplier_top/ports_out/result[16]
/designs/multiplier_top/ports_out/result[17]
/designs/multiplier_top/ports_out/result[18]
/designs/multiplier_top/ports_out/result[19]
/designs/multiplier_top/ports_out/result[1]
/designs/multiplier_top/ports_out/result[20]
/designs/multiplier_top/ports_out/result[21]
/designs/multiplier_top/ports_out/result[22]
/designs/multiplier_top/ports_out/result[23]
/designs/multiplier_top/ports_out/result[24]
/designs/multiplier_top/ports_out/result[25]
/designs/multiplier_top/ports_out/result[26]
/designs/multiplier_top/ports_out/result[27]
/designs/multiplier_top/ports_out/result[28]
/designs/multiplier_top/ports_out/result[29]
/designs/multiplier_top/ports_out/result[2]
/designs/multiplier_top/ports_out/result[30]
/designs/multiplier_top/ports_out/result[31]
/designs/multiplier_top/ports_out/result[32]
/designs/multiplier_top/ports_out/result[33]
/designs/multiplier_top/ports_out/result[34]
/designs/multiplier_top/ports_out/result[35]
/designs/multiplier_top/ports_out/result[36]
/designs/multiplier_top/ports_out/result[37]
/designs/multiplier_top/ports_out/result[38]
/designs/multiplier_top/ports_out/result[39]
/designs/multiplier_top/ports_out/result[3]
/designs/multiplier_top/ports_out/result[40]
/designs/multiplier_top/ports_out/result[41]
/designs/multiplier_top/ports_out/result[42]
/designs/multiplier_top/ports_out/result[43]
/designs/multiplier_top/ports_out/result[44]
/designs/multiplier_top/ports_out/result[45]
/designs/multiplier_top/ports_out/result[46]
/designs/multiplier_top/ports_out/result[47]
/designs/multiplier_top/ports_out/result[48]
/designs/multiplier_top/ports_out/result[49]
/designs/multiplier_top/ports_out/result[4]
/designs/multiplier_top/ports_out/result[50]
/designs/multiplier_top/ports_out/result[51]
/designs/multiplier_top/ports_out/result[52]
/designs/multiplier_top/ports_out/result[53]
/designs/multiplier_top/ports_out/result[54]
/designs/multiplier_top/ports_out/result[55]
/designs/multiplier_top/ports_out/result[56]
/designs/multiplier_top/ports_out/result[57]
/designs/multiplier_top/ports_out/result[58]
/designs/multiplier_top/ports_out/result[59]
/designs/multiplier_top/ports_out/result[5]
/designs/multiplier_top/ports_out/result[60]
/designs/multiplier_top/ports_out/result[61]
/designs/multiplier_top/ports_out/result[62]
/designs/multiplier_top/ports_out/result[63]
/designs/multiplier_top/ports_out/result[6]
/designs/multiplier_top/ports_out/result[7]
/designs/multiplier_top/ports_out/result[8]
/designs/multiplier_top/ports_out/result[9]
-------------------------------------------------------------------------------

