module ram(clk, cen, wen, s_addr, s_din, s_dout);
	input clk, cen, wen;
	input [7:0] s_addr;
	input [63:0] s_din;
	output [63:0] s_dout;
	

endmodule
