Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  2 16:27:36 2024
| Host         : eecs-digital-07 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 processor_main/cycles_between_samples_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            osc_inst/playback_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.395ns (34.744%)  route 2.620ns (65.256%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.608     5.116    processor_main/clk_100mhz_IBUF_BUFG
    SLICE_X2Y76          FDPE                                         r  processor_main/cycles_between_samples_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDPE (Prop_fdpe_C_Q)         0.518     5.634 r  processor_main/cycles_between_samples_reg[6]/Q
                         net (fo=2, routed)           1.097     6.731    processor_main/Q[6]
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.855 r  processor_main/playback_counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.855    osc_inst/S[3]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.256 r  osc_inst/playback_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    osc_inst/playback_counter0_carry_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  osc_inst/playback_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.370    osc_inst/playback_counter0_carry__0_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  osc_inst/playback_counter0_carry__1/CO[3]
                         net (fo=9, routed)           0.721     8.205    osc_inst/playback_counter0_carry__1_n_0
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.329 r  osc_inst/playback_counter[0]_i_1/O
                         net (fo=24, routed)          0.802     9.131    osc_inst/playback_counter[0]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  osc_inst/playback_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.501    14.830    osc_inst/clk_100mhz_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  osc_inst/playback_counter_reg[20]/C
                         clock pessimism              0.271    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X2Y82          FDRE (Setup_fdre_C_R)       -0.524    14.541    osc_inst/playback_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  5.411    




