<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>triSYCL implementation of SYCL: trisycl::vendor::xilinx::acap::aie::communicator_port Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">triSYCL implementation of SYCL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacetrisycl.html">trisycl</a></li><li class="navelem"><a class="el" href="namespacetrisycl_1_1vendor.html">vendor</a></li><li class="navelem"><a class="el" href="namespacetrisycl_1_1vendor_1_1xilinx.html">xilinx</a></li><li class="navelem"><a class="el" href="namespacetrisycl_1_1vendor_1_1xilinx_1_1acap.html">acap</a></li><li class="navelem"><a class="el" href="namespacetrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie.html">aie</a></li><li class="navelem"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html">communicator_port</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">trisycl::vendor::xilinx::acap::aie::communicator_port Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div></div>
</div><!--header-->
<div class="contents">

<p>Abstract interface for a communication port.  
 <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for trisycl::vendor::xilinx::acap::aie::communicator_port:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port__inherit__graph.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_inherit__map" alt="Inheritance graph"/></div>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_inherit__map" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_inherit__map">
<area shape="rect" title="Abstract interface for a communication port." alt="" coords="211,137,413,179"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html" title="A router input port with routing skills." alt="" coords="461,5,667,76"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1fifo__channel.html" title="A FIFO channel connection." alt="" coords="483,100,645,141"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html" title="A router input port directing to an AIE core input or a BLI input." alt="" coords="481,166,647,222"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html" title="Receiving DMA." alt="" coords="473,246,655,302"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,137,163,179"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for trisycl::vendor::xilinx::acap::aie::communicator_port:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port__coll__graph.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_coll__map" alt="Collaboration graph"/></div>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_coll__map" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_coll__map">
<area shape="rect" title="Abstract interface for a communication port." alt="" coords="5,95,208,136"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="28,5,185,47"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:afa7ef97962f537426826e0e3c2f0b816"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;)=0</td></tr>
<tr class="memdesc:afa7ef97962f537426826e0e3c2f0b816"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enqueue a packet on the communicator input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">More...</a><br /></td></tr>
<tr class="separator:afa7ef97962f537426826e0e3c2f0b816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a01750b6dc6412ef21692a36ba20b9"><td class="memItemLeft" align="right" valign="top">auto &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a06a01750b6dc6412ef21692a36ba20b9">operator&lt;&lt;</a> (const <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;v)</td></tr>
<tr class="memdesc:a06a01750b6dc6412ef21692a36ba20b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias to enqueue a packet on the communicator input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a06a01750b6dc6412ef21692a36ba20b9">More...</a><br /></td></tr>
<tr class="separator:a06a01750b6dc6412ef21692a36ba20b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a70bd950b03e8e055197705f6311f1"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">try_write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;)=0</td></tr>
<tr class="memdesc:ae3a70bd950b03e8e055197705f6311f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to enqueue a packet to input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">More...</a><br /></td></tr>
<tr class="separator:ae3a70bd950b03e8e055197705f6311f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb6f3ee6c4b1d95ebd36c22db394ce6"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">read</a> ()=0</td></tr>
<tr class="memdesc:a0cb6f3ee6c4b1d95ebd36c22db394ce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waiting read to a core input port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">More...</a><br /></td></tr>
<tr class="separator:a0cb6f3ee6c4b1d95ebd36c22db394ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584c3612198eb631f170f5b3c0b39d03"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">try_read</a> (<a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;)=0</td></tr>
<tr class="memdesc:a584c3612198eb631f170f5b3c0b39d03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-blocking read from a communicator output port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">More...</a><br /></td></tr>
<tr class="separator:a584c3612198eb631f170f5b3c0b39d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af204fa4ca9b828b518a997cbb0e5dc17"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:af204fa4ca9b828b518a997cbb0e5dc17"><td class="memTemplItemLeft" align="right" valign="top">auto &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#af204fa4ca9b828b518a997cbb0e5dc17">operator&gt;&gt;</a> (T &amp;v)</td></tr>
<tr class="memdesc:af204fa4ca9b828b518a997cbb0e5dc17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias to the waiting read to a communicator output port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#af204fa4ca9b828b518a997cbb0e5dc17">More...</a><br /></td></tr>
<tr class="separator:af204fa4ca9b828b518a997cbb0e5dc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a05689bc971f360aeb6f0e5bbccf9a0"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0a05689bc971f360aeb6f0e5bbccf9a0">~communicator_port</a> ()=default</td></tr>
<tr class="memdesc:a0a05689bc971f360aeb6f0e5bbccf9a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Nothing specific to do but need a virtual destructor to avoid slicing.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0a05689bc971f360aeb6f0e5bbccf9a0">More...</a><br /></td></tr>
<tr class="separator:a0a05689bc971f360aeb6f0e5bbccf9a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa7ef97962f537426826e0e3c2f0b816"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;)=0</td></tr>
<tr class="memdesc:afa7ef97962f537426826e0e3c2f0b816"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enqueue a packet on the communicator input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">More...</a><br /></td></tr>
<tr class="separator:afa7ef97962f537426826e0e3c2f0b816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a01750b6dc6412ef21692a36ba20b9"><td class="memItemLeft" align="right" valign="top">auto &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a06a01750b6dc6412ef21692a36ba20b9">operator&lt;&lt;</a> (const <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;v)</td></tr>
<tr class="memdesc:a06a01750b6dc6412ef21692a36ba20b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias to enqueue a packet on the communicator input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a06a01750b6dc6412ef21692a36ba20b9">More...</a><br /></td></tr>
<tr class="separator:a06a01750b6dc6412ef21692a36ba20b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a70bd950b03e8e055197705f6311f1"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">try_write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;)=0</td></tr>
<tr class="memdesc:ae3a70bd950b03e8e055197705f6311f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to enqueue a packet to input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">More...</a><br /></td></tr>
<tr class="separator:ae3a70bd950b03e8e055197705f6311f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb6f3ee6c4b1d95ebd36c22db394ce6"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">read</a> ()=0</td></tr>
<tr class="memdesc:a0cb6f3ee6c4b1d95ebd36c22db394ce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waiting read to a core input port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">More...</a><br /></td></tr>
<tr class="separator:a0cb6f3ee6c4b1d95ebd36c22db394ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584c3612198eb631f170f5b3c0b39d03"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">try_read</a> (<a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;)=0</td></tr>
<tr class="memdesc:a584c3612198eb631f170f5b3c0b39d03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-blocking read from a communicator output port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">More...</a><br /></td></tr>
<tr class="separator:a584c3612198eb631f170f5b3c0b39d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af204fa4ca9b828b518a997cbb0e5dc17"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:af204fa4ca9b828b518a997cbb0e5dc17"><td class="memTemplItemLeft" align="right" valign="top">auto &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#af204fa4ca9b828b518a997cbb0e5dc17">operator&gt;&gt;</a> (T &amp;v)</td></tr>
<tr class="memdesc:af204fa4ca9b828b518a997cbb0e5dc17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias to the waiting read to a communicator output port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#af204fa4ca9b828b518a997cbb0e5dc17">More...</a><br /></td></tr>
<tr class="separator:af204fa4ca9b828b518a997cbb0e5dc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a05689bc971f360aeb6f0e5bbccf9a0"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0a05689bc971f360aeb6f0e5bbccf9a0">~communicator_port</a> ()=default</td></tr>
<tr class="memdesc:a0a05689bc971f360aeb6f0e5bbccf9a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Nothing specific to do but need a virtual destructor to avoid slicing.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0a05689bc971f360aeb6f0e5bbccf9a0">More...</a><br /></td></tr>
<tr class="separator:a0a05689bc971f360aeb6f0e5bbccf9a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_static_methods_group__debug__trace"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_group__debug__trace')"><img src="closed.png" alt="-"/>&#160;Static Private Member Functions inherited from <a class="el" href="group__debug__trace.html">trisycl::detail::debug&lt; communicator_port &gt;</a></td></tr>
<tr class="memitem:a72fe3311447501d1ef9696f85bba4393 inherit pub_static_methods_group__debug__trace"><td class="memItemLeft" align="right" valign="top">static auto constexpr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__debug__trace.html#a72fe3311447501d1ef9696f85bba4393">type_pretty_name</a> ()</td></tr>
<tr class="memdesc:a72fe3311447501d1ef9696f85bba4393 inherit pub_static_methods_group__debug__trace"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the pretty name of T itself.  <a href="group__debug__trace.html#a72fe3311447501d1ef9696f85bba4393">More...</a><br /></td></tr>
<tr class="separator:a72fe3311447501d1ef9696f85bba4393 inherit pub_static_methods_group__debug__trace"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Abstract interface for a communication port. </p>
<p >For example a router output is actually implemented as an input to some other consumer (router, core...). </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00067">67</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a0a05689bc971f360aeb6f0e5bbccf9a0" name="a0a05689bc971f360aeb6f0e5bbccf9a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a05689bc971f360aeb6f0e5bbccf9a0">&#9670;&nbsp;</a></span>~communicator_port() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual trisycl::vendor::xilinx::acap::aie::communicator_port::~communicator_port </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Nothing specific to do but need a virtual destructor to avoid slicing. </p>

</div>
</div>
<a id="a0a05689bc971f360aeb6f0e5bbccf9a0" name="a0a05689bc971f360aeb6f0e5bbccf9a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a05689bc971f360aeb6f0e5bbccf9a0">&#9670;&nbsp;</a></span>~communicator_port() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual trisycl::vendor::xilinx::acap::aie::communicator_port::~communicator_port </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Nothing specific to do but need a virtual destructor to avoid slicing. </p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a06a01750b6dc6412ef21692a36ba20b9" name="a06a01750b6dc6412ef21692a36ba20b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06a01750b6dc6412ef21692a36ba20b9">&#9670;&nbsp;</a></span>operator&lt;&lt;() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto &amp; trisycl::vendor::xilinx::acap::aie::communicator_port::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Alias to enqueue a packet on the communicator input. </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00076">76</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   76</span>                                                  {</div>
<div class="line"><span class="lineno">   77</span>    <a class="code hl_function" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">write</a>(v);</div>
<div class="line"><span class="lineno">   78</span>    <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><span class="lineno">   79</span>  }</div>
<div class="ttc" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_html_afa7ef97962f537426826e0e3c2f0b816"><div class="ttname"><a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">trisycl::vendor::xilinx::acap::aie::communicator_port::write</a></div><div class="ttdeci">virtual void write(const axi_packet &amp;)=0</div><div class="ttdoc">Enqueue a packet on the communicator input.</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">write()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_a06a01750b6dc6412ef21692a36ba20b9_cgraph.png" border="0" usemap="#aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_a06a01750b6dc6412ef21692a36ba20b9_cgraph" alt=""/></div>
<map name="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_a06a01750b6dc6412ef21692a36ba20b9_cgraph" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_a06a01750b6dc6412ef21692a36ba20b9_cgraph">
<area shape="rect" title="Alias to enqueue a packet on the communicator input." alt="" coords="5,5,179,61"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816" title="Enqueue a packet on the communicator input." alt="" coords="227,5,400,61"/>
</map>
</div>

</div>
</div>
<a id="a06a01750b6dc6412ef21692a36ba20b9" name="a06a01750b6dc6412ef21692a36ba20b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06a01750b6dc6412ef21692a36ba20b9">&#9670;&nbsp;</a></span>operator&lt;&lt;() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto &amp; trisycl::vendor::xilinx::acap::aie::communicator_port::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Alias to enqueue a packet on the communicator input. </p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00076">76</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   76</span>                                                  {</div>
<div class="line"><span class="lineno">   77</span>    <a class="code hl_function" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">write</a>(v);</div>
<div class="line"><span class="lineno">   78</span>    <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><span class="lineno">   79</span>  }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">write()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_a06a01750b6dc6412ef21692a36ba20b9_cgraph.png" border="0" usemap="#aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_a06a01750b6dc6412ef21692a36ba20b9_cgraph" alt=""/></div>
<map name="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_a06a01750b6dc6412ef21692a36ba20b9_cgraph" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_a06a01750b6dc6412ef21692a36ba20b9_cgraph">
<area shape="rect" title="Alias to enqueue a packet on the communicator input." alt="" coords="5,5,179,61"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816" title="Enqueue a packet on the communicator input." alt="" coords="227,5,400,61"/>
</map>
</div>

</div>
</div>
<a id="af204fa4ca9b828b518a997cbb0e5dc17" name="af204fa4ca9b828b518a997cbb0e5dc17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af204fa4ca9b828b518a997cbb0e5dc17">&#9670;&nbsp;</a></span>operator&gt;&gt;() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto &amp; trisycl::vendor::xilinx::acap::aie::communicator_port::operator&gt;&gt; </td>
          <td>(</td>
          <td class="paramtype">T &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Alias to the waiting read to a communicator output port. </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00102">102</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  102</span>                         {</div>
<div class="line"><span class="lineno">  103</span>    v = <span class="keyword">static_cast&lt;</span>T<span class="keyword">&gt;</span>(<a class="code hl_function" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">read</a>());</div>
<div class="line"><span class="lineno">  104</span>    <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><span class="lineno">  105</span>  }</div>
<div class="ttc" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_html_a0cb6f3ee6c4b1d95ebd36c22db394ce6"><div class="ttname"><a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">trisycl::vendor::xilinx::acap::aie::communicator_port::read</a></div><div class="ttdeci">virtual axi_packet::value_type read()=0</div><div class="ttdoc">Waiting read to a core input port.</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">read()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_af204fa4ca9b828b518a997cbb0e5dc17_cgraph.png" border="0" usemap="#aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_af204fa4ca9b828b518a997cbb0e5dc17_cgraph" alt=""/></div>
<map name="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_af204fa4ca9b828b518a997cbb0e5dc17_cgraph" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_af204fa4ca9b828b518a997cbb0e5dc17_cgraph">
<area shape="rect" title="Alias to the waiting read to a communicator output port." alt="" coords="5,5,179,61"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6" title="Waiting read to a core input port." alt="" coords="227,5,400,61"/>
</map>
</div>

</div>
</div>
<a id="af204fa4ca9b828b518a997cbb0e5dc17" name="af204fa4ca9b828b518a997cbb0e5dc17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af204fa4ca9b828b518a997cbb0e5dc17">&#9670;&nbsp;</a></span>operator&gt;&gt;() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto &amp; trisycl::vendor::xilinx::acap::aie::communicator_port::operator&gt;&gt; </td>
          <td>(</td>
          <td class="paramtype">T &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Alias to the waiting read to a communicator output port. </p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00102">102</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  102</span>                         {</div>
<div class="line"><span class="lineno">  103</span>    v = <span class="keyword">static_cast&lt;</span>T<span class="keyword">&gt;</span>(<a class="code hl_function" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">read</a>());</div>
<div class="line"><span class="lineno">  104</span>    <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><span class="lineno">  105</span>  }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">read()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_af204fa4ca9b828b518a997cbb0e5dc17_cgraph.png" border="0" usemap="#aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_af204fa4ca9b828b518a997cbb0e5dc17_cgraph" alt=""/></div>
<map name="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_af204fa4ca9b828b518a997cbb0e5dc17_cgraph" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_af204fa4ca9b828b518a997cbb0e5dc17_cgraph">
<area shape="rect" title="Alias to the waiting read to a communicator output port." alt="" coords="5,5,179,61"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6" title="Waiting read to a core input port." alt="" coords="227,5,400,61"/>
</map>
</div>

</div>
</div>
<a id="a0cb6f3ee6c4b1d95ebd36c22db394ce6" name="a0cb6f3ee6c4b1d95ebd36c22db394ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cb6f3ee6c4b1d95ebd36c22db394ce6">&#9670;&nbsp;</a></span>read() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> trisycl::vendor::xilinx::acap::aie::communicator_port::read </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Waiting read to a core input port. </p>

<p>Implemented in <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#ad72bf5eeb23c86577b2c8558f4b2dd83">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1fifo__channel.html#a20b51f43c90b4417c59e715f3fb31e42">trisycl::vendor::xilinx::acap::aie::fifo_channel</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#ac05c7ae23378d4056a464f7aa0a82fbc">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a4fed746ed8dc3878b8dca10d203ac78c">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#ad72bf5eeb23c86577b2c8558f4b2dd83">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1fifo__channel.html#a20b51f43c90b4417c59e715f3fb31e42">trisycl::vendor::xilinx::acap::aie::fifo_channel</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#ac05c7ae23378d4056a464f7aa0a82fbc">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;</a>, and <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a4fed746ed8dc3878b8dca10d203ac78c">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00102">operator&gt;&gt;()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_a0cb6f3ee6c4b1d95ebd36c22db394ce6_icgraph.png" border="0" usemap="#aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_a0cb6f3ee6c4b1d95ebd36c22db394ce6_icgraph" alt=""/></div>
<map name="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_a0cb6f3ee6c4b1d95ebd36c22db394ce6_icgraph" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_a0cb6f3ee6c4b1d95ebd36c22db394ce6_icgraph">
<area shape="rect" title="Waiting read to a core input port." alt="" coords="227,5,400,61"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#af204fa4ca9b828b518a997cbb0e5dc17" title="Alias to the waiting read to a communicator output port." alt="" coords="5,5,179,61"/>
</map>
</div>

</div>
</div>
<a id="a0cb6f3ee6c4b1d95ebd36c22db394ce6" name="a0cb6f3ee6c4b1d95ebd36c22db394ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cb6f3ee6c4b1d95ebd36c22db394ce6">&#9670;&nbsp;</a></span>read() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> trisycl::vendor::xilinx::acap::aie::communicator_port::read </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Waiting read to a core input port. </p>

<p>Implemented in <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#ad72bf5eeb23c86577b2c8558f4b2dd83">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1fifo__channel.html#a20b51f43c90b4417c59e715f3fb31e42">trisycl::vendor::xilinx::acap::aie::fifo_channel</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#ac05c7ae23378d4056a464f7aa0a82fbc">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a4fed746ed8dc3878b8dca10d203ac78c">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#ad72bf5eeb23c86577b2c8558f4b2dd83">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1fifo__channel.html#a20b51f43c90b4417c59e715f3fb31e42">trisycl::vendor::xilinx::acap::aie::fifo_channel</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#ac05c7ae23378d4056a464f7aa0a82fbc">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;</a>, and <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a4fed746ed8dc3878b8dca10d203ac78c">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;</a>.</p>

</div>
</div>
<a id="a584c3612198eb631f170f5b3c0b39d03" name="a584c3612198eb631f170f5b3c0b39d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a584c3612198eb631f170f5b3c0b39d03">&#9670;&nbsp;</a></span>try_read() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> trisycl::vendor::xilinx::acap::aie::communicator_port::try_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Non-blocking read from a communicator output port. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the value was correctly read </dd></dl>

<p>Implemented in <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a9aec26d9c448a61eed13cdfdc0bac8d9">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a9aec26d9c448a61eed13cdfdc0bac8d9">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#ad59c17bfb85b06b97c62b7a96562ddc5">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1fifo__channel.html#ac9d025ee15b504ea67c28b6e566117cf">trisycl::vendor::xilinx::acap::aie::fifo_channel</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a2f931eef8cfc5bc9b99c9119fa000849">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#ad59c17bfb85b06b97c62b7a96562ddc5">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1fifo__channel.html#ac9d025ee15b504ea67c28b6e566117cf">trisycl::vendor::xilinx::acap::aie::fifo_channel</a>, and <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a2f931eef8cfc5bc9b99c9119fa000849">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;</a>.</p>

</div>
</div>
<a id="a584c3612198eb631f170f5b3c0b39d03" name="a584c3612198eb631f170f5b3c0b39d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a584c3612198eb631f170f5b3c0b39d03">&#9670;&nbsp;</a></span>try_read() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> trisycl::vendor::xilinx::acap::aie::communicator_port::try_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Non-blocking read from a communicator output port. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the value was correctly read </dd></dl>

<p>Implemented in <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a9aec26d9c448a61eed13cdfdc0bac8d9">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a9aec26d9c448a61eed13cdfdc0bac8d9">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#ad59c17bfb85b06b97c62b7a96562ddc5">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1fifo__channel.html#ac9d025ee15b504ea67c28b6e566117cf">trisycl::vendor::xilinx::acap::aie::fifo_channel</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a2f931eef8cfc5bc9b99c9119fa000849">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#ad59c17bfb85b06b97c62b7a96562ddc5">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1fifo__channel.html#ac9d025ee15b504ea67c28b6e566117cf">trisycl::vendor::xilinx::acap::aie::fifo_channel</a>, and <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a2f931eef8cfc5bc9b99c9119fa000849">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;</a>.</p>

</div>
</div>
<a id="ae3a70bd950b03e8e055197705f6311f1" name="ae3a70bd950b03e8e055197705f6311f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3a70bd950b03e8e055197705f6311f1">&#9670;&nbsp;</a></span>try_write() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> trisycl::vendor::xilinx::acap::aie::communicator_port::try_write </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to enqueue a packet to input. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the packet is correctly enqueued </dd></dl>

<p>Implemented in <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a43503366fb063ec0e624c719d6c1e867">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1fifo__channel.html#a70c27cdae6956502916f5e370da8772a">trisycl::vendor::xilinx::acap::aie::fifo_channel</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a015679a4294641d84b3687158fdc0c66">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#ac87da89c1ef7f5515af5d0a79c865086">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a43503366fb063ec0e624c719d6c1e867">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1fifo__channel.html#a70c27cdae6956502916f5e370da8772a">trisycl::vendor::xilinx::acap::aie::fifo_channel</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a015679a4294641d84b3687158fdc0c66">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;</a>, and <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#ac87da89c1ef7f5515af5d0a79c865086">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;</a>.</p>

</div>
</div>
<a id="ae3a70bd950b03e8e055197705f6311f1" name="ae3a70bd950b03e8e055197705f6311f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3a70bd950b03e8e055197705f6311f1">&#9670;&nbsp;</a></span>try_write() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> trisycl::vendor::xilinx::acap::aie::communicator_port::try_write </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to enqueue a packet to input. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the packet is correctly enqueued </dd></dl>

<p>Implemented in <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a43503366fb063ec0e624c719d6c1e867">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1fifo__channel.html#a70c27cdae6956502916f5e370da8772a">trisycl::vendor::xilinx::acap::aie::fifo_channel</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a015679a4294641d84b3687158fdc0c66">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#ac87da89c1ef7f5515af5d0a79c865086">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a43503366fb063ec0e624c719d6c1e867">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1fifo__channel.html#a70c27cdae6956502916f5e370da8772a">trisycl::vendor::xilinx::acap::aie::fifo_channel</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a015679a4294641d84b3687158fdc0c66">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;</a>, and <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#ac87da89c1ef7f5515af5d0a79c865086">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;</a>.</p>

</div>
</div>
<a id="afa7ef97962f537426826e0e3c2f0b816" name="afa7ef97962f537426826e0e3c2f0b816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa7ef97962f537426826e0e3c2f0b816">&#9670;&nbsp;</a></span>write() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void trisycl::vendor::xilinx::acap::aie::communicator_port::write </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enqueue a packet on the communicator input. </p>

<p>Implemented in <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#af7bef2ec5d75b431575cb8c57c3fa720">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1fifo__channel.html#adaf4f79af60ca790375c5b913b6270c6">trisycl::vendor::xilinx::acap::aie::fifo_channel</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#ab4fb0b81754030b7da104ab5be3b0050">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#ab7f4a61e8085ca5ea22e8f3032040439">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#af7bef2ec5d75b431575cb8c57c3fa720">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1fifo__channel.html#adaf4f79af60ca790375c5b913b6270c6">trisycl::vendor::xilinx::acap::aie::fifo_channel</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#ab4fb0b81754030b7da104ab5be3b0050">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;</a>, and <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#ab7f4a61e8085ca5ea22e8f3032040439">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00076">operator&lt;&lt;()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_afa7ef97962f537426826e0e3c2f0b816_icgraph.png" border="0" usemap="#aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_afa7ef97962f537426826e0e3c2f0b816_icgraph" alt=""/></div>
<map name="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_afa7ef97962f537426826e0e3c2f0b816_icgraph" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port_afa7ef97962f537426826e0e3c2f0b816_icgraph">
<area shape="rect" title="Enqueue a packet on the communicator input." alt="" coords="227,5,400,61"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a06a01750b6dc6412ef21692a36ba20b9" title="Alias to enqueue a packet on the communicator input." alt="" coords="5,5,179,61"/>
</map>
</div>

</div>
</div>
<a id="afa7ef97962f537426826e0e3c2f0b816" name="afa7ef97962f537426826e0e3c2f0b816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa7ef97962f537426826e0e3c2f0b816">&#9670;&nbsp;</a></span>write() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void trisycl::vendor::xilinx::acap::aie::communicator_port::write </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enqueue a packet on the communicator input. </p>

<p>Implemented in <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#af7bef2ec5d75b431575cb8c57c3fa720">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1fifo__channel.html#adaf4f79af60ca790375c5b913b6270c6">trisycl::vendor::xilinx::acap::aie::fifo_channel</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#ab4fb0b81754030b7da104ab5be3b0050">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#ab7f4a61e8085ca5ea22e8f3032040439">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#af7bef2ec5d75b431575cb8c57c3fa720">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1fifo__channel.html#adaf4f79af60ca790375c5b913b6270c6">trisycl::vendor::xilinx::acap::aie::fifo_channel</a>, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#ab4fb0b81754030b7da104ab5be3b0050">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;</a>, and <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#ab7f4a61e8085ca5ea22e8f3032040439">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/sycl/vendor/Xilinx/acap/aie/<a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a></li>
<li>include/triSYCL/vendor/Xilinx/acap/aie/<a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jun 9 2023 11:27:40 for triSYCL implementation of SYCL by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
