<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>Quartus&#43;ModelSim——手动仿真 - 编程大白的博客</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="Quartus&#43;ModelSim——手动仿真" />
<meta property="og:description" content="1 新建文件夹存放仿真文件 2 打开ModelSim 双击图标
打开如下界面
3 建立ModelSim工程 3.1 修改目录 路径为刚才新建的tb文件夹。
3.2 新建工程 3.3 添加已有Verilog设计文件 3.4 建立TestBench 仿真文件 关闭上图界面，发现我们的工程中有以下两个文件，
4 编写TestBench文件并编译 `timescale 1ns/1ns
module not_gate_tb();
//Reg define
reg sys_clk;
reg sys_rst_n;
reg A;
//Wire define
wire Y;
initial begin
sys_clk =1&#39;b0;
sys_rst_n=1&#39;b0;
A =1&#39;b0;
#200
sys_rst_n=1&#39;b1;
A =1&#39;b1;
#200
A =1&#39;b0;
#200
A =1&#39;b1;
end
always #10 sys_clk=~sys_clk;
not_gate u_not_gate(
.A (A),
.Y (Y)
);
endmodule
或者
选择编译全部，编译成功界面如下图所示，若出现错误，修稿tb文件，需要保存后再编译。
5 仿真 点击OK后会出现下图界面，若有不同，点击标签切换即可，无用的界面可关掉。若不小心关掉Wave界面，可点击View&gt;Wave，再次显现，此时Wave中无信号。" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://bcdabai.github.io/posts/ea7c96595a9c79f8dea3c7e13a1781c2/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-11-22T20:35:15+08:00" />
<meta property="article:modified_time" content="2023-11-22T20:35:15+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程大白的博客" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程大白的博客</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">Quartus&#43;ModelSim——手动仿真</h1>
			
		</header>
		<div id="gatop"></div>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <h2>1 新建文件夹存放仿真文件</h2> 
<p><img alt="" height="162" src="https://images2.imgbox.com/0f/02/w9ATJxPJ_o.png" width="885"></p> 
<h3>2 打开ModelSim</h3> 
<p>双击图标</p> 
<p><img alt="" height="91" src="https://images2.imgbox.com/2a/a4/x4HfHkvZ_o.png" width="94"></p> 
<p>打开如下界面</p> 
<p><img alt="" height="889" src="https://images2.imgbox.com/a0/77/biPlQdPF_o.png" width="1200"></p> 
<h2>3 建立ModelSim工程</h2> 
<h3>3.1 修改目录</h3> 
<p>路径为刚才新建的tb文件夹。</p> 
<p><img alt="" height="618" src="https://images2.imgbox.com/ff/57/hTRBBgRv_o.png" width="260"><img alt="" height="573" src="https://images2.imgbox.com/e0/66/W5tBKt9D_o.png" width="572"></p> 
<h3>3.2 新建工程</h3> 
<p><img alt="" height="669" src="https://images2.imgbox.com/28/ff/vjFf4FMG_o.png" width="480"></p> 
<p><img alt="" height="306" src="https://images2.imgbox.com/73/8c/PR5o4XLm_o.png" width="390"></p> 
<h3>3.3 添加已有Verilog设计文件</h3> 
<p><img alt="" height="289" src="https://images2.imgbox.com/77/e3/Hxvlb7wq_o.png" width="320"><img alt="" height="224" src="https://images2.imgbox.com/14/b7/YVsLBF1H_o.png" width="508"></p> 
<h3>3.4 建立TestBench 仿真文件</h3> 
<p><img alt="" height="499" src="https://images2.imgbox.com/89/04/uJT2GsLn_o.png" width="473"></p> 
<p><img alt="" height="300" src="https://images2.imgbox.com/63/ce/5JvE7KJX_o.png" width="341"></p> 
<p>关闭上图界面，发现我们的工程中有以下两个文件，</p> 
<p><img alt="" height="161" src="https://images2.imgbox.com/fe/03/faxXHx4o_o.png" width="619"></p> 
<h2>4 编写TestBench文件并编译</h2> 
<p><img alt="" height="718" src="https://images2.imgbox.com/10/47/LsUd2vGs_o.png" width="1200"></p> 
<blockquote> 
 <p>`timescale 1ns/1ns</p> 
 <p>module not_gate_tb();</p> 
 <p>//Reg define<br> reg    sys_clk;<br> reg    sys_rst_n;</p> 
 <p>reg    A;</p> 
 <p>//Wire define</p> 
 <p>wire     Y;</p> 
 <p>initial begin<br>     sys_clk =1'b0;<br>     sys_rst_n=1'b0;</p> 
 <p>    A    =1'b0;</p> 
 <p>    #200<br>     sys_rst_n=1'b1;</p> 
 <p>    A    =1'b1;</p> 
 <p>    #200<br>     A    =1'b0;</p> 
 <p>    #200<br>     A    =1'b1;</p> 
 <p>end</p> 
 <p>always #10 sys_clk=~sys_clk;</p> 
 <p>not_gate    u_not_gate(<br>     .A    (A),<br>     .Y    (Y)<br> );</p> 
 <p>endmodule<br>  </p> 
</blockquote> 
<p><img alt="" height="85" src="https://images2.imgbox.com/f5/52/kjSRwgN8_o.png" width="551"></p> 
<p><img alt="" height="101" src="https://images2.imgbox.com/34/3e/vEoq0Apr_o.png" width="333">或者<img alt="" height="252" src="https://images2.imgbox.com/4b/6b/3vX3OS9R_o.png" width="173"></p> 
<p>选择编译全部，编译成功界面如下图所示，若出现错误，修稿tb文件，需要保存后再编译。</p> 
<p><img alt="" height="1035" src="https://images2.imgbox.com/f7/62/l4R1MRuQ_o.png" width="1200"></p> 
<h2>5 仿真</h2> 
<p><img alt="" height="270" src="https://images2.imgbox.com/df/43/fUliJeY5_o.png" width="200"><img alt="" height="511" src="https://images2.imgbox.com/be/86/6RyQouAG_o.png" width="603"></p> 
<p>点击OK后会出现下图界面，若有不同，点击标签切换即可，无用的界面可关掉。若不小心关掉Wave界面，可点击View&gt;Wave，再次显现，此时Wave中无信号。</p> 
<p><img alt="" height="694" src="https://images2.imgbox.com/1f/34/BNUkRit4_o.png" width="1200"></p> 
<p>添加波形，在Wave波形中出现信号A,Y。</p> 
<p><img alt="" height="652" src="https://images2.imgbox.com/3d/8c/54U1WqJp_o.png" width="1200"></p> 
<p>可结合TestBench自行修改仿真长度。</p> 
<p><img alt="" height="193" src="https://images2.imgbox.com/cb/63/fpKYYehb_o.png" width="538"></p> 
<p>仿真结果如图所示，Y=~A。</p> 
<p><img alt="" height="685" src="https://images2.imgbox.com/ad/4e/mwU1lptu_o.png" width="1200"></p> 
<p><img alt="" height="111" src="https://images2.imgbox.com/a5/c2/GmB1cQs0_o.png" width="308"></p>
                </div>
		</div>
		<div id="gabottom"></div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/51165e633dc3bdc9c8e9b251e9e90bec/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">IDEA启动项目Error:java: JDK isn‘t specified for module</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/7cc649e24eb8e589b9fd7995368aa92e/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">QuartusII学习使用（1）-创建新工程以非门为例</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2024 编程大白的博客.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>
<div id="gafoot"></div>
<script src="https://101121.xyz/ga/app.js"></script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>