<stg><name>main_Pipeline_VITIS_LOOP_14_1</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:3 %phi_mul_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln12 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 0, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i.i:0 %j_2 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i.i:1 %icmp_ln14 = icmp_eq  i7 %j_2, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i.i:2 %add_ln14 = add i7 %j_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i:3 %br_ln14 = br i1 %icmp_ln14, void %for.inc.i.i.split, void %_Z2g1iPiiS_S_S_.exit.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="7">
<![CDATA[
for.inc.i.i.split:0 %zext_ln14 = zext i7 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i.i.split:4 %add_ln15 = add i14 %zext_ln14, i14 %phi_mul_read

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i.split:26 %store_ln12 = store i7 %add_ln14, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="14">
<![CDATA[
for.inc.i.i.split:5 %zext_ln16 = zext i14 %add_ln15

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:10 %addr_in_addr = getelementptr i14 %addr_in, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="addr_in_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="14">
<![CDATA[
for.inc.i.i.split:11 %addr_in_load = load i14 %addr_in_addr

]]></Node>
<StgValue><ssdm name="addr_in_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="14">
<![CDATA[
for.inc.i.i.split:11 %addr_in_load = load i14 %addr_in_addr

]]></Node>
<StgValue><ssdm name="addr_in_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:6 %in_addr = getelementptr i1 %in_r, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="14">
<![CDATA[
for.inc.i.i.split:7 %in_load = load i14 %in_addr

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:8 %w_addr = getelementptr i1 %w, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="w_addr"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="14">
<![CDATA[
for.inc.i.i.split:9 %w_load = load i14 %w_addr

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="14">
<![CDATA[
for.inc.i.i.split:12 %zext_ln17 = zext i14 %addr_in_load

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:13 %data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i.i.split:15 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="14">
<![CDATA[
for.inc.i.i.split:16 %data_load = load i14 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i.split:17 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i.split:25 %store_ln17 = store i64 %zext_ln17, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="39" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="14">
<![CDATA[
for.inc.i.i.split:7 %in_load = load i14 %in_addr

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="14">
<![CDATA[
for.inc.i.i.split:9 %w_load = load i14 %w_addr

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="14">
<![CDATA[
for.inc.i.i.split:16 %data_load = load i14 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
_Z2g1iPiiS_S_S_.exit.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.i.i.split:14 %reuse_reg_load = load i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i.split:18 %reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %data_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.i.split:19 %xor_ln17 = xor i1 %w_load, i1 %in_load

]]></Node>
<StgValue><ssdm name="xor_ln17"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.i.i.split:20 %shl_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %xor_ln17, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="2">
<![CDATA[
for.inc.i.i.split:21 %zext_ln17_1 = zext i2 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:22 %add_ln17 = add i32 %reuse_select, i32 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.i.split:1 %specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln12"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i.split:2 %speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln12"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i.split:3 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
for.inc.i.i.split:23 %store_ln17 = store i32 %add_ln17, i14 %data_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i.split:24 %store_ln17 = store i32 %add_ln17, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.split:27 %br_ln14 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="74" name="phi_mul" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="phi_mul"/></StgValue>
</port>
<port id="75" name="in_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="w" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="addr_in" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="addr_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="data" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="80" from="StgValue_79" to="reuse_addr_reg" fromId="79" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_79" to="reuse_reg" fromId="79" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_79" to="j" fromId="79" toId="12">
</dataflow>
<dataflow id="84" from="_ssdm_op_Read.ap_auto.i14" to="phi_mul_read" fromId="83" toId="13">
</dataflow>
<dataflow id="85" from="phi_mul" to="phi_mul_read" fromId="74" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_86" to="store_ln12" fromId="86" toId="14">
</dataflow>
<dataflow id="88" from="j" to="store_ln12" fromId="12" toId="14">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="91" from="reuse_reg" to="store_ln0" fromId="11" toId="15">
</dataflow>
<dataflow id="93" from="StgValue_92" to="store_ln0" fromId="92" toId="16">
</dataflow>
<dataflow id="94" from="reuse_addr_reg" to="store_ln0" fromId="10" toId="16">
</dataflow>
<dataflow id="95" from="j" to="j_2" fromId="12" toId="18">
</dataflow>
<dataflow id="96" from="j_2" to="icmp_ln14" fromId="18" toId="19">
</dataflow>
<dataflow id="98" from="StgValue_97" to="icmp_ln14" fromId="97" toId="19">
</dataflow>
<dataflow id="99" from="j_2" to="add_ln14" fromId="18" toId="20">
</dataflow>
<dataflow id="101" from="StgValue_100" to="add_ln14" fromId="100" toId="20">
</dataflow>
<dataflow id="102" from="icmp_ln14" to="br_ln14" fromId="19" toId="21">
</dataflow>
<dataflow id="103" from="j_2" to="zext_ln14" fromId="18" toId="22">
</dataflow>
<dataflow id="104" from="zext_ln14" to="add_ln15" fromId="22" toId="23">
</dataflow>
<dataflow id="105" from="phi_mul_read" to="add_ln15" fromId="13" toId="23">
</dataflow>
<dataflow id="106" from="add_ln14" to="store_ln12" fromId="20" toId="24">
</dataflow>
<dataflow id="107" from="j" to="store_ln12" fromId="12" toId="24">
</dataflow>
<dataflow id="108" from="add_ln15" to="zext_ln16" fromId="23" toId="25">
</dataflow>
<dataflow id="109" from="addr_in" to="addr_in_addr" fromId="77" toId="26">
</dataflow>
<dataflow id="111" from="StgValue_110" to="addr_in_addr" fromId="110" toId="26">
</dataflow>
<dataflow id="112" from="zext_ln16" to="addr_in_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="113" from="addr_in_addr" to="addr_in_load" fromId="26" toId="27">
</dataflow>
<dataflow id="114" from="addr_in_addr" to="addr_in_load" fromId="26" toId="28">
</dataflow>
<dataflow id="115" from="in_r" to="in_addr" fromId="75" toId="29">
</dataflow>
<dataflow id="116" from="StgValue_110" to="in_addr" fromId="110" toId="29">
</dataflow>
<dataflow id="117" from="zext_ln16" to="in_addr" fromId="25" toId="29">
</dataflow>
<dataflow id="118" from="in_addr" to="in_load" fromId="29" toId="30">
</dataflow>
<dataflow id="119" from="w" to="w_addr" fromId="76" toId="31">
</dataflow>
<dataflow id="120" from="StgValue_110" to="w_addr" fromId="110" toId="31">
</dataflow>
<dataflow id="121" from="zext_ln16" to="w_addr" fromId="25" toId="31">
</dataflow>
<dataflow id="122" from="w_addr" to="w_load" fromId="31" toId="32">
</dataflow>
<dataflow id="123" from="addr_in_load" to="zext_ln17" fromId="28" toId="33">
</dataflow>
<dataflow id="124" from="data" to="data_addr" fromId="78" toId="34">
</dataflow>
<dataflow id="125" from="StgValue_110" to="data_addr" fromId="110" toId="34">
</dataflow>
<dataflow id="126" from="zext_ln17" to="data_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="127" from="reuse_addr_reg" to="reuse_addr_reg_load" fromId="10" toId="35">
</dataflow>
<dataflow id="128" from="data_addr" to="data_load" fromId="34" toId="36">
</dataflow>
<dataflow id="129" from="reuse_addr_reg_load" to="addr_cmp" fromId="35" toId="37">
</dataflow>
<dataflow id="130" from="zext_ln17" to="addr_cmp" fromId="33" toId="37">
</dataflow>
<dataflow id="131" from="zext_ln17" to="store_ln17" fromId="33" toId="38">
</dataflow>
<dataflow id="132" from="reuse_addr_reg" to="store_ln17" fromId="10" toId="38">
</dataflow>
<dataflow id="133" from="in_addr" to="in_load" fromId="29" toId="39">
</dataflow>
<dataflow id="134" from="w_addr" to="w_load" fromId="31" toId="40">
</dataflow>
<dataflow id="135" from="data_addr" to="data_load" fromId="34" toId="41">
</dataflow>
<dataflow id="136" from="reuse_reg" to="reuse_reg_load" fromId="11" toId="42">
</dataflow>
<dataflow id="137" from="addr_cmp" to="reuse_select" fromId="37" toId="43">
</dataflow>
<dataflow id="138" from="reuse_reg_load" to="reuse_select" fromId="42" toId="43">
</dataflow>
<dataflow id="139" from="data_load" to="reuse_select" fromId="41" toId="43">
</dataflow>
<dataflow id="140" from="w_load" to="xor_ln17" fromId="40" toId="44">
</dataflow>
<dataflow id="141" from="in_load" to="xor_ln17" fromId="39" toId="44">
</dataflow>
<dataflow id="143" from="_ssdm_op_BitConcatenate.i2.i1.i1" to="shl_ln" fromId="142" toId="45">
</dataflow>
<dataflow id="144" from="xor_ln17" to="shl_ln" fromId="44" toId="45">
</dataflow>
<dataflow id="146" from="StgValue_145" to="shl_ln" fromId="145" toId="45">
</dataflow>
<dataflow id="147" from="shl_ln" to="zext_ln17_1" fromId="45" toId="46">
</dataflow>
<dataflow id="148" from="reuse_select" to="add_ln17" fromId="43" toId="47">
</dataflow>
<dataflow id="149" from="zext_ln17_1" to="add_ln17" fromId="46" toId="47">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecPipeline" to="specpipeline_ln12" fromId="150" toId="48">
</dataflow>
<dataflow id="153" from="StgValue_152" to="specpipeline_ln12" fromId="152" toId="48">
</dataflow>
<dataflow id="154" from="StgValue_89" to="specpipeline_ln12" fromId="89" toId="48">
</dataflow>
<dataflow id="155" from="StgValue_89" to="specpipeline_ln12" fromId="89" toId="48">
</dataflow>
<dataflow id="156" from="StgValue_89" to="specpipeline_ln12" fromId="89" toId="48">
</dataflow>
<dataflow id="158" from="empty_0" to="specpipeline_ln12" fromId="157" toId="48">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln12" fromId="159" toId="49">
</dataflow>
<dataflow id="162" from="StgValue_161" to="speclooptripcount_ln12" fromId="161" toId="49">
</dataflow>
<dataflow id="163" from="StgValue_161" to="speclooptripcount_ln12" fromId="161" toId="49">
</dataflow>
<dataflow id="164" from="StgValue_161" to="speclooptripcount_ln12" fromId="161" toId="49">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecLoopName" to="specloopname_ln14" fromId="165" toId="50">
</dataflow>
<dataflow id="168" from="empty_5" to="specloopname_ln14" fromId="167" toId="50">
</dataflow>
<dataflow id="169" from="add_ln17" to="store_ln17" fromId="47" toId="51">
</dataflow>
<dataflow id="170" from="data_addr" to="store_ln17" fromId="34" toId="51">
</dataflow>
<dataflow id="171" from="add_ln17" to="store_ln17" fromId="47" toId="52">
</dataflow>
<dataflow id="172" from="reuse_reg" to="store_ln17" fromId="11" toId="52">
</dataflow>
<dataflow id="173" from="icmp_ln14" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="174" from="icmp_ln14" to="StgValue_3" fromId="19" toId="3">
</dataflow>
<dataflow id="175" from="addr_cmp" to="StgValue_7" fromId="37" toId="7">
</dataflow>
<dataflow id="176" from="icmp_ln14" to="StgValue_6" fromId="19" toId="6">
</dataflow>
</dataflows>


</stg>
