/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 256 256)
	(text "banco_de_registradores_visual" (rect 5 0 130 12)(font "Arial" ))
	(text "inst" (rect 8 224 20 236)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clock" (rect 0 0 20 12)(font "Arial" ))
		(text "clock" (rect 21 27 41 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "wren" (rect 0 0 18 12)(font "Arial" ))
		(text "wren" (rect 21 43 39 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "end_reg_d[4..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "end_reg_d[4..0]" (rect 21 59 85 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "end_reg_1[4..0]" (rect 0 0 63 12)(font "Arial" ))
		(text "end_reg_1[4..0]" (rect 21 75 84 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "end_reg_2[4..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "end_reg_2[4..0]" (rect 21 91 85 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "data_in[31..0]" (rect 0 0 51 12)(font "Arial" ))
		(text "data_in[31..0]" (rect 21 107 72 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "end_reg_v1[4..0]" (rect 0 0 69 12)(font "Arial" ))
		(text "end_reg_v1[4..0]" (rect 21 123 90 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "end_reg_v2[4..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "end_reg_v2[4..0]" (rect 21 139 91 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "end_reg_v3[4..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "end_reg_v3[4..0]" (rect 21 155 91 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 3))
	)
	(port
		(pt 0 176)
		(input)
		(text "end_reg_v4[4..0]" (rect 0 0 71 12)(font "Arial" ))
		(text "end_reg_v4[4..0]" (rect 21 171 92 183)(font "Arial" ))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "end_reg_v5[4..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "end_reg_v5[4..0]" (rect 21 187 91 199)(font "Arial" ))
		(line (pt 0 192)(pt 16 192)(line_width 3))
	)
	(port
		(pt 0 208)
		(input)
		(text "end_reg_v6[4..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "end_reg_v6[4..0]" (rect 21 203 91 215)(font "Arial" ))
		(line (pt 0 208)(pt 16 208)(line_width 3))
	)
	(port
		(pt 240 32)
		(output)
		(text "reg_1_out[31..0]" (rect 0 0 63 12)(font "Arial" ))
		(text "reg_1_out[31..0]" (rect 156 27 219 39)(font "Arial" ))
		(line (pt 240 32)(pt 224 32)(line_width 3))
	)
	(port
		(pt 240 48)
		(output)
		(text "reg_2_out[31..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "reg_2_out[31..0]" (rect 155 43 219 55)(font "Arial" ))
		(line (pt 240 48)(pt 224 48)(line_width 3))
	)
	(port
		(pt 240 64)
		(output)
		(text "reg_v1[31..0]" (rect 0 0 51 12)(font "Arial" ))
		(text "reg_v1[31..0]" (rect 168 59 219 71)(font "Arial" ))
		(line (pt 240 64)(pt 224 64)(line_width 3))
	)
	(port
		(pt 240 80)
		(output)
		(text "reg_v2[31..0]" (rect 0 0 53 12)(font "Arial" ))
		(text "reg_v2[31..0]" (rect 166 75 219 87)(font "Arial" ))
		(line (pt 240 80)(pt 224 80)(line_width 3))
	)
	(port
		(pt 240 96)
		(output)
		(text "reg_v3[31..0]" (rect 0 0 53 12)(font "Arial" ))
		(text "reg_v3[31..0]" (rect 166 91 219 103)(font "Arial" ))
		(line (pt 240 96)(pt 224 96)(line_width 3))
	)
	(port
		(pt 240 112)
		(output)
		(text "reg_v4[31..0]" (rect 0 0 54 12)(font "Arial" ))
		(text "reg_v4[31..0]" (rect 165 107 219 119)(font "Arial" ))
		(line (pt 240 112)(pt 224 112)(line_width 3))
	)
	(port
		(pt 240 128)
		(output)
		(text "reg_v5[31..0]" (rect 0 0 53 12)(font "Arial" ))
		(text "reg_v5[31..0]" (rect 166 123 219 135)(font "Arial" ))
		(line (pt 240 128)(pt 224 128)(line_width 3))
	)
	(port
		(pt 240 144)
		(output)
		(text "reg_v6[31..0]" (rect 0 0 53 12)(font "Arial" ))
		(text "reg_v6[31..0]" (rect 166 139 219 151)(font "Arial" ))
		(line (pt 240 144)(pt 224 144)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 224 224)(line_width 1))
	)
)
