$date
	Sat Oct 22 19:49:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#595808
b1001 !
1"
#595810
b1001 &
b1001 %
1$
#595811
0"
#595814
b11100 &
b11100 %
#595818
b1110 &
b1110 %
#595822
b111 &
b111 %
#595826
b10110 &
b10110 %
#595830
b1011 &
b1011 %
#595834
b100010 &
b100010 %
#595838
b10001 &
b10001 %
#595842
b110100 &
b110100 %
#595846
b11010 &
b11010 %
#595850
b1101 &
b1101 %
#595854
b101000 &
b101000 %
#595858
b10100 &
b10100 %
#595862
b1010 &
b1010 %
#595866
b101 &
b101 %
#595870
b10000 &
b10000 %
#595874
b1000 &
b1000 %
#595878
b100 &
b100 %
#595882
b10 &
b10 %
#595886
b1 &
1#
b1 %
#595890
b0 &
b0 %
0#
0$
#1628276
b1 !
1"
#1628278
b1 &
b1 %
1$
#1628279
0"
#1628282
1#
#1628286
b0 &
0#
b0 %
0$
#2603532
b10100 !
1"
#2603534
b10100 &
b10100 %
1$
#2603535
0"
#2603538
b1010 &
b1010 %
#2603542
b101 &
b101 %
#2603546
b10000 &
b10000 %
#2603550
b1000 &
b1000 %
#2603554
b100 &
b100 %
#2603558
b10 &
b10 %
#2603562
b1 &
b1 %
1#
#2603566
b0 &
0#
b0 %
0$
#4500012
