// Seed: 461883573
module module_0 (
    output tri id_0,
    output tri id_1
);
  parameter id_3 = -1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    output tri id_2,
    input uwire id_3,
    output uwire id_4,
    input wor id_5,
    output wor id_6
);
  assign id_6 = id_5;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output uwire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_8 = -1;
  wire  id_14;
  logic id_15;
  ;
  logic id_16;
  id_17 :
  assert property (@(posedge id_3) id_14)
  else $unsigned(94);
  ;
  logic id_18;
endmodule
