###############################################################
#  Generated by:      Cadence Innovus 17.17-s050_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Sat Feb 13 17:06:26 2021
#  Design:            ExampleRocketSystem
#  Command:           defOut -selected ../outputs/ExampleRocketSystem.floorplan.innovus.macros.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN ExampleRocketSystem ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    DESIGN RC_DEF STRING "/designs/ExampleRocketSystem" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 1870.056 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 1400.072 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 1870056 1400072 ) ;

COMPONENTS 52 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_0__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 96692 337952 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_1__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 532952 110747 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_2__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1368854 318838 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_3__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1472179 71917 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_4__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 515846 349361 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_5__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 186663 78142 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_6__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 177768 860571 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_7__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 343098 598423 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_8__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 253561 337195 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_9__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 368871 79918 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_10__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1447830 311165 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_11__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1757750 77638 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_12__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 427748 414829 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_13__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 22750 77728 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_14__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 263969 860255 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_15__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 230229 597820 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_16__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 18985 338646 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_17__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 622528 72841 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_18__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1284167 391354 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_19__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1353095 77566 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_20__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 349860 335598 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_21__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 265596 77848 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_22__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 499427 595200 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_23__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 59745 602041 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_24__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 175193 337551 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_25__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 442811 158973 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_26__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1574754 72021 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_27__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1670944 68590 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_28__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 346673 861799 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_29__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 105032 77933 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_30__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 421628 700668 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_31__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 145633 598681 ) N
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_0__SRAM32x22d_r0_instance SRAM2RW32x22 + FIXED ( 505134 852739 ) N
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_0__SRAM32x22d_r1_instance SRAM2RW32x22 + FIXED ( 511536 924455 ) N
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_1__SRAM32x22d_r0_instance SRAM2RW32x22 + FIXED ( 439124 992381 ) N
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_1__SRAM32x22d_r1_instance SRAM2RW32x22 + FIXED ( 441797 1065988 ) N
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_2__SRAM32x22d_r0_instance SRAM2RW32x22 + FIXED ( 555788 995561 ) N
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_2__SRAM32x22d_r1_instance SRAM2RW32x22 + FIXED ( 563744 1068312 ) N
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_3__SRAM32x22d_r0_instance SRAM2RW32x22 + FIXED ( 598157 1140525 ) N
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_3__SRAM32x22d_r1_instance SRAM2RW32x22 + FIXED ( 477355 1139765 ) N
 ;
- tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_0__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1284000 818588 ) N
 ;
- tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_1__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1544745 818770 ) N
 ;
- tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_2__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1345878 562226 ) N
 ;
- tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_3__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1576765 305051 ) N
 ;
- tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_0__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1587987 1075170 ) N
 ;
- tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_1__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1345880 1074924 ) N
 ;
- tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_2__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1105024 1073478 ) N
 ;
- tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_3__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1588264 562682 ) N
 ;
- tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_r0_instance SRAM1RW64x32 + FIXED ( 1286764 34440 ) N
 ;
- tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_rr0_instance SRAM1RW64x32 + FIXED ( 1162973 34425 ) N
 ;
- tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_rrr0_instance SRAM1RW64x32 + FIXED ( 1265537 254496 ) N
 ;
- tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_rrrr0_instance SRAM1RW64x32 + FIXED ( 1232092 127915 ) N
 ;
END COMPONENTS

PINS 0 ;
END PINS

END DESIGN
