$date
	Sun Oct 23 05:36:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#762155
b11101 !
1"
#762158
b11101 &
b11101 %
1$
#762159
0"
#762162
b1011000 &
b1011000 %
#762166
b101100 &
b101100 %
#762170
b10110 &
b10110 %
#762174
b1011 &
b1011 %
#762178
b100010 &
b100010 %
#762182
b10001 &
b10001 %
#762186
b110100 &
b110100 %
#762190
b11010 &
b11010 %
#762194
b1101 &
b1101 %
#762198
b101000 &
b101000 %
#762202
b10100 &
b10100 %
#762206
b1010 &
b1010 %
#762210
b101 &
b101 %
#762214
b10000 &
b10000 %
#762218
b1000 &
b1000 %
#762222
b100 &
b100 %
#762226
b10 &
b10 %
#762230
b1 &
1#
b1 %
#762234
b0 &
b0 %
0#
0$
#1763882
b110 &
b110 %
1$
b110 !
1"
#1763883
0"
#1763886
b11 &
b11 %
#1763890
b1010 &
b1010 %
#1763894
b101 &
b101 %
#1763898
b10000 &
b10000 %
#1763902
b1000 &
b1000 %
#1763906
b100 &
b100 %
#1763910
b10 &
b10 %
#1763914
b1 &
b1 %
1#
#1763918
b0 &
0#
b0 %
0$
#2735603
b10101 !
1"
#2735606
b10101 &
b10101 %
1$
#2735607
0"
#2735610
b1000000 &
b1000000 %
#2735614
b100000 &
b100000 %
#2735618
b10000 &
b10000 %
#2735622
b1000 &
b1000 %
#2735626
b100 &
b100 %
#2735630
b10 &
b10 %
#2735634
b1 &
b1 %
1#
#2735638
b0 &
0#
b0 %
0$
#4500012
