<Results/19_02_20_21.33.55/multi_tcp_bi_2_1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 54fa
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5536.81 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5311.43 --|
|-- Mem Ch  2: Reads (MB/s):  8036.47 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7354.39 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8036.47 --||-- NODE 1 Mem Read (MB/s) :  5536.81 --|
|-- NODE 0 Mem Write(MB/s) :  7354.39 --||-- NODE 1 Mem Write(MB/s) :  5311.43 --|
|-- NODE 0 P. Write (T/s):     136279 --||-- NODE 1 P. Write (T/s):      90428 --|
|-- NODE 0 Memory (MB/s):    15390.86 --||-- NODE 1 Memory (MB/s):    10848.24 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13573.28                --|
            |--                System Write Throughput(MB/s):      12665.83                --|
            |--               System Memory Throughput(MB/s):      26239.10                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 562f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8652          96      21 M   145 M     48       0     560 K
 1      98 M       336 K    21 M   136 M    138 M     0     571 K
-----------------------------------------------------------------------
 *      98 M       336 K    42 M   282 M    138 M     0    1132 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.76        Core1: 37.27        
Core2: 63.00        Core3: 20.70        
Core4: 36.43        Core5: 31.86        
Core6: 82.97        Core7: 20.19        
Core8: 104.87        Core9: 23.97        
Core10: 93.27        Core11: 28.74        
Core12: 73.89        Core13: 23.79        
Core14: 73.00        Core15: 38.29        
Core16: 79.55        Core17: 19.41        
Core18: 26.42        Core19: 25.23        
Core20: 24.71        Core21: 22.88        
Core22: 85.23        Core23: 21.29        
Core24: 77.76        Core25: 17.46        
Core26: 42.58        Core27: 40.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.92
Socket1: 24.68
DDR read Latency(ns)
Socket0: 162.35
Socket1: 530.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.06        Core1: 48.00        
Core2: 69.84        Core3: 18.88        
Core4: 36.88        Core5: 28.81        
Core6: 59.88        Core7: 20.02        
Core8: 84.74        Core9: 41.41        
Core10: 94.12        Core11: 27.05        
Core12: 74.39        Core13: 19.15        
Core14: 73.57        Core15: 35.82        
Core16: 80.32        Core17: 18.53        
Core18: 26.61        Core19: 22.42        
Core20: 24.93        Core21: 28.36        
Core22: 85.82        Core23: 16.51        
Core24: 84.93        Core25: 17.26        
Core26: 42.97        Core27: 40.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.45
Socket1: 23.86
DDR read Latency(ns)
Socket0: 164.16
Socket1: 593.69
irq_total: 224909.209490336
cpu_total: 27.99
cpu_0: 42.13
cpu_1: 1.40
cpu_2: 0.47
cpu_3: 32.16
cpu_4: 49.97
cpu_5: 14.35
cpu_6: 4.12
cpu_7: 25.58
cpu_8: 12.36
cpu_9: 1.99
cpu_10: 68.70
cpu_11: 9.77
cpu_12: 2.66
cpu_13: 34.35
cpu_14: 2.33
cpu_15: 2.72
cpu_16: 93.22
cpu_17: 20.60
cpu_18: 49.44
cpu_19: 8.17
cpu_20: 40.33
cpu_21: 59.20
cpu_22: 74.75
cpu_23: 35.95
cpu_24: 5.85
cpu_25: 31.30
cpu_26: 22.86
cpu_27: 37.08
enp130s0f0_rx_bytes: 4652398418
enp130s0f1_rx_bytes: 3970630227
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8623028645
enp130s0f0_tx_packets_phy: 431740
enp130s0f1_tx_packets_phy: 421734
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 853474
enp130s0f0_tx_bytes: 2965460283
enp130s0f1_tx_bytes: 2969638546
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5935098829
enp130s0f0_rx_packets: 548817
enp130s0f1_rx_packets: 508657
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1057474
enp130s0f0_rx_bytes_phy: 4683379602
enp130s0f1_rx_bytes_phy: 3994026846
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8677406448
enp130s0f0_tx_bytes_phy: 2970766661
enp130s0f1_tx_bytes_phy: 2974570907
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5945337568
enp130s0f0_rx_packets_phy: 548837
enp130s0f1_rx_packets_phy: 508621
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1057458
enp130s0f0_tx_packets: 373174
enp130s0f1_tx_packets: 366801
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 739975


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.21        Core1: 55.42        
Core2: 75.09        Core3: 20.74        
Core4: 36.08        Core5: 32.63        
Core6: 88.31        Core7: 20.58        
Core8: 87.98        Core9: 42.56        
Core10: 92.88        Core11: 28.91        
Core12: 75.24        Core13: 22.96        
Core14: 80.59        Core15: 31.30        
Core16: 79.85        Core17: 19.15        
Core18: 26.43        Core19: 22.77        
Core20: 25.06        Core21: 27.64        
Core22: 84.83        Core23: 19.82        
Core24: 80.13        Core25: 17.57        
Core26: 40.92        Core27: 41.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.96
Socket1: 25.43
DDR read Latency(ns)
Socket0: 164.51
Socket1: 532.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.66        Core1: 46.91        
Core2: 57.65        Core3: 21.05        
Core4: 36.93        Core5: 33.01        
Core6: 92.23        Core7: 20.52        
Core8: 60.59        Core9: 40.35        
Core10: 93.40        Core11: 28.33        
Core12: 71.59        Core13: 23.07        
Core14: 66.82        Core15: 35.37        
Core16: 80.39        Core17: 19.09        
Core18: 26.32        Core19: 22.17        
Core20: 24.95        Core21: 27.95        
Core22: 85.64        Core23: 19.61        
Core24: 80.44        Core25: 17.90        
Core26: 41.96        Core27: 41.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.08
Socket1: 25.58
DDR read Latency(ns)
Socket0: 164.57
Socket1: 531.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.20        Core1: 49.00        
Core2: 89.09        Core3: 20.18        
Core4: 36.17        Core5: 32.14        
Core6: 46.37        Core7: 20.99        
Core8: 92.21        Core9: 44.55        
Core10: 92.66        Core11: 29.86        
Core12: 69.16        Core13: 20.27        
Core14: 82.90        Core15: 37.44        
Core16: 80.11        Core17: 19.78        
Core18: 25.94        Core19: 23.12        
Core20: 25.40        Core21: 26.77        
Core22: 85.22        Core23: 22.98        
Core24: 85.04        Core25: 17.24        
Core26: 41.68        Core27: 41.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.85
Socket1: 25.19
DDR read Latency(ns)
Socket0: 165.36
Socket1: 528.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.94        Core1: 43.40        
Core2: 69.56        Core3: 20.70        
Core4: 37.44        Core5: 32.23        
Core6: 84.50        Core7: 20.45        
Core8: 96.61        Core9: 35.97        
Core10: 91.57        Core11: 29.21        
Core12: 77.84        Core13: 23.75        
Core14: 83.24        Core15: 36.91        
Core16: 80.92        Core17: 19.32        
Core18: 26.27        Core19: 22.35        
Core20: 25.07        Core21: 25.32        
Core22: 84.15        Core23: 21.50        
Core24: 44.17        Core25: 17.91        
Core26: 41.29        Core27: 39.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.05
Socket1: 25.08
DDR read Latency(ns)
Socket0: 162.86
Socket1: 539.28
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22678
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420691306; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420703622; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210356909; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210356909; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210432661; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210432661; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008679656; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5451980; Consumed Joules: 332.76; Watts: 55.39; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1589150; Consumed DRAM Joules: 24.31; DRAM Watts: 4.05
S1P0; QPIClocks: 14420658854; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420671038; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210459709; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210459709; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210364727; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210364727; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008755267; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4904033; Consumed Joules: 299.32; Watts: 49.82; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1361151; Consumed DRAM Joules: 20.83; DRAM Watts: 3.47
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 59cd
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.19   0.40    0.90      23 M     31 M    0.23    0.33    0.03    0.04     4200     3120       64     66
   1    1     0.00   0.47   0.00    0.60     216 K    339 K    0.36    0.16    0.01    0.02        0        4       10     63
   2    0     0.00   0.30   0.00    0.60     145 K    203 K    0.29    0.16    0.02    0.02       56        4        2     65
   3    1     0.11   0.48   0.23    0.67      15 M     22 M    0.33    0.50    0.01    0.02     5712     2984        7     62
   4    0     0.16   0.26   0.63    1.17      23 M     34 M    0.32    0.38    0.01    0.02     4088     3320       16     65
   5    1     0.10   0.57   0.17    0.62    4028 K   5145 K    0.22    0.34    0.00    0.01      112       70       17     62
   6    0     0.03   0.39   0.07    0.64    1787 K   2273 K    0.21    0.12    0.01    0.01     1568       18      179     64
   7    1     0.08   0.45   0.17    0.62      13 M     19 M    0.29    0.49    0.02    0.03     5432     3029       14     61
   8    0     0.06   0.46   0.12    0.61    4131 K   4444 K    0.07    0.26    0.01    0.01      392       39       12     65
   9    1     0.02   0.74   0.03    0.71     395 K    928 K    0.57    0.31    0.00    0.00      112       22       11     62
  10    0     0.07   0.08   0.86    1.20      69 M     81 M    0.15    0.18    0.09    0.11     3472     9118      156     63
  11    1     0.08   0.73   0.11    0.63    2239 K   4664 K    0.52    0.42    0.00    0.01      168       30       36     60
  12    0     0.01   0.31   0.03    0.60     933 K   1345 K    0.31    0.09    0.01    0.01       56       42       14     65
  13    1     0.09   0.37   0.26    0.70      28 M     39 M    0.29    0.44    0.03    0.04     1064     1290       39     60
  14    0     0.02   1.23   0.02    0.77     386 K    605 K    0.36    0.38    0.00    0.00      168       38        3     66
  15    1     0.03   0.52   0.05    0.72     861 K   2013 K    0.57    0.20    0.00    0.01      168       22       30     61
  16    0     0.07   0.06   1.14    1.20     122 M    141 M    0.13    0.18    0.19    0.21     6776    15835      109     63
  17    1     0.03   0.21   0.12    0.60      12 M     16 M    0.22    0.54    0.05    0.06     5488     2983       18     62
  18    0     0.11   0.18   0.62    1.17      20 M     30 M    0.33    0.42    0.02    0.03     5376     3406      348     65
  19    1     0.06   0.85   0.08    0.60    1938 K   2884 K    0.33    0.48    0.00    0.00      112       97        9     62
  20    0     0.07   0.18   0.37    0.85      16 M     25 M    0.36    0.46    0.02    0.04     3304     3879       13     64
  21    1     0.12   0.26   0.46    0.94      24 M     38 M    0.35    0.55    0.02    0.03     4872     3206      634     62
  22    0     0.13   0.13   1.02    1.20      78 M     96 M    0.19    0.23    0.06    0.08     3640    12008      126     64
  23    1     0.10   0.43   0.24    0.68      14 M     23 M    0.37    0.55    0.01    0.02      560      414       50     62
  24    0     0.02   0.40   0.06    0.61    1428 K   1912 K    0.25    0.07    0.01    0.01       56       12       96     66
  25    1     0.09   0.43   0.20    0.62    9818 K     18 M    0.48    0.58    0.01    0.02     5376     3659       11     62
  26    0     0.12   0.60   0.20    0.62    3423 K   5412 K    0.37    0.44    0.00    0.00      280       42      149     66
  27    1     0.06   0.19   0.29    0.74      76 M     84 M    0.10    0.18    0.14    0.15     1736     2010       83     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.17   0.40    1.05     367 M    458 M    0.20    0.26    0.04    0.05    33432    50881     1287     58
 SKT    1     0.07   0.40   0.17    0.70     205 M    278 M    0.26    0.44    0.02    0.03    30912    19820      969     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.24   0.28    0.91     572 M    736 M    0.22    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   79 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.20 %

 C1 core residency: 47.67 %; C3 core residency: 4.05 %; C6 core residency: 17.09 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 5.99 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.70 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       25 G     25 G   |   26%    26%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   87 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    39.64    38.28     279.38      20.30         309.17
 SKT   1    20.85    25.40     250.86      17.44         158.64
---------------------------------------------------------------------------------------------------------------
       *    60.50    63.68     530.25      37.74         257.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/19_02_20_21.33.55/multi_tcp_bi_2_1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5baa
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6533.29 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5577.41 --|
|-- Mem Ch  2: Reads (MB/s):  7921.48 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7025.38 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  7921.48 --||-- NODE 1 Mem Read (MB/s) :  6533.29 --|
|-- NODE 0 Mem Write(MB/s) :  7025.38 --||-- NODE 1 Mem Write(MB/s) :  5577.41 --|
|-- NODE 0 P. Write (T/s):     139434 --||-- NODE 1 P. Write (T/s):     104009 --|
|-- NODE 0 Memory (MB/s):    14946.86 --||-- NODE 1 Memory (MB/s):    12110.71 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14454.77                --|
            |--                System Write Throughput(MB/s):      12602.79                --|
            |--               System Memory Throughput(MB/s):      27057.56                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5cd6
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      17 K       264      23 M   123 M     84     372     371 K
 1      84 M       446 K    14 M   124 M    126 M     0     481 K
-----------------------------------------------------------------------
 *      84 M       446 K    38 M   248 M    126 M   372     853 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.33        Core1: 57.74        
Core2: 79.78        Core3: 31.77        
Core4: 36.39        Core5: 39.36        
Core6: 66.53        Core7: 29.75        
Core8: 56.06        Core9: 60.87        
Core10: 98.15        Core11: 53.99        
Core12: 53.59        Core13: 49.00        
Core14: 40.52        Core15: 52.78        
Core16: 80.88        Core17: 31.02        
Core18: 26.99        Core19: 44.43        
Core20: 27.70        Core21: 67.69        
Core22: 79.14        Core23: 110.27        
Core24: 73.96        Core25: 23.43        
Core26: 35.39        Core27: 107.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.91
Socket1: 61.99
DDR read Latency(ns)
Socket0: 175.94
Socket1: 289.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.61        Core1: 21.93        
Core2: 60.95        Core3: 31.89        
Core4: 35.76        Core5: 38.17        
Core6: 65.51        Core7: 29.47        
Core8: 53.86        Core9: 54.85        
Core10: 98.20        Core11: 51.26        
Core12: 52.59        Core13: 49.13        
Core14: 39.59        Core15: 49.12        
Core16: 80.27        Core17: 30.80        
Core18: 26.49        Core19: 44.59        
Core20: 28.23        Core21: 67.49        
Core22: 78.82        Core23: 109.69        
Core24: 50.40        Core25: 23.56        
Core26: 39.49        Core27: 107.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.85
Socket1: 61.75
DDR read Latency(ns)
Socket0: 176.64
Socket1: 285.87
irq_total: 181464.409681611
cpu_total: 27.81
cpu_0: 34.88
cpu_1: 1.06
cpu_2: 0.73
cpu_3: 26.98
cpu_4: 40.20
cpu_5: 13.55
cpu_6: 26.31
cpu_7: 33.89
cpu_8: 0.60
cpu_9: 1.13
cpu_10: 65.58
cpu_11: 11.36
cpu_12: 2.19
cpu_13: 41.59
cpu_14: 7.71
cpu_15: 1.73
cpu_16: 73.29
cpu_17: 21.59
cpu_18: 45.85
cpu_19: 12.49
cpu_20: 37.67
cpu_21: 77.67
cpu_22: 51.50
cpu_23: 52.89
cpu_24: 2.92
cpu_25: 24.92
cpu_26: 15.95
cpu_27: 52.29
enp130s0f0_rx_bytes: 4440245455
enp130s0f1_rx_bytes: 3724648298
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8164893753
enp130s0f0_rx_bytes_phy: 4469114340
enp130s0f1_rx_bytes_phy: 3746077961
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8215192301
enp130s0f0_tx_packets: 334412
enp130s0f1_tx_packets: 335776
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 670188
enp130s0f0_rx_packets_phy: 526270
enp130s0f1_rx_packets_phy: 469059
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 995329
enp130s0f0_rx_packets: 526267
enp130s0f1_rx_packets: 469048
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 995315
enp130s0f0_tx_packets_phy: 391168
enp130s0f1_tx_packets_phy: 387847
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 779015
enp130s0f0_tx_bytes: 2754181250
enp130s0f1_tx_bytes: 2754802059
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5508983309
enp130s0f0_tx_bytes_phy: 2759107840
enp130s0f1_tx_bytes_phy: 2759563377
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5518671217


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.61        Core1: 57.51        
Core2: 64.56        Core3: 33.41        
Core4: 34.58        Core5: 36.99        
Core6: 63.73        Core7: 29.96        
Core8: 49.27        Core9: 45.77        
Core10: 91.78        Core11: 42.44        
Core12: 52.22        Core13: 47.36        
Core14: 40.01        Core15: 50.59        
Core16: 77.97        Core17: 32.48        
Core18: 24.91        Core19: 33.06        
Core20: 26.33        Core21: 67.10        
Core22: 76.10        Core23: 106.86        
Core24: 77.58        Core25: 23.83        
Core26: 38.79        Core27: 104.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.69
Socket1: 60.50
DDR read Latency(ns)
Socket0: 175.68
Socket1: 272.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.82        Core1: 49.07        
Core2: 59.50        Core3: 29.61        
Core4: 28.34        Core5: 34.92        
Core6: 53.33        Core7: 27.37        
Core8: 79.05        Core9: 44.07        
Core10: 72.68        Core11: 46.75        
Core12: 46.04        Core13: 30.15        
Core14: 38.55        Core15: 45.56        
Core16: 70.27        Core17: 29.45        
Core18: 20.89        Core19: 26.34        
Core20: 21.89        Core21: 57.23        
Core22: 69.65        Core23: 89.95        
Core24: 71.19        Core25: 22.28        
Core26: 35.72        Core27: 97.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.63
Socket1: 49.35
DDR read Latency(ns)
Socket0: 169.29
Socket1: 241.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.78        Core1: 21.76        
Core2: 78.67        Core3: 34.84        
Core4: 30.32        Core5: 38.43        
Core6: 58.25        Core7: 32.28        
Core8: 52.64        Core9: 39.78        
Core10: 84.47        Core11: 51.35        
Core12: 48.39        Core13: 49.73        
Core14: 38.36        Core15: 53.08        
Core16: 72.49        Core17: 34.32        
Core18: 22.43        Core19: 39.90        
Core20: 23.29        Core21: 65.20        
Core22: 71.67        Core23: 101.48        
Core24: 65.33        Core25: 25.60        
Core26: 38.29        Core27: 100.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 56.30
Socket1: 59.82
DDR read Latency(ns)
Socket0: 172.45
Socket1: 214.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.24        Core1: 47.28        
Core2: 23.14        Core3: 35.15        
Core4: 30.93        Core5: 38.02        
Core6: 58.09        Core7: 31.72        
Core8: 65.17        Core9: 49.82        
Core10: 85.13        Core11: 50.83        
Core12: 47.29        Core13: 49.69        
Core14: 39.53        Core15: 53.32        
Core16: 72.56        Core17: 34.94        
Core18: 22.89        Core19: 39.61        
Core20: 24.00        Core21: 64.28        
Core22: 72.05        Core23: 100.80        
Core24: 62.64        Core25: 25.68        
Core26: 38.06        Core27: 99.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 56.62
Socket1: 59.62
DDR read Latency(ns)
Socket0: 171.74
Socket1: 217.04
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24381
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14422310990; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14422316634; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211160412; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211160412; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211239504; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211239504; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009414255; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5181862; Consumed Joules: 316.28; Watts: 52.63; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1535607; Consumed DRAM Joules: 23.49; DRAM Watts: 3.91
S1P0; QPIClocks: 14422432142; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14422441134; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211332463; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211332463; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211250075; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211250075; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009494395; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5235385; Consumed Joules: 319.54; Watts: 53.18; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1479411; Consumed DRAM Joules: 22.63; DRAM Watts: 3.77
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6072
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.25   0.26    0.71      21 M     26 M    0.20    0.35    0.03    0.04     3864     2817        6     66
   1    1     0.00   0.45   0.01    0.62     310 K    418 K    0.26    0.18    0.01    0.02      448        7       16     63
   2    0     0.00   0.35   0.00    0.60     144 K    198 K    0.27    0.16    0.01    0.02       56        9        3     65
   3    1     0.06   0.32   0.18    0.62      21 M     26 M    0.18    0.37    0.04    0.05     3864     3042        6     62
   4    0     0.11   0.31   0.36    0.83      18 M     28 M    0.34    0.40    0.02    0.03     3640     2797       22     66
   5    1     0.09   0.57   0.15    0.66    3283 K   4659 K    0.30    0.36    0.00    0.01      224      197       19     62
   6    0     0.11   0.61   0.18    0.60    6966 K   9371 K    0.26    0.22    0.01    0.01       56      147      110     66
   7    1     0.12   0.42   0.27    0.73      21 M     28 M    0.24    0.42    0.02    0.02     3528     3040       12     62
   8    0     0.00   0.39   0.00    0.60     111 K    153 K    0.27    0.20    0.01    0.02        0        6        2     65
   9    1     0.02   1.26   0.01    0.67     377 K    518 K    0.27    0.22    0.00    0.00      112       14       16     62
  10    0     0.07   0.09   0.79    1.21      76 M     87 M    0.12    0.15    0.10    0.12     6944       58     8264     63
  11    1     0.05   0.56   0.09    0.61    3422 K   4404 K    0.22    0.25    0.01    0.01       56       30      114     60
  12    0     0.01   0.30   0.03    0.60     585 K   1303 K    0.55    0.11    0.01    0.01      168       27       10     64
  13    1     0.05   0.15   0.34    0.82      65 M     75 M    0.12    0.27    0.13    0.15     3416     4120       25     60
  14    0     0.05   0.67   0.08    0.66    1417 K   3792 K    0.63    0.25    0.00    0.01      504       67       14     64
  15    1     0.00   0.41   0.01    0.60     462 K    695 K    0.33    0.15    0.01    0.01        0       22       17     61
  16    0     0.10   0.11   0.90    1.21      90 M    108 M    0.17    0.18    0.09    0.11     5432    15173       56     63
  17    1     0.02   0.19   0.13    0.61      20 M     23 M    0.14    0.38    0.09    0.10     3864     2961        8     62
  18    0     0.13   0.28   0.47    0.99      17 M     28 M    0.38    0.46    0.01    0.02     5208     3184      150     64
  19    1     0.10   0.81   0.12    0.64    2796 K   4633 K    0.40    0.40    0.00    0.00       56       59       76     61
  20    0     0.07   0.24   0.31    0.77      15 M     22 M    0.33    0.48    0.02    0.03     4984     3135      126     65
  21    1     0.12   0.14   0.91    1.21      65 M     81 M    0.20    0.28    0.05    0.06     5824     3395     1903     60
  22    0     0.08   0.13   0.63    1.20      56 M     67 M    0.16    0.26    0.07    0.08     3304     8409        1     65
  23    1     0.04   0.06   0.61    1.16      50 M     57 M    0.12    0.15    0.14    0.16     2632       39     3920     61
  24    0     0.03   0.57   0.05    0.65    1300 K   1718 K    0.24    0.22    0.00    0.01      168       26       29     66
  25    1     0.03   0.17   0.15    0.60      16 M     20 M    0.21    0.49    0.06    0.08     5264     3463       13     61
  26    0     0.09   0.61   0.15    0.62    2837 K   4293 K    0.34    0.43    0.00    0.00      112       58       90     65
  27    1     0.04   0.07   0.61    1.17      50 M     58 M    0.13    0.14    0.13    0.14     3024       20     3991     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.22   0.30    0.96     309 M    390 M    0.21    0.28    0.03    0.04    34440    35913     8883     58
 SKT    1     0.05   0.20   0.26    0.91     323 M    387 M    0.16    0.29    0.04    0.05    32312    20409    10136     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.21   0.28    0.93     633 M    778 M    0.19    0.28    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   78 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.91 %

 C1 core residency: 38.99 %; C3 core residency: 4.46 %; C6 core residency: 26.65 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.33 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.49 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   26%    26%   
 SKT    1       29 G     29 G   |   30%    30%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    39.59    35.34     265.20      19.62         320.62
 SKT   1    29.39    25.29     263.13      18.36         255.04
---------------------------------------------------------------------------------------------------------------
       *    68.98    60.63     528.33      37.98         287.05
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/19_02_20_21.33.55/multi_tcp_bi_2_1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6248
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7800.12 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7698.19 --|
|-- Mem Ch  2: Reads (MB/s):  4847.85 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  3690.59 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  4847.85 --||-- NODE 1 Mem Read (MB/s) :  7800.12 --|
|-- NODE 0 Mem Write(MB/s) :  3690.59 --||-- NODE 1 Mem Write(MB/s) :  7698.19 --|
|-- NODE 0 P. Write (T/s):      68129 --||-- NODE 1 P. Write (T/s):     135069 --|
|-- NODE 0 Memory (MB/s):     8538.44 --||-- NODE 1 Memory (MB/s):    15498.31 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12647.97                --|
            |--                System Write Throughput(MB/s):      11388.78                --|
            |--               System Memory Throughput(MB/s):      24036.75                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6382
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      17 K        12      17 M   126 M     24       0     480 K
 1      93 M       281 K    23 M   142 M    123 M     0     334 K
-----------------------------------------------------------------------
 *      93 M       281 K    40 M   268 M    123 M     0     815 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.28        Core1: 54.59        
Core2: 43.68        Core3: 37.19        
Core4: 23.45        Core5: 44.84        
Core6: 46.90        Core7: 40.17        
Core8: 49.59        Core9: 39.61        
Core10: 84.80        Core11: 79.60        
Core12: 44.98        Core13: 20.50        
Core14: 31.99        Core15: 56.12        
Core16: 52.47        Core17: 41.89        
Core18: 18.24        Core19: 53.27        
Core20: 18.35        Core21: 64.78        
Core22: 100.67        Core23: 41.83        
Core24: 50.31        Core25: 27.36        
Core26: 41.35        Core27: 66.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.20
Socket1: 44.36
DDR read Latency(ns)
Socket0: 456.73
Socket1: 192.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.28        Core1: 57.68        
Core2: 35.81        Core3: 41.63        
Core4: 22.35        Core5: 45.29        
Core6: 46.35        Core7: 43.03        
Core8: 48.10        Core9: 41.52        
Core10: 88.42        Core11: 76.39        
Core12: 45.58        Core13: 20.07        
Core14: 29.37        Core15: 53.39        
Core16: 67.22        Core17: 46.78        
Core18: 17.71        Core19: 41.46        
Core20: 18.44        Core21: 68.95        
Core22: 105.61        Core23: 62.50        
Core24: 50.49        Core25: 29.41        
Core26: 45.20        Core27: 62.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 59.04
Socket1: 48.52
DDR read Latency(ns)
Socket0: 482.76
Socket1: 206.55
irq_total: 192654.709381709
cpu_total: 26.35
cpu_0: 27.19
cpu_1: 8.05
cpu_2: 0.66
cpu_3: 48.27
cpu_4: 24.93
cpu_5: 8.24
cpu_6: 4.85
cpu_7: 39.63
cpu_8: 0.80
cpu_9: 9.38
cpu_10: 78.52
cpu_11: 8.84
cpu_12: 1.80
cpu_13: 38.83
cpu_14: 3.26
cpu_15: 1.33
cpu_16: 44.81
cpu_17: 40.89
cpu_18: 25.80
cpu_19: 14.49
cpu_20: 42.42
cpu_21: 84.38
cpu_22: 44.48
cpu_23: 38.96
cpu_24: 8.98
cpu_25: 37.03
cpu_26: 10.31
cpu_27: 40.82
enp130s0f0_tx_packets_phy: 410495
enp130s0f1_tx_packets_phy: 394742
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 805237
enp130s0f0_tx_bytes: 2914958850
enp130s0f1_tx_bytes: 2920654954
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5835613804
enp130s0f0_rx_packets_phy: 486186
enp130s0f1_rx_packets_phy: 445219
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 931405
enp130s0f0_tx_packets: 355122
enp130s0f1_tx_packets: 343134
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 698256
enp130s0f0_tx_bytes_phy: 2919952342
enp130s0f1_tx_bytes_phy: 2925353600
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5845305942
enp130s0f0_rx_bytes_phy: 4051547436
enp130s0f1_rx_bytes_phy: 3587071678
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 7638619114
enp130s0f0_rx_bytes: 4024995351
enp130s0f1_rx_bytes: 3566254731
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 7591250082
enp130s0f0_rx_packets: 486170
enp130s0f1_rx_packets: 445184
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 931354


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.40        Core1: 54.15        
Core2: 38.01        Core3: 38.20        
Core4: 22.29        Core5: 41.24        
Core6: 43.91        Core7: 41.20        
Core8: 43.38        Core9: 41.23        
Core10: 86.42        Core11: 76.07        
Core12: 45.29        Core13: 19.87        
Core14: 31.66        Core15: 58.74        
Core16: 68.41        Core17: 43.52        
Core18: 17.83        Core19: 39.82        
Core20: 18.00        Core21: 65.84        
Core22: 102.66        Core23: 43.59        
Core24: 49.05        Core25: 27.69        
Core26: 46.01        Core27: 60.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.86
Socket1: 44.28
DDR read Latency(ns)
Socket0: 466.42
Socket1: 202.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.82        Core1: 54.43        
Core2: 44.78        Core3: 37.76        
Core4: 22.78        Core5: 43.87        
Core6: 45.73        Core7: 41.91        
Core8: 45.31        Core9: 33.50        
Core10: 85.67        Core11: 75.78        
Core12: 45.54        Core13: 20.05        
Core14: 31.98        Core15: 55.34        
Core16: 66.92        Core17: 43.47        
Core18: 17.50        Core19: 51.03        
Core20: 17.74        Core21: 66.32        
Core22: 102.94        Core23: 40.51        
Core24: 49.57        Core25: 27.37        
Core26: 38.47        Core27: 61.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.38
Socket1: 44.09
DDR read Latency(ns)
Socket0: 465.90
Socket1: 201.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.71        Core1: 55.37        
Core2: 43.37        Core3: 39.24        
Core4: 22.80        Core5: 45.31        
Core6: 46.49        Core7: 42.31        
Core8: 49.78        Core9: 41.56        
Core10: 87.22        Core11: 81.08        
Core12: 46.07        Core13: 19.80        
Core14: 31.03        Core15: 56.44        
Core16: 67.25        Core17: 44.37        
Core18: 17.88        Core19: 52.61        
Core20: 17.88        Core21: 68.08        
Core22: 104.80        Core23: 56.75        
Core24: 51.11        Core25: 28.90        
Core26: 46.79        Core27: 61.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.61
Socket1: 47.08
DDR read Latency(ns)
Socket0: 479.31
Socket1: 205.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.97        Core1: 57.09        
Core2: 36.78        Core3: 39.33        
Core4: 22.93        Core5: 45.33        
Core6: 47.43        Core7: 42.18        
Core8: 44.85        Core9: 41.89        
Core10: 85.92        Core11: 79.09        
Core12: 41.87        Core13: 20.25        
Core14: 31.94        Core15: 57.13        
Core16: 59.91        Core17: 43.94        
Core18: 17.75        Core19: 41.34        
Core20: 18.04        Core21: 67.04        
Core22: 102.68        Core23: 51.23        
Core24: 51.96        Core25: 28.25        
Core26: 43.74        Core27: 65.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 56.85
Socket1: 46.39
DDR read Latency(ns)
Socket0: 481.28
Socket1: 200.28
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26082
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415276962; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415284250; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207645806; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207645806; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207731293; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207731293; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006449075; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4847850; Consumed Joules: 295.89; Watts: 49.27; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1244085; Consumed DRAM Joules: 19.03; DRAM Watts: 3.17
S1P0; QPIClocks: 14415333522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415339286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207755835; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207755835; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207674876; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207674876; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006485324; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5369007; Consumed Joules: 327.70; Watts: 54.56; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1677155; Consumed DRAM Joules: 25.66; DRAM Watts: 4.27
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6717
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.34   0.18    0.61      22 M     27 M    0.17    0.40    0.04    0.04     4648     2497        5     67
   1    1     0.05   0.74   0.06    0.65    1387 K   2562 K    0.46    0.19    0.00    0.01       56       19       13     62
   2    0     0.00   0.47   0.00    0.60     109 K    150 K    0.27    0.18    0.01    0.02        0        6        2     65
   3    1     0.15   0.26   0.58    1.13      22 M     33 M    0.33    0.39    0.01    0.02     3696     3148      156     61
   4    0     0.05   0.30   0.16    0.60      19 M     24 M    0.20    0.44    0.04    0.05     4480     2121       64     66
   5    1     0.06   0.49   0.12    0.69    1664 K   2318 K    0.28    0.32    0.00    0.00      224      114       20     62
   6    0     0.04   0.46   0.09    0.67    2526 K   2616 K    0.03    0.11    0.01    0.01       56       25      211     66
   7    1     0.08   0.23   0.36    0.84      19 M     25 M    0.25    0.40    0.02    0.03     4256     3554       15     60
   8    0     0.00   0.17   0.01    0.60     158 K    423 K    0.63    0.12    0.01    0.02      168        4        3     65
   9    1     0.05   0.65   0.07    0.67    1367 K   3196 K    0.57    0.36    0.00    0.01      112       40       10     61
  10    0     0.10   0.11   0.95    1.20      99 M    116 M    0.14    0.15    0.10    0.11     6552       64     9175     63
  11    1     0.05   0.67   0.07    0.64    3084 K   3859 K    0.20    0.14    0.01    0.01       56       30       21     60
  12    0     0.01   0.32   0.03    0.64     589 K   1073 K    0.45    0.12    0.01    0.01      504       22       16     65
  13    1     0.11   0.31   0.36    0.83      17 M     28 M    0.41    0.57    0.01    0.03      504      363      549     60
  14    0     0.04   0.77   0.05    0.64     965 K   1583 K    0.39    0.18    0.00    0.00      448       40      262     65
  15    1     0.01   0.36   0.01    0.60     488 K    775 K    0.37    0.16    0.01    0.02        0       18       20     60
  16    0     0.05   0.13   0.42    0.90      72 M     81 M    0.11    0.19    0.14    0.15     4200       19     9400     65
  17    1     0.08   0.23   0.34    0.81      19 M     26 M    0.24    0.39    0.02    0.03     3976     3398        6     60
  18    0     0.06   0.34   0.18    0.60      14 M     20 M    0.29    0.54    0.02    0.03     5264     2390       10     65
  19    1     0.08   0.61   0.12    0.66    3286 K   4348 K    0.24    0.37    0.00    0.01      112      112       17     61
  20    0     0.16   0.42   0.39    0.87      20 M     29 M    0.32    0.49    0.01    0.02     4872     2398     1061     66
  21    1     0.11   0.11   1.00    1.20      65 M     81 M    0.21    0.27    0.06    0.07     8456     7768       13     60
  22    0     0.03   0.08   0.39    0.87      54 M     61 M    0.11    0.13    0.18    0.21     3472       14     4733     66
  23    1     0.09   0.29   0.31    0.79      13 M     23 M    0.43    0.60    0.01    0.03     1456      605        4     62
  24    0     0.04   0.57   0.08    0.60    3768 K   4083 K    0.08    0.25    0.01    0.01      112       19       74     66
  25    1     0.04   0.13   0.29    0.75      13 M     20 M    0.33    0.51    0.04    0.06     5768     3959       19     61
  26    0     0.06   0.54   0.12    0.67    2644 K   3121 K    0.15    0.28    0.00    0.00       56       12      101     66
  27    1     0.05   0.14   0.34    0.82      56 M     63 M    0.10    0.16    0.11    0.13     2576       16     3297     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.24   0.22    0.85     313 M    372 M    0.16    0.27    0.04    0.05    34832     9631    25117     58
 SKT    1     0.07   0.24   0.29    0.89     239 M    320 M    0.25    0.38    0.02    0.03    31248    23144     4160     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.24   0.25    0.87     552 M    692 M    0.20    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   71 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 28.85 %

 C1 core residency: 45.43 %; C3 core residency: 3.10 %; C6 core residency: 22.63 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 6.03 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       22 G     22 G   |   23%    23%   
 SKT    1       25 G     25 G   |   26%    26%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   97 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    24.62    18.58     247.41      15.95         278.81
 SKT   1    38.63    38.81     274.90      21.31         258.22
---------------------------------------------------------------------------------------------------------------
       *    63.25    57.39     522.31      37.27         270.46
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
