// Copyright 2022 ETH Zurich and University of Bologna.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

// Generated by occamygen.py
// Do not change this file directly!
#pragma once

#include <stdint.h>

#include "occamy_base_addr.h"
#include "occamy.h"

// Auto-generated headers
#include "clint.h"
#include "occamy_soc_ctrl.h"
#include "occamy_quad_periph.h"
#include "snitch_cluster_peripheral.h"

//===============================================================
// Global Memory
//===============================================================

#define WIDE_SPM_SIZE ${wide_spm_size}
#define NARROW_SPM_SIZE ${narrow_spm_size}
#define CLUSTER_TCDM_SIZE ${cluster_tcdm_size}

//===============================================================
// Mailbox
//===============================================================
#define MAILBOX_ADDR_SPACE 4096

//===============================================================
// Reggen
//===============================================================

// Handle multireg degeneration to single register

#if CLINT_MSIP_MULTIREG_COUNT == 1
#define CLINT_MSIP_0_REG_OFFSET CLINT_MSIP_REG_OFFSET
#endif

//===============================================================
// Base addresses
//===============================================================

#define clint_msip_base (CLINT_BASE_ADDR + CLINT_MSIP_0_REG_OFFSET)

#define soc_ctrl_scratch_base \
    (SOC_CTRL_BASE_ADDR + OCCAMY_SOC_SCRATCH_0_REG_OFFSET)

%if nr_clusters_per_chiplet==1:
#define soc_ctrl_mailbox_scratch_base \
    (SOC_CTRL_BASE_ADDR + OCCAMY_SOC_MAILBOX_SCRATCH_REG_OFFSET)
%else:
#define soc_ctrl_mailbox_scratch_base \
    (SOC_CTRL_BASE_ADDR + OCCAMY_SOC_MAILBOX_SCRATCH_0_REG_OFFSET)
%endif

#define soc_ctrl_kernel_tab_scratch_base \
    (SOC_CTRL_BASE_ADDR + OCCAMY_SOC_KERNEL_TAB_SCRATCH_0_REG_OFFSET)    

#define cluster_clint_set_base               \
    (QUAD_NARROW_CLUSTER_0_PERIPH_BASE_ADDR + \
     SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_REG_OFFSET)
#define cluster_clint_clr_base               \
    (QUAD_NARROW_CLUSTER_0_PERIPH_BASE_ADDR + \
     SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_REG_OFFSET)

#define cluster_perf_counters_base           \
    (QUAD_NARROW_CLUSTER_0_PERIPH_BASE_ADDR + \
     SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_REG_OFFSET)

#define cluster_hw_barrier_base              \
    (QUAD_NARROW_CLUSTER_0_PERIPH_BASE_ADDR + \
     SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_REG_OFFSET)


//===============================================================
// Replicated address spaces
//===============================================================

#define cluster_offset ${cluster_offset}

#define quadrant_cfg_offset 0x10000

inline uintptr_t translate_address(uintptr_t address, uint32_t instance,
                                   uint32_t offset) {
    return address + instance * offset;
}

inline uintptr_t translate_cluster_address(uintptr_t address,
                                           uint32_t cluster_idx) {
    return translate_address(address, cluster_idx, cluster_offset);
}

inline uintptr_t translate_quadrant_cfg_address(uintptr_t address,
                                                uint32_t quadrant_idx) {
    return translate_address(address, quadrant_idx, quadrant_cfg_offset);
}

//===============================================================
// Derived addresses
//===============================================================

inline uintptr_t cluster_clint_clr_addr(uint32_t cluster_idx) {
    return translate_cluster_address(cluster_clint_clr_base, cluster_idx);
}

inline uintptr_t cluster_clint_set_addr(uint32_t cluster_idx) {
    return translate_cluster_address(cluster_clint_set_base, cluster_idx);
}

inline uintptr_t cluster_tcdm_start_addr(uint32_t cluster_idx) {
    return translate_cluster_address(QUAD_WIDE_CLUSTER_0_TCDM_BASE_ADDR,
                                     cluster_idx);
}

inline uintptr_t cluster_tcdm_end_addr(uint32_t cluster_idx) {
    return translate_cluster_address(QUAD_WIDE_CLUSTER_0_TCDM_BASE_ADDR,
                                     cluster_idx);
}

inline uintptr_t cluster_perf_counters_addr(uint32_t cluster_idx) {
    return translate_cluster_address(cluster_perf_counters_base, cluster_idx);
}

inline uintptr_t cluster_hw_barrier_addr(uint32_t cluster_idx) {
    return translate_cluster_address(cluster_hw_barrier_base, cluster_idx);
}

inline uintptr_t soc_ctrl_scratch_addr(uint32_t reg_idx) {
    return soc_ctrl_scratch_base +
           (reg_idx / OCCAMY_SOC_SCRATCH_SCRATCH_FIELDS_PER_REG) * 4;
}

inline uintptr_t soc_ctrl_mailbox_scratch_addr(uint32_t reg_idx) {
    return soc_ctrl_mailbox_scratch_base +
           (reg_idx / OCCAMY_SOC_SCRATCH_SCRATCH_FIELDS_PER_REG) * 4;
}

inline uintptr_t soc_ctrl_kernel_tab_scratch_addr(uint32_t reg_idx) {
    return soc_ctrl_kernel_tab_scratch_base +
           (reg_idx / OCCAMY_SOC_SCRATCH_SCRATCH_FIELDS_PER_REG) * 4;
}

inline uintptr_t quad_ctrl_arg_ptr_addr(){
    return QUAD_AXI_LITE_NARROW_PERIPHERALS_BASE_ADDR + OCCAMY_QUAD_PERIPH_ARG_PTR_LIST_BASE_ADDR_REG_OFFSET;
}

inline uintptr_t quad_ctrl_kernel_ptr_addr(){
    return QUAD_AXI_LITE_NARROW_PERIPHERALS_BASE_ADDR + OCCAMY_QUAD_PERIPH_KERNEL_PTR_LIST_BASE_ADDR_REG_OFFSET;
}

inline uintptr_t quad_ctrl_gid_to_dev_tid_base_addr(){
    return QUAD_AXI_LITE_NARROW_PERIPHERALS_BASE_ADDR + OCCAMY_QUAD_PERIPH_GLOBAL_TASK_ID_TO_DEV_TASK_ID_BASE_ADDR_REG_OFFSET;
}

inline uintptr_t quad_ctrl_task_desc_base_hi_addr(){
    return QUAD_AXI_LITE_NARROW_PERIPHERALS_BASE_ADDR + OCCAMY_QUAD_PERIPH_TASK_DESC_LIST_BASE_ADDR_HI_REG_OFFSET;
}

inline uintptr_t quad_ctrl_task_desc_base_lo_addr(){
    return QUAD_AXI_LITE_NARROW_PERIPHERALS_BASE_ADDR + OCCAMY_QUAD_PERIPH_TASK_DESC_LIST_BASE_ADDR_LO_REG_OFFSET;
}

inline uintptr_t quad_ctrl_num_task_addr(){
    return QUAD_AXI_LITE_NARROW_PERIPHERALS_BASE_ADDR + OCCAMY_QUAD_PERIPH_NUM_TASK_REG_OFFSET;
}

inline uintptr_t quad_ctrl_start_bingo_hw_manager_addr(){
    return QUAD_AXI_LITE_NARROW_PERIPHERALS_BASE_ADDR + OCCAMY_QUAD_PERIPH_START_BINGO_HW_MANAGER_REG_OFFSET;
}

inline uintptr_t quad_ctrl_host_init_done_addr(){
    return QUAD_AXI_LITE_NARROW_PERIPHERALS_BASE_ADDR + OCCAMY_QUAD_PERIPH_HOST_INIT_DONE_REG_OFFSET;
}

inline uintptr_t quad_ctrl_host_ready_done_queue_addr(){
    return QUAD_HOST_READY_DONE_QUEUE_BASE_ADDR;
}

inline uintptr_t clint_msip_addr(uint32_t hartid) {
    return clint_msip_base + (hartid / CLINT_MSIP_P_FIELDS_PER_REG) * 4;
}

//===============================================================
// Pointers
//===============================================================

// Don't mark as volatile pointer to favour compiler optimizations.
// Despite in our multicore scenario this value could change unexpectedly
// we can make some assumptions which prevent this.
// Namely, we assume that whenever this register is written to, cores
// synchronize (and execute a memory fence) before reading it. This is usually
// the case, as this register would only be written by CVA6 during
// initialization and never changed.
inline uint32_t* soc_ctrl_scratch_ptr(uint32_t reg_idx) {
    return (uint32_t*)soc_ctrl_scratch_addr(reg_idx);
}

inline volatile uint32_t* cluster_clint_clr_ptr(uint32_t cluster_idx) {
    return (volatile uint32_t*)cluster_clint_clr_addr(cluster_idx);
}

inline volatile uint32_t* cluster_clint_set_ptr(uint32_t cluster_idx) {
    return (volatile uint32_t*)cluster_clint_set_addr(cluster_idx);
}

inline volatile uint32_t* cluster_perf_counters_ptr(uint32_t cluster_idx) {
    return (volatile uint32_t*)cluster_perf_counters_addr(cluster_idx);
}

inline volatile uint32_t* cluster_hw_barrier_ptr(uint32_t cluster_idx) {
    return (volatile uint32_t*)cluster_hw_barrier_addr(cluster_idx);
}


inline volatile uint32_t* clint_msip_ptr(uint32_t hartid) {
    return (volatile uint32_t*)clint_msip_addr(hartid);
}