
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//install_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402bd0 <.init>:
  402bd0:	stp	x29, x30, [sp, #-16]!
  402bd4:	mov	x29, sp
  402bd8:	bl	403550 <__fxstatat@plt+0x60>
  402bdc:	ldp	x29, x30, [sp], #16
  402be0:	ret

Disassembly of section .plt:

0000000000402bf0 <mbrtowc@plt-0x20>:
  402bf0:	stp	x16, x30, [sp, #-16]!
  402bf4:	adrp	x16, 424000 <__fxstatat@plt+0x20b10>
  402bf8:	ldr	x17, [x16, #4088]
  402bfc:	add	x16, x16, #0xff8
  402c00:	br	x17
  402c04:	nop
  402c08:	nop
  402c0c:	nop

0000000000402c10 <mbrtowc@plt>:
  402c10:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402c14:	ldr	x17, [x16]
  402c18:	add	x16, x16, #0x0
  402c1c:	br	x17

0000000000402c20 <memcpy@plt>:
  402c20:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402c24:	ldr	x17, [x16, #8]
  402c28:	add	x16, x16, #0x8
  402c2c:	br	x17

0000000000402c30 <_exit@plt>:
  402c30:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402c34:	ldr	x17, [x16, #16]
  402c38:	add	x16, x16, #0x10
  402c3c:	br	x17

0000000000402c40 <strtoul@plt>:
  402c40:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402c44:	ldr	x17, [x16, #24]
  402c48:	add	x16, x16, #0x18
  402c4c:	br	x17

0000000000402c50 <strlen@plt>:
  402c50:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402c54:	ldr	x17, [x16, #32]
  402c58:	add	x16, x16, #0x20
  402c5c:	br	x17

0000000000402c60 <fputs@plt>:
  402c60:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402c64:	ldr	x17, [x16, #40]
  402c68:	add	x16, x16, #0x28
  402c6c:	br	x17

0000000000402c70 <acl_set_fd@plt>:
  402c70:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402c74:	ldr	x17, [x16, #48]
  402c78:	add	x16, x16, #0x30
  402c7c:	br	x17

0000000000402c80 <exit@plt>:
  402c80:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402c84:	ldr	x17, [x16, #56]
  402c88:	add	x16, x16, #0x38
  402c8c:	br	x17

0000000000402c90 <raise@plt>:
  402c90:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402c94:	ldr	x17, [x16, #64]
  402c98:	add	x16, x16, #0x40
  402c9c:	br	x17

0000000000402ca0 <error@plt>:
  402ca0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402ca4:	ldr	x17, [x16, #72]
  402ca8:	add	x16, x16, #0x48
  402cac:	br	x17

0000000000402cb0 <fchdir@plt>:
  402cb0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402cb4:	ldr	x17, [x16, #80]
  402cb8:	add	x16, x16, #0x50
  402cbc:	br	x17

0000000000402cc0 <rpmatch@plt>:
  402cc0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402cc4:	ldr	x17, [x16, #88]
  402cc8:	add	x16, x16, #0x58
  402ccc:	br	x17

0000000000402cd0 <acl_entries@plt>:
  402cd0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402cd4:	ldr	x17, [x16, #96]
  402cd8:	add	x16, x16, #0x60
  402cdc:	br	x17

0000000000402ce0 <geteuid@plt>:
  402ce0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402ce4:	ldr	x17, [x16, #104]
  402ce8:	add	x16, x16, #0x68
  402cec:	br	x17

0000000000402cf0 <__xmknod@plt>:
  402cf0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402cf4:	ldr	x17, [x16, #112]
  402cf8:	add	x16, x16, #0x70
  402cfc:	br	x17

0000000000402d00 <linkat@plt>:
  402d00:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402d04:	ldr	x17, [x16, #120]
  402d08:	add	x16, x16, #0x78
  402d0c:	br	x17

0000000000402d10 <readlink@plt>:
  402d10:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402d14:	ldr	x17, [x16, #128]
  402d18:	add	x16, x16, #0x80
  402d1c:	br	x17

0000000000402d20 <getgrnam@plt>:
  402d20:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402d24:	ldr	x17, [x16, #136]
  402d28:	add	x16, x16, #0x88
  402d2c:	br	x17

0000000000402d30 <ferror_unlocked@plt>:
  402d30:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402d34:	ldr	x17, [x16, #144]
  402d38:	add	x16, x16, #0x90
  402d3c:	br	x17

0000000000402d40 <getuid@plt>:
  402d40:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402d44:	ldr	x17, [x16, #152]
  402d48:	add	x16, x16, #0x98
  402d4c:	br	x17

0000000000402d50 <opendir@plt>:
  402d50:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402d54:	ldr	x17, [x16, #160]
  402d58:	add	x16, x16, #0xa0
  402d5c:	br	x17

0000000000402d60 <__cxa_atexit@plt>:
  402d60:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402d64:	ldr	x17, [x16, #168]
  402d68:	add	x16, x16, #0xa8
  402d6c:	br	x17

0000000000402d70 <unlinkat@plt>:
  402d70:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402d74:	ldr	x17, [x16, #176]
  402d78:	add	x16, x16, #0xb0
  402d7c:	br	x17

0000000000402d80 <clock_gettime@plt>:
  402d80:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402d84:	ldr	x17, [x16, #184]
  402d88:	add	x16, x16, #0xb8
  402d8c:	br	x17

0000000000402d90 <qsort@plt>:
  402d90:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402d94:	ldr	x17, [x16, #192]
  402d98:	add	x16, x16, #0xc0
  402d9c:	br	x17

0000000000402da0 <setvbuf@plt>:
  402da0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402da4:	ldr	x17, [x16, #200]
  402da8:	add	x16, x16, #0xc8
  402dac:	br	x17

0000000000402db0 <pathconf@plt>:
  402db0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402db4:	ldr	x17, [x16, #208]
  402db8:	add	x16, x16, #0xd0
  402dbc:	br	x17

0000000000402dc0 <euidaccess@plt>:
  402dc0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402dc4:	ldr	x17, [x16, #216]
  402dc8:	add	x16, x16, #0xd8
  402dcc:	br	x17

0000000000402dd0 <fork@plt>:
  402dd0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402dd4:	ldr	x17, [x16, #224]
  402dd8:	add	x16, x16, #0xe0
  402ddc:	br	x17

0000000000402de0 <endgrent@plt>:
  402de0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402de4:	ldr	x17, [x16, #232]
  402de8:	add	x16, x16, #0xe8
  402dec:	br	x17

0000000000402df0 <lseek@plt>:
  402df0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402df4:	ldr	x17, [x16, #240]
  402df8:	add	x16, x16, #0xf0
  402dfc:	br	x17

0000000000402e00 <mkfifo@plt>:
  402e00:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402e04:	ldr	x17, [x16, #248]
  402e08:	add	x16, x16, #0xf8
  402e0c:	br	x17

0000000000402e10 <__fpending@plt>:
  402e10:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402e14:	ldr	x17, [x16, #256]
  402e18:	add	x16, x16, #0x100
  402e1c:	br	x17

0000000000402e20 <stpcpy@plt>:
  402e20:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402e24:	ldr	x17, [x16, #264]
  402e28:	add	x16, x16, #0x108
  402e2c:	br	x17

0000000000402e30 <fileno@plt>:
  402e30:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402e34:	ldr	x17, [x16, #272]
  402e38:	add	x16, x16, #0x110
  402e3c:	br	x17

0000000000402e40 <putc_unlocked@plt>:
  402e40:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402e44:	ldr	x17, [x16, #280]
  402e48:	add	x16, x16, #0x118
  402e4c:	br	x17

0000000000402e50 <signal@plt>:
  402e50:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402e54:	ldr	x17, [x16, #288]
  402e58:	add	x16, x16, #0x120
  402e5c:	br	x17

0000000000402e60 <acl_delete_def_file@plt>:
  402e60:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402e64:	ldr	x17, [x16, #296]
  402e68:	add	x16, x16, #0x128
  402e6c:	br	x17

0000000000402e70 <fclose@plt>:
  402e70:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402e74:	ldr	x17, [x16, #304]
  402e78:	add	x16, x16, #0x130
  402e7c:	br	x17

0000000000402e80 <getpid@plt>:
  402e80:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402e84:	ldr	x17, [x16, #312]
  402e88:	add	x16, x16, #0x138
  402e8c:	br	x17

0000000000402e90 <nl_langinfo@plt>:
  402e90:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402e94:	ldr	x17, [x16, #320]
  402e98:	add	x16, x16, #0x140
  402e9c:	br	x17

0000000000402ea0 <fopen@plt>:
  402ea0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402ea4:	ldr	x17, [x16, #328]
  402ea8:	add	x16, x16, #0x148
  402eac:	br	x17

0000000000402eb0 <malloc@plt>:
  402eb0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402eb4:	ldr	x17, [x16, #336]
  402eb8:	add	x16, x16, #0x150
  402ebc:	br	x17

0000000000402ec0 <futimesat@plt>:
  402ec0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402ec4:	ldr	x17, [x16, #344]
  402ec8:	add	x16, x16, #0x158
  402ecc:	br	x17

0000000000402ed0 <chmod@plt>:
  402ed0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402ed4:	ldr	x17, [x16, #352]
  402ed8:	add	x16, x16, #0x160
  402edc:	br	x17

0000000000402ee0 <open@plt>:
  402ee0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402ee4:	ldr	x17, [x16, #360]
  402ee8:	add	x16, x16, #0x168
  402eec:	br	x17

0000000000402ef0 <__vasprintf_chk@plt>:
  402ef0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402ef4:	ldr	x17, [x16, #368]
  402ef8:	add	x16, x16, #0x170
  402efc:	br	x17

0000000000402f00 <getppid@plt>:
  402f00:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402f04:	ldr	x17, [x16, #376]
  402f08:	add	x16, x16, #0x178
  402f0c:	br	x17

0000000000402f10 <futimens@plt>:
  402f10:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402f14:	ldr	x17, [x16, #384]
  402f18:	add	x16, x16, #0x180
  402f1c:	br	x17

0000000000402f20 <strncmp@plt>:
  402f20:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402f24:	ldr	x17, [x16, #392]
  402f28:	add	x16, x16, #0x188
  402f2c:	br	x17

0000000000402f30 <bindtextdomain@plt>:
  402f30:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402f34:	ldr	x17, [x16, #400]
  402f38:	add	x16, x16, #0x190
  402f3c:	br	x17

0000000000402f40 <__libc_start_main@plt>:
  402f40:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402f44:	ldr	x17, [x16, #408]
  402f48:	add	x16, x16, #0x198
  402f4c:	br	x17

0000000000402f50 <__printf_chk@plt>:
  402f50:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402f54:	ldr	x17, [x16, #416]
  402f58:	add	x16, x16, #0x1a0
  402f5c:	br	x17

0000000000402f60 <acl_get_tag_type@plt>:
  402f60:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402f64:	ldr	x17, [x16, #424]
  402f68:	add	x16, x16, #0x1a8
  402f6c:	br	x17

0000000000402f70 <memset@plt>:
  402f70:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402f74:	ldr	x17, [x16, #432]
  402f78:	add	x16, x16, #0x1b0
  402f7c:	br	x17

0000000000402f80 <fdopen@plt>:
  402f80:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402f84:	ldr	x17, [x16, #440]
  402f88:	add	x16, x16, #0x1b8
  402f8c:	br	x17

0000000000402f90 <gettimeofday@plt>:
  402f90:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402f94:	ldr	x17, [x16, #448]
  402f98:	add	x16, x16, #0x1c0
  402f9c:	br	x17

0000000000402fa0 <getpwnam@plt>:
  402fa0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402fa4:	ldr	x17, [x16, #456]
  402fa8:	add	x16, x16, #0x1c8
  402fac:	br	x17

0000000000402fb0 <fchmod@plt>:
  402fb0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402fb4:	ldr	x17, [x16, #464]
  402fb8:	add	x16, x16, #0x1d0
  402fbc:	br	x17

0000000000402fc0 <putchar_unlocked@plt>:
  402fc0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402fc4:	ldr	x17, [x16, #472]
  402fc8:	add	x16, x16, #0x1d8
  402fcc:	br	x17

0000000000402fd0 <__vfprintf_chk@plt>:
  402fd0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402fd4:	ldr	x17, [x16, #480]
  402fd8:	add	x16, x16, #0x1e0
  402fdc:	br	x17

0000000000402fe0 <calloc@plt>:
  402fe0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402fe4:	ldr	x17, [x16, #488]
  402fe8:	add	x16, x16, #0x1e8
  402fec:	br	x17

0000000000402ff0 <bcmp@plt>:
  402ff0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  402ff4:	ldr	x17, [x16, #496]
  402ff8:	add	x16, x16, #0x1f0
  402ffc:	br	x17

0000000000403000 <readdir@plt>:
  403000:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403004:	ldr	x17, [x16, #504]
  403008:	add	x16, x16, #0x1f8
  40300c:	br	x17

0000000000403010 <realloc@plt>:
  403010:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403014:	ldr	x17, [x16, #512]
  403018:	add	x16, x16, #0x200
  40301c:	br	x17

0000000000403020 <acl_set_file@plt>:
  403020:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403024:	ldr	x17, [x16, #520]
  403028:	add	x16, x16, #0x208
  40302c:	br	x17

0000000000403030 <getpagesize@plt>:
  403030:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403034:	ldr	x17, [x16, #528]
  403038:	add	x16, x16, #0x210
  40303c:	br	x17

0000000000403040 <acl_from_mode@plt>:
  403040:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403044:	ldr	x17, [x16, #536]
  403048:	add	x16, x16, #0x218
  40304c:	br	x17

0000000000403050 <acl_get_fd@plt>:
  403050:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403054:	ldr	x17, [x16, #544]
  403058:	add	x16, x16, #0x220
  40305c:	br	x17

0000000000403060 <closedir@plt>:
  403060:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403064:	ldr	x17, [x16, #552]
  403068:	add	x16, x16, #0x228
  40306c:	br	x17

0000000000403070 <close@plt>:
  403070:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403074:	ldr	x17, [x16, #560]
  403078:	add	x16, x16, #0x230
  40307c:	br	x17

0000000000403080 <strrchr@plt>:
  403080:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403084:	ldr	x17, [x16, #568]
  403088:	add	x16, x16, #0x238
  40308c:	br	x17

0000000000403090 <__gmon_start__@plt>:
  403090:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403094:	ldr	x17, [x16, #576]
  403098:	add	x16, x16, #0x240
  40309c:	br	x17

00000000004030a0 <fdopendir@plt>:
  4030a0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4030a4:	ldr	x17, [x16, #584]
  4030a8:	add	x16, x16, #0x248
  4030ac:	br	x17

00000000004030b0 <write@plt>:
  4030b0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4030b4:	ldr	x17, [x16, #592]
  4030b8:	add	x16, x16, #0x250
  4030bc:	br	x17

00000000004030c0 <abort@plt>:
  4030c0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4030c4:	ldr	x17, [x16, #600]
  4030c8:	add	x16, x16, #0x258
  4030cc:	br	x17

00000000004030d0 <posix_fadvise@plt>:
  4030d0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4030d4:	ldr	x17, [x16, #608]
  4030d8:	add	x16, x16, #0x260
  4030dc:	br	x17

00000000004030e0 <mbsinit@plt>:
  4030e0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4030e4:	ldr	x17, [x16, #616]
  4030e8:	add	x16, x16, #0x268
  4030ec:	br	x17

00000000004030f0 <fpathconf@plt>:
  4030f0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4030f4:	ldr	x17, [x16, #624]
  4030f8:	add	x16, x16, #0x270
  4030fc:	br	x17

0000000000403100 <fread_unlocked@plt>:
  403100:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403104:	ldr	x17, [x16, #632]
  403108:	add	x16, x16, #0x278
  40310c:	br	x17

0000000000403110 <canonicalize_file_name@plt>:
  403110:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403114:	ldr	x17, [x16, #640]
  403118:	add	x16, x16, #0x280
  40311c:	br	x17

0000000000403120 <memcmp@plt>:
  403120:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403124:	ldr	x17, [x16, #648]
  403128:	add	x16, x16, #0x288
  40312c:	br	x17

0000000000403130 <textdomain@plt>:
  403130:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403134:	ldr	x17, [x16, #656]
  403138:	add	x16, x16, #0x290
  40313c:	br	x17

0000000000403140 <getopt_long@plt>:
  403140:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403144:	ldr	x17, [x16, #664]
  403148:	add	x16, x16, #0x298
  40314c:	br	x17

0000000000403150 <__fprintf_chk@plt>:
  403150:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403154:	ldr	x17, [x16, #672]
  403158:	add	x16, x16, #0x2a0
  40315c:	br	x17

0000000000403160 <strcmp@plt>:
  403160:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403164:	ldr	x17, [x16, #680]
  403168:	add	x16, x16, #0x2a8
  40316c:	br	x17

0000000000403170 <__ctype_b_loc@plt>:
  403170:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403174:	ldr	x17, [x16, #688]
  403178:	add	x16, x16, #0x2b0
  40317c:	br	x17

0000000000403180 <rewinddir@plt>:
  403180:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403184:	ldr	x17, [x16, #696]
  403188:	add	x16, x16, #0x2b8
  40318c:	br	x17

0000000000403190 <rmdir@plt>:
  403190:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403194:	ldr	x17, [x16, #704]
  403198:	add	x16, x16, #0x2c0
  40319c:	br	x17

00000000004031a0 <lchown@plt>:
  4031a0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4031a4:	ldr	x17, [x16, #712]
  4031a8:	add	x16, x16, #0x2c8
  4031ac:	br	x17

00000000004031b0 <acl_get_file@plt>:
  4031b0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4031b4:	ldr	x17, [x16, #720]
  4031b8:	add	x16, x16, #0x2d0
  4031bc:	br	x17

00000000004031c0 <fseeko@plt>:
  4031c0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4031c4:	ldr	x17, [x16, #728]
  4031c8:	add	x16, x16, #0x2d8
  4031cc:	br	x17

00000000004031d0 <getline@plt>:
  4031d0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4031d4:	ldr	x17, [x16, #736]
  4031d8:	add	x16, x16, #0x2e0
  4031dc:	br	x17

00000000004031e0 <chdir@plt>:
  4031e0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4031e4:	ldr	x17, [x16, #744]
  4031e8:	add	x16, x16, #0x2e8
  4031ec:	br	x17

00000000004031f0 <free@plt>:
  4031f0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4031f4:	ldr	x17, [x16, #752]
  4031f8:	add	x16, x16, #0x2f0
  4031fc:	br	x17

0000000000403200 <renameat2@plt>:
  403200:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403204:	ldr	x17, [x16, #760]
  403208:	add	x16, x16, #0x2f8
  40320c:	br	x17

0000000000403210 <__ctype_get_mb_cur_max@plt>:
  403210:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403214:	ldr	x17, [x16, #768]
  403218:	add	x16, x16, #0x300
  40321c:	br	x17

0000000000403220 <getgid@plt>:
  403220:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403224:	ldr	x17, [x16, #776]
  403228:	add	x16, x16, #0x308
  40322c:	br	x17

0000000000403230 <attr_copy_fd@plt>:
  403230:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403234:	ldr	x17, [x16, #784]
  403238:	add	x16, x16, #0x310
  40323c:	br	x17

0000000000403240 <renameat@plt>:
  403240:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403244:	ldr	x17, [x16, #792]
  403248:	add	x16, x16, #0x318
  40324c:	br	x17

0000000000403250 <acl_get_entry@plt>:
  403250:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403254:	ldr	x17, [x16, #800]
  403258:	add	x16, x16, #0x320
  40325c:	br	x17

0000000000403260 <strspn@plt>:
  403260:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403264:	ldr	x17, [x16, #808]
  403268:	add	x16, x16, #0x328
  40326c:	br	x17

0000000000403270 <strchr@plt>:
  403270:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403274:	ldr	x17, [x16, #816]
  403278:	add	x16, x16, #0x330
  40327c:	br	x17

0000000000403280 <utimensat@plt>:
  403280:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403284:	ldr	x17, [x16, #824]
  403288:	add	x16, x16, #0x338
  40328c:	br	x17

0000000000403290 <rename@plt>:
  403290:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403294:	ldr	x17, [x16, #832]
  403298:	add	x16, x16, #0x340
  40329c:	br	x17

00000000004032a0 <fcntl@plt>:
  4032a0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4032a4:	ldr	x17, [x16, #840]
  4032a8:	add	x16, x16, #0x348
  4032ac:	br	x17

00000000004032b0 <attr_copy_file@plt>:
  4032b0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4032b4:	ldr	x17, [x16, #848]
  4032b8:	add	x16, x16, #0x350
  4032bc:	br	x17

00000000004032c0 <fflush@plt>:
  4032c0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4032c4:	ldr	x17, [x16, #856]
  4032c8:	add	x16, x16, #0x358
  4032cc:	br	x17

00000000004032d0 <attr_copy_check_permissions@plt>:
  4032d0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4032d4:	ldr	x17, [x16, #864]
  4032d8:	add	x16, x16, #0x360
  4032dc:	br	x17

00000000004032e0 <strcpy@plt>:
  4032e0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4032e4:	ldr	x17, [x16, #872]
  4032e8:	add	x16, x16, #0x368
  4032ec:	br	x17

00000000004032f0 <dirfd@plt>:
  4032f0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4032f4:	ldr	x17, [x16, #880]
  4032f8:	add	x16, x16, #0x370
  4032fc:	br	x17

0000000000403300 <endpwent@plt>:
  403300:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403304:	ldr	x17, [x16, #888]
  403308:	add	x16, x16, #0x378
  40330c:	br	x17

0000000000403310 <__explicit_bzero_chk@plt>:
  403310:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403314:	ldr	x17, [x16, #896]
  403318:	add	x16, x16, #0x380
  40331c:	br	x17

0000000000403320 <__lxstat@plt>:
  403320:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403324:	ldr	x17, [x16, #904]
  403328:	add	x16, x16, #0x388
  40332c:	br	x17

0000000000403330 <read@plt>:
  403330:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403334:	ldr	x17, [x16, #912]
  403338:	add	x16, x16, #0x390
  40333c:	br	x17

0000000000403340 <fputc_unlocked@plt>:
  403340:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403344:	ldr	x17, [x16, #920]
  403348:	add	x16, x16, #0x398
  40334c:	br	x17

0000000000403350 <__mempcpy_chk@plt>:
  403350:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403354:	ldr	x17, [x16, #928]
  403358:	add	x16, x16, #0x3a0
  40335c:	br	x17

0000000000403360 <utimes@plt>:
  403360:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403364:	ldr	x17, [x16, #936]
  403368:	add	x16, x16, #0x3a8
  40336c:	br	x17

0000000000403370 <__fxstat@plt>:
  403370:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403374:	ldr	x17, [x16, #944]
  403378:	add	x16, x16, #0x3b0
  40337c:	br	x17

0000000000403380 <dcgettext@plt>:
  403380:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403384:	ldr	x17, [x16, #952]
  403388:	add	x16, x16, #0x3b8
  40338c:	br	x17

0000000000403390 <fputs_unlocked@plt>:
  403390:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403394:	ldr	x17, [x16, #960]
  403398:	add	x16, x16, #0x3c0
  40339c:	br	x17

00000000004033a0 <__freading@plt>:
  4033a0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4033a4:	ldr	x17, [x16, #968]
  4033a8:	add	x16, x16, #0x3c8
  4033ac:	br	x17

00000000004033b0 <ftruncate@plt>:
  4033b0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4033b4:	ldr	x17, [x16, #976]
  4033b8:	add	x16, x16, #0x3d0
  4033bc:	br	x17

00000000004033c0 <symlinkat@plt>:
  4033c0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4033c4:	ldr	x17, [x16, #984]
  4033c8:	add	x16, x16, #0x3d8
  4033cc:	br	x17

00000000004033d0 <fallocate@plt>:
  4033d0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4033d4:	ldr	x17, [x16, #992]
  4033d8:	add	x16, x16, #0x3e0
  4033dc:	br	x17

00000000004033e0 <iswprint@plt>:
  4033e0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4033e4:	ldr	x17, [x16, #1000]
  4033e8:	add	x16, x16, #0x3e8
  4033ec:	br	x17

00000000004033f0 <umask@plt>:
  4033f0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4033f4:	ldr	x17, [x16, #1008]
  4033f8:	add	x16, x16, #0x3f0
  4033fc:	br	x17

0000000000403400 <openat@plt>:
  403400:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403404:	ldr	x17, [x16, #1016]
  403408:	add	x16, x16, #0x3f8
  40340c:	br	x17

0000000000403410 <__assert_fail@plt>:
  403410:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403414:	ldr	x17, [x16, #1024]
  403418:	add	x16, x16, #0x400
  40341c:	br	x17

0000000000403420 <__errno_location@plt>:
  403420:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403424:	ldr	x17, [x16, #1032]
  403428:	add	x16, x16, #0x408
  40342c:	br	x17

0000000000403430 <execlp@plt>:
  403430:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403434:	ldr	x17, [x16, #1040]
  403438:	add	x16, x16, #0x410
  40343c:	br	x17

0000000000403440 <getenv@plt>:
  403440:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403444:	ldr	x17, [x16, #1048]
  403448:	add	x16, x16, #0x418
  40344c:	br	x17

0000000000403450 <__xstat@plt>:
  403450:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403454:	ldr	x17, [x16, #1056]
  403458:	add	x16, x16, #0x420
  40345c:	br	x17

0000000000403460 <chown@plt>:
  403460:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403464:	ldr	x17, [x16, #1064]
  403468:	add	x16, x16, #0x428
  40346c:	br	x17

0000000000403470 <waitpid@plt>:
  403470:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403474:	ldr	x17, [x16, #1072]
  403478:	add	x16, x16, #0x430
  40347c:	br	x17

0000000000403480 <unlink@plt>:
  403480:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403484:	ldr	x17, [x16, #1080]
  403488:	add	x16, x16, #0x438
  40348c:	br	x17

0000000000403490 <fchown@plt>:
  403490:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  403494:	ldr	x17, [x16, #1088]
  403498:	add	x16, x16, #0x440
  40349c:	br	x17

00000000004034a0 <mkdir@plt>:
  4034a0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4034a4:	ldr	x17, [x16, #1096]
  4034a8:	add	x16, x16, #0x448
  4034ac:	br	x17

00000000004034b0 <error_at_line@plt>:
  4034b0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4034b4:	ldr	x17, [x16, #1104]
  4034b8:	add	x16, x16, #0x450
  4034bc:	br	x17

00000000004034c0 <ioctl@plt>:
  4034c0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4034c4:	ldr	x17, [x16, #1112]
  4034c8:	add	x16, x16, #0x458
  4034cc:	br	x17

00000000004034d0 <setlocale@plt>:
  4034d0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4034d4:	ldr	x17, [x16, #1120]
  4034d8:	add	x16, x16, #0x460
  4034dc:	br	x17

00000000004034e0 <acl_free@plt>:
  4034e0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4034e4:	ldr	x17, [x16, #1128]
  4034e8:	add	x16, x16, #0x468
  4034ec:	br	x17

00000000004034f0 <__fxstatat@plt>:
  4034f0:	adrp	x16, 425000 <__fxstatat@plt+0x21b10>
  4034f4:	ldr	x17, [x16, #1136]
  4034f8:	add	x16, x16, #0x470
  4034fc:	br	x17

Disassembly of section .text:

0000000000403500 <.text>:
  403500:	mov	x29, #0x0                   	// #0
  403504:	mov	x30, #0x0                   	// #0
  403508:	mov	x5, x0
  40350c:	ldr	x1, [sp]
  403510:	add	x2, sp, #0x8
  403514:	mov	x6, sp
  403518:	movz	x0, #0x0, lsl #48
  40351c:	movk	x0, #0x0, lsl #32
  403520:	movk	x0, #0x40, lsl #16
  403524:	movk	x0, #0x38d8
  403528:	movz	x3, #0x0, lsl #48
  40352c:	movk	x3, #0x0, lsl #32
  403530:	movk	x3, #0x41, lsl #16
  403534:	movk	x3, #0x16d8
  403538:	movz	x4, #0x0, lsl #48
  40353c:	movk	x4, #0x0, lsl #32
  403540:	movk	x4, #0x41, lsl #16
  403544:	movk	x4, #0x1758
  403548:	bl	402f40 <__libc_start_main@plt>
  40354c:	bl	4030c0 <abort@plt>
  403550:	adrp	x0, 424000 <__fxstatat@plt+0x20b10>
  403554:	ldr	x0, [x0, #4064]
  403558:	cbz	x0, 403560 <__fxstatat@plt+0x70>
  40355c:	b	403090 <__gmon_start__@plt>
  403560:	ret
  403564:	nop
  403568:	adrp	x0, 425000 <__fxstatat@plt+0x21b10>
  40356c:	add	x0, x0, #0x510
  403570:	adrp	x1, 425000 <__fxstatat@plt+0x21b10>
  403574:	add	x1, x1, #0x510
  403578:	cmp	x1, x0
  40357c:	b.eq	403594 <__fxstatat@plt+0xa4>  // b.none
  403580:	adrp	x1, 411000 <__fxstatat@plt+0xdb10>
  403584:	ldr	x1, [x1, #2056]
  403588:	cbz	x1, 403594 <__fxstatat@plt+0xa4>
  40358c:	mov	x16, x1
  403590:	br	x16
  403594:	ret
  403598:	adrp	x0, 425000 <__fxstatat@plt+0x21b10>
  40359c:	add	x0, x0, #0x510
  4035a0:	adrp	x1, 425000 <__fxstatat@plt+0x21b10>
  4035a4:	add	x1, x1, #0x510
  4035a8:	sub	x1, x1, x0
  4035ac:	lsr	x2, x1, #63
  4035b0:	add	x1, x2, x1, asr #3
  4035b4:	cmp	xzr, x1, asr #1
  4035b8:	asr	x1, x1, #1
  4035bc:	b.eq	4035d4 <__fxstatat@plt+0xe4>  // b.none
  4035c0:	adrp	x2, 411000 <__fxstatat@plt+0xdb10>
  4035c4:	ldr	x2, [x2, #2064]
  4035c8:	cbz	x2, 4035d4 <__fxstatat@plt+0xe4>
  4035cc:	mov	x16, x2
  4035d0:	br	x16
  4035d4:	ret
  4035d8:	stp	x29, x30, [sp, #-32]!
  4035dc:	mov	x29, sp
  4035e0:	str	x19, [sp, #16]
  4035e4:	adrp	x19, 425000 <__fxstatat@plt+0x21b10>
  4035e8:	ldrb	w0, [x19, #1352]
  4035ec:	cbnz	w0, 4035fc <__fxstatat@plt+0x10c>
  4035f0:	bl	403568 <__fxstatat@plt+0x78>
  4035f4:	mov	w0, #0x1                   	// #1
  4035f8:	strb	w0, [x19, #1352]
  4035fc:	ldr	x19, [sp, #16]
  403600:	ldp	x29, x30, [sp], #32
  403604:	ret
  403608:	b	403598 <__fxstatat@plt+0xa8>
  40360c:	sub	sp, sp, #0xa0
  403610:	stp	x20, x19, [sp, #144]
  403614:	mov	w19, w0
  403618:	stp	x29, x30, [sp, #112]
  40361c:	stp	x22, x21, [sp, #128]
  403620:	add	x29, sp, #0x70
  403624:	cbnz	w0, 40389c <__fxstatat@plt+0x3ac>
  403628:	adrp	x1, 411000 <__fxstatat@plt+0xdb10>
  40362c:	add	x1, x1, #0xb27
  403630:	mov	w2, #0x5                   	// #5
  403634:	mov	x0, xzr
  403638:	bl	403380 <dcgettext@plt>
  40363c:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  403640:	ldr	x2, [x8, #2488]
  403644:	mov	x1, x0
  403648:	mov	w0, #0x1                   	// #1
  40364c:	mov	x3, x2
  403650:	mov	x4, x2
  403654:	mov	x5, x2
  403658:	bl	402f50 <__printf_chk@plt>
  40365c:	adrp	x1, 411000 <__fxstatat@plt+0xdb10>
  403660:	add	x1, x1, #0xbcc
  403664:	mov	w2, #0x5                   	// #5
  403668:	mov	x0, xzr
  40366c:	bl	403380 <dcgettext@plt>
  403670:	adrp	x22, 425000 <__fxstatat@plt+0x21b10>
  403674:	ldr	x1, [x22, #1328]
  403678:	bl	403390 <fputs_unlocked@plt>
  40367c:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  403680:	add	x1, x1, #0x857
  403684:	mov	w2, #0x5                   	// #5
  403688:	mov	x0, xzr
  40368c:	bl	403380 <dcgettext@plt>
  403690:	ldr	x1, [x22, #1328]
  403694:	bl	403390 <fputs_unlocked@plt>
  403698:	adrp	x1, 411000 <__fxstatat@plt+0xdb10>
  40369c:	add	x1, x1, #0xd9d
  4036a0:	mov	w2, #0x5                   	// #5
  4036a4:	mov	x0, xzr
  4036a8:	bl	403380 <dcgettext@plt>
  4036ac:	ldr	x1, [x22, #1328]
  4036b0:	bl	403390 <fputs_unlocked@plt>
  4036b4:	adrp	x1, 411000 <__fxstatat@plt+0xdb10>
  4036b8:	add	x1, x1, #0xf6e
  4036bc:	mov	w2, #0x5                   	// #5
  4036c0:	mov	x0, xzr
  4036c4:	bl	403380 <dcgettext@plt>
  4036c8:	ldr	x1, [x22, #1328]
  4036cc:	bl	403390 <fputs_unlocked@plt>
  4036d0:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4036d4:	add	x1, x1, #0xff
  4036d8:	mov	w2, #0x5                   	// #5
  4036dc:	mov	x0, xzr
  4036e0:	bl	403380 <dcgettext@plt>
  4036e4:	ldr	x1, [x22, #1328]
  4036e8:	bl	403390 <fputs_unlocked@plt>
  4036ec:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4036f0:	add	x1, x1, #0x2f7
  4036f4:	mov	w2, #0x5                   	// #5
  4036f8:	mov	x0, xzr
  4036fc:	bl	403380 <dcgettext@plt>
  403700:	ldr	x1, [x22, #1328]
  403704:	bl	403390 <fputs_unlocked@plt>
  403708:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  40370c:	add	x1, x1, #0x452
  403710:	mov	w2, #0x5                   	// #5
  403714:	mov	x0, xzr
  403718:	bl	403380 <dcgettext@plt>
  40371c:	ldr	x1, [x22, #1328]
  403720:	bl	403390 <fputs_unlocked@plt>
  403724:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  403728:	add	x1, x1, #0x47f
  40372c:	mov	w2, #0x5                   	// #5
  403730:	mov	x0, xzr
  403734:	bl	403380 <dcgettext@plt>
  403738:	ldr	x1, [x22, #1328]
  40373c:	bl	403390 <fputs_unlocked@plt>
  403740:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  403744:	add	x1, x1, #0x8a2
  403748:	mov	w2, #0x5                   	// #5
  40374c:	mov	x0, xzr
  403750:	bl	403380 <dcgettext@plt>
  403754:	ldr	x1, [x22, #1328]
  403758:	bl	403390 <fputs_unlocked@plt>
  40375c:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  403760:	add	x1, x1, #0x97f
  403764:	mov	w2, #0x5                   	// #5
  403768:	mov	x0, xzr
  40376c:	bl	403380 <dcgettext@plt>
  403770:	ldr	x1, [x22, #1328]
  403774:	bl	403390 <fputs_unlocked@plt>
  403778:	adrp	x1, 411000 <__fxstatat@plt+0xdb10>
  40377c:	add	x1, x1, #0xa90
  403780:	mov	x0, sp
  403784:	mov	w2, #0x70                  	// #112
  403788:	mov	x21, sp
  40378c:	bl	402c20 <memcpy@plt>
  403790:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  403794:	adrp	x20, 412000 <__fxstatat@plt+0xeb10>
  403798:	add	x1, x1, #0xa5d
  40379c:	add	x20, x20, #0x4b5
  4037a0:	mov	x0, x20
  4037a4:	bl	403160 <strcmp@plt>
  4037a8:	cbz	w0, 4037b4 <__fxstatat@plt+0x2c4>
  4037ac:	ldr	x1, [x21, #16]!
  4037b0:	cbnz	x1, 4037a0 <__fxstatat@plt+0x2b0>
  4037b4:	ldr	x8, [x21, #8]
  4037b8:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4037bc:	add	x1, x1, #0xabc
  4037c0:	mov	w2, #0x5                   	// #5
  4037c4:	cmp	x8, #0x0
  4037c8:	mov	x0, xzr
  4037cc:	csel	x21, x20, x8, eq  // eq = none
  4037d0:	bl	403380 <dcgettext@plt>
  4037d4:	adrp	x2, 412000 <__fxstatat@plt+0xeb10>
  4037d8:	adrp	x3, 412000 <__fxstatat@plt+0xeb10>
  4037dc:	mov	x1, x0
  4037e0:	add	x2, x2, #0x596
  4037e4:	add	x3, x3, #0xad3
  4037e8:	mov	w0, #0x1                   	// #1
  4037ec:	bl	402f50 <__printf_chk@plt>
  4037f0:	mov	w0, #0x5                   	// #5
  4037f4:	mov	x1, xzr
  4037f8:	bl	4034d0 <setlocale@plt>
  4037fc:	cbz	x0, 403830 <__fxstatat@plt+0x340>
  403800:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  403804:	add	x1, x1, #0xafb
  403808:	mov	w2, #0x3                   	// #3
  40380c:	bl	402f20 <strncmp@plt>
  403810:	cbz	w0, 403830 <__fxstatat@plt+0x340>
  403814:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  403818:	add	x1, x1, #0xaff
  40381c:	mov	w2, #0x5                   	// #5
  403820:	mov	x0, xzr
  403824:	bl	403380 <dcgettext@plt>
  403828:	ldr	x1, [x22, #1328]
  40382c:	bl	403390 <fputs_unlocked@plt>
  403830:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  403834:	add	x1, x1, #0xb46
  403838:	mov	w2, #0x5                   	// #5
  40383c:	mov	x0, xzr
  403840:	bl	403380 <dcgettext@plt>
  403844:	adrp	x2, 412000 <__fxstatat@plt+0xeb10>
  403848:	mov	x1, x0
  40384c:	add	x2, x2, #0xad3
  403850:	mov	w0, #0x1                   	// #1
  403854:	mov	x3, x20
  403858:	bl	402f50 <__printf_chk@plt>
  40385c:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  403860:	add	x1, x1, #0xb61
  403864:	mov	w2, #0x5                   	// #5
  403868:	mov	x0, xzr
  40386c:	bl	403380 <dcgettext@plt>
  403870:	adrp	x8, 413000 <__fxstatat@plt+0xfb10>
  403874:	adrp	x9, 412000 <__fxstatat@plt+0xeb10>
  403878:	add	x8, x8, #0xc3c
  40387c:	add	x9, x9, #0xa79
  403880:	cmp	x21, x20
  403884:	mov	x1, x0
  403888:	csel	x3, x9, x8, eq  // eq = none
  40388c:	mov	w0, #0x1                   	// #1
  403890:	mov	x2, x21
  403894:	bl	402f50 <__printf_chk@plt>
  403898:	b	4038d0 <__fxstatat@plt+0x3e0>
  40389c:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  4038a0:	ldr	x20, [x8, #1304]
  4038a4:	adrp	x1, 411000 <__fxstatat@plt+0xdb10>
  4038a8:	add	x1, x1, #0xb00
  4038ac:	mov	w2, #0x5                   	// #5
  4038b0:	mov	x0, xzr
  4038b4:	bl	403380 <dcgettext@plt>
  4038b8:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  4038bc:	ldr	x3, [x8, #2488]
  4038c0:	mov	x2, x0
  4038c4:	mov	w1, #0x1                   	// #1
  4038c8:	mov	x0, x20
  4038cc:	bl	403150 <__fprintf_chk@plt>
  4038d0:	mov	w0, w19
  4038d4:	bl	402c80 <exit@plt>
  4038d8:	sub	sp, sp, #0x160
  4038dc:	stp	x29, x30, [sp, #256]
  4038e0:	stp	x28, x27, [sp, #272]
  4038e4:	stp	x26, x25, [sp, #288]
  4038e8:	stp	x24, x23, [sp, #304]
  4038ec:	stp	x22, x21, [sp, #320]
  4038f0:	stp	x20, x19, [sp, #336]
  4038f4:	ldr	x8, [x1]
  4038f8:	mov	w22, w0
  4038fc:	add	x29, sp, #0x100
  403900:	mov	x21, x1
  403904:	mov	x0, x8
  403908:	bl	40b8f8 <__fxstatat@plt+0x8408>
  40390c:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  403910:	add	x1, x1, #0xc3c
  403914:	mov	w0, #0x6                   	// #6
  403918:	bl	4034d0 <setlocale@plt>
  40391c:	adrp	x19, 412000 <__fxstatat@plt+0xeb10>
  403920:	add	x19, x19, #0x59a
  403924:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  403928:	add	x1, x1, #0x4bd
  40392c:	mov	x0, x19
  403930:	bl	402f30 <bindtextdomain@plt>
  403934:	mov	x0, x19
  403938:	bl	403130 <textdomain@plt>
  40393c:	adrp	x0, 409000 <__fxstatat@plt+0x5b10>
  403940:	add	x0, x0, #0x850
  403944:	bl	411760 <__fxstatat@plt+0xe270>
  403948:	add	x0, sp, #0x28
  40394c:	bl	407aac <__fxstatat@plt+0x45bc>
  403950:	movi	v0.2s, #0x4
  403954:	adrp	x11, 411000 <__fxstatat@plt+0xdb10>
  403958:	stur	d0, [sp, #44]
  40395c:	ldr	d0, [x11, #2072]
  403960:	mov	w8, #0x101                 	// #257
  403964:	mov	w9, #0x100                 	// #256
  403968:	mov	w10, #0x1000000             	// #16777216
  40396c:	mov	w28, #0x1                   	// #1
  403970:	str	w8, [sp, #60]
  403974:	adrp	x12, 425000 <__fxstatat@plt+0x21b10>
  403978:	strh	w9, [sp, #64]
  40397c:	adrp	x9, 425000 <__fxstatat@plt+0x21b10>
  403980:	str	w10, [sp, #80]
  403984:	adrp	x10, 425000 <__fxstatat@plt+0x21b10>
  403988:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  40398c:	mov	w0, wzr
  403990:	str	wzr, [sp, #96]
  403994:	strb	wzr, [sp, #74]
  403998:	str	wzr, [sp, #68]
  40399c:	strh	wzr, [sp, #72]
  4039a0:	strb	wzr, [sp, #84]
  4039a4:	str	wzr, [sp, #40]
  4039a8:	strb	wzr, [sp, #79]
  4039ac:	stur	wzr, [sp, #85]
  4039b0:	stp	xzr, xzr, [sp, #104]
  4039b4:	stur	w28, [sp, #75]
  4039b8:	str	xzr, [x12, #1360]
  4039bc:	str	xzr, [x9, #1368]
  4039c0:	strb	wzr, [x10, #1376]
  4039c4:	stur	d0, [sp, #52]
  4039c8:	strb	wzr, [x8, #1377]
  4039cc:	bl	4033f0 <umask@plt>
  4039d0:	adrp	x25, 412000 <__fxstatat@plt+0xeb10>
  4039d4:	adrp	x26, 411000 <__fxstatat@plt+0xdb10>
  4039d8:	adrp	x24, 411000 <__fxstatat@plt+0xdb10>
  4039dc:	mov	w20, wzr
  4039e0:	mov	w27, wzr
  4039e4:	mov	x19, xzr
  4039e8:	add	x25, x25, #0x4cf
  4039ec:	add	x26, x26, #0x850
  4039f0:	adrp	x23, 425000 <__fxstatat@plt+0x21b10>
  4039f4:	add	x24, x24, #0x820
  4039f8:	str	xzr, [sp]
  4039fc:	str	xzr, [sp, #32]
  403a00:	str	wzr, [sp, #12]
  403a04:	str	xzr, [sp, #16]
  403a08:	str	wzr, [sp, #28]
  403a0c:	mov	w0, w22
  403a10:	mov	x1, x21
  403a14:	mov	x2, x25
  403a18:	mov	x3, x26
  403a1c:	mov	x4, xzr
  403a20:	bl	403140 <getopt_long@plt>
  403a24:	cmp	w0, #0x61
  403a28:	b.le	403a64 <__fxstatat@plt+0x574>
  403a2c:	sub	w8, w0, #0x62
  403a30:	cmp	w8, #0x14
  403a34:	b.hi	403aa4 <__fxstatat@plt+0x5b4>  // b.pmore
  403a38:	adr	x9, 403a0c <__fxstatat@plt+0x51c>
  403a3c:	ldrh	w10, [x24, x8, lsl #1]
  403a40:	add	x9, x9, x10, lsl #2
  403a44:	br	x9
  403a48:	ldr	x8, [x23, #1312]
  403a4c:	ldr	x9, [sp, #32]
  403a50:	mov	w20, #0x1                   	// #1
  403a54:	cmp	x8, #0x0
  403a58:	csel	x9, x9, x8, eq  // eq = none
  403a5c:	str	x9, [sp, #32]
  403a60:	b	403a0c <__fxstatat@plt+0x51c>
  403a64:	cmp	w0, #0x52
  403a68:	b.gt	403a88 <__fxstatat@plt+0x598>
  403a6c:	cmp	w0, #0x42
  403a70:	b.le	403ba8 <__fxstatat@plt+0x6b8>
  403a74:	cmp	w0, #0x43
  403a78:	b.ne	403af8 <__fxstatat@plt+0x608>  // b.any
  403a7c:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  403a80:	strb	w28, [x8, #1378]
  403a84:	b	403a0c <__fxstatat@plt+0x51c>
  403a88:	cmp	w0, #0x53
  403a8c:	b.eq	403ad0 <__fxstatat@plt+0x5e0>  // b.none
  403a90:	cmp	w0, #0x54
  403a94:	b.ne	403b08 <__fxstatat@plt+0x618>  // b.any
  403a98:	mov	w8, #0x1                   	// #1
  403a9c:	str	w8, [sp, #12]
  403aa0:	b	403a0c <__fxstatat@plt+0x51c>
  403aa4:	cmp	w0, #0x100
  403aa8:	b.ne	403b78 <__fxstatat@plt+0x688>  // b.any
  403aac:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  403ab0:	mov	w2, #0x5                   	// #5
  403ab4:	mov	x0, xzr
  403ab8:	add	x1, x1, #0x50a
  403abc:	b	403b28 <__fxstatat@plt+0x638>
  403ac0:	ldr	x8, [x23, #1312]
  403ac4:	adrp	x9, 425000 <__fxstatat@plt+0x21b10>
  403ac8:	str	x8, [x9, #1368]
  403acc:	b	403a0c <__fxstatat@plt+0x51c>
  403ad0:	ldr	x8, [x23, #1312]
  403ad4:	mov	w20, #0x1                   	// #1
  403ad8:	str	x8, [sp]
  403adc:	b	403a0c <__fxstatat@plt+0x51c>
  403ae0:	cbnz	x19, 4040b8 <__fxstatat@plt+0xbc8>
  403ae4:	ldr	x19, [x23, #1312]
  403ae8:	b	403a0c <__fxstatat@plt+0x51c>
  403aec:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  403af0:	strb	w28, [x8, #1377]
  403af4:	b	403a0c <__fxstatat@plt+0x51c>
  403af8:	cmp	w0, #0x44
  403afc:	b.ne	4041b8 <__fxstatat@plt+0xcc8>  // b.any
  403b00:	mov	w27, #0x1                   	// #1
  403b04:	b	403a0c <__fxstatat@plt+0x51c>
  403b08:	cmp	w0, #0x5a
  403b0c:	b.ne	4041b8 <__fxstatat@plt+0xcc8>  // b.any
  403b10:	ldr	x8, [x23, #1312]
  403b14:	cbz	x8, 403a0c <__fxstatat@plt+0x51c>
  403b18:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  403b1c:	mov	w2, #0x5                   	// #5
  403b20:	mov	x0, xzr
  403b24:	add	x1, x1, #0x553
  403b28:	bl	403380 <dcgettext@plt>
  403b2c:	mov	x2, x0
  403b30:	mov	w0, wzr
  403b34:	mov	w1, wzr
  403b38:	bl	402ca0 <error@plt>
  403b3c:	b	403a0c <__fxstatat@plt+0x51c>
  403b40:	strb	w28, [sp, #71]
  403b44:	b	403a0c <__fxstatat@plt+0x51c>
  403b48:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  403b4c:	mov	w0, #0x11                  	// #17
  403b50:	mov	x1, xzr
  403b54:	strb	w28, [x8, #1376]
  403b58:	bl	402e50 <signal@plt>
  403b5c:	b	403a0c <__fxstatat@plt+0x51c>
  403b60:	strb	w28, [sp, #86]
  403b64:	b	403a0c <__fxstatat@plt+0x51c>
  403b68:	ldr	x8, [x23, #1312]
  403b6c:	adrp	x9, 425000 <__fxstatat@plt+0x21b10>
  403b70:	str	x8, [x9, #1360]
  403b74:	b	403a0c <__fxstatat@plt+0x51c>
  403b78:	cmp	w0, #0x101
  403b7c:	b.ne	4041b8 <__fxstatat@plt+0xcc8>  // b.any
  403b80:	ldr	x0, [x23, #1312]
  403b84:	bl	40f3a8 <__fxstatat@plt+0xbeb8>
  403b88:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  403b8c:	str	x0, [x8, #1160]
  403b90:	mov	w8, #0x1                   	// #1
  403b94:	str	w8, [sp, #28]
  403b98:	b	403a0c <__fxstatat@plt+0x51c>
  403b9c:	ldr	x8, [x23, #1312]
  403ba0:	str	x8, [sp, #16]
  403ba4:	b	403a0c <__fxstatat@plt+0x51c>
  403ba8:	cmn	w0, #0x1
  403bac:	b.ne	404068 <__fxstatat@plt+0xb78>  // b.any
  403bb0:	adrp	x26, 425000 <__fxstatat@plt+0x21b10>
  403bb4:	ldrb	w8, [x26, #1377]
  403bb8:	ldr	x28, [sp, #16]
  403bbc:	tbz	w8, #0, 403be0 <__fxstatat@plt+0x6f0>
  403bc0:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  403bc4:	ldrb	w8, [x8, #1376]
  403bc8:	cmp	w8, #0x1
  403bcc:	b.eq	404100 <__fxstatat@plt+0xc10>  // b.none
  403bd0:	cbz	x19, 403c24 <__fxstatat@plt+0x734>
  403bd4:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  403bd8:	add	x1, x1, #0x5f1
  403bdc:	b	404114 <__fxstatat@plt+0xc24>
  403be0:	cbz	x19, 403c24 <__fxstatat@plt+0x734>
  403be4:	add	x1, sp, #0x78
  403be8:	mov	x0, x19
  403bec:	bl	411770 <__fxstatat@plt+0xe280>
  403bf0:	cmp	w0, #0x0
  403bf4:	cset	w8, eq  // eq = none
  403bf8:	orr	w8, w27, w8
  403bfc:	tbz	w8, #0, 404218 <__fxstatat@plt+0xd28>
  403c00:	cbnz	w0, 403c14 <__fxstatat@plt+0x724>
  403c04:	ldr	w8, [sp, #136]
  403c08:	and	w8, w8, #0xf000
  403c0c:	cmp	w8, #0x4, lsl #12
  403c10:	b.ne	4042c4 <__fxstatat@plt+0xdd4>  // b.any
  403c14:	mov	w23, #0x1                   	// #1
  403c18:	tbnz	w20, #0, 403c2c <__fxstatat@plt+0x73c>
  403c1c:	mov	w0, wzr
  403c20:	b	403c48 <__fxstatat@plt+0x758>
  403c24:	mov	w23, wzr
  403c28:	tbz	w20, #0, 403c1c <__fxstatat@plt+0x72c>
  403c2c:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  403c30:	add	x1, x1, #0x65b
  403c34:	mov	w2, #0x5                   	// #5
  403c38:	mov	x0, xzr
  403c3c:	bl	403380 <dcgettext@plt>
  403c40:	ldr	x1, [sp, #32]
  403c44:	bl	4097a8 <__fxstatat@plt+0x62b8>
  403c48:	str	w0, [sp, #40]
  403c4c:	ldr	x0, [sp]
  403c50:	bl	40919c <__fxstatat@plt+0x5cac>
  403c54:	ldrb	w8, [sp, #77]
  403c58:	cbz	w8, 403c64 <__fxstatat@plt+0x774>
  403c5c:	ldrb	w8, [sp, #73]
  403c60:	cbnz	w8, 4040c4 <__fxstatat@plt+0xbd4>
  403c64:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  403c68:	ldrb	w9, [x26, #1377]
  403c6c:	ldrsw	x10, [x8, #1320]
  403c70:	sxtw	x8, w22
  403c74:	orr	w9, w23, w9
  403c78:	sub	x22, x8, x10
  403c7c:	eor	w8, w9, #0x1
  403c80:	and	w9, w8, #0x1
  403c84:	cmp	w22, w9
  403c88:	add	x21, x21, x10, lsl #3
  403c8c:	b.le	4040d0 <__fxstatat@plt+0xbe0>
  403c90:	ldr	w9, [sp, #12]
  403c94:	tbz	w9, #0, 403cac <__fxstatat@plt+0x7bc>
  403c98:	cbnz	w23, 40410c <__fxstatat@plt+0xc1c>
  403c9c:	cmp	w22, #0x3
  403ca0:	b.ge	404130 <__fxstatat@plt+0xc40>  // b.tcont
  403ca4:	mov	x19, xzr
  403ca8:	b	403d58 <__fxstatat@plt+0x868>
  403cac:	cmp	w22, #0x2
  403cb0:	cset	w9, lt  // lt = tstop
  403cb4:	orn	w8, w9, w8
  403cb8:	tbnz	w8, #0, 403d58 <__fxstatat@plt+0x868>
  403cbc:	sub	x20, x22, #0x1
  403cc0:	ldr	x23, [x21, x20, lsl #3]
  403cc4:	mov	x0, x23
  403cc8:	bl	409b0c <__fxstatat@plt+0x661c>
  403ccc:	mov	x24, x0
  403cd0:	bl	402c50 <strlen@plt>
  403cd4:	cbz	x0, 403cec <__fxstatat@plt+0x7fc>
  403cd8:	add	x8, x0, x24
  403cdc:	ldurb	w8, [x8, #-1]
  403ce0:	cmp	w8, #0x2f
  403ce4:	cset	w25, eq  // eq = none
  403ce8:	b	403cf0 <__fxstatat@plt+0x800>
  403cec:	mov	w25, #0x1                   	// #1
  403cf0:	add	x1, sp, #0x78
  403cf4:	mov	x0, x23
  403cf8:	bl	411770 <__fxstatat@plt+0xe280>
  403cfc:	cbz	w0, 403d0c <__fxstatat@plt+0x81c>
  403d00:	bl	403420 <__errno_location@plt>
  403d04:	ldr	w24, [x0]
  403d08:	b	403d10 <__fxstatat@plt+0x820>
  403d0c:	mov	w24, wzr
  403d10:	ldr	w9, [sp, #136]
  403d14:	cmp	w24, #0x0
  403d18:	cset	w8, eq  // eq = none
  403d1c:	and	w9, w9, #0xf000
  403d20:	cmp	w9, #0x4, lsl #12
  403d24:	cset	w9, eq  // eq = none
  403d28:	tst	w24, #0xfffffffd
  403d2c:	b.ne	404258 <__fxstatat@plt+0xd68>  // b.any
  403d30:	and	w8, w8, w9
  403d34:	cmp	w25, w8
  403d38:	b.hi	404264 <__fxstatat@plt+0xd74>  // b.pmore
  403d3c:	cbz	w8, 403d4c <__fxstatat@plt+0x85c>
  403d40:	ldr	x19, [x21, x20, lsl #3]
  403d44:	mov	w22, w20
  403d48:	b	403d58 <__fxstatat@plt+0x868>
  403d4c:	cmp	w22, #0x3
  403d50:	b.ge	40429c <__fxstatat@plt+0xdac>  // b.tcont
  403d54:	mov	w22, #0x2                   	// #2
  403d58:	adrp	x20, 425000 <__fxstatat@plt+0x21b10>
  403d5c:	cbz	x28, 403db8 <__fxstatat@plt+0x8c8>
  403d60:	mov	x0, x28
  403d64:	bl	40b3c8 <__fxstatat@plt+0x7ed8>
  403d68:	cbz	x0, 4040e4 <__fxstatat@plt+0xbf4>
  403d6c:	mov	x23, x0
  403d70:	mov	w0, wzr
  403d74:	mov	w1, wzr
  403d78:	mov	w2, wzr
  403d7c:	mov	x3, x23
  403d80:	mov	x4, xzr
  403d84:	bl	40b778 <__fxstatat@plt+0x8288>
  403d88:	adrp	x4, 425000 <__fxstatat@plt+0x21b10>
  403d8c:	str	w0, [x20, #1168]
  403d90:	add	x4, x4, #0x494
  403d94:	mov	w1, #0x1                   	// #1
  403d98:	mov	w0, wzr
  403d9c:	mov	w2, wzr
  403da0:	mov	x3, x23
  403da4:	bl	40b778 <__fxstatat@plt+0x8288>
  403da8:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  403dac:	str	w0, [x8, #1176]
  403db0:	mov	x0, x23
  403db4:	bl	4031f0 <free@plt>
  403db8:	ldr	w8, [sp, #28]
  403dbc:	tbz	w8, #0, 403df0 <__fxstatat@plt+0x900>
  403dc0:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  403dc4:	ldrb	w8, [x8, #1376]
  403dc8:	tbnz	w8, #0, 403df0 <__fxstatat@plt+0x900>
  403dcc:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  403dd0:	add	x1, x1, #0x737
  403dd4:	mov	w2, #0x5                   	// #5
  403dd8:	mov	x0, xzr
  403ddc:	bl	403380 <dcgettext@plt>
  403de0:	mov	x2, x0
  403de4:	mov	w0, wzr
  403de8:	mov	w1, wzr
  403dec:	bl	402ca0 <error@plt>
  403df0:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  403df4:	ldrb	w8, [x8, #1378]
  403df8:	cmp	w8, #0x1
  403dfc:	b.ne	403e4c <__fxstatat@plt+0x95c>  // b.any
  403e00:	ldrb	w8, [sp, #71]
  403e04:	cbnz	w8, 40414c <__fxstatat@plt+0xc5c>
  403e08:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  403e0c:	ldrb	w8, [x8, #1376]
  403e10:	cmp	w8, #0x1
  403e14:	b.eq	404158 <__fxstatat@plt+0xc68>  // b.none
  403e18:	ldr	w8, [x20, #1168]
  403e1c:	mov	w9, #0xffff0e00            	// #-61952
  403e20:	tst	w8, w9
  403e24:	b.eq	403e4c <__fxstatat@plt+0x95c>  // b.none
  403e28:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  403e2c:	add	x1, x1, #0x801
  403e30:	mov	w2, #0x5                   	// #5
  403e34:	mov	x0, xzr
  403e38:	bl	403380 <dcgettext@plt>
  403e3c:	mov	x2, x0
  403e40:	mov	w0, wzr
  403e44:	mov	w1, wzr
  403e48:	bl	402ca0 <error@plt>
  403e4c:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  403e50:	ldr	x0, [x8, #1360]
  403e54:	cbz	x0, 403e70 <__fxstatat@plt+0x980>
  403e58:	bl	402fa0 <getpwnam@plt>
  403e5c:	cbz	x0, 403e80 <__fxstatat@plt+0x990>
  403e60:	ldr	w8, [x0, #16]
  403e64:	adrp	x9, 425000 <__fxstatat@plt+0x21b10>
  403e68:	str	w8, [x9, #1380]
  403e6c:	b	403eb4 <__fxstatat@plt+0x9c4>
  403e70:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  403e74:	mov	w9, #0xffffffff            	// #-1
  403e78:	str	w9, [x8, #1380]
  403e7c:	b	403eb8 <__fxstatat@plt+0x9c8>
  403e80:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  403e84:	ldr	x0, [x8, #1360]
  403e88:	add	x3, sp, #0x78
  403e8c:	mov	x1, xzr
  403e90:	mov	w2, wzr
  403e94:	mov	x4, xzr
  403e98:	bl	40f434 <__fxstatat@plt+0xbf44>
  403e9c:	cbnz	w0, 4041c0 <__fxstatat@plt+0xcd0>
  403ea0:	ldr	x8, [sp, #120]
  403ea4:	lsr	x9, x8, #32
  403ea8:	cbnz	x9, 4041c0 <__fxstatat@plt+0xcd0>
  403eac:	adrp	x9, 425000 <__fxstatat@plt+0x21b10>
  403eb0:	str	w8, [x9, #1380]
  403eb4:	bl	403300 <endpwent@plt>
  403eb8:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  403ebc:	ldr	x0, [x8, #1368]
  403ec0:	cbz	x0, 403edc <__fxstatat@plt+0x9ec>
  403ec4:	bl	402d20 <getgrnam@plt>
  403ec8:	cbz	x0, 403eec <__fxstatat@plt+0x9fc>
  403ecc:	ldr	w8, [x0, #16]
  403ed0:	adrp	x9, 425000 <__fxstatat@plt+0x21b10>
  403ed4:	str	w8, [x9, #1384]
  403ed8:	b	403f20 <__fxstatat@plt+0xa30>
  403edc:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  403ee0:	mov	w9, #0xffffffff            	// #-1
  403ee4:	str	w9, [x8, #1384]
  403ee8:	b	403f24 <__fxstatat@plt+0xa34>
  403eec:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  403ef0:	ldr	x0, [x8, #1368]
  403ef4:	add	x3, sp, #0x78
  403ef8:	mov	x1, xzr
  403efc:	mov	w2, wzr
  403f00:	mov	x4, xzr
  403f04:	bl	40f434 <__fxstatat@plt+0xbf44>
  403f08:	cbnz	w0, 4041e0 <__fxstatat@plt+0xcf0>
  403f0c:	ldr	x8, [sp, #120]
  403f10:	lsr	x9, x8, #32
  403f14:	cbnz	x9, 4041e0 <__fxstatat@plt+0xcf0>
  403f18:	adrp	x9, 425000 <__fxstatat@plt+0x21b10>
  403f1c:	str	w8, [x9, #1384]
  403f20:	bl	402de0 <endgrent@plt>
  403f24:	ldrb	w8, [x26, #1377]
  403f28:	cmp	w8, #0x1
  403f2c:	b.ne	403f50 <__fxstatat@plt+0xa60>  // b.any
  403f30:	adrp	x2, 404000 <__fxstatat@plt+0xb10>
  403f34:	add	x2, x2, #0x2fc
  403f38:	add	x3, sp, #0x28
  403f3c:	mov	w0, w22
  403f40:	mov	x1, x21
  403f44:	bl	40dc40 <__fxstatat@plt+0xa750>
  403f48:	mov	w20, w0
  403f4c:	b	404044 <__fxstatat@plt+0xb54>
  403f50:	bl	408940 <__fxstatat@plt+0x5450>
  403f54:	cbz	x19, 404004 <__fxstatat@plt+0xb14>
  403f58:	add	x0, sp, #0x28
  403f5c:	bl	404c70 <__fxstatat@plt+0x1780>
  403f60:	cmp	w22, #0x1
  403f64:	b.lt	404038 <__fxstatat@plt+0xb48>  // b.tstop
  403f68:	mov	w8, w22
  403f6c:	mov	x24, xzr
  403f70:	mov	w20, wzr
  403f74:	lsl	x25, x8, #3
  403f78:	ldr	x22, [x21, x24]
  403f7c:	cmp	x24, #0x0
  403f80:	cset	w23, ne  // ne = any
  403f84:	mov	x0, x22
  403f88:	bl	409b0c <__fxstatat@plt+0x661c>
  403f8c:	mov	x1, x0
  403f90:	mov	x0, x19
  403f94:	mov	x2, xzr
  403f98:	bl	409e60 <__fxstatat@plt+0x6970>
  403f9c:	orn	w8, w23, w27
  403fa0:	mov	x23, x0
  403fa4:	tbnz	w8, #0, 403fc0 <__fxstatat@plt+0xad0>
  403fa8:	add	x2, sp, #0x28
  403fac:	mov	w3, #0x1                   	// #1
  403fb0:	mov	x0, x22
  403fb4:	mov	x1, x23
  403fb8:	bl	404924 <__fxstatat@plt+0x1434>
  403fbc:	tbz	w0, #0, 403fe8 <__fxstatat@plt+0xaf8>
  403fc0:	add	x2, sp, #0x28
  403fc4:	mov	x0, x22
  403fc8:	mov	x1, x23
  403fcc:	bl	404384 <__fxstatat@plt+0xe94>
  403fd0:	mov	w22, w0
  403fd4:	mov	x0, x23
  403fd8:	bl	4031f0 <free@plt>
  403fdc:	tst	w22, #0x1
  403fe0:	csinc	w20, w20, wzr, ne  // ne = any
  403fe4:	b	403ff4 <__fxstatat@plt+0xb04>
  403fe8:	mov	x0, x23
  403fec:	bl	4031f0 <free@plt>
  403ff0:	mov	w20, #0x1                   	// #1
  403ff4:	add	x24, x24, #0x8
  403ff8:	cmp	x25, x24
  403ffc:	b.ne	403f78 <__fxstatat@plt+0xa88>  // b.any
  404000:	b	404044 <__fxstatat@plt+0xb54>
  404004:	ldp	x19, x20, [x21]
  404008:	add	x2, sp, #0x28
  40400c:	tbz	w27, #0, 404028 <__fxstatat@plt+0xb38>
  404010:	mov	x0, x19
  404014:	mov	x1, x20
  404018:	mov	w3, wzr
  40401c:	bl	404924 <__fxstatat@plt+0x1434>
  404020:	tbz	w0, #0, 404040 <__fxstatat@plt+0xb50>
  404024:	add	x2, sp, #0x28
  404028:	mov	x0, x19
  40402c:	mov	x1, x20
  404030:	bl	404384 <__fxstatat@plt+0xe94>
  404034:	tbz	w0, #0, 404040 <__fxstatat@plt+0xb50>
  404038:	mov	w20, wzr
  40403c:	b	404044 <__fxstatat@plt+0xb54>
  404040:	mov	w20, #0x1                   	// #1
  404044:	mov	w0, w20
  404048:	ldp	x20, x19, [sp, #336]
  40404c:	ldp	x22, x21, [sp, #320]
  404050:	ldp	x24, x23, [sp, #304]
  404054:	ldp	x26, x25, [sp, #288]
  404058:	ldp	x28, x27, [sp, #272]
  40405c:	ldp	x29, x30, [sp, #256]
  404060:	add	sp, sp, #0x160
  404064:	ret
  404068:	cmn	w0, #0x3
  40406c:	b.ne	4040a8 <__fxstatat@plt+0xbb8>  // b.any
  404070:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  404074:	adrp	x9, 425000 <__fxstatat@plt+0x21b10>
  404078:	ldr	x0, [x8, #1328]
  40407c:	ldr	x3, [x9, #1184]
  404080:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  404084:	adrp	x2, 412000 <__fxstatat@plt+0xeb10>
  404088:	adrp	x4, 412000 <__fxstatat@plt+0xeb10>
  40408c:	add	x1, x1, #0x4b5
  404090:	add	x2, x2, #0x596
  404094:	add	x4, x4, #0x5a4
  404098:	mov	x5, xzr
  40409c:	bl	40f050 <__fxstatat@plt+0xbb60>
  4040a0:	mov	w0, wzr
  4040a4:	bl	402c80 <exit@plt>
  4040a8:	cmn	w0, #0x2
  4040ac:	b.ne	4041b8 <__fxstatat@plt+0xcc8>  // b.any
  4040b0:	mov	w0, wzr
  4040b4:	bl	40360c <__fxstatat@plt+0x11c>
  4040b8:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4040bc:	add	x1, x1, #0x4e4
  4040c0:	b	404114 <__fxstatat@plt+0xc24>
  4040c4:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4040c8:	add	x1, x1, #0x667
  4040cc:	b	404114 <__fxstatat@plt+0xc24>
  4040d0:	cmp	w22, #0x0
  4040d4:	b.gt	404180 <__fxstatat@plt+0xc90>
  4040d8:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4040dc:	add	x1, x1, #0x691
  4040e0:	b	404160 <__fxstatat@plt+0xc70>
  4040e4:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4040e8:	add	x1, x1, #0x727
  4040ec:	mov	w2, #0x5                   	// #5
  4040f0:	bl	403380 <dcgettext@plt>
  4040f4:	mov	x19, x0
  4040f8:	mov	x0, x28
  4040fc:	b	404204 <__fxstatat@plt+0xd14>
  404100:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  404104:	add	x1, x1, #0x5b4
  404108:	b	404114 <__fxstatat@plt+0xc24>
  40410c:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  404110:	add	x1, x1, #0x6d0
  404114:	mov	w2, #0x5                   	// #5
  404118:	mov	x0, xzr
  40411c:	bl	403380 <dcgettext@plt>
  404120:	mov	x2, x0
  404124:	mov	w0, #0x1                   	// #1
  404128:	mov	w1, wzr
  40412c:	bl	402ca0 <error@plt>
  404130:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  404134:	add	x1, x1, #0x716
  404138:	mov	w2, #0x5                   	// #5
  40413c:	mov	x0, xzr
  404140:	bl	403380 <dcgettext@plt>
  404144:	ldr	x1, [x21, #16]
  404148:	b	404198 <__fxstatat@plt+0xca8>
  40414c:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  404150:	add	x1, x1, #0x77f
  404154:	b	404160 <__fxstatat@plt+0xc70>
  404158:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  40415c:	add	x1, x1, #0x7c7
  404160:	mov	w2, #0x5                   	// #5
  404164:	mov	x0, xzr
  404168:	bl	403380 <dcgettext@plt>
  40416c:	mov	x2, x0
  404170:	mov	w0, wzr
  404174:	mov	w1, wzr
  404178:	bl	402ca0 <error@plt>
  40417c:	b	4041b8 <__fxstatat@plt+0xcc8>
  404180:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  404184:	add	x1, x1, #0x6a6
  404188:	mov	w2, #0x5                   	// #5
  40418c:	mov	x0, xzr
  404190:	bl	403380 <dcgettext@plt>
  404194:	ldr	x1, [x21]
  404198:	mov	x19, x0
  40419c:	mov	w0, #0x4                   	// #4
  4041a0:	bl	40cc10 <__fxstatat@plt+0x9720>
  4041a4:	mov	x3, x0
  4041a8:	mov	w0, wzr
  4041ac:	mov	w1, wzr
  4041b0:	mov	x2, x19
  4041b4:	bl	402ca0 <error@plt>
  4041b8:	mov	w0, #0x1                   	// #1
  4041bc:	bl	40360c <__fxstatat@plt+0x11c>
  4041c0:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4041c4:	add	x1, x1, #0xc17
  4041c8:	mov	w2, #0x5                   	// #5
  4041cc:	mov	x0, xzr
  4041d0:	bl	403380 <dcgettext@plt>
  4041d4:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  4041d8:	ldr	x8, [x8, #1360]
  4041dc:	b	4041fc <__fxstatat@plt+0xd0c>
  4041e0:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4041e4:	add	x1, x1, #0xc27
  4041e8:	mov	w2, #0x5                   	// #5
  4041ec:	mov	x0, xzr
  4041f0:	bl	403380 <dcgettext@plt>
  4041f4:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  4041f8:	ldr	x8, [x8, #1368]
  4041fc:	mov	x19, x0
  404200:	mov	x0, x8
  404204:	bl	40cf18 <__fxstatat@plt+0x9a28>
  404208:	mov	x3, x0
  40420c:	mov	w0, #0x1                   	// #1
  404210:	mov	w1, wzr
  404214:	b	404294 <__fxstatat@plt+0xda4>
  404218:	bl	403420 <__errno_location@plt>
  40421c:	ldr	w20, [x0]
  404220:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  404224:	add	x1, x1, #0x62a
  404228:	mov	w2, #0x5                   	// #5
  40422c:	mov	x0, xzr
  404230:	bl	403380 <dcgettext@plt>
  404234:	mov	x21, x0
  404238:	mov	w0, #0x4                   	// #4
  40423c:	mov	x1, x19
  404240:	bl	40cc10 <__fxstatat@plt+0x9720>
  404244:	mov	x3, x0
  404248:	mov	w0, #0x1                   	// #1
  40424c:	mov	w1, w20
  404250:	mov	x2, x21
  404254:	bl	402ca0 <error@plt>
  404258:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  40425c:	add	x1, x1, #0x62a
  404260:	b	40426c <__fxstatat@plt+0xd7c>
  404264:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  404268:	add	x1, x1, #0x63e
  40426c:	mov	w2, #0x5                   	// #5
  404270:	mov	x0, xzr
  404274:	bl	403380 <dcgettext@plt>
  404278:	mov	x19, x0
  40427c:	mov	w0, #0x4                   	// #4
  404280:	mov	x1, x23
  404284:	bl	40cc10 <__fxstatat@plt+0x9720>
  404288:	mov	x3, x0
  40428c:	mov	w0, #0x1                   	// #1
  404290:	mov	w1, w24
  404294:	mov	x2, x19
  404298:	bl	402ca0 <error@plt>
  40429c:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4042a0:	add	x1, x1, #0x63e
  4042a4:	mov	w2, #0x5                   	// #5
  4042a8:	mov	x0, xzr
  4042ac:	bl	403380 <dcgettext@plt>
  4042b0:	ldr	x1, [x21, x20, lsl #3]
  4042b4:	mov	x19, x0
  4042b8:	mov	w0, #0x4                   	// #4
  4042bc:	bl	40cc10 <__fxstatat@plt+0x9720>
  4042c0:	b	404208 <__fxstatat@plt+0xd18>
  4042c4:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4042c8:	add	x1, x1, #0x63e
  4042cc:	mov	w2, #0x5                   	// #5
  4042d0:	mov	x0, xzr
  4042d4:	bl	403380 <dcgettext@plt>
  4042d8:	mov	x20, x0
  4042dc:	mov	w0, #0x4                   	// #4
  4042e0:	mov	x1, x19
  4042e4:	bl	40cc10 <__fxstatat@plt+0x9720>
  4042e8:	mov	x3, x0
  4042ec:	mov	w0, #0x1                   	// #1
  4042f0:	mov	w1, wzr
  4042f4:	mov	x2, x20
  4042f8:	bl	402ca0 <error@plt>
  4042fc:	sub	sp, sp, #0x30
  404300:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  404304:	adrp	x9, 425000 <__fxstatat@plt+0x21b10>
  404308:	adrp	x10, 425000 <__fxstatat@plt+0x21b10>
  40430c:	adrp	x11, 425000 <__fxstatat@plt+0x21b10>
  404310:	ldr	w4, [x8, #1176]
  404314:	ldr	w6, [x9, #1172]
  404318:	ldr	w7, [x10, #1380]
  40431c:	ldr	w8, [x11, #1384]
  404320:	stp	x20, x19, [sp, #32]
  404324:	mov	x19, x2
  404328:	adrp	x2, 404000 <__fxstatat@plt+0xb10>
  40432c:	adrp	x5, 404000 <__fxstatat@plt+0xb10>
  404330:	add	x2, x2, #0x84c
  404334:	add	x5, x5, #0x8b0
  404338:	mov	x3, x19
  40433c:	stp	x29, x30, [sp, #16]
  404340:	add	x29, sp, #0x10
  404344:	strb	wzr, [sp, #8]
  404348:	str	w8, [sp]
  40434c:	bl	40b114 <__fxstatat@plt+0x7c24>
  404350:	mvn	w8, w0
  404354:	and	w20, w8, #0x1
  404358:	tbnz	w8, #0, 404370 <__fxstatat@plt+0xe80>
  40435c:	ldrb	w8, [x19, #33]
  404360:	cbz	w8, 404370 <__fxstatat@plt+0xe80>
  404364:	bl	403420 <__errno_location@plt>
  404368:	mov	w8, #0x5f                  	// #95
  40436c:	str	w8, [x0]
  404370:	mov	w0, w20
  404374:	ldp	x20, x19, [sp, #32]
  404378:	ldp	x29, x30, [sp, #16]
  40437c:	add	sp, sp, #0x30
  404380:	ret
  404384:	sub	sp, sp, #0x1f0
  404388:	stp	x29, x30, [sp, #400]
  40438c:	stp	x26, x25, [sp, #432]
  404390:	stp	x24, x23, [sp, #448]
  404394:	stp	x22, x21, [sp, #464]
  404398:	stp	x20, x19, [sp, #480]
  40439c:	ldrb	w8, [x2, #31]
  4043a0:	mov	x20, x2
  4043a4:	mov	x19, x1
  4043a8:	mov	x21, x0
  4043ac:	str	x28, [sp, #416]
  4043b0:	add	x29, sp, #0x190
  4043b4:	cbz	w8, 404408 <__fxstatat@plt+0xf18>
  4043b8:	add	x1, sp, #0x8
  4043bc:	mov	x0, x21
  4043c0:	bl	411770 <__fxstatat@plt+0xe280>
  4043c4:	cbz	w0, 404408 <__fxstatat@plt+0xf18>
  4043c8:	bl	403420 <__errno_location@plt>
  4043cc:	ldr	w19, [x0]
  4043d0:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4043d4:	add	x1, x1, #0xc69
  4043d8:	mov	w2, #0x5                   	// #5
  4043dc:	mov	x0, xzr
  4043e0:	bl	403380 <dcgettext@plt>
  4043e4:	mov	x20, x0
  4043e8:	mov	w0, #0x4                   	// #4
  4043ec:	mov	x1, x21
  4043f0:	bl	40cc10 <__fxstatat@plt+0x9720>
  4043f4:	mov	x3, x0
  4043f8:	mov	w0, wzr
  4043fc:	mov	w1, w19
  404400:	mov	x2, x20
  404404:	b	404728 <__fxstatat@plt+0x1238>
  404408:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  40440c:	ldrb	w8, [x8, #1378]
  404410:	cmp	w8, #0x1
  404414:	b.ne	4045cc <__fxstatat@plt+0x10dc>  // b.any
  404418:	adrp	x22, 425000 <__fxstatat@plt+0x21b10>
  40441c:	ldr	w8, [x22, #1168]
  404420:	mov	w9, #0xffff0e00            	// #-61952
  404424:	tst	w8, w9
  404428:	b.ne	4045cc <__fxstatat@plt+0x10dc>  // b.any
  40442c:	sub	x1, x29, #0x80
  404430:	mov	x0, x21
  404434:	bl	411790 <__fxstatat@plt+0xe2a0>
  404438:	cbnz	w0, 4045cc <__fxstatat@plt+0x10dc>
  40443c:	add	x1, sp, #0x90
  404440:	mov	x0, x19
  404444:	bl	411790 <__fxstatat@plt+0xe2a0>
  404448:	cbnz	w0, 4045cc <__fxstatat@plt+0x10dc>
  40444c:	ldur	w8, [x29, #-112]
  404450:	and	w9, w8, #0xf000
  404454:	cmp	w9, #0x8, lsl #12
  404458:	b.ne	4045cc <__fxstatat@plt+0x10dc>  // b.any
  40445c:	mov	w9, #0xffff0e00            	// #-61952
  404460:	tst	w8, w9
  404464:	b.ne	4045cc <__fxstatat@plt+0x10dc>  // b.any
  404468:	ldr	w8, [sp, #160]
  40446c:	and	w9, w8, #0xfffffe00
  404470:	cmp	w9, #0x8, lsl #12
  404474:	b.ne	4045cc <__fxstatat@plt+0x10dc>  // b.any
  404478:	ldur	x9, [x29, #-80]
  40447c:	ldr	x10, [sp, #192]
  404480:	cmp	x9, x10
  404484:	b.ne	4045cc <__fxstatat@plt+0x10dc>  // b.any
  404488:	ldr	w9, [x22, #1168]
  40448c:	and	w8, w8, #0xfff
  404490:	cmp	w8, w9
  404494:	b.ne	4045cc <__fxstatat@plt+0x10dc>  // b.any
  404498:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  40449c:	ldr	w8, [x8, #1380]
  4044a0:	cmn	w8, #0x1
  4044a4:	b.eq	4044b8 <__fxstatat@plt+0xfc8>  // b.none
  4044a8:	ldr	w9, [sp, #168]
  4044ac:	cmp	w9, w8
  4044b0:	b.eq	4044dc <__fxstatat@plt+0xfec>  // b.none
  4044b4:	b	4045cc <__fxstatat@plt+0x10dc>
  4044b8:	bl	403420 <__errno_location@plt>
  4044bc:	mov	x22, x0
  4044c0:	str	wzr, [x0]
  4044c4:	bl	402d40 <getuid@plt>
  4044c8:	cmn	w0, #0x1
  4044cc:	b.eq	4045ac <__fxstatat@plt+0x10bc>  // b.none
  4044d0:	ldr	w8, [sp, #168]
  4044d4:	cmp	w8, w0
  4044d8:	b.ne	4045cc <__fxstatat@plt+0x10dc>  // b.any
  4044dc:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  4044e0:	ldr	w8, [x8, #1384]
  4044e4:	cmn	w8, #0x1
  4044e8:	b.eq	4044fc <__fxstatat@plt+0x100c>  // b.none
  4044ec:	ldr	w9, [sp, #172]
  4044f0:	cmp	w9, w8
  4044f4:	b.eq	404520 <__fxstatat@plt+0x1030>  // b.none
  4044f8:	b	4045cc <__fxstatat@plt+0x10dc>
  4044fc:	bl	403420 <__errno_location@plt>
  404500:	mov	x22, x0
  404504:	str	wzr, [x0]
  404508:	bl	403220 <getgid@plt>
  40450c:	cmn	w0, #0x1
  404510:	b.eq	4045b8 <__fxstatat@plt+0x10c8>  // b.none
  404514:	ldr	w8, [sp, #172]
  404518:	cmp	w8, w0
  40451c:	b.ne	4045cc <__fxstatat@plt+0x10dc>  // b.any
  404520:	mov	x0, x21
  404524:	mov	w1, wzr
  404528:	bl	402ee0 <open@plt>
  40452c:	tbnz	w0, #31, 4045cc <__fxstatat@plt+0x10dc>
  404530:	mov	w22, w0
  404534:	mov	x0, x19
  404538:	mov	w1, wzr
  40453c:	bl	402ee0 <open@plt>
  404540:	tbnz	w0, #31, 4045c4 <__fxstatat@plt+0x10d4>
  404544:	adrp	x24, 425000 <__fxstatat@plt+0x21b10>
  404548:	adrp	x25, 426000 <__progname@@GLIBC_2.17+0xac0>
  40454c:	mov	w23, w0
  404550:	add	x24, x24, #0x56c
  404554:	add	x25, x25, #0x56c
  404558:	mov	w2, #0x1000                	// #4096
  40455c:	mov	w0, w22
  404560:	mov	x1, x24
  404564:	bl	409f78 <__fxstatat@plt+0x6a88>
  404568:	cbz	x0, 4047a0 <__fxstatat@plt+0x12b0>
  40456c:	mov	x26, x0
  404570:	mov	w2, #0x1000                	// #4096
  404574:	mov	w0, w23
  404578:	mov	x1, x25
  40457c:	bl	409f78 <__fxstatat@plt+0x6a88>
  404580:	cmp	x26, x0
  404584:	b.ne	40459c <__fxstatat@plt+0x10ac>  // b.any
  404588:	mov	x0, x24
  40458c:	mov	x1, x25
  404590:	mov	x2, x26
  404594:	bl	402ff0 <bcmp@plt>
  404598:	cbz	w0, 404558 <__fxstatat@plt+0x1068>
  40459c:	mov	w0, w22
  4045a0:	bl	403070 <close@plt>
  4045a4:	mov	w0, w23
  4045a8:	b	4045c8 <__fxstatat@plt+0x10d8>
  4045ac:	ldr	w8, [x22]
  4045b0:	cbnz	w8, 4045cc <__fxstatat@plt+0x10dc>
  4045b4:	b	4044d0 <__fxstatat@plt+0xfe0>
  4045b8:	ldr	w8, [x22]
  4045bc:	cbnz	w8, 4045cc <__fxstatat@plt+0x10dc>
  4045c0:	b	404514 <__fxstatat@plt+0x1024>
  4045c4:	mov	w0, w22
  4045c8:	bl	403070 <close@plt>
  4045cc:	add	x4, sp, #0x8c
  4045d0:	mov	x0, x21
  4045d4:	mov	x1, x19
  4045d8:	mov	w2, wzr
  4045dc:	mov	x3, x20
  4045e0:	mov	x5, xzr
  4045e4:	bl	404cf8 <__fxstatat@plt+0x1808>
  4045e8:	mov	w8, w0
  4045ec:	mov	w0, wzr
  4045f0:	tbz	w8, #0, 404778 <__fxstatat@plt+0x1288>
  4045f4:	adrp	x21, 425000 <__fxstatat@plt+0x21b10>
  4045f8:	ldrb	w8, [x21, #1376]
  4045fc:	cmp	w8, #0x1
  404600:	b.ne	404640 <__fxstatat@plt+0x1150>  // b.any
  404604:	bl	402dd0 <fork@plt>
  404608:	cmn	w0, #0x1
  40460c:	b.eq	4046cc <__fxstatat@plt+0x11dc>  // b.none
  404610:	cbz	w0, 4047b4 <__fxstatat@plt+0x12c4>
  404614:	sub	x1, x29, #0x80
  404618:	mov	w2, wzr
  40461c:	bl	403470 <waitpid@plt>
  404620:	tbnz	w0, #31, 404734 <__fxstatat@plt+0x1244>
  404624:	ldurh	w8, [x29, #-128]
  404628:	tst	w8, #0xffffff7f
  40462c:	b.eq	404640 <__fxstatat@plt+0x1150>  // b.none
  404630:	adrp	x20, 412000 <__fxstatat@plt+0xeb10>
  404634:	mov	w21, wzr
  404638:	add	x20, x20, #0xcc1
  40463c:	b	404744 <__fxstatat@plt+0x1254>
  404640:	ldrb	w8, [x20, #31]
  404644:	cbz	w8, 404690 <__fxstatat@plt+0x11a0>
  404648:	ldrb	w8, [x21, #1376]
  40464c:	tbnz	w8, #0, 404660 <__fxstatat@plt+0x1170>
  404650:	ldr	w8, [sp, #24]
  404654:	and	w8, w8, #0xf000
  404658:	cmp	w8, #0x8, lsl #12
  40465c:	b.eq	404690 <__fxstatat@plt+0x11a0>  // b.none
  404660:	ldp	q0, q1, [sp, #80]
  404664:	sub	x8, x29, #0x80
  404668:	sub	x1, x29, #0x80
  40466c:	mov	x0, x19
  404670:	stp	q0, q1, [x8]
  404674:	bl	40ea08 <__fxstatat@plt+0xb518>
  404678:	cbz	w0, 404690 <__fxstatat@plt+0x11a0>
  40467c:	bl	403420 <__errno_location@plt>
  404680:	ldr	w20, [x0]
  404684:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  404688:	add	x1, x1, #0xce5
  40468c:	b	4046fc <__fxstatat@plt+0x120c>
  404690:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  404694:	adrp	x9, 425000 <__fxstatat@plt+0x21b10>
  404698:	ldr	w1, [x8, #1380]
  40469c:	ldr	w2, [x9, #1384]
  4046a0:	and	w8, w2, w1
  4046a4:	cmn	w8, #0x1
  4046a8:	b.eq	4046d8 <__fxstatat@plt+0x11e8>  // b.none
  4046ac:	mov	x0, x19
  4046b0:	bl	4031a0 <lchown@plt>
  4046b4:	cbz	w0, 4046d8 <__fxstatat@plt+0x11e8>
  4046b8:	bl	403420 <__errno_location@plt>
  4046bc:	ldr	w20, [x0]
  4046c0:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4046c4:	add	x1, x1, #0xd02
  4046c8:	b	4046fc <__fxstatat@plt+0x120c>
  4046cc:	adrp	x20, 412000 <__fxstatat@plt+0xeb10>
  4046d0:	add	x20, x20, #0xc89
  4046d4:	b	40473c <__fxstatat@plt+0x124c>
  4046d8:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  4046dc:	ldr	w1, [x8, #1168]
  4046e0:	mov	x0, x19
  4046e4:	bl	402ed0 <chmod@plt>
  4046e8:	cbz	w0, 404798 <__fxstatat@plt+0x12a8>
  4046ec:	bl	403420 <__errno_location@plt>
  4046f0:	ldr	w20, [x0]
  4046f4:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4046f8:	add	x1, x1, #0xd20
  4046fc:	mov	w2, #0x5                   	// #5
  404700:	mov	x0, xzr
  404704:	bl	403380 <dcgettext@plt>
  404708:	mov	x21, x0
  40470c:	mov	w0, #0x4                   	// #4
  404710:	mov	x1, x19
  404714:	bl	40cc10 <__fxstatat@plt+0x9720>
  404718:	mov	x3, x0
  40471c:	mov	w0, wzr
  404720:	mov	w1, w20
  404724:	mov	x2, x21
  404728:	bl	402ca0 <error@plt>
  40472c:	mov	w0, wzr
  404730:	b	404778 <__fxstatat@plt+0x1288>
  404734:	adrp	x20, 412000 <__fxstatat@plt+0xeb10>
  404738:	add	x20, x20, #0xcaf
  40473c:	bl	403420 <__errno_location@plt>
  404740:	ldr	w21, [x0]
  404744:	mov	w2, #0x5                   	// #5
  404748:	mov	x0, xzr
  40474c:	mov	x1, x20
  404750:	bl	403380 <dcgettext@plt>
  404754:	mov	x2, x0
  404758:	mov	w0, wzr
  40475c:	mov	w1, w21
  404760:	bl	402ca0 <error@plt>
  404764:	mov	x0, x19
  404768:	bl	403480 <unlink@plt>
  40476c:	mov	w8, w0
  404770:	mov	w0, wzr
  404774:	cbnz	w8, 40480c <__fxstatat@plt+0x131c>
  404778:	ldp	x20, x19, [sp, #480]
  40477c:	ldp	x22, x21, [sp, #464]
  404780:	ldp	x24, x23, [sp, #448]
  404784:	ldp	x26, x25, [sp, #432]
  404788:	ldr	x28, [sp, #416]
  40478c:	ldp	x29, x30, [sp, #400]
  404790:	add	sp, sp, #0x1f0
  404794:	ret
  404798:	mov	w0, #0x1                   	// #1
  40479c:	b	404778 <__fxstatat@plt+0x1288>
  4047a0:	mov	w0, w22
  4047a4:	bl	403070 <close@plt>
  4047a8:	mov	w0, w23
  4047ac:	bl	403070 <close@plt>
  4047b0:	b	4045f4 <__fxstatat@plt+0x1104>
  4047b4:	adrp	x20, 425000 <__fxstatat@plt+0x21b10>
  4047b8:	ldr	x0, [x20, #1160]
  4047bc:	mov	x2, x19
  4047c0:	mov	x3, xzr
  4047c4:	mov	x1, x0
  4047c8:	bl	403430 <execlp@plt>
  4047cc:	bl	403420 <__errno_location@plt>
  4047d0:	ldr	w19, [x0]
  4047d4:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4047d8:	add	x1, x1, #0xca1
  4047dc:	mov	w2, #0x5                   	// #5
  4047e0:	mov	x0, xzr
  4047e4:	bl	403380 <dcgettext@plt>
  4047e8:	ldr	x1, [x20, #1160]
  4047ec:	mov	x20, x0
  4047f0:	mov	w0, #0x4                   	// #4
  4047f4:	bl	40cc10 <__fxstatat@plt+0x9720>
  4047f8:	mov	x3, x0
  4047fc:	mov	w0, #0x1                   	// #1
  404800:	mov	w1, w19
  404804:	mov	x2, x20
  404808:	bl	402ca0 <error@plt>
  40480c:	bl	403420 <__errno_location@plt>
  404810:	ldr	w20, [x0]
  404814:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  404818:	add	x1, x1, #0xc78
  40481c:	mov	w2, #0x5                   	// #5
  404820:	mov	x0, xzr
  404824:	bl	403380 <dcgettext@plt>
  404828:	mov	x21, x0
  40482c:	mov	w0, #0x4                   	// #4
  404830:	mov	x1, x19
  404834:	bl	40cc10 <__fxstatat@plt+0x9720>
  404838:	mov	x3, x0
  40483c:	mov	w0, #0x1                   	// #1
  404840:	mov	w1, w20
  404844:	mov	x2, x21
  404848:	bl	402ca0 <error@plt>
  40484c:	stp	x29, x30, [sp, #-48]!
  404850:	stp	x20, x19, [sp, #32]
  404854:	ldrb	w8, [x2, #33]
  404858:	str	x21, [sp, #16]
  40485c:	mov	x19, x2
  404860:	mov	x21, x1
  404864:	mov	x20, x0
  404868:	mov	x29, sp
  40486c:	cbz	w8, 40487c <__fxstatat@plt+0x138c>
  404870:	bl	403420 <__errno_location@plt>
  404874:	mov	w8, #0x5f                  	// #95
  404878:	str	w8, [x0]
  40487c:	mov	w1, #0x1ed                 	// #493
  404880:	mov	x0, x21
  404884:	bl	4034a0 <mkdir@plt>
  404888:	mov	w21, w0
  40488c:	cbnz	w0, 40489c <__fxstatat@plt+0x13ac>
  404890:	mov	x0, x20
  404894:	mov	x1, x19
  404898:	bl	4048b0 <__fxstatat@plt+0x13c0>
  40489c:	mov	w0, w21
  4048a0:	ldp	x20, x19, [sp, #32]
  4048a4:	ldr	x21, [sp, #16]
  4048a8:	ldp	x29, x30, [sp], #48
  4048ac:	ret
  4048b0:	stp	x29, x30, [sp, #-48]!
  4048b4:	stp	x20, x19, [sp, #32]
  4048b8:	ldrb	w8, [x1, #46]
  4048bc:	str	x21, [sp, #16]
  4048c0:	mov	x29, sp
  4048c4:	cbz	w8, 404914 <__fxstatat@plt+0x1424>
  4048c8:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  4048cc:	ldr	x20, [x8, #1328]
  4048d0:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4048d4:	mov	x19, x0
  4048d8:	add	x1, x1, #0xc38
  4048dc:	mov	w2, #0x5                   	// #5
  4048e0:	mov	x0, xzr
  4048e4:	bl	403380 <dcgettext@plt>
  4048e8:	mov	x21, x0
  4048ec:	mov	w0, #0x4                   	// #4
  4048f0:	mov	x1, x19
  4048f4:	bl	40cc10 <__fxstatat@plt+0x9720>
  4048f8:	mov	x2, x0
  4048fc:	mov	x0, x20
  404900:	mov	x1, x21
  404904:	ldp	x20, x19, [sp, #32]
  404908:	ldr	x21, [sp, #16]
  40490c:	ldp	x29, x30, [sp], #48
  404910:	b	404a78 <__fxstatat@plt+0x1588>
  404914:	ldp	x20, x19, [sp, #32]
  404918:	ldr	x21, [sp, #16]
  40491c:	ldp	x29, x30, [sp], #48
  404920:	ret
  404924:	sub	sp, sp, #0x40
  404928:	stp	x20, x19, [sp, #48]
  40492c:	mov	x20, x2
  404930:	mov	x19, x1
  404934:	stp	x29, x30, [sp, #16]
  404938:	stp	x22, x21, [sp, #32]
  40493c:	add	x29, sp, #0x10
  404940:	tbnz	w3, #0, 404970 <__fxstatat@plt+0x1480>
  404944:	ldrb	w8, [x0]
  404948:	cmp	w8, #0x2f
  40494c:	b.ne	404970 <__fxstatat@plt+0x1480>  // b.any
  404950:	ldrb	w8, [x19]
  404954:	str	wzr, [sp, #8]
  404958:	cmp	w8, #0x2f
  40495c:	b.ne	404974 <__fxstatat@plt+0x1484>  // b.any
  404960:	add	x0, sp, #0x8
  404964:	bl	40dba4 <__fxstatat@plt+0xa6b4>
  404968:	mov	w22, wzr
  40496c:	b	404978 <__fxstatat@plt+0x1488>
  404970:	str	wzr, [sp, #8]
  404974:	mov	w22, #0x1                   	// #1
  404978:	adrp	x2, 404000 <__fxstatat@plt+0xb10>
  40497c:	add	x2, x2, #0x84c
  404980:	add	x1, sp, #0x8
  404984:	mov	x0, x19
  404988:	mov	x3, x20
  40498c:	bl	40af94 <__fxstatat@plt+0x7aa4>
  404990:	cmn	x0, #0x1
  404994:	b.eq	4049a4 <__fxstatat@plt+0x14b4>  // b.none
  404998:	mov	w21, wzr
  40499c:	cbnz	w22, 4049ec <__fxstatat@plt+0x14fc>
  4049a0:	b	404a5c <__fxstatat@plt+0x156c>
  4049a4:	bl	403420 <__errno_location@plt>
  4049a8:	ldr	w20, [x0]
  4049ac:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4049b0:	add	x1, x1, #0xc4e
  4049b4:	mov	w2, #0x5                   	// #5
  4049b8:	mov	x0, xzr
  4049bc:	bl	403380 <dcgettext@plt>
  4049c0:	mov	x21, x0
  4049c4:	mov	w0, #0x4                   	// #4
  4049c8:	mov	x1, x19
  4049cc:	bl	40cc10 <__fxstatat@plt+0x9720>
  4049d0:	mov	x3, x0
  4049d4:	mov	w0, wzr
  4049d8:	mov	w1, w20
  4049dc:	mov	x2, x21
  4049e0:	bl	402ca0 <error@plt>
  4049e4:	mov	w21, #0x1                   	// #1
  4049e8:	cbz	w22, 404a5c <__fxstatat@plt+0x156c>
  4049ec:	add	x0, sp, #0x8
  4049f0:	mov	w1, w21
  4049f4:	bl	40da64 <__fxstatat@plt+0xa574>
  4049f8:	mov	w22, w0
  4049fc:	bl	403420 <__errno_location@plt>
  404a00:	ldr	w20, [x0]
  404a04:	add	x0, sp, #0x8
  404a08:	bl	40dba4 <__fxstatat@plt+0xa6b4>
  404a0c:	cmp	w22, #0x0
  404a10:	b.gt	404a54 <__fxstatat@plt+0x1564>
  404a14:	cbnz	w21, 404a5c <__fxstatat@plt+0x156c>
  404a18:	cbz	w22, 404a5c <__fxstatat@plt+0x156c>
  404a1c:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  404a20:	add	x1, x1, #0xc4e
  404a24:	mov	w2, #0x5                   	// #5
  404a28:	mov	x0, xzr
  404a2c:	bl	403380 <dcgettext@plt>
  404a30:	mov	x21, x0
  404a34:	mov	w0, #0x4                   	// #4
  404a38:	mov	x1, x19
  404a3c:	bl	40cc10 <__fxstatat@plt+0x9720>
  404a40:	mov	x3, x0
  404a44:	mov	w0, wzr
  404a48:	mov	w1, w20
  404a4c:	mov	x2, x21
  404a50:	bl	402ca0 <error@plt>
  404a54:	mov	w0, wzr
  404a58:	b	404a64 <__fxstatat@plt+0x1574>
  404a5c:	cmp	w21, #0x0
  404a60:	cset	w0, eq  // eq = none
  404a64:	ldp	x20, x19, [sp, #48]
  404a68:	ldp	x22, x21, [sp, #32]
  404a6c:	ldp	x29, x30, [sp, #16]
  404a70:	add	sp, sp, #0x40
  404a74:	ret
  404a78:	sub	sp, sp, #0x120
  404a7c:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  404a80:	stp	x20, x19, [sp, #272]
  404a84:	mov	x20, x0
  404a88:	ldr	x0, [x8, #2488]
  404a8c:	stp	x29, x30, [sp, #240]
  404a90:	add	x29, sp, #0xf0
  404a94:	mov	x19, x1
  404a98:	mov	x1, x20
  404a9c:	str	x28, [sp, #256]
  404aa0:	stp	x2, x3, [x29, #-112]
  404aa4:	stp	x4, x5, [x29, #-96]
  404aa8:	stp	x6, x7, [x29, #-80]
  404aac:	stp	q1, q2, [sp, #16]
  404ab0:	stp	q3, q4, [sp, #48]
  404ab4:	str	q0, [sp]
  404ab8:	stp	q5, q6, [sp, #80]
  404abc:	str	q7, [sp, #112]
  404ac0:	bl	403390 <fputs_unlocked@plt>
  404ac4:	adrp	x0, 412000 <__fxstatat@plt+0xeb10>
  404ac8:	add	x0, x0, #0xd40
  404acc:	mov	x1, x20
  404ad0:	bl	403390 <fputs_unlocked@plt>
  404ad4:	sub	x9, x29, #0x70
  404ad8:	mov	x10, sp
  404adc:	mov	x11, #0xffffffffffffffd0    	// #-48
  404ae0:	add	x8, x29, #0x30
  404ae4:	movk	x11, #0xff80, lsl #32
  404ae8:	add	x9, x9, #0x30
  404aec:	add	x10, x10, #0x80
  404af0:	stp	x8, x9, [x29, #-64]
  404af4:	stp	x10, x11, [x29, #-48]
  404af8:	ldp	q0, q1, [x29, #-64]
  404afc:	sub	x3, x29, #0x20
  404b00:	mov	w1, #0x1                   	// #1
  404b04:	mov	x0, x20
  404b08:	mov	x2, x19
  404b0c:	stp	q0, q1, [x29, #-32]
  404b10:	bl	402fd0 <__vfprintf_chk@plt>
  404b14:	mov	w0, #0xa                   	// #10
  404b18:	mov	x1, x20
  404b1c:	bl	403340 <fputc_unlocked@plt>
  404b20:	ldp	x20, x19, [sp, #272]
  404b24:	ldr	x28, [sp, #256]
  404b28:	ldp	x29, x30, [sp, #240]
  404b2c:	add	sp, sp, #0x120
  404b30:	ret
  404b34:	stp	x29, x30, [sp, #-48]!
  404b38:	stp	x20, x19, [sp, #32]
  404b3c:	ldrb	w8, [x4, #37]
  404b40:	mov	x19, x4
  404b44:	str	x21, [sp, #16]
  404b48:	mov	x29, sp
  404b4c:	cbz	w8, 404bb8 <__fxstatat@plt+0x16c8>
  404b50:	ldrb	w8, [x19, #35]
  404b54:	mov	x20, x0
  404b58:	cbz	w8, 404b64 <__fxstatat@plt+0x1674>
  404b5c:	ldrb	w8, [x19, #38]
  404b60:	cbz	w8, 404bc8 <__fxstatat@plt+0x16d8>
  404b64:	bl	403420 <__errno_location@plt>
  404b68:	mov	w8, #0x5f                  	// #95
  404b6c:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  404b70:	str	w8, [x0]
  404b74:	add	x1, x1, #0xd5c
  404b78:	mov	w2, #0x5                   	// #5
  404b7c:	mov	x0, xzr
  404b80:	bl	403380 <dcgettext@plt>
  404b84:	mov	x21, x0
  404b88:	mov	w0, #0x4                   	// #4
  404b8c:	mov	x1, x20
  404b90:	bl	40cc10 <__fxstatat@plt+0x9720>
  404b94:	mov	x3, x0
  404b98:	mov	w1, #0x5f                  	// #95
  404b9c:	mov	w0, wzr
  404ba0:	mov	x2, x21
  404ba4:	bl	402ca0 <error@plt>
  404ba8:	ldrb	w8, [x19, #38]
  404bac:	cmp	w8, #0x0
  404bb0:	cset	w0, eq  // eq = none
  404bb4:	b	404bd8 <__fxstatat@plt+0x16e8>
  404bb8:	ldrb	w8, [x19, #33]
  404bbc:	mov	w0, #0x1                   	// #1
  404bc0:	cbz	w8, 404bd8 <__fxstatat@plt+0x16e8>
  404bc4:	tbz	w3, #0, 404bd8 <__fxstatat@plt+0x16e8>
  404bc8:	bl	403420 <__errno_location@plt>
  404bcc:	mov	w8, #0x5f                  	// #95
  404bd0:	str	w8, [x0]
  404bd4:	mov	w0, #0x1                   	// #1
  404bd8:	ldp	x20, x19, [sp, #32]
  404bdc:	ldr	x21, [sp, #16]
  404be0:	ldp	x29, x30, [sp], #48
  404be4:	ret
  404be8:	stp	x29, x30, [sp, #-32]!
  404bec:	stp	x20, x19, [sp, #16]
  404bf0:	ldrb	w8, [x3, #35]
  404bf4:	mov	x19, x0
  404bf8:	mov	x29, sp
  404bfc:	cbz	w8, 404c08 <__fxstatat@plt+0x1718>
  404c00:	ldrb	w8, [x3, #38]
  404c04:	cbz	w8, 404c54 <__fxstatat@plt+0x1764>
  404c08:	bl	403420 <__errno_location@plt>
  404c0c:	mov	w8, #0x5f                  	// #95
  404c10:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  404c14:	str	w8, [x0]
  404c18:	add	x1, x1, #0xd81
  404c1c:	mov	w2, #0x5                   	// #5
  404c20:	mov	x0, xzr
  404c24:	bl	403380 <dcgettext@plt>
  404c28:	mov	x20, x0
  404c2c:	mov	w1, #0x4                   	// #4
  404c30:	mov	w0, wzr
  404c34:	mov	x2, x19
  404c38:	bl	40cb78 <__fxstatat@plt+0x9688>
  404c3c:	mov	x3, x0
  404c40:	mov	w1, #0x5f                  	// #95
  404c44:	mov	w0, wzr
  404c48:	mov	x2, x20
  404c4c:	bl	402ca0 <error@plt>
  404c50:	b	404c60 <__fxstatat@plt+0x1770>
  404c54:	bl	403420 <__errno_location@plt>
  404c58:	mov	w8, #0x5f                  	// #95
  404c5c:	str	w8, [x0]
  404c60:	ldp	x20, x19, [sp, #16]
  404c64:	mov	w0, wzr
  404c68:	ldp	x29, x30, [sp], #32
  404c6c:	ret
  404c70:	stp	x29, x30, [sp, #-32]!
  404c74:	adrp	x2, 40a000 <__fxstatat@plt+0x6b10>
  404c78:	adrp	x3, 40a000 <__fxstatat@plt+0x6b10>
  404c7c:	adrp	x4, 40a000 <__fxstatat@plt+0x6b10>
  404c80:	str	x19, [sp, #16]
  404c84:	mov	x19, x0
  404c88:	add	x2, x2, #0xea4
  404c8c:	add	x3, x3, #0xeec
  404c90:	add	x4, x4, #0xf6c
  404c94:	mov	w0, #0x3d                  	// #61
  404c98:	mov	x1, xzr
  404c9c:	mov	x29, sp
  404ca0:	bl	40a4ec <__fxstatat@plt+0x6ffc>
  404ca4:	str	x0, [x19, #64]
  404ca8:	ldr	x19, [sp, #16]
  404cac:	ldp	x29, x30, [sp], #32
  404cb0:	ret
  404cb4:	stp	x29, x30, [sp, #-32]!
  404cb8:	adrp	x2, 40a000 <__fxstatat@plt+0x6b10>
  404cbc:	adrp	x3, 40a000 <__fxstatat@plt+0x6b10>
  404cc0:	adrp	x4, 40a000 <__fxstatat@plt+0x6b10>
  404cc4:	str	x19, [sp, #16]
  404cc8:	mov	x19, x0
  404ccc:	add	x2, x2, #0xedc
  404cd0:	add	x3, x3, #0xeec
  404cd4:	add	x4, x4, #0xf6c
  404cd8:	mov	w0, #0x3d                  	// #61
  404cdc:	mov	x1, xzr
  404ce0:	mov	x29, sp
  404ce4:	bl	40a4ec <__fxstatat@plt+0x6ffc>
  404ce8:	str	x0, [x19, #72]
  404cec:	ldr	x19, [sp, #16]
  404cf0:	ldp	x29, x30, [sp], #32
  404cf4:	ret
  404cf8:	sub	sp, sp, #0x30
  404cfc:	stp	x29, x30, [sp, #32]
  404d00:	add	x29, sp, #0x20
  404d04:	mov	x8, x3
  404d08:	adrp	x9, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  404d0c:	adrp	x10, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  404d10:	and	w2, w2, #0x1
  404d14:	sub	x7, x29, #0x4
  404d18:	stp	x4, x5, [sp]
  404d1c:	mov	w6, #0x1                   	// #1
  404d20:	mov	x3, xzr
  404d24:	mov	x4, xzr
  404d28:	mov	x5, x8
  404d2c:	str	x0, [x9, #1392]
  404d30:	str	x1, [x10, #1400]
  404d34:	sturb	wzr, [x29, #-4]
  404d38:	bl	404d4c <__fxstatat@plt+0x185c>
  404d3c:	ldp	x29, x30, [sp, #32]
  404d40:	and	w0, w0, #0x1
  404d44:	add	sp, sp, #0x30
  404d48:	ret
  404d4c:	stp	x29, x30, [sp, #-96]!
  404d50:	stp	x28, x27, [sp, #16]
  404d54:	stp	x26, x25, [sp, #32]
  404d58:	stp	x24, x23, [sp, #48]
  404d5c:	stp	x22, x21, [sp, #64]
  404d60:	stp	x20, x19, [sp, #80]
  404d64:	mov	x29, sp
  404d68:	sub	sp, sp, #0x340
  404d6c:	ldr	x28, [x29, #96]
  404d70:	mov	x19, sp
  404d74:	stp	x7, x4, [x19, #136]
  404d78:	str	x3, [x19, #128]
  404d7c:	strb	wzr, [x28]
  404d80:	mov	x24, x5
  404d84:	ldrb	w8, [x24, #24]!
  404d88:	ldr	x26, [x29, #104]
  404d8c:	mov	x21, x5
  404d90:	mov	x20, x1
  404d94:	ldr	w23, [x24, #28]
  404d98:	mov	x27, x0
  404d9c:	str	w6, [x19, #156]
  404da0:	cbz	w8, 404dd0 <__fxstatat@plt+0x18e0>
  404da4:	tbz	w23, #31, 404de0 <__fxstatat@plt+0x18f0>
  404da8:	mov	w0, #0xffffff9c            	// #-100
  404dac:	mov	w2, #0xffffff9c            	// #-100
  404db0:	mov	w4, #0x1                   	// #1
  404db4:	mov	x1, x27
  404db8:	mov	x3, x20
  404dbc:	bl	40d068 <__fxstatat@plt+0x9b78>
  404dc0:	cbz	w0, 404dd8 <__fxstatat@plt+0x18e8>
  404dc4:	bl	403420 <__errno_location@plt>
  404dc8:	ldr	w23, [x0]
  404dcc:	b	404ddc <__fxstatat@plt+0x18ec>
  404dd0:	and	w22, w2, #0x1
  404dd4:	b	404df0 <__fxstatat@plt+0x1900>
  404dd8:	mov	w23, wzr
  404ddc:	ldr	w6, [x19, #156]
  404de0:	cmp	w23, #0x0
  404de4:	cset	w22, eq  // eq = none
  404de8:	cbz	x26, 404df0 <__fxstatat@plt+0x1900>
  404dec:	strb	w22, [x26]
  404df0:	cbz	w23, 404e0c <__fxstatat@plt+0x191c>
  404df4:	cmp	w23, #0x11
  404df8:	b.ne	404e14 <__fxstatat@plt+0x1924>  // b.any
  404dfc:	ldr	w8, [x21, #8]
  404e00:	cmp	w8, #0x2
  404e04:	b.ne	404e14 <__fxstatat@plt+0x1924>  // b.any
  404e08:	b	404ed8 <__fxstatat@plt+0x19e8>
  404e0c:	ldrb	w8, [x21, #49]
  404e10:	cbnz	w8, 404ed8 <__fxstatat@plt+0x19e8>
  404e14:	ldr	w8, [x21, #4]
  404e18:	cmp	w23, #0x0
  404e1c:	mov	x25, x27
  404e20:	csel	x27, x20, x27, eq  // eq = none
  404e24:	add	x1, x19, #0x120
  404e28:	mov	x0, x27
  404e2c:	cmp	w8, #0x2
  404e30:	mov	x9, x20
  404e34:	b.ne	404ea8 <__fxstatat@plt+0x19b8>  // b.any
  404e38:	bl	411790 <__fxstatat@plt+0xe2a0>
  404e3c:	cbz	w0, 404eb0 <__fxstatat@plt+0x19c0>
  404e40:	bl	403420 <__errno_location@plt>
  404e44:	ldr	w20, [x0]
  404e48:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  404e4c:	add	x1, x1, #0xc69
  404e50:	mov	w2, #0x5                   	// #5
  404e54:	mov	x0, xzr
  404e58:	bl	403380 <dcgettext@plt>
  404e5c:	mov	x21, x0
  404e60:	mov	w0, #0x4                   	// #4
  404e64:	mov	x1, x27
  404e68:	bl	40cc10 <__fxstatat@plt+0x9720>
  404e6c:	mov	x3, x0
  404e70:	mov	w0, wzr
  404e74:	mov	w1, w20
  404e78:	mov	x2, x21
  404e7c:	bl	402ca0 <error@plt>
  404e80:	mov	w23, wzr
  404e84:	and	w0, w23, #0x1
  404e88:	mov	sp, x29
  404e8c:	ldp	x20, x19, [sp, #80]
  404e90:	ldp	x22, x21, [sp, #64]
  404e94:	ldp	x24, x23, [sp, #48]
  404e98:	ldp	x26, x25, [sp, #32]
  404e9c:	ldp	x28, x27, [sp, #16]
  404ea0:	ldp	x29, x30, [sp], #96
  404ea4:	ret
  404ea8:	bl	411770 <__fxstatat@plt+0xe280>
  404eac:	cbnz	w0, 404e40 <__fxstatat@plt+0x1950>
  404eb0:	ldr	w8, [x19, #304]
  404eb4:	mov	w9, w8
  404eb8:	and	w8, w8, #0xf000
  404ebc:	cmp	w8, #0x4, lsl #12
  404ec0:	b.ne	404f44 <__fxstatat@plt+0x1a54>  // b.any
  404ec4:	ldrb	w8, [x21, #42]
  404ec8:	ldr	w6, [x19, #156]
  404ecc:	mov	x27, x25
  404ed0:	mov	w25, w9
  404ed4:	cbz	w8, 404f58 <__fxstatat@plt+0x1a68>
  404ed8:	tbz	w6, #0, 404fb8 <__fxstatat@plt+0x1ac8>
  404edc:	ldr	x0, [x21, #72]
  404ee0:	cbz	x0, 404fb8 <__fxstatat@plt+0x1ac8>
  404ee4:	and	w8, w25, #0xf000
  404ee8:	cmp	w8, #0x4, lsl #12
  404eec:	b.eq	404fa8 <__fxstatat@plt+0x1ab8>  // b.none
  404ef0:	ldr	w8, [x21]
  404ef4:	cbnz	w8, 404fa8 <__fxstatat@plt+0x1ab8>
  404ef8:	add	x2, x19, #0x120
  404efc:	mov	x1, x27
  404f00:	bl	409cf8 <__fxstatat@plt+0x6808>
  404f04:	tbz	w0, #0, 404fa4 <__fxstatat@plt+0x1ab4>
  404f08:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  404f0c:	add	x1, x1, #0xdd2
  404f10:	mov	w2, #0x5                   	// #5
  404f14:	mov	x0, xzr
  404f18:	bl	403380 <dcgettext@plt>
  404f1c:	mov	x20, x0
  404f20:	mov	w0, #0x4                   	// #4
  404f24:	mov	x1, x27
  404f28:	bl	40cc10 <__fxstatat@plt+0x9720>
  404f2c:	mov	x3, x0
  404f30:	mov	w0, wzr
  404f34:	mov	w1, wzr
  404f38:	mov	x2, x20
  404f3c:	bl	402ca0 <error@plt>
  404f40:	b	406680 <__fxstatat@plt+0x3190>
  404f44:	ldr	w6, [x19, #156]
  404f48:	mov	x27, x25
  404f4c:	mov	w25, w9
  404f50:	tbnz	w6, #0, 404edc <__fxstatat@plt+0x19ec>
  404f54:	b	404fb8 <__fxstatat@plt+0x1ac8>
  404f58:	ldrb	w8, [x21, #25]
  404f5c:	adrp	x9, 412000 <__fxstatat@plt+0xeb10>
  404f60:	adrp	x10, 412000 <__fxstatat@plt+0xeb10>
  404f64:	add	x9, x9, #0xdbc
  404f68:	add	x10, x10, #0xdaa
  404f6c:	cmp	w8, #0x0
  404f70:	csel	x1, x10, x9, eq  // eq = none
  404f74:	mov	w2, #0x5                   	// #5
  404f78:	mov	x0, xzr
  404f7c:	bl	403380 <dcgettext@plt>
  404f80:	mov	x20, x0
  404f84:	mov	w0, #0x4                   	// #4
  404f88:	mov	x1, x27
  404f8c:	bl	40cc10 <__fxstatat@plt+0x9720>
  404f90:	mov	x3, x0
  404f94:	mov	w0, wzr
  404f98:	mov	w1, wzr
  404f9c:	mov	x2, x20
  404fa0:	b	404e7c <__fxstatat@plt+0x198c>
  404fa4:	ldr	x0, [x21, #72]
  404fa8:	add	x2, x19, #0x120
  404fac:	mov	x1, x27
  404fb0:	bl	409c74 <__fxstatat@plt+0x6784>
  404fb4:	ldr	w6, [x19, #156]
  404fb8:	ldr	w8, [x21, #4]
  404fbc:	cmp	w8, #0x4
  404fc0:	b.ne	404fcc <__fxstatat@plt+0x1adc>  // b.any
  404fc4:	mov	w8, #0x1                   	// #1
  404fc8:	b	404fd8 <__fxstatat@plt+0x1ae8>
  404fcc:	cmp	w8, #0x3
  404fd0:	cset	w8, eq  // eq = none
  404fd4:	and	w8, w8, w6
  404fd8:	str	w8, [x19, #108]
  404fdc:	cbz	w22, 40501c <__fxstatat@plt+0x1b2c>
  404fe0:	mov	w8, #0x1                   	// #1
  404fe4:	mov	w10, wzr
  404fe8:	mov	x22, xzr
  404fec:	str	w8, [x19, #120]
  404ff0:	tbz	w6, #0, 405374 <__fxstatat@plt+0x1e84>
  404ff4:	ldr	x8, [x21, #64]
  404ff8:	cbz	x8, 405374 <__fxstatat@plt+0x1e84>
  404ffc:	ldrb	w8, [x24]
  405000:	cbnz	w8, 405374 <__fxstatat@plt+0x1e84>
  405004:	ldr	w8, [x21]
  405008:	cbnz	w8, 405374 <__fxstatat@plt+0x1e84>
  40500c:	str	x27, [x19, #88]
  405010:	tbz	w10, #0, 405308 <__fxstatat@plt+0x1e18>
  405014:	add	x27, x19, #0xa0
  405018:	b	405320 <__fxstatat@plt+0x1e30>
  40501c:	cmp	w23, #0x11
  405020:	b.ne	40503c <__fxstatat@plt+0x1b4c>  // b.any
  405024:	ldr	w8, [x21, #8]
  405028:	cmp	w8, #0x2
  40502c:	b.ne	40503c <__fxstatat@plt+0x1b4c>  // b.any
  405030:	mov	w10, wzr
  405034:	str	wzr, [x19, #120]
  405038:	b	405170 <__fxstatat@plt+0x1c80>
  40503c:	mov	w8, w25
  405040:	str	x26, [x19, #112]
  405044:	mov	w26, w8
  405048:	and	w8, w8, #0xf000
  40504c:	mov	x25, x28
  405050:	cmp	w8, #0x8, lsl #12
  405054:	b.ne	405090 <__fxstatat@plt+0x1ba0>  // b.any
  405058:	ldrb	w8, [x24]
  40505c:	cbnz	w8, 4050a8 <__fxstatat@plt+0x1bb8>
  405060:	ldrb	w8, [x21, #44]
  405064:	cbnz	w8, 4050a8 <__fxstatat@plt+0x1bb8>
  405068:	ldrb	w8, [x21, #23]
  40506c:	cbnz	w8, 4050a8 <__fxstatat@plt+0x1bb8>
  405070:	ldr	w8, [x21]
  405074:	cbnz	w8, 4050a8 <__fxstatat@plt+0x1bb8>
  405078:	ldrb	w8, [x21, #21]
  40507c:	cbnz	w8, 4050a8 <__fxstatat@plt+0x1bb8>
  405080:	mov	x22, x27
  405084:	mov	w28, wzr
  405088:	mov	w3, wzr
  40508c:	b	4050b4 <__fxstatat@plt+0x1bc4>
  405090:	ldrb	w9, [x21, #20]
  405094:	cbz	w9, 4050a8 <__fxstatat@plt+0x1bb8>
  405098:	cmp	w8, #0x4, lsl #12
  40509c:	b.eq	4050a8 <__fxstatat@plt+0x1bb8>  // b.none
  4050a0:	cmp	w8, #0xa, lsl #12
  4050a4:	b.ne	405058 <__fxstatat@plt+0x1b68>  // b.any
  4050a8:	mov	x22, x27
  4050ac:	mov	w3, #0x100                 	// #256
  4050b0:	mov	w28, #0x1                   	// #1
  4050b4:	add	x2, x19, #0xa0
  4050b8:	mov	w0, #0xffffff9c            	// #-100
  4050bc:	mov	x1, x20
  4050c0:	bl	4117a0 <__fxstatat@plt+0xe2b0>
  4050c4:	cbz	w0, 4050f8 <__fxstatat@plt+0x1c08>
  4050c8:	bl	403420 <__errno_location@plt>
  4050cc:	ldr	w27, [x0]
  4050d0:	cmp	w27, #0x2
  4050d4:	b.eq	405148 <__fxstatat@plt+0x1c58>  // b.none
  4050d8:	ldr	w6, [x19, #156]
  4050dc:	cmp	w27, #0x28
  4050e0:	b.ne	405114 <__fxstatat@plt+0x1c24>  // b.any
  4050e4:	ldrb	w8, [x21, #22]
  4050e8:	cbz	w8, 405114 <__fxstatat@plt+0x1c24>
  4050ec:	mov	x28, x25
  4050f0:	str	wzr, [x19, #120]
  4050f4:	b	405158 <__fxstatat@plt+0x1c68>
  4050f8:	ldr	w6, [x19, #156]
  4050fc:	str	wzr, [x19, #120]
  405100:	mov	x27, x22
  405104:	mov	w10, w28
  405108:	mov	x28, x25
  40510c:	mov	w25, w26
  405110:	b	40516c <__fxstatat@plt+0x1c7c>
  405114:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  405118:	add	x1, x1, #0xc69
  40511c:	mov	w2, #0x5                   	// #5
  405120:	mov	x0, xzr
  405124:	bl	403380 <dcgettext@plt>
  405128:	mov	x21, x0
  40512c:	mov	w0, #0x4                   	// #4
  405130:	mov	x1, x20
  405134:	bl	40cc10 <__fxstatat@plt+0x9720>
  405138:	mov	x3, x0
  40513c:	mov	w0, wzr
  405140:	mov	w1, w27
  405144:	b	404e78 <__fxstatat@plt+0x1988>
  405148:	ldr	w6, [x19, #156]
  40514c:	mov	w8, #0x1                   	// #1
  405150:	str	w8, [x19, #120]
  405154:	mov	x28, x25
  405158:	cmp	w23, #0x11
  40515c:	mov	w10, wzr
  405160:	mov	x27, x22
  405164:	mov	w25, w26
  405168:	b.ne	405278 <__fxstatat@plt+0x1d88>  // b.any
  40516c:	ldr	x26, [x19, #112]
  405170:	ldr	w8, [x21, #8]
  405174:	str	x27, [x19, #88]
  405178:	str	w10, [x19, #112]
  40517c:	cmp	w8, #0x2
  405180:	b.ne	40518c <__fxstatat@plt+0x1c9c>  // b.any
  405184:	mov	w27, wzr
  405188:	b	4064c4 <__fxstatat@plt+0x2fd4>
  40518c:	ldr	x8, [x19, #296]
  405190:	ldr	x9, [x19, #168]
  405194:	cmp	x8, x9
  405198:	b.ne	4051bc <__fxstatat@plt+0x1ccc>  // b.any
  40519c:	ldr	x8, [x19, #288]
  4051a0:	ldr	x9, [x19, #160]
  4051a4:	cmp	x8, x9
  4051a8:	b.ne	4051bc <__fxstatat@plt+0x1ccc>  // b.any
  4051ac:	ldrb	w8, [x21, #23]
  4051b0:	mov	w27, #0x1                   	// #1
  4051b4:	cbnz	w8, 4064c4 <__fxstatat@plt+0x2fd4>
  4051b8:	b	4051c0 <__fxstatat@plt+0x1cd0>
  4051bc:	mov	w27, wzr
  4051c0:	ldr	w8, [x21, #4]
  4051c4:	cmp	w8, #0x2
  4051c8:	b.ne	405204 <__fxstatat@plt+0x1d14>  // b.any
  4051cc:	ldr	w8, [x19, #304]
  4051d0:	and	w9, w8, #0xf000
  4051d4:	cmp	w9, #0xa, lsl #12
  4051d8:	b.ne	405284 <__fxstatat@plt+0x1d94>  // b.any
  4051dc:	ldr	w9, [x19, #176]
  4051e0:	and	w9, w9, #0xf000
  4051e4:	cmp	w9, #0xa, lsl #12
  4051e8:	b.ne	405284 <__fxstatat@plt+0x1d94>  // b.any
  4051ec:	ldr	x0, [x19, #88]
  4051f0:	mov	x1, x20
  4051f4:	bl	40d324 <__fxstatat@plt+0x9e34>
  4051f8:	tbz	w0, #0, 405b94 <__fxstatat@plt+0x26a4>
  4051fc:	ldr	x22, [x19, #88]
  405200:	b	406468 <__fxstatat@plt+0x2f78>
  405204:	cbz	w27, 4064c4 <__fxstatat@plt+0x2fd4>
  405208:	sub	x1, x29, #0xa0
  40520c:	mov	x0, x20
  405210:	bl	411790 <__fxstatat@plt+0xe2a0>
  405214:	cbnz	w0, 4064bc <__fxstatat@plt+0x2fcc>
  405218:	ldr	x0, [x19, #88]
  40521c:	add	x1, x19, #0x220
  405220:	bl	411790 <__fxstatat@plt+0xe2a0>
  405224:	cbnz	w0, 4064bc <__fxstatat@plt+0x2fcc>
  405228:	ldp	x12, x9, [x29, #-160]
  40522c:	ldr	x10, [x19, #552]
  405230:	ldr	x11, [x19, #544]
  405234:	ldr	w8, [x19, #560]
  405238:	cmp	x10, x9
  40523c:	cset	w10, eq  // eq = none
  405240:	cmp	x11, x12
  405244:	and	w9, w8, #0xf000
  405248:	cset	w11, eq  // eq = none
  40524c:	cmp	w9, #0xa, lsl #12
  405250:	and	w27, w10, w11
  405254:	b.ne	405cd0 <__fxstatat@plt+0x27e0>  // b.any
  405258:	ldur	w9, [x29, #-144]
  40525c:	and	w9, w9, #0xf000
  405260:	cmp	w9, #0xa, lsl #12
  405264:	b.ne	405cd0 <__fxstatat@plt+0x27e0>  // b.any
  405268:	ldrb	w9, [x21, #21]
  40526c:	ldr	w6, [x19, #156]
  405270:	cbnz	w9, 405184 <__fxstatat@plt+0x1c94>
  405274:	b	405cd4 <__fxstatat@plt+0x27e4>
  405278:	ldr	x26, [x19, #112]
  40527c:	mov	x22, xzr
  405280:	b	404ff0 <__fxstatat@plt+0x1b00>
  405284:	add	x1, x19, #0x120
  405288:	add	x23, x19, #0xa0
  40528c:	ldr	w9, [x21]
  405290:	cbz	w9, 4052b0 <__fxstatat@plt+0x1dc0>
  405294:	tbz	w27, #0, 405a84 <__fxstatat@plt+0x2594>
  405298:	ldr	x22, [x19, #88]
  40529c:	mov	x1, x20
  4052a0:	mov	x0, x22
  4052a4:	bl	40d324 <__fxstatat@plt+0x9e34>
  4052a8:	tbnz	w0, #0, 406468 <__fxstatat@plt+0x2f78>
  4052ac:	b	4064bc <__fxstatat@plt+0x2fcc>
  4052b0:	ldrb	w9, [x24]
  4052b4:	cbnz	w9, 4052c0 <__fxstatat@plt+0x1dd0>
  4052b8:	ldrb	w9, [x21, #21]
  4052bc:	cbz	w9, 405bb4 <__fxstatat@plt+0x26c4>
  4052c0:	ldr	w9, [x23, #16]
  4052c4:	and	w9, w9, #0xf000
  4052c8:	cmp	w9, #0xa, lsl #12
  4052cc:	b.eq	405184 <__fxstatat@plt+0x1c94>  // b.none
  4052d0:	cbz	w27, 405bb4 <__fxstatat@plt+0x26c4>
  4052d4:	ldr	w9, [x23, #20]
  4052d8:	ldr	x22, [x19, #88]
  4052dc:	cmp	w9, #0x2
  4052e0:	b.cc	405bb8 <__fxstatat@plt+0x26c8>  // b.lo, b.ul, b.last
  4052e4:	mov	x27, x1
  4052e8:	mov	x0, x22
  4052ec:	mov	x1, x20
  4052f0:	bl	40d324 <__fxstatat@plt+0x9e34>
  4052f4:	tbz	w0, #0, 406460 <__fxstatat@plt+0x2f70>
  4052f8:	ldr	w8, [x27, #16]
  4052fc:	ldr	w6, [x19, #156]
  405300:	mov	x1, x27
  405304:	b	405bb8 <__fxstatat@plt+0x26c8>
  405308:	sub	x1, x29, #0xa0
  40530c:	mov	x0, x20
  405310:	sub	x27, x29, #0xa0
  405314:	bl	411790 <__fxstatat@plt+0xe2a0>
  405318:	ldr	w6, [x19, #156]
  40531c:	cbnz	w0, 405370 <__fxstatat@plt+0x1e80>
  405320:	ldr	w8, [x27, #16]
  405324:	and	w8, w8, #0xf000
  405328:	cmp	w8, #0xa, lsl #12
  40532c:	b.ne	405370 <__fxstatat@plt+0x1e80>  // b.any
  405330:	ldr	x0, [x21, #64]
  405334:	mov	x1, x20
  405338:	mov	x2, x27
  40533c:	bl	409cf8 <__fxstatat@plt+0x6808>
  405340:	ldr	w6, [x19, #156]
  405344:	tbz	w0, #0, 405370 <__fxstatat@plt+0x1e80>
  405348:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  40534c:	add	x1, x1, #0xf75
  405350:	mov	w2, #0x5                   	// #5
  405354:	mov	x0, xzr
  405358:	bl	403380 <dcgettext@plt>
  40535c:	ldr	x2, [x19, #88]
  405360:	mov	x21, x0
  405364:	mov	w1, #0x4                   	// #4
  405368:	mov	w0, wzr
  40536c:	b	40648c <__fxstatat@plt+0x2f9c>
  405370:	ldr	x27, [x19, #88]
  405374:	ldrb	w8, [x21, #46]
  405378:	cbz	w8, 4053a4 <__fxstatat@plt+0x1eb4>
  40537c:	and	w8, w25, #0xf000
  405380:	cmp	w8, #0x4, lsl #12
  405384:	b.eq	4053a4 <__fxstatat@plt+0x1eb4>  // b.none
  405388:	ldrb	w8, [x24]
  40538c:	cbnz	w8, 4053a4 <__fxstatat@plt+0x1eb4>
  405390:	mov	x0, x27
  405394:	mov	x1, x20
  405398:	mov	x2, x22
  40539c:	bl	407dbc <__fxstatat@plt+0x48cc>
  4053a0:	ldr	w6, [x19, #156]
  4053a4:	str	x22, [x19, #112]
  4053a8:	cbz	w23, 4053d4 <__fxstatat@plt+0x1ee4>
  4053ac:	and	w22, w25, #0xf000
  4053b0:	cmp	w22, #0x4, lsl #12
  4053b4:	b.ne	4053dc <__fxstatat@plt+0x1eec>  // b.any
  4053b8:	ldrb	w8, [x21, #42]
  4053bc:	cbz	w8, 4053dc <__fxstatat@plt+0x1eec>
  4053c0:	ldp	x2, x1, [x19, #288]
  4053c4:	tbz	w6, #0, 40541c <__fxstatat@plt+0x1f2c>
  4053c8:	mov	x0, x20
  4053cc:	bl	4088b4 <__fxstatat@plt+0x53c4>
  4053d0:	b	405428 <__fxstatat@plt+0x1f38>
  4053d4:	str	xzr, [x19, #96]
  4053d8:	b	4055d4 <__fxstatat@plt+0x20e4>
  4053dc:	ldrb	w8, [x24]
  4053e0:	cbz	w8, 4053f8 <__fxstatat@plt+0x1f08>
  4053e4:	ldr	w8, [x19, #308]
  4053e8:	cmp	w8, #0x1
  4053ec:	b.ne	4053f8 <__fxstatat@plt+0x1f08>  // b.any
  4053f0:	ldp	x1, x0, [x19, #288]
  4053f4:	b	405424 <__fxstatat@plt+0x1f34>
  4053f8:	ldrb	w8, [x21, #34]
  4053fc:	cbz	w8, 4055cc <__fxstatat@plt+0x20dc>
  405400:	ldrb	w8, [x21, #23]
  405404:	cbnz	w8, 4055cc <__fxstatat@plt+0x20dc>
  405408:	ldr	w8, [x19, #308]
  40540c:	cmp	w8, #0x1
  405410:	b.ls	4055b0 <__fxstatat@plt+0x20c0>  // b.plast
  405414:	ldp	x2, x1, [x19, #288]
  405418:	b	4053c8 <__fxstatat@plt+0x1ed8>
  40541c:	mov	x0, x1
  405420:	mov	x1, x2
  405424:	bl	40887c <__fxstatat@plt+0x538c>
  405428:	mov	x1, x0
  40542c:	cbz	x0, 4055cc <__fxstatat@plt+0x20dc>
  405430:	cmp	w22, #0x4, lsl #12
  405434:	str	x1, [x19, #96]
  405438:	b.ne	4054b4 <__fxstatat@plt+0x1fc4>  // b.any
  40543c:	mov	x0, x27
  405440:	mov	x22, x1
  405444:	bl	40d324 <__fxstatat@plt+0x9e34>
  405448:	tbz	w0, #0, 4054d8 <__fxstatat@plt+0x1fe8>
  40544c:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  405450:	add	x1, x1, #0xfa6
  405454:	mov	w2, #0x5                   	// #5
  405458:	mov	x0, xzr
  40545c:	bl	403380 <dcgettext@plt>
  405460:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  405464:	ldr	x2, [x8, #1392]
  405468:	mov	x22, x0
  40546c:	mov	w1, #0x4                   	// #4
  405470:	mov	w0, wzr
  405474:	bl	40cb78 <__fxstatat@plt+0x9688>
  405478:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40547c:	ldr	x2, [x8, #1400]
  405480:	mov	x23, x0
  405484:	mov	w0, #0x1                   	// #1
  405488:	mov	w1, #0x4                   	// #4
  40548c:	mov	w24, #0x1                   	// #1
  405490:	bl	40cb78 <__fxstatat@plt+0x9688>
  405494:	mov	x4, x0
  405498:	mov	w0, wzr
  40549c:	mov	w1, wzr
  4054a0:	mov	x2, x22
  4054a4:	mov	x3, x23
  4054a8:	bl	402ca0 <error@plt>
  4054ac:	strb	w24, [x28]
  4054b0:	b	406560 <__fxstatat@plt+0x3070>
  4054b4:	ldrb	w3, [x21, #46]
  4054b8:	ldr	w4, [x19, #108]
  4054bc:	mov	w2, #0x1                   	// #1
  4054c0:	mov	x0, x1
  4054c4:	mov	x1, x20
  4054c8:	mov	w23, #0x1                   	// #1
  4054cc:	bl	407b78 <__fxstatat@plt+0x4688>
  4054d0:	tbnz	w0, #0, 404e84 <__fxstatat@plt+0x1994>
  4054d4:	b	406560 <__fxstatat@plt+0x3070>
  4054d8:	mov	x0, x20
  4054dc:	mov	x1, x22
  4054e0:	bl	40d324 <__fxstatat@plt+0x9e34>
  4054e4:	tbz	w0, #0, 40553c <__fxstatat@plt+0x204c>
  4054e8:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4054ec:	add	x1, x1, #0xfd3
  4054f0:	mov	w2, #0x5                   	// #5
  4054f4:	mov	x0, xzr
  4054f8:	bl	403380 <dcgettext@plt>
  4054fc:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  405500:	ldr	x1, [x8, #1392]
  405504:	mov	x20, x0
  405508:	mov	w0, #0x4                   	// #4
  40550c:	bl	40cc10 <__fxstatat@plt+0x9720>
  405510:	mov	x3, x0
  405514:	mov	w0, wzr
  405518:	mov	w1, wzr
  40551c:	mov	x2, x20
  405520:	bl	402ca0 <error@plt>
  405524:	mov	w23, #0x1                   	// #1
  405528:	cbz	x26, 404e84 <__fxstatat@plt+0x1994>
  40552c:	ldrb	w8, [x24]
  405530:	cbz	w8, 404e84 <__fxstatat@plt+0x1994>
  405534:	mov	w23, #0x1                   	// #1
  405538:	b	406634 <__fxstatat@plt+0x3144>
  40553c:	ldr	w9, [x21, #4]
  405540:	cmp	w9, #0x3
  405544:	cset	w8, eq  // eq = none
  405548:	cmp	w9, #0x4
  40554c:	b.eq	4055d0 <__fxstatat@plt+0x20e0>  // b.none
  405550:	ldr	w9, [x19, #156]
  405554:	and	w8, w8, w9
  405558:	tbnz	w8, #0, 4055d0 <__fxstatat@plt+0x20e0>
  40555c:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  405560:	add	x1, x1, #0x9
  405564:	mov	w2, #0x5                   	// #5
  405568:	mov	x0, xzr
  40556c:	bl	403380 <dcgettext@plt>
  405570:	mov	x22, x0
  405574:	mov	w1, #0x4                   	// #4
  405578:	mov	w0, wzr
  40557c:	mov	x2, x20
  405580:	bl	40cb78 <__fxstatat@plt+0x9688>
  405584:	ldr	x2, [x19, #96]
  405588:	mov	x23, x0
  40558c:	mov	w0, #0x1                   	// #1
  405590:	mov	w1, #0x4                   	// #4
  405594:	bl	40cb78 <__fxstatat@plt+0x9688>
  405598:	mov	x4, x0
  40559c:	mov	w0, wzr
  4055a0:	mov	w1, wzr
  4055a4:	mov	x2, x22
  4055a8:	mov	x3, x23
  4055ac:	b	40596c <__fxstatat@plt+0x247c>
  4055b0:	ldr	w9, [x21, #4]
  4055b4:	cmp	w9, #0x3
  4055b8:	cset	w8, eq  // eq = none
  4055bc:	cmp	w9, #0x4
  4055c0:	b.eq	405414 <__fxstatat@plt+0x1f24>  // b.none
  4055c4:	and	w8, w8, w6
  4055c8:	cbnz	w8, 405414 <__fxstatat@plt+0x1f24>
  4055cc:	str	xzr, [x19, #96]
  4055d0:	ldr	x22, [x19, #112]
  4055d4:	ldrb	w8, [x24]
  4055d8:	cbz	w8, 405790 <__fxstatat@plt+0x22a0>
  4055dc:	cmp	w23, #0x11
  4055e0:	b.ne	4055fc <__fxstatat@plt+0x210c>  // b.any
  4055e4:	mov	x0, x27
  4055e8:	mov	x1, x20
  4055ec:	bl	403290 <rename@plt>
  4055f0:	cbz	w0, 405610 <__fxstatat@plt+0x2120>
  4055f4:	bl	403420 <__errno_location@plt>
  4055f8:	ldr	w23, [x0]
  4055fc:	cmp	w23, #0x16
  405600:	b.eq	405694 <__fxstatat@plt+0x21a4>  // b.none
  405604:	cmp	w23, #0x12
  405608:	b.eq	4056fc <__fxstatat@plt+0x220c>  // b.none
  40560c:	cbnz	w23, 405718 <__fxstatat@plt+0x2228>
  405610:	ldrb	w8, [x21, #46]
  405614:	cbz	w8, 405648 <__fxstatat@plt+0x2158>
  405618:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40561c:	add	x1, x1, #0x36
  405620:	mov	w2, #0x5                   	// #5
  405624:	mov	x0, xzr
  405628:	bl	403380 <dcgettext@plt>
  40562c:	mov	x1, x0
  405630:	mov	w0, #0x1                   	// #1
  405634:	bl	402f50 <__printf_chk@plt>
  405638:	mov	x0, x27
  40563c:	mov	x1, x20
  405640:	mov	x2, x22
  405644:	bl	407dbc <__fxstatat@plt+0x48cc>
  405648:	ldrb	w8, [x21, #33]
  40564c:	cbz	w8, 405664 <__fxstatat@plt+0x2174>
  405650:	mov	w2, #0x1                   	// #1
  405654:	mov	x0, x20
  405658:	mov	w1, wzr
  40565c:	mov	x3, x21
  405660:	bl	404be8 <__fxstatat@plt+0x16f8>
  405664:	cbz	x26, 405670 <__fxstatat@plt+0x2180>
  405668:	mov	w8, #0x1                   	// #1
  40566c:	strb	w8, [x26]
  405670:	ldr	w8, [x19, #156]
  405674:	tbz	w8, #0, 406680 <__fxstatat@plt+0x3190>
  405678:	ldrb	w8, [x21, #49]
  40567c:	cbnz	w8, 406680 <__fxstatat@plt+0x3190>
  405680:	ldr	x0, [x21, #64]
  405684:	add	x2, x19, #0x120
  405688:	mov	x1, x20
  40568c:	bl	409c74 <__fxstatat@plt+0x6784>
  405690:	b	406680 <__fxstatat@plt+0x3190>
  405694:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  405698:	add	x1, x1, #0x3f
  40569c:	mov	w2, #0x5                   	// #5
  4056a0:	mov	x0, xzr
  4056a4:	bl	403380 <dcgettext@plt>
  4056a8:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  4056ac:	ldr	x2, [x8, #1392]
  4056b0:	mov	x20, x0
  4056b4:	mov	w1, #0x4                   	// #4
  4056b8:	mov	w0, wzr
  4056bc:	bl	40cb78 <__fxstatat@plt+0x9688>
  4056c0:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  4056c4:	ldr	x2, [x8, #1400]
  4056c8:	mov	x21, x0
  4056cc:	mov	w0, #0x1                   	// #1
  4056d0:	mov	w1, #0x4                   	// #4
  4056d4:	mov	w23, #0x1                   	// #1
  4056d8:	bl	40cb78 <__fxstatat@plt+0x9688>
  4056dc:	mov	x4, x0
  4056e0:	mov	w0, wzr
  4056e4:	mov	w1, wzr
  4056e8:	mov	x2, x20
  4056ec:	mov	x3, x21
  4056f0:	bl	402ca0 <error@plt>
  4056f4:	strb	w23, [x28]
  4056f8:	b	404e84 <__fxstatat@plt+0x1994>
  4056fc:	mov	x26, x22
  405700:	and	w22, w25, #0xf000
  405704:	mov	x0, x20
  405708:	cmp	w22, #0x4, lsl #12
  40570c:	b.ne	405724 <__fxstatat@plt+0x2234>  // b.any
  405710:	bl	403190 <rmdir@plt>
  405714:	b	405728 <__fxstatat@plt+0x2238>
  405718:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40571c:	add	x1, x1, #0x6e
  405720:	b	4059c0 <__fxstatat@plt+0x24d0>
  405724:	bl	403480 <unlink@plt>
  405728:	cbz	w0, 40573c <__fxstatat@plt+0x224c>
  40572c:	bl	403420 <__errno_location@plt>
  405730:	ldr	w23, [x0]
  405734:	cmp	w23, #0x2
  405738:	b.ne	4059b8 <__fxstatat@plt+0x24c8>  // b.any
  40573c:	cmp	w22, #0x4, lsl #12
  405740:	mov	w8, #0x1                   	// #1
  405744:	str	w8, [x19, #120]
  405748:	b.eq	405790 <__fxstatat@plt+0x22a0>  // b.none
  40574c:	ldrb	w8, [x21, #46]
  405750:	cbz	w8, 405790 <__fxstatat@plt+0x22a0>
  405754:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  405758:	add	x1, x1, #0xbf
  40575c:	mov	w2, #0x5                   	// #5
  405760:	mov	x0, xzr
  405764:	mov	x22, x26
  405768:	bl	403380 <dcgettext@plt>
  40576c:	mov	x1, x0
  405770:	mov	w0, #0x1                   	// #1
  405774:	mov	w8, #0x1                   	// #1
  405778:	str	w8, [x19, #120]
  40577c:	bl	402f50 <__printf_chk@plt>
  405780:	mov	x0, x27
  405784:	mov	x1, x20
  405788:	mov	x2, x26
  40578c:	bl	407dbc <__fxstatat@plt+0x48cc>
  405790:	ldrb	w8, [x21, #43]
  405794:	mov	w22, w25
  405798:	cbz	w8, 4057a0 <__fxstatat@plt+0x22b0>
  40579c:	ldr	w22, [x21, #16]
  4057a0:	ldrb	w8, [x21, #29]
  4057a4:	ldr	w3, [x19, #120]
  4057a8:	str	w25, [x19, #80]
  4057ac:	and	w25, w25, #0xf000
  4057b0:	mov	w9, #0x12                  	// #18
  4057b4:	cmp	w25, #0x4, lsl #12
  4057b8:	csel	w9, w9, wzr, eq  // eq = none
  4057bc:	cmp	w8, #0x0
  4057c0:	mov	w8, #0x3f                  	// #63
  4057c4:	mov	x0, x27
  4057c8:	mov	x1, x20
  4057cc:	mov	x4, x21
  4057d0:	csel	w26, w9, w8, eq  // eq = none
  4057d4:	str	x27, [x19, #88]
  4057d8:	bl	404b34 <__fxstatat@plt+0x1644>
  4057dc:	mov	w23, wzr
  4057e0:	tbz	w0, #0, 404e84 <__fxstatat@plt+0x1994>
  4057e4:	cmp	w25, #0x4, lsl #12
  4057e8:	and	w23, w26, w22
  4057ec:	b.ne	405890 <__fxstatat@plt+0x23a0>  // b.any
  4057f0:	ldp	x9, x8, [x19, #288]
  4057f4:	ldr	x27, [x19, #88]
  4057f8:	ldr	x12, [x19, #144]
  4057fc:	cbz	x12, 405824 <__fxstatat@plt+0x2334>
  405800:	mov	x10, x12
  405804:	ldr	x11, [x10, #8]
  405808:	cmp	x11, x8
  40580c:	b.ne	40581c <__fxstatat@plt+0x232c>  // b.any
  405810:	ldr	x11, [x10, #16]
  405814:	cmp	x11, x9
  405818:	b.eq	405ac0 <__fxstatat@plt+0x25d0>  // b.none
  40581c:	ldr	x10, [x10]
  405820:	cbnz	x10, 405804 <__fxstatat@plt+0x2314>
  405824:	mov	x10, sp
  405828:	sub	x26, x10, #0x20
  40582c:	mov	sp, x26
  405830:	stp	x12, x8, [x10, #-32]
  405834:	ldr	w8, [x19, #120]
  405838:	stur	x9, [x10, #-16]
  40583c:	cbnz	w8, 405974 <__fxstatat@plt+0x2484>
  405840:	ldr	w8, [x19, #176]
  405844:	and	w8, w8, #0xf000
  405848:	cmp	w8, #0x4, lsl #12
  40584c:	b.ne	405974 <__fxstatat@plt+0x2484>  // b.any
  405850:	ldrb	w9, [x21, #33]
  405854:	ldrb	w8, [x21, #37]
  405858:	cbnz	w9, 405864 <__fxstatat@plt+0x2374>
  40585c:	cbz	w8, 405884 <__fxstatat@plt+0x2394>
  405860:	mov	w8, #0x1                   	// #1
  405864:	cmp	w8, #0x0
  405868:	cset	w1, ne  // ne = any
  40586c:	mov	x0, x20
  405870:	mov	w2, wzr
  405874:	mov	x3, x21
  405878:	bl	404be8 <__fxstatat@plt+0x16f8>
  40587c:	ldrb	w8, [x21, #38]
  405880:	cbnz	w8, 406560 <__fxstatat@plt+0x3070>
  405884:	mov	w22, wzr
  405888:	mov	w23, wzr
  40588c:	b	406044 <__fxstatat@plt+0x2b54>
  405890:	ldrb	w8, [x21, #44]
  405894:	cbz	w8, 40599c <__fxstatat@plt+0x24ac>
  405898:	ldr	x26, [x19, #88]
  40589c:	mov	w22, w23
  4058a0:	ldrb	w8, [x26]
  4058a4:	cmp	w8, #0x2f
  4058a8:	b.eq	4058f8 <__fxstatat@plt+0x2408>  // b.none
  4058ac:	mov	x0, x20
  4058b0:	bl	409a2c <__fxstatat@plt+0x653c>
  4058b4:	mov	x23, x0
  4058b8:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  4058bc:	add	x0, x0, #0x11c
  4058c0:	mov	x1, x23
  4058c4:	bl	403160 <strcmp@plt>
  4058c8:	cbz	w0, 4058f0 <__fxstatat@plt+0x2400>
  4058cc:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  4058d0:	add	x0, x0, #0x11c
  4058d4:	sub	x1, x29, #0xa0
  4058d8:	bl	411770 <__fxstatat@plt+0xe280>
  4058dc:	cbnz	w0, 4058f0 <__fxstatat@plt+0x2400>
  4058e0:	add	x1, x19, #0x220
  4058e4:	mov	x0, x23
  4058e8:	bl	411770 <__fxstatat@plt+0xe280>
  4058ec:	cbz	w0, 405dcc <__fxstatat@plt+0x28dc>
  4058f0:	mov	x0, x23
  4058f4:	bl	4031f0 <free@plt>
  4058f8:	ldrb	w3, [x21, #22]
  4058fc:	mov	w1, #0xffffff9c            	// #-100
  405900:	mov	w4, #0xffffffff            	// #-1
  405904:	mov	x0, x26
  405908:	mov	x2, x20
  40590c:	bl	408e84 <__fxstatat@plt+0x5994>
  405910:	cmp	w0, #0x1
  405914:	b.lt	405a64 <__fxstatat@plt+0x2574>  // b.tstop
  405918:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40591c:	mov	w23, w0
  405920:	add	x1, x1, #0x15d
  405924:	mov	w2, #0x5                   	// #5
  405928:	mov	x0, xzr
  40592c:	bl	403380 <dcgettext@plt>
  405930:	mov	x24, x0
  405934:	mov	w1, #0x4                   	// #4
  405938:	mov	w0, wzr
  40593c:	mov	x2, x20
  405940:	bl	40cb78 <__fxstatat@plt+0x9688>
  405944:	mov	x25, x0
  405948:	mov	w0, #0x1                   	// #1
  40594c:	mov	w1, #0x4                   	// #4
  405950:	mov	x2, x26
  405954:	bl	40cb78 <__fxstatat@plt+0x9688>
  405958:	mov	x4, x0
  40595c:	mov	w0, wzr
  405960:	mov	w1, w23
  405964:	mov	x2, x24
  405968:	mov	x3, x25
  40596c:	bl	402ca0 <error@plt>
  405970:	b	406560 <__fxstatat@plt+0x3070>
  405974:	and	w8, w22, #0xfff
  405978:	bic	w1, w8, w23
  40597c:	mov	x0, x20
  405980:	bl	4034a0 <mkdir@plt>
  405984:	cbz	w0, 405a18 <__fxstatat@plt+0x2528>
  405988:	bl	403420 <__errno_location@plt>
  40598c:	ldr	w22, [x0]
  405990:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  405994:	add	x1, x1, #0xc4e
  405998:	b	405a38 <__fxstatat@plt+0x2548>
  40599c:	ldrb	w8, [x21, #23]
  4059a0:	ldr	x27, [x19, #88]
  4059a4:	cbz	w8, 405afc <__fxstatat@plt+0x260c>
  4059a8:	ldrb	w8, [x21, #22]
  4059ac:	cbz	w8, 405c90 <__fxstatat@plt+0x27a0>
  4059b0:	mov	w2, #0x1                   	// #1
  4059b4:	b	405c9c <__fxstatat@plt+0x27ac>
  4059b8:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  4059bc:	add	x1, x1, #0x83
  4059c0:	mov	w2, #0x5                   	// #5
  4059c4:	mov	x0, xzr
  4059c8:	bl	403380 <dcgettext@plt>
  4059cc:	mov	x21, x0
  4059d0:	mov	w1, #0x4                   	// #4
  4059d4:	mov	w0, wzr
  4059d8:	mov	x2, x27
  4059dc:	bl	40cb78 <__fxstatat@plt+0x9688>
  4059e0:	mov	x22, x0
  4059e4:	mov	w0, #0x1                   	// #1
  4059e8:	mov	w1, #0x4                   	// #4
  4059ec:	mov	x2, x20
  4059f0:	bl	40cb78 <__fxstatat@plt+0x9688>
  4059f4:	mov	x4, x0
  4059f8:	mov	w0, wzr
  4059fc:	mov	w1, w23
  405a00:	mov	x2, x21
  405a04:	mov	x3, x22
  405a08:	bl	402ca0 <error@plt>
  405a0c:	ldp	x1, x0, [x19, #288]
  405a10:	bl	408800 <__fxstatat@plt+0x5310>
  405a14:	b	404e80 <__fxstatat@plt+0x1990>
  405a18:	add	x1, x19, #0xa0
  405a1c:	mov	x0, x20
  405a20:	bl	411790 <__fxstatat@plt+0xe2a0>
  405a24:	cbz	w0, 405c78 <__fxstatat@plt+0x2788>
  405a28:	bl	403420 <__errno_location@plt>
  405a2c:	ldr	w22, [x0]
  405a30:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  405a34:	add	x1, x1, #0xc69
  405a38:	mov	w2, #0x5                   	// #5
  405a3c:	mov	x0, xzr
  405a40:	bl	403380 <dcgettext@plt>
  405a44:	mov	x23, x0
  405a48:	mov	w0, #0x4                   	// #4
  405a4c:	mov	x1, x20
  405a50:	bl	40cc10 <__fxstatat@plt+0x9720>
  405a54:	mov	x3, x0
  405a58:	mov	w0, wzr
  405a5c:	mov	w1, w22
  405a60:	b	405af0 <__fxstatat@plt+0x2600>
  405a64:	str	w25, [x19, #72]
  405a68:	mov	w25, wzr
  405a6c:	mov	w27, wzr
  405a70:	mov	w28, #0x1                   	// #1
  405a74:	ldr	w10, [x19, #156]
  405a78:	mov	w26, #0x1                   	// #1
  405a7c:	mov	w23, w22
  405a80:	b	406214 <__fxstatat@plt+0x2d24>
  405a84:	ldrb	w9, [x24]
  405a88:	cbnz	w9, 405184 <__fxstatat@plt+0x1c94>
  405a8c:	and	w8, w8, #0xf000
  405a90:	cmp	w8, #0xa, lsl #12
  405a94:	mov	w27, wzr
  405a98:	b.ne	4064c4 <__fxstatat@plt+0x2fd4>  // b.any
  405a9c:	ldr	w8, [x21, #4]
  405aa0:	cmp	w8, #0x2
  405aa4:	b.eq	4064c4 <__fxstatat@plt+0x2fd4>  // b.none
  405aa8:	ldr	w8, [x23, #16]
  405aac:	ldr	x22, [x19, #88]
  405ab0:	and	w8, w8, #0xf000
  405ab4:	cmp	w8, #0xa, lsl #12
  405ab8:	b.eq	405184 <__fxstatat@plt+0x1c94>  // b.none
  405abc:	b	406468 <__fxstatat@plt+0x2f78>
  405ac0:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  405ac4:	add	x1, x1, #0xc7
  405ac8:	mov	w2, #0x5                   	// #5
  405acc:	mov	x0, xzr
  405ad0:	bl	403380 <dcgettext@plt>
  405ad4:	mov	x23, x0
  405ad8:	mov	w0, #0x4                   	// #4
  405adc:	mov	x1, x27
  405ae0:	bl	40cc10 <__fxstatat@plt+0x9720>
  405ae4:	mov	x3, x0
  405ae8:	mov	w0, wzr
  405aec:	mov	w1, wzr
  405af0:	mov	x2, x23
  405af4:	bl	402ca0 <error@plt>
  405af8:	b	406560 <__fxstatat@plt+0x3070>
  405afc:	cmp	w25, #0x8, lsl #12
  405b00:	b.eq	405b14 <__fxstatat@plt+0x2624>  // b.none
  405b04:	cmp	w25, #0xa, lsl #12
  405b08:	b.eq	405d48 <__fxstatat@plt+0x2858>  // b.none
  405b0c:	ldrb	w8, [x21, #20]
  405b10:	cbz	w8, 405d48 <__fxstatat@plt+0x2858>
  405b14:	ldr	w8, [x21, #4]
  405b18:	ldr	w9, [x19, #304]
  405b1c:	ldrb	w26, [x21, #35]
  405b20:	mov	x0, x27
  405b24:	cmp	w8, #0x2
  405b28:	cset	w8, eq  // eq = none
  405b2c:	lsl	w1, w8, #15
  405b30:	str	w25, [x19, #72]
  405b34:	str	w9, [x19, #136]
  405b38:	bl	409bd0 <__fxstatat@plt+0x66e0>
  405b3c:	tbnz	w0, #31, 405d08 <__fxstatat@plt+0x2818>
  405b40:	add	x1, x19, #0x220
  405b44:	mov	w25, w0
  405b48:	str	w23, [x19, #108]
  405b4c:	bl	411780 <__fxstatat@plt+0xe290>
  405b50:	cbz	w0, 405e38 <__fxstatat@plt+0x2948>
  405b54:	bl	403420 <__errno_location@plt>
  405b58:	ldr	w23, [x0]
  405b5c:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  405b60:	add	x1, x1, #0x35a
  405b64:	mov	w2, #0x5                   	// #5
  405b68:	mov	x0, xzr
  405b6c:	bl	403380 <dcgettext@plt>
  405b70:	mov	x26, x0
  405b74:	mov	w0, #0x4                   	// #4
  405b78:	mov	x1, x27
  405b7c:	bl	40cc10 <__fxstatat@plt+0x9720>
  405b80:	mov	x3, x0
  405b84:	mov	w0, wzr
  405b88:	mov	w1, w23
  405b8c:	mov	x2, x26
  405b90:	b	405ef4 <__fxstatat@plt+0x2a04>
  405b94:	ldr	w8, [x21]
  405b98:	cbnz	w8, 4064bc <__fxstatat@plt+0x2fcc>
  405b9c:	tbz	w27, #0, 4064bc <__fxstatat@plt+0x2fcc>
  405ba0:	ldrb	w8, [x24]
  405ba4:	ldr	x22, [x19, #88]
  405ba8:	cbnz	w8, 406468 <__fxstatat@plt+0x2f78>
  405bac:	mov	w27, #0x1                   	// #1
  405bb0:	b	4064c0 <__fxstatat@plt+0x2fd0>
  405bb4:	ldr	x22, [x19, #88]
  405bb8:	and	w8, w8, #0xf000
  405bbc:	cmp	w8, #0xa, lsl #12
  405bc0:	b.eq	405bd4 <__fxstatat@plt+0x26e4>  // b.none
  405bc4:	ldr	w8, [x23, #16]
  405bc8:	and	w8, w8, #0xf000
  405bcc:	cmp	w8, #0xa, lsl #12
  405bd0:	b.ne	405d9c <__fxstatat@plt+0x28ac>  // b.any
  405bd4:	ldrb	w8, [x24]
  405bd8:	cbz	w8, 405c30 <__fxstatat@plt+0x2740>
  405bdc:	ldr	w8, [x19, #304]
  405be0:	and	w8, w8, #0xf000
  405be4:	cmp	w8, #0xa, lsl #12
  405be8:	b.ne	405c30 <__fxstatat@plt+0x2740>  // b.any
  405bec:	ldr	w8, [x23, #20]
  405bf0:	cmp	w8, #0x2
  405bf4:	b.cc	405c30 <__fxstatat@plt+0x2740>  // b.lo, b.ul, b.last
  405bf8:	mov	x0, x22
  405bfc:	mov	x27, x1
  405c00:	bl	403110 <canonicalize_file_name@plt>
  405c04:	ldr	w6, [x19, #156]
  405c08:	mov	x1, x27
  405c0c:	cbz	x0, 405c30 <__fxstatat@plt+0x2740>
  405c10:	mov	x1, x20
  405c14:	mov	x27, x0
  405c18:	bl	40d324 <__fxstatat@plt+0x9e34>
  405c1c:	mov	w23, w0
  405c20:	mov	x0, x27
  405c24:	bl	4031f0 <free@plt>
  405c28:	tbz	w23, #0, 4064bc <__fxstatat@plt+0x2fcc>
  405c2c:	b	406468 <__fxstatat@plt+0x2f78>
  405c30:	ldrb	w8, [x21, #44]
  405c34:	cbz	w8, 405c48 <__fxstatat@plt+0x2758>
  405c38:	ldr	w8, [x23, #16]
  405c3c:	and	w8, w8, #0xf000
  405c40:	cmp	w8, #0xa, lsl #12
  405c44:	b.eq	405184 <__fxstatat@plt+0x1c94>  // b.none
  405c48:	ldr	w8, [x21, #4]
  405c4c:	cmp	w8, #0x2
  405c50:	b.ne	406468 <__fxstatat@plt+0x2f78>  // b.any
  405c54:	ldr	w8, [x1, #16]
  405c58:	and	w8, w8, #0xf000
  405c5c:	cmp	w8, #0xa, lsl #12
  405c60:	b.ne	406004 <__fxstatat@plt+0x2b14>  // b.any
  405c64:	add	x1, x19, #0x220
  405c68:	mov	x0, x22
  405c6c:	bl	411770 <__fxstatat@plt+0xe280>
  405c70:	cbnz	w0, 4064bc <__fxstatat@plt+0x2fcc>
  405c74:	b	406010 <__fxstatat@plt+0x2b20>
  405c78:	ldr	w9, [x19, #176]
  405c7c:	mvn	w8, w9
  405c80:	tst	w8, #0x1c0
  405c84:	b.ne	405ce0 <__fxstatat@plt+0x27f0>  // b.any
  405c88:	mov	w22, wzr
  405c8c:	b	405f84 <__fxstatat@plt+0x2a94>
  405c90:	ldr	w8, [x21, #8]
  405c94:	cmp	w8, #0x3
  405c98:	cset	w2, eq  // eq = none
  405c9c:	ldr	w4, [x19, #108]
  405ca0:	mov	x0, x27
  405ca4:	mov	x1, x20
  405ca8:	mov	w3, wzr
  405cac:	bl	407b78 <__fxstatat@plt+0x4688>
  405cb0:	tbz	w0, #0, 406560 <__fxstatat@plt+0x3070>
  405cb4:	ldr	w10, [x19, #156]
  405cb8:	str	w25, [x19, #72]
  405cbc:	mov	w28, wzr
  405cc0:	mov	w25, wzr
  405cc4:	mov	w27, wzr
  405cc8:	mov	w26, #0x1                   	// #1
  405ccc:	b	406214 <__fxstatat@plt+0x2d24>
  405cd0:	ldr	w6, [x19, #156]
  405cd4:	add	x1, x19, #0x220
  405cd8:	sub	x23, x29, #0xa0
  405cdc:	b	40528c <__fxstatat@plt+0x1d9c>
  405ce0:	orr	w1, w9, #0x1c0
  405ce4:	mov	x0, x20
  405ce8:	mov	w22, w9
  405cec:	bl	402ed0 <chmod@plt>
  405cf0:	cbz	w0, 405f7c <__fxstatat@plt+0x2a8c>
  405cf4:	bl	403420 <__errno_location@plt>
  405cf8:	ldr	w22, [x0]
  405cfc:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  405d00:	add	x1, x1, #0xeb
  405d04:	b	405a38 <__fxstatat@plt+0x2548>
  405d08:	bl	403420 <__errno_location@plt>
  405d0c:	ldr	w23, [x0]
  405d10:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  405d14:	add	x1, x1, #0x33f
  405d18:	mov	w2, #0x5                   	// #5
  405d1c:	mov	x0, xzr
  405d20:	bl	403380 <dcgettext@plt>
  405d24:	mov	x24, x0
  405d28:	mov	w0, #0x4                   	// #4
  405d2c:	mov	x1, x27
  405d30:	bl	40cc10 <__fxstatat@plt+0x9720>
  405d34:	mov	x3, x0
  405d38:	mov	w0, wzr
  405d3c:	mov	w1, w23
  405d40:	mov	x2, x24
  405d44:	b	405af4 <__fxstatat@plt+0x2604>
  405d48:	sub	w8, w25, #0x1, lsl #12
  405d4c:	lsr	w8, w8, #12
  405d50:	cmp	w8, #0xb
  405d54:	b.hi	406c1c <__fxstatat@plt+0x372c>  // b.pmore
  405d58:	adrp	x9, 412000 <__fxstatat@plt+0xeb10>
  405d5c:	add	x9, x9, #0xd44
  405d60:	adr	x10, 405d70 <__fxstatat@plt+0x2880>
  405d64:	ldrh	w11, [x9, x8, lsl #1]
  405d68:	add	x10, x10, x11, lsl #2
  405d6c:	br	x10
  405d70:	ldr	w8, [x19, #80]
  405d74:	ldr	x2, [x19, #320]
  405d78:	mov	x0, x20
  405d7c:	bic	w1, w8, w23
  405d80:	bl	40fc10 <__fxstatat@plt+0xc720>
  405d84:	cbz	w0, 405cb4 <__fxstatat@plt+0x27c4>
  405d88:	bl	403420 <__errno_location@plt>
  405d8c:	ldr	w22, [x0]
  405d90:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  405d94:	add	x1, x1, #0x198
  405d98:	b	405a38 <__fxstatat@plt+0x2548>
  405d9c:	ldr	x8, [x1, #8]
  405da0:	ldr	x9, [x23, #8]
  405da4:	cmp	x8, x9
  405da8:	b.ne	405184 <__fxstatat@plt+0x1c94>  // b.any
  405dac:	ldr	x8, [x1]
  405db0:	ldr	x9, [x23]
  405db4:	cmp	x8, x9
  405db8:	b.ne	405184 <__fxstatat@plt+0x1c94>  // b.any
  405dbc:	ldrb	w8, [x21, #23]
  405dc0:	cbz	w8, 405bd4 <__fxstatat@plt+0x26e4>
  405dc4:	mov	w27, #0x1                   	// #1
  405dc8:	b	4064c4 <__fxstatat@plt+0x2fd4>
  405dcc:	ldp	x8, x26, [x29, #-160]
  405dd0:	ldr	x27, [x19, #552]
  405dd4:	ldr	x28, [x19, #544]
  405dd8:	mov	x0, x23
  405ddc:	str	x8, [x19, #144]
  405de0:	bl	4031f0 <free@plt>
  405de4:	cmp	x26, x27
  405de8:	ldr	x26, [x19, #88]
  405dec:	b.ne	405dfc <__fxstatat@plt+0x290c>  // b.any
  405df0:	ldr	x8, [x19, #144]
  405df4:	cmp	x8, x28
  405df8:	b.eq	4058f8 <__fxstatat@plt+0x2408>  // b.none
  405dfc:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  405e00:	add	x1, x1, #0x11e
  405e04:	mov	w2, #0x5                   	// #5
  405e08:	mov	x0, xzr
  405e0c:	bl	403380 <dcgettext@plt>
  405e10:	mov	x22, x0
  405e14:	mov	w1, #0x3                   	// #3
  405e18:	mov	w0, wzr
  405e1c:	mov	x2, x20
  405e20:	bl	40cdd4 <__fxstatat@plt+0x98e4>
  405e24:	mov	x3, x0
  405e28:	mov	w0, wzr
  405e2c:	mov	w1, wzr
  405e30:	mov	x2, x22
  405e34:	b	405af4 <__fxstatat@plt+0x2604>
  405e38:	ldr	x8, [x19, #296]
  405e3c:	ldr	x9, [x19, #552]
  405e40:	cmp	x8, x9
  405e44:	b.ne	405ec0 <__fxstatat@plt+0x29d0>  // b.any
  405e48:	ldr	x8, [x19, #288]
  405e4c:	ldr	x9, [x19, #544]
  405e50:	cmp	x8, x9
  405e54:	b.ne	405ec0 <__fxstatat@plt+0x29d0>  // b.any
  405e58:	and	w8, w22, #0x1ff
  405e5c:	str	w8, [x19, #64]
  405e60:	ldr	w8, [x19, #108]
  405e64:	str	w8, [x19, #128]
  405e68:	ldr	w8, [x19, #120]
  405e6c:	cbnz	w8, 4070ac <__fxstatat@plt+0x3bbc>
  405e70:	ldrb	w8, [x21, #35]
  405e74:	mov	x0, x20
  405e78:	str	x24, [x19, #40]
  405e7c:	str	x20, [x19, #144]
  405e80:	cmp	w8, #0x0
  405e84:	mov	w8, #0x201                 	// #513
  405e88:	csinc	w1, w8, wzr, ne  // ne = any
  405e8c:	bl	409bd0 <__fxstatat@plt+0x66e0>
  405e90:	mov	w20, w0
  405e94:	bl	403420 <__errno_location@plt>
  405e98:	ldrb	w8, [x21, #33]
  405e9c:	ldr	w23, [x0]
  405ea0:	mov	x27, x0
  405ea4:	str	x21, [x19, #56]
  405ea8:	str	w20, [x19, #52]
  405eac:	cbz	w8, 406e40 <__fxstatat@plt+0x3950>
  405eb0:	tbnz	w20, #31, 406eb8 <__fxstatat@plt+0x39c8>
  405eb4:	ldr	x8, [x19, #56]
  405eb8:	ldrb	w8, [x8, #37]
  405ebc:	b	406e54 <__fxstatat@plt+0x3964>
  405ec0:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  405ec4:	add	x1, x1, #0x36a
  405ec8:	mov	w2, #0x5                   	// #5
  405ecc:	mov	x0, xzr
  405ed0:	bl	403380 <dcgettext@plt>
  405ed4:	mov	x23, x0
  405ed8:	mov	w0, #0x4                   	// #4
  405edc:	mov	x1, x27
  405ee0:	bl	40cc10 <__fxstatat@plt+0x9720>
  405ee4:	mov	x3, x0
  405ee8:	mov	w0, wzr
  405eec:	mov	w1, wzr
  405ef0:	mov	x2, x23
  405ef4:	bl	402ca0 <error@plt>
  405ef8:	mov	w22, wzr
  405efc:	mov	x27, xzr
  405f00:	mov	w0, w25
  405f04:	bl	403070 <close@plt>
  405f08:	tbnz	w0, #31, 405f30 <__fxstatat@plt+0x2a40>
  405f0c:	mov	x0, x27
  405f10:	bl	4031f0 <free@plt>
  405f14:	tbz	w22, #0, 406560 <__fxstatat@plt+0x3070>
  405f18:	ldr	w10, [x19, #156]
  405f1c:	ldr	w23, [x19, #108]
  405f20:	mov	w28, wzr
  405f24:	mov	w27, wzr
  405f28:	mov	w25, #0x1                   	// #1
  405f2c:	b	405cc8 <__fxstatat@plt+0x27d8>
  405f30:	bl	403420 <__errno_location@plt>
  405f34:	ldr	w23, [x0]
  405f38:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  405f3c:	add	x1, x1, #0x417
  405f40:	mov	w2, #0x5                   	// #5
  405f44:	mov	x0, xzr
  405f48:	bl	403380 <dcgettext@plt>
  405f4c:	ldr	x1, [x19, #88]
  405f50:	mov	x24, x0
  405f54:	mov	w0, #0x4                   	// #4
  405f58:	bl	40cc10 <__fxstatat@plt+0x9720>
  405f5c:	mov	x3, x0
  405f60:	mov	w0, wzr
  405f64:	mov	w1, w23
  405f68:	mov	x2, x24
  405f6c:	bl	402ca0 <error@plt>
  405f70:	mov	x0, x27
  405f74:	bl	4031f0 <free@plt>
  405f78:	b	406560 <__fxstatat@plt+0x3070>
  405f7c:	mov	w9, w22
  405f80:	mov	w22, #0x1                   	// #1
  405f84:	ldr	x8, [x19, #136]
  405f88:	str	w9, [x19, #52]
  405f8c:	ldrb	w8, [x8]
  405f90:	cbnz	w8, 405fac <__fxstatat@plt+0x2abc>
  405f94:	ldp	x2, x1, [x19, #160]
  405f98:	mov	x0, x20
  405f9c:	bl	4088b4 <__fxstatat@plt+0x53c4>
  405fa0:	ldr	x9, [x19, #136]
  405fa4:	mov	w8, #0x1                   	// #1
  405fa8:	strb	w8, [x9]
  405fac:	ldrb	w8, [x21, #46]
  405fb0:	cbz	w8, 406044 <__fxstatat@plt+0x2b54>
  405fb4:	ldrb	w8, [x24]
  405fb8:	cbz	w8, 406034 <__fxstatat@plt+0x2b44>
  405fbc:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  405fc0:	add	x1, x1, #0x106
  405fc4:	mov	w2, #0x5                   	// #5
  405fc8:	mov	x0, xzr
  405fcc:	bl	403380 <dcgettext@plt>
  405fd0:	str	w22, [x19, #64]
  405fd4:	mov	w22, w25
  405fd8:	mov	x25, x0
  405fdc:	mov	w0, #0x4                   	// #4
  405fe0:	mov	x1, x20
  405fe4:	bl	40cc10 <__fxstatat@plt+0x9720>
  405fe8:	mov	x1, x25
  405fec:	mov	w25, w22
  405ff0:	ldr	w22, [x19, #64]
  405ff4:	mov	x2, x0
  405ff8:	mov	w0, #0x1                   	// #1
  405ffc:	bl	402f50 <__printf_chk@plt>
  406000:	b	406044 <__fxstatat@plt+0x2b54>
  406004:	add	x0, x19, #0x220
  406008:	mov	w2, #0x80                  	// #128
  40600c:	bl	402c20 <memcpy@plt>
  406010:	ldr	w8, [x23, #16]
  406014:	and	w8, w8, #0xf000
  406018:	cmp	w8, #0xa, lsl #12
  40601c:	b.ne	406b84 <__fxstatat@plt+0x3694>  // b.any
  406020:	sub	x1, x29, #0xa0
  406024:	mov	x0, x20
  406028:	bl	411770 <__fxstatat@plt+0xe280>
  40602c:	cbnz	w0, 4064bc <__fxstatat@plt+0x2fcc>
  406030:	b	406b94 <__fxstatat@plt+0x36a4>
  406034:	mov	x0, x27
  406038:	mov	x1, x20
  40603c:	mov	x2, xzr
  406040:	bl	407dbc <__fxstatat@plt+0x48cc>
  406044:	ldr	x8, [x19, #128]
  406048:	str	w25, [x19, #72]
  40604c:	cbz	x8, 40606c <__fxstatat@plt+0x2b7c>
  406050:	ldrb	w8, [x21, #28]
  406054:	cbz	w8, 40606c <__fxstatat@plt+0x2b7c>
  406058:	ldr	x8, [x19, #128]
  40605c:	ldr	x9, [x19, #288]
  406060:	ldr	x8, [x8]
  406064:	cmp	x8, x9
  406068:	b.ne	4061cc <__fxstatat@plt+0x2cdc>  // b.any
  40606c:	sub	x0, x29, #0xa0
  406070:	mov	w2, #0x50                  	// #80
  406074:	mov	x1, x21
  406078:	bl	402c20 <memcpy@plt>
  40607c:	mov	w1, #0x2                   	// #2
  406080:	mov	x0, x27
  406084:	bl	40d76c <__fxstatat@plt+0xa27c>
  406088:	str	w23, [x19, #108]
  40608c:	cbz	x0, 406184 <__fxstatat@plt+0x2c94>
  406090:	ldr	w8, [x21, #4]
  406094:	cmp	w8, #0x3
  406098:	b.ne	4060a4 <__fxstatat@plt+0x2bb4>  // b.any
  40609c:	mov	w8, #0x2                   	// #2
  4060a0:	stur	w8, [x29, #-156]
  4060a4:	ldrb	w8, [x0]
  4060a8:	str	x20, [x19, #144]
  4060ac:	str	w22, [x19, #64]
  4060b0:	str	x0, [x19, #56]
  4060b4:	cbz	w8, 4061d8 <__fxstatat@plt+0x2ce8>
  4060b8:	str	x26, [x19, #128]
  4060bc:	mov	w20, wzr
  4060c0:	mov	w22, #0x1                   	// #1
  4060c4:	mov	x26, x0
  4060c8:	mov	x0, x27
  4060cc:	mov	x1, x26
  4060d0:	mov	x2, xzr
  4060d4:	bl	409e60 <__fxstatat@plt+0x6970>
  4060d8:	mov	x27, x0
  4060dc:	ldr	x0, [x19, #144]
  4060e0:	mov	x1, x26
  4060e4:	mov	x2, xzr
  4060e8:	bl	409e60 <__fxstatat@plt+0x6970>
  4060ec:	ldr	x8, [x19, #136]
  4060f0:	mov	x25, x0
  4060f4:	add	x3, x19, #0x120
  4060f8:	sub	x5, x29, #0xa0
  4060fc:	ldrb	w8, [x8]
  406100:	add	x7, x19, #0x1a0
  406104:	strb	w8, [x19, #416]
  406108:	add	x8, x19, #0x220
  40610c:	stp	x8, xzr, [sp, #-16]!
  406110:	ldr	w2, [x19, #120]
  406114:	ldr	x4, [x19, #128]
  406118:	mov	x0, x27
  40611c:	mov	x1, x25
  406120:	mov	w6, wzr
  406124:	bl	404d4c <__fxstatat@plt+0x185c>
  406128:	add	sp, sp, #0x10
  40612c:	ldrb	w23, [x19, #544]
  406130:	ldrb	w8, [x28]
  406134:	and	w22, w22, w0
  406138:	mov	x0, x25
  40613c:	orr	w8, w8, w23
  406140:	strb	w8, [x28]
  406144:	bl	4031f0 <free@plt>
  406148:	mov	x0, x27
  40614c:	bl	4031f0 <free@plt>
  406150:	cbnz	w23, 4061e0 <__fxstatat@plt+0x2cf0>
  406154:	ldrb	w8, [x19, #416]
  406158:	and	w9, w20, #0x1
  40615c:	mov	x0, x26
  406160:	orr	w8, w8, w9
  406164:	cmp	w8, #0x0
  406168:	cset	w20, ne  // ne = any
  40616c:	bl	402c50 <strlen@plt>
  406170:	add	x26, x0, x26
  406174:	ldrb	w8, [x26, #1]!
  406178:	ldr	x27, [x19, #88]
  40617c:	cbnz	w8, 4060c8 <__fxstatat@plt+0x2bd8>
  406180:	b	4061e0 <__fxstatat@plt+0x2cf0>
  406184:	bl	403420 <__errno_location@plt>
  406188:	ldr	w23, [x0]
  40618c:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  406190:	add	x1, x1, #0x32e
  406194:	mov	w2, #0x5                   	// #5
  406198:	mov	x0, xzr
  40619c:	bl	403380 <dcgettext@plt>
  4061a0:	mov	x25, x0
  4061a4:	mov	w0, #0x4                   	// #4
  4061a8:	mov	x1, x27
  4061ac:	bl	40cc10 <__fxstatat@plt+0x9720>
  4061b0:	mov	x3, x0
  4061b4:	mov	w0, wzr
  4061b8:	mov	w1, w23
  4061bc:	mov	x2, x25
  4061c0:	bl	402ca0 <error@plt>
  4061c4:	mov	w26, wzr
  4061c8:	b	4061fc <__fxstatat@plt+0x2d0c>
  4061cc:	ldr	w10, [x19, #156]
  4061d0:	mov	w26, #0x1                   	// #1
  4061d4:	b	406204 <__fxstatat@plt+0x2d14>
  4061d8:	mov	w20, wzr
  4061dc:	mov	w22, #0x1                   	// #1
  4061e0:	ldr	x0, [x19, #56]
  4061e4:	bl	4031f0 <free@plt>
  4061e8:	and	w8, w20, #0x1
  4061ec:	ldp	x9, x20, [x19, #136]
  4061f0:	mov	w26, w22
  4061f4:	ldr	w22, [x19, #64]
  4061f8:	strb	w8, [x9]
  4061fc:	ldr	w10, [x19, #156]
  406200:	ldr	w23, [x19, #108]
  406204:	cmp	w22, #0x0
  406208:	mov	w28, wzr
  40620c:	mov	w25, wzr
  406210:	cset	w27, ne  // ne = any
  406214:	ldr	w8, [x19, #120]
  406218:	ldr	w9, [x19, #72]
  40621c:	tst	w8, #0xff
  406220:	b.eq	4062b8 <__fxstatat@plt+0x2dc8>  // b.none
  406224:	mov	w22, w9
  406228:	tbz	w10, #0, 406254 <__fxstatat@plt+0x2d64>
  40622c:	ldr	x8, [x21, #64]
  406230:	cbz	x8, 406254 <__fxstatat@plt+0x2d64>
  406234:	sub	x1, x29, #0xa0
  406238:	mov	x0, x20
  40623c:	bl	411790 <__fxstatat@plt+0xe2a0>
  406240:	cbnz	w0, 406254 <__fxstatat@plt+0x2d64>
  406244:	ldr	x0, [x21, #64]
  406248:	sub	x2, x29, #0xa0
  40624c:	mov	x1, x20
  406250:	bl	409c74 <__fxstatat@plt+0x6784>
  406254:	ldrb	w8, [x21, #23]
  406258:	cmp	w22, #0x4, lsl #12
  40625c:	cset	w9, ne  // ne = any
  406260:	cmp	w8, #0x0
  406264:	cset	w8, ne  // ne = any
  406268:	and	w8, w9, w8
  40626c:	orr	w8, w25, w8
  406270:	tbnz	w8, #0, 406458 <__fxstatat@plt+0x2f68>
  406274:	ldrb	w8, [x21, #31]
  406278:	ldr	w22, [x19, #80]
  40627c:	cbz	w8, 40636c <__fxstatat@plt+0x2e7c>
  406280:	add	x8, x19, #0x120
  406284:	ldur	q0, [x8, #72]
  406288:	ldur	q1, [x8, #88]
  40628c:	sub	x1, x29, #0xa0
  406290:	mov	x0, x20
  406294:	stp	q0, q1, [x29, #-160]
  406298:	cbz	w28, 406310 <__fxstatat@plt+0x2e20>
  40629c:	bl	40ea1c <__fxstatat@plt+0xb52c>
  4062a0:	cbz	w0, 40636c <__fxstatat@plt+0x2e7c>
  4062a4:	bl	403420 <__errno_location@plt>
  4062a8:	ldr	w8, [x0]
  4062ac:	cmp	w8, #0x26
  4062b0:	b.ne	40631c <__fxstatat@plt+0x2e2c>  // b.any
  4062b4:	b	40636c <__fxstatat@plt+0x2e7c>
  4062b8:	cmp	w9, #0x4, lsl #12
  4062bc:	b.eq	406224 <__fxstatat@plt+0x2d34>  // b.none
  4062c0:	ldrb	w8, [x21, #20]
  4062c4:	cbnz	w8, 406224 <__fxstatat@plt+0x2d34>
  4062c8:	mov	w22, w9
  4062cc:	ldrb	w9, [x21, #33]
  4062d0:	ldrb	w8, [x21, #37]
  4062d4:	cbnz	w9, 4062e4 <__fxstatat@plt+0x2df4>
  4062d8:	mov	w9, w22
  4062dc:	cbz	w8, 406224 <__fxstatat@plt+0x2d34>
  4062e0:	mov	w8, #0x1                   	// #1
  4062e4:	cmp	w8, #0x0
  4062e8:	cset	w1, ne  // ne = any
  4062ec:	mov	x0, x20
  4062f0:	mov	w2, wzr
  4062f4:	mov	x3, x21
  4062f8:	bl	404be8 <__fxstatat@plt+0x16f8>
  4062fc:	ldrb	w8, [x21, #38]
  406300:	ldr	w10, [x19, #156]
  406304:	mov	w9, w22
  406308:	cbnz	w8, 406560 <__fxstatat@plt+0x3070>
  40630c:	b	406224 <__fxstatat@plt+0x2d34>
  406310:	bl	40ea08 <__fxstatat@plt+0xb518>
  406314:	cbz	w0, 40636c <__fxstatat@plt+0x2e7c>
  406318:	bl	403420 <__errno_location@plt>
  40631c:	mov	w22, w26
  406320:	ldr	w26, [x0]
  406324:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  406328:	add	x1, x1, #0x22f
  40632c:	mov	w2, #0x5                   	// #5
  406330:	mov	x0, xzr
  406334:	bl	403380 <dcgettext@plt>
  406338:	mov	x25, x0
  40633c:	mov	w0, #0x4                   	// #4
  406340:	mov	x1, x20
  406344:	bl	40cc10 <__fxstatat@plt+0x9720>
  406348:	mov	w1, w26
  40634c:	mov	w26, w22
  406350:	ldr	w22, [x19, #80]
  406354:	mov	x3, x0
  406358:	mov	w0, wzr
  40635c:	mov	x2, x25
  406360:	bl	402ca0 <error@plt>
  406364:	ldrb	w8, [x21, #36]
  406368:	cbnz	w8, 404e80 <__fxstatat@plt+0x1990>
  40636c:	tbnz	w28, #0, 4063d8 <__fxstatat@plt+0x2ee8>
  406370:	ldrb	w8, [x21, #29]
  406374:	cbz	w8, 4063d8 <__fxstatat@plt+0x2ee8>
  406378:	ldr	w8, [x19, #120]
  40637c:	tst	w8, #0xff
  406380:	b.ne	4063a4 <__fxstatat@plt+0x2eb4>  // b.any
  406384:	ldr	w8, [x19, #312]
  406388:	ldr	w9, [x19, #184]
  40638c:	cmp	w8, w9
  406390:	b.ne	4063a4 <__fxstatat@plt+0x2eb4>  // b.any
  406394:	ldr	w8, [x19, #316]
  406398:	ldr	w9, [x19, #188]
  40639c:	cmp	w8, w9
  4063a0:	b.eq	4063d8 <__fxstatat@plt+0x2ee8>  // b.none
  4063a4:	ldr	w8, [x19, #120]
  4063a8:	add	x3, x19, #0x120
  4063ac:	add	x5, x19, #0xa0
  4063b0:	mov	w2, #0xffffffff            	// #-1
  4063b4:	tst	w8, #0xff
  4063b8:	cset	w4, ne  // ne = any
  4063bc:	mov	x0, x21
  4063c0:	mov	x1, x20
  4063c4:	bl	407e94 <__fxstatat@plt+0x49a4>
  4063c8:	cmn	w0, #0x1
  4063cc:	b.eq	404e80 <__fxstatat@plt+0x1990>  // b.none
  4063d0:	cbnz	w0, 4063d8 <__fxstatat@plt+0x2ee8>
  4063d4:	and	w22, w22, #0xfffff1ff
  4063d8:	ldrb	w8, [x21, #39]
  4063dc:	cbz	w8, 4063fc <__fxstatat@plt+0x2f0c>
  4063e0:	ldr	x0, [x19, #88]
  4063e4:	mov	w1, #0xffffffff            	// #-1
  4063e8:	mov	w3, #0xffffffff            	// #-1
  4063ec:	mov	x2, x20
  4063f0:	mov	x4, x21
  4063f4:	bl	408078 <__fxstatat@plt+0x4b88>
  4063f8:	tbz	w0, #0, 406404 <__fxstatat@plt+0x2f14>
  4063fc:	tbnz	w28, #0, 406458 <__fxstatat@plt+0x2f68>
  406400:	b	406424 <__fxstatat@plt+0x2f34>
  406404:	ldrb	w8, [x21, #40]
  406408:	cmp	w8, #0x0
  40640c:	cset	w8, ne  // ne = any
  406410:	orr	w9, w28, w8
  406414:	cset	w8, eq  // eq = none
  406418:	tbz	w9, #0, 406424 <__fxstatat@plt+0x2f34>
  40641c:	and	w23, w26, w8
  406420:	b	404e84 <__fxstatat@plt+0x1994>
  406424:	ldrb	w8, [x21, #30]
  406428:	cbnz	w8, 406434 <__fxstatat@plt+0x2f44>
  40642c:	ldrb	w8, [x24]
  406430:	cbz	w8, 406b74 <__fxstatat@plt+0x3684>
  406434:	ldr	x0, [x19, #88]
  406438:	mov	w1, #0xffffffff            	// #-1
  40643c:	mov	w3, #0xffffffff            	// #-1
  406440:	mov	x2, x20
  406444:	mov	w4, w22
  406448:	bl	408fb0 <__fxstatat@plt+0x5ac0>
  40644c:	cbz	w0, 406458 <__fxstatat@plt+0x2f68>
  406450:	ldrb	w8, [x21, #36]
  406454:	cbnz	w8, 404e80 <__fxstatat@plt+0x1990>
  406458:	mov	w23, w26
  40645c:	b	404e84 <__fxstatat@plt+0x1994>
  406460:	ldrb	w8, [x24]
  406464:	cbz	w8, 4064bc <__fxstatat@plt+0x2fcc>
  406468:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  40646c:	add	x1, x1, #0xe03
  406470:	mov	w2, #0x5                   	// #5
  406474:	mov	x0, xzr
  406478:	bl	403380 <dcgettext@plt>
  40647c:	mov	x21, x0
  406480:	mov	w1, #0x4                   	// #4
  406484:	mov	w0, wzr
  406488:	mov	x2, x22
  40648c:	bl	40cb78 <__fxstatat@plt+0x9688>
  406490:	mov	x22, x0
  406494:	mov	w0, #0x1                   	// #1
  406498:	mov	w1, #0x4                   	// #4
  40649c:	mov	x2, x20
  4064a0:	bl	40cb78 <__fxstatat@plt+0x9688>
  4064a4:	mov	x4, x0
  4064a8:	mov	w0, wzr
  4064ac:	mov	w1, wzr
  4064b0:	mov	x2, x21
  4064b4:	mov	x3, x22
  4064b8:	b	4069e4 <__fxstatat@plt+0x34f4>
  4064bc:	mov	w27, wzr
  4064c0:	ldr	w6, [x19, #156]
  4064c4:	and	w22, w25, #0xf000
  4064c8:	cmp	w22, #0x4, lsl #12
  4064cc:	b.eq	4065d4 <__fxstatat@plt+0x30e4>  // b.none
  4064d0:	ldrb	w8, [x21, #45]
  4064d4:	cbz	w8, 4065d4 <__fxstatat@plt+0x30e4>
  4064d8:	ldrb	w8, [x21, #31]
  4064dc:	cbz	w8, 406504 <__fxstatat@plt+0x3014>
  4064e0:	ldrb	w8, [x24]
  4064e4:	ldr	x9, [x19, #160]
  4064e8:	ldr	x10, [x19, #288]
  4064ec:	cmp	w8, #0x0
  4064f0:	cset	w8, eq  // eq = none
  4064f4:	cmp	x9, x10
  4064f8:	cset	w9, ne  // ne = any
  4064fc:	orr	w3, w8, w9
  406500:	b	406508 <__fxstatat@plt+0x3018>
  406504:	mov	w3, wzr
  406508:	add	x1, x19, #0xa0
  40650c:	add	x2, x19, #0x120
  406510:	mov	x0, x20
  406514:	bl	40e044 <__fxstatat@plt+0xab54>
  406518:	ldr	w6, [x19, #156]
  40651c:	tbnz	w0, #31, 4065d4 <__fxstatat@plt+0x30e4>
  406520:	cbz	x26, 40652c <__fxstatat@plt+0x303c>
  406524:	mov	w8, #0x1                   	// #1
  406528:	strb	w8, [x26]
  40652c:	ldp	x2, x1, [x19, #288]
  406530:	mov	x0, x20
  406534:	bl	4088b4 <__fxstatat@plt+0x53c4>
  406538:	cbz	x0, 406680 <__fxstatat@plt+0x3190>
  40653c:	ldrb	w3, [x21, #46]
  406540:	ldr	w4, [x19, #108]
  406544:	mov	w2, #0x1                   	// #1
  406548:	mov	x1, x20
  40654c:	mov	w23, #0x1                   	// #1
  406550:	str	x0, [x19, #96]
  406554:	bl	407b78 <__fxstatat@plt+0x4688>
  406558:	tbnz	w0, #0, 404e84 <__fxstatat@plt+0x1994>
  40655c:	str	xzr, [x19, #112]
  406560:	ldrb	w8, [x21, #37]
  406564:	cbz	w8, 40656c <__fxstatat@plt+0x307c>
  406568:	bl	407e5c <__fxstatat@plt+0x496c>
  40656c:	ldr	x22, [x19, #112]
  406570:	ldr	x8, [x19, #96]
  406574:	cbnz	x8, 406580 <__fxstatat@plt+0x3090>
  406578:	ldp	x1, x0, [x19, #288]
  40657c:	bl	408800 <__fxstatat@plt+0x5310>
  406580:	cbz	x22, 404e80 <__fxstatat@plt+0x1990>
  406584:	mov	x0, x22
  406588:	mov	x1, x20
  40658c:	bl	403290 <rename@plt>
  406590:	cbz	w0, 406688 <__fxstatat@plt+0x3198>
  406594:	bl	403420 <__errno_location@plt>
  406598:	ldr	w21, [x0]
  40659c:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  4065a0:	add	x1, x1, #0x265
  4065a4:	mov	w2, #0x5                   	// #5
  4065a8:	mov	x0, xzr
  4065ac:	bl	403380 <dcgettext@plt>
  4065b0:	mov	x22, x0
  4065b4:	mov	w0, #0x4                   	// #4
  4065b8:	mov	x1, x20
  4065bc:	bl	40cc10 <__fxstatat@plt+0x9720>
  4065c0:	mov	x3, x0
  4065c4:	mov	w0, wzr
  4065c8:	mov	w1, w21
  4065cc:	mov	x2, x22
  4065d0:	b	404e7c <__fxstatat@plt+0x198c>
  4065d4:	ldrb	w8, [x24]
  4065d8:	cbz	w8, 40663c <__fxstatat@plt+0x314c>
  4065dc:	ldr	w8, [x21, #8]
  4065e0:	cmp	w8, #0x2
  4065e4:	b.eq	40662c <__fxstatat@plt+0x313c>  // b.none
  4065e8:	cmp	w8, #0x3
  4065ec:	b.eq	406614 <__fxstatat@plt+0x3124>  // b.none
  4065f0:	cmp	w8, #0x4
  4065f4:	b.ne	40667c <__fxstatat@plt+0x318c>  // b.any
  4065f8:	ldrb	w8, [x21, #47]
  4065fc:	cbz	w8, 40667c <__fxstatat@plt+0x318c>
  406600:	ldr	w1, [x19, #176]
  406604:	mov	x0, x20
  406608:	bl	408144 <__fxstatat@plt+0x4c54>
  40660c:	ldr	w6, [x19, #156]
  406610:	tbnz	w0, #0, 40667c <__fxstatat@plt+0x318c>
  406614:	add	x2, x19, #0xa0
  406618:	mov	x0, x21
  40661c:	mov	x1, x20
  406620:	bl	407c7c <__fxstatat@plt+0x478c>
  406624:	ldr	w6, [x19, #156]
  406628:	tbnz	w0, #0, 40667c <__fxstatat@plt+0x318c>
  40662c:	mov	w23, #0x1                   	// #1
  406630:	cbz	x26, 404e84 <__fxstatat@plt+0x1994>
  406634:	strb	w23, [x26]
  406638:	b	404e84 <__fxstatat@plt+0x1994>
  40663c:	cmp	w22, #0x4, lsl #12
  406640:	b.eq	40667c <__fxstatat@plt+0x318c>  // b.none
  406644:	ldr	w8, [x21, #8]
  406648:	cmp	w8, #0x2
  40664c:	b.eq	406680 <__fxstatat@plt+0x3190>  // b.none
  406650:	cmp	w8, #0x3
  406654:	b.ne	40667c <__fxstatat@plt+0x318c>  // b.any
  406658:	add	x2, x19, #0xa0
  40665c:	mov	x0, x21
  406660:	mov	x1, x20
  406664:	bl	407c7c <__fxstatat@plt+0x478c>
  406668:	mov	w23, #0x1                   	// #1
  40666c:	cbnz	w27, 404e84 <__fxstatat@plt+0x1994>
  406670:	ldr	w6, [x19, #156]
  406674:	tbnz	w0, #0, 4066e4 <__fxstatat@plt+0x31f4>
  406678:	b	404e84 <__fxstatat@plt+0x1994>
  40667c:	cbz	w27, 4066e4 <__fxstatat@plt+0x31f4>
  406680:	mov	w23, #0x1                   	// #1
  406684:	b	404e84 <__fxstatat@plt+0x1994>
  406688:	ldrb	w8, [x21, #46]
  40668c:	cbz	w8, 404e80 <__fxstatat@plt+0x1990>
  406690:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  406694:	add	x1, x1, #0x279
  406698:	mov	w2, #0x5                   	// #5
  40669c:	mov	x0, xzr
  4066a0:	bl	403380 <dcgettext@plt>
  4066a4:	mov	x21, x0
  4066a8:	mov	w1, #0x4                   	// #4
  4066ac:	mov	w0, wzr
  4066b0:	mov	x2, x22
  4066b4:	bl	40cb78 <__fxstatat@plt+0x9688>
  4066b8:	mov	x22, x0
  4066bc:	mov	w0, #0x1                   	// #1
  4066c0:	mov	w1, #0x4                   	// #4
  4066c4:	mov	x2, x20
  4066c8:	bl	40cb78 <__fxstatat@plt+0x9688>
  4066cc:	mov	x3, x0
  4066d0:	mov	w0, #0x1                   	// #1
  4066d4:	mov	x1, x21
  4066d8:	mov	x2, x22
  4066dc:	bl	402f50 <__printf_chk@plt>
  4066e0:	b	404e80 <__fxstatat@plt+0x1990>
  4066e4:	ldr	w8, [x19, #176]
  4066e8:	ldr	x27, [x19, #88]
  4066ec:	and	w8, w8, #0xf000
  4066f0:	cmp	w8, #0x4, lsl #12
  4066f4:	b.eq	406744 <__fxstatat@plt+0x3254>  // b.none
  4066f8:	cmp	w22, #0x4, lsl #12
  4066fc:	b.ne	406710 <__fxstatat@plt+0x3220>  // b.any
  406700:	ldrb	w8, [x24]
  406704:	cbz	w8, 406994 <__fxstatat@plt+0x34a4>
  406708:	ldr	w8, [x21]
  40670c:	cbz	w8, 406994 <__fxstatat@plt+0x34a4>
  406710:	tbz	w6, #0, 406744 <__fxstatat@plt+0x3254>
  406714:	ldr	w8, [x21]
  406718:	cmp	w8, #0x3
  40671c:	b.eq	406744 <__fxstatat@plt+0x3254>  // b.none
  406720:	ldr	x0, [x21, #64]
  406724:	add	x2, x19, #0xa0
  406728:	mov	x1, x20
  40672c:	bl	409cf8 <__fxstatat@plt+0x6808>
  406730:	ldr	w6, [x19, #156]
  406734:	tbz	w0, #0, 406744 <__fxstatat@plt+0x3254>
  406738:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  40673c:	add	x1, x1, #0xe53
  406740:	b	40699c <__fxstatat@plt+0x34ac>
  406744:	cmp	w22, #0x4, lsl #12
  406748:	b.eq	40676c <__fxstatat@plt+0x327c>  // b.none
  40674c:	ldr	w8, [x19, #176]
  406750:	and	w8, w8, #0xf000
  406754:	cmp	w8, #0x4, lsl #12
  406758:	b.ne	40676c <__fxstatat@plt+0x327c>  // b.any
  40675c:	ldrb	w8, [x24]
  406760:	cbz	w8, 4069ec <__fxstatat@plt+0x34fc>
  406764:	ldr	w8, [x21]
  406768:	cbz	w8, 4069ec <__fxstatat@plt+0x34fc>
  40676c:	ldrb	w23, [x24]
  406770:	cbz	w23, 40679c <__fxstatat@plt+0x32ac>
  406774:	ldr	w8, [x19, #304]
  406778:	and	w8, w8, #0xf000
  40677c:	cmp	w8, #0x4, lsl #12
  406780:	b.ne	40679c <__fxstatat@plt+0x32ac>  // b.any
  406784:	ldr	w8, [x19, #176]
  406788:	and	w8, w8, #0xf000
  40678c:	cmp	w8, #0x4, lsl #12
  406790:	b.eq	40679c <__fxstatat@plt+0x32ac>  // b.none
  406794:	ldr	w8, [x21]
  406798:	cbz	w8, 406acc <__fxstatat@plt+0x35dc>
  40679c:	mov	x22, x27
  4067a0:	ldr	w27, [x21]
  4067a4:	cbz	w27, 4067f4 <__fxstatat@plt+0x3304>
  4067a8:	mov	x0, x22
  4067ac:	bl	409b0c <__fxstatat@plt+0x661c>
  4067b0:	ldrb	w8, [x0]
  4067b4:	ldr	w6, [x19, #156]
  4067b8:	cmp	w8, #0x2e
  4067bc:	b.ne	4067e0 <__fxstatat@plt+0x32f0>  // b.any
  4067c0:	ldrb	w8, [x0, #1]
  4067c4:	cmp	w8, #0x2e
  4067c8:	mov	w8, #0x1                   	// #1
  4067cc:	cinc	x8, x8, eq  // eq = none
  4067d0:	ldrb	w8, [x0, x8]
  4067d4:	cbz	w8, 4067f4 <__fxstatat@plt+0x3304>
  4067d8:	cmp	w8, #0x2f
  4067dc:	b.eq	4067f4 <__fxstatat@plt+0x3304>  // b.none
  4067e0:	cbnz	w23, 406818 <__fxstatat@plt+0x3328>
  4067e4:	ldr	w8, [x19, #176]
  4067e8:	and	w8, w8, #0xf000
  4067ec:	cmp	w8, #0x4, lsl #12
  4067f0:	b.ne	406818 <__fxstatat@plt+0x3328>  // b.any
  4067f4:	ldr	w8, [x19, #176]
  4067f8:	and	w8, w8, #0xf000
  4067fc:	cmp	w8, #0x4, lsl #12
  406800:	b.ne	40697c <__fxstatat@plt+0x348c>  // b.any
  406804:	mov	x8, xzr
  406808:	mov	w23, #0x11                  	// #17
  40680c:	mov	x27, x22
  406810:	mov	x22, xzr
  406814:	b	406ac4 <__fxstatat@plt+0x35d4>
  406818:	cmp	w27, #0x3
  40681c:	mov	x27, x22
  406820:	b.eq	406930 <__fxstatat@plt+0x3440>  // b.none
  406824:	mov	x23, x0
  406828:	bl	402c50 <strlen@plt>
  40682c:	str	x0, [x19, #120]
  406830:	mov	x0, x20
  406834:	bl	409b0c <__fxstatat@plt+0x661c>
  406838:	str	x0, [x19, #80]
  40683c:	bl	402c50 <strlen@plt>
  406840:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  406844:	ldr	x8, [x8, #2456]
  406848:	mov	x22, x0
  40684c:	mov	x0, x8
  406850:	str	x8, [x19, #72]
  406854:	bl	402c50 <strlen@plt>
  406858:	ldr	x10, [x19, #120]
  40685c:	add	x8, x0, x22
  406860:	str	x0, [x19, #64]
  406864:	str	x22, [x19, #96]
  406868:	cmp	x10, x8
  40686c:	b.ne	406930 <__fxstatat@plt+0x3440>  // b.any
  406870:	ldr	x1, [x19, #80]
  406874:	ldr	x2, [x19, #96]
  406878:	mov	x0, x23
  40687c:	bl	402ff0 <bcmp@plt>
  406880:	cbnz	w0, 406930 <__fxstatat@plt+0x3440>
  406884:	ldr	x8, [x19, #96]
  406888:	ldr	x1, [x19, #72]
  40688c:	add	x0, x23, x8
  406890:	bl	403160 <strcmp@plt>
  406894:	cbnz	w0, 406930 <__fxstatat@plt+0x3440>
  406898:	mov	x0, x20
  40689c:	bl	402c50 <strlen@plt>
  4068a0:	ldr	x8, [x19, #64]
  4068a4:	mov	x22, x0
  4068a8:	add	x8, x8, x0
  4068ac:	add	x0, x8, #0x1
  4068b0:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  4068b4:	mov	x3, #0xffffffffffffffff    	// #-1
  4068b8:	mov	x1, x20
  4068bc:	mov	x2, x22
  4068c0:	mov	x23, x0
  4068c4:	bl	403350 <__mempcpy_chk@plt>
  4068c8:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  4068cc:	ldr	x1, [x8, #2456]
  4068d0:	bl	4032e0 <strcpy@plt>
  4068d4:	sub	x1, x29, #0xa0
  4068d8:	mov	x0, x23
  4068dc:	bl	411770 <__fxstatat@plt+0xe280>
  4068e0:	mov	w22, w0
  4068e4:	mov	x0, x23
  4068e8:	bl	4031f0 <free@plt>
  4068ec:	cbnz	w22, 406930 <__fxstatat@plt+0x3440>
  4068f0:	ldr	x8, [x19, #296]
  4068f4:	ldur	x9, [x29, #-152]
  4068f8:	cmp	x8, x9
  4068fc:	b.ne	406930 <__fxstatat@plt+0x3440>  // b.any
  406900:	ldr	x8, [x19, #288]
  406904:	ldur	x9, [x29, #-160]
  406908:	cmp	x8, x9
  40690c:	b.ne	406930 <__fxstatat@plt+0x3440>  // b.any
  406910:	ldrb	w8, [x24]
  406914:	adrp	x9, 412000 <__fxstatat@plt+0xeb10>
  406918:	adrp	x10, 412000 <__fxstatat@plt+0xeb10>
  40691c:	add	x9, x9, #0xee2
  406920:	add	x10, x10, #0xf14
  406924:	cmp	w8, #0x0
  406928:	csel	x1, x10, x9, eq  // eq = none
  40692c:	b	40699c <__fxstatat@plt+0x34ac>
  406930:	ldr	w2, [x21]
  406934:	mov	w0, #0xffffff9c            	// #-100
  406938:	mov	x1, x20
  40693c:	bl	40972c <__fxstatat@plt+0x623c>
  406940:	cbz	x0, 406a20 <__fxstatat@plt+0x3530>
  406944:	mov	x23, x0
  406948:	bl	402c50 <strlen@plt>
  40694c:	add	x9, x0, #0x10
  406950:	mov	x8, sp
  406954:	and	x9, x9, #0xfffffffffffffff0
  406958:	sub	x22, x8, x9
  40695c:	add	x2, x0, #0x1
  406960:	mov	sp, x22
  406964:	mov	x0, x22
  406968:	mov	x1, x23
  40696c:	bl	402c20 <memcpy@plt>
  406970:	mov	x0, x23
  406974:	bl	4031f0 <free@plt>
  406978:	b	406ab4 <__fxstatat@plt+0x35c4>
  40697c:	ldr	w10, [x19, #112]
  406980:	mov	x27, x22
  406984:	cbz	w23, 406a3c <__fxstatat@plt+0x354c>
  406988:	mov	x22, xzr
  40698c:	mov	w23, #0x11                  	// #17
  406990:	b	404ff0 <__fxstatat@plt+0x1b00>
  406994:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  406998:	add	x1, x1, #0xe1f
  40699c:	mov	w2, #0x5                   	// #5
  4069a0:	mov	x0, xzr
  4069a4:	bl	403380 <dcgettext@plt>
  4069a8:	mov	x21, x0
  4069ac:	mov	w1, #0x4                   	// #4
  4069b0:	mov	w0, wzr
  4069b4:	mov	x2, x20
  4069b8:	bl	40cb78 <__fxstatat@plt+0x9688>
  4069bc:	mov	x20, x0
  4069c0:	mov	w0, #0x1                   	// #1
  4069c4:	mov	w1, #0x4                   	// #4
  4069c8:	mov	x2, x27
  4069cc:	bl	40cb78 <__fxstatat@plt+0x9688>
  4069d0:	mov	x4, x0
  4069d4:	mov	w0, wzr
  4069d8:	mov	w1, wzr
  4069dc:	mov	x2, x21
  4069e0:	mov	x3, x20
  4069e4:	bl	402ca0 <error@plt>
  4069e8:	b	404e80 <__fxstatat@plt+0x1990>
  4069ec:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  4069f0:	add	x1, x1, #0xe7e
  4069f4:	mov	w2, #0x5                   	// #5
  4069f8:	mov	x0, xzr
  4069fc:	bl	403380 <dcgettext@plt>
  406a00:	mov	x21, x0
  406a04:	mov	w0, #0x4                   	// #4
  406a08:	mov	x1, x20
  406a0c:	bl	40cc10 <__fxstatat@plt+0x9720>
  406a10:	mov	x3, x0
  406a14:	mov	w0, wzr
  406a18:	mov	w1, wzr
  406a1c:	b	404e78 <__fxstatat@plt+0x1988>
  406a20:	bl	403420 <__errno_location@plt>
  406a24:	ldr	w23, [x0]
  406a28:	cmp	w23, #0x2
  406a2c:	b.eq	406ab0 <__fxstatat@plt+0x35c0>  // b.none
  406a30:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  406a34:	add	x1, x1, #0xf47
  406a38:	b	406b48 <__fxstatat@plt+0x3658>
  406a3c:	ldrb	w8, [x21, #21]
  406a40:	cbz	w8, 406b0c <__fxstatat@plt+0x361c>
  406a44:	mov	x0, x20
  406a48:	bl	403480 <unlink@plt>
  406a4c:	cbz	w0, 406a60 <__fxstatat@plt+0x3570>
  406a50:	bl	403420 <__errno_location@plt>
  406a54:	ldr	w23, [x0]
  406a58:	cmp	w23, #0x2
  406a5c:	b.ne	406b40 <__fxstatat@plt+0x3650>  // b.any
  406a60:	ldrb	w8, [x21, #46]
  406a64:	cbz	w8, 406ab0 <__fxstatat@plt+0x35c0>
  406a68:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  406a6c:	add	x1, x1, #0xf69
  406a70:	mov	w2, #0x5                   	// #5
  406a74:	mov	x0, xzr
  406a78:	bl	403380 <dcgettext@plt>
  406a7c:	mov	x23, x0
  406a80:	mov	w0, #0x4                   	// #4
  406a84:	mov	x1, x20
  406a88:	bl	40cc10 <__fxstatat@plt+0x9720>
  406a8c:	mov	x2, x0
  406a90:	mov	w0, #0x1                   	// #1
  406a94:	mov	w8, #0x1                   	// #1
  406a98:	mov	x1, x23
  406a9c:	str	w8, [x19, #120]
  406aa0:	bl	402f50 <__printf_chk@plt>
  406aa4:	mov	x22, xzr
  406aa8:	mov	w23, #0x11                  	// #17
  406aac:	b	406ac0 <__fxstatat@plt+0x35d0>
  406ab0:	mov	x22, xzr
  406ab4:	mov	w8, #0x1                   	// #1
  406ab8:	mov	w23, #0x11                  	// #17
  406abc:	str	w8, [x19, #120]
  406ac0:	ldr	w6, [x19, #156]
  406ac4:	ldr	w10, [x19, #112]
  406ac8:	b	404ff0 <__fxstatat@plt+0x1b00>
  406acc:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  406ad0:	add	x1, x1, #0xeaf
  406ad4:	mov	w2, #0x5                   	// #5
  406ad8:	mov	x0, xzr
  406adc:	bl	403380 <dcgettext@plt>
  406ae0:	mov	x21, x0
  406ae4:	mov	w1, #0x3                   	// #3
  406ae8:	mov	w0, wzr
  406aec:	mov	x2, x27
  406af0:	bl	40cdd4 <__fxstatat@plt+0x98e4>
  406af4:	mov	x22, x0
  406af8:	mov	w1, #0x3                   	// #3
  406afc:	mov	w0, wzr
  406b00:	mov	x2, x20
  406b04:	bl	40cdd4 <__fxstatat@plt+0x98e4>
  406b08:	b	4064a4 <__fxstatat@plt+0x2fb4>
  406b0c:	ldrb	w8, [x21, #34]
  406b10:	cbz	w8, 406b20 <__fxstatat@plt+0x3630>
  406b14:	ldr	w8, [x19, #180]
  406b18:	cmp	w8, #0x1
  406b1c:	b.hi	406a44 <__fxstatat@plt+0x3554>  // b.pmore
  406b20:	ldr	w8, [x21, #4]
  406b24:	cmp	w8, #0x2
  406b28:	b.ne	406988 <__fxstatat@plt+0x3498>  // b.any
  406b2c:	ldr	w8, [x19, #304]
  406b30:	and	w8, w8, #0xf000
  406b34:	cmp	w8, #0x8, lsl #12
  406b38:	b.eq	406988 <__fxstatat@plt+0x3498>  // b.none
  406b3c:	b	406a44 <__fxstatat@plt+0x3554>
  406b40:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  406b44:	add	x1, x1, #0xf58
  406b48:	mov	w2, #0x5                   	// #5
  406b4c:	mov	x0, xzr
  406b50:	bl	403380 <dcgettext@plt>
  406b54:	mov	x21, x0
  406b58:	mov	w0, #0x4                   	// #4
  406b5c:	mov	x1, x20
  406b60:	bl	40cc10 <__fxstatat@plt+0x9720>
  406b64:	mov	x3, x0
  406b68:	mov	w0, wzr
  406b6c:	mov	w1, w23
  406b70:	b	404e78 <__fxstatat@plt+0x1988>
  406b74:	ldrb	w8, [x21, #43]
  406b78:	cbz	w8, 406d00 <__fxstatat@plt+0x3810>
  406b7c:	ldr	w2, [x21, #16]
  406b80:	b	406d34 <__fxstatat@plt+0x3844>
  406b84:	sub	x0, x29, #0xa0
  406b88:	mov	w2, #0x80                  	// #128
  406b8c:	mov	x1, x23
  406b90:	bl	402c20 <memcpy@plt>
  406b94:	ldr	x8, [x19, #552]
  406b98:	ldur	x9, [x29, #-152]
  406b9c:	ldr	w6, [x19, #156]
  406ba0:	cmp	x8, x9
  406ba4:	b.ne	405184 <__fxstatat@plt+0x1c94>  // b.any
  406ba8:	ldr	x8, [x19, #544]
  406bac:	ldur	x9, [x29, #-160]
  406bb0:	cmp	x8, x9
  406bb4:	b.ne	405184 <__fxstatat@plt+0x1c94>  // b.any
  406bb8:	ldrb	w8, [x21, #23]
  406bbc:	cbz	w8, 406468 <__fxstatat@plt+0x2f78>
  406bc0:	ldr	w8, [x23, #16]
  406bc4:	and	w8, w8, #0xf000
  406bc8:	cmp	w8, #0xa, lsl #12
  406bcc:	cset	w27, ne  // ne = any
  406bd0:	b	4064c4 <__fxstatat@plt+0x2fd4>
  406bd4:	ldr	w8, [x19, #80]
  406bd8:	mov	w22, w23
  406bdc:	mov	x0, x20
  406be0:	mov	x2, xzr
  406be4:	bic	w23, w8, w23
  406be8:	mov	w1, w23
  406bec:	str	w25, [x19, #72]
  406bf0:	bl	40fc10 <__fxstatat@plt+0xc720>
  406bf4:	cbz	w0, 406d48 <__fxstatat@plt+0x3858>
  406bf8:	and	w1, w23, #0xffffefff
  406bfc:	mov	x0, x20
  406c00:	bl	402e00 <mkfifo@plt>
  406c04:	cbz	w0, 406d48 <__fxstatat@plt+0x3858>
  406c08:	bl	403420 <__errno_location@plt>
  406c0c:	ldr	w22, [x0]
  406c10:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  406c14:	add	x1, x1, #0x182
  406c18:	b	405a38 <__fxstatat@plt+0x2548>
  406c1c:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  406c20:	add	x1, x1, #0x216
  406c24:	b	405ac8 <__fxstatat@plt+0x25d8>
  406c28:	ldr	x1, [x19, #336]
  406c2c:	mov	x0, x27
  406c30:	str	w25, [x19, #72]
  406c34:	mov	w22, w23
  406c38:	bl	4090c8 <__fxstatat@plt+0x5bd8>
  406c3c:	cbz	x0, 406d80 <__fxstatat@plt+0x3890>
  406c40:	ldrb	w3, [x21, #22]
  406c44:	mov	w1, #0xffffff9c            	// #-100
  406c48:	mov	w4, #0xffffffff            	// #-1
  406c4c:	mov	x2, x20
  406c50:	mov	x25, x0
  406c54:	bl	408e84 <__fxstatat@plt+0x5994>
  406c58:	cmp	w0, #0x1
  406c5c:	b.lt	406d94 <__fxstatat@plt+0x38a4>  // b.tstop
  406c60:	ldr	w8, [x19, #120]
  406c64:	mov	w23, w0
  406c68:	cbnz	w8, 406cc4 <__fxstatat@plt+0x37d4>
  406c6c:	ldrb	w8, [x21, #45]
  406c70:	cbz	w8, 406cc4 <__fxstatat@plt+0x37d4>
  406c74:	ldr	w8, [x19, #176]
  406c78:	and	w8, w8, #0xf000
  406c7c:	cmp	w8, #0xa, lsl #12
  406c80:	b.ne	406cc4 <__fxstatat@plt+0x37d4>  // b.any
  406c84:	ldr	x26, [x19, #208]
  406c88:	mov	x0, x25
  406c8c:	bl	402c50 <strlen@plt>
  406c90:	cmp	x26, x0
  406c94:	b.ne	406cc4 <__fxstatat@plt+0x37d4>  // b.any
  406c98:	mov	x0, x20
  406c9c:	mov	x1, x26
  406ca0:	bl	4090c8 <__fxstatat@plt+0x5bd8>
  406ca4:	cbz	x0, 406cc4 <__fxstatat@plt+0x37d4>
  406ca8:	mov	x1, x25
  406cac:	mov	x26, x0
  406cb0:	bl	403160 <strcmp@plt>
  406cb4:	mov	w27, w0
  406cb8:	mov	x0, x26
  406cbc:	bl	4031f0 <free@plt>
  406cc0:	cbz	w27, 406d94 <__fxstatat@plt+0x38a4>
  406cc4:	mov	x0, x25
  406cc8:	bl	4031f0 <free@plt>
  406ccc:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  406cd0:	add	x1, x1, #0x1d3
  406cd4:	mov	w2, #0x5                   	// #5
  406cd8:	mov	x0, xzr
  406cdc:	bl	403380 <dcgettext@plt>
  406ce0:	mov	x22, x0
  406ce4:	mov	w0, #0x4                   	// #4
  406ce8:	mov	x1, x20
  406cec:	bl	40cc10 <__fxstatat@plt+0x9720>
  406cf0:	mov	x3, x0
  406cf4:	mov	w0, wzr
  406cf8:	mov	w1, w23
  406cfc:	b	405e30 <__fxstatat@plt+0x2940>
  406d00:	ldr	w8, [x19, #120]
  406d04:	tst	w8, #0xff
  406d08:	b.eq	406d58 <__fxstatat@plt+0x3868>  // b.none
  406d0c:	ldrb	w8, [x21, #32]
  406d10:	cbz	w8, 406d58 <__fxstatat@plt+0x3868>
  406d14:	and	w8, w22, #0x7000
  406d18:	orr	w8, w8, #0x8000
  406d1c:	mov	w9, #0x1b6                 	// #438
  406d20:	cmp	w8, #0xc, lsl #12
  406d24:	mov	w8, #0x1ff                 	// #511
  406d28:	csel	w21, w8, w9, eq  // eq = none
  406d2c:	bl	407b3c <__fxstatat@plt+0x464c>
  406d30:	bic	w2, w21, w0
  406d34:	mov	w1, #0xffffffff            	// #-1
  406d38:	mov	x0, x20
  406d3c:	bl	409058 <__fxstatat@plt+0x5b68>
  406d40:	cbnz	w0, 404e80 <__fxstatat@plt+0x1990>
  406d44:	b	406458 <__fxstatat@plt+0x2f68>
  406d48:	mov	w28, wzr
  406d4c:	mov	w25, wzr
  406d50:	mov	w27, wzr
  406d54:	b	405a74 <__fxstatat@plt+0x2584>
  406d58:	mov	w22, w23
  406d5c:	cbz	w23, 406d78 <__fxstatat@plt+0x3888>
  406d60:	bl	407b3c <__fxstatat@plt+0x464c>
  406d64:	bics	wzr, w22, w0
  406d68:	cset	w8, eq  // eq = none
  406d6c:	orr	w8, w27, w8
  406d70:	bic	w22, w22, w0
  406d74:	tbz	w8, #0, 406e80 <__fxstatat@plt+0x3990>
  406d78:	cbz	w27, 406458 <__fxstatat@plt+0x2f68>
  406d7c:	b	406f4c <__fxstatat@plt+0x3a5c>
  406d80:	bl	403420 <__errno_location@plt>
  406d84:	ldr	w23, [x0]
  406d88:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  406d8c:	add	x1, x1, #0x1b6
  406d90:	b	405d18 <__fxstatat@plt+0x2828>
  406d94:	mov	x0, x25
  406d98:	bl	4031f0 <free@plt>
  406d9c:	ldrb	w8, [x21, #37]
  406da0:	mov	x26, x21
  406da4:	cbz	w8, 406dac <__fxstatat@plt+0x38bc>
  406da8:	bl	407e5c <__fxstatat@plt+0x496c>
  406dac:	ldrb	w8, [x26, #29]
  406db0:	cbz	w8, 406e20 <__fxstatat@plt+0x3930>
  406db4:	ldr	w1, [x19, #312]
  406db8:	ldr	w2, [x19, #316]
  406dbc:	mov	x0, x20
  406dc0:	bl	4031a0 <lchown@plt>
  406dc4:	cbz	w0, 406e20 <__fxstatat@plt+0x3930>
  406dc8:	bl	403420 <__errno_location@plt>
  406dcc:	ldr	w23, [x0]
  406dd0:	cmp	w23, #0x16
  406dd4:	b.eq	406de0 <__fxstatat@plt+0x38f0>  // b.none
  406dd8:	cmp	w23, #0x1
  406ddc:	b.ne	406de8 <__fxstatat@plt+0x38f8>  // b.any
  406de0:	ldrb	w8, [x26, #26]
  406de4:	cbz	w8, 406e20 <__fxstatat@plt+0x3930>
  406de8:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  406dec:	add	x1, x1, #0x1f2
  406df0:	mov	w2, #0x5                   	// #5
  406df4:	mov	x0, xzr
  406df8:	bl	403380 <dcgettext@plt>
  406dfc:	mov	x2, x0
  406e00:	mov	w0, wzr
  406e04:	mov	w1, w23
  406e08:	mov	x3, x20
  406e0c:	bl	402ca0 <error@plt>
  406e10:	ldrb	w8, [x26, #36]
  406e14:	cbz	w8, 406e20 <__fxstatat@plt+0x3930>
  406e18:	mov	x21, x26
  406e1c:	b	406560 <__fxstatat@plt+0x3070>
  406e20:	ldr	w10, [x19, #156]
  406e24:	mov	w25, wzr
  406e28:	mov	w27, wzr
  406e2c:	mov	w28, #0x1                   	// #1
  406e30:	mov	w23, w22
  406e34:	mov	x21, x26
  406e38:	mov	w26, #0x1                   	// #1
  406e3c:	b	406214 <__fxstatat@plt+0x2d24>
  406e40:	tbnz	w20, #31, 406eb0 <__fxstatat@plt+0x39c0>
  406e44:	ldr	x8, [x19, #56]
  406e48:	ldrb	w8, [x8, #37]
  406e4c:	cbz	w8, 406eb0 <__fxstatat@plt+0x39c0>
  406e50:	mov	w8, #0x1                   	// #1
  406e54:	ldr	x20, [x19, #56]
  406e58:	ldr	x0, [x19, #144]
  406e5c:	cmp	w8, #0x0
  406e60:	cset	w1, ne  // ne = any
  406e64:	mov	w2, wzr
  406e68:	mov	x3, x20
  406e6c:	bl	404be8 <__fxstatat@plt+0x16f8>
  406e70:	ldrb	w8, [x20, #38]
  406e74:	cbz	w8, 406f20 <__fxstatat@plt+0x3a30>
  406e78:	str	wzr, [x19, #120]
  406e7c:	b	407038 <__fxstatat@plt+0x3b48>
  406e80:	ldr	w8, [x19, #120]
  406e84:	tst	w8, #0xff
  406e88:	b.eq	406f3c <__fxstatat@plt+0x3a4c>  // b.none
  406e8c:	add	x1, x19, #0xa0
  406e90:	mov	x0, x20
  406e94:	bl	411790 <__fxstatat@plt+0xe2a0>
  406e98:	cbz	w0, 406f3c <__fxstatat@plt+0x3a4c>
  406e9c:	bl	403420 <__errno_location@plt>
  406ea0:	ldr	w21, [x0]
  406ea4:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  406ea8:	add	x1, x1, #0xc69
  406eac:	b	4065a4 <__fxstatat@plt+0x30b4>
  406eb0:	ldr	w8, [x19, #52]
  406eb4:	tbz	w8, #31, 406f20 <__fxstatat@plt+0x3a30>
  406eb8:	ldr	x8, [x19, #56]
  406ebc:	ldrb	w8, [x8, #22]
  406ec0:	cbz	w8, 406f20 <__fxstatat@plt+0x3a30>
  406ec4:	ldr	x0, [x19, #144]
  406ec8:	bl	403480 <unlink@plt>
  406ecc:	cbz	w0, 406fb0 <__fxstatat@plt+0x3ac0>
  406ed0:	ldr	w23, [x27]
  406ed4:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  406ed8:	add	x1, x1, #0xf58
  406edc:	mov	w2, #0x5                   	// #5
  406ee0:	mov	x0, xzr
  406ee4:	bl	403380 <dcgettext@plt>
  406ee8:	ldr	x20, [x19, #144]
  406eec:	mov	x26, x0
  406ef0:	mov	w0, #0x4                   	// #4
  406ef4:	mov	x1, x20
  406ef8:	bl	40cc10 <__fxstatat@plt+0x9720>
  406efc:	mov	x3, x0
  406f00:	mov	w0, wzr
  406f04:	mov	w1, w23
  406f08:	mov	x2, x26
  406f0c:	bl	402ca0 <error@plt>
  406f10:	str	wzr, [x19, #120]
  406f14:	mov	w22, wzr
  406f18:	mov	x27, xzr
  406f1c:	b	4070a0 <__fxstatat@plt+0x3bb0>
  406f20:	ldr	x20, [x19, #144]
  406f24:	ldr	w22, [x19, #52]
  406f28:	ldr	x24, [x19, #40]
  406f2c:	ldr	x21, [x19, #56]
  406f30:	str	wzr, [x19, #120]
  406f34:	str	wzr, [x19, #128]
  406f38:	b	40717c <__fxstatat@plt+0x3c8c>
  406f3c:	ldr	w8, [x19, #176]
  406f40:	bics	wzr, w22, w8
  406f44:	str	w8, [x19, #52]
  406f48:	b.eq	406458 <__fxstatat@plt+0x2f68>  // b.none
  406f4c:	ldr	w8, [x19, #52]
  406f50:	mov	x0, x20
  406f54:	orr	w1, w22, w8
  406f58:	bl	402ed0 <chmod@plt>
  406f5c:	cbz	w0, 406458 <__fxstatat@plt+0x2f68>
  406f60:	bl	403420 <__errno_location@plt>
  406f64:	ldr	w22, [x0]
  406f68:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  406f6c:	add	x1, x1, #0x247
  406f70:	mov	w2, #0x5                   	// #5
  406f74:	mov	x0, xzr
  406f78:	bl	403380 <dcgettext@plt>
  406f7c:	mov	x24, x0
  406f80:	mov	w0, #0x4                   	// #4
  406f84:	mov	x1, x20
  406f88:	bl	40cc10 <__fxstatat@plt+0x9720>
  406f8c:	mov	x3, x0
  406f90:	mov	w0, wzr
  406f94:	mov	w1, w22
  406f98:	mov	x2, x24
  406f9c:	bl	402ca0 <error@plt>
  406fa0:	ldrb	w8, [x21, #36]
  406fa4:	mov	w23, wzr
  406fa8:	cbnz	w8, 404e84 <__fxstatat@plt+0x1994>
  406fac:	b	406458 <__fxstatat@plt+0x2f68>
  406fb0:	ldr	x8, [x19, #56]
  406fb4:	ldrb	w8, [x8, #46]
  406fb8:	cbz	w8, 406ff0 <__fxstatat@plt+0x3b00>
  406fbc:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  406fc0:	add	x1, x1, #0xf69
  406fc4:	mov	w2, #0x5                   	// #5
  406fc8:	mov	x0, xzr
  406fcc:	bl	403380 <dcgettext@plt>
  406fd0:	ldr	x1, [x19, #144]
  406fd4:	mov	x23, x0
  406fd8:	mov	w0, #0x4                   	// #4
  406fdc:	bl	40cc10 <__fxstatat@plt+0x9720>
  406fe0:	mov	x2, x0
  406fe4:	mov	w0, #0x1                   	// #1
  406fe8:	mov	x1, x23
  406fec:	bl	402f50 <__printf_chk@plt>
  406ff0:	ldr	x21, [x19, #56]
  406ff4:	ldr	w9, [x19, #108]
  406ff8:	ldr	x20, [x19, #144]
  406ffc:	ldr	x24, [x19, #40]
  407000:	ldrb	w8, [x21, #33]
  407004:	str	w9, [x19, #128]
  407008:	cbz	w8, 4070ac <__fxstatat@plt+0x3bbc>
  40700c:	ldr	x0, [x19, #88]
  407010:	mov	w3, #0x1                   	// #1
  407014:	mov	w8, #0x1                   	// #1
  407018:	mov	x1, x20
  40701c:	mov	x4, x21
  407020:	str	w8, [x19, #120]
  407024:	bl	404b34 <__fxstatat@plt+0x1644>
  407028:	ldr	w8, [x19, #108]
  40702c:	str	w8, [x19, #128]
  407030:	tbz	w0, #0, 405ef8 <__fxstatat@plt+0x2a08>
  407034:	b	4070ac <__fxstatat@plt+0x3bbc>
  407038:	mov	w26, wzr
  40703c:	mov	x27, xzr
  407040:	ldr	w0, [x19, #52]
  407044:	bl	403070 <close@plt>
  407048:	tbnz	w0, #31, 407058 <__fxstatat@plt+0x3b68>
  40704c:	ldr	x20, [x19, #144]
  407050:	and	w22, w26, #0x1
  407054:	b	4070a0 <__fxstatat@plt+0x3bb0>
  407058:	bl	403420 <__errno_location@plt>
  40705c:	ldr	w23, [x0]
  407060:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  407064:	add	x1, x1, #0x417
  407068:	mov	w2, #0x5                   	// #5
  40706c:	mov	x0, xzr
  407070:	bl	403380 <dcgettext@plt>
  407074:	ldr	x20, [x19, #144]
  407078:	mov	x26, x0
  40707c:	mov	w0, #0x4                   	// #4
  407080:	mov	x1, x20
  407084:	bl	40cc10 <__fxstatat@plt+0x9720>
  407088:	mov	x3, x0
  40708c:	mov	w0, wzr
  407090:	mov	w1, w23
  407094:	mov	x2, x26
  407098:	bl	402ca0 <error@plt>
  40709c:	mov	w22, wzr
  4070a0:	ldr	x24, [x19, #40]
  4070a4:	ldr	x21, [x19, #56]
  4070a8:	b	405f00 <__fxstatat@plt+0x2a10>
  4070ac:	ldr	w8, [x19, #64]
  4070b0:	ldr	w9, [x19, #128]
  4070b4:	mov	w1, #0xc1                  	// #193
  4070b8:	mov	x0, x20
  4070bc:	bic	w27, w8, w9
  4070c0:	mov	w2, w27
  4070c4:	bl	409bd0 <__fxstatat@plt+0x66e0>
  4070c8:	mov	w22, w0
  4070cc:	bl	403420 <__errno_location@plt>
  4070d0:	ldr	w23, [x0]
  4070d4:	tbz	w22, #31, 407134 <__fxstatat@plt+0x3c44>
  4070d8:	cmp	w23, #0x11
  4070dc:	b.ne	407134 <__fxstatat@plt+0x3c44>  // b.any
  4070e0:	ldrb	w8, [x24]
  4070e4:	cbnz	w8, 407130 <__fxstatat@plt+0x3c40>
  4070e8:	mov	x28, x0
  4070ec:	add	x1, x19, #0x1a0
  4070f0:	mov	x0, x20
  4070f4:	bl	411790 <__fxstatat@plt+0xe2a0>
  4070f8:	cbnz	w0, 407130 <__fxstatat@plt+0x3c40>
  4070fc:	ldr	w8, [x19, #432]
  407100:	and	w8, w8, #0xf000
  407104:	cmp	w8, #0xa, lsl #12
  407108:	b.ne	407130 <__fxstatat@plt+0x3c40>  // b.any
  40710c:	ldrb	w8, [x21, #48]
  407110:	cbz	w8, 4076d8 <__fxstatat@plt+0x41e8>
  407114:	mov	w1, #0x41                  	// #65
  407118:	mov	x0, x20
  40711c:	mov	w2, w27
  407120:	bl	409bd0 <__fxstatat@plt+0x66e0>
  407124:	ldr	w23, [x28]
  407128:	mov	w22, w0
  40712c:	b	407134 <__fxstatat@plt+0x3c44>
  407130:	mov	w23, #0x11                  	// #17
  407134:	cmp	w23, #0x15
  407138:	mov	w8, #0x1                   	// #1
  40713c:	str	w8, [x19, #120]
  407140:	b.ne	40717c <__fxstatat@plt+0x3c8c>  // b.any
  407144:	tbz	w22, #31, 40717c <__fxstatat@plt+0x3c8c>
  407148:	ldrb	w8, [x20]
  40714c:	cbnz	w8, 407158 <__fxstatat@plt+0x3c68>
  407150:	mov	w23, #0x15                  	// #21
  407154:	b	407174 <__fxstatat@plt+0x3c84>
  407158:	mov	x0, x20
  40715c:	bl	402c50 <strlen@plt>
  407160:	add	x8, x0, x20
  407164:	ldurb	w8, [x8, #-1]
  407168:	mov	w9, #0x14                  	// #20
  40716c:	cmp	w8, #0x2f
  407170:	cinc	w23, w9, ne  // ne = any
  407174:	mov	w8, #0x1                   	// #1
  407178:	str	w8, [x19, #120]
  40717c:	tbz	w22, #31, 4071c0 <__fxstatat@plt+0x3cd0>
  407180:	ldr	w8, [x19, #120]
  407184:	tst	w8, #0xff
  407188:	b.ne	40719c <__fxstatat@plt+0x3cac>  // b.any
  40718c:	cmp	w23, #0x2
  407190:	b.ne	40719c <__fxstatat@plt+0x3cac>  // b.any
  407194:	ldrb	w8, [x24]
  407198:	cbz	w8, 4070ac <__fxstatat@plt+0x3bbc>
  40719c:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  4071a0:	add	x1, x1, #0x3ca
  4071a4:	mov	w2, #0x5                   	// #5
  4071a8:	mov	x0, xzr
  4071ac:	bl	403380 <dcgettext@plt>
  4071b0:	mov	x26, x0
  4071b4:	mov	w0, #0x4                   	// #4
  4071b8:	mov	x1, x20
  4071bc:	b	405b7c <__fxstatat@plt+0x268c>
  4071c0:	sub	x1, x29, #0xa0
  4071c4:	mov	w0, w22
  4071c8:	str	x21, [x19, #56]
  4071cc:	str	x24, [x19, #40]
  4071d0:	str	x20, [x19, #144]
  4071d4:	str	w22, [x19, #52]
  4071d8:	bl	411780 <__fxstatat@plt+0xe290>
  4071dc:	cbz	w0, 407224 <__fxstatat@plt+0x3d34>
  4071e0:	bl	403420 <__errno_location@plt>
  4071e4:	ldr	w23, [x0]
  4071e8:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  4071ec:	add	x1, x1, #0x35a
  4071f0:	mov	w2, #0x5                   	// #5
  4071f4:	mov	x0, xzr
  4071f8:	bl	403380 <dcgettext@plt>
  4071fc:	ldr	x1, [x19, #144]
  407200:	mov	x27, x0
  407204:	mov	w0, #0x4                   	// #4
  407208:	bl	40cc10 <__fxstatat@plt+0x9720>
  40720c:	mov	x3, x0
  407210:	mov	w0, wzr
  407214:	mov	w1, w23
  407218:	mov	x2, x27
  40721c:	bl	402ca0 <error@plt>
  407220:	b	407038 <__fxstatat@plt+0x3b48>
  407224:	cbz	w26, 4072bc <__fxstatat@plt+0x3dcc>
  407228:	ldr	x8, [x19, #56]
  40722c:	ldr	w8, [x8, #56]
  407230:	cbz	w8, 4073d8 <__fxstatat@plt+0x3ee8>
  407234:	ldr	w0, [x19, #52]
  407238:	mov	w1, #0x9409                	// #37897
  40723c:	movk	w1, #0x4004, lsl #16
  407240:	mov	w2, w25
  407244:	bl	4034c0 <ioctl@plt>
  407248:	cbz	w0, 4072bc <__fxstatat@plt+0x3dcc>
  40724c:	ldr	x8, [x19, #56]
  407250:	ldr	w8, [x8, #56]
  407254:	cmp	w8, #0x2
  407258:	b.ne	4073d8 <__fxstatat@plt+0x3ee8>  // b.any
  40725c:	bl	403420 <__errno_location@plt>
  407260:	ldr	w23, [x0]
  407264:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  407268:	add	x1, x1, #0x3e8
  40726c:	mov	w2, #0x5                   	// #5
  407270:	mov	x0, xzr
  407274:	bl	403380 <dcgettext@plt>
  407278:	ldr	x2, [x19, #144]
  40727c:	mov	x27, x0
  407280:	mov	w1, #0x4                   	// #4
  407284:	mov	w0, wzr
  407288:	bl	40cb78 <__fxstatat@plt+0x9688>
  40728c:	ldr	x2, [x19, #88]
  407290:	mov	x28, x0
  407294:	mov	w0, #0x1                   	// #1
  407298:	mov	w1, #0x4                   	// #4
  40729c:	bl	40cb78 <__fxstatat@plt+0x9688>
  4072a0:	mov	x4, x0
  4072a4:	mov	w0, wzr
  4072a8:	mov	w1, w23
  4072ac:	mov	x2, x27
  4072b0:	mov	x3, x28
  4072b4:	bl	402ca0 <error@plt>
  4072b8:	b	407038 <__fxstatat@plt+0x3b48>
  4072bc:	mov	x27, xzr
  4072c0:	ldr	x8, [x19, #56]
  4072c4:	ldrb	w8, [x8, #31]
  4072c8:	cbz	w8, 40733c <__fxstatat@plt+0x3e4c>
  4072cc:	add	x8, x19, #0x120
  4072d0:	ldur	q0, [x8, #72]
  4072d4:	ldur	q1, [x8, #88]
  4072d8:	ldr	w0, [x19, #52]
  4072dc:	ldr	x1, [x19, #144]
  4072e0:	add	x2, x19, #0x1a0
  4072e4:	stp	q0, q1, [x19, #416]
  4072e8:	bl	40e528 <__fxstatat@plt+0xb038>
  4072ec:	cbz	w0, 40733c <__fxstatat@plt+0x3e4c>
  4072f0:	bl	403420 <__errno_location@plt>
  4072f4:	ldr	w23, [x0]
  4072f8:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  4072fc:	add	x1, x1, #0x22f
  407300:	mov	w2, #0x5                   	// #5
  407304:	mov	x0, xzr
  407308:	bl	403380 <dcgettext@plt>
  40730c:	ldr	x1, [x19, #144]
  407310:	mov	x28, x0
  407314:	mov	w0, #0x4                   	// #4
  407318:	bl	40cc10 <__fxstatat@plt+0x9720>
  40731c:	mov	x3, x0
  407320:	mov	w0, wzr
  407324:	mov	w1, w23
  407328:	mov	x2, x28
  40732c:	bl	402ca0 <error@plt>
  407330:	ldr	x8, [x19, #56]
  407334:	ldrb	w8, [x8, #36]
  407338:	cbnz	w8, 407a08 <__fxstatat@plt+0x4518>
  40733c:	ldr	x8, [x19, #56]
  407340:	ldrb	w8, [x8, #29]
  407344:	cbz	w8, 4073a4 <__fxstatat@plt+0x3eb4>
  407348:	ldr	w8, [x19, #312]
  40734c:	ldur	w9, [x29, #-136]
  407350:	cmp	w8, w9
  407354:	b.ne	407368 <__fxstatat@plt+0x3e78>  // b.any
  407358:	ldr	w8, [x19, #316]
  40735c:	ldur	w9, [x29, #-132]
  407360:	cmp	w8, w9
  407364:	b.eq	4073a4 <__fxstatat@plt+0x3eb4>  // b.none
  407368:	ldr	w8, [x19, #120]
  40736c:	ldr	x0, [x19, #56]
  407370:	ldr	x1, [x19, #144]
  407374:	ldr	w2, [x19, #52]
  407378:	tst	w8, #0xff
  40737c:	cset	w4, ne  // ne = any
  407380:	add	x3, x19, #0x120
  407384:	sub	x5, x29, #0xa0
  407388:	bl	407e94 <__fxstatat@plt+0x49a4>
  40738c:	cmn	w0, #0x1
  407390:	b.eq	407a08 <__fxstatat@plt+0x4518>  // b.none
  407394:	cbnz	w0, 4073a4 <__fxstatat@plt+0x3eb4>
  407398:	ldr	w8, [x19, #136]
  40739c:	and	w8, w8, #0xfffff1ff
  4073a0:	str	w8, [x19, #136]
  4073a4:	ldr	x8, [x19, #56]
  4073a8:	ldrb	w8, [x8, #39]
  4073ac:	cbz	w8, 4076d0 <__fxstatat@plt+0x41e0>
  4073b0:	ldurb	w8, [x29, #-144]
  4073b4:	tbnz	w8, #7, 4076c8 <__fxstatat@plt+0x41d8>
  4073b8:	bl	402ce0 <geteuid@plt>
  4073bc:	cbz	w0, 4076c8 <__fxstatat@plt+0x41d8>
  4073c0:	ldr	w8, [x19, #52]
  4073c4:	tbnz	w8, #31, 407754 <__fxstatat@plt+0x4264>
  4073c8:	ldr	w0, [x19, #52]
  4073cc:	mov	w1, #0x180                 	// #384
  4073d0:	bl	402fb0 <fchmod@plt>
  4073d4:	b	407760 <__fxstatat@plt+0x4270>
  4073d8:	bl	403030 <getpagesize@plt>
  4073dc:	ldur	w8, [x29, #-104]
  4073e0:	mov	w9, #0x20000               	// #131072
  4073e4:	mov	w23, w0
  4073e8:	mov	w3, #0x2                   	// #2
  4073ec:	cmp	w8, #0x20, lsl #12
  4073f0:	csel	w24, w8, w9, gt
  4073f4:	cmp	w8, #0x0
  4073f8:	mov	w9, #0x200                 	// #512
  4073fc:	mov	w0, w25
  407400:	mov	x1, xzr
  407404:	mov	x2, xzr
  407408:	csel	w22, w8, w9, gt
  40740c:	bl	409b98 <__fxstatat@plt+0x66a8>
  407410:	ldr	w8, [x19, #560]
  407414:	and	w27, w8, #0xf000
  407418:	cmp	w27, #0x8, lsl #12
  40741c:	b.ne	407440 <__fxstatat@plt+0x3f50>  // b.any
  407420:	ldr	x8, [x19, #592]
  407424:	ldr	x9, [x19, #608]
  407428:	add	x10, x8, #0x1ff
  40742c:	cmp	x8, #0x0
  407430:	csel	x8, x10, x8, lt  // lt = tstop
  407434:	cmp	x9, x8, asr #9
  407438:	cset	w26, lt  // lt = tstop
  40743c:	b	407444 <__fxstatat@plt+0x3f54>
  407440:	mov	w26, wzr
  407444:	ldur	w8, [x29, #-144]
  407448:	sxtw	x28, w23
  40744c:	and	w8, w8, #0xf000
  407450:	cmp	w8, #0x8, lsl #12
  407454:	b.ne	407480 <__fxstatat@plt+0x3f90>  // b.any
  407458:	ldr	x8, [x19, #56]
  40745c:	ldr	w9, [x8, #12]
  407460:	cmp	w9, #0x2
  407464:	cset	w8, eq  // eq = none
  407468:	cmp	w9, #0x3
  40746c:	mov	w9, #0x1                   	// #1
  407470:	str	w9, [x19, #12]
  407474:	b.eq	4074d8 <__fxstatat@plt+0x3fe8>  // b.none
  407478:	and	w8, w26, w8
  40747c:	tbnz	w8, #0, 4074d8 <__fxstatat@plt+0x3fe8>
  407480:	ldr	w8, [x19, #600]
  407484:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  407488:	sub	x23, x9, x28
  40748c:	mov	w9, #0x20000               	// #131072
  407490:	cmp	w8, #0x20, lsl #12
  407494:	csel	w0, w8, w9, gt
  407498:	mov	x1, x24
  40749c:	mov	x2, x23
  4074a0:	bl	4097e0 <__fxstatat@plt+0x62f0>
  4074a4:	ldr	x8, [x19, #592]
  4074a8:	mov	w9, #0x8000                	// #32768
  4074ac:	str	wzr, [x19, #12]
  4074b0:	cmp	x8, x24
  4074b4:	ccmp	w27, w9, #0x0, cc  // cc = lo, ul, last
  4074b8:	csinc	x8, x24, x8, ne  // ne = any
  4074bc:	add	x8, x0, x8
  4074c0:	sub	x8, x8, #0x1
  4074c4:	udiv	x8, x8, x0
  4074c8:	mul	x8, x8, x0
  4074cc:	sub	x9, x8, #0x1
  4074d0:	cmp	x9, x23
  4074d4:	csel	x24, x8, x0, cc  // cc = lo, ul, last
  4074d8:	sxtw	x8, w22
  4074dc:	add	x0, x24, x28
  4074e0:	str	x8, [x19]
  4074e4:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  4074e8:	add	x8, x0, x28
  4074ec:	sub	x8, x8, #0x1
  4074f0:	udiv	x8, x8, x28
  4074f4:	mov	x27, x0
  4074f8:	mul	x8, x8, x28
  4074fc:	str	x8, [x19, #32]
  407500:	cbz	w26, 407954 <__fxstatat@plt+0x4464>
  407504:	mov	w8, #0x1                   	// #1
  407508:	ldr	x21, [x19, #592]
  40750c:	str	w8, [x19, #28]
  407510:	ldr	w8, [x19, #12]
  407514:	cbz	w8, 407524 <__fxstatat@plt+0x4034>
  407518:	ldr	x8, [x19, #56]
  40751c:	ldr	w8, [x8, #12]
  407520:	str	w8, [x19, #28]
  407524:	add	x1, x19, #0x1a0
  407528:	mov	w0, w25
  40752c:	bl	4089cc <__fxstatat@plt+0x54dc>
  407530:	ldr	w8, [x19, #28]
  407534:	mov	x26, xzr
  407538:	mov	x23, xzr
  40753c:	mov	x20, xzr
  407540:	cmp	w8, #0x3
  407544:	ldr	x8, [x19]
  407548:	mov	w22, #0x1                   	// #1
  40754c:	csel	w8, w8, wzr, eq  // eq = none
  407550:	sxtw	x8, w8
  407554:	str	x8, [x19, #16]
  407558:	add	x0, x19, #0x1a0
  40755c:	bl	4089ec <__fxstatat@plt+0x54fc>
  407560:	tbz	w0, #0, 4078b4 <__fxstatat@plt+0x43c4>
  407564:	ldr	x8, [x19, #440]
  407568:	cbz	x8, 4076ac <__fxstatat@plt+0x41bc>
  40756c:	mov	x10, xzr
  407570:	mov	w22, #0x1                   	// #1
  407574:	ldr	x8, [x19, #456]
  407578:	mov	w9, #0x18                  	// #24
  40757c:	mov	x11, x20
  407580:	mov	x14, x21
  407584:	madd	x8, x10, x9, x8
  407588:	ldp	x9, x8, [x8]
  40758c:	mov	x10, x26
  407590:	add	x12, x8, x9
  407594:	cmp	x9, x21
  407598:	csel	x13, x21, x9, gt
  40759c:	cmp	x12, x21
  4075a0:	sub	x12, x21, x13
  4075a4:	csel	x9, x13, x9, gt
  4075a8:	csel	x26, x12, x8, gt
  4075ac:	sub	x8, x9, x11
  4075b0:	mov	x20, x9
  4075b4:	subs	x23, x8, x10
  4075b8:	b.eq	4075ec <__fxstatat@plt+0x40fc>  // b.none
  4075bc:	mov	w0, w25
  4075c0:	mov	x1, x20
  4075c4:	mov	w2, wzr
  4075c8:	bl	402df0 <lseek@plt>
  4075cc:	tbnz	x0, #63, 407724 <__fxstatat@plt+0x4234>
  4075d0:	ldr	w8, [x19, #28]
  4075d4:	cmp	w8, #0x1
  4075d8:	b.ne	4075f4 <__fxstatat@plt+0x4104>  // b.any
  4075dc:	ldr	w0, [x19, #52]
  4075e0:	mov	x1, x23
  4075e4:	bl	408574 <__fxstatat@plt+0x5084>
  4075e8:	tbz	w0, #0, 407824 <__fxstatat@plt+0x4334>
  4075ec:	mov	w28, wzr
  4075f0:	b	407618 <__fxstatat@plt+0x4128>
  4075f4:	ldr	w8, [x19, #28]
  4075f8:	ldr	w0, [x19, #52]
  4075fc:	ldr	x1, [x19, #144]
  407600:	mov	x3, x23
  407604:	cmp	w8, #0x3
  407608:	cset	w2, eq  // eq = none
  40760c:	bl	4084bc <__fxstatat@plt+0x4fcc>
  407610:	tbz	w0, #0, 407868 <__fxstatat@plt+0x4378>
  407614:	mov	w28, #0x1                   	// #1
  407618:	sub	sp, sp, #0x20
  40761c:	ldr	w1, [x19, #52]
  407620:	ldr	x2, [x19, #32]
  407624:	ldr	x4, [x19, #16]
  407628:	ldr	x6, [x19, #88]
  40762c:	ldr	x7, [x19, #144]
  407630:	sub	x8, x29, #0x1c
  407634:	str	x8, [sp, #16]
  407638:	sub	x8, x29, #0x18
  40763c:	mov	w5, #0x1                   	// #1
  407640:	mov	w0, w25
  407644:	mov	x3, x24
  407648:	stp	x26, x8, [sp]
  40764c:	bl	408190 <__fxstatat@plt+0x4ca0>
  407650:	add	sp, sp, #0x20
  407654:	tbz	w0, #0, 407868 <__fxstatat@plt+0x4378>
  407658:	ldur	x8, [x29, #-24]
  40765c:	ldurb	w9, [x29, #-28]
  407660:	add	x23, x8, x20
  407664:	cmp	x23, x21
  407668:	b.eq	407694 <__fxstatat@plt+0x41a4>  // b.none
  40766c:	ldr	x10, [x19, #440]
  407670:	add	w11, w22, #0x1
  407674:	cmp	x10, w22, uxtw
  407678:	mov	w10, w22
  40767c:	mov	w22, w11
  407680:	b.hi	407574 <__fxstatat@plt+0x4084>  // b.pmore
  407684:	cmp	x8, #0x0
  407688:	csel	w8, w28, w9, eq  // eq = none
  40768c:	and	w22, w8, #0x1
  407690:	b	4076ac <__fxstatat@plt+0x41bc>
  407694:	cmp	x8, #0x0
  407698:	csel	w8, w28, w9, eq  // eq = none
  40769c:	mov	w9, #0x1                   	// #1
  4076a0:	strb	w9, [x19, #449]
  4076a4:	and	w22, w8, #0x1
  4076a8:	mov	x23, x21
  4076ac:	ldr	x0, [x19, #456]
  4076b0:	bl	4031f0 <free@plt>
  4076b4:	ldrb	w8, [x19, #449]
  4076b8:	str	xzr, [x19, #456]
  4076bc:	str	xzr, [x19, #440]
  4076c0:	cbz	w8, 407558 <__fxstatat@plt+0x4068>
  4076c4:	b	4078bc <__fxstatat@plt+0x43cc>
  4076c8:	mov	w22, wzr
  4076cc:	b	407768 <__fxstatat@plt+0x4278>
  4076d0:	mov	w26, #0x1                   	// #1
  4076d4:	b	4077c4 <__fxstatat@plt+0x42d4>
  4076d8:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  4076dc:	add	x1, x1, #0x3a2
  4076e0:	mov	w2, #0x5                   	// #5
  4076e4:	mov	x0, xzr
  4076e8:	bl	403380 <dcgettext@plt>
  4076ec:	mov	x23, x0
  4076f0:	mov	w0, #0x4                   	// #4
  4076f4:	mov	x1, x20
  4076f8:	bl	40cc10 <__fxstatat@plt+0x9720>
  4076fc:	mov	x3, x0
  407700:	mov	w0, wzr
  407704:	mov	w1, wzr
  407708:	mov	x2, x23
  40770c:	bl	402ca0 <error@plt>
  407710:	mov	w8, #0x1                   	// #1
  407714:	mov	w22, wzr
  407718:	mov	x27, xzr
  40771c:	str	w8, [x19, #120]
  407720:	b	405f00 <__fxstatat@plt+0x2a10>
  407724:	bl	403420 <__errno_location@plt>
  407728:	ldr	w23, [x0]
  40772c:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  407730:	add	x1, x1, #0x449
  407734:	mov	w2, #0x5                   	// #5
  407738:	mov	x0, xzr
  40773c:	bl	403380 <dcgettext@plt>
  407740:	ldr	x1, [x19, #88]
  407744:	mov	x28, x0
  407748:	mov	w0, #0x4                   	// #4
  40774c:	bl	40cc10 <__fxstatat@plt+0x9720>
  407750:	b	407854 <__fxstatat@plt+0x4364>
  407754:	ldr	x0, [x19, #144]
  407758:	mov	w1, #0x180                 	// #384
  40775c:	bl	402ed0 <chmod@plt>
  407760:	cmp	w0, #0x0
  407764:	cset	w22, eq  // eq = none
  407768:	ldr	x0, [x19, #88]
  40776c:	ldr	x2, [x19, #144]
  407770:	ldr	w3, [x19, #52]
  407774:	ldr	x4, [x19, #56]
  407778:	mov	w1, w25
  40777c:	bl	408078 <__fxstatat@plt+0x4b88>
  407780:	tbz	w0, #0, 40778c <__fxstatat@plt+0x429c>
  407784:	mov	w26, #0x1                   	// #1
  407788:	b	407798 <__fxstatat@plt+0x42a8>
  40778c:	ldr	x8, [x19, #56]
  407790:	ldrb	w8, [x8, #40]
  407794:	eor	w26, w8, #0x1
  407798:	cbz	w22, 4077c4 <__fxstatat@plt+0x42d4>
  40779c:	ldr	w8, [x19, #64]
  4077a0:	ldr	w9, [x19, #128]
  4077a4:	bic	w1, w8, w9
  4077a8:	ldr	w8, [x19, #52]
  4077ac:	tbnz	w8, #31, 4077bc <__fxstatat@plt+0x42cc>
  4077b0:	ldr	w0, [x19, #52]
  4077b4:	bl	402fb0 <fchmod@plt>
  4077b8:	b	4077c4 <__fxstatat@plt+0x42d4>
  4077bc:	ldr	x0, [x19, #144]
  4077c0:	bl	402ed0 <chmod@plt>
  4077c4:	ldr	x8, [x19, #56]
  4077c8:	ldrb	w8, [x8, #30]
  4077cc:	cbnz	w8, 4077dc <__fxstatat@plt+0x42ec>
  4077d0:	ldr	x8, [x19, #40]
  4077d4:	ldrb	w8, [x8]
  4077d8:	cbz	w8, 40780c <__fxstatat@plt+0x431c>
  4077dc:	ldr	x0, [x19, #88]
  4077e0:	ldr	x2, [x19, #144]
  4077e4:	ldr	w3, [x19, #52]
  4077e8:	ldr	w4, [x19, #136]
  4077ec:	mov	w1, w25
  4077f0:	bl	408fb0 <__fxstatat@plt+0x5ac0>
  4077f4:	cbz	w0, 407040 <__fxstatat@plt+0x3b50>
  4077f8:	ldr	x8, [x19, #56]
  4077fc:	ldrb	w8, [x8, #36]
  407800:	cmp	w8, #0x0
  407804:	csel	w26, w26, wzr, eq  // eq = none
  407808:	b	407040 <__fxstatat@plt+0x3b50>
  40780c:	ldr	x8, [x19, #56]
  407810:	ldrb	w8, [x8, #43]
  407814:	cbz	w8, 40787c <__fxstatat@plt+0x438c>
  407818:	ldr	x8, [x19, #56]
  40781c:	ldr	w2, [x8, #16]
  407820:	b	4078a0 <__fxstatat@plt+0x43b0>
  407824:	bl	403420 <__errno_location@plt>
  407828:	ldr	w23, [x0]
  40782c:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  407830:	add	x1, x1, #0x459
  407834:	mov	w2, #0x5                   	// #5
  407838:	mov	x0, xzr
  40783c:	bl	403380 <dcgettext@plt>
  407840:	ldr	x2, [x19, #144]
  407844:	mov	x28, x0
  407848:	mov	w1, #0x3                   	// #3
  40784c:	mov	w0, wzr
  407850:	bl	40cdd4 <__fxstatat@plt+0x98e4>
  407854:	mov	x3, x0
  407858:	mov	w0, wzr
  40785c:	mov	w1, w23
  407860:	mov	x2, x28
  407864:	bl	402ca0 <error@plt>
  407868:	ldr	x0, [x19, #456]
  40786c:	bl	4031f0 <free@plt>
  407870:	str	xzr, [x19, #456]
  407874:	str	xzr, [x19, #440]
  407878:	b	407a08 <__fxstatat@plt+0x4518>
  40787c:	ldr	w8, [x19, #120]
  407880:	tst	w8, #0xff
  407884:	b.eq	407900 <__fxstatat@plt+0x4410>  // b.none
  407888:	ldr	x8, [x19, #56]
  40788c:	ldrb	w8, [x8, #32]
  407890:	cbz	w8, 407900 <__fxstatat@plt+0x4410>
  407894:	bl	407b3c <__fxstatat@plt+0x464c>
  407898:	mov	w8, #0x1b6                 	// #438
  40789c:	bic	w2, w8, w0
  4078a0:	ldr	x0, [x19, #144]
  4078a4:	ldr	w1, [x19, #52]
  4078a8:	bl	409058 <__fxstatat@plt+0x5b68>
  4078ac:	cmp	w0, #0x0
  4078b0:	b	407804 <__fxstatat@plt+0x4314>
  4078b4:	ldrb	w8, [x19, #449]
  4078b8:	cbz	w8, 40794c <__fxstatat@plt+0x445c>
  4078bc:	subs	x1, x21, x23
  4078c0:	b.gt	407930 <__fxstatat@plt+0x4440>
  4078c4:	tbnz	w22, #0, 407930 <__fxstatat@plt+0x4440>
  4078c8:	ldr	w8, [x19, #28]
  4078cc:	cmp	w8, #0x3
  4078d0:	b.ne	4072c0 <__fxstatat@plt+0x3dd0>  // b.any
  4078d4:	subs	x2, x21, x23
  4078d8:	b.le	4072c0 <__fxstatat@plt+0x3dd0>
  4078dc:	ldr	w0, [x19, #52]
  4078e0:	mov	x1, x23
  4078e4:	bl	40863c <__fxstatat@plt+0x514c>
  4078e8:	tbz	w0, #31, 4072c0 <__fxstatat@plt+0x3dd0>
  4078ec:	bl	403420 <__errno_location@plt>
  4078f0:	ldr	w23, [x0]
  4078f4:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  4078f8:	add	x1, x1, #0x46a
  4078fc:	b	4079d8 <__fxstatat@plt+0x44e8>
  407900:	ldr	w8, [x19, #128]
  407904:	cbz	w8, 407040 <__fxstatat@plt+0x3b50>
  407908:	bl	407b3c <__fxstatat@plt+0x464c>
  40790c:	ldr	w8, [x19, #128]
  407910:	bics	wzr, w8, w0
  407914:	b.eq	407040 <__fxstatat@plt+0x3b50>  // b.none
  407918:	ldr	w8, [x19, #52]
  40791c:	tbnz	w8, #31, 407a58 <__fxstatat@plt+0x4568>
  407920:	ldr	w0, [x19, #52]
  407924:	ldr	w1, [x19, #64]
  407928:	bl	402fb0 <fchmod@plt>
  40792c:	b	407a64 <__fxstatat@plt+0x4574>
  407930:	ldr	w8, [x19, #28]
  407934:	cmp	w8, #0x1
  407938:	b.ne	407a10 <__fxstatat@plt+0x4520>  // b.any
  40793c:	ldr	w0, [x19, #52]
  407940:	bl	408574 <__fxstatat@plt+0x5084>
  407944:	tbnz	w0, #0, 4072c0 <__fxstatat@plt+0x3dd0>
  407948:	b	4079c8 <__fxstatat@plt+0x44d8>
  40794c:	ldrb	w8, [x19, #448]
  407950:	cbz	w8, 407a24 <__fxstatat@plt+0x4534>
  407954:	ldr	x8, [x19, #56]
  407958:	ldr	w9, [x19, #12]
  40795c:	ldr	w8, [x8, #12]
  407960:	cmp	w9, #0x0
  407964:	ldr	x9, [x19]
  407968:	csel	x4, x9, xzr, ne  // ne = any
  40796c:	cmp	w8, #0x3
  407970:	cset	w5, eq  // eq = none
  407974:	sub	sp, sp, #0x20
  407978:	ldr	w1, [x19, #52]
  40797c:	ldr	x2, [x19, #32]
  407980:	ldr	x6, [x19, #88]
  407984:	ldr	x7, [x19, #144]
  407988:	sub	x8, x29, #0x18
  40798c:	add	x9, x19, #0x1a0
  407990:	mov	x10, #0xffffffffffffffff    	// #-1
  407994:	mov	w0, w25
  407998:	mov	x3, x24
  40799c:	stp	x9, x8, [sp, #8]
  4079a0:	str	x10, [sp]
  4079a4:	bl	408190 <__fxstatat@plt+0x4ca0>
  4079a8:	add	sp, sp, #0x20
  4079ac:	tbz	w0, #0, 407a08 <__fxstatat@plt+0x4518>
  4079b0:	ldurb	w8, [x29, #-24]
  4079b4:	cbz	w8, 4072c0 <__fxstatat@plt+0x3dd0>
  4079b8:	ldr	x1, [x19, #416]
  4079bc:	ldr	w0, [x19, #52]
  4079c0:	bl	4033b0 <ftruncate@plt>
  4079c4:	tbz	w0, #31, 4072c0 <__fxstatat@plt+0x3dd0>
  4079c8:	bl	403420 <__errno_location@plt>
  4079cc:	ldr	w23, [x0]
  4079d0:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  4079d4:	add	x1, x1, #0x403
  4079d8:	mov	w2, #0x5                   	// #5
  4079dc:	mov	x0, xzr
  4079e0:	bl	403380 <dcgettext@plt>
  4079e4:	ldr	x1, [x19, #144]
  4079e8:	mov	x28, x0
  4079ec:	mov	w0, #0x4                   	// #4
  4079f0:	bl	40cc10 <__fxstatat@plt+0x9720>
  4079f4:	mov	x3, x0
  4079f8:	mov	w0, wzr
  4079fc:	mov	w1, w23
  407a00:	mov	x2, x28
  407a04:	bl	402ca0 <error@plt>
  407a08:	mov	w26, wzr
  407a0c:	b	407040 <__fxstatat@plt+0x3b50>
  407a10:	ldr	w0, [x19, #52]
  407a14:	mov	x1, x21
  407a18:	bl	4033b0 <ftruncate@plt>
  407a1c:	cbnz	w0, 4079c8 <__fxstatat@plt+0x44d8>
  407a20:	b	4078c8 <__fxstatat@plt+0x43d8>
  407a24:	bl	403420 <__errno_location@plt>
  407a28:	ldr	w23, [x0]
  407a2c:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  407a30:	add	x1, x1, #0x42a
  407a34:	mov	w2, #0x5                   	// #5
  407a38:	mov	x0, xzr
  407a3c:	bl	403380 <dcgettext@plt>
  407a40:	ldr	x2, [x19, #88]
  407a44:	mov	x28, x0
  407a48:	mov	w1, #0x3                   	// #3
  407a4c:	mov	w0, wzr
  407a50:	bl	40cdd4 <__fxstatat@plt+0x98e4>
  407a54:	b	4079f4 <__fxstatat@plt+0x4504>
  407a58:	ldr	x0, [x19, #144]
  407a5c:	ldr	w1, [x19, #64]
  407a60:	bl	402ed0 <chmod@plt>
  407a64:	cbz	w0, 407040 <__fxstatat@plt+0x3b50>
  407a68:	bl	403420 <__errno_location@plt>
  407a6c:	ldr	w23, [x0]
  407a70:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  407a74:	add	x1, x1, #0x247
  407a78:	mov	w2, #0x5                   	// #5
  407a7c:	mov	x0, xzr
  407a80:	bl	403380 <dcgettext@plt>
  407a84:	ldr	x1, [x19, #144]
  407a88:	mov	x28, x0
  407a8c:	mov	w0, #0x4                   	// #4
  407a90:	bl	40cc10 <__fxstatat@plt+0x9720>
  407a94:	mov	x3, x0
  407a98:	mov	w0, wzr
  407a9c:	mov	w1, w23
  407aa0:	mov	x2, x28
  407aa4:	bl	402ca0 <error@plt>
  407aa8:	b	4077f8 <__fxstatat@plt+0x4308>
  407aac:	stp	x29, x30, [sp, #-32]!
  407ab0:	movi	v0.2d, #0x0
  407ab4:	str	x19, [sp, #16]
  407ab8:	mov	x29, sp
  407abc:	mov	x19, x0
  407ac0:	stp	q0, q0, [x0, #48]
  407ac4:	stp	q0, q0, [x0, #16]
  407ac8:	str	q0, [x0]
  407acc:	bl	402ce0 <geteuid@plt>
  407ad0:	cmp	w0, #0x0
  407ad4:	mov	w8, #0xffffffff            	// #-1
  407ad8:	cset	w9, eq  // eq = none
  407adc:	strb	w9, [x19, #27]
  407ae0:	strb	w9, [x19, #26]
  407ae4:	str	w8, [x19, #52]
  407ae8:	ldr	x19, [sp, #16]
  407aec:	ldp	x29, x30, [sp], #32
  407af0:	ret
  407af4:	stp	x29, x30, [sp, #-32]!
  407af8:	str	x19, [sp, #16]
  407afc:	mov	x29, sp
  407b00:	mov	x19, x0
  407b04:	bl	403420 <__errno_location@plt>
  407b08:	ldr	w8, [x0]
  407b0c:	cmp	w8, #0x16
  407b10:	b.eq	407b1c <__fxstatat@plt+0x462c>  // b.none
  407b14:	cmp	w8, #0x1
  407b18:	b.ne	407b2c <__fxstatat@plt+0x463c>  // b.any
  407b1c:	ldrb	w8, [x19, #26]
  407b20:	cmp	w8, #0x0
  407b24:	cset	w0, eq  // eq = none
  407b28:	b	407b30 <__fxstatat@plt+0x4640>
  407b2c:	mov	w0, wzr
  407b30:	ldr	x19, [sp, #16]
  407b34:	ldp	x29, x30, [sp], #32
  407b38:	ret
  407b3c:	stp	x29, x30, [sp, #-32]!
  407b40:	str	x19, [sp, #16]
  407b44:	adrp	x19, 425000 <__fxstatat@plt+0x21b10>
  407b48:	ldr	w0, [x19, #1180]
  407b4c:	mov	x29, sp
  407b50:	cmn	w0, #0x1
  407b54:	b.ne	407b6c <__fxstatat@plt+0x467c>  // b.any
  407b58:	mov	w0, wzr
  407b5c:	bl	4033f0 <umask@plt>
  407b60:	str	w0, [x19, #1180]
  407b64:	bl	4033f0 <umask@plt>
  407b68:	ldr	w0, [x19, #1180]
  407b6c:	ldr	x19, [sp, #16]
  407b70:	ldp	x29, x30, [sp], #32
  407b74:	ret
  407b78:	stp	x29, x30, [sp, #-48]!
  407b7c:	stp	x20, x19, [sp, #32]
  407b80:	mov	x19, x1
  407b84:	mov	x20, x0
  407b88:	tst	w4, #0x1
  407b8c:	mov	w8, #0x400                 	// #1024
  407b90:	stp	x22, x21, [sp, #16]
  407b94:	mov	w22, w3
  407b98:	csel	w4, w8, wzr, ne  // ne = any
  407b9c:	and	w5, w2, #0x1
  407ba0:	mov	w0, #0xffffff9c            	// #-100
  407ba4:	mov	w2, #0xffffff9c            	// #-100
  407ba8:	mov	w6, #0xffffffff            	// #-1
  407bac:	mov	x1, x20
  407bb0:	mov	x3, x19
  407bb4:	mov	x29, sp
  407bb8:	bl	408cc0 <__fxstatat@plt+0x57d0>
  407bbc:	mov	w21, w0
  407bc0:	cmp	w0, #0x1
  407bc4:	b.lt	407c24 <__fxstatat@plt+0x4734>  // b.tstop
  407bc8:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  407bcc:	add	x1, x1, #0x28e
  407bd0:	mov	w2, #0x5                   	// #5
  407bd4:	mov	x0, xzr
  407bd8:	bl	403380 <dcgettext@plt>
  407bdc:	mov	x22, x0
  407be0:	mov	w1, #0x4                   	// #4
  407be4:	mov	w0, wzr
  407be8:	mov	x2, x19
  407bec:	bl	40cb78 <__fxstatat@plt+0x9688>
  407bf0:	mov	x19, x0
  407bf4:	mov	w0, #0x1                   	// #1
  407bf8:	mov	w1, #0x4                   	// #4
  407bfc:	mov	x2, x20
  407c00:	bl	40cb78 <__fxstatat@plt+0x9688>
  407c04:	mov	x4, x0
  407c08:	mov	w0, wzr
  407c0c:	mov	w1, w21
  407c10:	mov	x2, x22
  407c14:	mov	x3, x19
  407c18:	bl	402ca0 <error@plt>
  407c1c:	mov	w20, wzr
  407c20:	b	407c68 <__fxstatat@plt+0x4778>
  407c24:	mov	w20, #0x1                   	// #1
  407c28:	cbz	w21, 407c68 <__fxstatat@plt+0x4778>
  407c2c:	tbz	w22, #0, 407c68 <__fxstatat@plt+0x4778>
  407c30:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  407c34:	add	x1, x1, #0xf69
  407c38:	mov	w2, #0x5                   	// #5
  407c3c:	mov	x0, xzr
  407c40:	bl	403380 <dcgettext@plt>
  407c44:	mov	x21, x0
  407c48:	mov	w0, #0x4                   	// #4
  407c4c:	mov	x1, x19
  407c50:	bl	40cc10 <__fxstatat@plt+0x9720>
  407c54:	mov	x2, x0
  407c58:	mov	w0, #0x1                   	// #1
  407c5c:	mov	x1, x21
  407c60:	mov	w20, #0x1                   	// #1
  407c64:	bl	402f50 <__printf_chk@plt>
  407c68:	mov	w0, w20
  407c6c:	ldp	x20, x19, [sp, #32]
  407c70:	ldp	x22, x21, [sp, #16]
  407c74:	ldp	x29, x30, [sp], #48
  407c78:	ret
  407c7c:	sub	sp, sp, #0x50
  407c80:	stp	x29, x30, [sp, #16]
  407c84:	stp	x24, x23, [sp, #32]
  407c88:	stp	x22, x21, [sp, #48]
  407c8c:	stp	x20, x19, [sp, #64]
  407c90:	mov	x19, x1
  407c94:	ldr	w1, [x2, #16]
  407c98:	mov	x22, x0
  407c9c:	mov	x0, x19
  407ca0:	add	x29, sp, #0x10
  407ca4:	mov	x20, x2
  407ca8:	bl	408144 <__fxstatat@plt+0x4c54>
  407cac:	tbz	w0, #0, 407d00 <__fxstatat@plt+0x4810>
  407cb0:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  407cb4:	ldr	x20, [x8, #1304]
  407cb8:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  407cbc:	add	x1, x1, #0x30d
  407cc0:	mov	w2, #0x5                   	// #5
  407cc4:	mov	x0, xzr
  407cc8:	bl	403380 <dcgettext@plt>
  407ccc:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  407cd0:	ldr	x21, [x8, #2488]
  407cd4:	mov	x22, x0
  407cd8:	mov	w0, #0x4                   	// #4
  407cdc:	mov	x1, x19
  407ce0:	bl	40cc10 <__fxstatat@plt+0x9720>
  407ce4:	mov	x4, x0
  407ce8:	mov	w1, #0x1                   	// #1
  407cec:	mov	x0, x20
  407cf0:	mov	x2, x22
  407cf4:	mov	x3, x21
  407cf8:	bl	403150 <__fprintf_chk@plt>
  407cfc:	b	407d9c <__fxstatat@plt+0x48ac>
  407d00:	ldr	w0, [x20, #16]
  407d04:	add	x1, sp, #0x4
  407d08:	add	x24, sp, #0x4
  407d0c:	bl	409d34 <__fxstatat@plt+0x6844>
  407d10:	strb	wzr, [sp, #14]
  407d14:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  407d18:	ldrb	w9, [x22, #24]
  407d1c:	ldr	x21, [x8, #1304]
  407d20:	cbz	w9, 407d30 <__fxstatat@plt+0x4840>
  407d24:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  407d28:	add	x1, x1, #0x2af
  407d2c:	b	407d54 <__fxstatat@plt+0x4864>
  407d30:	ldrb	w8, [x22, #21]
  407d34:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  407d38:	add	x1, x1, #0x2af
  407d3c:	cbnz	w8, 407d54 <__fxstatat@plt+0x4864>
  407d40:	ldrb	w8, [x22, #22]
  407d44:	adrp	x9, 413000 <__fxstatat@plt+0xfb10>
  407d48:	add	x9, x9, #0x2dc
  407d4c:	cmp	w8, #0x0
  407d50:	csel	x1, x9, x1, eq  // eq = none
  407d54:	mov	w2, #0x5                   	// #5
  407d58:	mov	x0, xzr
  407d5c:	bl	403380 <dcgettext@plt>
  407d60:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  407d64:	ldr	x22, [x8, #2488]
  407d68:	mov	x23, x0
  407d6c:	mov	w0, #0x4                   	// #4
  407d70:	mov	x1, x19
  407d74:	bl	40cc10 <__fxstatat@plt+0x9720>
  407d78:	ldr	w8, [x20, #16]
  407d7c:	mov	x4, x0
  407d80:	orr	x6, x24, #0x1
  407d84:	mov	w1, #0x1                   	// #1
  407d88:	and	x5, x8, #0xfff
  407d8c:	mov	x0, x21
  407d90:	mov	x2, x23
  407d94:	mov	x3, x22
  407d98:	bl	403150 <__fprintf_chk@plt>
  407d9c:	bl	40f9b4 <__fxstatat@plt+0xc4c4>
  407da0:	ldp	x20, x19, [sp, #64]
  407da4:	ldp	x22, x21, [sp, #48]
  407da8:	ldp	x24, x23, [sp, #32]
  407dac:	ldp	x29, x30, [sp, #16]
  407db0:	and	w0, w0, #0x1
  407db4:	add	sp, sp, #0x50
  407db8:	ret
  407dbc:	stp	x29, x30, [sp, #-48]!
  407dc0:	stp	x20, x19, [sp, #32]
  407dc4:	mov	x19, x2
  407dc8:	mov	x20, x1
  407dcc:	mov	x2, x0
  407dd0:	mov	w1, #0x4                   	// #4
  407dd4:	mov	w0, wzr
  407dd8:	str	x21, [sp, #16]
  407ddc:	mov	x29, sp
  407de0:	bl	40cb78 <__fxstatat@plt+0x9688>
  407de4:	mov	x21, x0
  407de8:	mov	w0, #0x1                   	// #1
  407dec:	mov	w1, #0x4                   	// #4
  407df0:	mov	x2, x20
  407df4:	bl	40cb78 <__fxstatat@plt+0x9688>
  407df8:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  407dfc:	mov	x3, x0
  407e00:	add	x1, x1, #0xed9
  407e04:	mov	w0, #0x1                   	// #1
  407e08:	mov	x2, x21
  407e0c:	bl	402f50 <__printf_chk@plt>
  407e10:	cbz	x19, 407e48 <__fxstatat@plt+0x4958>
  407e14:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  407e18:	add	x1, x1, #0x320
  407e1c:	mov	w2, #0x5                   	// #5
  407e20:	mov	x0, xzr
  407e24:	bl	403380 <dcgettext@plt>
  407e28:	mov	x20, x0
  407e2c:	mov	w0, #0x4                   	// #4
  407e30:	mov	x1, x19
  407e34:	bl	40cc10 <__fxstatat@plt+0x9720>
  407e38:	mov	x2, x0
  407e3c:	mov	w0, #0x1                   	// #1
  407e40:	mov	x1, x20
  407e44:	bl	402f50 <__printf_chk@plt>
  407e48:	ldp	x20, x19, [sp, #32]
  407e4c:	ldr	x21, [sp, #16]
  407e50:	mov	w0, #0xa                   	// #10
  407e54:	ldp	x29, x30, [sp], #48
  407e58:	b	402fc0 <putchar_unlocked@plt>
  407e5c:	stp	x29, x30, [sp, #-16]!
  407e60:	mov	x29, sp
  407e64:	bl	403420 <__errno_location@plt>
  407e68:	mov	w8, #0x5f                  	// #95
  407e6c:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  407e70:	str	w8, [x0]
  407e74:	add	x1, x1, #0x4b6
  407e78:	mov	w2, #0x5                   	// #5
  407e7c:	mov	x0, xzr
  407e80:	bl	403380 <dcgettext@plt>
  407e84:	mov	x2, x0
  407e88:	mov	w0, #0x1                   	// #1
  407e8c:	mov	w1, #0x5f                  	// #95
  407e90:	bl	402ca0 <error@plt>
  407e94:	stp	x29, x30, [sp, #-64]!
  407e98:	stp	x24, x23, [sp, #16]
  407e9c:	stp	x22, x21, [sp, #32]
  407ea0:	stp	x20, x19, [sp, #48]
  407ea4:	ldp	w22, w21, [x3, #24]
  407ea8:	mov	w23, w2
  407eac:	mov	x20, x1
  407eb0:	mov	x19, x0
  407eb4:	mov	x29, sp
  407eb8:	tbnz	w4, #0, 407f64 <__fxstatat@plt+0x4a74>
  407ebc:	ldrb	w8, [x19, #30]
  407ec0:	cbnz	w8, 407ecc <__fxstatat@plt+0x49dc>
  407ec4:	ldrb	w8, [x19, #24]
  407ec8:	cbz	w8, 407f54 <__fxstatat@plt+0x4a64>
  407ecc:	add	x8, x3, #0x10
  407ed0:	ldr	w9, [x5, #16]
  407ed4:	ldr	w8, [x8]
  407ed8:	mov	x0, x20
  407edc:	mov	w1, w23
  407ee0:	and	w8, w9, w8
  407ee4:	and	w2, w8, #0x1c0
  407ee8:	bl	40b9fc <__fxstatat@plt+0x850c>
  407eec:	cbz	w0, 407f64 <__fxstatat@plt+0x4a74>
  407ef0:	bl	403420 <__errno_location@plt>
  407ef4:	ldr	w21, [x0]
  407ef8:	cmp	w21, #0x16
  407efc:	b.eq	407f08 <__fxstatat@plt+0x4a18>  // b.none
  407f00:	cmp	w21, #0x1
  407f04:	b.ne	407f10 <__fxstatat@plt+0x4a20>  // b.any
  407f08:	ldrb	w8, [x19, #27]
  407f0c:	cbz	w8, 407f48 <__fxstatat@plt+0x4a58>
  407f10:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  407f14:	add	x1, x1, #0x4ea
  407f18:	mov	w2, #0x5                   	// #5
  407f1c:	mov	x0, xzr
  407f20:	bl	403380 <dcgettext@plt>
  407f24:	mov	x22, x0
  407f28:	mov	w0, #0x4                   	// #4
  407f2c:	mov	x1, x20
  407f30:	bl	40cc10 <__fxstatat@plt+0x9720>
  407f34:	mov	x3, x0
  407f38:	mov	w0, wzr
  407f3c:	mov	w1, w21
  407f40:	mov	x2, x22
  407f44:	bl	402ca0 <error@plt>
  407f48:	ldrb	w8, [x19, #36]
  407f4c:	neg	w0, w8
  407f50:	b	408064 <__fxstatat@plt+0x4b74>
  407f54:	ldrb	w8, [x19, #43]
  407f58:	cbz	w8, 407f64 <__fxstatat@plt+0x4a74>
  407f5c:	add	x8, x19, #0x10
  407f60:	b	407ed0 <__fxstatat@plt+0x49e0>
  407f64:	cmn	w23, #0x1
  407f68:	b.eq	407fb4 <__fxstatat@plt+0x4ac4>  // b.none
  407f6c:	mov	w0, w23
  407f70:	mov	w1, w22
  407f74:	mov	w2, w21
  407f78:	bl	403490 <fchown@plt>
  407f7c:	cbz	w0, 408058 <__fxstatat@plt+0x4b68>
  407f80:	bl	403420 <__errno_location@plt>
  407f84:	ldr	w22, [x0]
  407f88:	mov	x24, x0
  407f8c:	cmp	w22, #0x16
  407f90:	b.eq	407f9c <__fxstatat@plt+0x4aac>  // b.none
  407f94:	cmp	w22, #0x1
  407f98:	b.ne	407ff8 <__fxstatat@plt+0x4b08>  // b.any
  407f9c:	mov	w1, #0xffffffff            	// #-1
  407fa0:	mov	w0, w23
  407fa4:	mov	w2, w21
  407fa8:	bl	403490 <fchown@plt>
  407fac:	str	w22, [x24]
  407fb0:	b	407ff8 <__fxstatat@plt+0x4b08>
  407fb4:	mov	x0, x20
  407fb8:	mov	w1, w22
  407fbc:	mov	w2, w21
  407fc0:	bl	4031a0 <lchown@plt>
  407fc4:	cbz	w0, 408058 <__fxstatat@plt+0x4b68>
  407fc8:	bl	403420 <__errno_location@plt>
  407fcc:	ldr	w22, [x0]
  407fd0:	mov	x23, x0
  407fd4:	cmp	w22, #0x16
  407fd8:	b.eq	407fe4 <__fxstatat@plt+0x4af4>  // b.none
  407fdc:	cmp	w22, #0x1
  407fe0:	b.ne	407ff8 <__fxstatat@plt+0x4b08>  // b.any
  407fe4:	mov	w1, #0xffffffff            	// #-1
  407fe8:	mov	x0, x20
  407fec:	mov	w2, w21
  407ff0:	bl	4031a0 <lchown@plt>
  407ff4:	str	w22, [x23]
  407ff8:	cmp	w22, #0x16
  407ffc:	b.eq	408008 <__fxstatat@plt+0x4b18>  // b.none
  408000:	cmp	w22, #0x1
  408004:	b.ne	408010 <__fxstatat@plt+0x4b20>  // b.any
  408008:	ldrb	w8, [x19, #26]
  40800c:	cbz	w8, 408060 <__fxstatat@plt+0x4b70>
  408010:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  408014:	add	x1, x1, #0x1f2
  408018:	mov	w2, #0x5                   	// #5
  40801c:	mov	x0, xzr
  408020:	bl	403380 <dcgettext@plt>
  408024:	mov	x21, x0
  408028:	mov	w0, #0x4                   	// #4
  40802c:	mov	x1, x20
  408030:	bl	40cc10 <__fxstatat@plt+0x9720>
  408034:	mov	x3, x0
  408038:	mov	w0, wzr
  40803c:	mov	w1, w22
  408040:	mov	x2, x21
  408044:	bl	402ca0 <error@plt>
  408048:	ldrb	w8, [x19, #36]
  40804c:	cbz	w8, 408060 <__fxstatat@plt+0x4b70>
  408050:	mov	w0, #0xffffffff            	// #-1
  408054:	b	408064 <__fxstatat@plt+0x4b74>
  408058:	mov	w0, #0x1                   	// #1
  40805c:	b	408064 <__fxstatat@plt+0x4b74>
  408060:	mov	w0, wzr
  408064:	ldp	x20, x19, [sp, #48]
  408068:	ldp	x22, x21, [sp, #32]
  40806c:	ldp	x24, x23, [sp, #16]
  408070:	ldp	x29, x30, [sp], #64
  408074:	ret
  408078:	sub	sp, sp, #0x30
  40807c:	stp	x29, x30, [sp, #32]
  408080:	ldrb	w8, [x4, #35]
  408084:	add	x29, sp, #0x20
  408088:	cbz	w8, 408094 <__fxstatat@plt+0x4ba4>
  40808c:	ldrb	w8, [x4, #40]
  408090:	cbz	w8, 4080a0 <__fxstatat@plt+0x4bb0>
  408094:	mov	w9, wzr
  408098:	mov	w10, #0x1                   	// #1
  40809c:	b	4080b0 <__fxstatat@plt+0x4bc0>
  4080a0:	ldrb	w8, [x4, #41]
  4080a4:	mov	w10, wzr
  4080a8:	cmp	w8, #0x0
  4080ac:	cset	w9, eq  // eq = none
  4080b0:	ldrb	w11, [x4, #37]
  4080b4:	adrp	x8, 408000 <__fxstatat@plt+0x4b10>
  4080b8:	add	x8, x8, #0x7b8
  4080bc:	cbnz	w11, 4080cc <__fxstatat@plt+0x4bdc>
  4080c0:	ldrb	w11, [x4, #33]
  4080c4:	cmp	w11, #0x0
  4080c8:	csel	x8, xzr, x8, eq  // eq = none
  4080cc:	adrp	x11, 408000 <__fxstatat@plt+0x4b10>
  4080d0:	adrp	x12, 408000 <__fxstatat@plt+0x4b10>
  4080d4:	add	x11, x11, #0x714
  4080d8:	add	x12, x12, #0x68c
  4080dc:	cmp	w10, #0x0
  4080e0:	orr	w9, w10, w9
  4080e4:	adrp	x13, 408000 <__fxstatat@plt+0x4b10>
  4080e8:	adrp	x14, 408000 <__fxstatat@plt+0x4b10>
  4080ec:	add	x10, sp, #0x8
  4080f0:	csel	x11, x12, x11, ne  // ne = any
  4080f4:	cmp	w9, #0x0
  4080f8:	add	x13, x13, #0x7ac
  4080fc:	add	x14, x14, #0x7b4
  408100:	orr	w15, w3, w1
  408104:	csel	x5, x10, xzr, ne  // ne = any
  408108:	stp	x13, x14, [sp, #16]
  40810c:	str	x11, [sp, #8]
  408110:	tbnz	w15, #31, 408120 <__fxstatat@plt+0x4c30>
  408114:	mov	x4, x8
  408118:	bl	403230 <attr_copy_fd@plt>
  40811c:	b	408130 <__fxstatat@plt+0x4c40>
  408120:	mov	x1, x2
  408124:	mov	x2, x8
  408128:	mov	x3, x5
  40812c:	bl	4032b0 <attr_copy_file@plt>
  408130:	ldp	x29, x30, [sp, #32]
  408134:	cmp	w0, #0x0
  408138:	cset	w0, eq  // eq = none
  40813c:	add	sp, sp, #0x30
  408140:	ret
  408144:	stp	x29, x30, [sp, #-32]!
  408148:	and	w8, w1, #0xf000
  40814c:	cmp	w8, #0xa, lsl #12
  408150:	str	x19, [sp, #16]
  408154:	mov	x29, sp
  408158:	b.eq	408168 <__fxstatat@plt+0x4c78>  // b.none
  40815c:	mov	x19, x0
  408160:	bl	40f138 <__fxstatat@plt+0xbc48>
  408164:	tbz	w0, #0, 408170 <__fxstatat@plt+0x4c80>
  408168:	mov	w0, #0x1                   	// #1
  40816c:	b	408184 <__fxstatat@plt+0x4c94>
  408170:	mov	w1, #0x2                   	// #2
  408174:	mov	x0, x19
  408178:	bl	402dc0 <euidaccess@plt>
  40817c:	cmp	w0, #0x0
  408180:	cset	w0, eq  // eq = none
  408184:	ldr	x19, [sp, #16]
  408188:	ldp	x29, x30, [sp], #32
  40818c:	ret
  408190:	sub	sp, sp, #0xc0
  408194:	stp	x29, x30, [sp, #96]
  408198:	add	x29, sp, #0x60
  40819c:	stp	x28, x27, [sp, #112]
  4081a0:	stp	x26, x25, [sp, #128]
  4081a4:	ldp	x26, x8, [x29, #104]
  4081a8:	ldr	x27, [x29, #96]
  4081ac:	stp	x24, x23, [sp, #144]
  4081b0:	stp	x22, x21, [sp, #160]
  4081b4:	stp	x20, x19, [sp, #176]
  4081b8:	stur	x7, [x29, #-24]
  4081bc:	stur	w5, [x29, #-28]
  4081c0:	stur	w1, [x29, #-12]
  4081c4:	str	x8, [sp, #40]
  4081c8:	strb	wzr, [x8]
  4081cc:	str	xzr, [x26]
  4081d0:	cbz	x27, 4083e4 <__fxstatat@plt+0x4ef4>
  4081d4:	cmp	x4, #0x0
  4081d8:	mov	x22, x4
  4081dc:	mov	x21, x3
  4081e0:	mov	x23, x2
  4081e4:	mov	w25, w0
  4081e8:	mov	w24, wzr
  4081ec:	mov	x19, xzr
  4081f0:	csel	x8, x4, x3, ne  // ne = any
  4081f4:	str	x6, [sp]
  4081f8:	stur	x8, [x29, #-40]
  4081fc:	stp	x2, x3, [sp, #24]
  408200:	str	w0, [sp, #20]
  408204:	str	x26, [sp, #8]
  408208:	cmp	x27, x21
  40820c:	csel	x2, x27, x21, cc  // cc = lo, ul, last
  408210:	mov	w0, w25
  408214:	mov	x1, x23
  408218:	bl	403330 <read@plt>
  40821c:	tbnz	x0, #63, 408390 <__fxstatat@plt+0x4ea0>
  408220:	mov	x28, x0
  408224:	cbz	x0, 4083c4 <__fxstatat@plt+0x4ed4>
  408228:	ldr	x8, [x26]
  40822c:	sub	x27, x27, x28
  408230:	str	x27, [sp, #48]
  408234:	ldur	x27, [x29, #-40]
  408238:	add	x8, x8, x28
  40823c:	mov	x25, x23
  408240:	str	x8, [x26]
  408244:	stur	x23, [x29, #-8]
  408248:	cmp	x27, x28
  40824c:	mov	w26, w24
  408250:	csel	x21, x27, x28, cc  // cc = lo, ul, last
  408254:	cbz	x22, 4082b0 <__fxstatat@plt+0x4dc0>
  408258:	mov	w24, w26
  40825c:	cbz	x21, 4082b0 <__fxstatat@plt+0x4dc0>
  408260:	add	x8, x21, #0xf
  408264:	and	x9, x8, #0xf
  408268:	orr	x8, x8, #0xfffffffffffffff0
  40826c:	add	x9, x9, x25
  408270:	eor	x8, x8, #0xf
  408274:	add	x1, x9, #0x1
  408278:	add	x2, x8, x21
  40827c:	sub	x8, x21, #0x1
  408280:	mov	x9, x25
  408284:	ldrb	w10, [x9]
  408288:	cbnz	w10, 408380 <__fxstatat@plt+0x4e90>
  40828c:	cbz	x8, 408388 <__fxstatat@plt+0x4e98>
  408290:	add	x9, x9, #0x1
  408294:	and	x10, x8, #0xf
  408298:	sub	x8, x8, #0x1
  40829c:	cbnz	x10, 408284 <__fxstatat@plt+0x4d94>
  4082a0:	mov	x0, x25
  4082a4:	bl	402ff0 <bcmp@plt>
  4082a8:	cmp	w0, #0x0
  4082ac:	cset	w24, eq  // eq = none
  4082b0:	cmp	x21, #0x0
  4082b4:	cset	w9, ne  // ne = any
  4082b8:	cmp	x27, x28
  4082bc:	cset	w10, cc  // cc = lo, ul, last
  4082c0:	cmp	x19, #0x0
  4082c4:	eor	w8, w26, w24
  4082c8:	cset	w11, ne  // ne = any
  4082cc:	and	w27, w11, w8
  4082d0:	orr	w8, w10, w24
  4082d4:	and	w23, w9, w8
  4082d8:	tbnz	w27, #0, 4082f8 <__fxstatat@plt+0x4e08>
  4082dc:	cbz	w23, 4082f8 <__fxstatat@plt+0x4e08>
  4082e0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4082e4:	sub	x8, x8, x21
  4082e8:	cmp	x19, x8
  4082ec:	b.hi	4083ec <__fxstatat@plt+0x4efc>  // b.pmore
  4082f0:	add	x19, x21, x19
  4082f4:	b	40836c <__fxstatat@plt+0x4e7c>
  4082f8:	cmp	w27, #0x0
  4082fc:	mov	x20, x22
  408300:	csel	x22, xzr, x21, ne  // ne = any
  408304:	add	x19, x22, x19
  408308:	tbz	w26, #0, 40832c <__fxstatat@plt+0x4e3c>
  40830c:	ldur	w8, [x29, #-28]
  408310:	ldur	w0, [x29, #-12]
  408314:	ldur	x1, [x29, #-24]
  408318:	mov	x3, x19
  40831c:	and	w2, w8, #0x1
  408320:	bl	4084bc <__fxstatat@plt+0x4fcc>
  408324:	tbnz	w0, #0, 408344 <__fxstatat@plt+0x4e54>
  408328:	b	408464 <__fxstatat@plt+0x4f74>
  40832c:	ldur	w0, [x29, #-12]
  408330:	ldur	x1, [x29, #-8]
  408334:	mov	x2, x19
  408338:	bl	409ff0 <__fxstatat@plt+0x6b00>
  40833c:	cmp	x0, x19
  408340:	b.ne	408424 <__fxstatat@plt+0x4f34>  // b.any
  408344:	tbz	w23, #0, 408350 <__fxstatat@plt+0x4e60>
  408348:	mov	x19, x21
  40834c:	b	408364 <__fxstatat@plt+0x4e74>
  408350:	cmp	x21, #0x0
  408354:	csel	x28, x28, xzr, ne  // ne = any
  408358:	cmp	w27, #0x0
  40835c:	csel	x19, x21, xzr, ne  // ne = any
  408360:	mov	x21, x22
  408364:	stur	x25, [x29, #-8]
  408368:	mov	x22, x20
  40836c:	subs	x28, x28, x21
  408370:	add	x25, x25, x21
  408374:	mov	x27, x21
  408378:	b.ne	408248 <__fxstatat@plt+0x4d58>  // b.any
  40837c:	b	4083a4 <__fxstatat@plt+0x4eb4>
  408380:	mov	w24, wzr
  408384:	b	4082b0 <__fxstatat@plt+0x4dc0>
  408388:	mov	w24, #0x1                   	// #1
  40838c:	b	4082b0 <__fxstatat@plt+0x4dc0>
  408390:	bl	403420 <__errno_location@plt>
  408394:	ldr	w20, [x0]
  408398:	cmp	w20, #0x4
  40839c:	b.eq	4083c0 <__fxstatat@plt+0x4ed0>  // b.none
  4083a0:	b	408488 <__fxstatat@plt+0x4f98>
  4083a4:	ldp	x21, x9, [sp, #32]
  4083a8:	ldr	x23, [sp, #24]
  4083ac:	ldr	w25, [sp, #20]
  4083b0:	ldr	x26, [sp, #8]
  4083b4:	ldr	x27, [sp, #48]
  4083b8:	and	w8, w24, #0x1
  4083bc:	strb	w8, [x9]
  4083c0:	cbnz	x27, 408208 <__fxstatat@plt+0x4d18>
  4083c4:	tbz	w24, #0, 4083e4 <__fxstatat@plt+0x4ef4>
  4083c8:	ldur	w8, [x29, #-28]
  4083cc:	ldur	w0, [x29, #-12]
  4083d0:	ldur	x1, [x29, #-24]
  4083d4:	mov	x3, x19
  4083d8:	and	w2, w8, #0x1
  4083dc:	bl	4084bc <__fxstatat@plt+0x4fcc>
  4083e0:	tbz	w0, #0, 408464 <__fxstatat@plt+0x4f74>
  4083e4:	mov	w0, #0x1                   	// #1
  4083e8:	b	408468 <__fxstatat@plt+0x4f78>
  4083ec:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  4083f0:	add	x1, x1, #0x4a2
  4083f4:	mov	w2, #0x5                   	// #5
  4083f8:	mov	x0, xzr
  4083fc:	bl	403380 <dcgettext@plt>
  408400:	ldr	x1, [sp]
  408404:	mov	x19, x0
  408408:	mov	w0, #0x4                   	// #4
  40840c:	bl	40cc10 <__fxstatat@plt+0x9720>
  408410:	mov	x3, x0
  408414:	mov	w0, wzr
  408418:	mov	w1, wzr
  40841c:	mov	x2, x19
  408420:	b	408460 <__fxstatat@plt+0x4f70>
  408424:	bl	403420 <__errno_location@plt>
  408428:	ldr	w20, [x0]
  40842c:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  408430:	add	x1, x1, #0x491
  408434:	mov	w2, #0x5                   	// #5
  408438:	mov	x0, xzr
  40843c:	bl	403380 <dcgettext@plt>
  408440:	ldur	x1, [x29, #-24]
  408444:	mov	x21, x0
  408448:	mov	w0, #0x4                   	// #4
  40844c:	bl	40cc10 <__fxstatat@plt+0x9720>
  408450:	mov	x3, x0
  408454:	mov	w0, wzr
  408458:	mov	w1, w20
  40845c:	mov	x2, x21
  408460:	bl	402ca0 <error@plt>
  408464:	mov	w0, wzr
  408468:	ldp	x20, x19, [sp, #176]
  40846c:	ldp	x22, x21, [sp, #160]
  408470:	ldp	x24, x23, [sp, #144]
  408474:	ldp	x26, x25, [sp, #128]
  408478:	ldp	x28, x27, [sp, #112]
  40847c:	ldp	x29, x30, [sp, #96]
  408480:	add	sp, sp, #0xc0
  408484:	ret
  408488:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40848c:	add	x1, x1, #0x480
  408490:	mov	w2, #0x5                   	// #5
  408494:	mov	x0, xzr
  408498:	bl	403380 <dcgettext@plt>
  40849c:	ldr	x1, [sp]
  4084a0:	mov	x19, x0
  4084a4:	mov	w0, #0x4                   	// #4
  4084a8:	bl	40cc10 <__fxstatat@plt+0x9720>
  4084ac:	mov	x3, x0
  4084b0:	mov	w0, wzr
  4084b4:	mov	w1, w20
  4084b8:	b	40841c <__fxstatat@plt+0x4f2c>
  4084bc:	stp	x29, x30, [sp, #-48]!
  4084c0:	stp	x22, x21, [sp, #16]
  4084c4:	stp	x20, x19, [sp, #32]
  4084c8:	mov	w22, w2
  4084cc:	mov	x19, x1
  4084d0:	mov	w2, #0x1                   	// #1
  4084d4:	mov	x1, x3
  4084d8:	mov	x29, sp
  4084dc:	mov	x20, x3
  4084e0:	mov	w21, w0
  4084e4:	bl	402df0 <lseek@plt>
  4084e8:	tbnz	x0, #63, 40850c <__fxstatat@plt+0x501c>
  4084ec:	tbz	w22, #0, 408504 <__fxstatat@plt+0x5014>
  4084f0:	sub	x1, x0, x20
  4084f4:	mov	w0, w21
  4084f8:	mov	x2, x20
  4084fc:	bl	40863c <__fxstatat@plt+0x514c>
  408500:	tbnz	w0, #31, 408520 <__fxstatat@plt+0x5030>
  408504:	mov	w0, #0x1                   	// #1
  408508:	b	408564 <__fxstatat@plt+0x5074>
  40850c:	bl	403420 <__errno_location@plt>
  408510:	ldr	w20, [x0]
  408514:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  408518:	add	x1, x1, #0x449
  40851c:	b	408530 <__fxstatat@plt+0x5040>
  408520:	bl	403420 <__errno_location@plt>
  408524:	ldr	w20, [x0]
  408528:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40852c:	add	x1, x1, #0x46a
  408530:	mov	w2, #0x5                   	// #5
  408534:	mov	x0, xzr
  408538:	bl	403380 <dcgettext@plt>
  40853c:	mov	x21, x0
  408540:	mov	w0, #0x4                   	// #4
  408544:	mov	x1, x19
  408548:	bl	40cc10 <__fxstatat@plt+0x9720>
  40854c:	mov	x3, x0
  408550:	mov	w0, wzr
  408554:	mov	w1, w20
  408558:	mov	x2, x21
  40855c:	bl	402ca0 <error@plt>
  408560:	mov	w0, wzr
  408564:	ldp	x20, x19, [sp, #32]
  408568:	ldp	x22, x21, [sp, #16]
  40856c:	ldp	x29, x30, [sp], #48
  408570:	ret
  408574:	stp	x29, x30, [sp, #-80]!
  408578:	stp	x22, x21, [sp, #48]
  40857c:	adrp	x22, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  408580:	ldr	x8, [x22, #1408]
  408584:	stp	x24, x23, [sp, #32]
  408588:	stp	x20, x19, [sp, #64]
  40858c:	mov	x19, x1
  408590:	mov	w20, w0
  408594:	adrp	x23, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  408598:	str	x25, [sp, #16]
  40859c:	mov	x29, sp
  4085a0:	cbnz	x8, 4085dc <__fxstatat@plt+0x50ec>
  4085a4:	ldrb	w8, [x23, #1416]
  4085a8:	mov	w9, #0x20000               	// #131072
  4085ac:	mov	w1, #0x1                   	// #1
  4085b0:	mov	w21, #0x1                   	// #1
  4085b4:	cmp	w8, #0x0
  4085b8:	mov	w8, #0x400                 	// #1024
  4085bc:	csel	x0, x8, x9, ne  // ne = any
  4085c0:	bl	40fa30 <__fxstatat@plt+0xc540>
  4085c4:	str	x0, [x22, #1408]
  4085c8:	cbnz	x0, 4085dc <__fxstatat@plt+0x50ec>
  4085cc:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  4085d0:	add	x8, x8, #0x589
  4085d4:	str	x8, [x22, #1408]
  4085d8:	strb	w21, [x23, #1416]
  4085dc:	mov	w24, #0x20000               	// #131072
  4085e0:	mov	w25, #0x400                 	// #1024
  4085e4:	cbz	x19, 408620 <__fxstatat@plt+0x5130>
  4085e8:	ldrb	w8, [x23, #1416]
  4085ec:	ldr	x1, [x22, #1408]
  4085f0:	mov	w0, w20
  4085f4:	cmp	w8, #0x0
  4085f8:	csel	x8, x25, x24, ne  // ne = any
  4085fc:	cmp	x8, x19
  408600:	csel	x21, x8, x19, cc  // cc = lo, ul, last
  408604:	mov	x2, x21
  408608:	bl	409ff0 <__fxstatat@plt+0x6b00>
  40860c:	cmp	x0, x21
  408610:	sub	x19, x19, x21
  408614:	b.eq	4085e4 <__fxstatat@plt+0x50f4>  // b.none
  408618:	mov	w0, wzr
  40861c:	b	408624 <__fxstatat@plt+0x5134>
  408620:	mov	w0, #0x1                   	// #1
  408624:	ldp	x20, x19, [sp, #64]
  408628:	ldp	x22, x21, [sp, #48]
  40862c:	ldp	x24, x23, [sp, #32]
  408630:	ldr	x25, [sp, #16]
  408634:	ldp	x29, x30, [sp], #80
  408638:	ret
  40863c:	stp	x29, x30, [sp, #-32]!
  408640:	mov	x3, x2
  408644:	mov	x2, x1
  408648:	mov	w1, #0x3                   	// #3
  40864c:	str	x19, [sp, #16]
  408650:	mov	x29, sp
  408654:	bl	4033d0 <fallocate@plt>
  408658:	mov	w19, w0
  40865c:	tbz	w0, #31, 40867c <__fxstatat@plt+0x518c>
  408660:	bl	403420 <__errno_location@plt>
  408664:	ldr	w8, [x0]
  408668:	cmp	w8, #0x5f
  40866c:	b.eq	408678 <__fxstatat@plt+0x5188>  // b.none
  408670:	cmp	w8, #0x26
  408674:	b.ne	40867c <__fxstatat@plt+0x518c>  // b.any
  408678:	mov	w19, wzr
  40867c:	mov	w0, w19
  408680:	ldr	x19, [sp, #16]
  408684:	ldp	x29, x30, [sp], #32
  408688:	ret
  40868c:	sub	sp, sp, #0x110
  408690:	stp	x29, x30, [sp, #240]
  408694:	add	x29, sp, #0xf0
  408698:	stp	x28, x19, [sp, #256]
  40869c:	mov	x19, x1
  4086a0:	stp	x2, x3, [x29, #-112]
  4086a4:	stp	x4, x5, [x29, #-96]
  4086a8:	stp	x6, x7, [x29, #-80]
  4086ac:	stp	q1, q2, [sp, #16]
  4086b0:	stp	q3, q4, [sp, #48]
  4086b4:	str	q0, [sp]
  4086b8:	stp	q5, q6, [sp, #80]
  4086bc:	str	q7, [sp, #112]
  4086c0:	bl	403420 <__errno_location@plt>
  4086c4:	mov	x8, #0xffffffffffffffd0    	// #-48
  4086c8:	mov	x9, sp
  4086cc:	movk	x8, #0xff80, lsl #32
  4086d0:	sub	x10, x29, #0x70
  4086d4:	add	x9, x9, #0x80
  4086d8:	ldr	w1, [x0]
  4086dc:	stp	x9, x8, [x29, #-16]
  4086e0:	add	x8, x29, #0x20
  4086e4:	add	x9, x10, #0x30
  4086e8:	stp	x8, x9, [x29, #-32]
  4086ec:	ldp	q0, q1, [x29, #-32]
  4086f0:	sub	x3, x29, #0x40
  4086f4:	mov	w0, wzr
  4086f8:	mov	x2, x19
  4086fc:	stp	q0, q1, [x29, #-64]
  408700:	bl	40ebcc <__fxstatat@plt+0xb6dc>
  408704:	ldp	x28, x19, [sp, #256]
  408708:	ldp	x29, x30, [sp, #240]
  40870c:	add	sp, sp, #0x110
  408710:	ret
  408714:	sub	sp, sp, #0x110
  408718:	stp	x29, x30, [sp, #240]
  40871c:	add	x29, sp, #0xf0
  408720:	stp	x28, x19, [sp, #256]
  408724:	mov	x19, x1
  408728:	stp	x2, x3, [x29, #-112]
  40872c:	stp	x4, x5, [x29, #-96]
  408730:	stp	x6, x7, [x29, #-80]
  408734:	stp	q1, q2, [sp, #16]
  408738:	stp	q3, q4, [sp, #48]
  40873c:	str	q0, [sp]
  408740:	stp	q5, q6, [sp, #80]
  408744:	str	q7, [sp, #112]
  408748:	bl	403420 <__errno_location@plt>
  40874c:	ldr	w1, [x0]
  408750:	cmp	w1, #0x3d
  408754:	b.eq	40879c <__fxstatat@plt+0x52ac>  // b.none
  408758:	cmp	w1, #0x5f
  40875c:	b.eq	40879c <__fxstatat@plt+0x52ac>  // b.none
  408760:	mov	x8, #0xffffffffffffffd0    	// #-48
  408764:	mov	x10, sp
  408768:	sub	x11, x29, #0x70
  40876c:	movk	x8, #0xff80, lsl #32
  408770:	add	x9, x29, #0x20
  408774:	add	x10, x10, #0x80
  408778:	add	x11, x11, #0x30
  40877c:	stp	x10, x8, [x29, #-16]
  408780:	stp	x9, x11, [x29, #-32]
  408784:	ldp	q0, q1, [x29, #-32]
  408788:	sub	x3, x29, #0x40
  40878c:	mov	w0, wzr
  408790:	mov	x2, x19
  408794:	stp	q0, q1, [x29, #-64]
  408798:	bl	40ebcc <__fxstatat@plt+0xb6dc>
  40879c:	ldp	x28, x19, [sp, #256]
  4087a0:	ldp	x29, x30, [sp, #240]
  4087a4:	add	sp, sp, #0x110
  4087a8:	ret
  4087ac:	mov	w0, #0x4                   	// #4
  4087b0:	b	40cc10 <__fxstatat@plt+0x9720>
  4087b4:	ret
  4087b8:	stp	x29, x30, [sp, #-32]!
  4087bc:	stp	x20, x19, [sp, #16]
  4087c0:	mov	x19, x1
  4087c4:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  4087c8:	add	x1, x1, #0x506
  4087cc:	mov	w2, #0x10                  	// #16
  4087d0:	mov	x29, sp
  4087d4:	mov	x20, x0
  4087d8:	bl	402f20 <strncmp@plt>
  4087dc:	cbz	w0, 4087f4 <__fxstatat@plt+0x5304>
  4087e0:	mov	x0, x20
  4087e4:	mov	x1, x19
  4087e8:	bl	4032d0 <attr_copy_check_permissions@plt>
  4087ec:	cmp	w0, #0x0
  4087f0:	cset	w0, ne  // ne = any
  4087f4:	ldp	x20, x19, [sp, #16]
  4087f8:	ldp	x29, x30, [sp], #32
  4087fc:	ret
  408800:	sub	sp, sp, #0x40
  408804:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  408808:	ldr	x8, [x8, #2448]
  40880c:	stp	x0, x1, [sp, #8]
  408810:	add	x1, sp, #0x8
  408814:	stp	x29, x30, [sp, #32]
  408818:	mov	x0, x8
  40881c:	str	x19, [sp, #48]
  408820:	add	x29, sp, #0x20
  408824:	str	xzr, [sp, #24]
  408828:	bl	40adbc <__fxstatat@plt+0x78cc>
  40882c:	cbz	x0, 408844 <__fxstatat@plt+0x5354>
  408830:	mov	x19, x0
  408834:	ldr	x0, [x0, #16]
  408838:	bl	4031f0 <free@plt>
  40883c:	mov	x0, x19
  408840:	bl	4031f0 <free@plt>
  408844:	ldr	x19, [sp, #48]
  408848:	ldp	x29, x30, [sp, #32]
  40884c:	add	sp, sp, #0x40
  408850:	ret
  408854:	stp	x29, x30, [sp, #-32]!
  408858:	str	x19, [sp, #16]
  40885c:	mov	x19, x0
  408860:	ldr	x0, [x0, #16]
  408864:	mov	x29, sp
  408868:	bl	4031f0 <free@plt>
  40886c:	mov	x0, x19
  408870:	ldr	x19, [sp, #16]
  408874:	ldp	x29, x30, [sp], #32
  408878:	b	4031f0 <free@plt>
  40887c:	sub	sp, sp, #0x30
  408880:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  408884:	ldr	x8, [x8, #2448]
  408888:	stp	x0, x1, [sp, #8]
  40888c:	add	x1, sp, #0x8
  408890:	stp	x29, x30, [sp, #32]
  408894:	mov	x0, x8
  408898:	add	x29, sp, #0x20
  40889c:	bl	40a21c <__fxstatat@plt+0x6d2c>
  4088a0:	cbz	x0, 4088a8 <__fxstatat@plt+0x53b8>
  4088a4:	ldr	x0, [x0, #16]
  4088a8:	ldp	x29, x30, [sp, #32]
  4088ac:	add	sp, sp, #0x30
  4088b0:	ret
  4088b4:	stp	x29, x30, [sp, #-48]!
  4088b8:	stp	x22, x21, [sp, #16]
  4088bc:	mov	x22, x0
  4088c0:	mov	w0, #0x18                  	// #24
  4088c4:	stp	x20, x19, [sp, #32]
  4088c8:	mov	x29, sp
  4088cc:	mov	x20, x2
  4088d0:	mov	x21, x1
  4088d4:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  4088d8:	mov	x19, x0
  4088dc:	mov	x0, x22
  4088e0:	bl	40f3a8 <__fxstatat@plt+0xbeb8>
  4088e4:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  4088e8:	ldr	x8, [x8, #2448]
  4088ec:	stp	x20, x0, [x19, #8]
  4088f0:	mov	x1, x19
  4088f4:	str	x21, [x19]
  4088f8:	mov	x0, x8
  4088fc:	bl	40ad84 <__fxstatat@plt+0x7894>
  408900:	cbz	x0, 40893c <__fxstatat@plt+0x544c>
  408904:	mov	x20, x0
  408908:	cmp	x0, x19
  40890c:	b.eq	408928 <__fxstatat@plt+0x5438>  // b.none
  408910:	ldr	x0, [x19, #16]
  408914:	bl	4031f0 <free@plt>
  408918:	mov	x0, x19
  40891c:	bl	4031f0 <free@plt>
  408920:	ldr	x0, [x20, #16]
  408924:	b	40892c <__fxstatat@plt+0x543c>
  408928:	mov	x0, xzr
  40892c:	ldp	x20, x19, [sp, #32]
  408930:	ldp	x22, x21, [sp, #16]
  408934:	ldp	x29, x30, [sp], #48
  408938:	ret
  40893c:	bl	40f3f0 <__fxstatat@plt+0xbf00>
  408940:	stp	x29, x30, [sp, #-16]!
  408944:	adrp	x2, 408000 <__fxstatat@plt+0x4b10>
  408948:	adrp	x3, 408000 <__fxstatat@plt+0x4b10>
  40894c:	adrp	x4, 408000 <__fxstatat@plt+0x4b10>
  408950:	add	x2, x2, #0x984
  408954:	add	x3, x3, #0x994
  408958:	add	x4, x4, #0x854
  40895c:	mov	w0, #0x67                  	// #103
  408960:	mov	x1, xzr
  408964:	mov	x29, sp
  408968:	bl	40a4ec <__fxstatat@plt+0x6ffc>
  40896c:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  408970:	str	x0, [x8, #2448]
  408974:	cbz	x0, 408980 <__fxstatat@plt+0x5490>
  408978:	ldp	x29, x30, [sp], #16
  40897c:	ret
  408980:	bl	40f3f0 <__fxstatat@plt+0xbf00>
  408984:	ldr	x8, [x0]
  408988:	udiv	x9, x8, x1
  40898c:	msub	x0, x9, x1, x8
  408990:	ret
  408994:	ldr	x8, [x0]
  408998:	ldr	x9, [x1]
  40899c:	cmp	x8, x9
  4089a0:	b.ne	4089b8 <__fxstatat@plt+0x54c8>  // b.any
  4089a4:	ldr	x8, [x0, #8]
  4089a8:	ldr	x9, [x1, #8]
  4089ac:	cmp	x8, x9
  4089b0:	cset	w0, eq  // eq = none
  4089b4:	ret
  4089b8:	mov	w0, wzr
  4089bc:	ret
  4089c0:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  4089c4:	ldr	x0, [x8, #2448]
  4089c8:	b	40a7b4 <__fxstatat@plt+0x72c4>
  4089cc:	mov	w8, #0x1                   	// #1
  4089d0:	str	w0, [x1]
  4089d4:	str	xzr, [x1, #24]
  4089d8:	str	xzr, [x1, #40]
  4089dc:	str	xzr, [x1, #8]
  4089e0:	strh	wzr, [x1, #32]
  4089e4:	str	w8, [x1, #16]
  4089e8:	ret
  4089ec:	stp	x29, x30, [sp, #-96]!
  4089f0:	stp	x28, x27, [sp, #16]
  4089f4:	stp	x26, x25, [sp, #32]
  4089f8:	stp	x24, x23, [sp, #48]
  4089fc:	stp	x22, x21, [sp, #64]
  408a00:	stp	x20, x19, [sp, #80]
  408a04:	mov	x29, sp
  408a08:	sub	sp, sp, #0x1, lsl #12
  408a0c:	sub	sp, sp, #0x10
  408a10:	ldr	x23, [x0, #40]
  408a14:	mov	x19, x0
  408a18:	add	x0, sp, #0x8
  408a1c:	mov	w2, #0x1000                	// #4096
  408a20:	mov	w1, wzr
  408a24:	add	x20, sp, #0x8
  408a28:	bl	402f70 <memset@plt>
  408a2c:	ldr	x8, [x19, #8]
  408a30:	mov	w21, #0x48                  	// #72
  408a34:	mov	w1, #0x660b                	// #26123
  408a38:	add	x2, sp, #0x8
  408a3c:	str	x8, [sp, #8]
  408a40:	ldr	w9, [x19, #16]
  408a44:	mvn	x8, x8
  408a48:	str	w21, [sp, #32]
  408a4c:	str	x8, [sp, #16]
  408a50:	str	w9, [sp, #24]
  408a54:	ldr	w0, [x19]
  408a58:	movk	w1, #0xc020, lsl #16
  408a5c:	bl	4034c0 <ioctl@plt>
  408a60:	tbnz	w0, #31, 408c14 <__fxstatat@plt+0x5724>
  408a64:	mov	x24, #0x5555555555555555    	// #6148914691236517205
  408a68:	movk	x24, #0x5556
  408a6c:	mov	w22, wzr
  408a70:	movk	x24, #0x555, lsl #48
  408a74:	mov	w25, #0x18                  	// #24
  408a78:	mov	w27, #0x38                  	// #56
  408a7c:	mov	x28, #0x7fffffffffffffff    	// #9223372036854775807
  408a80:	ldr	w8, [sp, #28]
  408a84:	cbz	w8, 408c34 <__fxstatat@plt+0x5744>
  408a88:	ldr	x9, [x19, #24]
  408a8c:	mvn	x10, x8
  408a90:	cmp	x9, x10
  408a94:	b.hi	408c9c <__fxstatat@plt+0x57ac>  // b.pmore
  408a98:	add	x8, x9, x8
  408a9c:	cmp	x8, x24
  408aa0:	str	x8, [x19, #24]
  408aa4:	b.cs	408cbc <__fxstatat@plt+0x57cc>  // b.hs, b.nlast
  408aa8:	ldr	x0, [x19, #40]
  408aac:	add	x8, x8, x8, lsl #1
  408ab0:	lsl	x1, x8, #3
  408ab4:	sub	x23, x23, x0
  408ab8:	bl	40f204 <__fxstatat@plt+0xbd14>
  408abc:	str	x0, [x19, #40]
  408ac0:	ldr	w8, [sp, #28]
  408ac4:	add	x23, x0, x23
  408ac8:	cbz	w8, 408b84 <__fxstatat@plt+0x5694>
  408acc:	mov	w9, wzr
  408ad0:	umaddl	x12, w9, w27, x20
  408ad4:	ldr	x11, [x12, #32]!
  408ad8:	mov	x13, x12
  408adc:	ldr	x10, [x13, #16]!
  408ae0:	sub	x14, x28, x10
  408ae4:	cmp	x11, x14
  408ae8:	b.hi	408c7c <__fxstatat@plt+0x578c>  // b.pmore
  408aec:	mov	w14, w9
  408af0:	cbz	w22, 408b2c <__fxstatat@plt+0x563c>
  408af4:	madd	x14, x14, x27, x20
  408af8:	ldr	w14, [x14, #72]
  408afc:	ldr	w15, [x23, #16]
  408b00:	ldp	x17, x16, [x23]
  408b04:	and	w18, w14, #0xfffffffe
  408b08:	cmp	w15, w18
  408b0c:	add	x15, x16, x17
  408b10:	b.ne	408b44 <__fxstatat@plt+0x5654>  // b.any
  408b14:	cmp	x15, x11
  408b18:	b.ne	408b44 <__fxstatat@plt+0x5654>  // b.any
  408b1c:	add	x10, x16, x10
  408b20:	str	x10, [x23, #8]
  408b24:	str	w14, [x23, #16]
  408b28:	b	408b78 <__fxstatat@plt+0x5688>
  408b2c:	ldr	x15, [x19, #8]
  408b30:	cmp	x15, x11
  408b34:	b.hi	408b4c <__fxstatat@plt+0x565c>  // b.pmore
  408b38:	madd	x12, x14, x27, x20
  408b3c:	ldr	w14, [x12, #72]
  408b40:	b	408b68 <__fxstatat@plt+0x5678>
  408b44:	cmp	x15, x11
  408b48:	b.ls	408b68 <__fxstatat@plt+0x5678>  // b.plast
  408b4c:	sub	x11, x15, x11
  408b50:	subs	x10, x10, x11
  408b54:	b.hi	408c14 <__fxstatat@plt+0x5724>  // b.pmore
  408b58:	sub	w9, w9, #0x1
  408b5c:	str	x15, [x12]
  408b60:	str	x10, [x13]
  408b64:	b	408b78 <__fxstatat@plt+0x5688>
  408b68:	umaddl	x23, w22, w25, x0
  408b6c:	stp	x11, x10, [x23]
  408b70:	str	w14, [x23, #16]
  408b74:	add	w22, w22, #0x1
  408b78:	add	w9, w9, #0x1
  408b7c:	cmp	w9, w8
  408b80:	b.cc	408ad0 <__fxstatat@plt+0x55e0>  // b.lo, b.ul, b.last
  408b84:	ldrb	w8, [x23, #16]
  408b88:	tbz	w8, #0, 408b94 <__fxstatat@plt+0x56a4>
  408b8c:	mov	w8, #0x1                   	// #1
  408b90:	strb	w8, [x19, #33]
  408b94:	ldrb	w8, [x19, #33]
  408b98:	cmp	w22, #0x49
  408b9c:	b.cc	408bb8 <__fxstatat@plt+0x56c8>  // b.lo, b.ul, b.last
  408ba0:	cbnz	w8, 408c4c <__fxstatat@plt+0x575c>
  408ba4:	sub	w22, w22, #0x1
  408ba8:	umaddl	x8, w22, w25, x0
  408bac:	sub	x23, x8, #0x18
  408bb0:	str	x22, [x19, #24]
  408bb4:	b	408bc4 <__fxstatat@plt+0x56d4>
  408bb8:	mov	w9, w22
  408bbc:	str	x9, [x19, #24]
  408bc0:	cbnz	w8, 408c54 <__fxstatat@plt+0x5764>
  408bc4:	ldp	x8, x9, [x23]
  408bc8:	cmp	w22, #0x47
  408bcc:	add	x26, x9, x8
  408bd0:	str	x26, [x19, #8]
  408bd4:	b.hi	408c54 <__fxstatat@plt+0x5764>  // b.pmore
  408bd8:	add	x0, sp, #0x8
  408bdc:	mov	w2, #0x1000                	// #4096
  408be0:	mov	w1, wzr
  408be4:	bl	402f70 <memset@plt>
  408be8:	ldr	w8, [x19, #16]
  408bec:	mvn	x9, x26
  408bf0:	str	w21, [sp, #32]
  408bf4:	stp	x26, x9, [sp, #8]
  408bf8:	str	w8, [sp, #24]
  408bfc:	ldr	w0, [x19]
  408c00:	mov	w1, #0x660b                	// #26123
  408c04:	add	x2, sp, #0x8
  408c08:	movk	w1, #0xc020, lsl #16
  408c0c:	bl	4034c0 <ioctl@plt>
  408c10:	tbz	w0, #31, 408a80 <__fxstatat@plt+0x5590>
  408c14:	ldr	x8, [x19, #8]
  408c18:	cbz	x8, 408c24 <__fxstatat@plt+0x5734>
  408c1c:	mov	w0, wzr
  408c20:	b	408c58 <__fxstatat@plt+0x5768>
  408c24:	mov	w8, #0x1                   	// #1
  408c28:	mov	w0, wzr
  408c2c:	strb	w8, [x19, #32]
  408c30:	b	408c58 <__fxstatat@plt+0x5768>
  408c34:	ldr	x8, [x19, #8]
  408c38:	mov	w9, #0x1                   	// #1
  408c3c:	strb	w9, [x19, #33]
  408c40:	cmp	x8, #0x0
  408c44:	cset	w0, ne  // ne = any
  408c48:	b	408c58 <__fxstatat@plt+0x5768>
  408c4c:	mov	w8, w22
  408c50:	str	x8, [x19, #24]
  408c54:	mov	w0, #0x1                   	// #1
  408c58:	add	sp, sp, #0x1, lsl #12
  408c5c:	add	sp, sp, #0x10
  408c60:	ldp	x20, x19, [sp, #80]
  408c64:	ldp	x22, x21, [sp, #64]
  408c68:	ldp	x24, x23, [sp, #48]
  408c6c:	ldp	x26, x25, [sp, #32]
  408c70:	ldp	x28, x27, [sp, #16]
  408c74:	ldp	x29, x30, [sp], #96
  408c78:	ret
  408c7c:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  408c80:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  408c84:	adrp	x3, 413000 <__fxstatat@plt+0xfb10>
  408c88:	add	x0, x0, #0x58d
  408c8c:	add	x1, x1, #0x54e
  408c90:	add	x3, x3, #0x560
  408c94:	mov	w2, #0x8d                  	// #141
  408c98:	bl	403410 <__assert_fail@plt>
  408c9c:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  408ca0:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  408ca4:	adrp	x3, 413000 <__fxstatat@plt+0xfb10>
  408ca8:	add	x0, x0, #0x517
  408cac:	add	x1, x1, #0x54e
  408cb0:	add	x3, x3, #0x560
  408cb4:	mov	w2, #0x7e                  	// #126
  408cb8:	bl	403410 <__assert_fail@plt>
  408cbc:	bl	40f3f0 <__fxstatat@plt+0xbf00>
  408cc0:	sub	sp, sp, #0x170
  408cc4:	stp	x28, x25, [sp, #304]
  408cc8:	stp	x24, x23, [sp, #320]
  408ccc:	stp	x22, x21, [sp, #336]
  408cd0:	stp	x20, x19, [sp, #352]
  408cd4:	mov	w22, w6
  408cd8:	mov	w20, w5
  408cdc:	mov	w23, w4
  408ce0:	mov	x21, x3
  408ce4:	mov	w19, w2
  408ce8:	mov	x24, x1
  408cec:	mov	w25, w0
  408cf0:	stp	x29, x30, [sp, #288]
  408cf4:	add	x29, sp, #0x120
  408cf8:	tbz	w6, #31, 408d20 <__fxstatat@plt+0x5830>
  408cfc:	mov	w0, w25
  408d00:	mov	x1, x24
  408d04:	mov	w2, w19
  408d08:	mov	x3, x21
  408d0c:	mov	w4, w23
  408d10:	bl	402d00 <linkat@plt>
  408d14:	cbz	w0, 408d80 <__fxstatat@plt+0x5890>
  408d18:	bl	403420 <__errno_location@plt>
  408d1c:	ldr	w22, [x0]
  408d20:	cmp	w22, #0x11
  408d24:	b.ne	408dd4 <__fxstatat@plt+0x58e4>  // b.any
  408d28:	tbz	w20, #0, 408dd4 <__fxstatat@plt+0x58e4>
  408d2c:	add	x1, sp, #0x20
  408d30:	mov	x0, x21
  408d34:	bl	408df4 <__fxstatat@plt+0x5904>
  408d38:	cbz	x0, 408d74 <__fxstatat@plt+0x5884>
  408d3c:	adrp	x3, 408000 <__fxstatat@plt+0x4b10>
  408d40:	add	x3, x3, #0xe68
  408d44:	add	x2, sp, #0x8
  408d48:	mov	w4, #0x6                   	// #6
  408d4c:	mov	w1, wzr
  408d50:	mov	x20, x0
  408d54:	str	w25, [sp, #8]
  408d58:	str	x24, [sp, #16]
  408d5c:	stp	w19, w23, [sp, #24]
  408d60:	bl	40dda0 <__fxstatat@plt+0xa8b0>
  408d64:	cbz	w0, 408d88 <__fxstatat@plt+0x5898>
  408d68:	bl	403420 <__errno_location@plt>
  408d6c:	ldr	w22, [x0]
  408d70:	b	408dc0 <__fxstatat@plt+0x58d0>
  408d74:	bl	403420 <__errno_location@plt>
  408d78:	ldr	w22, [x0]
  408d7c:	b	408dd4 <__fxstatat@plt+0x58e4>
  408d80:	mov	w22, wzr
  408d84:	b	408dd4 <__fxstatat@plt+0x58e4>
  408d88:	mov	w0, w19
  408d8c:	mov	x1, x20
  408d90:	mov	w2, w19
  408d94:	mov	x3, x21
  408d98:	bl	403240 <renameat@plt>
  408d9c:	cbz	w0, 408dac <__fxstatat@plt+0x58bc>
  408da0:	bl	403420 <__errno_location@plt>
  408da4:	ldr	w22, [x0]
  408da8:	b	408db0 <__fxstatat@plt+0x58c0>
  408dac:	mov	w22, #0xffffffff            	// #-1
  408db0:	mov	w0, w19
  408db4:	mov	x1, x20
  408db8:	mov	w2, wzr
  408dbc:	bl	402d70 <unlinkat@plt>
  408dc0:	add	x8, sp, #0x20
  408dc4:	cmp	x20, x8
  408dc8:	b.eq	408dd4 <__fxstatat@plt+0x58e4>  // b.none
  408dcc:	mov	x0, x20
  408dd0:	bl	4031f0 <free@plt>
  408dd4:	mov	w0, w22
  408dd8:	ldp	x20, x19, [sp, #352]
  408ddc:	ldp	x22, x21, [sp, #336]
  408de0:	ldp	x24, x23, [sp, #320]
  408de4:	ldp	x28, x25, [sp, #304]
  408de8:	ldp	x29, x30, [sp, #288]
  408dec:	add	sp, sp, #0x170
  408df0:	ret
  408df4:	stp	x29, x30, [sp, #-48]!
  408df8:	str	x21, [sp, #16]
  408dfc:	stp	x20, x19, [sp, #32]
  408e00:	mov	x29, sp
  408e04:	mov	x19, x1
  408e08:	mov	x20, x0
  408e0c:	bl	409b0c <__fxstatat@plt+0x661c>
  408e10:	sub	x21, x0, x20
  408e14:	add	x0, x21, #0x9
  408e18:	cmp	x0, #0x101
  408e1c:	b.cc	408e2c <__fxstatat@plt+0x593c>  // b.lo, b.ul, b.last
  408e20:	bl	402eb0 <malloc@plt>
  408e24:	mov	x19, x0
  408e28:	cbz	x0, 408e54 <__fxstatat@plt+0x5964>
  408e2c:	mov	x3, #0xffffffffffffffff    	// #-1
  408e30:	mov	x0, x19
  408e34:	mov	x1, x20
  408e38:	mov	x2, x21
  408e3c:	bl	403350 <__mempcpy_chk@plt>
  408e40:	adrp	x8, 413000 <__fxstatat@plt+0xfb10>
  408e44:	add	x8, x8, #0x5cd
  408e48:	ldr	x8, [x8]
  408e4c:	strb	wzr, [x0, #8]
  408e50:	str	x8, [x0]
  408e54:	mov	x0, x19
  408e58:	ldp	x20, x19, [sp, #32]
  408e5c:	ldr	x21, [sp, #16]
  408e60:	ldp	x29, x30, [sp], #48
  408e64:	ret
  408e68:	ldr	w8, [x1]
  408e6c:	ldr	x9, [x1, #8]
  408e70:	ldp	w2, w4, [x1, #16]
  408e74:	mov	x3, x0
  408e78:	mov	w0, w8
  408e7c:	mov	x1, x9
  408e80:	b	402d00 <linkat@plt>
  408e84:	sub	sp, sp, #0x150
  408e88:	stp	x28, x23, [sp, #288]
  408e8c:	stp	x22, x21, [sp, #304]
  408e90:	stp	x20, x19, [sp, #320]
  408e94:	mov	w22, w4
  408e98:	mov	w20, w3
  408e9c:	mov	x21, x2
  408ea0:	mov	w19, w1
  408ea4:	mov	x23, x0
  408ea8:	stp	x29, x30, [sp, #272]
  408eac:	add	x29, sp, #0x110
  408eb0:	tbz	w4, #31, 408ed0 <__fxstatat@plt+0x59e0>
  408eb4:	mov	x0, x23
  408eb8:	mov	w1, w19
  408ebc:	mov	x2, x21
  408ec0:	bl	4033c0 <symlinkat@plt>
  408ec4:	cbz	w0, 408f2c <__fxstatat@plt+0x5a3c>
  408ec8:	bl	403420 <__errno_location@plt>
  408ecc:	ldr	w22, [x0]
  408ed0:	cmp	w22, #0x11
  408ed4:	b.ne	408f80 <__fxstatat@plt+0x5a90>  // b.any
  408ed8:	tbz	w20, #0, 408f80 <__fxstatat@plt+0x5a90>
  408edc:	add	x1, sp, #0x10
  408ee0:	mov	x0, x21
  408ee4:	bl	408df4 <__fxstatat@plt+0x5904>
  408ee8:	cbz	x0, 408f20 <__fxstatat@plt+0x5a30>
  408eec:	adrp	x3, 408000 <__fxstatat@plt+0x4b10>
  408ef0:	add	x3, x3, #0xf9c
  408ef4:	mov	x2, sp
  408ef8:	mov	w4, #0x6                   	// #6
  408efc:	mov	w1, wzr
  408f00:	mov	x20, x0
  408f04:	str	x23, [sp]
  408f08:	str	w19, [sp, #8]
  408f0c:	bl	40dda0 <__fxstatat@plt+0xa8b0>
  408f10:	cbz	w0, 408f34 <__fxstatat@plt+0x5a44>
  408f14:	bl	403420 <__errno_location@plt>
  408f18:	ldr	w22, [x0]
  408f1c:	b	408f6c <__fxstatat@plt+0x5a7c>
  408f20:	bl	403420 <__errno_location@plt>
  408f24:	ldr	w22, [x0]
  408f28:	b	408f80 <__fxstatat@plt+0x5a90>
  408f2c:	mov	w22, wzr
  408f30:	b	408f80 <__fxstatat@plt+0x5a90>
  408f34:	mov	w0, w19
  408f38:	mov	x1, x20
  408f3c:	mov	w2, w19
  408f40:	mov	x3, x21
  408f44:	bl	403240 <renameat@plt>
  408f48:	cbz	w0, 408f68 <__fxstatat@plt+0x5a78>
  408f4c:	bl	403420 <__errno_location@plt>
  408f50:	ldr	w22, [x0]
  408f54:	mov	w0, w19
  408f58:	mov	x1, x20
  408f5c:	mov	w2, wzr
  408f60:	bl	402d70 <unlinkat@plt>
  408f64:	b	408f6c <__fxstatat@plt+0x5a7c>
  408f68:	mov	w22, #0xffffffff            	// #-1
  408f6c:	add	x8, sp, #0x10
  408f70:	cmp	x20, x8
  408f74:	b.eq	408f80 <__fxstatat@plt+0x5a90>  // b.none
  408f78:	mov	x0, x20
  408f7c:	bl	4031f0 <free@plt>
  408f80:	mov	w0, w22
  408f84:	ldp	x20, x19, [sp, #320]
  408f88:	ldp	x22, x21, [sp, #304]
  408f8c:	ldp	x28, x23, [sp, #288]
  408f90:	ldp	x29, x30, [sp, #272]
  408f94:	add	sp, sp, #0x150
  408f98:	ret
  408f9c:	ldr	x8, [x1]
  408fa0:	ldr	w1, [x1, #8]
  408fa4:	mov	x2, x0
  408fa8:	mov	x0, x8
  408fac:	b	4033c0 <symlinkat@plt>
  408fb0:	stp	x29, x30, [sp, #-48]!
  408fb4:	stp	x22, x21, [sp, #16]
  408fb8:	stp	x20, x19, [sp, #32]
  408fbc:	mov	x29, sp
  408fc0:	mov	x20, x2
  408fc4:	mov	x21, x0
  408fc8:	bl	40b99c <__fxstatat@plt+0x84ac>
  408fcc:	mov	w19, w0
  408fd0:	cmn	w0, #0x1
  408fd4:	b.eq	409008 <__fxstatat@plt+0x5b18>  // b.none
  408fd8:	cmn	w19, #0x2
  408fdc:	b.ne	409044 <__fxstatat@plt+0x5b54>  // b.any
  408fe0:	bl	403420 <__errno_location@plt>
  408fe4:	ldr	w20, [x0]
  408fe8:	mov	x0, x21
  408fec:	bl	40cf18 <__fxstatat@plt+0x9a28>
  408ff0:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  408ff4:	mov	x3, x0
  408ff8:	add	x2, x2, #0x6b
  408ffc:	mov	w0, wzr
  409000:	mov	w1, w20
  409004:	b	409040 <__fxstatat@plt+0x5b50>
  409008:	bl	403420 <__errno_location@plt>
  40900c:	ldr	w21, [x0]
  409010:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  409014:	add	x1, x1, #0x247
  409018:	mov	w2, #0x5                   	// #5
  40901c:	mov	x0, xzr
  409020:	bl	403380 <dcgettext@plt>
  409024:	mov	x22, x0
  409028:	mov	x0, x20
  40902c:	bl	40cf18 <__fxstatat@plt+0x9a28>
  409030:	mov	x3, x0
  409034:	mov	w0, wzr
  409038:	mov	w1, w21
  40903c:	mov	x2, x22
  409040:	bl	402ca0 <error@plt>
  409044:	mov	w0, w19
  409048:	ldp	x20, x19, [sp, #32]
  40904c:	ldp	x22, x21, [sp, #16]
  409050:	ldp	x29, x30, [sp], #48
  409054:	ret
  409058:	stp	x29, x30, [sp, #-48]!
  40905c:	stp	x22, x21, [sp, #16]
  409060:	stp	x20, x19, [sp, #32]
  409064:	mov	x29, sp
  409068:	mov	x20, x0
  40906c:	bl	40b9fc <__fxstatat@plt+0x850c>
  409070:	mov	w19, w0
  409074:	cbz	w0, 4090b4 <__fxstatat@plt+0x5bc4>
  409078:	bl	403420 <__errno_location@plt>
  40907c:	ldr	w21, [x0]
  409080:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  409084:	add	x1, x1, #0xeb
  409088:	mov	w2, #0x5                   	// #5
  40908c:	mov	x0, xzr
  409090:	bl	403380 <dcgettext@plt>
  409094:	mov	x22, x0
  409098:	mov	x0, x20
  40909c:	bl	40cf18 <__fxstatat@plt+0x9a28>
  4090a0:	mov	x3, x0
  4090a4:	mov	w0, wzr
  4090a8:	mov	w1, w21
  4090ac:	mov	x2, x22
  4090b0:	bl	402ca0 <error@plt>
  4090b4:	mov	w0, w19
  4090b8:	ldp	x20, x19, [sp, #32]
  4090bc:	ldp	x22, x21, [sp, #16]
  4090c0:	ldp	x29, x30, [sp], #48
  4090c4:	ret
  4090c8:	stp	x29, x30, [sp, #-64]!
  4090cc:	cmp	x1, #0x401
  4090d0:	mov	w8, #0x401                 	// #1025
  4090d4:	stp	x20, x19, [sp, #48]
  4090d8:	mov	x19, x0
  4090dc:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  4090e0:	stp	x24, x23, [sp, #16]
  4090e4:	stp	x22, x21, [sp, #32]
  4090e8:	mov	x29, sp
  4090ec:	mov	x0, x20
  4090f0:	bl	402eb0 <malloc@plt>
  4090f4:	mov	x21, x0
  4090f8:	cbz	x0, 409184 <__fxstatat@plt+0x5c94>
  4090fc:	mov	x0, x19
  409100:	mov	x1, x21
  409104:	mov	x2, x20
  409108:	bl	402d10 <readlink@plt>
  40910c:	mov	x22, x0
  409110:	tbz	x0, #63, 409124 <__fxstatat@plt+0x5c34>
  409114:	bl	403420 <__errno_location@plt>
  409118:	ldr	w24, [x0]
  40911c:	cmp	w24, #0x22
  409120:	b.ne	409170 <__fxstatat@plt+0x5c80>  // b.any
  409124:	cmp	x22, x20
  409128:	b.cc	409168 <__fxstatat@plt+0x5c78>  // b.lo, b.ul, b.last
  40912c:	mov	x0, x21
  409130:	bl	4031f0 <free@plt>
  409134:	lsr	x8, x20, #62
  409138:	cbnz	x8, 409144 <__fxstatat@plt+0x5c54>
  40913c:	lsl	x20, x20, #1
  409140:	b	4090ec <__fxstatat@plt+0x5bfc>
  409144:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409148:	cmp	x20, x8
  40914c:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  409150:	b.cc	4090ec <__fxstatat@plt+0x5bfc>  // b.lo, b.ul, b.last
  409154:	bl	403420 <__errno_location@plt>
  409158:	mov	x21, xzr
  40915c:	mov	w8, #0xc                   	// #12
  409160:	str	w8, [x0]
  409164:	b	409184 <__fxstatat@plt+0x5c94>
  409168:	strb	wzr, [x21, x22]
  40916c:	b	409184 <__fxstatat@plt+0x5c94>
  409170:	mov	x23, x0
  409174:	mov	x0, x21
  409178:	bl	4031f0 <free@plt>
  40917c:	mov	x21, xzr
  409180:	str	w24, [x23]
  409184:	mov	x0, x21
  409188:	ldp	x20, x19, [sp, #48]
  40918c:	ldp	x22, x21, [sp, #32]
  409190:	ldp	x24, x23, [sp, #16]
  409194:	ldp	x29, x30, [sp], #64
  409198:	ret
  40919c:	stp	x29, x30, [sp, #-32]!
  4091a0:	stp	x20, x19, [sp, #16]
  4091a4:	mov	x19, x0
  4091a8:	mov	x29, sp
  4091ac:	cbnz	x0, 4091c4 <__fxstatat@plt+0x5cd4>
  4091b0:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  4091b4:	add	x0, x0, #0x5db
  4091b8:	bl	403440 <getenv@plt>
  4091bc:	mov	x19, x0
  4091c0:	cbz	x0, 4091e8 <__fxstatat@plt+0x5cf8>
  4091c4:	ldrb	w8, [x19]
  4091c8:	adrp	x20, 413000 <__fxstatat@plt+0xfb10>
  4091cc:	add	x20, x20, #0x5f3
  4091d0:	cbz	w8, 4091f0 <__fxstatat@plt+0x5d00>
  4091d4:	mov	x0, x19
  4091d8:	bl	409b0c <__fxstatat@plt+0x661c>
  4091dc:	cmp	x19, x0
  4091e0:	csel	x20, x19, x20, eq  // eq = none
  4091e4:	b	4091f0 <__fxstatat@plt+0x5d00>
  4091e8:	adrp	x20, 413000 <__fxstatat@plt+0xfb10>
  4091ec:	add	x20, x20, #0x5f3
  4091f0:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  4091f4:	str	x20, [x8, #2456]
  4091f8:	ldp	x20, x19, [sp, #16]
  4091fc:	ldp	x29, x30, [sp], #32
  409200:	ret
  409204:	sub	sp, sp, #0xe0
  409208:	str	w0, [sp, #28]
  40920c:	mov	x0, x1
  409210:	stp	x29, x30, [sp, #128]
  409214:	stp	x28, x27, [sp, #144]
  409218:	stp	x26, x25, [sp, #160]
  40921c:	stp	x24, x23, [sp, #176]
  409220:	stp	x22, x21, [sp, #192]
  409224:	stp	x20, x19, [sp, #208]
  409228:	add	x29, sp, #0x80
  40922c:	mov	w23, w3
  409230:	mov	w21, w2
  409234:	mov	x26, x1
  409238:	bl	409b0c <__fxstatat@plt+0x661c>
  40923c:	sub	x25, x0, x26
  409240:	bl	402c50 <strlen@plt>
  409244:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  409248:	ldr	x8, [x8, #2456]
  40924c:	add	x28, x25, x0
  409250:	cbnz	x8, 409264 <__fxstatat@plt+0x5d74>
  409254:	mov	x0, xzr
  409258:	bl	40919c <__fxstatat@plt+0x5cac>
  40925c:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  409260:	ldr	x8, [x8, #2456]
  409264:	mov	x0, x8
  409268:	bl	402c50 <strlen@plt>
  40926c:	add	x9, x0, #0x1
  409270:	mov	w8, #0x9                   	// #9
  409274:	cmp	x9, #0x9
  409278:	stur	x9, [x29, #-48]
  40927c:	csinc	x8, x8, x0, ls  // ls = plast
  409280:	add	x9, x28, #0x1
  409284:	add	x0, x9, x8
  409288:	stur	x9, [x29, #-24]
  40928c:	str	x0, [sp, #56]
  409290:	bl	402eb0 <malloc@plt>
  409294:	mov	x22, x0
  409298:	cbz	x0, 409708 <__fxstatat@plt+0x6218>
  40929c:	mov	x27, xzr
  4092a0:	mov	w8, #0xffffffff            	// #-1
  4092a4:	add	x9, x28, #0x4
  4092a8:	stp	x9, xzr, [sp, #8]
  4092ac:	stur	w8, [x29, #-12]
  4092b0:	str	w23, [sp, #52]
  4092b4:	str	x26, [sp, #32]
  4092b8:	stur	x28, [x29, #-40]
  4092bc:	ldur	x2, [x29, #-24]
  4092c0:	mov	x0, x22
  4092c4:	mov	x1, x26
  4092c8:	bl	402c20 <memcpy@plt>
  4092cc:	cmp	w21, #0x1
  4092d0:	b.ne	4092ec <__fxstatat@plt+0x5dfc>  // b.any
  4092d4:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  4092d8:	ldr	x1, [x8, #2456]
  4092dc:	ldur	x2, [x29, #-48]
  4092e0:	add	x0, x22, x28
  4092e4:	bl	402c20 <memcpy@plt>
  4092e8:	b	409678 <__fxstatat@plt+0x6188>
  4092ec:	add	x19, x22, x25
  4092f0:	mov	x0, x19
  4092f4:	bl	409b54 <__fxstatat@plt+0x6664>
  4092f8:	mov	x28, x0
  4092fc:	cbz	x27, 409314 <__fxstatat@plt+0x5e24>
  409300:	mov	x0, x27
  409304:	bl	403180 <rewinddir@plt>
  409308:	mov	w8, #0x2                   	// #2
  40930c:	stur	w8, [x29, #-28]
  409310:	b	409380 <__fxstatat@plt+0x5e90>
  409314:	ldrh	w8, [x19]
  409318:	ldr	w0, [sp, #28]
  40931c:	mov	w9, #0x2e                  	// #46
  409320:	sub	x3, x29, #0xc
  409324:	mov	x1, x22
  409328:	mov	w2, wzr
  40932c:	strh	w9, [x19]
  409330:	sturh	w8, [x29, #-8]
  409334:	bl	40b888 <__fxstatat@plt+0x8398>
  409338:	mov	x27, x0
  40933c:	cbz	x0, 409348 <__fxstatat@plt+0x5e58>
  409340:	mov	w10, #0x2                   	// #2
  409344:	b	40935c <__fxstatat@plt+0x5e6c>
  409348:	bl	403420 <__errno_location@plt>
  40934c:	ldr	w8, [x0]
  409350:	cmp	w8, #0xc
  409354:	mov	w8, #0x2                   	// #2
  409358:	cinc	w10, w8, eq  // eq = none
  40935c:	ldurh	w8, [x29, #-8]
  409360:	add	x9, x19, x28
  409364:	strh	w8, [x19]
  409368:	mov	w8, #0x7e2e                	// #32302
  40936c:	movk	w8, #0x7e31, lsl #16
  409370:	strb	wzr, [x9, #4]
  409374:	str	w8, [x9]
  409378:	cbz	x27, 409544 <__fxstatat@plt+0x6054>
  40937c:	stur	w10, [x29, #-28]
  409380:	mov	x0, x27
  409384:	bl	403000 <readdir@plt>
  409388:	cbz	x0, 409540 <__fxstatat@plt+0x6050>
  40938c:	ldr	x8, [sp, #56]
  409390:	mov	x24, x0
  409394:	stur	w21, [x29, #-60]
  409398:	add	x26, x28, #0x4
  40939c:	add	x21, x28, #0x2
  4093a0:	str	x8, [sp, #40]
  4093a4:	mov	w8, #0x1                   	// #1
  4093a8:	stur	x8, [x29, #-56]
  4093ac:	add	x19, x24, #0x13
  4093b0:	mov	x0, x19
  4093b4:	bl	402c50 <strlen@plt>
  4093b8:	cmp	x0, x26
  4093bc:	b.cc	409524 <__fxstatat@plt+0x6034>  // b.lo, b.ul, b.last
  4093c0:	add	x0, x22, x25
  4093c4:	mov	x1, x19
  4093c8:	mov	x2, x21
  4093cc:	bl	402ff0 <bcmp@plt>
  4093d0:	cbnz	w0, 409524 <__fxstatat@plt+0x6034>
  4093d4:	add	x19, x24, x28
  4093d8:	ldrb	w9, [x19, #21]!
  4093dc:	sub	w8, w9, #0x31
  4093e0:	cmp	w8, #0x8
  4093e4:	b.hi	409524 <__fxstatat@plt+0x6034>  // b.pmore
  4093e8:	sub	x8, x19, #0x2
  4093ec:	ldrb	w8, [x8, #3]
  4093f0:	cmp	w9, #0x39
  4093f4:	cset	w23, eq  // eq = none
  4093f8:	sub	w9, w8, #0x30
  4093fc:	cmp	w9, #0x9
  409400:	b.hi	409438 <__fxstatat@plt+0x5f48>  // b.pmore
  409404:	add	x9, x24, x28
  409408:	mov	w10, #0x17                  	// #23
  40940c:	and	w11, w8, #0xff
  409410:	ldrb	w8, [x9, x10]
  409414:	cmp	w11, #0x39
  409418:	cset	w11, eq  // eq = none
  40941c:	and	w23, w11, w23
  409420:	sub	w11, w8, #0x30
  409424:	cmp	w11, #0xa
  409428:	add	x10, x10, #0x1
  40942c:	b.cc	40940c <__fxstatat@plt+0x5f1c>  // b.lo, b.ul, b.last
  409430:	sub	x20, x10, #0x16
  409434:	b	40943c <__fxstatat@plt+0x5f4c>
  409438:	mov	w20, #0x1                   	// #1
  40943c:	cmp	w8, #0x7e
  409440:	b.ne	409524 <__fxstatat@plt+0x6034>  // b.any
  409444:	add	x8, x20, x19
  409448:	ldrb	w8, [x8, #1]
  40944c:	cbnz	w8, 409524 <__fxstatat@plt+0x6034>
  409450:	ldur	x8, [x29, #-56]
  409454:	cmp	x8, x20
  409458:	b.cs	409500 <__fxstatat@plt+0x6010>  // b.hs, b.nlast
  40945c:	ldr	x8, [sp, #8]
  409460:	add	x9, x20, x23
  409464:	stur	x9, [x29, #-56]
  409468:	add	x8, x8, x9
  40946c:	ldr	x9, [sp, #40]
  409470:	cmp	x9, x8
  409474:	b.cs	40949c <__fxstatat@plt+0x5fac>  // b.hs, b.nlast
  409478:	lsr	x9, x8, #62
  40947c:	cmp	x9, #0x0
  409480:	cset	w9, eq  // eq = none
  409484:	lsl	x1, x8, x9
  409488:	mov	x0, x22
  40948c:	str	x1, [sp, #40]
  409490:	bl	403010 <realloc@plt>
  409494:	cbz	x0, 4096f0 <__fxstatat@plt+0x6200>
  409498:	mov	x22, x0
  40949c:	ldur	x9, [x29, #-40]
  4094a0:	mov	w10, #0x7e2e                	// #32302
  4094a4:	add	x2, x20, #0x2
  4094a8:	mov	x1, x19
  4094ac:	add	x8, x22, x9
  4094b0:	strh	w10, [x22, x9]
  4094b4:	mov	w9, #0x30                  	// #48
  4094b8:	strb	w9, [x8, #2]!
  4094bc:	add	x24, x8, x23
  4094c0:	mov	x0, x24
  4094c4:	bl	402c20 <memcpy@plt>
  4094c8:	add	x8, x24, x20
  4094cc:	ldrb	w9, [x8, #-1]!
  4094d0:	cmp	w9, #0x39
  4094d4:	b.ne	4094ec <__fxstatat@plt+0x5ffc>  // b.any
  4094d8:	mov	w10, #0x30                  	// #48
  4094dc:	strb	w10, [x8]
  4094e0:	ldrb	w9, [x8, #-1]!
  4094e4:	cmp	w9, #0x39
  4094e8:	b.eq	4094dc <__fxstatat@plt+0x5fec>  // b.none
  4094ec:	add	w9, w9, #0x1
  4094f0:	strb	w9, [x8]
  4094f4:	mov	w8, w23
  4094f8:	stur	w23, [x29, #-28]
  4094fc:	b	409524 <__fxstatat@plt+0x6034>
  409500:	b.ne	409524 <__fxstatat@plt+0x6034>  // b.any
  409504:	ldur	x8, [x29, #-40]
  409508:	ldur	x2, [x29, #-56]
  40950c:	mov	x1, x19
  409510:	add	x8, x22, x8
  409514:	add	x0, x8, #0x2
  409518:	bl	403120 <memcmp@plt>
  40951c:	cmp	w0, #0x0
  409520:	b.le	40945c <__fxstatat@plt+0x5f6c>
  409524:	mov	x0, x27
  409528:	bl	403000 <readdir@plt>
  40952c:	mov	x24, x0
  409530:	cbnz	x0, 4093ac <__fxstatat@plt+0x5ebc>
  409534:	ldr	w23, [sp, #52]
  409538:	ldr	x26, [sp, #32]
  40953c:	ldur	w21, [x29, #-60]
  409540:	ldur	w10, [x29, #-28]
  409544:	ldur	x28, [x29, #-40]
  409548:	cmp	w10, #0x1
  40954c:	b.eq	409584 <__fxstatat@plt+0x6094>  // b.none
  409550:	cmp	w10, #0x2
  409554:	b.eq	409564 <__fxstatat@plt+0x6074>  // b.none
  409558:	cmp	w10, #0x3
  40955c:	b.ne	409678 <__fxstatat@plt+0x6188>  // b.any
  409560:	b	4096f0 <__fxstatat@plt+0x6200>
  409564:	cmp	w21, #0x2
  409568:	b.ne	409584 <__fxstatat@plt+0x6094>  // b.any
  40956c:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  409570:	ldr	x1, [x8, #2456]
  409574:	ldur	x2, [x29, #-48]
  409578:	add	x0, x22, x28
  40957c:	bl	402c20 <memcpy@plt>
  409580:	mov	w21, #0x1                   	// #1
  409584:	ldur	w24, [x29, #-12]
  409588:	mov	x0, x22
  40958c:	mov	w20, w21
  409590:	bl	409b0c <__fxstatat@plt+0x661c>
  409594:	mov	x19, x0
  409598:	bl	409b54 <__fxstatat@plt+0x6664>
  40959c:	mov	x21, x0
  4095a0:	cmp	x0, #0xf
  4095a4:	b.cc	4095f0 <__fxstatat@plt+0x6100>  // b.lo, b.ul, b.last
  4095a8:	ldr	x9, [sp, #16]
  4095ac:	mov	x8, x9
  4095b0:	cbnz	x9, 409650 <__fxstatat@plt+0x6160>
  4095b4:	tbnz	w24, #31, 4095f8 <__fxstatat@plt+0x6108>
  4095b8:	bl	403420 <__errno_location@plt>
  4095bc:	mov	x23, x26
  4095c0:	mov	x26, x0
  4095c4:	str	wzr, [x0]
  4095c8:	mov	w1, #0x3                   	// #3
  4095cc:	mov	w0, w24
  4095d0:	bl	4030f0 <fpathconf@plt>
  4095d4:	ldr	w8, [x26]
  4095d8:	mov	x26, x23
  4095dc:	ldr	w23, [sp, #52]
  4095e0:	cmp	w8, #0x0
  4095e4:	cset	w8, eq  // eq = none
  4095e8:	sub	x8, x0, x8
  4095ec:	b	409638 <__fxstatat@plt+0x6148>
  4095f0:	mov	w8, #0xff                  	// #255
  4095f4:	b	409650 <__fxstatat@plt+0x6160>
  4095f8:	ldrh	w8, [x19]
  4095fc:	sturh	w8, [x29, #-4]
  409600:	mov	w8, #0x2e                  	// #46
  409604:	strh	w8, [x19]
  409608:	bl	403420 <__errno_location@plt>
  40960c:	mov	x24, x0
  409610:	str	wzr, [x0]
  409614:	mov	w1, #0x3                   	// #3
  409618:	mov	x0, x22
  40961c:	bl	402db0 <pathconf@plt>
  409620:	ldr	w8, [x24]
  409624:	ldurh	w9, [x29, #-4]
  409628:	cmp	w8, #0x0
  40962c:	cset	w8, eq  // eq = none
  409630:	sub	x8, x0, x8
  409634:	strh	w9, [x19]
  409638:	cmn	x8, #0x1
  40963c:	mov	w9, #0xe                   	// #14
  409640:	csinv	x9, x9, xzr, ne  // ne = any
  409644:	cmp	x8, #0x0
  409648:	csel	x8, x8, x9, ge  // ge = tcont
  40964c:	str	x8, [sp, #16]
  409650:	cmp	x8, x21
  409654:	b.cs	409674 <__fxstatat@plt+0x6184>  // b.hs, b.nlast
  409658:	add	x9, x22, x28
  40965c:	sub	x9, x9, x19
  409660:	sub	x10, x8, #0x1
  409664:	cmp	x8, x9
  409668:	csel	x8, x9, x10, hi  // hi = pmore
  40966c:	mov	w9, #0x7e                  	// #126
  409670:	strh	w9, [x19, x8]
  409674:	mov	w21, w20
  409678:	tbz	w23, #0, 4096e0 <__fxstatat@plt+0x61f0>
  40967c:	ldur	w2, [x29, #-12]
  409680:	tbz	w2, #31, 409690 <__fxstatat@plt+0x61a0>
  409684:	mov	x25, xzr
  409688:	mov	w2, #0xffffff9c            	// #-100
  40968c:	stur	w2, [x29, #-12]
  409690:	cmp	w21, #0x1
  409694:	cset	w4, ne  // ne = any
  409698:	add	x3, x22, x25
  40969c:	mov	w0, #0xffffff9c            	// #-100
  4096a0:	mov	x1, x26
  4096a4:	bl	40d068 <__fxstatat@plt+0x9b78>
  4096a8:	cbz	w0, 4096e0 <__fxstatat@plt+0x61f0>
  4096ac:	bl	403420 <__errno_location@plt>
  4096b0:	ldr	w20, [x0]
  4096b4:	cmp	w20, #0x11
  4096b8:	b.eq	4092bc <__fxstatat@plt+0x5dcc>  // b.none
  4096bc:	mov	x19, x0
  4096c0:	cbz	x27, 4096cc <__fxstatat@plt+0x61dc>
  4096c4:	mov	x0, x27
  4096c8:	bl	403060 <closedir@plt>
  4096cc:	mov	x0, x22
  4096d0:	bl	4031f0 <free@plt>
  4096d4:	mov	x22, xzr
  4096d8:	str	w20, [x19]
  4096dc:	b	409708 <__fxstatat@plt+0x6218>
  4096e0:	cbz	x27, 409708 <__fxstatat@plt+0x6218>
  4096e4:	mov	x0, x27
  4096e8:	bl	403060 <closedir@plt>
  4096ec:	b	409708 <__fxstatat@plt+0x6218>
  4096f0:	mov	x0, x22
  4096f4:	bl	4031f0 <free@plt>
  4096f8:	bl	403420 <__errno_location@plt>
  4096fc:	mov	w8, #0xc                   	// #12
  409700:	mov	x22, xzr
  409704:	str	w8, [x0]
  409708:	mov	x0, x22
  40970c:	ldp	x20, x19, [sp, #208]
  409710:	ldp	x22, x21, [sp, #192]
  409714:	ldp	x24, x23, [sp, #176]
  409718:	ldp	x26, x25, [sp, #160]
  40971c:	ldp	x28, x27, [sp, #144]
  409720:	ldp	x29, x30, [sp, #128]
  409724:	add	sp, sp, #0xe0
  409728:	ret
  40972c:	mov	w3, #0x1                   	// #1
  409730:	b	409204 <__fxstatat@plt+0x5d14>
  409734:	stp	x29, x30, [sp, #-16]!
  409738:	mov	w3, wzr
  40973c:	mov	x29, sp
  409740:	bl	409204 <__fxstatat@plt+0x5d14>
  409744:	cbz	x0, 409750 <__fxstatat@plt+0x6260>
  409748:	ldp	x29, x30, [sp], #16
  40974c:	ret
  409750:	bl	40f3f0 <__fxstatat@plt+0xbf00>
  409754:	stp	x29, x30, [sp, #-32]!
  409758:	str	x19, [sp, #16]
  40975c:	mov	x29, sp
  409760:	cbz	x1, 409798 <__fxstatat@plt+0x62a8>
  409764:	ldrb	w8, [x1]
  409768:	cbz	w8, 409798 <__fxstatat@plt+0x62a8>
  40976c:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  409770:	ldr	x5, [x8, #1288]
  409774:	adrp	x19, 413000 <__fxstatat@plt+0xfb10>
  409778:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  40977c:	add	x19, x19, #0x5f8
  409780:	add	x2, x2, #0x618
  409784:	mov	w4, #0x4                   	// #4
  409788:	mov	x3, x19
  40978c:	bl	4102d4 <__fxstatat@plt+0xcde4>
  409790:	ldr	w0, [x19, x0, lsl #2]
  409794:	b	40979c <__fxstatat@plt+0x62ac>
  409798:	mov	w0, #0x2                   	// #2
  40979c:	ldr	x19, [sp, #16]
  4097a0:	ldp	x29, x30, [sp], #32
  4097a4:	ret
  4097a8:	stp	x29, x30, [sp, #-16]!
  4097ac:	mov	x29, sp
  4097b0:	cbz	x1, 4097bc <__fxstatat@plt+0x62cc>
  4097b4:	ldrb	w8, [x1]
  4097b8:	cbnz	w8, 4097d8 <__fxstatat@plt+0x62e8>
  4097bc:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  4097c0:	add	x0, x0, #0x661
  4097c4:	bl	403440 <getenv@plt>
  4097c8:	adrp	x8, 413000 <__fxstatat@plt+0xfb10>
  4097cc:	add	x8, x8, #0x660
  4097d0:	mov	x1, x0
  4097d4:	mov	x0, x8
  4097d8:	ldp	x29, x30, [sp], #16
  4097dc:	b	409754 <__fxstatat@plt+0x6264>
  4097e0:	cbz	x0, 409828 <__fxstatat@plt+0x6338>
  4097e4:	cbz	x1, 409834 <__fxstatat@plt+0x6344>
  4097e8:	mov	x9, x0
  4097ec:	mov	x10, x1
  4097f0:	mov	x8, x10
  4097f4:	udiv	x10, x9, x10
  4097f8:	msub	x10, x10, x8, x9
  4097fc:	mov	x9, x8
  409800:	cbnz	x10, 4097f0 <__fxstatat@plt+0x6300>
  409804:	udiv	x8, x0, x8
  409808:	umulh	x9, x1, x8
  40980c:	mul	x8, x1, x8
  409810:	cmp	xzr, x9
  409814:	cset	w9, ne  // ne = any
  409818:	cmp	x8, x2
  40981c:	b.hi	409834 <__fxstatat@plt+0x6344>  // b.pmore
  409820:	cbnz	w9, 409834 <__fxstatat@plt+0x6344>
  409824:	b	40983c <__fxstatat@plt+0x634c>
  409828:	cmp	x1, #0x0
  40982c:	mov	w8, #0x2000                	// #8192
  409830:	csel	x0, x1, x8, ne  // ne = any
  409834:	cmp	x0, x2
  409838:	csel	x8, x2, x0, hi  // hi = pmore
  40983c:	mov	x0, x8
  409840:	ret
  409844:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  409848:	str	x0, [x8, #2464]
  40984c:	ret
  409850:	stp	x29, x30, [sp, #-48]!
  409854:	stp	x20, x19, [sp, #32]
  409858:	adrp	x20, 425000 <__fxstatat@plt+0x21b10>
  40985c:	ldr	x19, [x20, #1336]
  409860:	str	x21, [sp, #16]
  409864:	mov	x29, sp
  409868:	mov	x0, x19
  40986c:	bl	40fac4 <__fxstatat@plt+0xc5d4>
  409870:	cbz	x0, 409888 <__fxstatat@plt+0x6398>
  409874:	mov	w2, #0x1                   	// #1
  409878:	mov	x0, x19
  40987c:	mov	x1, xzr
  409880:	bl	40fb04 <__fxstatat@plt+0xc614>
  409884:	cbz	w0, 409890 <__fxstatat@plt+0x63a0>
  409888:	mov	w19, wzr
  40988c:	b	4098a0 <__fxstatat@plt+0x63b0>
  409890:	ldr	x0, [x20, #1336]
  409894:	bl	40fa7c <__fxstatat@plt+0xc58c>
  409898:	cmp	w0, #0x0
  40989c:	cset	w19, ne  // ne = any
  4098a0:	ldr	x0, [x20, #1336]
  4098a4:	bl	4103d8 <__fxstatat@plt+0xcee8>
  4098a8:	tbnz	w19, #0, 4098c0 <__fxstatat@plt+0x63d0>
  4098ac:	cbnz	w0, 4098c0 <__fxstatat@plt+0x63d0>
  4098b0:	ldp	x20, x19, [sp, #32]
  4098b4:	ldr	x21, [sp, #16]
  4098b8:	ldp	x29, x30, [sp], #48
  4098bc:	b	409958 <__fxstatat@plt+0x6468>
  4098c0:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  4098c4:	add	x1, x1, #0x69d
  4098c8:	mov	w2, #0x5                   	// #5
  4098cc:	mov	x0, xzr
  4098d0:	bl	403380 <dcgettext@plt>
  4098d4:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  4098d8:	ldr	x21, [x8, #2464]
  4098dc:	mov	x19, x0
  4098e0:	bl	403420 <__errno_location@plt>
  4098e4:	ldr	w20, [x0]
  4098e8:	cbnz	x21, 409908 <__fxstatat@plt+0x6418>
  4098ec:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  4098f0:	add	x2, x2, #0x6b
  4098f4:	mov	w0, wzr
  4098f8:	mov	w1, w20
  4098fc:	mov	x3, x19
  409900:	bl	402ca0 <error@plt>
  409904:	b	40992c <__fxstatat@plt+0x643c>
  409908:	mov	x0, x21
  40990c:	bl	40cd24 <__fxstatat@plt+0x9834>
  409910:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  409914:	mov	x3, x0
  409918:	add	x2, x2, #0x6b0
  40991c:	mov	w0, wzr
  409920:	mov	w1, w20
  409924:	mov	x4, x19
  409928:	bl	402ca0 <error@plt>
  40992c:	bl	409958 <__fxstatat@plt+0x6468>
  409930:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  409934:	ldr	w0, [x8, #1192]
  409938:	bl	402c30 <_exit@plt>
  40993c:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  409940:	str	x0, [x8, #2472]
  409944:	ret
  409948:	and	w8, w0, #0x1
  40994c:	adrp	x9, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  409950:	strb	w8, [x9, #2480]
  409954:	ret
  409958:	stp	x29, x30, [sp, #-48]!
  40995c:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  409960:	ldr	x0, [x8, #1328]
  409964:	str	x21, [sp, #16]
  409968:	stp	x20, x19, [sp, #32]
  40996c:	mov	x29, sp
  409970:	bl	4103d8 <__fxstatat@plt+0xcee8>
  409974:	cbz	w0, 409994 <__fxstatat@plt+0x64a4>
  409978:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40997c:	ldrb	w8, [x8, #2480]
  409980:	cbz	w8, 4099b4 <__fxstatat@plt+0x64c4>
  409984:	bl	403420 <__errno_location@plt>
  409988:	ldr	w8, [x0]
  40998c:	cmp	w8, #0x20
  409990:	b.ne	4099b4 <__fxstatat@plt+0x64c4>  // b.any
  409994:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  409998:	ldr	x0, [x8, #1304]
  40999c:	bl	4103d8 <__fxstatat@plt+0xcee8>
  4099a0:	cbnz	w0, 409a20 <__fxstatat@plt+0x6530>
  4099a4:	ldp	x20, x19, [sp, #32]
  4099a8:	ldr	x21, [sp, #16]
  4099ac:	ldp	x29, x30, [sp], #48
  4099b0:	ret
  4099b4:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  4099b8:	add	x1, x1, #0x6b7
  4099bc:	mov	w2, #0x5                   	// #5
  4099c0:	mov	x0, xzr
  4099c4:	bl	403380 <dcgettext@plt>
  4099c8:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  4099cc:	ldr	x21, [x8, #2472]
  4099d0:	mov	x19, x0
  4099d4:	bl	403420 <__errno_location@plt>
  4099d8:	ldr	w20, [x0]
  4099dc:	cbnz	x21, 4099fc <__fxstatat@plt+0x650c>
  4099e0:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  4099e4:	add	x2, x2, #0x6b
  4099e8:	mov	w0, wzr
  4099ec:	mov	w1, w20
  4099f0:	mov	x3, x19
  4099f4:	bl	402ca0 <error@plt>
  4099f8:	b	409a20 <__fxstatat@plt+0x6530>
  4099fc:	mov	x0, x21
  409a00:	bl	40cd24 <__fxstatat@plt+0x9834>
  409a04:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  409a08:	mov	x3, x0
  409a0c:	add	x2, x2, #0x6b0
  409a10:	mov	w0, wzr
  409a14:	mov	w1, w20
  409a18:	mov	x4, x19
  409a1c:	bl	402ca0 <error@plt>
  409a20:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  409a24:	ldr	w0, [x8, #1192]
  409a28:	bl	402c30 <_exit@plt>
  409a2c:	stp	x29, x30, [sp, #-16]!
  409a30:	mov	x29, sp
  409a34:	bl	409aa0 <__fxstatat@plt+0x65b0>
  409a38:	cbz	x0, 409a44 <__fxstatat@plt+0x6554>
  409a3c:	ldp	x29, x30, [sp], #16
  409a40:	ret
  409a44:	bl	40f3f0 <__fxstatat@plt+0xbf00>
  409a48:	stp	x29, x30, [sp, #-48]!
  409a4c:	str	x21, [sp, #16]
  409a50:	stp	x20, x19, [sp, #32]
  409a54:	mov	x20, x0
  409a58:	ldrb	w8, [x20], #-1
  409a5c:	mov	x29, sp
  409a60:	mov	x19, x0
  409a64:	cmp	w8, #0x2f
  409a68:	cset	w21, eq  // eq = none
  409a6c:	bl	409b0c <__fxstatat@plt+0x661c>
  409a70:	sub	x8, x0, x19
  409a74:	mov	x0, x8
  409a78:	cmp	x8, x21
  409a7c:	b.ls	409a90 <__fxstatat@plt+0x65a0>  // b.plast
  409a80:	ldrb	w8, [x20, x0]
  409a84:	cmp	w8, #0x2f
  409a88:	sub	x8, x0, #0x1
  409a8c:	b.eq	409a74 <__fxstatat@plt+0x6584>  // b.none
  409a90:	ldp	x20, x19, [sp, #32]
  409a94:	ldr	x21, [sp, #16]
  409a98:	ldp	x29, x30, [sp], #48
  409a9c:	ret
  409aa0:	stp	x29, x30, [sp, #-48]!
  409aa4:	str	x21, [sp, #16]
  409aa8:	stp	x20, x19, [sp, #32]
  409aac:	mov	x29, sp
  409ab0:	mov	x21, x0
  409ab4:	bl	409a48 <__fxstatat@plt+0x6558>
  409ab8:	cmp	x0, #0x0
  409abc:	cinc	x8, x0, eq  // eq = none
  409ac0:	mov	x19, x0
  409ac4:	add	x0, x8, #0x1
  409ac8:	bl	402eb0 <malloc@plt>
  409acc:	mov	x20, x0
  409ad0:	cbz	x0, 409af8 <__fxstatat@plt+0x6608>
  409ad4:	mov	x0, x20
  409ad8:	mov	x1, x21
  409adc:	mov	x2, x19
  409ae0:	bl	402c20 <memcpy@plt>
  409ae4:	cbnz	x19, 409af4 <__fxstatat@plt+0x6604>
  409ae8:	mov	w8, #0x2e                  	// #46
  409aec:	mov	w19, #0x1                   	// #1
  409af0:	strb	w8, [x20]
  409af4:	strb	wzr, [x20, x19]
  409af8:	mov	x0, x20
  409afc:	ldp	x20, x19, [sp, #32]
  409b00:	ldr	x21, [sp, #16]
  409b04:	ldp	x29, x30, [sp], #48
  409b08:	ret
  409b0c:	sub	x0, x0, #0x1
  409b10:	ldrb	w10, [x0, #1]!
  409b14:	cmp	w10, #0x2f
  409b18:	b.eq	409b10 <__fxstatat@plt+0x6620>  // b.none
  409b1c:	mov	w8, wzr
  409b20:	mov	x9, x0
  409b24:	and	w10, w10, #0xff
  409b28:	cmp	w10, #0x2f
  409b2c:	b.eq	409b44 <__fxstatat@plt+0x6654>  // b.none
  409b30:	cbz	w10, 409b50 <__fxstatat@plt+0x6660>
  409b34:	tst	w8, #0x1
  409b38:	mov	w8, wzr
  409b3c:	csel	x0, x9, x0, ne  // ne = any
  409b40:	b	409b48 <__fxstatat@plt+0x6658>
  409b44:	mov	w8, #0x1                   	// #1
  409b48:	ldrb	w10, [x9, #1]!
  409b4c:	b	409b24 <__fxstatat@plt+0x6634>
  409b50:	ret
  409b54:	stp	x29, x30, [sp, #-32]!
  409b58:	str	x19, [sp, #16]
  409b5c:	mov	x29, sp
  409b60:	mov	x19, x0
  409b64:	bl	402c50 <strlen@plt>
  409b68:	mov	x8, x0
  409b6c:	sub	x9, x19, #0x1
  409b70:	mov	x0, x8
  409b74:	cmp	x8, #0x2
  409b78:	b.cc	409b8c <__fxstatat@plt+0x669c>  // b.lo, b.ul, b.last
  409b7c:	ldrb	w8, [x9, x0]
  409b80:	cmp	w8, #0x2f
  409b84:	sub	x8, x0, #0x1
  409b88:	b.eq	409b70 <__fxstatat@plt+0x6680>  // b.none
  409b8c:	ldr	x19, [sp, #16]
  409b90:	ldp	x29, x30, [sp], #32
  409b94:	ret
  409b98:	b	4030d0 <posix_fadvise@plt>
  409b9c:	cbz	x0, 409bcc <__fxstatat@plt+0x66dc>
  409ba0:	stp	x29, x30, [sp, #-32]!
  409ba4:	str	x19, [sp, #16]
  409ba8:	mov	x29, sp
  409bac:	mov	w19, w1
  409bb0:	bl	402e30 <fileno@plt>
  409bb4:	mov	w3, w19
  409bb8:	ldr	x19, [sp, #16]
  409bbc:	mov	x1, xzr
  409bc0:	mov	x2, xzr
  409bc4:	ldp	x29, x30, [sp], #32
  409bc8:	b	4030d0 <posix_fadvise@plt>
  409bcc:	ret
  409bd0:	sub	sp, sp, #0xe0
  409bd4:	stp	x29, x30, [sp, #208]
  409bd8:	add	x29, sp, #0xd0
  409bdc:	stp	x2, x3, [x29, #-80]
  409be0:	stp	x4, x5, [x29, #-64]
  409be4:	stp	x6, x7, [x29, #-48]
  409be8:	stp	q1, q2, [sp, #16]
  409bec:	stp	q3, q4, [sp, #48]
  409bf0:	str	q0, [sp]
  409bf4:	stp	q5, q6, [sp, #80]
  409bf8:	str	q7, [sp, #112]
  409bfc:	tbnz	w1, #6, 409c08 <__fxstatat@plt+0x6718>
  409c00:	mov	w2, wzr
  409c04:	b	409c60 <__fxstatat@plt+0x6770>
  409c08:	mov	x9, #0xffffffffffffffd0    	// #-48
  409c0c:	mov	x11, sp
  409c10:	sub	x12, x29, #0x50
  409c14:	movk	x9, #0xff80, lsl #32
  409c18:	add	x10, x29, #0x10
  409c1c:	mov	x8, #0xffffffffffffffd0    	// #-48
  409c20:	add	x11, x11, #0x80
  409c24:	add	x12, x12, #0x30
  409c28:	stp	x11, x9, [x29, #-16]
  409c2c:	stp	x10, x12, [x29, #-32]
  409c30:	tbz	w8, #31, 409c50 <__fxstatat@plt+0x6760>
  409c34:	add	w9, w8, #0x8
  409c38:	cmn	w8, #0x8
  409c3c:	stur	w9, [x29, #-8]
  409c40:	b.gt	409c50 <__fxstatat@plt+0x6760>
  409c44:	ldur	x9, [x29, #-24]
  409c48:	add	x8, x9, x8
  409c4c:	b	409c5c <__fxstatat@plt+0x676c>
  409c50:	ldur	x8, [x29, #-32]
  409c54:	add	x9, x8, #0x8
  409c58:	stur	x9, [x29, #-32]
  409c5c:	ldr	w2, [x8]
  409c60:	bl	402ee0 <open@plt>
  409c64:	bl	40dfe8 <__fxstatat@plt+0xaaf8>
  409c68:	ldp	x29, x30, [sp, #208]
  409c6c:	add	sp, sp, #0xe0
  409c70:	ret
  409c74:	stp	x29, x30, [sp, #-48]!
  409c78:	stp	x22, x21, [sp, #16]
  409c7c:	stp	x20, x19, [sp, #32]
  409c80:	mov	x29, sp
  409c84:	cbz	x0, 409ce4 <__fxstatat@plt+0x67f4>
  409c88:	mov	x20, x0
  409c8c:	mov	w0, #0x18                  	// #24
  409c90:	mov	x21, x2
  409c94:	mov	x22, x1
  409c98:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  409c9c:	mov	x19, x0
  409ca0:	mov	x0, x22
  409ca4:	bl	40f3a8 <__fxstatat@plt+0xbeb8>
  409ca8:	str	x0, [x19]
  409cac:	ldr	q0, [x21]
  409cb0:	mov	x0, x20
  409cb4:	mov	x1, x19
  409cb8:	ext	v0.16b, v0.16b, v0.16b, #8
  409cbc:	stur	q0, [x19, #8]
  409cc0:	bl	40ad84 <__fxstatat@plt+0x7894>
  409cc4:	cbz	x0, 409cf4 <__fxstatat@plt+0x6804>
  409cc8:	cmp	x0, x19
  409ccc:	b.eq	409ce4 <__fxstatat@plt+0x67f4>  // b.none
  409cd0:	mov	x0, x19
  409cd4:	ldp	x20, x19, [sp, #32]
  409cd8:	ldp	x22, x21, [sp, #16]
  409cdc:	ldp	x29, x30, [sp], #48
  409ce0:	b	40af6c <__fxstatat@plt+0x7a7c>
  409ce4:	ldp	x20, x19, [sp, #32]
  409ce8:	ldp	x22, x21, [sp, #16]
  409cec:	ldp	x29, x30, [sp], #48
  409cf0:	ret
  409cf4:	bl	40f3f0 <__fxstatat@plt+0xbf00>
  409cf8:	cbz	x0, 409d30 <__fxstatat@plt+0x6840>
  409cfc:	sub	sp, sp, #0x30
  409d00:	stp	x29, x30, [sp, #32]
  409d04:	str	x1, [sp, #8]
  409d08:	ldr	q0, [x2]
  409d0c:	add	x1, sp, #0x8
  409d10:	add	x29, sp, #0x20
  409d14:	ext	v0.16b, v0.16b, v0.16b, #8
  409d18:	stur	q0, [sp, #16]
  409d1c:	bl	40a21c <__fxstatat@plt+0x6d2c>
  409d20:	ldp	x29, x30, [sp, #32]
  409d24:	cmp	x0, #0x0
  409d28:	cset	w0, ne  // ne = any
  409d2c:	add	sp, sp, #0x30
  409d30:	ret
  409d34:	and	w8, w0, #0xf000
  409d38:	sub	w8, w8, #0x1, lsl #12
  409d3c:	lsr	w8, w8, #12
  409d40:	cmp	w8, #0xb
  409d44:	b.hi	409d74 <__fxstatat@plt+0x6884>  // b.pmore
  409d48:	adrp	x9, 413000 <__fxstatat@plt+0xfb10>
  409d4c:	add	x9, x9, #0x6c3
  409d50:	adr	x10, 409d64 <__fxstatat@plt+0x6874>
  409d54:	ldrb	w11, [x9, x8]
  409d58:	add	x10, x10, x11, lsl #2
  409d5c:	mov	w8, #0x2d                  	// #45
  409d60:	br	x10
  409d64:	mov	w8, #0x70                  	// #112
  409d68:	b	409d98 <__fxstatat@plt+0x68a8>
  409d6c:	mov	w8, #0x63                  	// #99
  409d70:	b	409d98 <__fxstatat@plt+0x68a8>
  409d74:	mov	w8, #0x3f                  	// #63
  409d78:	b	409d98 <__fxstatat@plt+0x68a8>
  409d7c:	mov	w8, #0x64                  	// #100
  409d80:	b	409d98 <__fxstatat@plt+0x68a8>
  409d84:	mov	w8, #0x6c                  	// #108
  409d88:	b	409d98 <__fxstatat@plt+0x68a8>
  409d8c:	mov	w8, #0x73                  	// #115
  409d90:	b	409d98 <__fxstatat@plt+0x68a8>
  409d94:	mov	w8, #0x62                  	// #98
  409d98:	strb	w8, [x1]
  409d9c:	tst	w0, #0x100
  409da0:	mov	w8, #0x72                  	// #114
  409da4:	mov	w9, #0x2d                  	// #45
  409da8:	mov	w10, #0x77                  	// #119
  409dac:	csel	w14, w9, w8, eq  // eq = none
  409db0:	tst	w0, #0x80
  409db4:	mov	w11, #0x53                  	// #83
  409db8:	mov	w12, #0x73                  	// #115
  409dbc:	mov	w13, #0x78                  	// #120
  409dc0:	strb	w14, [x1, #1]
  409dc4:	csel	w14, w9, w10, eq  // eq = none
  409dc8:	tst	w0, #0x40
  409dcc:	strb	w14, [x1, #2]
  409dd0:	csel	w14, w12, w11, ne  // ne = any
  409dd4:	csel	w15, w13, w9, ne  // ne = any
  409dd8:	tst	w0, #0x800
  409ddc:	csel	w14, w15, w14, eq  // eq = none
  409de0:	tst	w0, #0x20
  409de4:	strb	w14, [x1, #3]
  409de8:	csel	w14, w9, w8, eq  // eq = none
  409dec:	tst	w0, #0x10
  409df0:	strb	w14, [x1, #4]
  409df4:	csel	w14, w9, w10, eq  // eq = none
  409df8:	tst	w0, #0x8
  409dfc:	csel	w11, w12, w11, ne  // ne = any
  409e00:	csel	w12, w13, w9, ne  // ne = any
  409e04:	tst	w0, #0x400
  409e08:	csel	w11, w12, w11, eq  // eq = none
  409e0c:	tst	w0, #0x4
  409e10:	csel	w8, w9, w8, eq  // eq = none
  409e14:	tst	w0, #0x2
  409e18:	mov	w15, #0x54                  	// #84
  409e1c:	strb	w14, [x1, #5]
  409e20:	mov	w14, #0x74                  	// #116
  409e24:	strb	w8, [x1, #7]
  409e28:	csel	w8, w9, w10, eq  // eq = none
  409e2c:	tst	w0, #0x1
  409e30:	strb	w8, [x1, #8]
  409e34:	csel	w8, w14, w15, ne  // ne = any
  409e38:	csel	w9, w13, w9, ne  // ne = any
  409e3c:	tst	w0, #0x200
  409e40:	mov	w12, #0x20                  	// #32
  409e44:	csel	w8, w9, w8, eq  // eq = none
  409e48:	strb	w11, [x1, #6]
  409e4c:	strb	w8, [x1, #9]
  409e50:	strh	w12, [x1, #10]
  409e54:	ret
  409e58:	ldr	w0, [x0, #16]
  409e5c:	b	409d34 <__fxstatat@plt+0x6844>
  409e60:	stp	x29, x30, [sp, #-16]!
  409e64:	mov	x29, sp
  409e68:	bl	409e7c <__fxstatat@plt+0x698c>
  409e6c:	cbz	x0, 409e78 <__fxstatat@plt+0x6988>
  409e70:	ldp	x29, x30, [sp], #16
  409e74:	ret
  409e78:	bl	40f3f0 <__fxstatat@plt+0xbf00>
  409e7c:	stp	x29, x30, [sp, #-80]!
  409e80:	stp	x26, x25, [sp, #16]
  409e84:	stp	x24, x23, [sp, #32]
  409e88:	stp	x22, x21, [sp, #48]
  409e8c:	stp	x20, x19, [sp, #64]
  409e90:	mov	x29, sp
  409e94:	mov	x20, x2
  409e98:	mov	x19, x1
  409e9c:	mov	x21, x0
  409ea0:	bl	409b0c <__fxstatat@plt+0x661c>
  409ea4:	mov	x22, x0
  409ea8:	bl	409b54 <__fxstatat@plt+0x6664>
  409eac:	sub	x8, x22, x21
  409eb0:	mov	x24, x0
  409eb4:	add	x23, x8, x0
  409eb8:	mov	x0, x19
  409ebc:	bl	402c50 <strlen@plt>
  409ec0:	mov	x22, x0
  409ec4:	cbz	x24, 409ee0 <__fxstatat@plt+0x69f0>
  409ec8:	add	x8, x23, x21
  409ecc:	ldurb	w8, [x8, #-1]
  409ed0:	cmp	w8, #0x2f
  409ed4:	b.ne	409ef4 <__fxstatat@plt+0x6a04>  // b.any
  409ed8:	mov	w25, wzr
  409edc:	b	409f04 <__fxstatat@plt+0x6a14>
  409ee0:	ldrb	w8, [x19]
  409ee4:	cmp	w8, #0x2f
  409ee8:	mov	w8, #0x2e                  	// #46
  409eec:	csel	w25, w8, wzr, eq  // eq = none
  409ef0:	b	409f04 <__fxstatat@plt+0x6a14>
  409ef4:	ldrb	w8, [x19]
  409ef8:	cmp	w8, #0x2f
  409efc:	mov	w8, #0x2f                  	// #47
  409f00:	csel	w25, wzr, w8, eq  // eq = none
  409f04:	cmp	w25, #0x0
  409f08:	add	x8, x22, x23
  409f0c:	cinc	x8, x8, ne  // ne = any
  409f10:	add	x0, x8, #0x1
  409f14:	cset	w26, ne  // ne = any
  409f18:	bl	402eb0 <malloc@plt>
  409f1c:	mov	x24, x0
  409f20:	cbz	x0, 409f5c <__fxstatat@plt+0x6a6c>
  409f24:	mov	x3, #0xffffffffffffffff    	// #-1
  409f28:	mov	x0, x24
  409f2c:	mov	x1, x21
  409f30:	mov	x2, x23
  409f34:	bl	403350 <__mempcpy_chk@plt>
  409f38:	strb	w25, [x0]
  409f3c:	add	x0, x0, x26
  409f40:	cbz	x20, 409f48 <__fxstatat@plt+0x6a58>
  409f44:	str	x0, [x20]
  409f48:	mov	x3, #0xffffffffffffffff    	// #-1
  409f4c:	mov	x1, x19
  409f50:	mov	x2, x22
  409f54:	bl	403350 <__mempcpy_chk@plt>
  409f58:	strb	wzr, [x0]
  409f5c:	mov	x0, x24
  409f60:	ldp	x20, x19, [sp, #64]
  409f64:	ldp	x22, x21, [sp, #48]
  409f68:	ldp	x24, x23, [sp, #32]
  409f6c:	ldp	x26, x25, [sp, #16]
  409f70:	ldp	x29, x30, [sp], #80
  409f74:	ret
  409f78:	stp	x29, x30, [sp, #-48]!
  409f7c:	stp	x22, x21, [sp, #16]
  409f80:	stp	x20, x19, [sp, #32]
  409f84:	mov	x29, sp
  409f88:	cbz	x2, 409fcc <__fxstatat@plt+0x6adc>
  409f8c:	mov	x20, x2
  409f90:	mov	x21, x1
  409f94:	mov	w22, w0
  409f98:	mov	x19, xzr
  409f9c:	mov	w0, w22
  409fa0:	mov	x1, x21
  409fa4:	mov	x2, x20
  409fa8:	bl	40d22c <__fxstatat@plt+0x9d3c>
  409fac:	cmn	x0, #0x1
  409fb0:	b.eq	409fdc <__fxstatat@plt+0x6aec>  // b.none
  409fb4:	cbz	x0, 409fd4 <__fxstatat@plt+0x6ae4>
  409fb8:	add	x19, x0, x19
  409fbc:	subs	x20, x20, x0
  409fc0:	add	x21, x21, x0
  409fc4:	b.ne	409f9c <__fxstatat@plt+0x6aac>  // b.any
  409fc8:	b	409fdc <__fxstatat@plt+0x6aec>
  409fcc:	mov	x19, xzr
  409fd0:	b	409fdc <__fxstatat@plt+0x6aec>
  409fd4:	bl	403420 <__errno_location@plt>
  409fd8:	str	wzr, [x0]
  409fdc:	mov	x0, x19
  409fe0:	ldp	x20, x19, [sp, #32]
  409fe4:	ldp	x22, x21, [sp, #16]
  409fe8:	ldp	x29, x30, [sp], #48
  409fec:	ret
  409ff0:	stp	x29, x30, [sp, #-48]!
  409ff4:	stp	x22, x21, [sp, #16]
  409ff8:	stp	x20, x19, [sp, #32]
  409ffc:	mov	x29, sp
  40a000:	cbz	x2, 40a044 <__fxstatat@plt+0x6b54>
  40a004:	mov	x20, x2
  40a008:	mov	x21, x1
  40a00c:	mov	w22, w0
  40a010:	mov	x19, xzr
  40a014:	mov	w0, w22
  40a018:	mov	x1, x21
  40a01c:	mov	x2, x20
  40a020:	bl	40d2a8 <__fxstatat@plt+0x9db8>
  40a024:	cmn	x0, #0x1
  40a028:	b.eq	40a058 <__fxstatat@plt+0x6b68>  // b.none
  40a02c:	cbz	x0, 40a04c <__fxstatat@plt+0x6b5c>
  40a030:	add	x19, x0, x19
  40a034:	subs	x20, x20, x0
  40a038:	add	x21, x21, x0
  40a03c:	b.ne	40a014 <__fxstatat@plt+0x6b24>  // b.any
  40a040:	b	40a058 <__fxstatat@plt+0x6b68>
  40a044:	mov	x19, xzr
  40a048:	b	40a058 <__fxstatat@plt+0x6b68>
  40a04c:	bl	403420 <__errno_location@plt>
  40a050:	mov	w8, #0x1c                  	// #28
  40a054:	str	w8, [x0]
  40a058:	mov	x0, x19
  40a05c:	ldp	x20, x19, [sp, #32]
  40a060:	ldp	x22, x21, [sp, #16]
  40a064:	ldp	x29, x30, [sp], #48
  40a068:	ret
  40a06c:	ldr	x0, [x0, #16]
  40a070:	ret
  40a074:	ldr	x0, [x0, #24]
  40a078:	ret
  40a07c:	ldr	x0, [x0, #32]
  40a080:	ret
  40a084:	ldp	x8, x9, [x0]
  40a088:	cmp	x8, x9
  40a08c:	b.cs	40a0c8 <__fxstatat@plt+0x6bd8>  // b.hs, b.nlast
  40a090:	mov	x0, xzr
  40a094:	ldr	x10, [x8]
  40a098:	cbz	x10, 40a0b8 <__fxstatat@plt+0x6bc8>
  40a09c:	mov	x10, xzr
  40a0a0:	mov	x11, x8
  40a0a4:	ldr	x11, [x11, #8]
  40a0a8:	add	x10, x10, #0x1
  40a0ac:	cbnz	x11, 40a0a4 <__fxstatat@plt+0x6bb4>
  40a0b0:	cmp	x10, x0
  40a0b4:	csel	x0, x10, x0, hi  // hi = pmore
  40a0b8:	add	x8, x8, #0x10
  40a0bc:	cmp	x8, x9
  40a0c0:	b.cc	40a094 <__fxstatat@plt+0x6ba4>  // b.lo, b.ul, b.last
  40a0c4:	ret
  40a0c8:	mov	x0, xzr
  40a0cc:	ret
  40a0d0:	ldp	x9, x10, [x0]
  40a0d4:	cmp	x9, x10
  40a0d8:	b.cs	40a110 <__fxstatat@plt+0x6c20>  // b.hs, b.nlast
  40a0dc:	mov	x8, xzr
  40a0e0:	mov	x11, xzr
  40a0e4:	ldr	x12, [x9]
  40a0e8:	cbz	x12, 40a100 <__fxstatat@plt+0x6c10>
  40a0ec:	mov	x12, x9
  40a0f0:	ldr	x12, [x12, #8]
  40a0f4:	add	x8, x8, #0x1
  40a0f8:	cbnz	x12, 40a0f0 <__fxstatat@plt+0x6c00>
  40a0fc:	add	x11, x11, #0x1
  40a100:	add	x9, x9, #0x10
  40a104:	cmp	x9, x10
  40a108:	b.cc	40a0e4 <__fxstatat@plt+0x6bf4>  // b.lo, b.ul, b.last
  40a10c:	b	40a118 <__fxstatat@plt+0x6c28>
  40a110:	mov	x11, xzr
  40a114:	mov	x8, xzr
  40a118:	ldr	x9, [x0, #24]
  40a11c:	cmp	x11, x9
  40a120:	b.ne	40a138 <__fxstatat@plt+0x6c48>  // b.any
  40a124:	ldr	x9, [x0, #32]
  40a128:	cmp	x8, x9
  40a12c:	b.ne	40a138 <__fxstatat@plt+0x6c48>  // b.any
  40a130:	mov	w0, #0x1                   	// #1
  40a134:	ret
  40a138:	mov	w0, wzr
  40a13c:	ret
  40a140:	stp	x29, x30, [sp, #-48]!
  40a144:	stp	x22, x21, [sp, #16]
  40a148:	stp	x20, x19, [sp, #32]
  40a14c:	ldp	x8, x9, [x0]
  40a150:	ldp	x20, x3, [x0, #24]
  40a154:	ldr	x22, [x0, #16]
  40a158:	mov	x19, x1
  40a15c:	cmp	x8, x9
  40a160:	mov	x21, xzr
  40a164:	mov	x29, sp
  40a168:	b.cs	40a19c <__fxstatat@plt+0x6cac>  // b.hs, b.nlast
  40a16c:	ldr	x10, [x8]
  40a170:	cbz	x10, 40a190 <__fxstatat@plt+0x6ca0>
  40a174:	mov	x10, xzr
  40a178:	mov	x11, x8
  40a17c:	ldr	x11, [x11, #8]
  40a180:	add	x10, x10, #0x1
  40a184:	cbnz	x11, 40a17c <__fxstatat@plt+0x6c8c>
  40a188:	cmp	x10, x21
  40a18c:	csel	x21, x10, x21, hi  // hi = pmore
  40a190:	add	x8, x8, #0x10
  40a194:	cmp	x8, x9
  40a198:	b.cc	40a16c <__fxstatat@plt+0x6c7c>  // b.lo, b.ul, b.last
  40a19c:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  40a1a0:	add	x2, x2, #0x6dc
  40a1a4:	mov	w1, #0x1                   	// #1
  40a1a8:	mov	x0, x19
  40a1ac:	bl	403150 <__fprintf_chk@plt>
  40a1b0:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  40a1b4:	add	x2, x2, #0x6f4
  40a1b8:	mov	w1, #0x1                   	// #1
  40a1bc:	mov	x0, x19
  40a1c0:	mov	x3, x22
  40a1c4:	bl	403150 <__fprintf_chk@plt>
  40a1c8:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40a1cc:	ucvtf	d0, x20
  40a1d0:	fmov	d1, x8
  40a1d4:	fmul	d0, d0, d1
  40a1d8:	ucvtf	d1, x22
  40a1dc:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  40a1e0:	fdiv	d0, d0, d1
  40a1e4:	add	x2, x2, #0x70c
  40a1e8:	mov	w1, #0x1                   	// #1
  40a1ec:	mov	x0, x19
  40a1f0:	mov	x3, x20
  40a1f4:	bl	403150 <__fprintf_chk@plt>
  40a1f8:	mov	x0, x19
  40a1fc:	mov	x3, x21
  40a200:	ldp	x20, x19, [sp, #32]
  40a204:	ldp	x22, x21, [sp, #16]
  40a208:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  40a20c:	add	x2, x2, #0x72d
  40a210:	mov	w1, #0x1                   	// #1
  40a214:	ldp	x29, x30, [sp], #48
  40a218:	b	403150 <__fprintf_chk@plt>
  40a21c:	stp	x29, x30, [sp, #-48]!
  40a220:	stp	x20, x19, [sp, #32]
  40a224:	ldr	x8, [x0, #16]
  40a228:	ldr	x9, [x0, #48]
  40a22c:	mov	x19, x0
  40a230:	mov	x20, x1
  40a234:	mov	x0, x1
  40a238:	mov	x1, x8
  40a23c:	str	x21, [sp, #16]
  40a240:	mov	x29, sp
  40a244:	blr	x9
  40a248:	ldr	x8, [x19, #16]
  40a24c:	cmp	x0, x8
  40a250:	b.cs	40a2b8 <__fxstatat@plt+0x6dc8>  // b.hs, b.nlast
  40a254:	ldr	x8, [x19]
  40a258:	add	x21, x8, x0, lsl #4
  40a25c:	ldr	x1, [x21]
  40a260:	mov	x0, xzr
  40a264:	cbz	x1, 40a2a8 <__fxstatat@plt+0x6db8>
  40a268:	cbz	x8, 40a2a8 <__fxstatat@plt+0x6db8>
  40a26c:	cmp	x1, x20
  40a270:	b.eq	40a294 <__fxstatat@plt+0x6da4>  // b.none
  40a274:	ldr	x8, [x19, #56]
  40a278:	mov	x0, x20
  40a27c:	blr	x8
  40a280:	tbnz	w0, #0, 40a29c <__fxstatat@plt+0x6dac>
  40a284:	ldr	x21, [x21, #8]
  40a288:	cbz	x21, 40a2a4 <__fxstatat@plt+0x6db4>
  40a28c:	ldr	x1, [x21]
  40a290:	b	40a26c <__fxstatat@plt+0x6d7c>
  40a294:	mov	x0, x20
  40a298:	b	40a2a8 <__fxstatat@plt+0x6db8>
  40a29c:	ldr	x0, [x21]
  40a2a0:	b	40a2a8 <__fxstatat@plt+0x6db8>
  40a2a4:	mov	x0, xzr
  40a2a8:	ldp	x20, x19, [sp, #32]
  40a2ac:	ldr	x21, [sp, #16]
  40a2b0:	ldp	x29, x30, [sp], #48
  40a2b4:	ret
  40a2b8:	bl	4030c0 <abort@plt>
  40a2bc:	stp	x29, x30, [sp, #-16]!
  40a2c0:	ldr	x8, [x0, #32]
  40a2c4:	mov	x29, sp
  40a2c8:	cbz	x8, 40a2e4 <__fxstatat@plt+0x6df4>
  40a2cc:	ldp	x8, x9, [x0]
  40a2d0:	cmp	x8, x9
  40a2d4:	b.cs	40a2f0 <__fxstatat@plt+0x6e00>  // b.hs, b.nlast
  40a2d8:	ldr	x0, [x8], #16
  40a2dc:	cbz	x0, 40a2d0 <__fxstatat@plt+0x6de0>
  40a2e0:	b	40a2e8 <__fxstatat@plt+0x6df8>
  40a2e4:	mov	x0, xzr
  40a2e8:	ldp	x29, x30, [sp], #16
  40a2ec:	ret
  40a2f0:	bl	4030c0 <abort@plt>
  40a2f4:	stp	x29, x30, [sp, #-32]!
  40a2f8:	stp	x20, x19, [sp, #16]
  40a2fc:	ldr	x8, [x0, #16]
  40a300:	ldr	x9, [x0, #48]
  40a304:	mov	x19, x0
  40a308:	mov	x20, x1
  40a30c:	mov	x0, x1
  40a310:	mov	x1, x8
  40a314:	mov	x29, sp
  40a318:	blr	x9
  40a31c:	ldr	x8, [x19, #16]
  40a320:	cmp	x0, x8
  40a324:	b.cs	40a380 <__fxstatat@plt+0x6e90>  // b.hs, b.nlast
  40a328:	ldr	x8, [x19]
  40a32c:	add	x9, x8, x0, lsl #4
  40a330:	ldp	x10, x9, [x9]
  40a334:	cmp	x10, x20
  40a338:	b.eq	40a344 <__fxstatat@plt+0x6e54>  // b.none
  40a33c:	cbnz	x9, 40a330 <__fxstatat@plt+0x6e40>
  40a340:	b	40a350 <__fxstatat@plt+0x6e60>
  40a344:	cbz	x9, 40a350 <__fxstatat@plt+0x6e60>
  40a348:	ldr	x0, [x9]
  40a34c:	b	40a374 <__fxstatat@plt+0x6e84>
  40a350:	ldr	x9, [x19, #8]
  40a354:	add	x8, x8, x0, lsl #4
  40a358:	add	x8, x8, #0x10
  40a35c:	cmp	x8, x9
  40a360:	b.cs	40a370 <__fxstatat@plt+0x6e80>  // b.hs, b.nlast
  40a364:	ldr	x0, [x8], #16
  40a368:	cbz	x0, 40a35c <__fxstatat@plt+0x6e6c>
  40a36c:	b	40a374 <__fxstatat@plt+0x6e84>
  40a370:	mov	x0, xzr
  40a374:	ldp	x20, x19, [sp, #16]
  40a378:	ldp	x29, x30, [sp], #32
  40a37c:	ret
  40a380:	bl	4030c0 <abort@plt>
  40a384:	ldp	x9, x10, [x0]
  40a388:	cmp	x9, x10
  40a38c:	b.cs	40a3e4 <__fxstatat@plt+0x6ef4>  // b.hs, b.nlast
  40a390:	mov	x11, xzr
  40a394:	ldr	x8, [x9]
  40a398:	cbz	x8, 40a3cc <__fxstatat@plt+0x6edc>
  40a39c:	cbz	x9, 40a3cc <__fxstatat@plt+0x6edc>
  40a3a0:	mov	x10, x9
  40a3a4:	cmp	x11, x2
  40a3a8:	b.cs	40a3ec <__fxstatat@plt+0x6efc>  // b.hs, b.nlast
  40a3ac:	ldr	x8, [x10]
  40a3b0:	str	x8, [x1, x11, lsl #3]
  40a3b4:	ldr	x10, [x10, #8]
  40a3b8:	add	x8, x11, #0x1
  40a3bc:	mov	x11, x8
  40a3c0:	cbnz	x10, 40a3a4 <__fxstatat@plt+0x6eb4>
  40a3c4:	ldr	x10, [x0, #8]
  40a3c8:	b	40a3d0 <__fxstatat@plt+0x6ee0>
  40a3cc:	mov	x8, x11
  40a3d0:	add	x9, x9, #0x10
  40a3d4:	cmp	x9, x10
  40a3d8:	mov	x11, x8
  40a3dc:	b.cc	40a394 <__fxstatat@plt+0x6ea4>  // b.lo, b.ul, b.last
  40a3e0:	b	40a3f0 <__fxstatat@plt+0x6f00>
  40a3e4:	mov	x8, xzr
  40a3e8:	b	40a3f0 <__fxstatat@plt+0x6f00>
  40a3ec:	mov	x8, x11
  40a3f0:	mov	x0, x8
  40a3f4:	ret
  40a3f8:	stp	x29, x30, [sp, #-64]!
  40a3fc:	stp	x24, x23, [sp, #16]
  40a400:	stp	x22, x21, [sp, #32]
  40a404:	stp	x20, x19, [sp, #48]
  40a408:	ldp	x23, x8, [x0]
  40a40c:	mov	x29, sp
  40a410:	cmp	x23, x8
  40a414:	b.cs	40a478 <__fxstatat@plt+0x6f88>  // b.hs, b.nlast
  40a418:	mov	x19, x2
  40a41c:	mov	x20, x0
  40a420:	mov	x21, x1
  40a424:	mov	x22, xzr
  40a428:	ldr	x0, [x23]
  40a42c:	cbz	x0, 40a468 <__fxstatat@plt+0x6f78>
  40a430:	cbz	x23, 40a468 <__fxstatat@plt+0x6f78>
  40a434:	mov	x1, x19
  40a438:	blr	x21
  40a43c:	tbz	w0, #0, 40a47c <__fxstatat@plt+0x6f8c>
  40a440:	mov	x24, x23
  40a444:	ldr	x24, [x24, #8]
  40a448:	add	x22, x22, #0x1
  40a44c:	cbz	x24, 40a464 <__fxstatat@plt+0x6f74>
  40a450:	ldr	x0, [x24]
  40a454:	mov	x1, x19
  40a458:	blr	x21
  40a45c:	tbnz	w0, #0, 40a444 <__fxstatat@plt+0x6f54>
  40a460:	b	40a47c <__fxstatat@plt+0x6f8c>
  40a464:	ldr	x8, [x20, #8]
  40a468:	add	x23, x23, #0x10
  40a46c:	cmp	x23, x8
  40a470:	b.cc	40a428 <__fxstatat@plt+0x6f38>  // b.lo, b.ul, b.last
  40a474:	b	40a47c <__fxstatat@plt+0x6f8c>
  40a478:	mov	x22, xzr
  40a47c:	mov	x0, x22
  40a480:	ldp	x20, x19, [sp, #48]
  40a484:	ldp	x22, x21, [sp, #32]
  40a488:	ldp	x24, x23, [sp, #16]
  40a48c:	ldp	x29, x30, [sp], #64
  40a490:	ret
  40a494:	ldrb	w9, [x0]
  40a498:	cbz	w9, 40a4c8 <__fxstatat@plt+0x6fd8>
  40a49c:	mov	x8, x0
  40a4a0:	mov	x0, xzr
  40a4a4:	add	x8, x8, #0x1
  40a4a8:	lsl	x10, x0, #5
  40a4ac:	sub	x10, x10, x0
  40a4b0:	add	x10, x10, w9, uxtb
  40a4b4:	ldrb	w9, [x8], #1
  40a4b8:	udiv	x11, x10, x1
  40a4bc:	msub	x0, x11, x1, x10
  40a4c0:	cbnz	w9, 40a4a8 <__fxstatat@plt+0x6fb8>
  40a4c4:	ret
  40a4c8:	mov	x0, xzr
  40a4cc:	ret
  40a4d0:	adrp	x8, 413000 <__fxstatat@plt+0xfb10>
  40a4d4:	add	x8, x8, #0x748
  40a4d8:	ldr	w9, [x8, #16]
  40a4dc:	ldr	q0, [x8]
  40a4e0:	str	w9, [x0, #16]
  40a4e4:	str	q0, [x0]
  40a4e8:	ret
  40a4ec:	stp	x29, x30, [sp, #-64]!
  40a4f0:	adrp	x8, 40a000 <__fxstatat@plt+0x6b10>
  40a4f4:	add	x8, x8, #0x5c0
  40a4f8:	cmp	x2, #0x0
  40a4fc:	adrp	x9, 40a000 <__fxstatat@plt+0x6b10>
  40a500:	stp	x24, x23, [sp, #16]
  40a504:	stp	x22, x21, [sp, #32]
  40a508:	mov	x21, x0
  40a50c:	add	x9, x9, #0x5d0
  40a510:	csel	x23, x8, x2, eq  // eq = none
  40a514:	cmp	x3, #0x0
  40a518:	mov	w0, #0x50                  	// #80
  40a51c:	stp	x20, x19, [sp, #48]
  40a520:	mov	x29, sp
  40a524:	mov	x19, x4
  40a528:	mov	x22, x1
  40a52c:	csel	x24, x9, x3, eq  // eq = none
  40a530:	bl	402eb0 <malloc@plt>
  40a534:	mov	x20, x0
  40a538:	cbz	x0, 40a5a8 <__fxstatat@plt+0x70b8>
  40a53c:	adrp	x8, 413000 <__fxstatat@plt+0xfb10>
  40a540:	add	x8, x8, #0x748
  40a544:	cmp	x22, #0x0
  40a548:	csel	x22, x8, x22, eq  // eq = none
  40a54c:	mov	x0, x20
  40a550:	str	x22, [x20, #40]
  40a554:	bl	40a5dc <__fxstatat@plt+0x70ec>
  40a558:	tbz	w0, #0, 40a59c <__fxstatat@plt+0x70ac>
  40a55c:	mov	x0, x21
  40a560:	mov	x1, x22
  40a564:	bl	40a670 <__fxstatat@plt+0x7180>
  40a568:	str	x0, [x20, #16]
  40a56c:	cbz	x0, 40a59c <__fxstatat@plt+0x70ac>
  40a570:	mov	w1, #0x10                  	// #16
  40a574:	mov	x21, x0
  40a578:	bl	40fa30 <__fxstatat@plt+0xc540>
  40a57c:	str	x0, [x20]
  40a580:	cbz	x0, 40a59c <__fxstatat@plt+0x70ac>
  40a584:	add	x8, x0, x21, lsl #4
  40a588:	stp	xzr, xzr, [x20, #24]
  40a58c:	stp	x23, x24, [x20, #48]
  40a590:	str	x8, [x20, #8]
  40a594:	stp	x19, xzr, [x20, #64]
  40a598:	b	40a5a8 <__fxstatat@plt+0x70b8>
  40a59c:	mov	x0, x20
  40a5a0:	bl	4031f0 <free@plt>
  40a5a4:	mov	x20, xzr
  40a5a8:	mov	x0, x20
  40a5ac:	ldp	x20, x19, [sp, #48]
  40a5b0:	ldp	x22, x21, [sp, #32]
  40a5b4:	ldp	x24, x23, [sp, #16]
  40a5b8:	ldp	x29, x30, [sp], #64
  40a5bc:	ret
  40a5c0:	ror	x8, x0, #3
  40a5c4:	udiv	x9, x8, x1
  40a5c8:	msub	x0, x9, x1, x8
  40a5cc:	ret
  40a5d0:	cmp	x0, x1
  40a5d4:	cset	w0, eq  // eq = none
  40a5d8:	ret
  40a5dc:	ldr	x8, [x0, #40]
  40a5e0:	adrp	x9, 413000 <__fxstatat@plt+0xfb10>
  40a5e4:	add	x9, x9, #0x748
  40a5e8:	cmp	x8, x9
  40a5ec:	b.eq	40a658 <__fxstatat@plt+0x7168>  // b.none
  40a5f0:	adrp	x10, 413000 <__fxstatat@plt+0xfb10>
  40a5f4:	ldr	s0, [x8, #8]
  40a5f8:	ldr	s1, [x10, #1744]
  40a5fc:	fcmp	s0, s1
  40a600:	b.le	40a660 <__fxstatat@plt+0x7170>
  40a604:	adrp	x10, 413000 <__fxstatat@plt+0xfb10>
  40a608:	ldr	s2, [x10, #1748]
  40a60c:	fcmp	s0, s2
  40a610:	b.pl	40a660 <__fxstatat@plt+0x7170>  // b.nfrst
  40a614:	adrp	x10, 413000 <__fxstatat@plt+0xfb10>
  40a618:	ldr	s2, [x8, #12]
  40a61c:	ldr	s3, [x10, #1752]
  40a620:	fcmp	s2, s3
  40a624:	b.le	40a660 <__fxstatat@plt+0x7170>
  40a628:	ldr	s2, [x8]
  40a62c:	fcmp	s2, #0.0
  40a630:	b.lt	40a660 <__fxstatat@plt+0x7170>  // b.tstop
  40a634:	fadd	s1, s2, s1
  40a638:	fcmp	s1, s0
  40a63c:	b.pl	40a660 <__fxstatat@plt+0x7170>  // b.nfrst
  40a640:	ldr	s0, [x8, #4]
  40a644:	fmov	s2, #1.000000000000000000e+00
  40a648:	fcmp	s0, s2
  40a64c:	b.hi	40a660 <__fxstatat@plt+0x7170>  // b.pmore
  40a650:	fcmp	s1, s0
  40a654:	b.pl	40a660 <__fxstatat@plt+0x7170>  // b.nfrst
  40a658:	mov	w8, #0x1                   	// #1
  40a65c:	b	40a668 <__fxstatat@plt+0x7178>
  40a660:	mov	w8, wzr
  40a664:	str	x9, [x0, #40]
  40a668:	mov	w0, w8
  40a66c:	ret
  40a670:	ldrb	w8, [x1, #16]
  40a674:	cbnz	w8, 40a698 <__fxstatat@plt+0x71a8>
  40a678:	ldr	s0, [x1, #8]
  40a67c:	ucvtf	s1, x0
  40a680:	mov	w8, #0x5f800000            	// #1602224128
  40a684:	fdiv	s0, s1, s0
  40a688:	fmov	s1, w8
  40a68c:	fcmp	s0, s1
  40a690:	b.ge	40a70c <__fxstatat@plt+0x721c>  // b.tcont
  40a694:	fcvtzu	x0, s0
  40a698:	cmp	x0, #0xa
  40a69c:	mov	w8, #0xa                   	// #10
  40a6a0:	csel	x8, x0, x8, hi  // hi = pmore
  40a6a4:	orr	x0, x8, #0x1
  40a6a8:	cmn	x0, #0x1
  40a6ac:	b.eq	40a70c <__fxstatat@plt+0x721c>  // b.none
  40a6b0:	cmp	x0, #0xa
  40a6b4:	b.cc	40a6ec <__fxstatat@plt+0x71fc>  // b.lo, b.ul, b.last
  40a6b8:	mov	w9, #0xc                   	// #12
  40a6bc:	mov	w10, #0x9                   	// #9
  40a6c0:	mov	w8, #0x3                   	// #3
  40a6c4:	udiv	x11, x0, x8
  40a6c8:	msub	x11, x11, x8, x0
  40a6cc:	cbz	x11, 40a6f0 <__fxstatat@plt+0x7200>
  40a6d0:	add	x10, x10, x9
  40a6d4:	add	x10, x10, #0x4
  40a6d8:	add	x8, x8, #0x2
  40a6dc:	cmp	x10, x0
  40a6e0:	add	x9, x9, #0x8
  40a6e4:	b.cc	40a6c4 <__fxstatat@plt+0x71d4>  // b.lo, b.ul, b.last
  40a6e8:	b	40a6f0 <__fxstatat@plt+0x7200>
  40a6ec:	mov	w8, #0x3                   	// #3
  40a6f0:	udiv	x9, x0, x8
  40a6f4:	msub	x8, x9, x8, x0
  40a6f8:	cbnz	x8, 40a704 <__fxstatat@plt+0x7214>
  40a6fc:	add	x0, x0, #0x2
  40a700:	b	40a6a8 <__fxstatat@plt+0x71b8>
  40a704:	lsr	x8, x0, #60
  40a708:	cbz	x8, 40a710 <__fxstatat@plt+0x7220>
  40a70c:	mov	x0, xzr
  40a710:	ret
  40a714:	stp	x29, x30, [sp, #-48]!
  40a718:	str	x21, [sp, #16]
  40a71c:	stp	x20, x19, [sp, #32]
  40a720:	ldp	x20, x8, [x0]
  40a724:	mov	x19, x0
  40a728:	mov	x29, sp
  40a72c:	cmp	x20, x8
  40a730:	b.cs	40a7a0 <__fxstatat@plt+0x72b0>  // b.hs, b.nlast
  40a734:	ldr	x9, [x20]
  40a738:	cbz	x9, 40a798 <__fxstatat@plt+0x72a8>
  40a73c:	ldr	x8, [x19, #64]
  40a740:	ldr	x21, [x20, #8]
  40a744:	cmp	x8, #0x0
  40a748:	cset	w9, ne  // ne = any
  40a74c:	cbz	x21, 40a784 <__fxstatat@plt+0x7294>
  40a750:	tbz	w9, #0, 40a760 <__fxstatat@plt+0x7270>
  40a754:	ldr	x0, [x21]
  40a758:	blr	x8
  40a75c:	ldr	x8, [x19, #64]
  40a760:	str	xzr, [x21]
  40a764:	ldr	x9, [x19, #72]
  40a768:	ldr	x10, [x21, #8]
  40a76c:	cmp	x8, #0x0
  40a770:	str	x9, [x21, #8]
  40a774:	str	x21, [x19, #72]
  40a778:	cset	w9, ne  // ne = any
  40a77c:	mov	x21, x10
  40a780:	cbnz	x10, 40a750 <__fxstatat@plt+0x7260>
  40a784:	cbz	w9, 40a790 <__fxstatat@plt+0x72a0>
  40a788:	ldr	x0, [x20]
  40a78c:	blr	x8
  40a790:	stp	xzr, xzr, [x20]
  40a794:	ldr	x8, [x19, #8]
  40a798:	add	x20, x20, #0x10
  40a79c:	b	40a72c <__fxstatat@plt+0x723c>
  40a7a0:	stp	xzr, xzr, [x19, #24]
  40a7a4:	ldp	x20, x19, [sp, #32]
  40a7a8:	ldr	x21, [sp, #16]
  40a7ac:	ldp	x29, x30, [sp], #48
  40a7b0:	ret
  40a7b4:	stp	x29, x30, [sp, #-48]!
  40a7b8:	stp	x20, x19, [sp, #32]
  40a7bc:	ldr	x8, [x0, #64]
  40a7c0:	mov	x19, x0
  40a7c4:	str	x21, [sp, #16]
  40a7c8:	mov	x29, sp
  40a7cc:	cbz	x8, 40a820 <__fxstatat@plt+0x7330>
  40a7d0:	ldr	x8, [x19, #32]
  40a7d4:	cbz	x8, 40a820 <__fxstatat@plt+0x7330>
  40a7d8:	ldp	x20, x8, [x19]
  40a7dc:	cmp	x20, x8
  40a7e0:	b.cs	40a820 <__fxstatat@plt+0x7330>  // b.hs, b.nlast
  40a7e4:	ldr	x0, [x20]
  40a7e8:	cbz	x0, 40a818 <__fxstatat@plt+0x7328>
  40a7ec:	cbz	x20, 40a818 <__fxstatat@plt+0x7328>
  40a7f0:	ldr	x8, [x19, #64]
  40a7f4:	blr	x8
  40a7f8:	ldr	x21, [x20, #8]
  40a7fc:	cbz	x21, 40a814 <__fxstatat@plt+0x7324>
  40a800:	ldr	x0, [x21]
  40a804:	ldr	x8, [x19, #64]
  40a808:	blr	x8
  40a80c:	ldr	x21, [x21, #8]
  40a810:	cbnz	x21, 40a800 <__fxstatat@plt+0x7310>
  40a814:	ldr	x8, [x19, #8]
  40a818:	add	x20, x20, #0x10
  40a81c:	b	40a7dc <__fxstatat@plt+0x72ec>
  40a820:	ldp	x20, x8, [x19]
  40a824:	cmp	x20, x8
  40a828:	b.cs	40a850 <__fxstatat@plt+0x7360>  // b.hs, b.nlast
  40a82c:	ldr	x0, [x20, #8]
  40a830:	cbz	x0, 40a848 <__fxstatat@plt+0x7358>
  40a834:	ldr	x21, [x0, #8]
  40a838:	bl	4031f0 <free@plt>
  40a83c:	mov	x0, x21
  40a840:	cbnz	x21, 40a834 <__fxstatat@plt+0x7344>
  40a844:	ldr	x8, [x19, #8]
  40a848:	add	x20, x20, #0x10
  40a84c:	b	40a824 <__fxstatat@plt+0x7334>
  40a850:	ldr	x0, [x19, #72]
  40a854:	cbz	x0, 40a868 <__fxstatat@plt+0x7378>
  40a858:	ldr	x20, [x0, #8]
  40a85c:	bl	4031f0 <free@plt>
  40a860:	mov	x0, x20
  40a864:	cbnz	x20, 40a858 <__fxstatat@plt+0x7368>
  40a868:	ldr	x0, [x19]
  40a86c:	bl	4031f0 <free@plt>
  40a870:	mov	x0, x19
  40a874:	ldp	x20, x19, [sp, #32]
  40a878:	ldr	x21, [sp, #16]
  40a87c:	ldp	x29, x30, [sp], #48
  40a880:	b	4031f0 <free@plt>
  40a884:	sub	sp, sp, #0x70
  40a888:	stp	x29, x30, [sp, #80]
  40a88c:	stp	x20, x19, [sp, #96]
  40a890:	ldr	x8, [x0, #40]
  40a894:	mov	x19, x0
  40a898:	mov	x0, x1
  40a89c:	add	x29, sp, #0x50
  40a8a0:	mov	x1, x8
  40a8a4:	bl	40a670 <__fxstatat@plt+0x7180>
  40a8a8:	cbz	x0, 40a92c <__fxstatat@plt+0x743c>
  40a8ac:	ldr	x8, [x19, #16]
  40a8b0:	mov	x20, x0
  40a8b4:	cmp	x0, x8
  40a8b8:	b.eq	40a928 <__fxstatat@plt+0x7438>  // b.none
  40a8bc:	mov	w1, #0x10                  	// #16
  40a8c0:	mov	x0, x20
  40a8c4:	bl	40fa30 <__fxstatat@plt+0xc540>
  40a8c8:	str	x0, [sp]
  40a8cc:	cbz	x0, 40a92c <__fxstatat@plt+0x743c>
  40a8d0:	add	x8, x0, x20, lsl #4
  40a8d4:	stp	x8, x20, [sp, #8]
  40a8d8:	stp	xzr, xzr, [sp, #24]
  40a8dc:	ldur	q0, [x19, #40]
  40a8e0:	mov	x0, sp
  40a8e4:	mov	x1, x19
  40a8e8:	mov	w2, wzr
  40a8ec:	stur	q0, [sp, #40]
  40a8f0:	ldur	q0, [x19, #56]
  40a8f4:	stur	q0, [sp, #56]
  40a8f8:	ldr	x8, [x19, #72]
  40a8fc:	str	x8, [sp, #72]
  40a900:	bl	40a980 <__fxstatat@plt+0x7490>
  40a904:	tbz	w0, #0, 40a93c <__fxstatat@plt+0x744c>
  40a908:	ldr	x0, [x19]
  40a90c:	bl	4031f0 <free@plt>
  40a910:	ldr	q0, [sp]
  40a914:	str	q0, [x19]
  40a918:	ldr	q0, [sp, #16]
  40a91c:	str	q0, [x19, #16]
  40a920:	ldr	x8, [sp, #72]
  40a924:	str	x8, [x19, #72]
  40a928:	mov	w0, #0x1                   	// #1
  40a92c:	ldp	x20, x19, [sp, #96]
  40a930:	ldp	x29, x30, [sp, #80]
  40a934:	add	sp, sp, #0x70
  40a938:	ret
  40a93c:	ldr	x8, [sp, #72]
  40a940:	mov	x1, sp
  40a944:	mov	w2, #0x1                   	// #1
  40a948:	mov	x0, x19
  40a94c:	str	x8, [x19, #72]
  40a950:	bl	40a980 <__fxstatat@plt+0x7490>
  40a954:	tbz	w0, #0, 40a97c <__fxstatat@plt+0x748c>
  40a958:	mov	x1, sp
  40a95c:	mov	x0, x19
  40a960:	mov	w2, wzr
  40a964:	bl	40a980 <__fxstatat@plt+0x7490>
  40a968:	tbz	w0, #0, 40a97c <__fxstatat@plt+0x748c>
  40a96c:	ldr	x0, [sp]
  40a970:	bl	4031f0 <free@plt>
  40a974:	mov	w0, wzr
  40a978:	b	40a92c <__fxstatat@plt+0x743c>
  40a97c:	bl	4030c0 <abort@plt>
  40a980:	stp	x29, x30, [sp, #-80]!
  40a984:	stp	x26, x25, [sp, #16]
  40a988:	stp	x24, x23, [sp, #32]
  40a98c:	stp	x22, x21, [sp, #48]
  40a990:	stp	x20, x19, [sp, #64]
  40a994:	ldp	x24, x8, [x1]
  40a998:	mov	x29, sp
  40a99c:	cmp	x24, x8
  40a9a0:	b.cs	40aad0 <__fxstatat@plt+0x75e0>  // b.hs, b.nlast
  40a9a4:	mov	w19, w2
  40a9a8:	mov	x20, x1
  40a9ac:	mov	x21, x0
  40a9b0:	add	x25, x0, #0x48
  40a9b4:	ldr	x22, [x24]
  40a9b8:	cbz	x22, 40aac0 <__fxstatat@plt+0x75d0>
  40a9bc:	ldr	x23, [x24, #8]
  40a9c0:	cbz	x23, 40aa30 <__fxstatat@plt+0x7540>
  40a9c4:	ldr	x1, [x21, #16]
  40a9c8:	ldr	x22, [x23]
  40a9cc:	ldr	x8, [x21, #48]
  40a9d0:	mov	x0, x22
  40a9d4:	blr	x8
  40a9d8:	ldr	x1, [x21, #16]
  40a9dc:	cmp	x0, x1
  40a9e0:	b.cs	40aaec <__fxstatat@plt+0x75fc>  // b.hs, b.nlast
  40a9e4:	ldr	x8, [x21]
  40a9e8:	add	x9, x8, x0, lsl #4
  40a9ec:	ldr	x10, [x9]
  40a9f0:	ldr	x8, [x23, #8]
  40a9f4:	cbz	x10, 40aa00 <__fxstatat@plt+0x7510>
  40a9f8:	add	x9, x9, #0x8
  40a9fc:	b	40aa18 <__fxstatat@plt+0x7528>
  40aa00:	str	x22, [x9]
  40aa04:	ldr	x9, [x21, #24]
  40aa08:	add	x9, x9, #0x1
  40aa0c:	str	x9, [x21, #24]
  40aa10:	mov	x9, x25
  40aa14:	str	xzr, [x23]
  40aa18:	ldr	x10, [x9]
  40aa1c:	str	x10, [x23, #8]
  40aa20:	str	x23, [x9]
  40aa24:	mov	x23, x8
  40aa28:	cbnz	x8, 40a9c8 <__fxstatat@plt+0x74d8>
  40aa2c:	ldr	x22, [x24]
  40aa30:	str	xzr, [x24, #8]
  40aa34:	tbnz	w19, #0, 40aac0 <__fxstatat@plt+0x75d0>
  40aa38:	ldr	x8, [x21, #48]
  40aa3c:	ldr	x1, [x21, #16]
  40aa40:	mov	x0, x22
  40aa44:	blr	x8
  40aa48:	ldr	x8, [x21, #16]
  40aa4c:	cmp	x0, x8
  40aa50:	b.cs	40aaec <__fxstatat@plt+0x75fc>  // b.hs, b.nlast
  40aa54:	ldr	x26, [x21]
  40aa58:	mov	x23, x0
  40aa5c:	add	x8, x26, x0, lsl #4
  40aa60:	ldr	x9, [x8]
  40aa64:	cbz	x9, 40aa7c <__fxstatat@plt+0x758c>
  40aa68:	ldr	x0, [x25]
  40aa6c:	cbz	x0, 40aa90 <__fxstatat@plt+0x75a0>
  40aa70:	ldr	x8, [x0, #8]
  40aa74:	str	x8, [x25]
  40aa78:	b	40aa9c <__fxstatat@plt+0x75ac>
  40aa7c:	str	x22, [x8]
  40aa80:	ldr	x8, [x21, #24]
  40aa84:	add	x8, x8, #0x1
  40aa88:	str	x8, [x21, #24]
  40aa8c:	b	40aab0 <__fxstatat@plt+0x75c0>
  40aa90:	mov	w0, #0x10                  	// #16
  40aa94:	bl	402eb0 <malloc@plt>
  40aa98:	cbz	x0, 40aad4 <__fxstatat@plt+0x75e4>
  40aa9c:	str	x22, [x0]
  40aaa0:	add	x8, x26, x23, lsl #4
  40aaa4:	ldr	x9, [x8, #8]
  40aaa8:	str	x9, [x0, #8]
  40aaac:	str	x0, [x8, #8]
  40aab0:	str	xzr, [x24]
  40aab4:	ldr	x8, [x20, #24]
  40aab8:	sub	x8, x8, #0x1
  40aabc:	str	x8, [x20, #24]
  40aac0:	ldr	x8, [x20, #8]
  40aac4:	add	x24, x24, #0x10
  40aac8:	cmp	x24, x8
  40aacc:	b.cc	40a9b4 <__fxstatat@plt+0x74c4>  // b.lo, b.ul, b.last
  40aad0:	mov	w0, #0x1                   	// #1
  40aad4:	ldp	x20, x19, [sp, #64]
  40aad8:	ldp	x22, x21, [sp, #48]
  40aadc:	ldp	x24, x23, [sp, #32]
  40aae0:	ldp	x26, x25, [sp, #16]
  40aae4:	ldp	x29, x30, [sp], #80
  40aae8:	ret
  40aaec:	bl	4030c0 <abort@plt>
  40aaf0:	stp	x29, x30, [sp, #-48]!
  40aaf4:	str	x21, [sp, #16]
  40aaf8:	stp	x20, x19, [sp, #32]
  40aafc:	mov	x29, sp
  40ab00:	cbz	x1, 40ac54 <__fxstatat@plt+0x7764>
  40ab04:	mov	x21, x2
  40ab08:	add	x2, x29, #0x18
  40ab0c:	mov	w3, wzr
  40ab10:	mov	x20, x1
  40ab14:	mov	x19, x0
  40ab18:	bl	40ac58 <__fxstatat@plt+0x7768>
  40ab1c:	cbz	x0, 40ab34 <__fxstatat@plt+0x7644>
  40ab20:	cbz	x21, 40abec <__fxstatat@plt+0x76fc>
  40ab24:	mov	x8, x0
  40ab28:	mov	w0, wzr
  40ab2c:	str	x8, [x21]
  40ab30:	b	40ac44 <__fxstatat@plt+0x7754>
  40ab34:	ldr	x8, [x19, #40]
  40ab38:	ldp	x10, x9, [x19, #16]
  40ab3c:	ldr	s0, [x8, #8]
  40ab40:	ucvtf	s2, x10
  40ab44:	ucvtf	s1, x9
  40ab48:	fmul	s0, s0, s2
  40ab4c:	fcmp	s0, s1
  40ab50:	b.pl	40abcc <__fxstatat@plt+0x76dc>  // b.nfrst
  40ab54:	mov	x0, x19
  40ab58:	bl	40a5dc <__fxstatat@plt+0x70ec>
  40ab5c:	ldr	x8, [x19, #40]
  40ab60:	ldp	x10, x9, [x19, #16]
  40ab64:	ldr	s0, [x8, #8]
  40ab68:	ucvtf	s1, x10
  40ab6c:	ucvtf	s2, x9
  40ab70:	fmul	s3, s0, s1
  40ab74:	fcmp	s3, s2
  40ab78:	b.pl	40abcc <__fxstatat@plt+0x76dc>  // b.nfrst
  40ab7c:	ldr	s2, [x8, #12]
  40ab80:	ldrb	w8, [x8, #16]
  40ab84:	fmul	s1, s2, s1
  40ab88:	cmp	w8, #0x0
  40ab8c:	fmul	s0, s0, s1
  40ab90:	mov	w8, #0x5f800000            	// #1602224128
  40ab94:	fcsel	s0, s0, s1, eq  // eq = none
  40ab98:	fmov	s1, w8
  40ab9c:	fcmp	s0, s1
  40aba0:	b.ge	40ac40 <__fxstatat@plt+0x7750>  // b.tcont
  40aba4:	fcvtzu	x1, s0
  40aba8:	mov	x0, x19
  40abac:	bl	40a884 <__fxstatat@plt+0x7394>
  40abb0:	tbz	w0, #0, 40ac40 <__fxstatat@plt+0x7750>
  40abb4:	add	x2, x29, #0x18
  40abb8:	mov	x0, x19
  40abbc:	mov	x1, x20
  40abc0:	mov	w3, wzr
  40abc4:	bl	40ac58 <__fxstatat@plt+0x7768>
  40abc8:	cbnz	x0, 40ac54 <__fxstatat@plt+0x7764>
  40abcc:	ldr	x21, [x29, #24]
  40abd0:	ldr	x8, [x21]
  40abd4:	cbz	x8, 40abf4 <__fxstatat@plt+0x7704>
  40abd8:	ldr	x0, [x19, #72]
  40abdc:	cbz	x0, 40ac10 <__fxstatat@plt+0x7720>
  40abe0:	ldr	x8, [x0, #8]
  40abe4:	str	x8, [x19, #72]
  40abe8:	b	40ac1c <__fxstatat@plt+0x772c>
  40abec:	mov	w0, wzr
  40abf0:	b	40ac44 <__fxstatat@plt+0x7754>
  40abf4:	str	x20, [x21]
  40abf8:	ldur	q0, [x19, #24]
  40abfc:	mov	w0, #0x1                   	// #1
  40ac00:	dup	v1.2d, x0
  40ac04:	add	v0.2d, v0.2d, v1.2d
  40ac08:	stur	q0, [x19, #24]
  40ac0c:	b	40ac44 <__fxstatat@plt+0x7754>
  40ac10:	mov	w0, #0x10                  	// #16
  40ac14:	bl	402eb0 <malloc@plt>
  40ac18:	cbz	x0, 40ac40 <__fxstatat@plt+0x7750>
  40ac1c:	str	x20, [x0]
  40ac20:	ldr	x8, [x21, #8]
  40ac24:	str	x8, [x0, #8]
  40ac28:	str	x0, [x21, #8]
  40ac2c:	ldr	x8, [x19, #32]
  40ac30:	mov	w0, #0x1                   	// #1
  40ac34:	add	x8, x8, #0x1
  40ac38:	str	x8, [x19, #32]
  40ac3c:	b	40ac44 <__fxstatat@plt+0x7754>
  40ac40:	mov	w0, #0xffffffff            	// #-1
  40ac44:	ldp	x20, x19, [sp, #32]
  40ac48:	ldr	x21, [sp, #16]
  40ac4c:	ldp	x29, x30, [sp], #48
  40ac50:	ret
  40ac54:	bl	4030c0 <abort@plt>
  40ac58:	stp	x29, x30, [sp, #-80]!
  40ac5c:	stp	x24, x23, [sp, #32]
  40ac60:	stp	x22, x21, [sp, #48]
  40ac64:	stp	x20, x19, [sp, #64]
  40ac68:	ldr	x8, [x0, #16]
  40ac6c:	ldr	x9, [x0, #48]
  40ac70:	mov	x20, x0
  40ac74:	mov	x19, x1
  40ac78:	mov	x0, x1
  40ac7c:	mov	x1, x8
  40ac80:	str	x25, [sp, #16]
  40ac84:	mov	x29, sp
  40ac88:	mov	w21, w3
  40ac8c:	mov	x23, x2
  40ac90:	blr	x9
  40ac94:	ldr	x8, [x20, #16]
  40ac98:	cmp	x0, x8
  40ac9c:	b.cs	40ad80 <__fxstatat@plt+0x7890>  // b.hs, b.nlast
  40aca0:	ldr	x25, [x20]
  40aca4:	mov	x22, x0
  40aca8:	add	x24, x25, x0, lsl #4
  40acac:	str	x24, [x23]
  40acb0:	ldr	x1, [x24]
  40acb4:	cbz	x1, 40ad28 <__fxstatat@plt+0x7838>
  40acb8:	cmp	x1, x19
  40acbc:	b.eq	40acd4 <__fxstatat@plt+0x77e4>  // b.none
  40acc0:	ldr	x8, [x20, #56]
  40acc4:	mov	x0, x19
  40acc8:	blr	x8
  40accc:	tbz	w0, #0, 40acf0 <__fxstatat@plt+0x7800>
  40acd0:	ldr	x19, [x24]
  40acd4:	tbz	w21, #0, 40ad64 <__fxstatat@plt+0x7874>
  40acd8:	add	x8, x25, x22, lsl #4
  40acdc:	ldr	x8, [x8, #8]
  40ace0:	cbz	x8, 40ad30 <__fxstatat@plt+0x7840>
  40ace4:	ldr	q0, [x8]
  40ace8:	str	q0, [x24]
  40acec:	b	40ad54 <__fxstatat@plt+0x7864>
  40acf0:	add	x22, x25, x22, lsl #4
  40acf4:	ldr	x9, [x22, #8]!
  40acf8:	cbz	x9, 40ad28 <__fxstatat@plt+0x7838>
  40acfc:	ldr	x1, [x9]
  40ad00:	cmp	x1, x19
  40ad04:	b.eq	40ad38 <__fxstatat@plt+0x7848>  // b.none
  40ad08:	ldr	x8, [x20, #56]
  40ad0c:	mov	x0, x19
  40ad10:	blr	x8
  40ad14:	ldr	x8, [x22]
  40ad18:	tbnz	w0, #0, 40ad44 <__fxstatat@plt+0x7854>
  40ad1c:	ldr	x9, [x8, #8]!
  40ad20:	mov	x22, x8
  40ad24:	cbnz	x9, 40acfc <__fxstatat@plt+0x780c>
  40ad28:	mov	x19, xzr
  40ad2c:	b	40ad64 <__fxstatat@plt+0x7874>
  40ad30:	str	xzr, [x24]
  40ad34:	b	40ad64 <__fxstatat@plt+0x7874>
  40ad38:	mov	x8, x9
  40ad3c:	tbnz	w21, #0, 40ad4c <__fxstatat@plt+0x785c>
  40ad40:	b	40ad64 <__fxstatat@plt+0x7874>
  40ad44:	ldr	x19, [x8]
  40ad48:	tbz	w21, #0, 40ad64 <__fxstatat@plt+0x7874>
  40ad4c:	ldr	x9, [x8, #8]
  40ad50:	str	x9, [x22]
  40ad54:	str	xzr, [x8]
  40ad58:	ldr	x9, [x20, #72]
  40ad5c:	str	x9, [x8, #8]
  40ad60:	str	x8, [x20, #72]
  40ad64:	mov	x0, x19
  40ad68:	ldp	x20, x19, [sp, #64]
  40ad6c:	ldp	x22, x21, [sp, #48]
  40ad70:	ldp	x24, x23, [sp, #32]
  40ad74:	ldr	x25, [sp, #16]
  40ad78:	ldp	x29, x30, [sp], #80
  40ad7c:	ret
  40ad80:	bl	4030c0 <abort@plt>
  40ad84:	stp	x29, x30, [sp, #-32]!
  40ad88:	mov	x29, sp
  40ad8c:	add	x2, x29, #0x18
  40ad90:	str	x19, [sp, #16]
  40ad94:	mov	x19, x1
  40ad98:	bl	40aaf0 <__fxstatat@plt+0x7600>
  40ad9c:	ldr	x8, [x29, #24]
  40ada0:	cmp	w0, #0x0
  40ada4:	csel	x8, x8, x19, eq  // eq = none
  40ada8:	ldr	x19, [sp, #16]
  40adac:	cmn	w0, #0x1
  40adb0:	csel	x0, xzr, x8, eq  // eq = none
  40adb4:	ldp	x29, x30, [sp], #32
  40adb8:	ret
  40adbc:	stp	x29, x30, [sp, #-48]!
  40adc0:	mov	x29, sp
  40adc4:	add	x2, x29, #0x18
  40adc8:	mov	w3, #0x1                   	// #1
  40adcc:	str	x21, [sp, #16]
  40add0:	stp	x20, x19, [sp, #32]
  40add4:	mov	x19, x0
  40add8:	bl	40ac58 <__fxstatat@plt+0x7768>
  40addc:	mov	x20, x0
  40ade0:	cbz	x0, 40ae90 <__fxstatat@plt+0x79a0>
  40ade4:	ldr	x8, [x19, #32]
  40ade8:	sub	x8, x8, #0x1
  40adec:	str	x8, [x19, #32]
  40adf0:	ldr	x8, [x29, #24]
  40adf4:	ldr	x8, [x8]
  40adf8:	cbnz	x8, 40ae90 <__fxstatat@plt+0x79a0>
  40adfc:	ldp	x10, x8, [x19, #16]
  40ae00:	ldr	x9, [x19, #40]
  40ae04:	sub	x8, x8, #0x1
  40ae08:	str	x8, [x19, #24]
  40ae0c:	ldr	s0, [x9]
  40ae10:	ucvtf	s2, x10
  40ae14:	ucvtf	s1, x8
  40ae18:	fmul	s0, s0, s2
  40ae1c:	fcmp	s0, s1
  40ae20:	b.le	40ae90 <__fxstatat@plt+0x79a0>
  40ae24:	mov	x0, x19
  40ae28:	bl	40a5dc <__fxstatat@plt+0x70ec>
  40ae2c:	ldr	x8, [x19, #40]
  40ae30:	ldp	x10, x9, [x19, #16]
  40ae34:	ldr	s1, [x8]
  40ae38:	ucvtf	s0, x10
  40ae3c:	ucvtf	s2, x9
  40ae40:	fmul	s1, s1, s0
  40ae44:	fcmp	s1, s2
  40ae48:	b.le	40ae90 <__fxstatat@plt+0x79a0>
  40ae4c:	ldr	s1, [x8, #4]
  40ae50:	ldrb	w9, [x8, #16]
  40ae54:	fmul	s0, s1, s0
  40ae58:	cbnz	w9, 40ae64 <__fxstatat@plt+0x7974>
  40ae5c:	ldr	s1, [x8, #8]
  40ae60:	fmul	s0, s0, s1
  40ae64:	fcvtzu	x1, s0
  40ae68:	mov	x0, x19
  40ae6c:	bl	40a884 <__fxstatat@plt+0x7394>
  40ae70:	tbnz	w0, #0, 40ae90 <__fxstatat@plt+0x79a0>
  40ae74:	ldr	x0, [x19, #72]
  40ae78:	cbz	x0, 40ae8c <__fxstatat@plt+0x799c>
  40ae7c:	ldr	x21, [x0, #8]
  40ae80:	bl	4031f0 <free@plt>
  40ae84:	mov	x0, x21
  40ae88:	cbnz	x21, 40ae7c <__fxstatat@plt+0x798c>
  40ae8c:	str	xzr, [x19, #72]
  40ae90:	mov	x0, x20
  40ae94:	ldp	x20, x19, [sp, #32]
  40ae98:	ldr	x21, [sp, #16]
  40ae9c:	ldp	x29, x30, [sp], #48
  40aea0:	ret
  40aea4:	stp	x29, x30, [sp, #-32]!
  40aea8:	stp	x20, x19, [sp, #16]
  40aeac:	mov	x19, x0
  40aeb0:	ldr	x0, [x0]
  40aeb4:	mov	x29, sp
  40aeb8:	mov	x20, x1
  40aebc:	bl	410580 <__fxstatat@plt+0xd090>
  40aec0:	ldr	x8, [x19, #8]
  40aec4:	eor	x8, x8, x0
  40aec8:	udiv	x9, x8, x20
  40aecc:	msub	x0, x9, x20, x8
  40aed0:	ldp	x20, x19, [sp, #16]
  40aed4:	ldp	x29, x30, [sp], #32
  40aed8:	ret
  40aedc:	ldr	x8, [x0, #8]
  40aee0:	udiv	x9, x8, x1
  40aee4:	msub	x0, x9, x1, x8
  40aee8:	ret
  40aeec:	ldr	x8, [x0, #8]
  40aef0:	ldr	x9, [x1, #8]
  40aef4:	cmp	x8, x9
  40aef8:	b.ne	40af18 <__fxstatat@plt+0x7a28>  // b.any
  40aefc:	ldr	x8, [x0, #16]
  40af00:	ldr	x9, [x1, #16]
  40af04:	cmp	x8, x9
  40af08:	b.ne	40af18 <__fxstatat@plt+0x7a28>  // b.any
  40af0c:	ldr	x0, [x0]
  40af10:	ldr	x1, [x1]
  40af14:	b	40d324 <__fxstatat@plt+0x9e34>
  40af18:	mov	w0, wzr
  40af1c:	ret
  40af20:	stp	x29, x30, [sp, #-16]!
  40af24:	ldr	x8, [x0, #8]
  40af28:	ldr	x9, [x1, #8]
  40af2c:	mov	x29, sp
  40af30:	cmp	x8, x9
  40af34:	b.ne	40af60 <__fxstatat@plt+0x7a70>  // b.any
  40af38:	ldr	x8, [x0, #16]
  40af3c:	ldr	x9, [x1, #16]
  40af40:	cmp	x8, x9
  40af44:	b.ne	40af60 <__fxstatat@plt+0x7a70>  // b.any
  40af48:	ldr	x0, [x0]
  40af4c:	ldr	x1, [x1]
  40af50:	bl	403160 <strcmp@plt>
  40af54:	cmp	w0, #0x0
  40af58:	cset	w0, eq  // eq = none
  40af5c:	b	40af64 <__fxstatat@plt+0x7a74>
  40af60:	mov	w0, wzr
  40af64:	ldp	x29, x30, [sp], #16
  40af68:	ret
  40af6c:	stp	x29, x30, [sp, #-32]!
  40af70:	str	x19, [sp, #16]
  40af74:	mov	x19, x0
  40af78:	ldr	x0, [x0]
  40af7c:	mov	x29, sp
  40af80:	bl	4031f0 <free@plt>
  40af84:	mov	x0, x19
  40af88:	ldr	x19, [sp, #16]
  40af8c:	ldp	x29, x30, [sp], #32
  40af90:	b	4031f0 <free@plt>
  40af94:	stp	x29, x30, [sp, #-96]!
  40af98:	stp	x28, x27, [sp, #16]
  40af9c:	stp	x26, x25, [sp, #32]
  40afa0:	stp	x24, x23, [sp, #48]
  40afa4:	stp	x22, x21, [sp, #64]
  40afa8:	stp	x20, x19, [sp, #80]
  40afac:	ldrb	w9, [x0]
  40afb0:	mov	x20, x0
  40afb4:	mov	x24, x0
  40afb8:	mov	x29, sp
  40afbc:	cbz	w9, 40b0d4 <__fxstatat@plt+0x7be4>
  40afc0:	mov	x19, x3
  40afc4:	mov	x21, x2
  40afc8:	mov	x22, x1
  40afcc:	mov	w23, wzr
  40afd0:	mov	x26, xzr
  40afd4:	add	x27, x20, #0x1
  40afd8:	mov	x24, x20
  40afdc:	ldrb	w8, [x27]
  40afe0:	cmp	w8, #0x2f
  40afe4:	b.ne	40affc <__fxstatat@plt+0x7b0c>  // b.any
  40afe8:	and	w8, w9, #0xff
  40afec:	cmp	w8, #0x2f
  40aff0:	csel	x26, x26, x27, eq  // eq = none
  40aff4:	mov	w8, #0x2f                  	// #47
  40aff8:	b	40b0c8 <__fxstatat@plt+0x7bd8>
  40affc:	and	w9, w9, #0xff
  40b000:	cmp	w9, #0x2f
  40b004:	b.ne	40b0c8 <__fxstatat@plt+0x7bd8>  // b.any
  40b008:	cbz	x26, 40b0c4 <__fxstatat@plt+0x7bd4>
  40b00c:	cbz	w8, 40b0c4 <__fxstatat@plt+0x7bd4>
  40b010:	sub	x8, x26, x24
  40b014:	cmp	x8, #0x1
  40b018:	b.ne	40b030 <__fxstatat@plt+0x7b40>  // b.any
  40b01c:	ldrb	w8, [x24]
  40b020:	cmp	w8, #0x2e
  40b024:	b.ne	40b05c <__fxstatat@plt+0x7b6c>  // b.any
  40b028:	mov	x24, x27
  40b02c:	b	40b0c4 <__fxstatat@plt+0x7bd4>
  40b030:	cmp	x8, #0x2
  40b034:	strb	wzr, [x26]
  40b038:	b.ne	40b060 <__fxstatat@plt+0x7b70>  // b.any
  40b03c:	ldrb	w8, [x24]
  40b040:	cmp	w8, #0x2e
  40b044:	b.ne	40b060 <__fxstatat@plt+0x7b70>  // b.any
  40b048:	ldrb	w8, [x24, #1]
  40b04c:	cmp	w8, #0x2e
  40b050:	b.ne	40b060 <__fxstatat@plt+0x7b70>  // b.any
  40b054:	mov	w28, wzr
  40b058:	b	40b090 <__fxstatat@plt+0x7ba0>
  40b05c:	strb	wzr, [x26]
  40b060:	mov	x0, x20
  40b064:	mov	x1, x24
  40b068:	mov	x2, x19
  40b06c:	blr	x21
  40b070:	tbnz	w0, #31, 40b07c <__fxstatat@plt+0x7b8c>
  40b074:	mov	w28, wzr
  40b078:	b	40b088 <__fxstatat@plt+0x7b98>
  40b07c:	bl	403420 <__errno_location@plt>
  40b080:	ldr	w28, [x0]
  40b084:	tbz	w23, #0, 40b090 <__fxstatat@plt+0x7ba0>
  40b088:	mov	w23, #0x1                   	// #1
  40b08c:	b	40b094 <__fxstatat@plt+0x7ba4>
  40b090:	mov	w23, wzr
  40b094:	mov	x0, x22
  40b098:	mov	x1, x24
  40b09c:	mov	w2, w23
  40b0a0:	mov	x3, xzr
  40b0a4:	bl	40d824 <__fxstatat@plt+0xa334>
  40b0a8:	mov	w25, w0
  40b0ac:	cmn	w0, #0x1
  40b0b0:	b.eq	40b0f4 <__fxstatat@plt+0x7c04>  // b.none
  40b0b4:	mov	w8, #0x2f                  	// #47
  40b0b8:	mov	x24, x27
  40b0bc:	strb	w8, [x26]
  40b0c0:	cbnz	w25, 40b0f4 <__fxstatat@plt+0x7c04>
  40b0c4:	ldrb	w8, [x27]
  40b0c8:	add	x27, x27, #0x1
  40b0cc:	mov	w9, w8
  40b0d0:	cbnz	w8, 40afdc <__fxstatat@plt+0x7aec>
  40b0d4:	sub	x0, x24, x20
  40b0d8:	ldp	x20, x19, [sp, #80]
  40b0dc:	ldp	x22, x21, [sp, #64]
  40b0e0:	ldp	x24, x23, [sp, #48]
  40b0e4:	ldp	x26, x25, [sp, #32]
  40b0e8:	ldp	x28, x27, [sp, #16]
  40b0ec:	ldp	x29, x30, [sp], #96
  40b0f0:	ret
  40b0f4:	cbz	w28, 40b10c <__fxstatat@plt+0x7c1c>
  40b0f8:	bl	403420 <__errno_location@plt>
  40b0fc:	ldr	w8, [x0]
  40b100:	cmp	w8, #0x2
  40b104:	b.ne	40b10c <__fxstatat@plt+0x7c1c>  // b.any
  40b108:	str	w28, [x0]
  40b10c:	sxtw	x0, w25
  40b110:	b	40b0d8 <__fxstatat@plt+0x7be8>
  40b114:	sub	sp, sp, #0xf0
  40b118:	stp	x29, x30, [sp, #144]
  40b11c:	stp	x28, x27, [sp, #160]
  40b120:	stp	x26, x25, [sp, #176]
  40b124:	stp	x24, x23, [sp, #192]
  40b128:	stp	x22, x21, [sp, #208]
  40b12c:	stp	x20, x19, [sp, #224]
  40b130:	ldrb	w8, [x0]
  40b134:	mov	w20, w7
  40b138:	mov	w22, w6
  40b13c:	mov	x28, x5
  40b140:	mov	w24, w4
  40b144:	mov	x23, x3
  40b148:	mov	x21, x2
  40b14c:	mov	x19, x0
  40b150:	cmp	w8, #0x2f
  40b154:	mov	x25, x1
  40b158:	add	x29, sp, #0x90
  40b15c:	b.eq	40b174 <__fxstatat@plt+0x7c84>  // b.none
  40b160:	ldr	w8, [x25]
  40b164:	cmp	w8, #0x4
  40b168:	b.ne	40b174 <__fxstatat@plt+0x7c84>  // b.any
  40b16c:	ldr	w26, [x25, #4]
  40b170:	cbnz	w26, 40b370 <__fxstatat@plt+0x7e80>
  40b174:	cbz	x21, 40b1a4 <__fxstatat@plt+0x7cb4>
  40b178:	mov	x0, x19
  40b17c:	mov	x1, x25
  40b180:	mov	x2, x21
  40b184:	mov	x3, x23
  40b188:	bl	40af94 <__fxstatat@plt+0x7aa4>
  40b18c:	tbz	x0, #63, 40b1a8 <__fxstatat@plt+0x7cb8>
  40b190:	cmn	x0, #0x1
  40b194:	b.ne	40b368 <__fxstatat@plt+0x7e78>  // b.any
  40b198:	bl	403420 <__errno_location@plt>
  40b19c:	ldr	w26, [x0]
  40b1a0:	b	40b370 <__fxstatat@plt+0x7e80>
  40b1a4:	mov	x0, xzr
  40b1a8:	ldr	w12, [x29, #96]
  40b1ac:	and	w8, w22, #0xc00
  40b1b0:	and	w9, w24, #0x200
  40b1b4:	mov	w11, #0xffffffed            	// #-19
  40b1b8:	orr	w26, w8, w9
  40b1bc:	and	w8, w24, w11
  40b1c0:	cmp	w26, #0x0
  40b1c4:	and	w9, w12, w20
  40b1c8:	and	w10, w24, #0xffffffc0
  40b1cc:	csel	w8, w24, w8, eq  // eq = none
  40b1d0:	cmn	w9, #0x1
  40b1d4:	stp	w12, w20, [sp]
  40b1d8:	csel	w20, w8, w10, eq  // eq = none
  40b1dc:	add	x27, x19, x0
  40b1e0:	mov	x0, x27
  40b1e4:	mov	w1, w20
  40b1e8:	str	w9, [sp, #12]
  40b1ec:	bl	4034a0 <mkdir@plt>
  40b1f0:	str	w22, [sp, #8]
  40b1f4:	cbz	w0, 40b254 <__fxstatat@plt+0x7d64>
  40b1f8:	ldrb	w22, [x29, #104]
  40b1fc:	bl	403420 <__errno_location@plt>
  40b200:	ldr	w26, [x0]
  40b204:	tbz	w22, #0, 40b28c <__fxstatat@plt+0x7d9c>
  40b208:	cbz	w26, 40b368 <__fxstatat@plt+0x7e78>
  40b20c:	cbz	x21, 40b370 <__fxstatat@plt+0x7e80>
  40b210:	cmp	w26, #0x2
  40b214:	b.eq	40b370 <__fxstatat@plt+0x7e80>  // b.none
  40b218:	mov	x20, x0
  40b21c:	add	x1, sp, #0x10
  40b220:	mov	x0, x27
  40b224:	bl	411770 <__fxstatat@plt+0xe280>
  40b228:	cbz	w0, 40b358 <__fxstatat@plt+0x7e68>
  40b22c:	cmp	w26, #0x11
  40b230:	b.ne	40b370 <__fxstatat@plt+0x7e80>  // b.any
  40b234:	ldr	w20, [x20]
  40b238:	cmp	w20, #0x2
  40b23c:	b.eq	40b370 <__fxstatat@plt+0x7e80>  // b.none
  40b240:	cmp	w20, #0x14
  40b244:	b.eq	40b370 <__fxstatat@plt+0x7e80>  // b.none
  40b248:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  40b24c:	add	x1, x1, #0xc69
  40b250:	b	40b32c <__fxstatat@plt+0x7e3c>
  40b254:	and	w8, w24, w22
  40b258:	mov	x0, x19
  40b25c:	mov	x1, x23
  40b260:	and	w22, w8, #0x1ff
  40b264:	blr	x28
  40b268:	mov	w9, wzr
  40b26c:	orr	w8, w26, w22
  40b270:	mov	w2, #0x3                   	// #3
  40b274:	cbnz	w8, 40b298 <__fxstatat@plt+0x7da8>
  40b278:	ldr	w8, [sp, #12]
  40b27c:	mov	w26, w9
  40b280:	cmn	w8, #0x1
  40b284:	b.eq	40b368 <__fxstatat@plt+0x7e78>  // b.none
  40b288:	b	40b29c <__fxstatat@plt+0x7dac>
  40b28c:	mov	w2, #0x2                   	// #2
  40b290:	mov	w20, #0xffffffff            	// #-1
  40b294:	b	40b29c <__fxstatat@plt+0x7dac>
  40b298:	mov	w26, w9
  40b29c:	add	x3, sp, #0x10
  40b2a0:	mov	x0, x25
  40b2a4:	mov	x1, x27
  40b2a8:	bl	40d824 <__fxstatat@plt+0xa334>
  40b2ac:	cmn	w0, #0x2
  40b2b0:	b.le	40b368 <__fxstatat@plt+0x7e78>
  40b2b4:	ldr	w8, [sp, #16]
  40b2b8:	ldp	w4, w3, [sp]
  40b2bc:	ldr	w6, [sp, #8]
  40b2c0:	adrp	x9, 413000 <__fxstatat@plt+0xfb10>
  40b2c4:	add	x9, x9, #0x11c
  40b2c8:	cmp	w0, #0x0
  40b2cc:	csel	x1, x9, x27, eq  // eq = none
  40b2d0:	mov	w0, w8
  40b2d4:	mov	w2, w20
  40b2d8:	mov	w5, w24
  40b2dc:	bl	4105f0 <__fxstatat@plt+0xd100>
  40b2e0:	cbz	w0, 40b368 <__fxstatat@plt+0x7e78>
  40b2e4:	cbz	w26, 40b308 <__fxstatat@plt+0x7e18>
  40b2e8:	cbz	x21, 40b370 <__fxstatat@plt+0x7e80>
  40b2ec:	cmp	w26, #0x2
  40b2f0:	b.eq	40b370 <__fxstatat@plt+0x7e80>  // b.none
  40b2f4:	bl	403420 <__errno_location@plt>
  40b2f8:	ldr	w8, [x0]
  40b2fc:	cmp	w8, #0x14
  40b300:	b.ne	40b30c <__fxstatat@plt+0x7e1c>  // b.any
  40b304:	b	40b370 <__fxstatat@plt+0x7e80>
  40b308:	bl	403420 <__errno_location@plt>
  40b30c:	ldr	w10, [sp, #12]
  40b310:	ldr	w20, [x0]
  40b314:	adrp	x8, 413000 <__fxstatat@plt+0xfb10>
  40b318:	adrp	x9, 412000 <__fxstatat@plt+0xeb10>
  40b31c:	add	x8, x8, #0x75c
  40b320:	add	x9, x9, #0xd20
  40b324:	cmn	w10, #0x1
  40b328:	csel	x1, x9, x8, eq  // eq = none
  40b32c:	mov	w2, #0x5                   	// #5
  40b330:	mov	x0, xzr
  40b334:	bl	403380 <dcgettext@plt>
  40b338:	mov	x21, x0
  40b33c:	mov	x0, x19
  40b340:	bl	40cf18 <__fxstatat@plt+0x9a28>
  40b344:	mov	x3, x0
  40b348:	mov	w0, wzr
  40b34c:	mov	w1, w20
  40b350:	mov	x2, x21
  40b354:	b	40b3a0 <__fxstatat@plt+0x7eb0>
  40b358:	ldr	w8, [sp, #32]
  40b35c:	and	w8, w8, #0xf000
  40b360:	cmp	w8, #0x4, lsl #12
  40b364:	b.ne	40b370 <__fxstatat@plt+0x7e80>  // b.any
  40b368:	mov	w0, #0x1                   	// #1
  40b36c:	b	40b3a8 <__fxstatat@plt+0x7eb8>
  40b370:	adrp	x1, 412000 <__fxstatat@plt+0xeb10>
  40b374:	add	x1, x1, #0xc4e
  40b378:	mov	w2, #0x5                   	// #5
  40b37c:	mov	x0, xzr
  40b380:	bl	403380 <dcgettext@plt>
  40b384:	mov	x20, x0
  40b388:	mov	x0, x19
  40b38c:	bl	40cf18 <__fxstatat@plt+0x9a28>
  40b390:	mov	x3, x0
  40b394:	mov	w0, wzr
  40b398:	mov	w1, w26
  40b39c:	mov	x2, x20
  40b3a0:	bl	402ca0 <error@plt>
  40b3a4:	mov	w0, wzr
  40b3a8:	ldp	x20, x19, [sp, #224]
  40b3ac:	ldp	x22, x21, [sp, #208]
  40b3b0:	ldp	x24, x23, [sp, #192]
  40b3b4:	ldp	x26, x25, [sp, #176]
  40b3b8:	ldp	x28, x27, [sp, #160]
  40b3bc:	ldp	x29, x30, [sp, #144]
  40b3c0:	add	sp, sp, #0xf0
  40b3c4:	ret
  40b3c8:	stp	x29, x30, [sp, #-48]!
  40b3cc:	stp	x20, x19, [sp, #32]
  40b3d0:	ldrb	w10, [x0]
  40b3d4:	mov	x19, x0
  40b3d8:	str	x21, [sp, #16]
  40b3dc:	mov	x29, sp
  40b3e0:	and	w8, w10, #0xf8
  40b3e4:	cmp	w8, #0x30
  40b3e8:	b.ne	40b45c <__fxstatat@plt+0x7f6c>  // b.any
  40b3ec:	mov	w20, wzr
  40b3f0:	mov	x8, x19
  40b3f4:	lsl	w9, w20, #3
  40b3f8:	add	w9, w9, w10, uxtb
  40b3fc:	sub	w20, w9, #0x30
  40b400:	cmp	w20, #0xfff
  40b404:	b.hi	40b6fc <__fxstatat@plt+0x820c>  // b.pmore
  40b408:	ldrb	w10, [x8, #1]
  40b40c:	add	x9, x8, #0x1
  40b410:	and	w8, w10, #0xf8
  40b414:	cmp	w8, #0x30
  40b418:	mov	x8, x9
  40b41c:	b.eq	40b3f4 <__fxstatat@plt+0x7f04>  // b.none
  40b420:	cbnz	w10, 40b6fc <__fxstatat@plt+0x820c>
  40b424:	sub	x8, x9, x19
  40b428:	and	w9, w20, #0xc00
  40b42c:	orr	w9, w9, #0x3ff
  40b430:	cmp	x8, #0x5
  40b434:	mov	w19, #0xfff                 	// #4095
  40b438:	mov	w0, #0x20                  	// #32
  40b43c:	csel	w21, w9, w19, lt  // lt = tstop
  40b440:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  40b444:	mov	w8, #0x13d                 	// #317
  40b448:	stp	w19, w20, [x0, #4]
  40b44c:	str	w21, [x0, #12]
  40b450:	strh	w8, [x0]
  40b454:	strb	wzr, [x0, #17]
  40b458:	b	40b700 <__fxstatat@plt+0x8210>
  40b45c:	mov	w9, #0x1                   	// #1
  40b460:	mov	w8, #0x1                   	// #1
  40b464:	and	w10, w10, #0xff
  40b468:	cmp	w10, #0x2c
  40b46c:	b.le	40b488 <__fxstatat@plt+0x7f98>
  40b470:	cmp	w10, #0x2d
  40b474:	b.eq	40b4a0 <__fxstatat@plt+0x7fb0>  // b.none
  40b478:	cmp	w10, #0x3d
  40b47c:	mov	w11, #0x1                   	// #1
  40b480:	b.eq	40b4a4 <__fxstatat@plt+0x7fb4>  // b.none
  40b484:	b	40b498 <__fxstatat@plt+0x7fa8>
  40b488:	cmp	w10, #0x2b
  40b48c:	mov	w11, #0x1                   	// #1
  40b490:	b.eq	40b4a4 <__fxstatat@plt+0x7fb4>  // b.none
  40b494:	cbz	w10, 40b4b4 <__fxstatat@plt+0x7fc4>
  40b498:	mov	x11, xzr
  40b49c:	b	40b4a4 <__fxstatat@plt+0x7fb4>
  40b4a0:	mov	w11, #0x1                   	// #1
  40b4a4:	ldrb	w10, [x19, x9]
  40b4a8:	add	x8, x11, x8
  40b4ac:	add	x9, x9, #0x1
  40b4b0:	b	40b464 <__fxstatat@plt+0x7f74>
  40b4b4:	lsr	x9, x8, #59
  40b4b8:	cbnz	x9, 40b71c <__fxstatat@plt+0x822c>
  40b4bc:	lsl	x0, x8, #4
  40b4c0:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  40b4c4:	adrp	x8, 413000 <__fxstatat@plt+0xfb10>
  40b4c8:	mov	x12, xzr
  40b4cc:	add	x8, x8, #0x786
  40b4d0:	mov	w9, #0x124                 	// #292
  40b4d4:	mov	w10, #0x92                  	// #146
  40b4d8:	mov	w11, #0x49                  	// #73
  40b4dc:	mov	w13, wzr
  40b4e0:	ldrb	w14, [x19]
  40b4e4:	cmp	w14, #0x66
  40b4e8:	b.gt	40b504 <__fxstatat@plt+0x8014>
  40b4ec:	cmp	w14, #0x60
  40b4f0:	b.le	40b53c <__fxstatat@plt+0x804c>
  40b4f4:	cmp	w14, #0x61
  40b4f8:	b.ne	40b6f8 <__fxstatat@plt+0x8208>  // b.any
  40b4fc:	mov	w14, #0xfff                 	// #4095
  40b500:	b	40b530 <__fxstatat@plt+0x8040>
  40b504:	cmp	w14, #0x67
  40b508:	b.eq	40b524 <__fxstatat@plt+0x8034>  // b.none
  40b50c:	cmp	w14, #0x6f
  40b510:	b.eq	40b52c <__fxstatat@plt+0x803c>  // b.none
  40b514:	cmp	w14, #0x75
  40b518:	b.ne	40b6f8 <__fxstatat@plt+0x8208>  // b.any
  40b51c:	mov	w14, #0x9c0                 	// #2496
  40b520:	b	40b530 <__fxstatat@plt+0x8040>
  40b524:	mov	w14, #0x438                 	// #1080
  40b528:	b	40b530 <__fxstatat@plt+0x8040>
  40b52c:	mov	w14, #0x207                 	// #519
  40b530:	orr	w13, w13, w14
  40b534:	add	x19, x19, #0x1
  40b538:	b	40b4e0 <__fxstatat@plt+0x7ff0>
  40b53c:	cmp	w14, #0x2b
  40b540:	b.eq	40b554 <__fxstatat@plt+0x8064>  // b.none
  40b544:	cmp	w14, #0x2d
  40b548:	b.eq	40b554 <__fxstatat@plt+0x8064>  // b.none
  40b54c:	cmp	w14, #0x3d
  40b550:	b.ne	40b6f8 <__fxstatat@plt+0x8208>  // b.any
  40b554:	mov	x18, x19
  40b558:	ldrb	w17, [x18, #1]!
  40b55c:	sub	w15, w17, #0x30
  40b560:	cmp	w15, #0x8
  40b564:	b.cs	40b5b8 <__fxstatat@plt+0x80c8>  // b.hs, b.nlast
  40b568:	mov	w15, wzr
  40b56c:	lsl	w15, w15, #3
  40b570:	add	w15, w15, w17, uxtb
  40b574:	sub	w15, w15, #0x30
  40b578:	cmp	w15, #0xfff
  40b57c:	b.hi	40b6f8 <__fxstatat@plt+0x8208>  // b.pmore
  40b580:	ldrb	w17, [x18, #1]
  40b584:	add	x19, x18, #0x1
  40b588:	mov	x18, x19
  40b58c:	and	w16, w17, #0xf8
  40b590:	cmp	w16, #0x30
  40b594:	b.eq	40b56c <__fxstatat@plt+0x807c>  // b.none
  40b598:	cbnz	w13, 40b6f8 <__fxstatat@plt+0x8208>
  40b59c:	mov	w16, #0x1                   	// #1
  40b5a0:	mov	w13, #0xfff                 	// #4095
  40b5a4:	cbz	w17, 40b5e4 <__fxstatat@plt+0x80f4>
  40b5a8:	cmp	w17, #0x2c
  40b5ac:	mov	w17, #0xfff                 	// #4095
  40b5b0:	b.eq	40b680 <__fxstatat@plt+0x8190>  // b.none
  40b5b4:	b	40b6f8 <__fxstatat@plt+0x8208>
  40b5b8:	cmp	w17, #0x67
  40b5bc:	b.eq	40b5ec <__fxstatat@plt+0x80fc>  // b.none
  40b5c0:	cmp	w17, #0x6f
  40b5c4:	b.eq	40b600 <__fxstatat@plt+0x8110>  // b.none
  40b5c8:	cmp	w17, #0x75
  40b5cc:	b.ne	40b614 <__fxstatat@plt+0x8124>  // b.any
  40b5d0:	mov	w17, wzr
  40b5d4:	add	x19, x19, #0x2
  40b5d8:	mov	w16, #0x3                   	// #3
  40b5dc:	mov	w15, #0x1c0                 	// #448
  40b5e0:	b	40b680 <__fxstatat@plt+0x8190>
  40b5e4:	mov	w17, #0xfff                 	// #4095
  40b5e8:	b	40b680 <__fxstatat@plt+0x8190>
  40b5ec:	mov	w17, wzr
  40b5f0:	add	x19, x19, #0x2
  40b5f4:	mov	w16, #0x3                   	// #3
  40b5f8:	mov	w15, #0x38                  	// #56
  40b5fc:	b	40b680 <__fxstatat@plt+0x8190>
  40b600:	mov	w17, wzr
  40b604:	add	x19, x19, #0x2
  40b608:	mov	w16, #0x3                   	// #3
  40b60c:	mov	w15, #0x7                   	// #7
  40b610:	b	40b680 <__fxstatat@plt+0x8190>
  40b614:	mov	w15, wzr
  40b618:	mov	w16, #0x1                   	// #1
  40b61c:	mov	x19, x18
  40b620:	and	w18, w17, #0xff
  40b624:	sub	w17, w18, #0x72
  40b628:	cmp	w17, #0x6
  40b62c:	b.hi	40b648 <__fxstatat@plt+0x8158>  // b.pmore
  40b630:	adr	x18, 40b640 <__fxstatat@plt+0x8150>
  40b634:	ldrb	w1, [x8, x17]
  40b638:	add	x18, x18, x1, lsl #2
  40b63c:	br	x18
  40b640:	orr	w15, w15, w9
  40b644:	b	40b674 <__fxstatat@plt+0x8184>
  40b648:	cmp	w18, #0x58
  40b64c:	b.ne	40b67c <__fxstatat@plt+0x818c>  // b.any
  40b650:	mov	w16, #0x2                   	// #2
  40b654:	b	40b674 <__fxstatat@plt+0x8184>
  40b658:	orr	w15, w15, w11
  40b65c:	b	40b674 <__fxstatat@plt+0x8184>
  40b660:	orr	w15, w15, #0x200
  40b664:	b	40b674 <__fxstatat@plt+0x8184>
  40b668:	orr	w15, w15, #0xc00
  40b66c:	b	40b674 <__fxstatat@plt+0x8184>
  40b670:	orr	w15, w15, w10
  40b674:	ldrb	w17, [x19, #1]!
  40b678:	b	40b620 <__fxstatat@plt+0x8130>
  40b67c:	mov	w17, wzr
  40b680:	add	x18, x0, x12, lsl #4
  40b684:	cmp	w13, #0x0
  40b688:	strb	w14, [x18]
  40b68c:	csinv	w14, w13, wzr, ne  // ne = any
  40b690:	and	w14, w14, w15
  40b694:	cmp	w17, #0x0
  40b698:	csel	w14, w14, w17, eq  // eq = none
  40b69c:	strb	w16, [x18, #1]
  40b6a0:	stp	w13, w15, [x18, #4]
  40b6a4:	str	w14, [x18, #12]
  40b6a8:	ldrb	w14, [x19]
  40b6ac:	add	x15, x12, #0x1
  40b6b0:	cmp	w14, #0x2c
  40b6b4:	b.le	40b6d4 <__fxstatat@plt+0x81e4>
  40b6b8:	cmp	w14, #0x2d
  40b6bc:	mov	x12, x15
  40b6c0:	b.eq	40b554 <__fxstatat@plt+0x8064>  // b.none
  40b6c4:	cmp	w14, #0x3d
  40b6c8:	mov	x12, x15
  40b6cc:	b.eq	40b554 <__fxstatat@plt+0x8064>  // b.none
  40b6d0:	b	40b6f8 <__fxstatat@plt+0x8208>
  40b6d4:	cmp	w14, #0x2b
  40b6d8:	mov	x12, x15
  40b6dc:	b.eq	40b554 <__fxstatat@plt+0x8064>  // b.none
  40b6e0:	cbz	w14, 40b710 <__fxstatat@plt+0x8220>
  40b6e4:	cmp	w14, #0x2c
  40b6e8:	b.ne	40b6f8 <__fxstatat@plt+0x8208>  // b.any
  40b6ec:	add	x19, x19, #0x1
  40b6f0:	mov	x12, x15
  40b6f4:	b	40b4dc <__fxstatat@plt+0x7fec>
  40b6f8:	bl	4031f0 <free@plt>
  40b6fc:	mov	x0, xzr
  40b700:	ldp	x20, x19, [sp, #32]
  40b704:	ldr	x21, [sp, #16]
  40b708:	ldp	x29, x30, [sp], #48
  40b70c:	ret
  40b710:	add	x8, x0, x15, lsl #4
  40b714:	strb	wzr, [x8, #1]
  40b718:	b	40b700 <__fxstatat@plt+0x8210>
  40b71c:	bl	40f3f0 <__fxstatat@plt+0xbf00>
  40b720:	sub	sp, sp, #0xa0
  40b724:	mov	x1, sp
  40b728:	stp	x29, x30, [sp, #128]
  40b72c:	str	x19, [sp, #144]
  40b730:	add	x29, sp, #0x80
  40b734:	bl	411770 <__fxstatat@plt+0xe280>
  40b738:	cbz	w0, 40b744 <__fxstatat@plt+0x8254>
  40b73c:	mov	x0, xzr
  40b740:	b	40b768 <__fxstatat@plt+0x8278>
  40b744:	ldr	w19, [sp, #16]
  40b748:	mov	w0, #0x20                  	// #32
  40b74c:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  40b750:	mov	w8, #0x13d                 	// #317
  40b754:	mov	w9, #0xfff                 	// #4095
  40b758:	strh	w8, [x0]
  40b75c:	stp	w9, w19, [x0, #4]
  40b760:	str	w9, [x0, #12]
  40b764:	strb	wzr, [x0, #17]
  40b768:	ldr	x19, [sp, #144]
  40b76c:	ldp	x29, x30, [sp, #128]
  40b770:	add	sp, sp, #0xa0
  40b774:	ret
  40b778:	ldrb	w17, [x3, #1]
  40b77c:	and	w0, w0, #0xfff
  40b780:	mov	w8, wzr
  40b784:	cbz	w17, 40b87c <__fxstatat@plt+0x838c>
  40b788:	tst	w1, #0x1
  40b78c:	mov	w14, #0xc00                 	// #3072
  40b790:	and	w9, w1, #0x1
  40b794:	mvn	w10, w2
  40b798:	add	x11, x3, #0x8
  40b79c:	mov	w12, #0x49                  	// #73
  40b7a0:	mov	w13, #0x124                 	// #292
  40b7a4:	csel	w14, w14, wzr, ne  // ne = any
  40b7a8:	mov	w15, #0x92                  	// #146
  40b7ac:	ldr	w2, [x11, #4]
  40b7b0:	ldp	w16, w18, [x11, #-4]
  40b7b4:	and	w1, w17, #0xff
  40b7b8:	cmp	w1, #0x2
  40b7bc:	bic	w17, w14, w2
  40b7c0:	b.eq	40b7f8 <__fxstatat@plt+0x8308>  // b.none
  40b7c4:	cmp	w1, #0x3
  40b7c8:	b.ne	40b80c <__fxstatat@plt+0x831c>  // b.any
  40b7cc:	and	w18, w18, w0
  40b7d0:	tst	w18, w13
  40b7d4:	csel	w1, wzr, w13, eq  // eq = none
  40b7d8:	tst	w18, w15
  40b7dc:	csel	w2, wzr, w15, eq  // eq = none
  40b7e0:	tst	w18, w12
  40b7e4:	orr	w18, w2, w18
  40b7e8:	csel	w3, wzr, w12, eq  // eq = none
  40b7ec:	orr	w18, w18, w1
  40b7f0:	orr	w18, w18, w3
  40b7f4:	b	40b80c <__fxstatat@plt+0x831c>
  40b7f8:	and	w1, w0, w12
  40b7fc:	orr	w1, w1, w9
  40b800:	orr	w2, w18, w12
  40b804:	cmp	w1, #0x0
  40b808:	csel	w18, w18, w2, eq  // eq = none
  40b80c:	ldurb	w1, [x11, #-8]
  40b810:	cmp	w16, #0x0
  40b814:	csel	w2, w16, w10, ne  // ne = any
  40b818:	bic	w2, w2, w17
  40b81c:	cmp	w1, #0x2b
  40b820:	and	w18, w2, w18
  40b824:	b.eq	40b868 <__fxstatat@plt+0x8378>  // b.none
  40b828:	cmp	w1, #0x2d
  40b82c:	b.eq	40b85c <__fxstatat@plt+0x836c>  // b.none
  40b830:	cmp	w1, #0x3d
  40b834:	b.ne	40b870 <__fxstatat@plt+0x8380>  // b.any
  40b838:	cmp	w16, #0x0
  40b83c:	csinv	w16, wzr, w16, eq  // eq = none
  40b840:	orr	w16, w16, w17
  40b844:	mvn	w17, w16
  40b848:	and	w16, w16, w0
  40b84c:	and	w17, w17, #0xfff
  40b850:	orr	w8, w17, w8
  40b854:	orr	w0, w18, w16
  40b858:	b	40b870 <__fxstatat@plt+0x8380>
  40b85c:	orr	w8, w18, w8
  40b860:	bic	w0, w0, w18
  40b864:	b	40b870 <__fxstatat@plt+0x8380>
  40b868:	orr	w8, w18, w8
  40b86c:	orr	w0, w18, w0
  40b870:	ldrb	w17, [x11, #9]
  40b874:	add	x11, x11, #0x10
  40b878:	cbnz	w17, 40b7ac <__fxstatat@plt+0x82bc>
  40b87c:	cbz	x4, 40b884 <__fxstatat@plt+0x8394>
  40b880:	str	w8, [x4]
  40b884:	ret
  40b888:	stp	x29, x30, [sp, #-48]!
  40b88c:	mov	w8, #0x4900                	// #18688
  40b890:	movk	w8, #0x8, lsl #16
  40b894:	orr	w2, w2, w8
  40b898:	str	x21, [sp, #16]
  40b89c:	stp	x20, x19, [sp, #32]
  40b8a0:	mov	x29, sp
  40b8a4:	mov	x19, x3
  40b8a8:	bl	410788 <__fxstatat@plt+0xd298>
  40b8ac:	tbnz	w0, #31, 40b8c4 <__fxstatat@plt+0x83d4>
  40b8b0:	mov	w20, w0
  40b8b4:	bl	4030a0 <fdopendir@plt>
  40b8b8:	cbz	x0, 40b8cc <__fxstatat@plt+0x83dc>
  40b8bc:	str	w20, [x19]
  40b8c0:	b	40b8e8 <__fxstatat@plt+0x83f8>
  40b8c4:	mov	x0, xzr
  40b8c8:	b	40b8e8 <__fxstatat@plt+0x83f8>
  40b8cc:	bl	403420 <__errno_location@plt>
  40b8d0:	ldr	w21, [x0]
  40b8d4:	mov	x19, x0
  40b8d8:	mov	w0, w20
  40b8dc:	bl	403070 <close@plt>
  40b8e0:	mov	x0, xzr
  40b8e4:	str	w21, [x19]
  40b8e8:	ldp	x20, x19, [sp, #32]
  40b8ec:	ldr	x21, [sp, #16]
  40b8f0:	ldp	x29, x30, [sp], #48
  40b8f4:	ret
  40b8f8:	stp	x29, x30, [sp, #-32]!
  40b8fc:	stp	x20, x19, [sp, #16]
  40b900:	mov	x29, sp
  40b904:	cbz	x0, 40b984 <__fxstatat@plt+0x8494>
  40b908:	mov	w1, #0x2f                  	// #47
  40b90c:	mov	x19, x0
  40b910:	bl	403080 <strrchr@plt>
  40b914:	cmp	x0, #0x0
  40b918:	csinc	x20, x19, x0, eq  // eq = none
  40b91c:	sub	x8, x20, x19
  40b920:	cmp	x8, #0x7
  40b924:	b.lt	40b968 <__fxstatat@plt+0x8478>  // b.tstop
  40b928:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40b92c:	sub	x0, x20, #0x7
  40b930:	add	x1, x1, #0x7c5
  40b934:	mov	w2, #0x7                   	// #7
  40b938:	bl	402f20 <strncmp@plt>
  40b93c:	cbnz	w0, 40b968 <__fxstatat@plt+0x8478>
  40b940:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40b944:	add	x1, x1, #0x7cd
  40b948:	mov	w2, #0x3                   	// #3
  40b94c:	mov	x0, x20
  40b950:	bl	402f20 <strncmp@plt>
  40b954:	mov	x19, x20
  40b958:	cbnz	w0, 40b968 <__fxstatat@plt+0x8478>
  40b95c:	add	x19, x20, #0x3
  40b960:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  40b964:	str	x19, [x8, #1344]
  40b968:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40b96c:	adrp	x9, 425000 <__fxstatat@plt+0x21b10>
  40b970:	str	x19, [x8, #2488]
  40b974:	str	x19, [x9, #1296]
  40b978:	ldp	x20, x19, [sp, #16]
  40b97c:	ldp	x29, x30, [sp], #32
  40b980:	ret
  40b984:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  40b988:	ldr	x1, [x8, #1304]
  40b98c:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  40b990:	add	x0, x0, #0x78d
  40b994:	bl	402c60 <fputs@plt>
  40b998:	bl	4030c0 <abort@plt>
  40b99c:	sub	sp, sp, #0x40
  40b9a0:	stp	x20, x19, [sp, #48]
  40b9a4:	mov	w19, w3
  40b9a8:	mov	x20, x2
  40b9ac:	mov	x3, sp
  40b9b0:	mov	w2, w4
  40b9b4:	stp	x29, x30, [sp, #32]
  40b9b8:	add	x29, sp, #0x20
  40b9bc:	bl	40fd1c <__fxstatat@plt+0xc82c>
  40b9c0:	cbz	w0, 40b9cc <__fxstatat@plt+0x84dc>
  40b9c4:	mov	w19, #0xfffffffe            	// #-2
  40b9c8:	b	40b9e8 <__fxstatat@plt+0x84f8>
  40b9cc:	mov	x0, sp
  40b9d0:	mov	x1, x20
  40b9d4:	mov	w2, w19
  40b9d8:	bl	40fdd8 <__fxstatat@plt+0xc8e8>
  40b9dc:	mov	w19, w0
  40b9e0:	mov	x0, sp
  40b9e4:	bl	40fce0 <__fxstatat@plt+0xc7f0>
  40b9e8:	mov	w0, w19
  40b9ec:	ldp	x20, x19, [sp, #48]
  40b9f0:	ldp	x29, x30, [sp, #32]
  40b9f4:	add	sp, sp, #0x40
  40b9f8:	ret
  40b9fc:	sub	sp, sp, #0x40
  40ba00:	mov	w8, w1
  40ba04:	movi	v0.2d, #0x0
  40ba08:	mov	x1, x0
  40ba0c:	stp	q0, q0, [sp]
  40ba10:	str	w2, [sp]
  40ba14:	mov	x0, sp
  40ba18:	mov	w2, w8
  40ba1c:	stp	x29, x30, [sp, #32]
  40ba20:	str	x19, [sp, #48]
  40ba24:	add	x29, sp, #0x20
  40ba28:	bl	40fdd8 <__fxstatat@plt+0xc8e8>
  40ba2c:	mov	w19, w0
  40ba30:	mov	x0, sp
  40ba34:	bl	40fce0 <__fxstatat@plt+0xc7f0>
  40ba38:	mov	w0, w19
  40ba3c:	ldr	x19, [sp, #48]
  40ba40:	ldp	x29, x30, [sp, #32]
  40ba44:	add	sp, sp, #0x40
  40ba48:	ret
  40ba4c:	stp	x29, x30, [sp, #-48]!
  40ba50:	str	x21, [sp, #16]
  40ba54:	stp	x20, x19, [sp, #32]
  40ba58:	mov	x29, sp
  40ba5c:	mov	x19, x0
  40ba60:	bl	403420 <__errno_location@plt>
  40ba64:	ldr	w21, [x0]
  40ba68:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40ba6c:	add	x8, x8, #0x9c0
  40ba70:	cmp	x19, #0x0
  40ba74:	mov	x20, x0
  40ba78:	csel	x0, x8, x19, eq  // eq = none
  40ba7c:	mov	w1, #0x38                  	// #56
  40ba80:	bl	40f364 <__fxstatat@plt+0xbe74>
  40ba84:	str	w21, [x20]
  40ba88:	ldp	x20, x19, [sp, #32]
  40ba8c:	ldr	x21, [sp, #16]
  40ba90:	ldp	x29, x30, [sp], #48
  40ba94:	ret
  40ba98:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40ba9c:	add	x8, x8, #0x9c0
  40baa0:	cmp	x0, #0x0
  40baa4:	csel	x8, x8, x0, eq  // eq = none
  40baa8:	ldr	w0, [x8]
  40baac:	ret
  40bab0:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40bab4:	add	x8, x8, #0x9c0
  40bab8:	cmp	x0, #0x0
  40babc:	csel	x8, x8, x0, eq  // eq = none
  40bac0:	str	w1, [x8]
  40bac4:	ret
  40bac8:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40bacc:	add	x8, x8, #0x9c0
  40bad0:	cmp	x0, #0x0
  40bad4:	ubfx	w9, w1, #5, #3
  40bad8:	csel	x8, x8, x0, eq  // eq = none
  40badc:	add	x8, x8, w9, uxtw #2
  40bae0:	ldr	w9, [x8, #8]
  40bae4:	lsr	w10, w9, w1
  40bae8:	and	w0, w10, #0x1
  40baec:	and	w10, w2, #0x1
  40baf0:	eor	w10, w0, w10
  40baf4:	lsl	w10, w10, w1
  40baf8:	eor	w9, w10, w9
  40bafc:	str	w9, [x8, #8]
  40bb00:	ret
  40bb04:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40bb08:	add	x8, x8, #0x9c0
  40bb0c:	cmp	x0, #0x0
  40bb10:	csel	x8, x8, x0, eq  // eq = none
  40bb14:	ldr	w0, [x8, #4]
  40bb18:	str	w1, [x8, #4]
  40bb1c:	ret
  40bb20:	stp	x29, x30, [sp, #-16]!
  40bb24:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40bb28:	add	x8, x8, #0x9c0
  40bb2c:	cmp	x0, #0x0
  40bb30:	csel	x8, x8, x0, eq  // eq = none
  40bb34:	mov	w9, #0xa                   	// #10
  40bb38:	mov	x29, sp
  40bb3c:	str	w9, [x8]
  40bb40:	cbz	x1, 40bb54 <__fxstatat@plt+0x8664>
  40bb44:	cbz	x2, 40bb54 <__fxstatat@plt+0x8664>
  40bb48:	stp	x1, x2, [x8, #40]
  40bb4c:	ldp	x29, x30, [sp], #16
  40bb50:	ret
  40bb54:	bl	4030c0 <abort@plt>
  40bb58:	sub	sp, sp, #0x60
  40bb5c:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40bb60:	add	x8, x8, #0x9c0
  40bb64:	cmp	x4, #0x0
  40bb68:	stp	x29, x30, [sp, #16]
  40bb6c:	str	x25, [sp, #32]
  40bb70:	stp	x24, x23, [sp, #48]
  40bb74:	stp	x22, x21, [sp, #64]
  40bb78:	stp	x20, x19, [sp, #80]
  40bb7c:	add	x29, sp, #0x10
  40bb80:	mov	x19, x3
  40bb84:	mov	x20, x2
  40bb88:	mov	x21, x1
  40bb8c:	mov	x22, x0
  40bb90:	csel	x24, x8, x4, eq  // eq = none
  40bb94:	bl	403420 <__errno_location@plt>
  40bb98:	ldp	w4, w5, [x24]
  40bb9c:	ldp	x7, x8, [x24, #40]
  40bba0:	ldr	w25, [x0]
  40bba4:	mov	x23, x0
  40bba8:	add	x6, x24, #0x8
  40bbac:	mov	x0, x22
  40bbb0:	mov	x1, x21
  40bbb4:	mov	x2, x20
  40bbb8:	mov	x3, x19
  40bbbc:	str	x8, [sp]
  40bbc0:	bl	40bbe4 <__fxstatat@plt+0x86f4>
  40bbc4:	str	w25, [x23]
  40bbc8:	ldp	x20, x19, [sp, #80]
  40bbcc:	ldp	x22, x21, [sp, #64]
  40bbd0:	ldp	x24, x23, [sp, #48]
  40bbd4:	ldr	x25, [sp, #32]
  40bbd8:	ldp	x29, x30, [sp, #16]
  40bbdc:	add	sp, sp, #0x60
  40bbe0:	ret
  40bbe4:	sub	sp, sp, #0x120
  40bbe8:	stp	x29, x30, [sp, #192]
  40bbec:	add	x29, sp, #0xc0
  40bbf0:	ldr	x8, [x29, #96]
  40bbf4:	stp	x28, x27, [sp, #208]
  40bbf8:	stp	x26, x25, [sp, #224]
  40bbfc:	stp	x24, x23, [sp, #240]
  40bc00:	stp	x22, x21, [sp, #256]
  40bc04:	stp	x20, x19, [sp, #272]
  40bc08:	str	x7, [sp, #88]
  40bc0c:	stur	x6, [x29, #-40]
  40bc10:	mov	w19, w5
  40bc14:	mov	w22, w4
  40bc18:	mov	x28, x3
  40bc1c:	mov	x20, x2
  40bc20:	mov	x24, x1
  40bc24:	stur	x8, [x29, #-88]
  40bc28:	mov	x21, x0
  40bc2c:	bl	403210 <__ctype_get_mb_cur_max@plt>
  40bc30:	mov	w4, w22
  40bc34:	mov	w8, wzr
  40bc38:	mov	w14, wzr
  40bc3c:	str	w19, [sp, #80]
  40bc40:	ubfx	w19, w19, #1, #1
  40bc44:	add	x9, x20, #0x1
  40bc48:	mov	w25, #0x1                   	// #1
  40bc4c:	str	x0, [sp, #48]
  40bc50:	str	xzr, [sp, #64]
  40bc54:	stur	xzr, [x29, #-64]
  40bc58:	stur	xzr, [x29, #-32]
  40bc5c:	str	wzr, [sp, #72]
  40bc60:	stur	x20, [x29, #-80]
  40bc64:	str	x9, [sp, #96]
  40bc68:	cmp	w4, #0xa
  40bc6c:	b.hi	40c804 <__fxstatat@plt+0x9314>  // b.pmore
  40bc70:	adrp	x12, 413000 <__fxstatat@plt+0xfb10>
  40bc74:	mov	w9, w4
  40bc78:	add	x12, x12, #0x7d8
  40bc7c:	mov	x22, x24
  40bc80:	adr	x10, 40bca0 <__fxstatat@plt+0x87b0>
  40bc84:	ldrb	w11, [x12, x9]
  40bc88:	add	x10, x10, x11, lsl #2
  40bc8c:	ldur	x24, [x29, #-80]
  40bc90:	mov	x20, xzr
  40bc94:	mov	w16, wzr
  40bc98:	mov	w9, #0x1                   	// #1
  40bc9c:	br	x10
  40bca0:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  40bca4:	add	x0, x0, #0x934
  40bca8:	mov	w1, w4
  40bcac:	mov	w20, w4
  40bcb0:	mov	w23, w14
  40bcb4:	bl	40cf30 <__fxstatat@plt+0x9a40>
  40bcb8:	str	x0, [sp, #88]
  40bcbc:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  40bcc0:	add	x0, x0, #0x936
  40bcc4:	mov	w1, w20
  40bcc8:	bl	40cf30 <__fxstatat@plt+0x9a40>
  40bccc:	mov	w14, w23
  40bcd0:	mov	w4, w20
  40bcd4:	stur	x0, [x29, #-88]
  40bcd8:	tbnz	w19, #0, 40bd18 <__fxstatat@plt+0x8828>
  40bcdc:	ldr	x8, [sp, #88]
  40bce0:	ldrb	w9, [x8]
  40bce4:	cbz	w9, 40bd18 <__fxstatat@plt+0x8828>
  40bce8:	mov	w27, w14
  40bcec:	mov	w26, w4
  40bcf0:	mov	x10, xzr
  40bcf4:	add	x8, x8, #0x1
  40bcf8:	cmp	x10, x22
  40bcfc:	b.cs	40bd04 <__fxstatat@plt+0x8814>  // b.hs, b.nlast
  40bd00:	strb	w9, [x21, x10]
  40bd04:	ldrb	w9, [x8, x10]
  40bd08:	add	x20, x10, #0x1
  40bd0c:	mov	x10, x20
  40bd10:	cbnz	w9, 40bcf8 <__fxstatat@plt+0x8808>
  40bd14:	b	40bd24 <__fxstatat@plt+0x8834>
  40bd18:	mov	w27, w14
  40bd1c:	mov	w26, w4
  40bd20:	mov	x20, xzr
  40bd24:	ldur	x23, [x29, #-88]
  40bd28:	mov	x0, x23
  40bd2c:	bl	402c50 <strlen@plt>
  40bd30:	stur	x0, [x29, #-32]
  40bd34:	stur	x23, [x29, #-64]
  40bd38:	mov	w9, #0x1                   	// #1
  40bd3c:	mov	w16, w19
  40bd40:	mov	w4, w26
  40bd44:	mov	w14, w27
  40bd48:	b	40bdc4 <__fxstatat@plt+0x88d4>
  40bd4c:	mov	w8, #0x1                   	// #1
  40bd50:	b	40bda0 <__fxstatat@plt+0x88b0>
  40bd54:	mov	w4, wzr
  40bd58:	mov	x20, xzr
  40bd5c:	mov	w16, wzr
  40bd60:	mov	w9, w8
  40bd64:	b	40bdc4 <__fxstatat@plt+0x88d4>
  40bd68:	tbnz	w19, #0, 40bda0 <__fxstatat@plt+0x88b0>
  40bd6c:	mov	w9, w8
  40bd70:	b	40c6b8 <__fxstatat@plt+0x91c8>
  40bd74:	tbz	w19, #0, 40c680 <__fxstatat@plt+0x9190>
  40bd78:	mov	w8, #0x1                   	// #1
  40bd7c:	stur	x8, [x29, #-32]
  40bd80:	adrp	x8, 413000 <__fxstatat@plt+0xfb10>
  40bd84:	add	x8, x8, #0xad1
  40bd88:	mov	x20, xzr
  40bd8c:	mov	w4, #0x5                   	// #5
  40bd90:	stur	x8, [x29, #-64]
  40bd94:	mov	w9, #0x1                   	// #1
  40bd98:	b	40bdc0 <__fxstatat@plt+0x88d0>
  40bd9c:	tbz	w19, #0, 40c6b4 <__fxstatat@plt+0x91c4>
  40bda0:	mov	w9, #0x1                   	// #1
  40bda4:	stur	x9, [x29, #-32]
  40bda8:	adrp	x9, 413000 <__fxstatat@plt+0xfb10>
  40bdac:	add	x9, x9, #0x936
  40bdb0:	mov	x20, xzr
  40bdb4:	mov	w4, #0x2                   	// #2
  40bdb8:	stur	x9, [x29, #-64]
  40bdbc:	mov	w9, w8
  40bdc0:	mov	w16, #0x1                   	// #1
  40bdc4:	mov	w15, w9
  40bdc8:	ldp	x8, x9, [x29, #-40]
  40bdcc:	eor	w17, w16, #0x1
  40bdd0:	stur	w17, [x29, #-68]
  40bdd4:	mov	x23, xzr
  40bdd8:	cmp	x8, #0x0
  40bddc:	cset	w8, eq  // eq = none
  40bde0:	cmp	x9, #0x0
  40bde4:	cset	w9, ne  // ne = any
  40bde8:	cmp	w4, #0x2
  40bdec:	cset	w10, ne  // ne = any
  40bdf0:	and	w13, w10, w15
  40bdf4:	and	w12, w9, w16
  40bdf8:	orr	w10, w10, w17
  40bdfc:	and	w17, w9, w13
  40be00:	orr	w9, w13, w16
  40be04:	eor	w9, w9, #0x1
  40be08:	cset	w11, eq  // eq = none
  40be0c:	orr	w8, w8, w9
  40be10:	and	w12, w15, w12
  40be14:	str	w10, [sp, #84]
  40be18:	and	w10, w11, w16
  40be1c:	stur	w8, [x29, #-24]
  40be20:	eor	w8, w15, #0x1
  40be24:	str	w12, [sp, #56]
  40be28:	str	w10, [sp, #76]
  40be2c:	stur	w15, [x29, #-72]
  40be30:	str	w8, [sp, #60]
  40be34:	stp	w16, w4, [x29, #-48]
  40be38:	stur	w17, [x29, #-52]
  40be3c:	cmn	x28, #0x1
  40be40:	b.eq	40be50 <__fxstatat@plt+0x8960>  // b.none
  40be44:	cmp	x23, x28
  40be48:	b.ne	40be58 <__fxstatat@plt+0x8968>  // b.any
  40be4c:	b	40c610 <__fxstatat@plt+0x9120>
  40be50:	ldrb	w8, [x24, x23]
  40be54:	cbz	w8, 40c618 <__fxstatat@plt+0x9128>
  40be58:	cbz	w17, 40be98 <__fxstatat@plt+0x89a8>
  40be5c:	ldur	x8, [x29, #-32]
  40be60:	cmp	x8, #0x2
  40be64:	add	x19, x23, x8
  40be68:	b.cc	40be90 <__fxstatat@plt+0x89a0>  // b.lo, b.ul, b.last
  40be6c:	cmn	x28, #0x1
  40be70:	b.ne	40be90 <__fxstatat@plt+0x89a0>  // b.any
  40be74:	mov	x0, x24
  40be78:	mov	w26, w14
  40be7c:	bl	402c50 <strlen@plt>
  40be80:	ldp	w17, w16, [x29, #-52]
  40be84:	ldur	w4, [x29, #-44]
  40be88:	mov	w14, w26
  40be8c:	mov	x28, x0
  40be90:	cmp	x19, x28
  40be94:	b.ls	40bea0 <__fxstatat@plt+0x89b0>  // b.plast
  40be98:	mov	w27, wzr
  40be9c:	b	40bed8 <__fxstatat@plt+0x89e8>
  40bea0:	ldur	x1, [x29, #-64]
  40bea4:	ldur	x2, [x29, #-32]
  40bea8:	add	x0, x24, x23
  40beac:	mov	w19, w14
  40beb0:	bl	402ff0 <bcmp@plt>
  40beb4:	ldur	w9, [x29, #-68]
  40beb8:	cmp	w0, #0x0
  40bebc:	cset	w8, ne  // ne = any
  40bec0:	cset	w27, eq  // eq = none
  40bec4:	orr	w8, w8, w9
  40bec8:	tbz	w8, #0, 40c710 <__fxstatat@plt+0x9220>
  40becc:	ldp	w16, w4, [x29, #-48]
  40bed0:	ldur	w17, [x29, #-52]
  40bed4:	mov	w14, w19
  40bed8:	ldrb	w19, [x24, x23]
  40bedc:	cmp	w19, #0x7e
  40bee0:	b.hi	40c0f8 <__fxstatat@plt+0x8c08>  // b.pmore
  40bee4:	adrp	x13, 413000 <__fxstatat@plt+0xfb10>
  40bee8:	add	x13, x13, #0x7e3
  40beec:	adr	x12, 40bf10 <__fxstatat@plt+0x8a20>
  40bef0:	ldrb	w9, [x13, x19]
  40bef4:	add	x12, x12, x9, lsl #2
  40bef8:	mov	w10, wzr
  40befc:	mov	w8, wzr
  40bf00:	mov	w26, #0x1                   	// #1
  40bf04:	mov	w11, #0x6e                  	// #110
  40bf08:	mov	w9, #0x61                  	// #97
  40bf0c:	br	x12
  40bf10:	ldur	w9, [x29, #-24]
  40bf14:	tbnz	w9, #0, 40bf34 <__fxstatat@plt+0x8a44>
  40bf18:	ldur	x10, [x29, #-40]
  40bf1c:	lsr	w9, w19, #5
  40bf20:	ldr	w9, [x10, w9, uxtw #2]
  40bf24:	lsr	w9, w9, w19
  40bf28:	tbz	w9, #0, 40bf34 <__fxstatat@plt+0x8a44>
  40bf2c:	mov	w9, w19
  40bf30:	b	40bf3c <__fxstatat@plt+0x8a4c>
  40bf34:	mov	w9, w19
  40bf38:	cbz	w27, 40c15c <__fxstatat@plt+0x8c6c>
  40bf3c:	tbnz	w16, #0, 40c6e8 <__fxstatat@plt+0x91f8>
  40bf40:	cmp	w4, #0x2
  40bf44:	cset	w8, ne  // ne = any
  40bf48:	orr	w8, w8, w14
  40bf4c:	tbnz	w8, #0, 40bf90 <__fxstatat@plt+0x8aa0>
  40bf50:	cmp	x20, x22
  40bf54:	b.cs	40bf60 <__fxstatat@plt+0x8a70>  // b.hs, b.nlast
  40bf58:	mov	w8, #0x27                  	// #39
  40bf5c:	strb	w8, [x21, x20]
  40bf60:	add	x8, x20, #0x1
  40bf64:	cmp	x8, x22
  40bf68:	b.cs	40bf74 <__fxstatat@plt+0x8a84>  // b.hs, b.nlast
  40bf6c:	mov	w10, #0x24                  	// #36
  40bf70:	strb	w10, [x21, x8]
  40bf74:	add	x8, x20, #0x2
  40bf78:	cmp	x8, x22
  40bf7c:	b.cs	40bf88 <__fxstatat@plt+0x8a98>  // b.hs, b.nlast
  40bf80:	mov	w10, #0x27                  	// #39
  40bf84:	strb	w10, [x21, x8]
  40bf88:	add	x20, x20, #0x3
  40bf8c:	mov	w14, #0x1                   	// #1
  40bf90:	cmp	x20, x22
  40bf94:	b.cs	40bfa0 <__fxstatat@plt+0x8ab0>  // b.hs, b.nlast
  40bf98:	mov	w8, #0x5c                  	// #92
  40bf9c:	strb	w8, [x21, x20]
  40bfa0:	add	x20, x20, #0x1
  40bfa4:	b	40c194 <__fxstatat@plt+0x8ca4>
  40bfa8:	cmp	x28, #0x1
  40bfac:	b.eq	40bfd0 <__fxstatat@plt+0x8ae0>  // b.none
  40bfb0:	cmn	x28, #0x1
  40bfb4:	b.ne	40bfd4 <__fxstatat@plt+0x8ae4>  // b.any
  40bfb8:	ldrb	w8, [x24, #1]
  40bfbc:	cbz	w8, 40bfd0 <__fxstatat@plt+0x8ae0>
  40bfc0:	mov	w8, wzr
  40bfc4:	mov	w26, wzr
  40bfc8:	mov	x28, #0xffffffffffffffff    	// #-1
  40bfcc:	b	40bf10 <__fxstatat@plt+0x8a20>
  40bfd0:	cbz	x23, 40bfe0 <__fxstatat@plt+0x8af0>
  40bfd4:	mov	w8, wzr
  40bfd8:	mov	w26, wzr
  40bfdc:	b	40bf10 <__fxstatat@plt+0x8a20>
  40bfe0:	mov	w10, #0x1                   	// #1
  40bfe4:	cmp	w4, #0x2
  40bfe8:	b.ne	40bff0 <__fxstatat@plt+0x8b00>  // b.any
  40bfec:	tbnz	w16, #0, 40c6e8 <__fxstatat@plt+0x91f8>
  40bff0:	mov	w8, wzr
  40bff4:	mov	w26, w10
  40bff8:	b	40bf10 <__fxstatat@plt+0x8a20>
  40bffc:	cmp	w4, #0x2
  40c000:	b.ne	40c144 <__fxstatat@plt+0x8c54>  // b.any
  40c004:	tbz	w16, #0, 40c150 <__fxstatat@plt+0x8c60>
  40c008:	b	40c6e8 <__fxstatat@plt+0x91f8>
  40c00c:	mov	w9, #0x66                  	// #102
  40c010:	b	40c1b0 <__fxstatat@plt+0x8cc0>
  40c014:	mov	w11, #0x74                  	// #116
  40c018:	b	40c028 <__fxstatat@plt+0x8b38>
  40c01c:	mov	w9, #0x62                  	// #98
  40c020:	b	40c1b0 <__fxstatat@plt+0x8cc0>
  40c024:	mov	w11, #0x72                  	// #114
  40c028:	ldr	w8, [sp, #84]
  40c02c:	mov	w9, w11
  40c030:	tbnz	w8, #0, 40c1b0 <__fxstatat@plt+0x8cc0>
  40c034:	b	40c6e8 <__fxstatat@plt+0x91f8>
  40c038:	ldur	w8, [x29, #-72]
  40c03c:	tbz	w8, #0, 40c1c4 <__fxstatat@plt+0x8cd4>
  40c040:	cmp	w4, #0x2
  40c044:	tbnz	w16, #0, 40c7f8 <__fxstatat@plt+0x9308>
  40c048:	cset	w8, ne  // ne = any
  40c04c:	orr	w8, w8, w14
  40c050:	tbz	w8, #0, 40c4f8 <__fxstatat@plt+0x9008>
  40c054:	mov	x8, x20
  40c058:	b	40c538 <__fxstatat@plt+0x9048>
  40c05c:	cmp	w4, #0x5
  40c060:	b.eq	40c2e8 <__fxstatat@plt+0x8df8>  // b.none
  40c064:	cmp	w4, #0x2
  40c068:	b.ne	40c398 <__fxstatat@plt+0x8ea8>  // b.any
  40c06c:	tbz	w16, #0, 40c398 <__fxstatat@plt+0x8ea8>
  40c070:	b	40c6e8 <__fxstatat@plt+0x91f8>
  40c074:	mov	w9, #0x76                  	// #118
  40c078:	b	40c1b0 <__fxstatat@plt+0x8cc0>
  40c07c:	cmp	w4, #0x2
  40c080:	b.ne	40c1d4 <__fxstatat@plt+0x8ce4>  // b.any
  40c084:	tbnz	w16, #0, 40c6e8 <__fxstatat@plt+0x91f8>
  40c088:	ldr	x10, [sp, #64]
  40c08c:	cmp	x22, #0x0
  40c090:	cset	w8, eq  // eq = none
  40c094:	cmp	x10, #0x0
  40c098:	cset	w9, ne  // ne = any
  40c09c:	orr	w8, w9, w8
  40c0a0:	cmp	w8, #0x0
  40c0a4:	csel	x10, x10, x22, ne  // ne = any
  40c0a8:	csel	x22, x22, xzr, ne  // ne = any
  40c0ac:	cmp	x20, x22
  40c0b0:	str	x10, [sp, #64]
  40c0b4:	b.cs	40c0c0 <__fxstatat@plt+0x8bd0>  // b.hs, b.nlast
  40c0b8:	mov	w8, #0x27                  	// #39
  40c0bc:	strb	w8, [x21, x20]
  40c0c0:	add	x8, x20, #0x1
  40c0c4:	cmp	x8, x22
  40c0c8:	b.cs	40c0d4 <__fxstatat@plt+0x8be4>  // b.hs, b.nlast
  40c0cc:	mov	w9, #0x5c                  	// #92
  40c0d0:	strb	w9, [x21, x8]
  40c0d4:	add	x8, x20, #0x2
  40c0d8:	cmp	x8, x22
  40c0dc:	b.cs	40c0e8 <__fxstatat@plt+0x8bf8>  // b.hs, b.nlast
  40c0e0:	mov	w9, #0x27                  	// #39
  40c0e4:	strb	w9, [x21, x8]
  40c0e8:	mov	w14, wzr
  40c0ec:	mov	w8, wzr
  40c0f0:	add	x20, x20, #0x3
  40c0f4:	b	40c1d8 <__fxstatat@plt+0x8ce8>
  40c0f8:	ldr	x8, [sp, #48]
  40c0fc:	str	w14, [sp, #28]
  40c100:	cmp	x8, #0x1
  40c104:	b.ne	40c1ec <__fxstatat@plt+0x8cfc>  // b.any
  40c108:	bl	403170 <__ctype_b_loc@plt>
  40c10c:	ldr	x8, [x0]
  40c110:	mov	w11, #0x1                   	// #1
  40c114:	ldrh	w8, [x8, x19, lsl #1]
  40c118:	ubfx	w26, w8, #14, #1
  40c11c:	ldr	w8, [sp, #60]
  40c120:	ldp	w16, w4, [x29, #-48]
  40c124:	ldr	w14, [sp, #28]
  40c128:	ldur	w17, [x29, #-52]
  40c12c:	cmp	x11, #0x1
  40c130:	orr	w8, w26, w8
  40c134:	b.hi	40c3a8 <__fxstatat@plt+0x8eb8>  // b.pmore
  40c138:	tbz	w8, #0, 40c3a8 <__fxstatat@plt+0x8eb8>
  40c13c:	mov	w8, wzr
  40c140:	b	40bf10 <__fxstatat@plt+0x8a20>
  40c144:	ldr	w8, [sp, #56]
  40c148:	mov	w9, #0x5c                  	// #92
  40c14c:	tbz	w8, #0, 40c1b0 <__fxstatat@plt+0x8cc0>
  40c150:	mov	w8, wzr
  40c154:	mov	w26, wzr
  40c158:	mov	w19, #0x5c                  	// #92
  40c15c:	tbnz	w8, #0, 40c190 <__fxstatat@plt+0x8ca0>
  40c160:	tbz	w14, #0, 40c190 <__fxstatat@plt+0x8ca0>
  40c164:	cmp	x20, x22
  40c168:	b.cs	40c174 <__fxstatat@plt+0x8c84>  // b.hs, b.nlast
  40c16c:	mov	w8, #0x27                  	// #39
  40c170:	strb	w8, [x21, x20]
  40c174:	add	x8, x20, #0x1
  40c178:	cmp	x8, x22
  40c17c:	b.cs	40c188 <__fxstatat@plt+0x8c98>  // b.hs, b.nlast
  40c180:	mov	w9, #0x27                  	// #39
  40c184:	strb	w9, [x21, x8]
  40c188:	mov	w14, wzr
  40c18c:	add	x20, x20, #0x2
  40c190:	mov	w9, w19
  40c194:	cmp	x20, x22
  40c198:	b.cs	40c1a0 <__fxstatat@plt+0x8cb0>  // b.hs, b.nlast
  40c19c:	strb	w9, [x21, x20]
  40c1a0:	add	x20, x20, #0x1
  40c1a4:	and	w25, w25, w26
  40c1a8:	add	x23, x23, #0x1
  40c1ac:	b	40be3c <__fxstatat@plt+0x894c>
  40c1b0:	ldur	w10, [x29, #-72]
  40c1b4:	mov	w8, wzr
  40c1b8:	mov	w26, wzr
  40c1bc:	tbz	w10, #0, 40bf10 <__fxstatat@plt+0x8a20>
  40c1c0:	b	40bf3c <__fxstatat@plt+0x8a4c>
  40c1c4:	ldr	w8, [sp, #80]
  40c1c8:	tbnz	w8, #0, 40c1a8 <__fxstatat@plt+0x8cb8>
  40c1cc:	mov	w19, wzr
  40c1d0:	b	40bfd4 <__fxstatat@plt+0x8ae4>
  40c1d4:	mov	w8, wzr
  40c1d8:	mov	w9, #0x1                   	// #1
  40c1dc:	mov	w19, #0x27                  	// #39
  40c1e0:	str	w9, [sp, #72]
  40c1e4:	mov	w26, #0x1                   	// #1
  40c1e8:	b	40bf10 <__fxstatat@plt+0x8a20>
  40c1ec:	cmn	x28, #0x1
  40c1f0:	stur	xzr, [x29, #-16]
  40c1f4:	b.ne	40c204 <__fxstatat@plt+0x8d14>  // b.any
  40c1f8:	mov	x0, x24
  40c1fc:	bl	402c50 <strlen@plt>
  40c200:	mov	x28, x0
  40c204:	ldr	x8, [sp, #96]
  40c208:	mov	x11, xzr
  40c20c:	mov	w26, #0x1                   	// #1
  40c210:	str	x21, [sp, #32]
  40c214:	add	x8, x8, x23
  40c218:	str	x8, [sp, #16]
  40c21c:	add	x21, x11, x23
  40c220:	add	x1, x24, x21
  40c224:	sub	x2, x28, x21
  40c228:	sub	x0, x29, #0x14
  40c22c:	sub	x3, x29, #0x10
  40c230:	str	x11, [sp, #40]
  40c234:	bl	40fba0 <__fxstatat@plt+0xc6b0>
  40c238:	cbz	x0, 40c5f0 <__fxstatat@plt+0x9100>
  40c23c:	mov	x24, x0
  40c240:	cmn	x0, #0x1
  40c244:	b.eq	40c5ec <__fxstatat@plt+0x90fc>  // b.none
  40c248:	cmn	x24, #0x2
  40c24c:	b.eq	40c5b0 <__fxstatat@plt+0x90c0>  // b.none
  40c250:	ldr	w9, [sp, #76]
  40c254:	ldr	x21, [sp, #32]
  40c258:	cmp	x24, #0x2
  40c25c:	cset	w8, cc  // cc = lo, ul, last
  40c260:	eor	w9, w9, #0x1
  40c264:	mov	x12, #0x2b                  	// #43
  40c268:	orr	w8, w9, w8
  40c26c:	mov	w11, #0x1                   	// #1
  40c270:	movk	x12, #0x2, lsl #32
  40c274:	tbnz	w8, #0, 40c2b0 <__fxstatat@plt+0x8dc0>
  40c278:	ldr	x9, [sp, #40]
  40c27c:	ldr	x10, [sp, #16]
  40c280:	sub	x8, x24, #0x1
  40c284:	add	x9, x10, x9
  40c288:	ldrb	w10, [x9]
  40c28c:	sub	w10, w10, #0x5b
  40c290:	cmp	w10, #0x21
  40c294:	b.hi	40c2a4 <__fxstatat@plt+0x8db4>  // b.pmore
  40c298:	lsl	x10, x11, x10
  40c29c:	tst	x10, x12
  40c2a0:	b.ne	40c71c <__fxstatat@plt+0x922c>  // b.any
  40c2a4:	subs	x8, x8, #0x1
  40c2a8:	add	x9, x9, #0x1
  40c2ac:	b.ne	40c288 <__fxstatat@plt+0x8d98>  // b.any
  40c2b0:	ldur	w0, [x29, #-20]
  40c2b4:	bl	4033e0 <iswprint@plt>
  40c2b8:	ldr	x21, [sp, #40]
  40c2bc:	cmp	w0, #0x0
  40c2c0:	cset	w8, ne  // ne = any
  40c2c4:	sub	x0, x29, #0x10
  40c2c8:	and	w26, w26, w8
  40c2cc:	add	x21, x24, x21
  40c2d0:	bl	4030e0 <mbsinit@plt>
  40c2d4:	mov	x11, x21
  40c2d8:	ldr	x21, [sp, #32]
  40c2dc:	ldur	x24, [x29, #-80]
  40c2e0:	cbz	w0, 40c21c <__fxstatat@plt+0x8d2c>
  40c2e4:	b	40c11c <__fxstatat@plt+0x8c2c>
  40c2e8:	ldr	w8, [sp, #80]
  40c2ec:	tbz	w8, #2, 40c398 <__fxstatat@plt+0x8ea8>
  40c2f0:	add	x9, x23, #0x2
  40c2f4:	cmp	x9, x28
  40c2f8:	b.cs	40c398 <__fxstatat@plt+0x8ea8>  // b.hs, b.nlast
  40c2fc:	add	x8, x23, x24
  40c300:	ldrb	w8, [x8, #1]
  40c304:	cmp	w8, #0x3f
  40c308:	b.ne	40c398 <__fxstatat@plt+0x8ea8>  // b.any
  40c30c:	ldrb	w19, [x24, x9]
  40c310:	mov	w8, wzr
  40c314:	cmp	w19, #0x3e
  40c318:	b.hi	40c604 <__fxstatat@plt+0x9114>  // b.pmore
  40c31c:	mov	w10, #0x1                   	// #1
  40c320:	mov	x11, #0xa38200000000        	// #179778741075968
  40c324:	lsl	x10, x10, x19
  40c328:	movk	x11, #0x7000, lsl #48
  40c32c:	tst	x10, x11
  40c330:	b.eq	40c604 <__fxstatat@plt+0x9114>  // b.none
  40c334:	tbnz	w16, #0, 40c6e8 <__fxstatat@plt+0x91f8>
  40c338:	cmp	x20, x22
  40c33c:	b.cs	40c348 <__fxstatat@plt+0x8e58>  // b.hs, b.nlast
  40c340:	mov	w8, #0x3f                  	// #63
  40c344:	strb	w8, [x21, x20]
  40c348:	add	x8, x20, #0x1
  40c34c:	cmp	x8, x22
  40c350:	b.cs	40c35c <__fxstatat@plt+0x8e6c>  // b.hs, b.nlast
  40c354:	mov	w10, #0x22                  	// #34
  40c358:	strb	w10, [x21, x8]
  40c35c:	add	x8, x20, #0x2
  40c360:	cmp	x8, x22
  40c364:	b.cs	40c370 <__fxstatat@plt+0x8e80>  // b.hs, b.nlast
  40c368:	mov	w10, #0x22                  	// #34
  40c36c:	strb	w10, [x21, x8]
  40c370:	add	x8, x20, #0x3
  40c374:	cmp	x8, x22
  40c378:	b.cs	40c384 <__fxstatat@plt+0x8e94>  // b.hs, b.nlast
  40c37c:	mov	w10, #0x3f                  	// #63
  40c380:	strb	w10, [x21, x8]
  40c384:	mov	w8, wzr
  40c388:	mov	w26, wzr
  40c38c:	add	x20, x20, #0x4
  40c390:	mov	x23, x9
  40c394:	b	40bf10 <__fxstatat@plt+0x8a20>
  40c398:	mov	w8, wzr
  40c39c:	mov	w26, wzr
  40c3a0:	mov	w19, #0x3f                  	// #63
  40c3a4:	b	40bf10 <__fxstatat@plt+0x8a20>
  40c3a8:	mov	w10, wzr
  40c3ac:	add	x9, x11, x23
  40c3b0:	tbz	w8, #0, 40c410 <__fxstatat@plt+0x8f20>
  40c3b4:	b	40c4bc <__fxstatat@plt+0x8fcc>
  40c3b8:	and	w12, w10, #0x1
  40c3bc:	orn	w12, w12, w14
  40c3c0:	tbnz	w12, #0, 40c3f0 <__fxstatat@plt+0x8f00>
  40c3c4:	cmp	x20, x22
  40c3c8:	b.cs	40c3d4 <__fxstatat@plt+0x8ee4>  // b.hs, b.nlast
  40c3cc:	mov	w12, #0x27                  	// #39
  40c3d0:	strb	w12, [x21, x20]
  40c3d4:	add	x12, x20, #0x1
  40c3d8:	cmp	x12, x22
  40c3dc:	b.cs	40c3e8 <__fxstatat@plt+0x8ef8>  // b.hs, b.nlast
  40c3e0:	mov	w13, #0x27                  	// #39
  40c3e4:	strb	w13, [x21, x12]
  40c3e8:	mov	w14, wzr
  40c3ec:	add	x20, x20, #0x2
  40c3f0:	cmp	x20, x22
  40c3f4:	b.cs	40c3fc <__fxstatat@plt+0x8f0c>  // b.hs, b.nlast
  40c3f8:	strb	w19, [x21, x20]
  40c3fc:	ldr	x12, [sp, #96]
  40c400:	add	x20, x20, #0x1
  40c404:	ldrb	w19, [x12, x23]
  40c408:	mov	x23, x11
  40c40c:	tbnz	w8, #0, 40c4bc <__fxstatat@plt+0x8fcc>
  40c410:	tbnz	w16, #0, 40c6e8 <__fxstatat@plt+0x91f8>
  40c414:	cmp	w4, #0x2
  40c418:	cset	w10, ne  // ne = any
  40c41c:	orr	w10, w10, w14
  40c420:	tbnz	w10, #0, 40c464 <__fxstatat@plt+0x8f74>
  40c424:	cmp	x20, x22
  40c428:	b.cs	40c434 <__fxstatat@plt+0x8f44>  // b.hs, b.nlast
  40c42c:	mov	w10, #0x27                  	// #39
  40c430:	strb	w10, [x21, x20]
  40c434:	add	x10, x20, #0x1
  40c438:	cmp	x10, x22
  40c43c:	b.cs	40c448 <__fxstatat@plt+0x8f58>  // b.hs, b.nlast
  40c440:	mov	w11, #0x24                  	// #36
  40c444:	strb	w11, [x21, x10]
  40c448:	add	x10, x20, #0x2
  40c44c:	cmp	x10, x22
  40c450:	b.cs	40c45c <__fxstatat@plt+0x8f6c>  // b.hs, b.nlast
  40c454:	mov	w11, #0x27                  	// #39
  40c458:	strb	w11, [x21, x10]
  40c45c:	add	x20, x20, #0x3
  40c460:	mov	w14, #0x1                   	// #1
  40c464:	cmp	x20, x22
  40c468:	b.cs	40c474 <__fxstatat@plt+0x8f84>  // b.hs, b.nlast
  40c46c:	mov	w10, #0x5c                  	// #92
  40c470:	strb	w10, [x21, x20]
  40c474:	add	x10, x20, #0x1
  40c478:	cmp	x10, x22
  40c47c:	b.cs	40c48c <__fxstatat@plt+0x8f9c>  // b.hs, b.nlast
  40c480:	mov	w11, #0x30                  	// #48
  40c484:	bfxil	w11, w19, #6, #2
  40c488:	strb	w11, [x21, x10]
  40c48c:	add	x10, x20, #0x2
  40c490:	cmp	x10, x22
  40c494:	b.cs	40c4a4 <__fxstatat@plt+0x8fb4>  // b.hs, b.nlast
  40c498:	mov	w11, #0x30                  	// #48
  40c49c:	bfxil	w11, w19, #3, #3
  40c4a0:	strb	w11, [x21, x10]
  40c4a4:	mov	w11, #0x30                  	// #48
  40c4a8:	bfxil	w11, w19, #0, #3
  40c4ac:	add	x20, x20, #0x3
  40c4b0:	mov	w10, #0x1                   	// #1
  40c4b4:	mov	w19, w11
  40c4b8:	b	40c4e0 <__fxstatat@plt+0x8ff0>
  40c4bc:	tbz	w27, #0, 40c4dc <__fxstatat@plt+0x8fec>
  40c4c0:	cmp	x20, x22
  40c4c4:	b.cs	40c4d0 <__fxstatat@plt+0x8fe0>  // b.hs, b.nlast
  40c4c8:	mov	w11, #0x5c                  	// #92
  40c4cc:	strb	w11, [x21, x20]
  40c4d0:	mov	w27, wzr
  40c4d4:	add	x20, x20, #0x1
  40c4d8:	b	40c4e0 <__fxstatat@plt+0x8ff0>
  40c4dc:	mov	w27, wzr
  40c4e0:	add	x11, x23, #0x1
  40c4e4:	cmp	x9, x11
  40c4e8:	b.hi	40c3b8 <__fxstatat@plt+0x8ec8>  // b.pmore
  40c4ec:	and	w8, w10, #0x1
  40c4f0:	tbz	w8, #0, 40c160 <__fxstatat@plt+0x8c70>
  40c4f4:	b	40c190 <__fxstatat@plt+0x8ca0>
  40c4f8:	cmp	x20, x22
  40c4fc:	b.cs	40c508 <__fxstatat@plt+0x9018>  // b.hs, b.nlast
  40c500:	mov	w8, #0x27                  	// #39
  40c504:	strb	w8, [x21, x20]
  40c508:	add	x8, x20, #0x1
  40c50c:	cmp	x8, x22
  40c510:	b.cs	40c51c <__fxstatat@plt+0x902c>  // b.hs, b.nlast
  40c514:	mov	w9, #0x24                  	// #36
  40c518:	strb	w9, [x21, x8]
  40c51c:	add	x8, x20, #0x2
  40c520:	cmp	x8, x22
  40c524:	b.cs	40c530 <__fxstatat@plt+0x9040>  // b.hs, b.nlast
  40c528:	mov	w9, #0x27                  	// #39
  40c52c:	strb	w9, [x21, x8]
  40c530:	add	x8, x20, #0x3
  40c534:	mov	w14, #0x1                   	// #1
  40c538:	cmp	x8, x22
  40c53c:	b.cs	40c548 <__fxstatat@plt+0x9058>  // b.hs, b.nlast
  40c540:	mov	w9, #0x5c                  	// #92
  40c544:	strb	w9, [x21, x8]
  40c548:	cmp	w4, #0x2
  40c54c:	add	x20, x8, #0x1
  40c550:	b.eq	40c5a0 <__fxstatat@plt+0x90b0>  // b.none
  40c554:	add	x9, x23, #0x1
  40c558:	cmp	x9, x28
  40c55c:	b.cs	40c5a0 <__fxstatat@plt+0x90b0>  // b.hs, b.nlast
  40c560:	ldrb	w9, [x24, x9]
  40c564:	sub	w9, w9, #0x30
  40c568:	cmp	w9, #0x9
  40c56c:	b.hi	40c5a0 <__fxstatat@plt+0x90b0>  // b.pmore
  40c570:	cmp	x20, x22
  40c574:	b.cs	40c580 <__fxstatat@plt+0x9090>  // b.hs, b.nlast
  40c578:	mov	w9, #0x30                  	// #48
  40c57c:	strb	w9, [x21, x20]
  40c580:	add	x9, x8, #0x2
  40c584:	cmp	x9, x22
  40c588:	b.cs	40c594 <__fxstatat@plt+0x90a4>  // b.hs, b.nlast
  40c58c:	mov	w10, #0x30                  	// #48
  40c590:	strb	w10, [x21, x9]
  40c594:	mov	w26, wzr
  40c598:	add	x20, x8, #0x3
  40c59c:	b	40c5a4 <__fxstatat@plt+0x90b4>
  40c5a0:	mov	w26, wzr
  40c5a4:	mov	w8, #0x1                   	// #1
  40c5a8:	mov	w19, #0x30                  	// #48
  40c5ac:	b	40bf10 <__fxstatat@plt+0x8a20>
  40c5b0:	cmp	x28, x21
  40c5b4:	b.ls	40c5ec <__fxstatat@plt+0x90fc>  // b.plast
  40c5b8:	ldur	x24, [x29, #-80]
  40c5bc:	ldp	x21, x11, [sp, #32]
  40c5c0:	sub	x8, x28, x23
  40c5c4:	add	x9, x24, x23
  40c5c8:	ldrb	w10, [x9, x11]
  40c5cc:	cbz	w10, 40c5fc <__fxstatat@plt+0x910c>
  40c5d0:	add	x11, x11, #0x1
  40c5d4:	add	x10, x23, x11
  40c5d8:	cmp	x10, x28
  40c5dc:	b.cc	40c5c8 <__fxstatat@plt+0x90d8>  // b.lo, b.ul, b.last
  40c5e0:	mov	w26, wzr
  40c5e4:	mov	x11, x8
  40c5e8:	b	40c11c <__fxstatat@plt+0x8c2c>
  40c5ec:	mov	w26, wzr
  40c5f0:	ldp	x21, x11, [sp, #32]
  40c5f4:	ldur	x24, [x29, #-80]
  40c5f8:	b	40c11c <__fxstatat@plt+0x8c2c>
  40c5fc:	mov	w26, wzr
  40c600:	b	40c11c <__fxstatat@plt+0x8c2c>
  40c604:	mov	w19, #0x3f                  	// #63
  40c608:	mov	w26, w8
  40c60c:	b	40bf10 <__fxstatat@plt+0x8a20>
  40c610:	mov	x28, x23
  40c614:	b	40c61c <__fxstatat@plt+0x912c>
  40c618:	mov	x28, #0xffffffffffffffff    	// #-1
  40c61c:	cmp	w4, #0x2
  40c620:	ldur	w10, [x29, #-72]
  40c624:	cset	w8, eq  // eq = none
  40c628:	cmp	x20, #0x0
  40c62c:	cset	w9, eq  // eq = none
  40c630:	and	w8, w8, w9
  40c634:	and	w8, w16, w8
  40c638:	tbnz	w8, #0, 40c6ec <__fxstatat@plt+0x91fc>
  40c63c:	cmp	w4, #0x2
  40c640:	cset	w8, ne  // ne = any
  40c644:	orr	w8, w16, w8
  40c648:	tbnz	w8, #0, 40c7b8 <__fxstatat@plt+0x92c8>
  40c64c:	ldr	w8, [sp, #72]
  40c650:	eor	w8, w8, #0x1
  40c654:	tbnz	w8, #0, 40c7b8 <__fxstatat@plt+0x92c8>
  40c658:	tbnz	w25, #0, 40c788 <__fxstatat@plt+0x9298>
  40c65c:	ldr	x24, [sp, #64]
  40c660:	mov	w19, wzr
  40c664:	cbz	x24, 40c7b4 <__fxstatat@plt+0x92c4>
  40c668:	mov	w4, #0x2                   	// #2
  40c66c:	mov	w8, w10
  40c670:	mov	w25, w19
  40c674:	mov	w16, w19
  40c678:	cbz	x22, 40bc68 <__fxstatat@plt+0x8778>
  40c67c:	b	40c7b8 <__fxstatat@plt+0x92c8>
  40c680:	mov	w16, wzr
  40c684:	cbz	x22, 40c690 <__fxstatat@plt+0x91a0>
  40c688:	mov	w8, #0x22                  	// #34
  40c68c:	strb	w8, [x21]
  40c690:	adrp	x8, 413000 <__fxstatat@plt+0xfb10>
  40c694:	add	x8, x8, #0xad1
  40c698:	stur	x8, [x29, #-64]
  40c69c:	mov	w8, #0x1                   	// #1
  40c6a0:	mov	w20, #0x1                   	// #1
  40c6a4:	mov	w4, #0x5                   	// #5
  40c6a8:	stur	x8, [x29, #-32]
  40c6ac:	mov	w9, #0x1                   	// #1
  40c6b0:	b	40bdc4 <__fxstatat@plt+0x88d4>
  40c6b4:	mov	w9, #0x1                   	// #1
  40c6b8:	mov	w16, wzr
  40c6bc:	cbz	x22, 40c6c8 <__fxstatat@plt+0x91d8>
  40c6c0:	mov	w8, #0x27                  	// #39
  40c6c4:	strb	w8, [x21]
  40c6c8:	adrp	x8, 413000 <__fxstatat@plt+0xfb10>
  40c6cc:	add	x8, x8, #0x936
  40c6d0:	stur	x8, [x29, #-64]
  40c6d4:	mov	w8, #0x1                   	// #1
  40c6d8:	mov	w4, #0x2                   	// #2
  40c6dc:	mov	w20, #0x1                   	// #1
  40c6e0:	stur	x8, [x29, #-32]
  40c6e4:	b	40bdc4 <__fxstatat@plt+0x88d4>
  40c6e8:	ldur	w10, [x29, #-72]
  40c6ec:	tst	w10, #0x1
  40c6f0:	mov	w8, #0x2                   	// #2
  40c6f4:	mov	w9, #0x4                   	// #4
  40c6f8:	csel	w8, w9, w8, ne  // ne = any
  40c6fc:	cmp	w4, #0x2
  40c700:	b.ne	40c708 <__fxstatat@plt+0x9218>  // b.any
  40c704:	mov	w4, w8
  40c708:	ldr	x7, [sp, #88]
  40c70c:	b	40c738 <__fxstatat@plt+0x9248>
  40c710:	ldr	x7, [sp, #88]
  40c714:	ldur	w4, [x29, #-44]
  40c718:	b	40c738 <__fxstatat@plt+0x9248>
  40c71c:	ldur	w8, [x29, #-72]
  40c720:	ldr	x7, [sp, #88]
  40c724:	ldur	x24, [x29, #-80]
  40c728:	mov	w9, #0x4                   	// #4
  40c72c:	tst	w8, #0x1
  40c730:	mov	w8, #0x2                   	// #2
  40c734:	csel	w4, w9, w8, ne  // ne = any
  40c738:	ldr	w8, [sp, #80]
  40c73c:	mov	x0, x21
  40c740:	mov	x1, x22
  40c744:	mov	x2, x24
  40c748:	and	w5, w8, #0xfffffffd
  40c74c:	ldur	x8, [x29, #-88]
  40c750:	mov	x3, x28
  40c754:	mov	x6, xzr
  40c758:	str	x8, [sp]
  40c75c:	bl	40bbe4 <__fxstatat@plt+0x86f4>
  40c760:	mov	x20, x0
  40c764:	mov	x0, x20
  40c768:	ldp	x20, x19, [sp, #272]
  40c76c:	ldp	x22, x21, [sp, #256]
  40c770:	ldp	x24, x23, [sp, #240]
  40c774:	ldp	x26, x25, [sp, #224]
  40c778:	ldp	x28, x27, [sp, #208]
  40c77c:	ldp	x29, x30, [sp, #192]
  40c780:	add	sp, sp, #0x120
  40c784:	ret
  40c788:	ldur	x8, [x29, #-88]
  40c78c:	ldr	x1, [sp, #64]
  40c790:	ldur	x2, [x29, #-80]
  40c794:	ldr	w5, [sp, #80]
  40c798:	ldur	x6, [x29, #-40]
  40c79c:	ldr	x7, [sp, #88]
  40c7a0:	mov	w4, #0x5                   	// #5
  40c7a4:	str	x8, [sp]
  40c7a8:	mov	x0, x21
  40c7ac:	mov	x3, x28
  40c7b0:	b	40c75c <__fxstatat@plt+0x926c>
  40c7b4:	mov	w16, w19
  40c7b8:	ldur	x8, [x29, #-64]
  40c7bc:	cbz	x8, 40c7e8 <__fxstatat@plt+0x92f8>
  40c7c0:	tbnz	w16, #0, 40c7e8 <__fxstatat@plt+0x92f8>
  40c7c4:	ldrb	w9, [x8]
  40c7c8:	cbz	w9, 40c7e8 <__fxstatat@plt+0x92f8>
  40c7cc:	add	x8, x8, #0x1
  40c7d0:	cmp	x20, x22
  40c7d4:	b.cs	40c7dc <__fxstatat@plt+0x92ec>  // b.hs, b.nlast
  40c7d8:	strb	w9, [x21, x20]
  40c7dc:	ldrb	w9, [x8], #1
  40c7e0:	add	x20, x20, #0x1
  40c7e4:	cbnz	w9, 40c7d0 <__fxstatat@plt+0x92e0>
  40c7e8:	cmp	x20, x22
  40c7ec:	b.cs	40c764 <__fxstatat@plt+0x9274>  // b.hs, b.nlast
  40c7f0:	strb	wzr, [x21, x20]
  40c7f4:	b	40c764 <__fxstatat@plt+0x9274>
  40c7f8:	b.ne	40c708 <__fxstatat@plt+0x9218>  // b.any
  40c7fc:	mov	w4, #0x4                   	// #4
  40c800:	b	40c708 <__fxstatat@plt+0x9218>
  40c804:	bl	4030c0 <abort@plt>
  40c808:	mov	x3, x2
  40c80c:	mov	x2, xzr
  40c810:	b	40c814 <__fxstatat@plt+0x9324>
  40c814:	sub	sp, sp, #0x70
  40c818:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40c81c:	add	x8, x8, #0x9c0
  40c820:	cmp	x3, #0x0
  40c824:	stp	x29, x30, [sp, #16]
  40c828:	stp	x28, x27, [sp, #32]
  40c82c:	stp	x26, x25, [sp, #48]
  40c830:	stp	x24, x23, [sp, #64]
  40c834:	stp	x22, x21, [sp, #80]
  40c838:	stp	x20, x19, [sp, #96]
  40c83c:	add	x29, sp, #0x10
  40c840:	mov	x19, x2
  40c844:	mov	x22, x1
  40c848:	mov	x23, x0
  40c84c:	csel	x21, x8, x3, eq  // eq = none
  40c850:	bl	403420 <__errno_location@plt>
  40c854:	ldp	w4, w8, [x21]
  40c858:	cmp	x19, #0x0
  40c85c:	ldp	x7, x9, [x21, #40]
  40c860:	ldr	w28, [x0]
  40c864:	cset	w10, eq  // eq = none
  40c868:	orr	w25, w8, w10
  40c86c:	add	x26, x21, #0x8
  40c870:	mov	x24, x0
  40c874:	mov	x0, xzr
  40c878:	mov	x1, xzr
  40c87c:	mov	x2, x23
  40c880:	mov	x3, x22
  40c884:	mov	w5, w25
  40c888:	mov	x6, x26
  40c88c:	str	x9, [sp]
  40c890:	bl	40bbe4 <__fxstatat@plt+0x86f4>
  40c894:	add	x27, x0, #0x1
  40c898:	mov	x20, x0
  40c89c:	mov	x0, x27
  40c8a0:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  40c8a4:	ldr	w4, [x21]
  40c8a8:	ldp	x7, x8, [x21, #40]
  40c8ac:	mov	x1, x27
  40c8b0:	mov	x2, x23
  40c8b4:	mov	x3, x22
  40c8b8:	mov	w5, w25
  40c8bc:	mov	x6, x26
  40c8c0:	mov	x21, x0
  40c8c4:	str	x8, [sp]
  40c8c8:	bl	40bbe4 <__fxstatat@plt+0x86f4>
  40c8cc:	str	w28, [x24]
  40c8d0:	cbz	x19, 40c8d8 <__fxstatat@plt+0x93e8>
  40c8d4:	str	x20, [x19]
  40c8d8:	mov	x0, x21
  40c8dc:	ldp	x20, x19, [sp, #96]
  40c8e0:	ldp	x22, x21, [sp, #80]
  40c8e4:	ldp	x24, x23, [sp, #64]
  40c8e8:	ldp	x26, x25, [sp, #48]
  40c8ec:	ldp	x28, x27, [sp, #32]
  40c8f0:	ldp	x29, x30, [sp, #16]
  40c8f4:	add	sp, sp, #0x70
  40c8f8:	ret
  40c8fc:	stp	x29, x30, [sp, #-64]!
  40c900:	stp	x20, x19, [sp, #48]
  40c904:	adrp	x20, 425000 <__fxstatat@plt+0x21b10>
  40c908:	stp	x22, x21, [sp, #32]
  40c90c:	ldr	w8, [x20, #1208]
  40c910:	adrp	x21, 425000 <__fxstatat@plt+0x21b10>
  40c914:	ldr	x19, [x21, #1200]
  40c918:	str	x23, [sp, #16]
  40c91c:	cmp	w8, #0x2
  40c920:	mov	x29, sp
  40c924:	b.lt	40c948 <__fxstatat@plt+0x9458>  // b.tstop
  40c928:	add	x22, x19, #0x18
  40c92c:	mov	w23, #0x1                   	// #1
  40c930:	ldr	x0, [x22], #16
  40c934:	bl	4031f0 <free@plt>
  40c938:	ldrsw	x8, [x20, #1208]
  40c93c:	add	x23, x23, #0x1
  40c940:	cmp	x23, x8
  40c944:	b.lt	40c930 <__fxstatat@plt+0x9440>  // b.tstop
  40c948:	ldr	x0, [x19, #8]
  40c94c:	adrp	x23, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40c950:	add	x23, x23, #0x9f8
  40c954:	adrp	x22, 425000 <__fxstatat@plt+0x21b10>
  40c958:	cmp	x0, x23
  40c95c:	add	x22, x22, #0x4c0
  40c960:	b.eq	40c970 <__fxstatat@plt+0x9480>  // b.none
  40c964:	bl	4031f0 <free@plt>
  40c968:	mov	w8, #0x100                 	// #256
  40c96c:	stp	x8, x23, [x22]
  40c970:	cmp	x19, x22
  40c974:	b.eq	40c984 <__fxstatat@plt+0x9494>  // b.none
  40c978:	mov	x0, x19
  40c97c:	bl	4031f0 <free@plt>
  40c980:	str	x22, [x21, #1200]
  40c984:	mov	w8, #0x1                   	// #1
  40c988:	str	w8, [x20, #1208]
  40c98c:	ldp	x20, x19, [sp, #48]
  40c990:	ldp	x22, x21, [sp, #32]
  40c994:	ldr	x23, [sp, #16]
  40c998:	ldp	x29, x30, [sp], #64
  40c99c:	ret
  40c9a0:	adrp	x3, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40c9a4:	add	x3, x3, #0x9c0
  40c9a8:	mov	x2, #0xffffffffffffffff    	// #-1
  40c9ac:	b	40c9b0 <__fxstatat@plt+0x94c0>
  40c9b0:	sub	sp, sp, #0x80
  40c9b4:	stp	x29, x30, [sp, #32]
  40c9b8:	add	x29, sp, #0x20
  40c9bc:	stp	x28, x27, [sp, #48]
  40c9c0:	stp	x26, x25, [sp, #64]
  40c9c4:	stp	x24, x23, [sp, #80]
  40c9c8:	stp	x22, x21, [sp, #96]
  40c9cc:	stp	x20, x19, [sp, #112]
  40c9d0:	mov	x22, x3
  40c9d4:	stur	x2, [x29, #-8]
  40c9d8:	mov	x21, x1
  40c9dc:	mov	w23, w0
  40c9e0:	bl	403420 <__errno_location@plt>
  40c9e4:	tbnz	w23, #31, 40cb34 <__fxstatat@plt+0x9644>
  40c9e8:	adrp	x25, 425000 <__fxstatat@plt+0x21b10>
  40c9ec:	ldr	w8, [x25, #1208]
  40c9f0:	adrp	x28, 425000 <__fxstatat@plt+0x21b10>
  40c9f4:	ldr	w20, [x0]
  40c9f8:	ldr	x27, [x28, #1200]
  40c9fc:	mov	x19, x0
  40ca00:	cmp	w8, w23
  40ca04:	b.gt	40ca70 <__fxstatat@plt+0x9580>
  40ca08:	mov	w8, #0x7fffffff            	// #2147483647
  40ca0c:	cmp	w23, w8
  40ca10:	stur	w20, [x29, #-12]
  40ca14:	b.eq	40cb38 <__fxstatat@plt+0x9648>  // b.none
  40ca18:	adrp	x20, 425000 <__fxstatat@plt+0x21b10>
  40ca1c:	add	x20, x20, #0x4c0
  40ca20:	add	w26, w23, #0x1
  40ca24:	cmp	x27, x20
  40ca28:	csel	x0, xzr, x27, eq  // eq = none
  40ca2c:	sbfiz	x1, x26, #4, #32
  40ca30:	bl	40f204 <__fxstatat@plt+0xbd14>
  40ca34:	mov	x24, x0
  40ca38:	cmp	x27, x20
  40ca3c:	str	x0, [x28, #1200]
  40ca40:	b.ne	40ca4c <__fxstatat@plt+0x955c>  // b.any
  40ca44:	ldr	q0, [x20]
  40ca48:	str	q0, [x24]
  40ca4c:	ldrsw	x8, [x25, #1208]
  40ca50:	mov	w1, wzr
  40ca54:	add	x0, x24, x8, lsl #4
  40ca58:	sub	w8, w26, w8
  40ca5c:	sbfiz	x2, x8, #4, #32
  40ca60:	bl	402f70 <memset@plt>
  40ca64:	ldur	w20, [x29, #-12]
  40ca68:	mov	x27, x24
  40ca6c:	str	w26, [x25, #1208]
  40ca70:	add	x28, x27, w23, uxtw #4
  40ca74:	mov	x27, x28
  40ca78:	ldr	x26, [x28]
  40ca7c:	ldr	x23, [x27, #8]!
  40ca80:	ldp	w4, w8, [x22]
  40ca84:	ldp	x7, x9, [x22, #40]
  40ca88:	ldur	x3, [x29, #-8]
  40ca8c:	add	x24, x22, #0x8
  40ca90:	orr	w25, w8, #0x1
  40ca94:	mov	x0, x23
  40ca98:	mov	x1, x26
  40ca9c:	mov	x2, x21
  40caa0:	mov	w5, w25
  40caa4:	mov	x6, x24
  40caa8:	str	x9, [sp]
  40caac:	bl	40bbe4 <__fxstatat@plt+0x86f4>
  40cab0:	cmp	x26, x0
  40cab4:	b.hi	40cb0c <__fxstatat@plt+0x961c>  // b.pmore
  40cab8:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40cabc:	add	x8, x8, #0x9f8
  40cac0:	add	x26, x0, #0x1
  40cac4:	cmp	x23, x8
  40cac8:	str	x26, [x28]
  40cacc:	b.eq	40cad8 <__fxstatat@plt+0x95e8>  // b.none
  40cad0:	mov	x0, x23
  40cad4:	bl	4031f0 <free@plt>
  40cad8:	mov	x0, x26
  40cadc:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  40cae0:	str	x0, [x27]
  40cae4:	ldr	w4, [x22]
  40cae8:	ldp	x7, x8, [x22, #40]
  40caec:	ldur	x3, [x29, #-8]
  40caf0:	mov	x1, x26
  40caf4:	mov	x2, x21
  40caf8:	mov	w5, w25
  40cafc:	mov	x6, x24
  40cb00:	mov	x23, x0
  40cb04:	str	x8, [sp]
  40cb08:	bl	40bbe4 <__fxstatat@plt+0x86f4>
  40cb0c:	str	w20, [x19]
  40cb10:	mov	x0, x23
  40cb14:	ldp	x20, x19, [sp, #112]
  40cb18:	ldp	x22, x21, [sp, #96]
  40cb1c:	ldp	x24, x23, [sp, #80]
  40cb20:	ldp	x26, x25, [sp, #64]
  40cb24:	ldp	x28, x27, [sp, #48]
  40cb28:	ldp	x29, x30, [sp, #32]
  40cb2c:	add	sp, sp, #0x80
  40cb30:	ret
  40cb34:	bl	4030c0 <abort@plt>
  40cb38:	bl	40f3f0 <__fxstatat@plt+0xbf00>
  40cb3c:	adrp	x3, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40cb40:	add	x3, x3, #0x9c0
  40cb44:	b	40c9b0 <__fxstatat@plt+0x94c0>
  40cb48:	adrp	x3, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40cb4c:	add	x3, x3, #0x9c0
  40cb50:	mov	x2, #0xffffffffffffffff    	// #-1
  40cb54:	mov	x1, x0
  40cb58:	mov	w0, wzr
  40cb5c:	b	40c9b0 <__fxstatat@plt+0x94c0>
  40cb60:	adrp	x3, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40cb64:	mov	x2, x1
  40cb68:	add	x3, x3, #0x9c0
  40cb6c:	mov	x1, x0
  40cb70:	mov	w0, wzr
  40cb74:	b	40c9b0 <__fxstatat@plt+0x94c0>
  40cb78:	sub	sp, sp, #0x50
  40cb7c:	movi	v0.2d, #0x0
  40cb80:	cmp	w1, #0xa
  40cb84:	stp	x29, x30, [sp, #64]
  40cb88:	add	x29, sp, #0x40
  40cb8c:	str	xzr, [sp, #48]
  40cb90:	stp	q0, q0, [sp, #16]
  40cb94:	str	q0, [sp]
  40cb98:	b.eq	40cbc0 <__fxstatat@plt+0x96d0>  // b.none
  40cb9c:	mov	x8, x2
  40cba0:	str	w1, [sp]
  40cba4:	mov	x3, sp
  40cba8:	mov	x2, #0xffffffffffffffff    	// #-1
  40cbac:	mov	x1, x8
  40cbb0:	bl	40c9b0 <__fxstatat@plt+0x94c0>
  40cbb4:	ldp	x29, x30, [sp, #64]
  40cbb8:	add	sp, sp, #0x50
  40cbbc:	ret
  40cbc0:	bl	4030c0 <abort@plt>
  40cbc4:	sub	sp, sp, #0x50
  40cbc8:	movi	v0.2d, #0x0
  40cbcc:	cmp	w1, #0xa
  40cbd0:	stp	x29, x30, [sp, #64]
  40cbd4:	add	x29, sp, #0x40
  40cbd8:	str	xzr, [sp, #48]
  40cbdc:	stp	q0, q0, [sp, #16]
  40cbe0:	str	q0, [sp]
  40cbe4:	b.eq	40cc0c <__fxstatat@plt+0x971c>  // b.none
  40cbe8:	mov	x8, x3
  40cbec:	str	w1, [sp]
  40cbf0:	mov	x3, sp
  40cbf4:	mov	x1, x2
  40cbf8:	mov	x2, x8
  40cbfc:	bl	40c9b0 <__fxstatat@plt+0x94c0>
  40cc00:	ldp	x29, x30, [sp, #64]
  40cc04:	add	sp, sp, #0x50
  40cc08:	ret
  40cc0c:	bl	4030c0 <abort@plt>
  40cc10:	mov	x2, x1
  40cc14:	mov	w1, w0
  40cc18:	mov	w0, wzr
  40cc1c:	b	40cb78 <__fxstatat@plt+0x9688>
  40cc20:	mov	x3, x2
  40cc24:	mov	x2, x1
  40cc28:	mov	w1, w0
  40cc2c:	mov	w0, wzr
  40cc30:	b	40cbc4 <__fxstatat@plt+0x96d4>
  40cc34:	sub	sp, sp, #0x50
  40cc38:	adrp	x9, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40cc3c:	add	x9, x9, #0x9c0
  40cc40:	ldp	q0, q1, [x9]
  40cc44:	ubfx	w10, w2, #5, #3
  40cc48:	mov	x11, sp
  40cc4c:	mov	x8, x1
  40cc50:	stp	q0, q1, [sp]
  40cc54:	ldr	q0, [x9, #32]
  40cc58:	ldr	x9, [x9, #48]
  40cc5c:	mov	x1, x0
  40cc60:	mov	x3, sp
  40cc64:	str	q0, [sp, #32]
  40cc68:	str	x9, [sp, #48]
  40cc6c:	add	x9, x11, w10, uxtw #2
  40cc70:	ldr	w10, [x9, #8]
  40cc74:	mov	w0, wzr
  40cc78:	stp	x29, x30, [sp, #64]
  40cc7c:	add	x29, sp, #0x40
  40cc80:	lsr	w11, w10, w2
  40cc84:	mvn	w11, w11
  40cc88:	and	w11, w11, #0x1
  40cc8c:	lsl	w11, w11, w2
  40cc90:	eor	w10, w11, w10
  40cc94:	mov	x2, x8
  40cc98:	str	w10, [x9, #8]
  40cc9c:	bl	40c9b0 <__fxstatat@plt+0x94c0>
  40cca0:	ldp	x29, x30, [sp, #64]
  40cca4:	add	sp, sp, #0x50
  40cca8:	ret
  40ccac:	sub	sp, sp, #0x50
  40ccb0:	adrp	x9, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40ccb4:	add	x9, x9, #0x9c0
  40ccb8:	ldp	q0, q1, [x9]
  40ccbc:	ubfx	w10, w1, #5, #3
  40ccc0:	mov	x11, sp
  40ccc4:	mov	x8, x0
  40ccc8:	stp	q0, q1, [sp]
  40cccc:	ldr	q0, [x9, #32]
  40ccd0:	ldr	x9, [x9, #48]
  40ccd4:	mov	x3, sp
  40ccd8:	mov	x2, #0xffffffffffffffff    	// #-1
  40ccdc:	str	q0, [sp, #32]
  40cce0:	str	x9, [sp, #48]
  40cce4:	add	x9, x11, w10, uxtw #2
  40cce8:	ldr	w10, [x9, #8]
  40ccec:	mov	w0, wzr
  40ccf0:	stp	x29, x30, [sp, #64]
  40ccf4:	add	x29, sp, #0x40
  40ccf8:	lsr	w11, w10, w1
  40ccfc:	mvn	w11, w11
  40cd00:	and	w11, w11, #0x1
  40cd04:	lsl	w11, w11, w1
  40cd08:	eor	w10, w11, w10
  40cd0c:	mov	x1, x8
  40cd10:	str	w10, [x9, #8]
  40cd14:	bl	40c9b0 <__fxstatat@plt+0x94c0>
  40cd18:	ldp	x29, x30, [sp, #64]
  40cd1c:	add	sp, sp, #0x50
  40cd20:	ret
  40cd24:	sub	sp, sp, #0x50
  40cd28:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40cd2c:	add	x8, x8, #0x9c0
  40cd30:	ldp	q0, q1, [x8]
  40cd34:	ldr	q2, [x8, #32]
  40cd38:	ldr	x8, [x8, #48]
  40cd3c:	mov	x1, x0
  40cd40:	stp	q0, q1, [sp]
  40cd44:	ldr	w9, [sp, #12]
  40cd48:	str	x8, [sp, #48]
  40cd4c:	mov	x3, sp
  40cd50:	mov	x2, #0xffffffffffffffff    	// #-1
  40cd54:	orr	w8, w9, #0x4000000
  40cd58:	mov	w0, wzr
  40cd5c:	stp	x29, x30, [sp, #64]
  40cd60:	add	x29, sp, #0x40
  40cd64:	str	q2, [sp, #32]
  40cd68:	str	w8, [sp, #12]
  40cd6c:	bl	40c9b0 <__fxstatat@plt+0x94c0>
  40cd70:	ldp	x29, x30, [sp, #64]
  40cd74:	add	sp, sp, #0x50
  40cd78:	ret
  40cd7c:	sub	sp, sp, #0x50
  40cd80:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40cd84:	add	x8, x8, #0x9c0
  40cd88:	ldp	q0, q1, [x8]
  40cd8c:	ldr	q2, [x8, #32]
  40cd90:	ldr	x8, [x8, #48]
  40cd94:	mov	x2, x1
  40cd98:	stp	q0, q1, [sp]
  40cd9c:	ldr	w9, [sp, #12]
  40cda0:	mov	x1, x0
  40cda4:	str	x8, [sp, #48]
  40cda8:	mov	x3, sp
  40cdac:	orr	w8, w9, #0x4000000
  40cdb0:	mov	w0, wzr
  40cdb4:	stp	x29, x30, [sp, #64]
  40cdb8:	add	x29, sp, #0x40
  40cdbc:	str	q2, [sp, #32]
  40cdc0:	str	w8, [sp, #12]
  40cdc4:	bl	40c9b0 <__fxstatat@plt+0x94c0>
  40cdc8:	ldp	x29, x30, [sp, #64]
  40cdcc:	add	sp, sp, #0x50
  40cdd0:	ret
  40cdd4:	sub	sp, sp, #0x80
  40cdd8:	movi	v0.2d, #0x0
  40cddc:	cmp	w1, #0xa
  40cde0:	stp	x29, x30, [sp, #112]
  40cde4:	add	x29, sp, #0x70
  40cde8:	str	wzr, [sp, #48]
  40cdec:	stp	q0, q0, [sp, #16]
  40cdf0:	str	q0, [sp]
  40cdf4:	b.eq	40ce44 <__fxstatat@plt+0x9954>  // b.none
  40cdf8:	ldp	q0, q1, [sp]
  40cdfc:	ldr	w9, [sp, #48]
  40ce00:	ldr	q2, [sp, #32]
  40ce04:	mov	x8, x2
  40ce08:	stur	q0, [sp, #60]
  40ce0c:	ldr	w10, [sp, #68]
  40ce10:	str	w1, [sp, #56]
  40ce14:	str	w9, [sp, #108]
  40ce18:	add	x3, sp, #0x38
  40ce1c:	orr	w9, w10, #0x4000000
  40ce20:	mov	x2, #0xffffffffffffffff    	// #-1
  40ce24:	mov	x1, x8
  40ce28:	stur	q1, [sp, #76]
  40ce2c:	stur	q2, [sp, #92]
  40ce30:	str	w9, [sp, #68]
  40ce34:	bl	40c9b0 <__fxstatat@plt+0x94c0>
  40ce38:	ldp	x29, x30, [sp, #112]
  40ce3c:	add	sp, sp, #0x80
  40ce40:	ret
  40ce44:	bl	4030c0 <abort@plt>
  40ce48:	mov	x4, #0xffffffffffffffff    	// #-1
  40ce4c:	b	40ce50 <__fxstatat@plt+0x9960>
  40ce50:	sub	sp, sp, #0x50
  40ce54:	adrp	x9, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40ce58:	add	x9, x9, #0x9c0
  40ce5c:	ldp	q0, q1, [x9]
  40ce60:	ldr	x10, [x9, #48]
  40ce64:	stp	x29, x30, [sp, #64]
  40ce68:	add	x29, sp, #0x40
  40ce6c:	stp	q0, q1, [sp]
  40ce70:	ldr	q0, [x9, #32]
  40ce74:	mov	w9, #0xa                   	// #10
  40ce78:	str	x10, [sp, #48]
  40ce7c:	str	w9, [sp]
  40ce80:	str	q0, [sp, #32]
  40ce84:	cbz	x1, 40ceb0 <__fxstatat@plt+0x99c0>
  40ce88:	cbz	x2, 40ceb0 <__fxstatat@plt+0x99c0>
  40ce8c:	mov	x8, x3
  40ce90:	stp	x1, x2, [sp, #40]
  40ce94:	mov	x3, sp
  40ce98:	mov	x1, x8
  40ce9c:	mov	x2, x4
  40cea0:	bl	40c9b0 <__fxstatat@plt+0x94c0>
  40cea4:	ldp	x29, x30, [sp, #64]
  40cea8:	add	sp, sp, #0x50
  40ceac:	ret
  40ceb0:	bl	4030c0 <abort@plt>
  40ceb4:	mov	x3, x2
  40ceb8:	mov	x2, x1
  40cebc:	mov	x4, #0xffffffffffffffff    	// #-1
  40cec0:	mov	x1, x0
  40cec4:	mov	w0, wzr
  40cec8:	b	40ce50 <__fxstatat@plt+0x9960>
  40cecc:	mov	x4, x3
  40ced0:	mov	x3, x2
  40ced4:	mov	x2, x1
  40ced8:	mov	x1, x0
  40cedc:	mov	w0, wzr
  40cee0:	b	40ce50 <__fxstatat@plt+0x9960>
  40cee4:	adrp	x3, 425000 <__fxstatat@plt+0x21b10>
  40cee8:	add	x3, x3, #0x4d0
  40ceec:	b	40c9b0 <__fxstatat@plt+0x94c0>
  40cef0:	adrp	x3, 425000 <__fxstatat@plt+0x21b10>
  40cef4:	mov	x2, x1
  40cef8:	add	x3, x3, #0x4d0
  40cefc:	mov	x1, x0
  40cf00:	mov	w0, wzr
  40cf04:	b	40c9b0 <__fxstatat@plt+0x94c0>
  40cf08:	adrp	x3, 425000 <__fxstatat@plt+0x21b10>
  40cf0c:	add	x3, x3, #0x4d0
  40cf10:	mov	x2, #0xffffffffffffffff    	// #-1
  40cf14:	b	40c9b0 <__fxstatat@plt+0x94c0>
  40cf18:	adrp	x3, 425000 <__fxstatat@plt+0x21b10>
  40cf1c:	add	x3, x3, #0x4d0
  40cf20:	mov	x2, #0xffffffffffffffff    	// #-1
  40cf24:	mov	x1, x0
  40cf28:	mov	w0, wzr
  40cf2c:	b	40c9b0 <__fxstatat@plt+0x94c0>
  40cf30:	stp	x29, x30, [sp, #-32]!
  40cf34:	stp	x20, x19, [sp, #16]
  40cf38:	mov	x20, x0
  40cf3c:	mov	w19, w1
  40cf40:	mov	w2, #0x5                   	// #5
  40cf44:	mov	x0, xzr
  40cf48:	mov	x1, x20
  40cf4c:	mov	x29, sp
  40cf50:	bl	403380 <dcgettext@plt>
  40cf54:	cmp	x0, x20
  40cf58:	b.ne	40d03c <__fxstatat@plt+0x9b4c>  // b.any
  40cf5c:	bl	4105b4 <__fxstatat@plt+0xd0c4>
  40cf60:	ldrb	w8, [x0]
  40cf64:	and	w8, w8, #0xffffffdf
  40cf68:	cmp	w8, #0x47
  40cf6c:	b.eq	40cfd0 <__fxstatat@plt+0x9ae0>  // b.none
  40cf70:	cmp	w8, #0x55
  40cf74:	b.ne	40d024 <__fxstatat@plt+0x9b34>  // b.any
  40cf78:	ldrb	w8, [x0, #1]
  40cf7c:	and	w8, w8, #0xffffffdf
  40cf80:	cmp	w8, #0x54
  40cf84:	b.ne	40d024 <__fxstatat@plt+0x9b34>  // b.any
  40cf88:	ldrb	w8, [x0, #2]
  40cf8c:	and	w8, w8, #0xffffffdf
  40cf90:	cmp	w8, #0x46
  40cf94:	b.ne	40d024 <__fxstatat@plt+0x9b34>  // b.any
  40cf98:	ldrb	w8, [x0, #3]
  40cf9c:	cmp	w8, #0x2d
  40cfa0:	b.ne	40d024 <__fxstatat@plt+0x9b34>  // b.any
  40cfa4:	ldrb	w8, [x0, #4]
  40cfa8:	cmp	w8, #0x38
  40cfac:	b.ne	40d024 <__fxstatat@plt+0x9b34>  // b.any
  40cfb0:	ldrb	w8, [x0, #5]
  40cfb4:	cbnz	w8, 40d024 <__fxstatat@plt+0x9b34>
  40cfb8:	ldrb	w8, [x20]
  40cfbc:	adrp	x9, 413000 <__fxstatat@plt+0xfb10>
  40cfc0:	adrp	x10, 413000 <__fxstatat@plt+0xfb10>
  40cfc4:	add	x9, x9, #0x93c
  40cfc8:	add	x10, x10, #0x938
  40cfcc:	b	40d05c <__fxstatat@plt+0x9b6c>
  40cfd0:	ldrb	w8, [x0, #1]
  40cfd4:	and	w8, w8, #0xffffffdf
  40cfd8:	cmp	w8, #0x42
  40cfdc:	b.ne	40d024 <__fxstatat@plt+0x9b34>  // b.any
  40cfe0:	ldrb	w8, [x0, #2]
  40cfe4:	cmp	w8, #0x31
  40cfe8:	b.ne	40d024 <__fxstatat@plt+0x9b34>  // b.any
  40cfec:	ldrb	w8, [x0, #3]
  40cff0:	cmp	w8, #0x38
  40cff4:	b.ne	40d024 <__fxstatat@plt+0x9b34>  // b.any
  40cff8:	ldrb	w8, [x0, #4]
  40cffc:	cmp	w8, #0x30
  40d000:	b.ne	40d024 <__fxstatat@plt+0x9b34>  // b.any
  40d004:	ldrb	w8, [x0, #5]
  40d008:	cmp	w8, #0x33
  40d00c:	b.ne	40d024 <__fxstatat@plt+0x9b34>  // b.any
  40d010:	ldrb	w8, [x0, #6]
  40d014:	cmp	w8, #0x30
  40d018:	b.ne	40d024 <__fxstatat@plt+0x9b34>  // b.any
  40d01c:	ldrb	w8, [x0, #7]
  40d020:	cbz	w8, 40d048 <__fxstatat@plt+0x9b58>
  40d024:	adrp	x8, 413000 <__fxstatat@plt+0xfb10>
  40d028:	adrp	x9, 413000 <__fxstatat@plt+0xfb10>
  40d02c:	add	x8, x8, #0x936
  40d030:	add	x9, x9, #0xad1
  40d034:	cmp	w19, #0x9
  40d038:	csel	x0, x9, x8, eq  // eq = none
  40d03c:	ldp	x20, x19, [sp, #16]
  40d040:	ldp	x29, x30, [sp], #32
  40d044:	ret
  40d048:	ldrb	w8, [x20]
  40d04c:	adrp	x9, 413000 <__fxstatat@plt+0xfb10>
  40d050:	adrp	x10, 413000 <__fxstatat@plt+0xfb10>
  40d054:	add	x9, x9, #0x944
  40d058:	add	x10, x10, #0x940
  40d05c:	cmp	w8, #0x60
  40d060:	csel	x0, x10, x9, eq  // eq = none
  40d064:	b	40d03c <__fxstatat@plt+0x9b4c>
  40d068:	sub	sp, sp, #0x150
  40d06c:	stp	x29, x30, [sp, #256]
  40d070:	stp	x28, x25, [sp, #272]
  40d074:	stp	x24, x23, [sp, #288]
  40d078:	stp	x22, x21, [sp, #304]
  40d07c:	stp	x20, x19, [sp, #320]
  40d080:	add	x29, sp, #0x100
  40d084:	mov	w25, w4
  40d088:	mov	x19, x3
  40d08c:	mov	w20, w2
  40d090:	mov	x21, x1
  40d094:	mov	w22, w0
  40d098:	bl	403200 <renameat2@plt>
  40d09c:	mov	w24, w0
  40d0a0:	bl	403420 <__errno_location@plt>
  40d0a4:	tbz	w24, #31, 40d1fc <__fxstatat@plt+0x9d0c>
  40d0a8:	ldr	w8, [x0]
  40d0ac:	mov	x23, x0
  40d0b0:	cmp	w8, #0x16
  40d0b4:	b.eq	40d0c8 <__fxstatat@plt+0x9bd8>  // b.none
  40d0b8:	cmp	w8, #0x5f
  40d0bc:	b.eq	40d0c8 <__fxstatat@plt+0x9bd8>  // b.none
  40d0c0:	cmp	w8, #0x26
  40d0c4:	b.ne	40d1fc <__fxstatat@plt+0x9d0c>  // b.any
  40d0c8:	cbz	w25, 40d11c <__fxstatat@plt+0x9c2c>
  40d0cc:	cmp	w25, #0x1
  40d0d0:	b.ne	40d108 <__fxstatat@plt+0x9c18>  // b.any
  40d0d4:	mov	x2, sp
  40d0d8:	mov	w3, #0x100                 	// #256
  40d0dc:	mov	w0, w20
  40d0e0:	mov	x1, x19
  40d0e4:	bl	4117a0 <__fxstatat@plt+0xe2b0>
  40d0e8:	cbz	w0, 40d100 <__fxstatat@plt+0x9c10>
  40d0ec:	ldr	w8, [x23]
  40d0f0:	cmp	w8, #0x2
  40d0f4:	b.eq	40d118 <__fxstatat@plt+0x9c28>  // b.none
  40d0f8:	cmp	w8, #0x4b
  40d0fc:	b.ne	40d110 <__fxstatat@plt+0x9c20>  // b.any
  40d100:	mov	w8, #0x11                  	// #17
  40d104:	b	40d10c <__fxstatat@plt+0x9c1c>
  40d108:	mov	w8, #0x5f                  	// #95
  40d10c:	str	w8, [x23]
  40d110:	mov	w24, #0xffffffff            	// #-1
  40d114:	b	40d1fc <__fxstatat@plt+0x9d0c>
  40d118:	mov	w25, #0x1                   	// #1
  40d11c:	mov	x0, x21
  40d120:	bl	402c50 <strlen@plt>
  40d124:	mov	x24, x0
  40d128:	mov	x0, x19
  40d12c:	bl	402c50 <strlen@plt>
  40d130:	cbz	x24, 40d1e4 <__fxstatat@plt+0x9cf4>
  40d134:	cbz	x0, 40d1e4 <__fxstatat@plt+0x9cf4>
  40d138:	add	x8, x24, x21
  40d13c:	ldurb	w8, [x8, #-1]
  40d140:	cmp	w8, #0x2f
  40d144:	b.eq	40d158 <__fxstatat@plt+0x9c68>  // b.none
  40d148:	add	x8, x0, x19
  40d14c:	ldurb	w8, [x8, #-1]
  40d150:	cmp	w8, #0x2f
  40d154:	b.ne	40d1e4 <__fxstatat@plt+0x9cf4>  // b.any
  40d158:	add	x2, sp, #0x80
  40d15c:	mov	w3, #0x100                 	// #256
  40d160:	mov	w0, w22
  40d164:	mov	x1, x21
  40d168:	bl	4117a0 <__fxstatat@plt+0xe2b0>
  40d16c:	cbnz	w0, 40d110 <__fxstatat@plt+0x9c20>
  40d170:	cbz	w25, 40d18c <__fxstatat@plt+0x9c9c>
  40d174:	ldr	w8, [sp, #144]
  40d178:	and	w8, w8, #0xf000
  40d17c:	cmp	w8, #0x4, lsl #12
  40d180:	b.eq	40d1e4 <__fxstatat@plt+0x9cf4>  // b.none
  40d184:	mov	w8, #0x2                   	// #2
  40d188:	b	40d10c <__fxstatat@plt+0x9c1c>
  40d18c:	mov	x2, sp
  40d190:	mov	w3, #0x100                 	// #256
  40d194:	mov	w0, w20
  40d198:	mov	x1, x19
  40d19c:	bl	4117a0 <__fxstatat@plt+0xe2b0>
  40d1a0:	cbz	w0, 40d1c4 <__fxstatat@plt+0x9cd4>
  40d1a4:	ldr	w8, [x23]
  40d1a8:	cmp	w8, #0x2
  40d1ac:	b.ne	40d110 <__fxstatat@plt+0x9c20>  // b.any
  40d1b0:	ldr	w8, [sp, #144]
  40d1b4:	and	w8, w8, #0xf000
  40d1b8:	cmp	w8, #0x4, lsl #12
  40d1bc:	b.ne	40d110 <__fxstatat@plt+0x9c20>  // b.any
  40d1c0:	b	40d1e4 <__fxstatat@plt+0x9cf4>
  40d1c4:	ldr	w8, [sp, #16]
  40d1c8:	and	w8, w8, #0xf000
  40d1cc:	cmp	w8, #0x4, lsl #12
  40d1d0:	b.ne	40d21c <__fxstatat@plt+0x9d2c>  // b.any
  40d1d4:	ldr	w8, [sp, #144]
  40d1d8:	and	w8, w8, #0xf000
  40d1dc:	cmp	w8, #0x4, lsl #12
  40d1e0:	b.ne	40d224 <__fxstatat@plt+0x9d34>  // b.any
  40d1e4:	mov	w0, w22
  40d1e8:	mov	x1, x21
  40d1ec:	mov	w2, w20
  40d1f0:	mov	x3, x19
  40d1f4:	bl	403240 <renameat@plt>
  40d1f8:	mov	w24, w0
  40d1fc:	mov	w0, w24
  40d200:	ldp	x20, x19, [sp, #320]
  40d204:	ldp	x22, x21, [sp, #304]
  40d208:	ldp	x24, x23, [sp, #288]
  40d20c:	ldp	x28, x25, [sp, #272]
  40d210:	ldp	x29, x30, [sp, #256]
  40d214:	add	sp, sp, #0x150
  40d218:	ret
  40d21c:	mov	w8, #0x14                  	// #20
  40d220:	b	40d10c <__fxstatat@plt+0x9c1c>
  40d224:	mov	w8, #0x15                  	// #21
  40d228:	b	40d10c <__fxstatat@plt+0x9c1c>
  40d22c:	stp	x29, x30, [sp, #-64]!
  40d230:	str	x23, [sp, #16]
  40d234:	mov	w23, #0x1                   	// #1
  40d238:	stp	x22, x21, [sp, #32]
  40d23c:	stp	x20, x19, [sp, #48]
  40d240:	mov	x21, x2
  40d244:	mov	x19, x1
  40d248:	mov	w20, w0
  40d24c:	movk	w23, #0x7ff0, lsl #16
  40d250:	mov	x29, sp
  40d254:	mov	w0, w20
  40d258:	mov	x1, x19
  40d25c:	mov	x2, x21
  40d260:	bl	403330 <read@plt>
  40d264:	mov	x22, x0
  40d268:	tbz	x0, #63, 40d290 <__fxstatat@plt+0x9da0>
  40d26c:	bl	403420 <__errno_location@plt>
  40d270:	ldr	w8, [x0]
  40d274:	cmp	w8, #0x4
  40d278:	b.eq	40d254 <__fxstatat@plt+0x9d64>  // b.none
  40d27c:	cmp	x21, x23
  40d280:	b.cc	40d290 <__fxstatat@plt+0x9da0>  // b.lo, b.ul, b.last
  40d284:	cmp	w8, #0x16
  40d288:	mov	w21, #0x7ff00000            	// #2146435072
  40d28c:	b.eq	40d254 <__fxstatat@plt+0x9d64>  // b.none
  40d290:	mov	x0, x22
  40d294:	ldp	x20, x19, [sp, #48]
  40d298:	ldp	x22, x21, [sp, #32]
  40d29c:	ldr	x23, [sp, #16]
  40d2a0:	ldp	x29, x30, [sp], #64
  40d2a4:	ret
  40d2a8:	stp	x29, x30, [sp, #-64]!
  40d2ac:	str	x23, [sp, #16]
  40d2b0:	mov	w23, #0x1                   	// #1
  40d2b4:	stp	x22, x21, [sp, #32]
  40d2b8:	stp	x20, x19, [sp, #48]
  40d2bc:	mov	x21, x2
  40d2c0:	mov	x19, x1
  40d2c4:	mov	w20, w0
  40d2c8:	movk	w23, #0x7ff0, lsl #16
  40d2cc:	mov	x29, sp
  40d2d0:	mov	w0, w20
  40d2d4:	mov	x1, x19
  40d2d8:	mov	x2, x21
  40d2dc:	bl	4030b0 <write@plt>
  40d2e0:	mov	x22, x0
  40d2e4:	tbz	x0, #63, 40d30c <__fxstatat@plt+0x9e1c>
  40d2e8:	bl	403420 <__errno_location@plt>
  40d2ec:	ldr	w8, [x0]
  40d2f0:	cmp	w8, #0x4
  40d2f4:	b.eq	40d2d0 <__fxstatat@plt+0x9de0>  // b.none
  40d2f8:	cmp	x21, x23
  40d2fc:	b.cc	40d30c <__fxstatat@plt+0x9e1c>  // b.lo, b.ul, b.last
  40d300:	cmp	w8, #0x16
  40d304:	mov	w21, #0x7ff00000            	// #2146435072
  40d308:	b.eq	40d2d0 <__fxstatat@plt+0x9de0>  // b.none
  40d30c:	mov	x0, x22
  40d310:	ldp	x20, x19, [sp, #48]
  40d314:	ldp	x22, x21, [sp, #32]
  40d318:	ldr	x23, [sp, #16]
  40d31c:	ldp	x29, x30, [sp], #64
  40d320:	ret
  40d324:	mov	x8, x0
  40d328:	mov	w0, #0xffffff9c            	// #-100
  40d32c:	mov	w2, #0xffffff9c            	// #-100
  40d330:	mov	x3, x1
  40d334:	mov	x1, x8
  40d338:	b	40d33c <__fxstatat@plt+0x9e4c>
  40d33c:	sub	sp, sp, #0x150
  40d340:	stp	x22, x21, [sp, #304]
  40d344:	mov	w21, w0
  40d348:	mov	x0, x1
  40d34c:	stp	x29, x30, [sp, #256]
  40d350:	stp	x28, x25, [sp, #272]
  40d354:	stp	x24, x23, [sp, #288]
  40d358:	stp	x20, x19, [sp, #320]
  40d35c:	add	x29, sp, #0x100
  40d360:	mov	x20, x3
  40d364:	mov	w19, w2
  40d368:	mov	x22, x1
  40d36c:	bl	409b0c <__fxstatat@plt+0x661c>
  40d370:	mov	x23, x0
  40d374:	mov	x0, x20
  40d378:	bl	409b0c <__fxstatat@plt+0x661c>
  40d37c:	mov	x24, x0
  40d380:	mov	x0, x23
  40d384:	bl	409b54 <__fxstatat@plt+0x6664>
  40d388:	mov	x25, x0
  40d38c:	mov	x0, x24
  40d390:	bl	409b54 <__fxstatat@plt+0x6664>
  40d394:	cmp	x25, x0
  40d398:	b.ne	40d3b0 <__fxstatat@plt+0x9ec0>  // b.any
  40d39c:	mov	x0, x23
  40d3a0:	mov	x1, x24
  40d3a4:	mov	x2, x25
  40d3a8:	bl	402ff0 <bcmp@plt>
  40d3ac:	cbz	w0, 40d3d4 <__fxstatat@plt+0x9ee4>
  40d3b0:	mov	w19, wzr
  40d3b4:	mov	w0, w19
  40d3b8:	ldp	x20, x19, [sp, #320]
  40d3bc:	ldp	x22, x21, [sp, #304]
  40d3c0:	ldp	x24, x23, [sp, #288]
  40d3c4:	ldp	x28, x25, [sp, #272]
  40d3c8:	ldp	x29, x30, [sp, #256]
  40d3cc:	add	sp, sp, #0x150
  40d3d0:	ret
  40d3d4:	mov	x0, x22
  40d3d8:	bl	409a2c <__fxstatat@plt+0x653c>
  40d3dc:	mov	x22, x0
  40d3e0:	add	x2, sp, #0x80
  40d3e4:	mov	w3, #0x100                 	// #256
  40d3e8:	mov	w0, w21
  40d3ec:	mov	x1, x22
  40d3f0:	bl	4117a0 <__fxstatat@plt+0xe2b0>
  40d3f4:	cbz	w0, 40d414 <__fxstatat@plt+0x9f24>
  40d3f8:	bl	403420 <__errno_location@plt>
  40d3fc:	ldr	w1, [x0]
  40d400:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  40d404:	add	x2, x2, #0x6b
  40d408:	mov	w0, #0x1                   	// #1
  40d40c:	mov	x3, x22
  40d410:	bl	402ca0 <error@plt>
  40d414:	mov	x0, x22
  40d418:	bl	4031f0 <free@plt>
  40d41c:	mov	x0, x20
  40d420:	bl	409a2c <__fxstatat@plt+0x653c>
  40d424:	mov	x20, x0
  40d428:	mov	x2, sp
  40d42c:	mov	w3, #0x100                 	// #256
  40d430:	mov	w0, w19
  40d434:	mov	x1, x20
  40d438:	bl	4117a0 <__fxstatat@plt+0xe2b0>
  40d43c:	cbz	w0, 40d45c <__fxstatat@plt+0x9f6c>
  40d440:	bl	403420 <__errno_location@plt>
  40d444:	ldr	w1, [x0]
  40d448:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  40d44c:	add	x2, x2, #0x6b
  40d450:	mov	w0, #0x1                   	// #1
  40d454:	mov	x3, x20
  40d458:	bl	402ca0 <error@plt>
  40d45c:	ldp	x11, x8, [sp]
  40d460:	ldp	x10, x9, [sp, #128]
  40d464:	mov	x0, x20
  40d468:	cmp	x9, x8
  40d46c:	cset	w8, eq  // eq = none
  40d470:	cmp	x10, x11
  40d474:	cset	w9, eq  // eq = none
  40d478:	and	w19, w8, w9
  40d47c:	bl	4031f0 <free@plt>
  40d480:	b	40d3b4 <__fxstatat@plt+0x9ec4>
  40d484:	sub	sp, sp, #0x90
  40d488:	stp	x29, x30, [sp, #48]
  40d48c:	stp	x28, x27, [sp, #64]
  40d490:	stp	x26, x25, [sp, #80]
  40d494:	stp	x24, x23, [sp, #96]
  40d498:	stp	x22, x21, [sp, #112]
  40d49c:	stp	x20, x19, [sp, #128]
  40d4a0:	add	x29, sp, #0x30
  40d4a4:	cbz	x0, 40d648 <__fxstatat@plt+0xa158>
  40d4a8:	mov	x24, x0
  40d4ac:	str	w1, [sp, #12]
  40d4b0:	mov	w22, w1
  40d4b4:	bl	403420 <__errno_location@plt>
  40d4b8:	mov	x23, x0
  40d4bc:	str	wzr, [x0]
  40d4c0:	mov	x0, x24
  40d4c4:	bl	403000 <readdir@plt>
  40d4c8:	str	x22, [sp, #16]
  40d4cc:	cbz	x0, 40d650 <__fxstatat@plt+0xa160>
  40d4d0:	mov	x28, x0
  40d4d4:	mov	x19, xzr
  40d4d8:	mov	x25, xzr
  40d4dc:	mov	x21, xzr
  40d4e0:	mov	x20, xzr
  40d4e4:	sub	x22, x22, #0x1
  40d4e8:	stp	xzr, xzr, [x29, #-16]
  40d4ec:	str	x22, [sp, #24]
  40d4f0:	mov	x27, x28
  40d4f4:	ldrb	w8, [x27, #19]!
  40d4f8:	cmp	w8, #0x2e
  40d4fc:	b.ne	40d518 <__fxstatat@plt+0xa028>  // b.any
  40d500:	ldrb	w8, [x28, #20]
  40d504:	cmp	w8, #0x2e
  40d508:	mov	w8, #0x1                   	// #1
  40d50c:	cinc	x8, x8, eq  // eq = none
  40d510:	add	x8, x28, x8
  40d514:	ldrb	w8, [x8, #19]
  40d518:	cbz	w8, 40d630 <__fxstatat@plt+0xa140>
  40d51c:	mov	x0, x27
  40d520:	bl	402c50 <strlen@plt>
  40d524:	cmp	x22, #0x1
  40d528:	add	x26, x0, #0x1
  40d52c:	b.hi	40d564 <__fxstatat@plt+0xa074>  // b.pmore
  40d530:	ldur	x9, [x29, #-16]
  40d534:	cmp	x9, x21
  40d538:	b.ne	40d598 <__fxstatat@plt+0xa0a8>  // b.any
  40d53c:	ldur	x8, [x29, #-8]
  40d540:	cbz	x8, 40d5a4 <__fxstatat@plt+0xa0b4>
  40d544:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40d548:	movk	x8, #0x555, lsl #48
  40d54c:	cmp	x9, x8
  40d550:	b.cs	40d768 <__fxstatat@plt+0xa278>  // b.hs, b.nlast
  40d554:	add	x8, x9, x9, lsr #1
  40d558:	mov	x22, x19
  40d55c:	add	x9, x8, #0x1
  40d560:	b	40d5c8 <__fxstatat@plt+0xa0d8>
  40d564:	sub	x8, x25, x20
  40d568:	cmp	x8, x26
  40d56c:	b.hi	40d61c <__fxstatat@plt+0xa12c>  // b.pmore
  40d570:	adds	x25, x26, x20
  40d574:	b.cs	40d768 <__fxstatat@plt+0xa278>  // b.hs, b.nlast
  40d578:	cbz	x19, 40d5b8 <__fxstatat@plt+0xa0c8>
  40d57c:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40d580:	movk	x8, #0x5554
  40d584:	cmp	x25, x8
  40d588:	b.cs	40d768 <__fxstatat@plt+0xa278>  // b.hs, b.nlast
  40d58c:	add	x8, x25, x25, lsr #1
  40d590:	add	x25, x8, #0x1
  40d594:	b	40d60c <__fxstatat@plt+0xa11c>
  40d598:	mov	x22, x19
  40d59c:	ldur	x19, [x29, #-8]
  40d5a0:	b	40d5dc <__fxstatat@plt+0xa0ec>
  40d5a4:	mov	x22, x19
  40d5a8:	cbz	x9, 40d5c4 <__fxstatat@plt+0xa0d4>
  40d5ac:	lsr	x8, x9, #59
  40d5b0:	cbz	x8, 40d5c8 <__fxstatat@plt+0xa0d8>
  40d5b4:	b	40d768 <__fxstatat@plt+0xa278>
  40d5b8:	cbz	x25, 40d608 <__fxstatat@plt+0xa118>
  40d5bc:	tbz	x25, #63, 40d60c <__fxstatat@plt+0xa11c>
  40d5c0:	b	40d768 <__fxstatat@plt+0xa278>
  40d5c4:	mov	w9, #0x8                   	// #8
  40d5c8:	ldur	x0, [x29, #-8]
  40d5cc:	lsl	x1, x9, #4
  40d5d0:	stur	x9, [x29, #-16]
  40d5d4:	bl	40f204 <__fxstatat@plt+0xbd14>
  40d5d8:	mov	x19, x0
  40d5dc:	mov	x0, x27
  40d5e0:	bl	40f3a8 <__fxstatat@plt+0xbeb8>
  40d5e4:	add	x8, x19, x21, lsl #4
  40d5e8:	str	x0, [x8]
  40d5ec:	ldr	x9, [x28]
  40d5f0:	stur	x19, [x29, #-8]
  40d5f4:	mov	x19, x22
  40d5f8:	ldr	x22, [sp, #24]
  40d5fc:	str	x9, [x8, #8]
  40d600:	add	x21, x21, #0x1
  40d604:	b	40d62c <__fxstatat@plt+0xa13c>
  40d608:	mov	w25, #0x80                  	// #128
  40d60c:	mov	x0, x19
  40d610:	mov	x1, x25
  40d614:	bl	40f204 <__fxstatat@plt+0xbd14>
  40d618:	mov	x19, x0
  40d61c:	add	x0, x19, x20
  40d620:	mov	x1, x27
  40d624:	mov	x2, x26
  40d628:	bl	402c20 <memcpy@plt>
  40d62c:	add	x20, x26, x20
  40d630:	mov	x0, x24
  40d634:	str	wzr, [x23]
  40d638:	bl	403000 <readdir@plt>
  40d63c:	mov	x28, x0
  40d640:	cbnz	x0, 40d4f0 <__fxstatat@plt+0xa000>
  40d644:	b	40d664 <__fxstatat@plt+0xa174>
  40d648:	mov	x19, xzr
  40d64c:	b	40d744 <__fxstatat@plt+0xa254>
  40d650:	mov	x20, xzr
  40d654:	mov	x21, xzr
  40d658:	stur	xzr, [x29, #-8]
  40d65c:	mov	x25, xzr
  40d660:	mov	x19, xzr
  40d664:	ldr	w22, [x23]
  40d668:	cbz	w22, 40d688 <__fxstatat@plt+0xa198>
  40d66c:	ldur	x0, [x29, #-8]
  40d670:	bl	4031f0 <free@plt>
  40d674:	mov	x0, x19
  40d678:	bl	4031f0 <free@plt>
  40d67c:	mov	x19, xzr
  40d680:	str	w22, [x23]
  40d684:	b	40d744 <__fxstatat@plt+0xa254>
  40d688:	ldr	x8, [sp, #16]
  40d68c:	sub	x8, x8, #0x1
  40d690:	cmp	x8, #0x1
  40d694:	b.hi	40d708 <__fxstatat@plt+0xa218>  // b.pmore
  40d698:	cbz	x21, 40d724 <__fxstatat@plt+0xa234>
  40d69c:	ldr	w9, [sp, #12]
  40d6a0:	adrp	x8, 413000 <__fxstatat@plt+0xfb10>
  40d6a4:	add	x8, x8, #0x948
  40d6a8:	ldur	x24, [x29, #-8]
  40d6ac:	ldr	x3, [x8, w9, uxtw #3]
  40d6b0:	mov	w2, #0x10                  	// #16
  40d6b4:	mov	x1, x21
  40d6b8:	mov	x0, x24
  40d6bc:	bl	402d90 <qsort@plt>
  40d6c0:	add	x0, x20, #0x1
  40d6c4:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  40d6c8:	mov	x19, x0
  40d6cc:	mov	x20, xzr
  40d6d0:	mov	x23, x24
  40d6d4:	ldr	x1, [x23]
  40d6d8:	add	x22, x19, x20
  40d6dc:	mov	x0, x22
  40d6e0:	bl	402e20 <stpcpy@plt>
  40d6e4:	ldr	x8, [x23], #16
  40d6e8:	sub	x9, x20, x22
  40d6ec:	add	x9, x9, x0
  40d6f0:	add	x20, x9, #0x1
  40d6f4:	mov	x0, x8
  40d6f8:	bl	4031f0 <free@plt>
  40d6fc:	subs	x21, x21, #0x1
  40d700:	b.ne	40d6d4 <__fxstatat@plt+0xa1e4>  // b.any
  40d704:	b	40d738 <__fxstatat@plt+0xa248>
  40d708:	cmp	x25, x20
  40d70c:	b.ne	40d740 <__fxstatat@plt+0xa250>  // b.any
  40d710:	add	x1, x20, #0x1
  40d714:	mov	x0, x19
  40d718:	bl	40f204 <__fxstatat@plt+0xbd14>
  40d71c:	mov	x19, x0
  40d720:	b	40d740 <__fxstatat@plt+0xa250>
  40d724:	add	x0, x20, #0x1
  40d728:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  40d72c:	ldur	x24, [x29, #-8]
  40d730:	mov	x19, x0
  40d734:	mov	x20, xzr
  40d738:	mov	x0, x24
  40d73c:	bl	4031f0 <free@plt>
  40d740:	strb	wzr, [x19, x20]
  40d744:	mov	x0, x19
  40d748:	ldp	x20, x19, [sp, #128]
  40d74c:	ldp	x22, x21, [sp, #112]
  40d750:	ldp	x24, x23, [sp, #96]
  40d754:	ldp	x26, x25, [sp, #80]
  40d758:	ldp	x28, x27, [sp, #64]
  40d75c:	ldp	x29, x30, [sp, #48]
  40d760:	add	sp, sp, #0x90
  40d764:	ret
  40d768:	bl	40f3f0 <__fxstatat@plt+0xbf00>
  40d76c:	stp	x29, x30, [sp, #-48]!
  40d770:	str	x21, [sp, #16]
  40d774:	stp	x20, x19, [sp, #32]
  40d778:	mov	x29, sp
  40d77c:	mov	w19, w1
  40d780:	bl	410454 <__fxstatat@plt+0xcf64>
  40d784:	cbz	x0, 40d7c4 <__fxstatat@plt+0xa2d4>
  40d788:	mov	w1, w19
  40d78c:	mov	x20, x0
  40d790:	bl	40d484 <__fxstatat@plt+0x9f94>
  40d794:	mov	x19, x0
  40d798:	mov	x0, x20
  40d79c:	bl	403060 <closedir@plt>
  40d7a0:	cbz	w0, 40d7c8 <__fxstatat@plt+0xa2d8>
  40d7a4:	bl	403420 <__errno_location@plt>
  40d7a8:	ldr	w21, [x0]
  40d7ac:	mov	x20, x0
  40d7b0:	mov	x0, x19
  40d7b4:	bl	4031f0 <free@plt>
  40d7b8:	mov	x19, xzr
  40d7bc:	str	w21, [x20]
  40d7c0:	b	40d7c8 <__fxstatat@plt+0xa2d8>
  40d7c4:	mov	x19, xzr
  40d7c8:	mov	x0, x19
  40d7cc:	ldp	x20, x19, [sp, #32]
  40d7d0:	ldr	x21, [sp, #16]
  40d7d4:	ldp	x29, x30, [sp], #48
  40d7d8:	ret
  40d7dc:	ldr	x0, [x0]
  40d7e0:	ldr	x1, [x1]
  40d7e4:	b	403160 <strcmp@plt>
  40d7e8:	ldr	x8, [x0, #8]
  40d7ec:	ldr	x9, [x1, #8]
  40d7f0:	cmp	x8, x9
  40d7f4:	cset	w8, hi  // hi = pmore
  40d7f8:	csinv	w0, w8, wzr, cs  // cs = hs, nlast
  40d7fc:	ret
  40d800:	str	wzr, [x0]
  40d804:	ret
  40d808:	ldr	w8, [x0]
  40d80c:	cmp	w8, #0x4
  40d810:	b.ne	40d81c <__fxstatat@plt+0xa32c>  // b.any
  40d814:	ldr	w0, [x0, #4]
  40d818:	ret
  40d81c:	mov	w0, wzr
  40d820:	ret
  40d824:	stp	x29, x30, [sp, #-64]!
  40d828:	str	x23, [sp, #16]
  40d82c:	stp	x22, x21, [sp, #32]
  40d830:	stp	x20, x19, [sp, #48]
  40d834:	mov	x19, x3
  40d838:	mov	w23, w2
  40d83c:	mov	x22, x1
  40d840:	mov	x21, x0
  40d844:	mov	x29, sp
  40d848:	tbnz	w2, #0, 40d858 <__fxstatat@plt+0xa368>
  40d84c:	cbnz	x19, 40d858 <__fxstatat@plt+0xa368>
  40d850:	mov	w20, #0xffffffff            	// #-1
  40d854:	b	40d89c <__fxstatat@plt+0xa3ac>
  40d858:	mov	w1, #0x4900                	// #18688
  40d85c:	bfi	w1, w23, #15, #1
  40d860:	mov	x0, x22
  40d864:	bl	402ee0 <open@plt>
  40d868:	mov	w20, w0
  40d86c:	cbz	x19, 40d880 <__fxstatat@plt+0xa390>
  40d870:	str	w20, [x19]
  40d874:	bl	403420 <__errno_location@plt>
  40d878:	ldr	w8, [x0]
  40d87c:	str	w8, [x19, #4]
  40d880:	tbnz	w20, #31, 40d88c <__fxstatat@plt+0xa39c>
  40d884:	tbz	w23, #1, 40d89c <__fxstatat@plt+0xa3ac>
  40d888:	b	40d95c <__fxstatat@plt+0xa46c>
  40d88c:	bl	403420 <__errno_location@plt>
  40d890:	ldr	w8, [x0]
  40d894:	cmp	w8, #0xd
  40d898:	b.ne	40d94c <__fxstatat@plt+0xa45c>  // b.any
  40d89c:	ldr	w8, [x21]
  40d8a0:	cmp	w8, #0x5
  40d8a4:	b.hi	40da04 <__fxstatat@plt+0xa514>  // b.pmore
  40d8a8:	mov	w9, #0x1                   	// #1
  40d8ac:	lsl	w9, w9, w8
  40d8b0:	mov	w10, #0x36                  	// #54
  40d8b4:	tst	w9, w10
  40d8b8:	b.eq	40d91c <__fxstatat@plt+0xa42c>  // b.none
  40d8bc:	tbnz	w20, #31, 40d8cc <__fxstatat@plt+0xa3dc>
  40d8c0:	mov	w0, w20
  40d8c4:	bl	402cb0 <fchdir@plt>
  40d8c8:	b	40d8d4 <__fxstatat@plt+0xa3e4>
  40d8cc:	mov	x0, x22
  40d8d0:	bl	4031e0 <chdir@plt>
  40d8d4:	mov	w22, w0
  40d8d8:	cbnz	w0, 40d960 <__fxstatat@plt+0xa470>
  40d8dc:	ldr	w8, [x21]
  40d8e0:	sub	w8, w8, #0x1
  40d8e4:	cmp	w8, #0x4
  40d8e8:	b.hi	40da24 <__fxstatat@plt+0xa534>  // b.pmore
  40d8ec:	adrp	x9, 413000 <__fxstatat@plt+0xfb10>
  40d8f0:	add	x9, x9, #0x968
  40d8f4:	adr	x10, 40d908 <__fxstatat@plt+0xa418>
  40d8f8:	ldrb	w11, [x9, x8]
  40d8fc:	add	x10, x10, x11, lsl #2
  40d900:	mov	w22, wzr
  40d904:	br	x10
  40d908:	mov	w22, wzr
  40d90c:	mov	w8, #0x2                   	// #2
  40d910:	str	w8, [x21]
  40d914:	tbz	w20, #31, 40d964 <__fxstatat@plt+0xa474>
  40d918:	b	40d980 <__fxstatat@plt+0xa490>
  40d91c:	cbnz	w8, 40d940 <__fxstatat@plt+0xa450>
  40d920:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  40d924:	add	x0, x0, #0x11c
  40d928:	mov	w1, wzr
  40d92c:	bl	409bd0 <__fxstatat@plt+0x66e0>
  40d930:	tbnz	w0, #31, 40d998 <__fxstatat@plt+0xa4a8>
  40d934:	mov	w8, #0x1                   	// #1
  40d938:	stp	w8, w0, [x21]
  40d93c:	b	40d8bc <__fxstatat@plt+0xa3cc>
  40d940:	ldr	w8, [x21, #4]
  40d944:	tbz	w8, #31, 40d8bc <__fxstatat@plt+0xa3cc>
  40d948:	b	40d9bc <__fxstatat@plt+0xa4cc>
  40d94c:	mov	w22, #0xffffffff            	// #-1
  40d950:	b	40d980 <__fxstatat@plt+0xa490>
  40d954:	ldr	w8, [x21, #4]
  40d958:	cbnz	w8, 40da44 <__fxstatat@plt+0xa554>
  40d95c:	mov	w22, wzr
  40d960:	tbnz	w20, #31, 40d980 <__fxstatat@plt+0xa490>
  40d964:	cbnz	x19, 40d980 <__fxstatat@plt+0xa490>
  40d968:	bl	403420 <__errno_location@plt>
  40d96c:	ldr	w21, [x0]
  40d970:	mov	x19, x0
  40d974:	mov	w0, w20
  40d978:	bl	403070 <close@plt>
  40d97c:	str	w21, [x19]
  40d980:	mov	w0, w22
  40d984:	ldp	x20, x19, [sp, #48]
  40d988:	ldp	x22, x21, [sp, #32]
  40d98c:	ldr	x23, [sp, #16]
  40d990:	ldp	x29, x30, [sp], #64
  40d994:	ret
  40d998:	bl	403420 <__errno_location@plt>
  40d99c:	ldr	w8, [x0]
  40d9a0:	cmp	w8, #0xd
  40d9a4:	b.eq	40d9b0 <__fxstatat@plt+0xa4c0>  // b.none
  40d9a8:	cmp	w8, #0x74
  40d9ac:	b.ne	40d9f4 <__fxstatat@plt+0xa504>  // b.any
  40d9b0:	adrp	x8, 413000 <__fxstatat@plt+0xfb10>
  40d9b4:	ldr	d0, [x8, #2400]
  40d9b8:	str	d0, [x21]
  40d9bc:	bl	402dd0 <fork@plt>
  40d9c0:	str	w0, [x21, #4]
  40d9c4:	cbz	w0, 40d8bc <__fxstatat@plt+0xa3cc>
  40d9c8:	cmp	w0, #0x0
  40d9cc:	b.le	40d9e0 <__fxstatat@plt+0xa4f0>
  40d9d0:	mov	x19, xzr
  40d9d4:	mov	w22, #0xfffffffe            	// #-2
  40d9d8:	tbz	w20, #31, 40d964 <__fxstatat@plt+0xa474>
  40d9dc:	b	40d980 <__fxstatat@plt+0xa490>
  40d9e0:	mov	w8, #0x4                   	// #4
  40d9e4:	str	w8, [x21]
  40d9e8:	bl	403420 <__errno_location@plt>
  40d9ec:	ldr	w8, [x0]
  40d9f0:	b	40d9fc <__fxstatat@plt+0xa50c>
  40d9f4:	mov	w9, #0x4                   	// #4
  40d9f8:	str	w9, [x21]
  40d9fc:	str	w8, [x21, #4]
  40da00:	b	40d8bc <__fxstatat@plt+0xa3cc>
  40da04:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  40da08:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40da0c:	adrp	x3, 413000 <__fxstatat@plt+0xfb10>
  40da10:	add	x0, x0, #0xa28
  40da14:	add	x1, x1, #0x98a
  40da18:	add	x3, x3, #0xa4e
  40da1c:	mov	w2, #0x63                  	// #99
  40da20:	bl	403410 <__assert_fail@plt>
  40da24:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  40da28:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40da2c:	adrp	x3, 413000 <__fxstatat@plt+0xfb10>
  40da30:	add	x0, x0, #0xa28
  40da34:	add	x1, x1, #0x98a
  40da38:	add	x3, x3, #0x997
  40da3c:	mov	w2, #0x9f                  	// #159
  40da40:	bl	403410 <__assert_fail@plt>
  40da44:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  40da48:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40da4c:	adrp	x3, 413000 <__fxstatat@plt+0xfb10>
  40da50:	add	x0, x0, #0x977
  40da54:	add	x1, x1, #0x98a
  40da58:	add	x3, x3, #0x997
  40da5c:	mov	w2, #0x9b                  	// #155
  40da60:	bl	403410 <__assert_fail@plt>
  40da64:	stp	x29, x30, [sp, #-48]!
  40da68:	stp	x20, x19, [sp, #32]
  40da6c:	ldr	w8, [x0]
  40da70:	str	x21, [sp, #16]
  40da74:	mov	x29, sp
  40da78:	cmp	w8, #0x4
  40da7c:	b.hi	40db7c <__fxstatat@plt+0xa68c>  // b.pmore
  40da80:	adrp	x9, 413000 <__fxstatat@plt+0xfb10>
  40da84:	add	x9, x9, #0x96d
  40da88:	adr	x10, 40daa0 <__fxstatat@plt+0xa5b0>
  40da8c:	ldrb	w11, [x9, x8]
  40da90:	add	x10, x10, x11, lsl #2
  40da94:	mov	x19, x0
  40da98:	mov	w0, wzr
  40da9c:	br	x10
  40daa0:	ldr	w0, [x19, #4]
  40daa4:	bl	402cb0 <fchdir@plt>
  40daa8:	cbz	w0, 40db5c <__fxstatat@plt+0xa66c>
  40daac:	bl	403420 <__errno_location@plt>
  40dab0:	mov	x20, x0
  40dab4:	ldr	w21, [x0]
  40dab8:	ldr	w0, [x19, #4]
  40dabc:	bl	403070 <close@plt>
  40dac0:	mov	w8, #0x4                   	// #4
  40dac4:	stp	w8, w21, [x19]
  40dac8:	b	40dad8 <__fxstatat@plt+0xa5e8>
  40dacc:	ldr	w21, [x19, #4]
  40dad0:	bl	403420 <__errno_location@plt>
  40dad4:	mov	x20, x0
  40dad8:	str	w21, [x20]
  40dadc:	mov	w0, #0xffffffff            	// #-1
  40dae0:	b	40db6c <__fxstatat@plt+0xa67c>
  40dae4:	ldr	w20, [x19, #4]
  40dae8:	cbz	w20, 40db9c <__fxstatat@plt+0xa6ac>
  40daec:	cmp	w20, #0x1
  40daf0:	b.lt	40db68 <__fxstatat@plt+0xa678>  // b.tstop
  40daf4:	add	x1, x29, #0x1c
  40daf8:	mov	w0, w20
  40dafc:	mov	w2, wzr
  40db00:	bl	403470 <waitpid@plt>
  40db04:	tbz	w0, #31, 40db38 <__fxstatat@plt+0xa648>
  40db08:	bl	403420 <__errno_location@plt>
  40db0c:	ldr	w8, [x0]
  40db10:	cmp	w8, #0x4
  40db14:	b.eq	40daf4 <__fxstatat@plt+0xa604>  // b.none
  40db18:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  40db1c:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40db20:	adrp	x3, 413000 <__fxstatat@plt+0xfb10>
  40db24:	add	x0, x0, #0x9d3
  40db28:	add	x1, x1, #0x98a
  40db2c:	add	x3, x3, #0x9ef
  40db30:	mov	w2, #0xd8                  	// #216
  40db34:	bl	403410 <__assert_fail@plt>
  40db38:	mov	w8, #0xffffffff            	// #-1
  40db3c:	str	w8, [x19, #4]
  40db40:	ldr	w8, [x29, #28]
  40db44:	ands	w0, w8, #0x7f
  40db48:	b.eq	40db54 <__fxstatat@plt+0xa664>  // b.none
  40db4c:	bl	402c90 <raise@plt>
  40db50:	ldr	w8, [x29, #28]
  40db54:	ubfx	w0, w8, #8, #8
  40db58:	b	40db6c <__fxstatat@plt+0xa67c>
  40db5c:	mov	w8, #0x1                   	// #1
  40db60:	str	w8, [x19]
  40db64:	b	40db6c <__fxstatat@plt+0xa67c>
  40db68:	mov	w0, wzr
  40db6c:	ldp	x20, x19, [sp, #32]
  40db70:	ldr	x21, [sp, #16]
  40db74:	ldp	x29, x30, [sp], #48
  40db78:	ret
  40db7c:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  40db80:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40db84:	adrp	x3, 413000 <__fxstatat@plt+0xfb10>
  40db88:	add	x0, x0, #0xa28
  40db8c:	add	x1, x1, #0x98a
  40db90:	add	x3, x3, #0x9ef
  40db94:	mov	w2, #0xe2                  	// #226
  40db98:	bl	403410 <__assert_fail@plt>
  40db9c:	mov	w0, w1
  40dba0:	bl	402c30 <_exit@plt>
  40dba4:	stp	x29, x30, [sp, #-32]!
  40dba8:	ldr	w8, [x0]
  40dbac:	str	x19, [sp, #16]
  40dbb0:	mov	x29, sp
  40dbb4:	cmp	w8, #0x4
  40dbb8:	b.hi	40dc00 <__fxstatat@plt+0xa710>  // b.pmore
  40dbbc:	adrp	x9, 413000 <__fxstatat@plt+0xfb10>
  40dbc0:	add	x9, x9, #0x972
  40dbc4:	adr	x10, 40dbd8 <__fxstatat@plt+0xa6e8>
  40dbc8:	ldrb	w11, [x9, x8]
  40dbcc:	add	x10, x10, x11, lsl #2
  40dbd0:	mov	x19, x0
  40dbd4:	br	x10
  40dbd8:	ldr	w0, [x19, #4]
  40dbdc:	bl	403070 <close@plt>
  40dbe0:	b	40dbec <__fxstatat@plt+0xa6fc>
  40dbe4:	ldr	w8, [x19, #4]
  40dbe8:	tbz	w8, #31, 40dc20 <__fxstatat@plt+0xa730>
  40dbec:	mov	w8, #0x5                   	// #5
  40dbf0:	str	w8, [x19]
  40dbf4:	ldr	x19, [sp, #16]
  40dbf8:	ldp	x29, x30, [sp], #32
  40dbfc:	ret
  40dc00:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  40dc04:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40dc08:	adrp	x3, 413000 <__fxstatat@plt+0xfb10>
  40dc0c:	add	x0, x0, #0xa28
  40dc10:	add	x1, x1, #0x98a
  40dc14:	add	x3, x3, #0xa2a
  40dc18:	mov	w2, #0xfb                  	// #251
  40dc1c:	bl	403410 <__assert_fail@plt>
  40dc20:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  40dc24:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40dc28:	adrp	x3, 413000 <__fxstatat@plt+0xfb10>
  40dc2c:	add	x0, x0, #0xa18
  40dc30:	add	x1, x1, #0x98a
  40dc34:	add	x3, x3, #0xa2a
  40dc38:	mov	w2, #0xf7                  	// #247
  40dc3c:	bl	403410 <__assert_fail@plt>
  40dc40:	sub	sp, sp, #0x60
  40dc44:	sxtw	x8, w0
  40dc48:	mov	x9, #0xffffffff00000000    	// #-4294967296
  40dc4c:	add	x10, x1, w0, sxtw #3
  40dc50:	stp	x24, x23, [sp, #48]
  40dc54:	stp	x22, x21, [sp, #64]
  40dc58:	stp	x20, x19, [sp, #80]
  40dc5c:	mov	x19, x3
  40dc60:	mov	x20, x2
  40dc64:	mov	x21, x1
  40dc68:	mov	x11, xzr
  40dc6c:	add	x14, x9, x8, lsl #32
  40dc70:	sub	x10, x10, #0x8
  40dc74:	mov	w23, w0
  40dc78:	stp	x29, x30, [sp, #16]
  40dc7c:	stp	x26, x25, [sp, #32]
  40dc80:	add	x29, sp, #0x10
  40dc84:	str	wzr, [sp, #8]
  40dc88:	mov	x13, x11
  40dc8c:	add	x11, x8, x11
  40dc90:	cmp	x11, #0x1
  40dc94:	mov	x12, x14
  40dc98:	b.lt	40dcb4 <__fxstatat@plt+0xa7c4>  // b.tstop
  40dc9c:	ldr	x11, [x10, x13, lsl #3]
  40dca0:	ldrb	w14, [x11]
  40dca4:	sub	x11, x13, #0x1
  40dca8:	cmp	w14, #0x2f
  40dcac:	add	x14, x12, x9
  40dcb0:	b.eq	40dc88 <__fxstatat@plt+0xa798>  // b.none
  40dcb4:	add	w8, w0, w13
  40dcb8:	cmp	w8, #0x2
  40dcbc:	b.lt	40dd38 <__fxstatat@plt+0xa848>  // b.tstop
  40dcc0:	mov	w8, wzr
  40dcc4:	mov	x25, xzr
  40dcc8:	mov	w22, wzr
  40dccc:	asr	x24, x12, #32
  40dcd0:	cmp	w8, #0x3
  40dcd4:	b.ne	40dce0 <__fxstatat@plt+0xa7f0>  // b.any
  40dcd8:	cmp	w9, #0x0
  40dcdc:	b.gt	40dcf8 <__fxstatat@plt+0xa808>
  40dce0:	ldr	x0, [x21, x25, lsl #3]
  40dce4:	add	x1, sp, #0x8
  40dce8:	mov	x2, x19
  40dcec:	blr	x20
  40dcf0:	cmp	w22, w0
  40dcf4:	csel	w22, w0, w22, lt  // lt = tstop
  40dcf8:	add	x8, x21, x25, lsl #3
  40dcfc:	ldr	x8, [x8, #8]
  40dd00:	add	x26, x25, #0x1
  40dd04:	ldrb	w8, [x8]
  40dd08:	cmp	w8, #0x2f
  40dd0c:	b.eq	40dd24 <__fxstatat@plt+0xa834>  // b.none
  40dd10:	add	x0, sp, #0x8
  40dd14:	mov	w1, w22
  40dd18:	bl	40da64 <__fxstatat@plt+0xa574>
  40dd1c:	cmp	w22, w0
  40dd20:	csel	w22, w0, w22, lt  // lt = tstop
  40dd24:	cmp	x26, x24
  40dd28:	b.ge	40dd44 <__fxstatat@plt+0xa854>  // b.tcont
  40dd2c:	ldp	w8, w9, [sp, #8]
  40dd30:	mov	x25, x26
  40dd34:	b	40dcd0 <__fxstatat@plt+0xa7e0>
  40dd38:	mov	w22, wzr
  40dd3c:	mov	w24, wzr
  40dd40:	b	40dd48 <__fxstatat@plt+0xa858>
  40dd44:	add	w24, w25, #0x1
  40dd48:	add	x0, sp, #0x8
  40dd4c:	bl	40dba4 <__fxstatat@plt+0xa6b4>
  40dd50:	cmp	w24, w23
  40dd54:	b.ge	40dd80 <__fxstatat@plt+0xa890>  // b.tcont
  40dd58:	add	x21, x21, w24, uxtw #3
  40dd5c:	sub	x23, x23, w24, uxtw
  40dd60:	ldr	x0, [x21], #8
  40dd64:	add	x1, sp, #0x8
  40dd68:	mov	x2, x19
  40dd6c:	blr	x20
  40dd70:	cmp	w22, w0
  40dd74:	csel	w22, w0, w22, lt  // lt = tstop
  40dd78:	subs	x23, x23, #0x1
  40dd7c:	b.ne	40dd60 <__fxstatat@plt+0xa870>  // b.any
  40dd80:	mov	w0, w22
  40dd84:	ldp	x20, x19, [sp, #80]
  40dd88:	ldp	x22, x21, [sp, #64]
  40dd8c:	ldp	x24, x23, [sp, #48]
  40dd90:	ldp	x26, x25, [sp, #32]
  40dd94:	ldp	x29, x30, [sp, #16]
  40dd98:	add	sp, sp, #0x60
  40dd9c:	ret
  40dda0:	sub	sp, sp, #0x70
  40dda4:	stp	x29, x30, [sp, #16]
  40dda8:	stp	x28, x27, [sp, #32]
  40ddac:	stp	x26, x25, [sp, #48]
  40ddb0:	stp	x24, x23, [sp, #64]
  40ddb4:	stp	x22, x21, [sp, #80]
  40ddb8:	stp	x20, x19, [sp, #96]
  40ddbc:	add	x29, sp, #0x10
  40ddc0:	mov	x20, x4
  40ddc4:	mov	x21, x3
  40ddc8:	mov	x22, x2
  40ddcc:	mov	w25, w1
  40ddd0:	mov	x23, x0
  40ddd4:	bl	403420 <__errno_location@plt>
  40ddd8:	ldr	w27, [x0]
  40dddc:	mov	x19, x0
  40dde0:	mov	x0, x23
  40dde4:	bl	402c50 <strlen@plt>
  40dde8:	add	x8, x20, w25, sxtw
  40ddec:	subs	x8, x0, x8
  40ddf0:	b.cc	40de10 <__fxstatat@plt+0xa920>  // b.lo, b.ul, b.last
  40ddf4:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40ddf8:	mov	x26, x0
  40ddfc:	add	x0, x23, x8
  40de00:	add	x1, x1, #0x5ee
  40de04:	bl	403260 <strspn@plt>
  40de08:	cmp	x0, x20
  40de0c:	b.cs	40de40 <__fxstatat@plt+0xa950>  // b.hs, b.nlast
  40de10:	mov	w25, #0xffffffff            	// #-1
  40de14:	mov	w20, #0x16                  	// #22
  40de18:	str	w20, [x19]
  40de1c:	mov	w0, w25
  40de20:	ldp	x20, x19, [sp, #96]
  40de24:	ldp	x22, x21, [sp, #80]
  40de28:	ldp	x24, x23, [sp, #64]
  40de2c:	ldp	x26, x25, [sp, #48]
  40de30:	ldp	x28, x27, [sp, #32]
  40de34:	ldp	x29, x30, [sp, #16]
  40de38:	add	sp, sp, #0x70
  40de3c:	ret
  40de40:	mov	x0, xzr
  40de44:	mov	x1, x20
  40de48:	bl	410858 <__fxstatat@plt+0xd368>
  40de4c:	cbz	x0, 40dee0 <__fxstatat@plt+0xa9f0>
  40de50:	sxtw	x8, w25
  40de54:	str	w27, [sp, #4]
  40de58:	neg	x9, x20
  40de5c:	sub	x8, x26, x8
  40de60:	adrp	x27, 413000 <__fxstatat@plt+0xfb10>
  40de64:	mov	x24, x0
  40de68:	mov	w28, wzr
  40de6c:	str	x9, [sp, #8]
  40de70:	add	x26, x23, x8
  40de74:	add	x27, x27, #0xa71
  40de78:	cbz	x20, 40de9c <__fxstatat@plt+0xa9ac>
  40de7c:	ldr	x25, [sp, #8]
  40de80:	mov	w1, #0x3d                  	// #61
  40de84:	mov	x0, x24
  40de88:	bl	410894 <__fxstatat@plt+0xd3a4>
  40de8c:	ldrb	w8, [x27, x0]
  40de90:	strb	w8, [x26, x25]
  40de94:	adds	x25, x25, #0x1
  40de98:	b.cc	40de80 <__fxstatat@plt+0xa990>  // b.lo, b.ul, b.last
  40de9c:	mov	x0, x23
  40dea0:	mov	x1, x22
  40dea4:	blr	x21
  40dea8:	tbz	w0, #31, 40dee8 <__fxstatat@plt+0xa9f8>
  40deac:	ldr	w8, [x19]
  40deb0:	cmp	w8, #0x11
  40deb4:	b.ne	40def8 <__fxstatat@plt+0xaa08>  // b.any
  40deb8:	mov	w8, #0xa2f8                	// #41720
  40debc:	add	w28, w28, #0x1
  40dec0:	movk	w8, #0x3, lsl #16
  40dec4:	cmp	w28, w8
  40dec8:	b.ne	40de78 <__fxstatat@plt+0xa988>  // b.any
  40decc:	mov	x0, x24
  40ded0:	bl	4109a8 <__fxstatat@plt+0xd4b8>
  40ded4:	mov	w25, #0xffffffff            	// #-1
  40ded8:	mov	w20, #0x11                  	// #17
  40dedc:	b	40de18 <__fxstatat@plt+0xa928>
  40dee0:	mov	w25, #0xffffffff            	// #-1
  40dee4:	b	40de1c <__fxstatat@plt+0xa92c>
  40dee8:	ldr	w20, [sp, #4]
  40deec:	mov	w25, w0
  40def0:	str	w20, [x19]
  40def4:	b	40df00 <__fxstatat@plt+0xaa10>
  40def8:	mov	w25, #0xffffffff            	// #-1
  40defc:	mov	w20, w8
  40df00:	mov	x0, x24
  40df04:	bl	4109a8 <__fxstatat@plt+0xd4b8>
  40df08:	b	40de18 <__fxstatat@plt+0xa928>
  40df0c:	sub	sp, sp, #0x20
  40df10:	stp	x29, x30, [sp, #16]
  40df14:	add	x29, sp, #0x10
  40df18:	cmp	w3, #0x3
  40df1c:	stur	w2, [x29, #-4]
  40df20:	b.cs	40df44 <__fxstatat@plt+0xaa54>  // b.hs, b.nlast
  40df24:	adrp	x8, 413000 <__fxstatat@plt+0xfb10>
  40df28:	add	x8, x8, #0xb18
  40df2c:	ldr	x3, [x8, w3, sxtw #3]
  40df30:	sub	x2, x29, #0x4
  40df34:	bl	40dda0 <__fxstatat@plt+0xa8b0>
  40df38:	ldp	x29, x30, [sp, #16]
  40df3c:	add	sp, sp, #0x20
  40df40:	ret
  40df44:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  40df48:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40df4c:	adrp	x3, 413000 <__fxstatat@plt+0xfb10>
  40df50:	add	x0, x0, #0xab0
  40df54:	add	x1, x1, #0xad3
  40df58:	add	x3, x3, #0xae2
  40df5c:	mov	w2, #0x147                 	// #327
  40df60:	bl	403410 <__assert_fail@plt>
  40df64:	ldr	w8, [x1]
  40df68:	mov	w9, #0xc2                  	// #194
  40df6c:	mov	w2, #0x180                 	// #384
  40df70:	and	w8, w8, #0xfffffffc
  40df74:	orr	w1, w8, w9
  40df78:	b	402ee0 <open@plt>
  40df7c:	mov	w1, #0x1c0                 	// #448
  40df80:	b	4034a0 <mkdir@plt>
  40df84:	sub	sp, sp, #0xa0
  40df88:	mov	x1, sp
  40df8c:	stp	x29, x30, [sp, #128]
  40df90:	str	x19, [sp, #144]
  40df94:	add	x29, sp, #0x80
  40df98:	bl	411790 <__fxstatat@plt+0xe2a0>
  40df9c:	mov	w19, w0
  40dfa0:	bl	403420 <__errno_location@plt>
  40dfa4:	cbz	w19, 40dfb4 <__fxstatat@plt+0xaac4>
  40dfa8:	ldr	w8, [x0]
  40dfac:	cmp	w8, #0x4b
  40dfb0:	b.ne	40dfbc <__fxstatat@plt+0xaacc>  // b.any
  40dfb4:	mov	w8, #0x11                  	// #17
  40dfb8:	str	w8, [x0]
  40dfbc:	ldr	w8, [x0]
  40dfc0:	ldr	x19, [sp, #144]
  40dfc4:	ldp	x29, x30, [sp, #128]
  40dfc8:	cmp	w8, #0x2
  40dfcc:	csetm	w0, ne  // ne = any
  40dfd0:	add	sp, sp, #0xa0
  40dfd4:	ret
  40dfd8:	mov	w4, #0x6                   	// #6
  40dfdc:	b	40df0c <__fxstatat@plt+0xaa1c>
  40dfe0:	mov	w4, #0x6                   	// #6
  40dfe4:	b	40dda0 <__fxstatat@plt+0xa8b0>
  40dfe8:	stp	x29, x30, [sp, #-48]!
  40dfec:	stp	x20, x19, [sp, #32]
  40dff0:	mov	w19, w0
  40dff4:	cmp	w0, #0x2
  40dff8:	stp	x22, x21, [sp, #16]
  40dffc:	mov	x29, sp
  40e000:	b.hi	40e030 <__fxstatat@plt+0xab40>  // b.pmore
  40e004:	mov	w0, w19
  40e008:	bl	41129c <__fxstatat@plt+0xddac>
  40e00c:	mov	w20, w0
  40e010:	bl	403420 <__errno_location@plt>
  40e014:	ldr	w22, [x0]
  40e018:	mov	x21, x0
  40e01c:	mov	w0, w19
  40e020:	bl	403070 <close@plt>
  40e024:	str	w22, [x21]
  40e028:	mov	w0, w20
  40e02c:	b	40e034 <__fxstatat@plt+0xab44>
  40e030:	mov	w0, w19
  40e034:	ldp	x20, x19, [sp, #32]
  40e038:	ldp	x22, x21, [sp, #16]
  40e03c:	ldp	x29, x30, [sp], #48
  40e040:	ret
  40e044:	mov	x8, x0
  40e048:	mov	w4, w3
  40e04c:	mov	x3, x2
  40e050:	mov	w0, #0xffffff9c            	// #-100
  40e054:	mov	x2, x1
  40e058:	mov	x1, x8
  40e05c:	b	40e060 <__fxstatat@plt+0xab70>
  40e060:	sub	sp, sp, #0x120
  40e064:	stp	x29, x30, [sp, #192]
  40e068:	stp	x28, x27, [sp, #208]
  40e06c:	stp	x26, x25, [sp, #224]
  40e070:	stp	x24, x23, [sp, #240]
  40e074:	stp	x22, x21, [sp, #256]
  40e078:	stp	x20, x19, [sp, #272]
  40e07c:	ldr	x25, [x3, #88]
  40e080:	ldp	x26, x23, [x2, #88]
  40e084:	ldr	w24, [x3, #96]
  40e088:	add	x29, sp, #0xc0
  40e08c:	tbnz	w4, #0, 40e0ac <__fxstatat@plt+0xabbc>
  40e090:	cmp	x26, x25
  40e094:	b.lt	40e37c <__fxstatat@plt+0xae8c>  // b.tstop
  40e098:	b.gt	40e368 <__fxstatat@plt+0xae78>
  40e09c:	cmp	w24, w23
  40e0a0:	cset	w8, lt  // lt = tstop
  40e0a4:	csinv	w0, w8, wzr, le
  40e0a8:	b	40e380 <__fxstatat@plt+0xae90>
  40e0ac:	mov	x22, x2
  40e0b0:	mov	x19, x1
  40e0b4:	mov	w20, w0
  40e0b8:	cmp	x26, x25
  40e0bc:	b.ne	40e0d0 <__fxstatat@plt+0xabe0>  // b.any
  40e0c0:	cmp	w23, w24
  40e0c4:	b.ne	40e0d0 <__fxstatat@plt+0xabe0>  // b.any
  40e0c8:	mov	w0, wzr
  40e0cc:	b	40e380 <__fxstatat@plt+0xae90>
  40e0d0:	sub	x8, x25, #0x2
  40e0d4:	cmp	x26, x8
  40e0d8:	b.le	40e37c <__fxstatat@plt+0xae8c>
  40e0dc:	sub	x8, x26, #0x2
  40e0e0:	cmp	x25, x8
  40e0e4:	b.le	40e368 <__fxstatat@plt+0xae78>
  40e0e8:	adrp	x28, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40e0ec:	ldr	x21, [x28, #2808]
  40e0f0:	cbnz	x21, 40e124 <__fxstatat@plt+0xac34>
  40e0f4:	adrp	x2, 40e000 <__fxstatat@plt+0xab10>
  40e0f8:	adrp	x3, 40e000 <__fxstatat@plt+0xab10>
  40e0fc:	adrp	x4, 403000 <readdir@plt>
  40e100:	add	x2, x2, #0x4fc
  40e104:	add	x3, x3, #0x50c
  40e108:	add	x4, x4, #0x1f0
  40e10c:	mov	w0, #0x10                  	// #16
  40e110:	mov	x1, xzr
  40e114:	bl	40a4ec <__fxstatat@plt+0x6ffc>
  40e118:	mov	x21, x0
  40e11c:	str	x0, [x28, #2808]
  40e120:	cbz	x0, 40e1a4 <__fxstatat@plt+0xacb4>
  40e124:	adrp	x27, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40e128:	ldr	x1, [x27, #2816]
  40e12c:	cbnz	x1, 40e154 <__fxstatat@plt+0xac64>
  40e130:	mov	w0, #0x10                  	// #16
  40e134:	bl	402eb0 <malloc@plt>
  40e138:	str	x0, [x27, #2816]
  40e13c:	cbz	x0, 40e188 <__fxstatat@plt+0xac98>
  40e140:	mov	w8, #0x9400                	// #37888
  40e144:	mov	x1, x0
  40e148:	movk	w8, #0x7735, lsl #16
  40e14c:	str	w8, [x0, #8]
  40e150:	strb	wzr, [x0, #12]
  40e154:	ldr	x8, [x22]
  40e158:	mov	x0, x21
  40e15c:	str	x8, [x1]
  40e160:	bl	40ad84 <__fxstatat@plt+0x7894>
  40e164:	cbz	x0, 40e180 <__fxstatat@plt+0xac90>
  40e168:	ldr	x8, [x27, #2816]
  40e16c:	mov	x21, x0
  40e170:	cmp	x8, x0
  40e174:	b.ne	40e1b8 <__fxstatat@plt+0xacc8>  // b.any
  40e178:	str	xzr, [x27, #2816]
  40e17c:	b	40e1b8 <__fxstatat@plt+0xacc8>
  40e180:	ldr	x21, [x28, #2808]
  40e184:	cbz	x21, 40e1a4 <__fxstatat@plt+0xacb4>
  40e188:	ldr	x8, [x22]
  40e18c:	sub	x1, x29, #0x18
  40e190:	mov	x0, x21
  40e194:	stur	x8, [x29, #-24]
  40e198:	bl	40a21c <__fxstatat@plt+0x6d2c>
  40e19c:	mov	x21, x0
  40e1a0:	cbnz	x0, 40e1b8 <__fxstatat@plt+0xacc8>
  40e1a4:	mov	w8, #0x9400                	// #37888
  40e1a8:	movk	w8, #0x7735, lsl #16
  40e1ac:	sub	x21, x29, #0x18
  40e1b0:	stur	w8, [x29, #-16]
  40e1b4:	sturb	wzr, [x29, #-12]
  40e1b8:	ldrb	w9, [x21, #12]
  40e1bc:	ldr	w8, [x21, #8]
  40e1c0:	cbnz	w9, 40e234 <__fxstatat@plt+0xad44>
  40e1c4:	ldr	x9, [x22, #80]
  40e1c8:	mov	w10, #0x6667                	// #26215
  40e1cc:	ldrsw	x11, [x22, #112]
  40e1d0:	movk	w10, #0x6666, lsl #16
  40e1d4:	smull	x13, w23, w10
  40e1d8:	lsr	x14, x13, #63
  40e1dc:	asr	x13, x13, #34
  40e1e0:	add	w13, w13, w14
  40e1e4:	smull	x14, w9, w10
  40e1e8:	mul	x10, x11, x10
  40e1ec:	lsr	x15, x14, #63
  40e1f0:	asr	x14, x14, #34
  40e1f4:	add	w14, w14, w15
  40e1f8:	lsr	x15, x10, #63
  40e1fc:	asr	x10, x10, #34
  40e200:	mov	w12, #0xa                   	// #10
  40e204:	add	w10, w10, w15
  40e208:	msub	w14, w14, w12, w9
  40e20c:	msub	w10, w10, w12, w11
  40e210:	msub	w12, w13, w12, w23
  40e214:	orr	w12, w14, w12
  40e218:	orr	w10, w12, w10
  40e21c:	cbz	w10, 40e254 <__fxstatat@plt+0xad64>
  40e220:	mov	w8, #0x1                   	// #1
  40e224:	str	w8, [x21, #8]
  40e228:	mov	w9, #0x1                   	// #1
  40e22c:	str	w8, [x21, #8]
  40e230:	strb	w9, [x21, #12]
  40e234:	mov	w9, #0x9400                	// #37888
  40e238:	movk	w9, #0x7735, lsl #16
  40e23c:	cmp	w8, w9
  40e240:	sdiv	w9, w24, w8
  40e244:	cset	w10, eq  // eq = none
  40e248:	bic	x25, x25, x10
  40e24c:	mul	w24, w9, w8
  40e250:	b	40e090 <__fxstatat@plt+0xaba0>
  40e254:	ldr	x10, [x22, #72]
  40e258:	cmp	w8, #0xb
  40e25c:	mov	w12, #0xa                   	// #10
  40e260:	b.lt	40e338 <__fxstatat@plt+0xae48>  // b.tstop
  40e264:	ldr	x15, [x22, #104]
  40e268:	orr	x18, x10, x26
  40e26c:	mov	w13, #0xca00                	// #51712
  40e270:	mov	w14, #0x6667                	// #26215
  40e274:	movk	w13, #0x3b9a, lsl #16
  40e278:	movk	w14, #0x6666, lsl #16
  40e27c:	mov	w16, w9
  40e280:	mov	w17, w23
  40e284:	orr	x15, x18, x15
  40e288:	mov	w28, #0xa                   	// #10
  40e28c:	smull	x16, w16, w14
  40e290:	smull	x17, w17, w14
  40e294:	smull	x11, w11, w14
  40e298:	lsr	x1, x16, #63
  40e29c:	asr	x16, x16, #34
  40e2a0:	lsr	x18, x17, #63
  40e2a4:	asr	x17, x17, #34
  40e2a8:	lsr	x0, x11, #63
  40e2ac:	asr	x11, x11, #34
  40e2b0:	add	w16, w16, w1
  40e2b4:	add	w17, w17, w18
  40e2b8:	add	w11, w11, w0
  40e2bc:	smull	x18, w16, w14
  40e2c0:	smull	x0, w11, w14
  40e2c4:	lsr	x2, x18, #63
  40e2c8:	asr	x18, x18, #34
  40e2cc:	smull	x1, w17, w14
  40e2d0:	add	w18, w18, w2
  40e2d4:	lsr	x2, x0, #63
  40e2d8:	asr	x0, x0, #34
  40e2dc:	add	w0, w0, w2
  40e2e0:	lsr	x2, x1, #63
  40e2e4:	asr	x1, x1, #34
  40e2e8:	add	w1, w1, w2
  40e2ec:	msub	w18, w18, w12, w16
  40e2f0:	msub	w0, w0, w12, w11
  40e2f4:	orr	w18, w0, w18
  40e2f8:	msub	w0, w1, w12, w17
  40e2fc:	orr	w18, w18, w0
  40e300:	cbnz	w18, 40e31c <__fxstatat@plt+0xae2c>
  40e304:	cmp	w28, w13
  40e308:	b.eq	40e32c <__fxstatat@plt+0xae3c>  // b.none
  40e30c:	add	w18, w28, w28, lsl #2
  40e310:	lsl	w28, w18, #1
  40e314:	cmp	w28, w8
  40e318:	b.lt	40e28c <__fxstatat@plt+0xad9c>  // b.tstop
  40e31c:	str	w28, [x21, #8]
  40e320:	cbnz	w28, 40e340 <__fxstatat@plt+0xae50>
  40e324:	mov	w8, wzr
  40e328:	b	40e228 <__fxstatat@plt+0xad38>
  40e32c:	mvn	w8, w15
  40e330:	and	w8, w8, #0x1
  40e334:	lsl	w12, w13, w8
  40e338:	mov	w28, w12
  40e33c:	str	w12, [x21, #8]
  40e340:	mov	w8, #0x9400                	// #37888
  40e344:	movk	w8, #0x7735, lsl #16
  40e348:	cmp	w28, w8
  40e34c:	cset	w8, eq  // eq = none
  40e350:	cmp	x25, x26
  40e354:	b.lt	40e368 <__fxstatat@plt+0xae78>  // b.tstop
  40e358:	cmp	w24, w23
  40e35c:	b.gt	40e370 <__fxstatat@plt+0xae80>
  40e360:	cmp	x26, x25
  40e364:	b.ne	40e370 <__fxstatat@plt+0xae80>  // b.any
  40e368:	mov	w0, #0x1                   	// #1
  40e36c:	b	40e380 <__fxstatat@plt+0xae90>
  40e370:	bic	x11, x25, x8
  40e374:	cmp	x26, x11
  40e378:	b.ge	40e3a0 <__fxstatat@plt+0xaeb0>  // b.tcont
  40e37c:	mov	w0, #0xffffffff            	// #-1
  40e380:	ldp	x20, x19, [sp, #272]
  40e384:	ldp	x22, x21, [sp, #256]
  40e388:	ldp	x24, x23, [sp, #240]
  40e38c:	ldp	x26, x25, [sp, #224]
  40e390:	ldp	x28, x27, [sp, #208]
  40e394:	ldp	x29, x30, [sp, #192]
  40e398:	add	sp, sp, #0x120
  40e39c:	ret
  40e3a0:	b.ne	40e3b4 <__fxstatat@plt+0xaec4>  // b.any
  40e3a4:	sdiv	w11, w24, w28
  40e3a8:	mul	w11, w11, w28
  40e3ac:	cmp	w11, w23
  40e3b0:	b.gt	40e37c <__fxstatat@plt+0xae8c>
  40e3b4:	mov	w11, #0x8e39                	// #36409
  40e3b8:	sxtw	x9, w9
  40e3bc:	movk	w11, #0x38e3, lsl #16
  40e3c0:	stp	x10, x9, [x29, #-56]
  40e3c4:	umull	x9, w28, w11
  40e3c8:	lsr	x9, x9, #33
  40e3cc:	add	w9, w9, w23
  40e3d0:	orr	x8, x26, x8
  40e3d4:	sxtw	x9, w9
  40e3d8:	sub	x2, x29, #0x38
  40e3dc:	mov	w3, #0x100                 	// #256
  40e3e0:	mov	w0, w20
  40e3e4:	mov	x1, x19
  40e3e8:	stp	x8, x9, [x29, #-40]
  40e3ec:	bl	403280 <utimensat@plt>
  40e3f0:	cbnz	w0, 40e448 <__fxstatat@plt+0xaf58>
  40e3f4:	add	x2, sp, #0x8
  40e3f8:	mov	w3, #0x100                 	// #256
  40e3fc:	mov	w0, w20
  40e400:	mov	x1, x19
  40e404:	bl	4117a0 <__fxstatat@plt+0xe2b0>
  40e408:	ldp	x9, x11, [sp, #96]
  40e40c:	mov	w22, w0
  40e410:	sxtw	x10, w22
  40e414:	sxtw	x8, w23
  40e418:	eor	x9, x9, x26
  40e41c:	orr	x9, x9, x10
  40e420:	eor	x10, x11, x8
  40e424:	orr	x9, x9, x10
  40e428:	cbz	x9, 40e444 <__fxstatat@plt+0xaf54>
  40e42c:	sub	x2, x29, #0x38
  40e430:	mov	w3, #0x100                 	// #256
  40e434:	mov	w0, w20
  40e438:	mov	x1, x19
  40e43c:	stp	x26, x8, [x29, #-40]
  40e440:	bl	403280 <utimensat@plt>
  40e444:	cbz	w22, 40e450 <__fxstatat@plt+0xaf60>
  40e448:	mov	w0, #0xfffffffe            	// #-2
  40e44c:	b	40e380 <__fxstatat@plt+0xae90>
  40e450:	ldr	w8, [sp, #96]
  40e454:	ldr	w10, [sp, #104]
  40e458:	mov	w11, #0xca00                	// #51712
  40e45c:	movk	w11, #0x3b9a, lsl #16
  40e460:	and	w8, w8, #0x1
  40e464:	mov	w9, #0xcccd                	// #52429
  40e468:	madd	w11, w8, w11, w10
  40e46c:	mov	w10, #0x9998                	// #39320
  40e470:	movk	w9, #0xcccc, lsl #16
  40e474:	movk	w10, #0x1999, lsl #16
  40e478:	madd	w8, w11, w9, w10
  40e47c:	ror	w8, w8, #1
  40e480:	cmp	w8, w10
  40e484:	b.ls	40e490 <__fxstatat@plt+0xafa0>  // b.plast
  40e488:	mov	w8, #0x1                   	// #1
  40e48c:	b	40e228 <__fxstatat@plt+0xad38>
  40e490:	mov	w12, #0xca00                	// #51712
  40e494:	mov	w13, #0x6667                	// #26215
  40e498:	mov	w14, #0x9999                	// #39321
  40e49c:	mov	w8, #0x1                   	// #1
  40e4a0:	movk	w12, #0x3b9a, lsl #16
  40e4a4:	movk	w13, #0x6666, lsl #16
  40e4a8:	movk	w14, #0x1999, lsl #16
  40e4ac:	cmp	w8, w12
  40e4b0:	b.eq	40e4e8 <__fxstatat@plt+0xaff8>  // b.none
  40e4b4:	add	w8, w8, w8, lsl #2
  40e4b8:	lsl	w8, w8, #1
  40e4bc:	cmp	w8, w28
  40e4c0:	b.eq	40e4f4 <__fxstatat@plt+0xb004>  // b.none
  40e4c4:	smull	x11, w11, w13
  40e4c8:	lsr	x15, x11, #63
  40e4cc:	asr	x11, x11, #34
  40e4d0:	add	w11, w11, w15
  40e4d4:	madd	w15, w11, w9, w10
  40e4d8:	ror	w15, w15, #1
  40e4dc:	cmp	w15, w14
  40e4e0:	b.cc	40e4ac <__fxstatat@plt+0xafbc>  // b.lo, b.ul, b.last
  40e4e4:	b	40e228 <__fxstatat@plt+0xad38>
  40e4e8:	mov	w8, #0x9400                	// #37888
  40e4ec:	movk	w8, #0x7735, lsl #16
  40e4f0:	b	40e228 <__fxstatat@plt+0xad38>
  40e4f4:	mov	w8, w28
  40e4f8:	b	40e228 <__fxstatat@plt+0xad38>
  40e4fc:	ldr	x8, [x0]
  40e500:	udiv	x9, x8, x1
  40e504:	msub	x0, x9, x1, x8
  40e508:	ret
  40e50c:	ldr	x8, [x0]
  40e510:	ldr	x9, [x1]
  40e514:	cmp	x8, x9
  40e518:	cset	w0, eq  // eq = none
  40e51c:	ret
  40e520:	mov	w3, #0x100                 	// #256
  40e524:	b	403280 <utimensat@plt>
  40e528:	sub	sp, sp, #0x140
  40e52c:	stp	x29, x30, [sp, #240]
  40e530:	add	x29, sp, #0xf0
  40e534:	cmp	x2, #0x0
  40e538:	sub	x8, x29, #0x20
  40e53c:	stp	x22, x21, [sp, #288]
  40e540:	stp	x20, x19, [sp, #304]
  40e544:	mov	x21, x2
  40e548:	mov	x20, x1
  40e54c:	mov	w19, w0
  40e550:	csel	x22, xzr, x8, eq  // eq = none
  40e554:	stp	x28, x25, [sp, #256]
  40e558:	stp	x24, x23, [sp, #272]
  40e55c:	stur	x22, [x29, #-40]
  40e560:	cbz	x2, 40e58c <__fxstatat@plt+0xb09c>
  40e564:	ldr	q0, [x21]
  40e568:	mov	x0, x22
  40e56c:	stur	q0, [x29, #-32]
  40e570:	ldr	q0, [x21, #16]
  40e574:	stur	q0, [x29, #-16]
  40e578:	bl	40e894 <__fxstatat@plt+0xb3a4>
  40e57c:	mov	w23, w0
  40e580:	tbnz	w0, #31, 40e5a4 <__fxstatat@plt+0xb0b4>
  40e584:	tbnz	w19, #31, 40e594 <__fxstatat@plt+0xb0a4>
  40e588:	b	40e5c8 <__fxstatat@plt+0xb0d8>
  40e58c:	mov	w23, wzr
  40e590:	tbz	w19, #31, 40e5c8 <__fxstatat@plt+0xb0d8>
  40e594:	cbnz	x20, 40e5c8 <__fxstatat@plt+0xb0d8>
  40e598:	bl	403420 <__errno_location@plt>
  40e59c:	mov	w8, #0x9                   	// #9
  40e5a0:	str	w8, [x0]
  40e5a4:	mov	w24, #0xffffffff            	// #-1
  40e5a8:	mov	w0, w24
  40e5ac:	ldp	x20, x19, [sp, #304]
  40e5b0:	ldp	x22, x21, [sp, #288]
  40e5b4:	ldp	x24, x23, [sp, #272]
  40e5b8:	ldp	x28, x25, [sp, #256]
  40e5bc:	ldp	x29, x30, [sp, #240]
  40e5c0:	add	sp, sp, #0x140
  40e5c4:	ret
  40e5c8:	adrp	x25, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40e5cc:	ldr	w8, [x25, #2824]
  40e5d0:	tbnz	w8, #31, 40e68c <__fxstatat@plt+0xb19c>
  40e5d4:	cmp	w23, #0x2
  40e5d8:	b.ne	40e63c <__fxstatat@plt+0xb14c>  // b.any
  40e5dc:	add	x1, sp, #0x48
  40e5e0:	tbnz	w19, #31, 40e5f4 <__fxstatat@plt+0xb104>
  40e5e4:	mov	w0, w19
  40e5e8:	bl	411780 <__fxstatat@plt+0xe290>
  40e5ec:	cbnz	w0, 40e5a4 <__fxstatat@plt+0xb0b4>
  40e5f0:	b	40e600 <__fxstatat@plt+0xb110>
  40e5f4:	mov	x0, x20
  40e5f8:	bl	411770 <__fxstatat@plt+0xe280>
  40e5fc:	cbnz	w0, 40e5a4 <__fxstatat@plt+0xb0b4>
  40e600:	ldr	x8, [x22, #8]
  40e604:	mov	w9, #0x3ffffffe            	// #1073741822
  40e608:	cmp	x8, x9
  40e60c:	add	x8, sp, #0x48
  40e610:	b.ne	40e620 <__fxstatat@plt+0xb130>  // b.any
  40e614:	ldur	q0, [x8, #72]
  40e618:	str	q0, [x22]
  40e61c:	b	40e638 <__fxstatat@plt+0xb148>
  40e620:	ldr	x9, [x22, #24]
  40e624:	mov	w10, #0x3ffffffe            	// #1073741822
  40e628:	cmp	x9, x10
  40e62c:	b.ne	40e638 <__fxstatat@plt+0xb148>  // b.any
  40e630:	ldur	q0, [x8, #88]
  40e634:	str	q0, [x22, #16]
  40e638:	mov	w23, #0x3                   	// #3
  40e63c:	tbz	w19, #31, 40e668 <__fxstatat@plt+0xb178>
  40e640:	mov	w0, #0xffffff9c            	// #-100
  40e644:	mov	x1, x20
  40e648:	mov	x2, x22
  40e64c:	mov	w3, wzr
  40e650:	bl	403280 <utimensat@plt>
  40e654:	cmp	w0, #0x1
  40e658:	b.lt	40e828 <__fxstatat@plt+0xb338>  // b.tstop
  40e65c:	bl	403420 <__errno_location@plt>
  40e660:	mov	w8, #0x26                  	// #38
  40e664:	str	w8, [x0]
  40e668:	tbnz	w19, #31, 40e68c <__fxstatat@plt+0xb19c>
  40e66c:	mov	w0, w19
  40e670:	mov	x1, x22
  40e674:	bl	402f10 <futimens@plt>
  40e678:	cmp	w0, #0x1
  40e67c:	b.lt	40e7fc <__fxstatat@plt+0xb30c>  // b.tstop
  40e680:	bl	403420 <__errno_location@plt>
  40e684:	mov	w8, #0x26                  	// #38
  40e688:	str	w8, [x0]
  40e68c:	mov	w8, #0xffffffff            	// #-1
  40e690:	adrp	x9, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40e694:	str	w8, [x25, #2824]
  40e698:	str	w8, [x9, #2828]
  40e69c:	cbz	w23, 40e6c0 <__fxstatat@plt+0xb1d0>
  40e6a0:	cmp	w23, #0x3
  40e6a4:	b.ne	40e73c <__fxstatat@plt+0xb24c>  // b.any
  40e6a8:	cbz	x21, 40e754 <__fxstatat@plt+0xb264>
  40e6ac:	add	x0, sp, #0x48
  40e6b0:	sub	x1, x29, #0x28
  40e6b4:	bl	40e94c <__fxstatat@plt+0xb45c>
  40e6b8:	tbnz	w0, #0, 40e88c <__fxstatat@plt+0xb39c>
  40e6bc:	ldur	x22, [x29, #-40]
  40e6c0:	cbz	x22, 40e75c <__fxstatat@plt+0xb26c>
  40e6c4:	ldr	x8, [x22]
  40e6c8:	mov	x9, #0xf7cf                	// #63439
  40e6cc:	movk	x9, #0xe353, lsl #16
  40e6d0:	movk	x9, #0x9ba5, lsl #32
  40e6d4:	str	x8, [sp, #40]
  40e6d8:	ldr	x8, [x22, #8]
  40e6dc:	movk	x9, #0x20c4, lsl #48
  40e6e0:	add	x21, sp, #0x28
  40e6e4:	smulh	x8, x8, x9
  40e6e8:	asr	x10, x8, #7
  40e6ec:	add	x8, x10, x8, lsr #63
  40e6f0:	str	x8, [sp, #48]
  40e6f4:	ldr	x8, [x22, #16]
  40e6f8:	str	x8, [sp, #56]
  40e6fc:	ldr	x8, [x22, #24]
  40e700:	smulh	x8, x8, x9
  40e704:	asr	x9, x8, #7
  40e708:	add	x8, x9, x8, lsr #63
  40e70c:	str	x8, [sp, #64]
  40e710:	tbnz	w19, #31, 40e764 <__fxstatat@plt+0xb274>
  40e714:	mov	w0, w19
  40e718:	mov	x1, xzr
  40e71c:	mov	x2, x21
  40e720:	bl	402ec0 <futimesat@plt>
  40e724:	cbz	w0, 40e77c <__fxstatat@plt+0xb28c>
  40e728:	cbz	x20, 40e5a4 <__fxstatat@plt+0xb0b4>
  40e72c:	mov	x0, x20
  40e730:	mov	x1, x21
  40e734:	bl	403360 <utimes@plt>
  40e738:	b	40e774 <__fxstatat@plt+0xb284>
  40e73c:	add	x1, sp, #0x48
  40e740:	tbnz	w19, #31, 40e818 <__fxstatat@plt+0xb328>
  40e744:	mov	w0, w19
  40e748:	bl	411780 <__fxstatat@plt+0xe290>
  40e74c:	cbnz	w0, 40e5a4 <__fxstatat@plt+0xb0b4>
  40e750:	b	40e6a8 <__fxstatat@plt+0xb1b8>
  40e754:	mov	x22, xzr
  40e758:	cbnz	x22, 40e6c4 <__fxstatat@plt+0xb1d4>
  40e75c:	mov	x21, xzr
  40e760:	tbz	w19, #31, 40e714 <__fxstatat@plt+0xb224>
  40e764:	mov	w0, #0xffffff9c            	// #-100
  40e768:	mov	x1, x20
  40e76c:	mov	x2, x21
  40e770:	bl	402ec0 <futimesat@plt>
  40e774:	mov	w24, w0
  40e778:	b	40e5a8 <__fxstatat@plt+0xb0b8>
  40e77c:	cbz	x21, 40e88c <__fxstatat@plt+0xb39c>
  40e780:	ldr	x23, [x21, #8]
  40e784:	ldr	x20, [x21, #24]
  40e788:	mov	w22, #0xa11f                	// #41247
  40e78c:	movk	w22, #0x7, lsl #16
  40e790:	cmp	x23, x22
  40e794:	b.gt	40e7a0 <__fxstatat@plt+0xb2b0>
  40e798:	cmp	x20, x22
  40e79c:	b.le	40e88c <__fxstatat@plt+0xb39c>
  40e7a0:	add	x1, sp, #0x48
  40e7a4:	mov	w0, w19
  40e7a8:	bl	411780 <__fxstatat@plt+0xe290>
  40e7ac:	cbnz	w0, 40e88c <__fxstatat@plt+0xb39c>
  40e7b0:	ldr	q0, [x21]
  40e7b4:	add	x9, x21, #0x10
  40e7b8:	ldr	x10, [x21]
  40e7bc:	ldr	x8, [x21, #16]
  40e7c0:	str	q0, [sp]
  40e7c4:	ldr	q0, [x9]
  40e7c8:	ldr	x11, [sp, #144]
  40e7cc:	ldr	x9, [sp, #160]
  40e7d0:	mov	x2, xzr
  40e7d4:	cmp	x23, x22
  40e7d8:	str	q0, [sp, #16]
  40e7dc:	b.le	40e854 <__fxstatat@plt+0xb364>
  40e7e0:	sub	x10, x11, x10
  40e7e4:	cmp	x10, #0x1
  40e7e8:	b.ne	40e854 <__fxstatat@plt+0xb364>  // b.any
  40e7ec:	ldr	x10, [sp, #152]
  40e7f0:	cbz	x10, 40e84c <__fxstatat@plt+0xb35c>
  40e7f4:	mov	x2, xzr
  40e7f8:	b	40e854 <__fxstatat@plt+0xb364>
  40e7fc:	mov	w24, w0
  40e800:	cbz	w0, 40e840 <__fxstatat@plt+0xb350>
  40e804:	bl	403420 <__errno_location@plt>
  40e808:	ldr	w8, [x0]
  40e80c:	cmp	w8, #0x26
  40e810:	b.eq	40e68c <__fxstatat@plt+0xb19c>  // b.none
  40e814:	b	40e840 <__fxstatat@plt+0xb350>
  40e818:	mov	x0, x20
  40e81c:	bl	411770 <__fxstatat@plt+0xe280>
  40e820:	cbnz	w0, 40e5a4 <__fxstatat@plt+0xb0b4>
  40e824:	b	40e6a8 <__fxstatat@plt+0xb1b8>
  40e828:	mov	w24, w0
  40e82c:	cbz	w0, 40e840 <__fxstatat@plt+0xb350>
  40e830:	bl	403420 <__errno_location@plt>
  40e834:	ldr	w8, [x0]
  40e838:	cmp	w8, #0x26
  40e83c:	b.eq	40e668 <__fxstatat@plt+0xb178>  // b.none
  40e840:	mov	w8, #0x1                   	// #1
  40e844:	str	w8, [x25, #2824]
  40e848:	b	40e5a8 <__fxstatat@plt+0xb0b8>
  40e84c:	mov	x2, sp
  40e850:	str	xzr, [sp, #8]
  40e854:	cmp	x20, x22
  40e858:	b.le	40e870 <__fxstatat@plt+0xb380>
  40e85c:	sub	x8, x9, x8
  40e860:	cmp	x8, #0x1
  40e864:	b.ne	40e870 <__fxstatat@plt+0xb380>  // b.any
  40e868:	ldr	x8, [sp, #168]
  40e86c:	cbz	x8, 40e878 <__fxstatat@plt+0xb388>
  40e870:	cbnz	x2, 40e880 <__fxstatat@plt+0xb390>
  40e874:	b	40e88c <__fxstatat@plt+0xb39c>
  40e878:	mov	x2, sp
  40e87c:	str	xzr, [sp, #24]
  40e880:	mov	w0, w19
  40e884:	mov	x1, xzr
  40e888:	bl	402ec0 <futimesat@plt>
  40e88c:	mov	w24, wzr
  40e890:	b	40e5a8 <__fxstatat@plt+0xb0b8>
  40e894:	stp	x29, x30, [sp, #-16]!
  40e898:	ldr	x10, [x0, #8]
  40e89c:	mov	w9, #0xca00                	// #51712
  40e8a0:	movk	w9, #0x3b9a, lsl #16
  40e8a4:	mov	x29, sp
  40e8a8:	cmp	x10, x9
  40e8ac:	and	x11, x10, #0xfffffffffffffffe
  40e8b0:	b.cc	40e8c0 <__fxstatat@plt+0xb3d0>  // b.lo, b.ul, b.last
  40e8b4:	mov	w8, #0x3ffffffe            	// #1073741822
  40e8b8:	cmp	x11, x8
  40e8bc:	b.ne	40e8dc <__fxstatat@plt+0xb3ec>  // b.any
  40e8c0:	ldr	x8, [x0, #24]
  40e8c4:	cmp	x8, x9
  40e8c8:	and	x9, x8, #0xfffffffffffffffe
  40e8cc:	b.cc	40e8f0 <__fxstatat@plt+0xb400>  // b.lo, b.ul, b.last
  40e8d0:	mov	w12, #0x3ffffffe            	// #1073741822
  40e8d4:	cmp	x9, x12
  40e8d8:	b.eq	40e8f0 <__fxstatat@plt+0xb400>  // b.none
  40e8dc:	bl	403420 <__errno_location@plt>
  40e8e0:	mov	w8, #0x16                  	// #22
  40e8e4:	str	w8, [x0]
  40e8e8:	mov	w0, #0xffffffff            	// #-1
  40e8ec:	b	40e944 <__fxstatat@plt+0xb454>
  40e8f0:	mov	w12, #0x3ffffffe            	// #1073741822
  40e8f4:	cmp	x11, x12
  40e8f8:	b.ne	40e914 <__fxstatat@plt+0xb424>  // b.any
  40e8fc:	mov	w11, #0x3ffffffe            	// #1073741822
  40e900:	cmp	x10, x11
  40e904:	cset	w10, eq  // eq = none
  40e908:	mov	w11, #0x1                   	// #1
  40e90c:	str	xzr, [x0]
  40e910:	b	40e91c <__fxstatat@plt+0xb42c>
  40e914:	mov	w11, wzr
  40e918:	mov	w10, wzr
  40e91c:	mov	w12, #0x3ffffffe            	// #1073741822
  40e920:	cmp	x9, x12
  40e924:	b.ne	40e93c <__fxstatat@plt+0xb44c>  // b.any
  40e928:	mov	w9, #0x3ffffffe            	// #1073741822
  40e92c:	cmp	x8, x9
  40e930:	cinc	w10, w10, eq  // eq = none
  40e934:	mov	w11, #0x1                   	// #1
  40e938:	str	xzr, [x0, #16]
  40e93c:	cmp	w10, #0x1
  40e940:	cinc	w0, w11, eq  // eq = none
  40e944:	ldp	x29, x30, [sp], #16
  40e948:	ret
  40e94c:	stp	x29, x30, [sp, #-32]!
  40e950:	stp	x20, x19, [sp, #16]
  40e954:	ldr	x19, [x1]
  40e958:	mov	w9, #0x3fffffff            	// #1073741823
  40e95c:	mov	x20, x0
  40e960:	mov	x29, sp
  40e964:	ldr	x8, [x19, #8]
  40e968:	cmp	x8, x9
  40e96c:	b.eq	40e994 <__fxstatat@plt+0xb4a4>  // b.none
  40e970:	mov	w9, #0x3ffffffe            	// #1073741822
  40e974:	cmp	x8, x9
  40e978:	b.ne	40e9c4 <__fxstatat@plt+0xb4d4>  // b.any
  40e97c:	ldr	x8, [x19, #24]
  40e980:	mov	w9, #0x3ffffffe            	// #1073741822
  40e984:	cmp	x8, x9
  40e988:	b.ne	40e9b0 <__fxstatat@plt+0xb4c0>  // b.any
  40e98c:	mov	w0, #0x1                   	// #1
  40e990:	b	40e9fc <__fxstatat@plt+0xb50c>
  40e994:	ldr	x8, [x19, #24]
  40e998:	mov	w9, #0x3fffffff            	// #1073741823
  40e99c:	cmp	x8, x9
  40e9a0:	b.ne	40e9bc <__fxstatat@plt+0xb4cc>  // b.any
  40e9a4:	mov	w0, wzr
  40e9a8:	str	xzr, [x1]
  40e9ac:	b	40e9fc <__fxstatat@plt+0xb50c>
  40e9b0:	ldur	q0, [x20, #72]
  40e9b4:	str	q0, [x19]
  40e9b8:	b	40e9c4 <__fxstatat@plt+0xb4d4>
  40e9bc:	mov	x0, x19
  40e9c0:	bl	4104f4 <__fxstatat@plt+0xd004>
  40e9c4:	ldr	x8, [x19, #24]
  40e9c8:	mov	w9, #0x3fffffff            	// #1073741823
  40e9cc:	cmp	x8, x9
  40e9d0:	b.eq	40e9f0 <__fxstatat@plt+0xb500>  // b.none
  40e9d4:	mov	w9, #0x3ffffffe            	// #1073741822
  40e9d8:	cmp	x8, x9
  40e9dc:	b.ne	40e9f8 <__fxstatat@plt+0xb508>  // b.any
  40e9e0:	ldur	q0, [x20, #88]
  40e9e4:	mov	w0, wzr
  40e9e8:	str	q0, [x19, #16]
  40e9ec:	b	40e9fc <__fxstatat@plt+0xb50c>
  40e9f0:	add	x0, x19, #0x10
  40e9f4:	bl	4104f4 <__fxstatat@plt+0xd004>
  40e9f8:	mov	w0, wzr
  40e9fc:	ldp	x20, x19, [sp, #16]
  40ea00:	ldp	x29, x30, [sp], #32
  40ea04:	ret
  40ea08:	mov	x8, x0
  40ea0c:	mov	w0, #0xffffffff            	// #-1
  40ea10:	mov	x2, x1
  40ea14:	mov	x1, x8
  40ea18:	b	40e528 <__fxstatat@plt+0xb038>
  40ea1c:	sub	sp, sp, #0xf0
  40ea20:	stp	x29, x30, [sp, #176]
  40ea24:	add	x29, sp, #0xb0
  40ea28:	sub	x8, x29, #0x20
  40ea2c:	cmp	x1, #0x0
  40ea30:	stp	x22, x21, [sp, #208]
  40ea34:	stp	x20, x19, [sp, #224]
  40ea38:	mov	x20, x1
  40ea3c:	mov	x19, x0
  40ea40:	csel	x21, xzr, x8, eq  // eq = none
  40ea44:	str	x23, [sp, #192]
  40ea48:	stur	x21, [x29, #-40]
  40ea4c:	cbz	x1, 40ea74 <__fxstatat@plt+0xb584>
  40ea50:	ldr	q0, [x20]
  40ea54:	mov	x0, x21
  40ea58:	str	q0, [x8]
  40ea5c:	ldr	q0, [x20, #16]
  40ea60:	str	q0, [x8, #16]
  40ea64:	bl	40e894 <__fxstatat@plt+0xb3a4>
  40ea68:	mov	w22, w0
  40ea6c:	tbz	w0, #31, 40ea78 <__fxstatat@plt+0xb588>
  40ea70:	b	40eb68 <__fxstatat@plt+0xb678>
  40ea74:	mov	w22, wzr
  40ea78:	adrp	x23, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40ea7c:	ldr	w8, [x23, #2828]
  40ea80:	tbnz	w8, #31, 40eafc <__fxstatat@plt+0xb60c>
  40ea84:	cmp	w22, #0x2
  40ea88:	b.ne	40ead4 <__fxstatat@plt+0xb5e4>  // b.any
  40ea8c:	add	x1, sp, #0x8
  40ea90:	mov	x0, x19
  40ea94:	bl	411790 <__fxstatat@plt+0xe2a0>
  40ea98:	cbnz	w0, 40eb68 <__fxstatat@plt+0xb678>
  40ea9c:	ldr	x8, [x21, #8]
  40eaa0:	mov	w9, #0x3ffffffe            	// #1073741822
  40eaa4:	cmp	x8, x9
  40eaa8:	b.ne	40eab8 <__fxstatat@plt+0xb5c8>  // b.any
  40eaac:	ldur	q0, [sp, #80]
  40eab0:	str	q0, [x21]
  40eab4:	b	40ead0 <__fxstatat@plt+0xb5e0>
  40eab8:	ldr	x8, [x21, #24]
  40eabc:	mov	w9, #0x3ffffffe            	// #1073741822
  40eac0:	cmp	x8, x9
  40eac4:	b.ne	40ead0 <__fxstatat@plt+0xb5e0>  // b.any
  40eac8:	ldur	q0, [sp, #96]
  40eacc:	str	q0, [x21, #16]
  40ead0:	mov	w22, #0x3                   	// #3
  40ead4:	mov	w0, #0xffffff9c            	// #-100
  40ead8:	mov	w3, #0x100                 	// #256
  40eadc:	mov	x1, x19
  40eae0:	mov	x2, x21
  40eae4:	bl	403280 <utimensat@plt>
  40eae8:	cmp	w0, #0x1
  40eaec:	b.lt	40eb88 <__fxstatat@plt+0xb698>  // b.tstop
  40eaf0:	bl	403420 <__errno_location@plt>
  40eaf4:	mov	w8, #0x26                  	// #38
  40eaf8:	str	w8, [x0]
  40eafc:	mov	w8, #0xffffffff            	// #-1
  40eb00:	str	w8, [x23, #2828]
  40eb04:	cbz	w22, 40eb3c <__fxstatat@plt+0xb64c>
  40eb08:	cmp	w22, #0x3
  40eb0c:	b.eq	40eb20 <__fxstatat@plt+0xb630>  // b.none
  40eb10:	add	x1, sp, #0x8
  40eb14:	mov	x0, x19
  40eb18:	bl	411790 <__fxstatat@plt+0xe2a0>
  40eb1c:	cbnz	w0, 40eb68 <__fxstatat@plt+0xb678>
  40eb20:	cbz	x20, 40eb4c <__fxstatat@plt+0xb65c>
  40eb24:	add	x0, sp, #0x8
  40eb28:	sub	x1, x29, #0x28
  40eb2c:	bl	40e94c <__fxstatat@plt+0xb45c>
  40eb30:	tbz	w0, #0, 40eb4c <__fxstatat@plt+0xb65c>
  40eb34:	mov	w21, wzr
  40eb38:	b	40eb6c <__fxstatat@plt+0xb67c>
  40eb3c:	add	x1, sp, #0x8
  40eb40:	mov	x0, x19
  40eb44:	bl	411790 <__fxstatat@plt+0xe2a0>
  40eb48:	cbnz	w0, 40eb68 <__fxstatat@plt+0xb678>
  40eb4c:	ldr	w8, [sp, #24]
  40eb50:	and	w8, w8, #0xf000
  40eb54:	cmp	w8, #0xa, lsl #12
  40eb58:	b.ne	40ebb4 <__fxstatat@plt+0xb6c4>  // b.any
  40eb5c:	bl	403420 <__errno_location@plt>
  40eb60:	mov	w8, #0x26                  	// #38
  40eb64:	str	w8, [x0]
  40eb68:	mov	w21, #0xffffffff            	// #-1
  40eb6c:	mov	w0, w21
  40eb70:	ldp	x20, x19, [sp, #224]
  40eb74:	ldp	x22, x21, [sp, #208]
  40eb78:	ldr	x23, [sp, #192]
  40eb7c:	ldp	x29, x30, [sp, #176]
  40eb80:	add	sp, sp, #0xf0
  40eb84:	ret
  40eb88:	mov	w21, w0
  40eb8c:	cbz	w0, 40eba0 <__fxstatat@plt+0xb6b0>
  40eb90:	bl	403420 <__errno_location@plt>
  40eb94:	ldr	w8, [x0]
  40eb98:	cmp	w8, #0x26
  40eb9c:	b.eq	40eafc <__fxstatat@plt+0xb60c>  // b.none
  40eba0:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40eba4:	mov	w9, #0x1                   	// #1
  40eba8:	str	w9, [x8, #2824]
  40ebac:	str	w9, [x23, #2828]
  40ebb0:	b	40eb6c <__fxstatat@plt+0xb67c>
  40ebb4:	ldur	x2, [x29, #-40]
  40ebb8:	mov	w0, #0xffffffff            	// #-1
  40ebbc:	mov	x1, x19
  40ebc0:	bl	40e528 <__fxstatat@plt+0xb038>
  40ebc4:	mov	w21, w0
  40ebc8:	b	40eb6c <__fxstatat@plt+0xb67c>
  40ebcc:	sub	sp, sp, #0x30
  40ebd0:	stp	x29, x30, [sp, #32]
  40ebd4:	ldp	q1, q0, [x3]
  40ebd8:	mov	x4, x2
  40ebdc:	mov	x5, sp
  40ebe0:	mov	x2, xzr
  40ebe4:	mov	w3, wzr
  40ebe8:	add	x29, sp, #0x20
  40ebec:	stp	q1, q0, [sp]
  40ebf0:	bl	40ec00 <__fxstatat@plt+0xb710>
  40ebf4:	ldp	x29, x30, [sp, #32]
  40ebf8:	add	sp, sp, #0x30
  40ebfc:	ret
  40ec00:	sub	sp, sp, #0x60
  40ec04:	stp	x29, x30, [sp, #32]
  40ec08:	str	x23, [sp, #48]
  40ec0c:	stp	x22, x21, [sp, #64]
  40ec10:	stp	x20, x19, [sp, #80]
  40ec14:	ldp	q1, q0, [x5]
  40ec18:	mov	w20, w1
  40ec1c:	mov	w23, w0
  40ec20:	mov	x1, sp
  40ec24:	mov	x0, x4
  40ec28:	add	x29, sp, #0x20
  40ec2c:	mov	w21, w3
  40ec30:	mov	x22, x2
  40ec34:	stp	q1, q0, [sp]
  40ec38:	bl	40f800 <__fxstatat@plt+0xc310>
  40ec3c:	cbz	x0, 40eca4 <__fxstatat@plt+0xb7b4>
  40ec40:	mov	x19, x0
  40ec44:	cbz	x22, 40ec6c <__fxstatat@plt+0xb77c>
  40ec48:	adrp	x4, 413000 <__fxstatat@plt+0xfb10>
  40ec4c:	add	x4, x4, #0x6b
  40ec50:	mov	w0, w23
  40ec54:	mov	w1, w20
  40ec58:	mov	x2, x22
  40ec5c:	mov	w3, w21
  40ec60:	mov	x5, x19
  40ec64:	bl	4034b0 <error_at_line@plt>
  40ec68:	b	40ec84 <__fxstatat@plt+0xb794>
  40ec6c:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  40ec70:	add	x2, x2, #0x6b
  40ec74:	mov	w0, w23
  40ec78:	mov	w1, w20
  40ec7c:	mov	x3, x19
  40ec80:	bl	402ca0 <error@plt>
  40ec84:	mov	x0, x19
  40ec88:	bl	4031f0 <free@plt>
  40ec8c:	ldp	x20, x19, [sp, #80]
  40ec90:	ldp	x22, x21, [sp, #64]
  40ec94:	ldr	x23, [sp, #48]
  40ec98:	ldp	x29, x30, [sp, #32]
  40ec9c:	add	sp, sp, #0x60
  40eca0:	ret
  40eca4:	bl	403420 <__errno_location@plt>
  40eca8:	ldr	w19, [x0]
  40ecac:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40ecb0:	add	x1, x1, #0xb30
  40ecb4:	mov	w2, #0x5                   	// #5
  40ecb8:	mov	x0, xzr
  40ecbc:	bl	403380 <dcgettext@plt>
  40ecc0:	mov	x2, x0
  40ecc4:	mov	w0, wzr
  40ecc8:	mov	w1, w19
  40eccc:	bl	402ca0 <error@plt>
  40ecd0:	bl	4030c0 <abort@plt>
  40ecd4:	sub	sp, sp, #0x50
  40ecd8:	str	x21, [sp, #48]
  40ecdc:	stp	x20, x19, [sp, #64]
  40ece0:	mov	x21, x5
  40ece4:	mov	x20, x4
  40ece8:	mov	x5, x3
  40ecec:	mov	x4, x2
  40ecf0:	mov	x19, x0
  40ecf4:	stp	x29, x30, [sp, #32]
  40ecf8:	add	x29, sp, #0x20
  40ecfc:	cbz	x1, 40ed1c <__fxstatat@plt+0xb82c>
  40ed00:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  40ed04:	mov	x3, x1
  40ed08:	add	x2, x2, #0xb5a
  40ed0c:	mov	w1, #0x1                   	// #1
  40ed10:	mov	x0, x19
  40ed14:	bl	403150 <__fprintf_chk@plt>
  40ed18:	b	40ed38 <__fxstatat@plt+0xb848>
  40ed1c:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  40ed20:	add	x2, x2, #0xb66
  40ed24:	mov	w1, #0x1                   	// #1
  40ed28:	mov	x0, x19
  40ed2c:	mov	x3, x4
  40ed30:	mov	x4, x5
  40ed34:	bl	403150 <__fprintf_chk@plt>
  40ed38:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40ed3c:	add	x1, x1, #0xb6d
  40ed40:	mov	w2, #0x5                   	// #5
  40ed44:	mov	x0, xzr
  40ed48:	bl	403380 <dcgettext@plt>
  40ed4c:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  40ed50:	mov	x3, x0
  40ed54:	add	x2, x2, #0xe38
  40ed58:	mov	w1, #0x1                   	// #1
  40ed5c:	mov	w4, #0x7e3                 	// #2019
  40ed60:	mov	x0, x19
  40ed64:	bl	403150 <__fprintf_chk@plt>
  40ed68:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40ed6c:	add	x1, x1, #0xb71
  40ed70:	mov	w2, #0x5                   	// #5
  40ed74:	mov	x0, xzr
  40ed78:	bl	403380 <dcgettext@plt>
  40ed7c:	mov	x1, x19
  40ed80:	bl	403390 <fputs_unlocked@plt>
  40ed84:	cmp	x21, #0x9
  40ed88:	b.hi	40eddc <__fxstatat@plt+0xb8ec>  // b.pmore
  40ed8c:	adrp	x8, 413000 <__fxstatat@plt+0xfb10>
  40ed90:	add	x8, x8, #0xb50
  40ed94:	adr	x9, 40eda4 <__fxstatat@plt+0xb8b4>
  40ed98:	ldrb	w10, [x8, x21]
  40ed9c:	add	x9, x9, x10, lsl #2
  40eda0:	br	x9
  40eda4:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40eda8:	add	x1, x1, #0xc3d
  40edac:	mov	w2, #0x5                   	// #5
  40edb0:	mov	x0, xzr
  40edb4:	bl	403380 <dcgettext@plt>
  40edb8:	ldr	x3, [x20]
  40edbc:	mov	x2, x0
  40edc0:	mov	x0, x19
  40edc4:	ldp	x20, x19, [sp, #64]
  40edc8:	ldr	x21, [sp, #48]
  40edcc:	ldp	x29, x30, [sp, #32]
  40edd0:	mov	w1, #0x1                   	// #1
  40edd4:	add	sp, sp, #0x50
  40edd8:	b	403150 <__fprintf_chk@plt>
  40eddc:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40ede0:	add	x1, x1, #0xd7c
  40ede4:	b	40ef40 <__fxstatat@plt+0xba50>
  40ede8:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40edec:	add	x1, x1, #0xc4d
  40edf0:	mov	w2, #0x5                   	// #5
  40edf4:	mov	x0, xzr
  40edf8:	bl	403380 <dcgettext@plt>
  40edfc:	ldp	x3, x4, [x20]
  40ee00:	mov	x2, x0
  40ee04:	mov	x0, x19
  40ee08:	ldp	x20, x19, [sp, #64]
  40ee0c:	ldr	x21, [sp, #48]
  40ee10:	ldp	x29, x30, [sp, #32]
  40ee14:	mov	w1, #0x1                   	// #1
  40ee18:	add	sp, sp, #0x50
  40ee1c:	b	403150 <__fprintf_chk@plt>
  40ee20:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40ee24:	add	x1, x1, #0xc64
  40ee28:	mov	w2, #0x5                   	// #5
  40ee2c:	mov	x0, xzr
  40ee30:	bl	403380 <dcgettext@plt>
  40ee34:	ldp	x3, x4, [x20]
  40ee38:	ldr	x5, [x20, #16]
  40ee3c:	mov	x2, x0
  40ee40:	mov	x0, x19
  40ee44:	ldp	x20, x19, [sp, #64]
  40ee48:	ldr	x21, [sp, #48]
  40ee4c:	ldp	x29, x30, [sp, #32]
  40ee50:	mov	w1, #0x1                   	// #1
  40ee54:	add	sp, sp, #0x50
  40ee58:	b	403150 <__fprintf_chk@plt>
  40ee5c:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40ee60:	add	x1, x1, #0xc80
  40ee64:	mov	w2, #0x5                   	// #5
  40ee68:	mov	x0, xzr
  40ee6c:	bl	403380 <dcgettext@plt>
  40ee70:	ldp	x3, x4, [x20]
  40ee74:	ldp	x5, x6, [x20, #16]
  40ee78:	mov	x2, x0
  40ee7c:	mov	x0, x19
  40ee80:	ldp	x20, x19, [sp, #64]
  40ee84:	ldr	x21, [sp, #48]
  40ee88:	ldp	x29, x30, [sp, #32]
  40ee8c:	mov	w1, #0x1                   	// #1
  40ee90:	add	sp, sp, #0x50
  40ee94:	b	403150 <__fprintf_chk@plt>
  40ee98:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40ee9c:	add	x1, x1, #0xca0
  40eea0:	mov	w2, #0x5                   	// #5
  40eea4:	mov	x0, xzr
  40eea8:	bl	403380 <dcgettext@plt>
  40eeac:	ldp	x3, x4, [x20]
  40eeb0:	ldp	x5, x6, [x20, #16]
  40eeb4:	ldr	x7, [x20, #32]
  40eeb8:	mov	x2, x0
  40eebc:	mov	x0, x19
  40eec0:	ldp	x20, x19, [sp, #64]
  40eec4:	ldr	x21, [sp, #48]
  40eec8:	ldp	x29, x30, [sp, #32]
  40eecc:	mov	w1, #0x1                   	// #1
  40eed0:	add	sp, sp, #0x50
  40eed4:	b	403150 <__fprintf_chk@plt>
  40eed8:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40eedc:	add	x1, x1, #0xcc4
  40eee0:	mov	w2, #0x5                   	// #5
  40eee4:	mov	x0, xzr
  40eee8:	bl	403380 <dcgettext@plt>
  40eeec:	ldp	x3, x4, [x20]
  40eef0:	ldp	x5, x6, [x20, #16]
  40eef4:	ldp	x7, x8, [x20, #32]
  40eef8:	mov	x2, x0
  40eefc:	b	40ef2c <__fxstatat@plt+0xba3c>
  40ef00:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40ef04:	add	x1, x1, #0xcec
  40ef08:	mov	w2, #0x5                   	// #5
  40ef0c:	mov	x0, xzr
  40ef10:	bl	403380 <dcgettext@plt>
  40ef14:	ldr	x9, [x20, #48]
  40ef18:	ldp	x3, x4, [x20]
  40ef1c:	ldp	x5, x6, [x20, #16]
  40ef20:	ldp	x7, x8, [x20, #32]
  40ef24:	mov	x2, x0
  40ef28:	str	x9, [sp, #8]
  40ef2c:	mov	w1, #0x1                   	// #1
  40ef30:	str	x8, [sp]
  40ef34:	b	40efa4 <__fxstatat@plt+0xbab4>
  40ef38:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40ef3c:	add	x1, x1, #0xd48
  40ef40:	mov	w2, #0x5                   	// #5
  40ef44:	mov	x0, xzr
  40ef48:	bl	403380 <dcgettext@plt>
  40ef4c:	ldp	x8, x9, [x20, #56]
  40ef50:	ldp	x3, x4, [x20]
  40ef54:	ldp	x5, x6, [x20, #16]
  40ef58:	ldr	x7, [x20, #32]
  40ef5c:	ldur	q0, [x20, #40]
  40ef60:	mov	x2, x0
  40ef64:	str	x9, [sp, #24]
  40ef68:	b	40ef98 <__fxstatat@plt+0xbaa8>
  40ef6c:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40ef70:	add	x1, x1, #0xd18
  40ef74:	mov	w2, #0x5                   	// #5
  40ef78:	mov	x0, xzr
  40ef7c:	bl	403380 <dcgettext@plt>
  40ef80:	ldp	x3, x4, [x20]
  40ef84:	ldp	x5, x6, [x20, #16]
  40ef88:	ldr	x7, [x20, #32]
  40ef8c:	ldur	q0, [x20, #40]
  40ef90:	ldr	x8, [x20, #56]
  40ef94:	mov	x2, x0
  40ef98:	str	x8, [sp, #16]
  40ef9c:	mov	w1, #0x1                   	// #1
  40efa0:	str	q0, [sp]
  40efa4:	mov	x0, x19
  40efa8:	bl	403150 <__fprintf_chk@plt>
  40efac:	ldp	x20, x19, [sp, #64]
  40efb0:	ldr	x21, [sp, #48]
  40efb4:	ldp	x29, x30, [sp, #32]
  40efb8:	add	sp, sp, #0x50
  40efbc:	ret
  40efc0:	mov	x8, xzr
  40efc4:	ldr	x9, [x4, x8, lsl #3]
  40efc8:	add	x8, x8, #0x1
  40efcc:	cbnz	x9, 40efc4 <__fxstatat@plt+0xbad4>
  40efd0:	sub	x5, x8, #0x1
  40efd4:	b	40ecd4 <__fxstatat@plt+0xb7e4>
  40efd8:	sub	sp, sp, #0x60
  40efdc:	stp	x29, x30, [sp, #80]
  40efe0:	ldr	w8, [x4, #24]
  40efe4:	mov	x5, xzr
  40efe8:	mov	x9, sp
  40efec:	add	x29, sp, #0x50
  40eff0:	tbz	w8, #31, 40f018 <__fxstatat@plt+0xbb28>
  40eff4:	add	w11, w8, #0x8
  40eff8:	cmn	w8, #0x8
  40effc:	str	w11, [x4, #24]
  40f000:	b.gt	40f014 <__fxstatat@plt+0xbb24>
  40f004:	ldr	x10, [x4, #8]
  40f008:	add	x10, x10, w8, sxtw
  40f00c:	mov	w8, w11
  40f010:	b	40f024 <__fxstatat@plt+0xbb34>
  40f014:	mov	w8, w11
  40f018:	ldr	x10, [x4]
  40f01c:	add	x11, x10, #0x8
  40f020:	str	x11, [x4]
  40f024:	ldr	x10, [x10]
  40f028:	str	x10, [x9, x5, lsl #3]
  40f02c:	cbz	x10, 40f03c <__fxstatat@plt+0xbb4c>
  40f030:	add	x5, x5, #0x1
  40f034:	cmp	x5, #0xa
  40f038:	b.ne	40eff0 <__fxstatat@plt+0xbb00>  // b.any
  40f03c:	mov	x4, sp
  40f040:	bl	40ecd4 <__fxstatat@plt+0xb7e4>
  40f044:	ldp	x29, x30, [sp, #80]
  40f048:	add	sp, sp, #0x60
  40f04c:	ret
  40f050:	sub	sp, sp, #0xf0
  40f054:	stp	x29, x30, [sp, #224]
  40f058:	add	x29, sp, #0xe0
  40f05c:	mov	x8, #0xffffffffffffffe0    	// #-32
  40f060:	mov	x9, sp
  40f064:	sub	x10, x29, #0x60
  40f068:	movk	x8, #0xff80, lsl #32
  40f06c:	add	x11, x29, #0x10
  40f070:	add	x9, x9, #0x80
  40f074:	add	x10, x10, #0x20
  40f078:	stp	x9, x8, [x29, #-16]
  40f07c:	stp	x11, x10, [x29, #-32]
  40f080:	stp	x4, x5, [x29, #-96]
  40f084:	stp	x6, x7, [x29, #-80]
  40f088:	stp	q0, q1, [sp]
  40f08c:	ldp	q0, q1, [x29, #-32]
  40f090:	sub	x4, x29, #0x40
  40f094:	stp	q2, q3, [sp, #32]
  40f098:	stp	q4, q5, [sp, #64]
  40f09c:	stp	q6, q7, [sp, #96]
  40f0a0:	stp	q0, q1, [x29, #-64]
  40f0a4:	bl	40efd8 <__fxstatat@plt+0xbae8>
  40f0a8:	ldp	x29, x30, [sp, #224]
  40f0ac:	add	sp, sp, #0xf0
  40f0b0:	ret
  40f0b4:	stp	x29, x30, [sp, #-16]!
  40f0b8:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40f0bc:	add	x1, x1, #0xdb8
  40f0c0:	mov	w2, #0x5                   	// #5
  40f0c4:	mov	x0, xzr
  40f0c8:	mov	x29, sp
  40f0cc:	bl	403380 <dcgettext@plt>
  40f0d0:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  40f0d4:	mov	x1, x0
  40f0d8:	add	x2, x2, #0xdcd
  40f0dc:	mov	w0, #0x1                   	// #1
  40f0e0:	bl	402f50 <__printf_chk@plt>
  40f0e4:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40f0e8:	add	x1, x1, #0xde3
  40f0ec:	mov	w2, #0x5                   	// #5
  40f0f0:	mov	x0, xzr
  40f0f4:	bl	403380 <dcgettext@plt>
  40f0f8:	adrp	x2, 412000 <__fxstatat@plt+0xeb10>
  40f0fc:	adrp	x3, 412000 <__fxstatat@plt+0xeb10>
  40f100:	mov	x1, x0
  40f104:	add	x2, x2, #0x596
  40f108:	add	x3, x3, #0xad3
  40f10c:	mov	w0, #0x1                   	// #1
  40f110:	bl	402f50 <__printf_chk@plt>
  40f114:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40f118:	add	x1, x1, #0xdf7
  40f11c:	mov	w2, #0x5                   	// #5
  40f120:	mov	x0, xzr
  40f124:	bl	403380 <dcgettext@plt>
  40f128:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  40f12c:	ldr	x1, [x8, #1328]
  40f130:	ldp	x29, x30, [sp], #16
  40f134:	b	403390 <fputs_unlocked@plt>
  40f138:	stp	x29, x30, [sp, #-32]!
  40f13c:	str	x19, [sp, #16]
  40f140:	adrp	x19, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40f144:	ldrb	w8, [x19, #2832]
  40f148:	mov	x29, sp
  40f14c:	cmp	w8, #0x1
  40f150:	b.ne	40f160 <__fxstatat@plt+0xbc70>  // b.any
  40f154:	adrp	x8, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40f158:	ldrb	w8, [x8, #2836]
  40f15c:	b	40f17c <__fxstatat@plt+0xbc8c>
  40f160:	bl	402ce0 <geteuid@plt>
  40f164:	cmp	w0, #0x0
  40f168:	adrp	x9, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  40f16c:	mov	w10, #0x1                   	// #1
  40f170:	cset	w8, eq  // eq = none
  40f174:	strb	w8, [x9, #2836]
  40f178:	strb	w10, [x19, #2832]
  40f17c:	ldr	x19, [sp, #16]
  40f180:	cmp	w8, #0x0
  40f184:	cset	w0, ne  // ne = any
  40f188:	ldp	x29, x30, [sp], #32
  40f18c:	ret
  40f190:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40f194:	udiv	x8, x8, x1
  40f198:	cmp	x8, x0
  40f19c:	b.cc	40f1a8 <__fxstatat@plt+0xbcb8>  // b.lo, b.ul, b.last
  40f1a0:	mul	x0, x1, x0
  40f1a4:	b	40f1b4 <__fxstatat@plt+0xbcc4>
  40f1a8:	stp	x29, x30, [sp, #-16]!
  40f1ac:	mov	x29, sp
  40f1b0:	bl	40f3f0 <__fxstatat@plt+0xbf00>
  40f1b4:	stp	x29, x30, [sp, #-32]!
  40f1b8:	str	x19, [sp, #16]
  40f1bc:	mov	x29, sp
  40f1c0:	mov	x19, x0
  40f1c4:	bl	402eb0 <malloc@plt>
  40f1c8:	cbz	x19, 40f1d0 <__fxstatat@plt+0xbce0>
  40f1cc:	cbz	x0, 40f1dc <__fxstatat@plt+0xbcec>
  40f1d0:	ldr	x19, [sp, #16]
  40f1d4:	ldp	x29, x30, [sp], #32
  40f1d8:	ret
  40f1dc:	bl	40f3f0 <__fxstatat@plt+0xbf00>
  40f1e0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40f1e4:	udiv	x8, x8, x2
  40f1e8:	cmp	x8, x1
  40f1ec:	b.cc	40f1f8 <__fxstatat@plt+0xbd08>  // b.lo, b.ul, b.last
  40f1f0:	mul	x1, x2, x1
  40f1f4:	b	40f204 <__fxstatat@plt+0xbd14>
  40f1f8:	stp	x29, x30, [sp, #-16]!
  40f1fc:	mov	x29, sp
  40f200:	bl	40f3f0 <__fxstatat@plt+0xbf00>
  40f204:	stp	x29, x30, [sp, #-32]!
  40f208:	str	x19, [sp, #16]
  40f20c:	mov	x19, x1
  40f210:	mov	x29, sp
  40f214:	cbz	x0, 40f228 <__fxstatat@plt+0xbd38>
  40f218:	cbnz	x19, 40f228 <__fxstatat@plt+0xbd38>
  40f21c:	bl	4031f0 <free@plt>
  40f220:	mov	x0, xzr
  40f224:	b	40f238 <__fxstatat@plt+0xbd48>
  40f228:	mov	x1, x19
  40f22c:	bl	403010 <realloc@plt>
  40f230:	cbz	x19, 40f238 <__fxstatat@plt+0xbd48>
  40f234:	cbz	x0, 40f244 <__fxstatat@plt+0xbd54>
  40f238:	ldr	x19, [sp, #16]
  40f23c:	ldp	x29, x30, [sp], #32
  40f240:	ret
  40f244:	bl	40f3f0 <__fxstatat@plt+0xbf00>
  40f248:	stp	x29, x30, [sp, #-16]!
  40f24c:	ldr	x9, [x1]
  40f250:	mov	x29, sp
  40f254:	cbz	x0, 40f278 <__fxstatat@plt+0xbd88>
  40f258:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40f25c:	movk	x8, #0x5554
  40f260:	udiv	x8, x8, x2
  40f264:	cmp	x8, x9
  40f268:	b.ls	40f2b0 <__fxstatat@plt+0xbdc0>  // b.plast
  40f26c:	add	x8, x9, x9, lsr #1
  40f270:	add	x9, x8, #0x1
  40f274:	b	40f29c <__fxstatat@plt+0xbdac>
  40f278:	cbnz	x9, 40f28c <__fxstatat@plt+0xbd9c>
  40f27c:	mov	w8, #0x80                  	// #128
  40f280:	udiv	x8, x8, x2
  40f284:	cmp	x2, #0x80
  40f288:	cinc	x9, x8, hi  // hi = pmore
  40f28c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40f290:	udiv	x8, x8, x2
  40f294:	cmp	x8, x9
  40f298:	b.cc	40f2b0 <__fxstatat@plt+0xbdc0>  // b.lo, b.ul, b.last
  40f29c:	mul	x8, x9, x2
  40f2a0:	str	x9, [x1]
  40f2a4:	mov	x1, x8
  40f2a8:	ldp	x29, x30, [sp], #16
  40f2ac:	b	40f204 <__fxstatat@plt+0xbd14>
  40f2b0:	bl	40f3f0 <__fxstatat@plt+0xbf00>
  40f2b4:	b	40f1b4 <__fxstatat@plt+0xbcc4>
  40f2b8:	stp	x29, x30, [sp, #-16]!
  40f2bc:	ldr	x8, [x1]
  40f2c0:	mov	x29, sp
  40f2c4:	cbz	x0, 40f2e4 <__fxstatat@plt+0xbdf4>
  40f2c8:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40f2cc:	movk	x9, #0x5554
  40f2d0:	cmp	x8, x9
  40f2d4:	b.cs	40f2ec <__fxstatat@plt+0xbdfc>  // b.hs, b.nlast
  40f2d8:	add	x8, x8, x8, lsr #1
  40f2dc:	add	x8, x8, #0x1
  40f2e0:	b	40f2f4 <__fxstatat@plt+0xbe04>
  40f2e4:	cbz	x8, 40f2f0 <__fxstatat@plt+0xbe00>
  40f2e8:	tbz	x8, #63, 40f2f4 <__fxstatat@plt+0xbe04>
  40f2ec:	bl	40f3f0 <__fxstatat@plt+0xbf00>
  40f2f0:	mov	w8, #0x80                  	// #128
  40f2f4:	str	x8, [x1]
  40f2f8:	mov	x1, x8
  40f2fc:	ldp	x29, x30, [sp], #16
  40f300:	b	40f204 <__fxstatat@plt+0xbd14>
  40f304:	stp	x29, x30, [sp, #-32]!
  40f308:	stp	x20, x19, [sp, #16]
  40f30c:	mov	x29, sp
  40f310:	mov	x19, x0
  40f314:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  40f318:	mov	w1, wzr
  40f31c:	mov	x2, x19
  40f320:	mov	x20, x0
  40f324:	bl	402f70 <memset@plt>
  40f328:	mov	x0, x20
  40f32c:	ldp	x20, x19, [sp, #16]
  40f330:	ldp	x29, x30, [sp], #32
  40f334:	ret
  40f338:	stp	x29, x30, [sp, #-16]!
  40f33c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40f340:	udiv	x8, x8, x1
  40f344:	cmp	x8, x0
  40f348:	mov	x29, sp
  40f34c:	b.cc	40f360 <__fxstatat@plt+0xbe70>  // b.lo, b.ul, b.last
  40f350:	bl	40fa30 <__fxstatat@plt+0xc540>
  40f354:	cbz	x0, 40f360 <__fxstatat@plt+0xbe70>
  40f358:	ldp	x29, x30, [sp], #16
  40f35c:	ret
  40f360:	bl	40f3f0 <__fxstatat@plt+0xbf00>
  40f364:	stp	x29, x30, [sp, #-48]!
  40f368:	stp	x20, x19, [sp, #32]
  40f36c:	mov	x20, x0
  40f370:	mov	x0, x1
  40f374:	str	x21, [sp, #16]
  40f378:	mov	x29, sp
  40f37c:	mov	x19, x1
  40f380:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  40f384:	mov	x1, x20
  40f388:	mov	x2, x19
  40f38c:	mov	x21, x0
  40f390:	bl	402c20 <memcpy@plt>
  40f394:	mov	x0, x21
  40f398:	ldp	x20, x19, [sp, #32]
  40f39c:	ldr	x21, [sp, #16]
  40f3a0:	ldp	x29, x30, [sp], #48
  40f3a4:	ret
  40f3a8:	stp	x29, x30, [sp, #-48]!
  40f3ac:	str	x21, [sp, #16]
  40f3b0:	stp	x20, x19, [sp, #32]
  40f3b4:	mov	x29, sp
  40f3b8:	mov	x19, x0
  40f3bc:	bl	402c50 <strlen@plt>
  40f3c0:	add	x20, x0, #0x1
  40f3c4:	mov	x0, x20
  40f3c8:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  40f3cc:	mov	x1, x19
  40f3d0:	mov	x2, x20
  40f3d4:	mov	x21, x0
  40f3d8:	bl	402c20 <memcpy@plt>
  40f3dc:	mov	x0, x21
  40f3e0:	ldp	x20, x19, [sp, #32]
  40f3e4:	ldr	x21, [sp, #16]
  40f3e8:	ldp	x29, x30, [sp], #48
  40f3ec:	ret
  40f3f0:	stp	x29, x30, [sp, #-32]!
  40f3f4:	str	x19, [sp, #16]
  40f3f8:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  40f3fc:	ldr	w19, [x8, #1192]
  40f400:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40f404:	add	x1, x1, #0xe67
  40f408:	mov	w2, #0x5                   	// #5
  40f40c:	mov	x0, xzr
  40f410:	mov	x29, sp
  40f414:	bl	403380 <dcgettext@plt>
  40f418:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  40f41c:	mov	x3, x0
  40f420:	add	x2, x2, #0x6b
  40f424:	mov	w0, w19
  40f428:	mov	w1, wzr
  40f42c:	bl	402ca0 <error@plt>
  40f430:	bl	4030c0 <abort@plt>
  40f434:	stp	x29, x30, [sp, #-80]!
  40f438:	cmp	w2, #0x25
  40f43c:	str	x25, [sp, #16]
  40f440:	stp	x24, x23, [sp, #32]
  40f444:	stp	x22, x21, [sp, #48]
  40f448:	stp	x20, x19, [sp, #64]
  40f44c:	mov	x29, sp
  40f450:	b.cs	40f7e0 <__fxstatat@plt+0xc2f0>  // b.hs, b.nlast
  40f454:	mov	x23, x4
  40f458:	mov	x19, x3
  40f45c:	mov	w22, w2
  40f460:	mov	x21, x1
  40f464:	mov	x20, x0
  40f468:	bl	403420 <__errno_location@plt>
  40f46c:	mov	x24, x0
  40f470:	str	wzr, [x0]
  40f474:	bl	403170 <__ctype_b_loc@plt>
  40f478:	ldr	x8, [x0]
  40f47c:	mov	x10, x20
  40f480:	ldrb	w9, [x10], #1
  40f484:	ldrh	w11, [x8, x9, lsl #1]
  40f488:	tbnz	w11, #13, 40f480 <__fxstatat@plt+0xbf90>
  40f48c:	cmp	x21, #0x0
  40f490:	add	x8, x29, #0x18
  40f494:	csel	x21, x8, x21, eq  // eq = none
  40f498:	cmp	w9, #0x2d
  40f49c:	b.ne	40f4a8 <__fxstatat@plt+0xbfb8>  // b.any
  40f4a0:	mov	w20, #0x4                   	// #4
  40f4a4:	b	40f7c4 <__fxstatat@plt+0xc2d4>
  40f4a8:	mov	x0, x20
  40f4ac:	mov	x1, x21
  40f4b0:	mov	w2, w22
  40f4b4:	bl	402c40 <strtoul@plt>
  40f4b8:	ldr	x25, [x21]
  40f4bc:	cmp	x25, x20
  40f4c0:	b.eq	40f4e4 <__fxstatat@plt+0xbff4>  // b.none
  40f4c4:	ldr	w20, [x24]
  40f4c8:	mov	x22, x0
  40f4cc:	cbz	w20, 40f4dc <__fxstatat@plt+0xbfec>
  40f4d0:	cmp	w20, #0x22
  40f4d4:	b.ne	40f4a0 <__fxstatat@plt+0xbfb0>  // b.any
  40f4d8:	mov	w20, #0x1                   	// #1
  40f4dc:	cbnz	x23, 40f504 <__fxstatat@plt+0xc014>
  40f4e0:	b	40f7c0 <__fxstatat@plt+0xc2d0>
  40f4e4:	cbz	x23, 40f4a0 <__fxstatat@plt+0xbfb0>
  40f4e8:	ldrb	w1, [x20]
  40f4ec:	cbz	w1, 40f4a0 <__fxstatat@plt+0xbfb0>
  40f4f0:	mov	x0, x23
  40f4f4:	bl	403270 <strchr@plt>
  40f4f8:	cbz	x0, 40f4a0 <__fxstatat@plt+0xbfb0>
  40f4fc:	mov	w20, wzr
  40f500:	mov	w22, #0x1                   	// #1
  40f504:	ldrb	w24, [x25]
  40f508:	cbz	w24, 40f7c0 <__fxstatat@plt+0xc2d0>
  40f50c:	mov	x0, x23
  40f510:	mov	w1, w24
  40f514:	bl	403270 <strchr@plt>
  40f518:	cbz	x0, 40f744 <__fxstatat@plt+0xc254>
  40f51c:	sub	w10, w24, #0x45
  40f520:	mov	w8, #0x1                   	// #1
  40f524:	cmp	w10, #0x2f
  40f528:	mov	w9, #0x400                 	// #1024
  40f52c:	b.hi	40f5a0 <__fxstatat@plt+0xc0b0>  // b.pmore
  40f530:	mov	w11, #0x1                   	// #1
  40f534:	lsl	x10, x11, x10
  40f538:	mov	x11, #0x8945                	// #35141
  40f53c:	movk	x11, #0x30, lsl #16
  40f540:	movk	x11, #0x8144, lsl #32
  40f544:	tst	x10, x11
  40f548:	b.eq	40f5a0 <__fxstatat@plt+0xc0b0>  // b.none
  40f54c:	mov	w1, #0x30                  	// #48
  40f550:	mov	x0, x23
  40f554:	bl	403270 <strchr@plt>
  40f558:	cbz	x0, 40f58c <__fxstatat@plt+0xc09c>
  40f55c:	ldrb	w8, [x25, #1]
  40f560:	cmp	w8, #0x42
  40f564:	b.eq	40f598 <__fxstatat@plt+0xc0a8>  // b.none
  40f568:	cmp	w8, #0x44
  40f56c:	b.eq	40f598 <__fxstatat@plt+0xc0a8>  // b.none
  40f570:	cmp	w8, #0x69
  40f574:	b.ne	40f58c <__fxstatat@plt+0xc09c>  // b.any
  40f578:	ldrb	w8, [x25, #2]
  40f57c:	mov	w9, #0x3                   	// #3
  40f580:	cmp	w8, #0x42
  40f584:	csinc	x8, x9, xzr, eq  // eq = none
  40f588:	b	40f590 <__fxstatat@plt+0xc0a0>
  40f58c:	mov	w8, #0x1                   	// #1
  40f590:	mov	w9, #0x400                 	// #1024
  40f594:	b	40f5a0 <__fxstatat@plt+0xc0b0>
  40f598:	mov	w8, #0x2                   	// #2
  40f59c:	mov	w9, #0x3e8                 	// #1000
  40f5a0:	cmp	w24, #0x59
  40f5a4:	b.gt	40f5d8 <__fxstatat@plt+0xc0e8>
  40f5a8:	sub	w10, w24, #0x42
  40f5ac:	cmp	w10, #0xe
  40f5b0:	b.hi	40f614 <__fxstatat@plt+0xc124>  // b.pmore
  40f5b4:	adrp	x11, 413000 <__fxstatat@plt+0xfb10>
  40f5b8:	add	x11, x11, #0xe78
  40f5bc:	adr	x12, 40f5cc <__fxstatat@plt+0xc0dc>
  40f5c0:	ldrb	w13, [x11, x10]
  40f5c4:	add	x12, x12, x13, lsl #2
  40f5c8:	br	x12
  40f5cc:	cmp	xzr, x22, lsr #54
  40f5d0:	lsl	x9, x22, #10
  40f5d4:	b	40f6ac <__fxstatat@plt+0xc1bc>
  40f5d8:	cmp	w24, #0x73
  40f5dc:	b.gt	40f650 <__fxstatat@plt+0xc160>
  40f5e0:	sub	w10, w24, #0x62
  40f5e4:	cmp	w10, #0xb
  40f5e8:	b.hi	40f710 <__fxstatat@plt+0xc220>  // b.pmore
  40f5ec:	adrp	x11, 413000 <__fxstatat@plt+0xfb10>
  40f5f0:	add	x11, x11, #0xe87
  40f5f4:	adr	x12, 40f608 <__fxstatat@plt+0xc118>
  40f5f8:	ldrb	w13, [x11, x10]
  40f5fc:	add	x12, x12, x13, lsl #2
  40f600:	mov	w10, wzr
  40f604:	br	x12
  40f608:	cmp	xzr, x22, lsr #55
  40f60c:	lsl	x9, x22, #9
  40f610:	b	40f6ac <__fxstatat@plt+0xc1bc>
  40f614:	cmp	w24, #0x54
  40f618:	b.eq	40f6e4 <__fxstatat@plt+0xc1f4>  // b.none
  40f61c:	cmp	w24, #0x59
  40f620:	b.ne	40f744 <__fxstatat@plt+0xc254>  // b.any
  40f624:	mov	w10, wzr
  40f628:	mov	w11, #0xfffffff8            	// #-8
  40f62c:	umulh	x12, x9, x22
  40f630:	cmp	xzr, x12
  40f634:	mul	x13, x22, x9
  40f638:	cset	w12, ne  // ne = any
  40f63c:	csinv	x22, x13, xzr, eq  // eq = none
  40f640:	adds	w11, w11, #0x1
  40f644:	orr	w10, w10, w12
  40f648:	b.cc	40f62c <__fxstatat@plt+0xc13c>  // b.lo, b.ul, b.last
  40f64c:	b	40f7a4 <__fxstatat@plt+0xc2b4>
  40f650:	cmp	w24, #0x74
  40f654:	b.eq	40f6e4 <__fxstatat@plt+0xc1f4>  // b.none
  40f658:	cmp	w24, #0x77
  40f65c:	b.ne	40f744 <__fxstatat@plt+0xc254>  // b.any
  40f660:	cmn	x22, x22
  40f664:	lsl	x9, x22, #1
  40f668:	cset	w10, cs  // cs = hs, nlast
  40f66c:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  40f670:	b	40f7a4 <__fxstatat@plt+0xc2b4>
  40f674:	mov	w10, wzr
  40f678:	mov	w11, #0xfffffffd            	// #-3
  40f67c:	umulh	x12, x9, x22
  40f680:	cmp	xzr, x12
  40f684:	mul	x13, x22, x9
  40f688:	cset	w12, ne  // ne = any
  40f68c:	csinv	x22, x13, xzr, eq  // eq = none
  40f690:	adds	w11, w11, #0x1
  40f694:	orr	w10, w10, w12
  40f698:	b.cc	40f67c <__fxstatat@plt+0xc18c>  // b.lo, b.ul, b.last
  40f69c:	b	40f7a4 <__fxstatat@plt+0xc2b4>
  40f6a0:	umulh	x10, x9, x22
  40f6a4:	mul	x9, x22, x9
  40f6a8:	cmp	xzr, x10
  40f6ac:	cset	w10, ne  // ne = any
  40f6b0:	csinv	x22, x9, xzr, eq  // eq = none
  40f6b4:	b	40f7a4 <__fxstatat@plt+0xc2b4>
  40f6b8:	mov	w10, wzr
  40f6bc:	mov	w11, #0xfffffffe            	// #-2
  40f6c0:	umulh	x12, x9, x22
  40f6c4:	cmp	xzr, x12
  40f6c8:	mul	x13, x22, x9
  40f6cc:	cset	w12, ne  // ne = any
  40f6d0:	csinv	x22, x13, xzr, eq  // eq = none
  40f6d4:	adds	w11, w11, #0x1
  40f6d8:	orr	w10, w10, w12
  40f6dc:	b.cc	40f6c0 <__fxstatat@plt+0xc1d0>  // b.lo, b.ul, b.last
  40f6e0:	b	40f7a4 <__fxstatat@plt+0xc2b4>
  40f6e4:	mov	w10, wzr
  40f6e8:	mov	w11, #0xfffffffc            	// #-4
  40f6ec:	umulh	x12, x9, x22
  40f6f0:	cmp	xzr, x12
  40f6f4:	mul	x13, x22, x9
  40f6f8:	cset	w12, ne  // ne = any
  40f6fc:	csinv	x22, x13, xzr, eq  // eq = none
  40f700:	adds	w11, w11, #0x1
  40f704:	orr	w10, w10, w12
  40f708:	b.cc	40f6ec <__fxstatat@plt+0xc1fc>  // b.lo, b.ul, b.last
  40f70c:	b	40f7a4 <__fxstatat@plt+0xc2b4>
  40f710:	cmp	w24, #0x5a
  40f714:	b.ne	40f744 <__fxstatat@plt+0xc254>  // b.any
  40f718:	mov	w10, wzr
  40f71c:	mov	w11, #0xfffffff9            	// #-7
  40f720:	umulh	x12, x9, x22
  40f724:	cmp	xzr, x12
  40f728:	mul	x13, x22, x9
  40f72c:	cset	w12, ne  // ne = any
  40f730:	csinv	x22, x13, xzr, eq  // eq = none
  40f734:	adds	w11, w11, #0x1
  40f738:	orr	w10, w10, w12
  40f73c:	b.cc	40f720 <__fxstatat@plt+0xc230>  // b.lo, b.ul, b.last
  40f740:	b	40f7a4 <__fxstatat@plt+0xc2b4>
  40f744:	str	x22, [x19]
  40f748:	orr	w20, w20, #0x2
  40f74c:	b	40f7c4 <__fxstatat@plt+0xc2d4>
  40f750:	mov	w10, wzr
  40f754:	mov	w11, #0xfffffffa            	// #-6
  40f758:	umulh	x12, x9, x22
  40f75c:	cmp	xzr, x12
  40f760:	mul	x13, x22, x9
  40f764:	cset	w12, ne  // ne = any
  40f768:	csinv	x22, x13, xzr, eq  // eq = none
  40f76c:	adds	w11, w11, #0x1
  40f770:	orr	w10, w10, w12
  40f774:	b.cc	40f758 <__fxstatat@plt+0xc268>  // b.lo, b.ul, b.last
  40f778:	b	40f7a4 <__fxstatat@plt+0xc2b4>
  40f77c:	mov	w10, wzr
  40f780:	mov	w11, #0xfffffffb            	// #-5
  40f784:	umulh	x12, x9, x22
  40f788:	cmp	xzr, x12
  40f78c:	mul	x13, x22, x9
  40f790:	cset	w12, ne  // ne = any
  40f794:	csinv	x22, x13, xzr, eq  // eq = none
  40f798:	adds	w11, w11, #0x1
  40f79c:	orr	w10, w10, w12
  40f7a0:	b.cc	40f784 <__fxstatat@plt+0xc294>  // b.lo, b.ul, b.last
  40f7a4:	add	x9, x25, x8
  40f7a8:	str	x9, [x21]
  40f7ac:	ldrb	w8, [x25, x8]
  40f7b0:	orr	w9, w10, w20
  40f7b4:	orr	w10, w9, #0x2
  40f7b8:	cmp	w8, #0x0
  40f7bc:	csel	w20, w9, w10, eq  // eq = none
  40f7c0:	str	x22, [x19]
  40f7c4:	mov	w0, w20
  40f7c8:	ldp	x20, x19, [sp, #64]
  40f7cc:	ldp	x22, x21, [sp, #48]
  40f7d0:	ldp	x24, x23, [sp, #32]
  40f7d4:	ldr	x25, [sp, #16]
  40f7d8:	ldp	x29, x30, [sp], #80
  40f7dc:	ret
  40f7e0:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  40f7e4:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  40f7e8:	adrp	x3, 413000 <__fxstatat@plt+0xfb10>
  40f7ec:	add	x0, x0, #0xe93
  40f7f0:	add	x1, x1, #0xeb9
  40f7f4:	add	x3, x3, #0xec9
  40f7f8:	mov	w2, #0x54                  	// #84
  40f7fc:	bl	403410 <__assert_fail@plt>
  40f800:	sub	sp, sp, #0x80
  40f804:	str	x23, [sp, #80]
  40f808:	mov	x2, x0
  40f80c:	mov	x23, xzr
  40f810:	mov	x8, x0
  40f814:	stp	x29, x30, [sp, #64]
  40f818:	stp	x22, x21, [sp, #96]
  40f81c:	stp	x20, x19, [sp, #112]
  40f820:	add	x29, sp, #0x40
  40f824:	ldrb	w9, [x8]
  40f828:	cmp	w9, #0x25
  40f82c:	b.ne	40f848 <__fxstatat@plt+0xc358>  // b.any
  40f830:	ldrb	w9, [x8, #1]
  40f834:	cmp	w9, #0x73
  40f838:	b.ne	40f8d4 <__fxstatat@plt+0xc3e4>  // b.any
  40f83c:	sub	x23, x23, #0x1
  40f840:	add	x8, x8, #0x2
  40f844:	b	40f824 <__fxstatat@plt+0xc334>
  40f848:	cbnz	w9, 40f8d4 <__fxstatat@plt+0xc3e4>
  40f84c:	ldp	q1, q0, [x1]
  40f850:	stp	q1, q0, [sp]
  40f854:	stp	q1, q0, [sp, #32]
  40f858:	cbz	x23, 40f910 <__fxstatat@plt+0xc420>
  40f85c:	ldr	x20, [sp, #40]
  40f860:	ldr	w8, [sp, #56]
  40f864:	mov	x19, xzr
  40f868:	mov	x21, x23
  40f86c:	tbnz	w8, #31, 40f878 <__fxstatat@plt+0xc388>
  40f870:	mov	w22, w8
  40f874:	b	40f890 <__fxstatat@plt+0xc3a0>
  40f878:	add	w22, w8, #0x8
  40f87c:	cmn	w8, #0x8
  40f880:	str	w22, [sp, #56]
  40f884:	b.gt	40f890 <__fxstatat@plt+0xc3a0>
  40f888:	add	x8, x20, w8, sxtw
  40f88c:	b	40f89c <__fxstatat@plt+0xc3ac>
  40f890:	ldr	x8, [sp, #32]
  40f894:	add	x9, x8, #0x8
  40f898:	str	x9, [sp, #32]
  40f89c:	ldr	x0, [x8]
  40f8a0:	bl	402c50 <strlen@plt>
  40f8a4:	adds	x8, x19, x0
  40f8a8:	csinv	x19, x8, xzr, cc  // cc = lo, ul, last
  40f8ac:	adds	x21, x21, #0x1
  40f8b0:	mov	w8, w22
  40f8b4:	b.cc	40f86c <__fxstatat@plt+0xc37c>  // b.lo, b.ul, b.last
  40f8b8:	lsr	x8, x19, #31
  40f8bc:	cbz	x8, 40f924 <__fxstatat@plt+0xc434>
  40f8c0:	bl	403420 <__errno_location@plt>
  40f8c4:	mov	w8, #0x4b                  	// #75
  40f8c8:	mov	x19, xzr
  40f8cc:	str	w8, [x0]
  40f8d0:	b	40f994 <__fxstatat@plt+0xc4a4>
  40f8d4:	ldp	q1, q0, [x1]
  40f8d8:	mov	x0, sp
  40f8dc:	add	x3, sp, #0x20
  40f8e0:	mov	w1, #0x1                   	// #1
  40f8e4:	stp	q1, q0, [sp, #32]
  40f8e8:	bl	402ef0 <__vasprintf_chk@plt>
  40f8ec:	tbnz	w0, #31, 40f8f8 <__fxstatat@plt+0xc408>
  40f8f0:	ldr	x19, [sp]
  40f8f4:	b	40f994 <__fxstatat@plt+0xc4a4>
  40f8f8:	bl	403420 <__errno_location@plt>
  40f8fc:	ldr	w8, [x0]
  40f900:	cmp	w8, #0xc
  40f904:	b.eq	40f9b0 <__fxstatat@plt+0xc4c0>  // b.none
  40f908:	mov	x19, xzr
  40f90c:	b	40f994 <__fxstatat@plt+0xc4a4>
  40f910:	mov	w0, #0x1                   	// #1
  40f914:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  40f918:	mov	x19, x0
  40f91c:	mov	x20, x0
  40f920:	b	40f990 <__fxstatat@plt+0xc4a0>
  40f924:	add	x0, x19, #0x1
  40f928:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  40f92c:	mov	x19, x0
  40f930:	mov	x20, x0
  40f934:	ldrsw	x8, [sp, #24]
  40f938:	tbz	w8, #31, 40f958 <__fxstatat@plt+0xc468>
  40f93c:	add	w9, w8, #0x8
  40f940:	cmn	w8, #0x8
  40f944:	str	w9, [sp, #24]
  40f948:	b.gt	40f958 <__fxstatat@plt+0xc468>
  40f94c:	ldr	x9, [sp, #8]
  40f950:	add	x8, x9, x8
  40f954:	b	40f964 <__fxstatat@plt+0xc474>
  40f958:	ldr	x8, [sp]
  40f95c:	add	x9, x8, #0x8
  40f960:	str	x9, [sp]
  40f964:	ldr	x21, [x8]
  40f968:	mov	x0, x21
  40f96c:	bl	402c50 <strlen@plt>
  40f970:	mov	x22, x0
  40f974:	mov	x0, x20
  40f978:	mov	x1, x21
  40f97c:	mov	x2, x22
  40f980:	bl	402c20 <memcpy@plt>
  40f984:	adds	x23, x23, #0x1
  40f988:	add	x20, x20, x22
  40f98c:	b.cc	40f934 <__fxstatat@plt+0xc444>  // b.lo, b.ul, b.last
  40f990:	strb	wzr, [x20]
  40f994:	mov	x0, x19
  40f998:	ldp	x20, x19, [sp, #112]
  40f99c:	ldp	x22, x21, [sp, #96]
  40f9a0:	ldr	x23, [sp, #80]
  40f9a4:	ldp	x29, x30, [sp, #64]
  40f9a8:	add	sp, sp, #0x80
  40f9ac:	ret
  40f9b0:	bl	40f3f0 <__fxstatat@plt+0xbf00>
  40f9b4:	sub	sp, sp, #0x30
  40f9b8:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  40f9bc:	ldr	x2, [x8, #1336]
  40f9c0:	stp	x29, x30, [sp, #16]
  40f9c4:	add	x29, sp, #0x10
  40f9c8:	add	x0, x29, #0x18
  40f9cc:	add	x1, sp, #0x8
  40f9d0:	str	x19, [sp, #32]
  40f9d4:	str	xzr, [x29, #24]
  40f9d8:	str	xzr, [sp, #8]
  40f9dc:	bl	4031d0 <getline@plt>
  40f9e0:	subs	x8, x0, #0x1
  40f9e4:	b.lt	40fa10 <__fxstatat@plt+0xc520>  // b.tstop
  40f9e8:	ldr	x0, [x29, #24]
  40f9ec:	ldrb	w9, [x0, x8]
  40f9f0:	cmp	w9, #0xa
  40f9f4:	b.ne	40fa00 <__fxstatat@plt+0xc510>  // b.any
  40f9f8:	strb	wzr, [x0, x8]
  40f9fc:	ldr	x0, [x29, #24]
  40fa00:	bl	402cc0 <rpmatch@plt>
  40fa04:	cmp	w0, #0x0
  40fa08:	cset	w19, gt
  40fa0c:	b	40fa14 <__fxstatat@plt+0xc524>
  40fa10:	mov	w19, wzr
  40fa14:	ldr	x0, [x29, #24]
  40fa18:	bl	4031f0 <free@plt>
  40fa1c:	mov	w0, w19
  40fa20:	ldr	x19, [sp, #32]
  40fa24:	ldp	x29, x30, [sp, #16]
  40fa28:	add	sp, sp, #0x30
  40fa2c:	ret
  40fa30:	mov	x8, x1
  40fa34:	mov	w1, #0x1                   	// #1
  40fa38:	mov	w9, #0x1                   	// #1
  40fa3c:	cbz	x0, 40fa74 <__fxstatat@plt+0xc584>
  40fa40:	cbz	x8, 40fa74 <__fxstatat@plt+0xc584>
  40fa44:	umulh	x10, x8, x0
  40fa48:	mov	x1, x8
  40fa4c:	mov	x9, x0
  40fa50:	cbz	x10, 40fa74 <__fxstatat@plt+0xc584>
  40fa54:	stp	x29, x30, [sp, #-16]!
  40fa58:	mov	x29, sp
  40fa5c:	bl	403420 <__errno_location@plt>
  40fa60:	mov	w8, #0xc                   	// #12
  40fa64:	str	w8, [x0]
  40fa68:	mov	x0, xzr
  40fa6c:	ldp	x29, x30, [sp], #16
  40fa70:	ret
  40fa74:	mov	x0, x9
  40fa78:	b	402fe0 <calloc@plt>
  40fa7c:	stp	x29, x30, [sp, #-32]!
  40fa80:	str	x19, [sp, #16]
  40fa84:	mov	x19, x0
  40fa88:	mov	x29, sp
  40fa8c:	cbz	x0, 40fab4 <__fxstatat@plt+0xc5c4>
  40fa90:	mov	x0, x19
  40fa94:	bl	4033a0 <__freading@plt>
  40fa98:	cbz	w0, 40fab4 <__fxstatat@plt+0xc5c4>
  40fa9c:	ldrb	w8, [x19, #1]
  40faa0:	tbz	w8, #0, 40fab4 <__fxstatat@plt+0xc5c4>
  40faa4:	mov	w2, #0x1                   	// #1
  40faa8:	mov	x0, x19
  40faac:	mov	x1, xzr
  40fab0:	bl	40fb04 <__fxstatat@plt+0xc614>
  40fab4:	mov	x0, x19
  40fab8:	ldr	x19, [sp, #16]
  40fabc:	ldp	x29, x30, [sp], #32
  40fac0:	b	4032c0 <fflush@plt>
  40fac4:	ldp	x9, x8, [x0, #32]
  40fac8:	cmp	x8, x9
  40facc:	b.ls	40fad8 <__fxstatat@plt+0xc5e8>  // b.plast
  40fad0:	mov	x0, xzr
  40fad4:	ret
  40fad8:	ldp	x9, x8, [x0, #8]
  40fadc:	ldrb	w10, [x0, #1]
  40fae0:	sub	x8, x8, x9
  40fae4:	tbnz	w10, #0, 40faf0 <__fxstatat@plt+0xc600>
  40fae8:	mov	x9, xzr
  40faec:	b	40fafc <__fxstatat@plt+0xc60c>
  40faf0:	ldr	x9, [x0, #88]
  40faf4:	ldr	x10, [x0, #72]
  40faf8:	sub	x9, x9, x10
  40fafc:	add	x0, x8, x9
  40fb00:	ret
  40fb04:	stp	x29, x30, [sp, #-48]!
  40fb08:	str	x21, [sp, #16]
  40fb0c:	stp	x20, x19, [sp, #32]
  40fb10:	ldp	x9, x8, [x0, #8]
  40fb14:	mov	w20, w2
  40fb18:	mov	x19, x0
  40fb1c:	mov	x21, x1
  40fb20:	cmp	x8, x9
  40fb24:	mov	x29, sp
  40fb28:	b.ne	40fb40 <__fxstatat@plt+0xc650>  // b.any
  40fb2c:	ldp	x9, x8, [x19, #32]
  40fb30:	cmp	x8, x9
  40fb34:	b.ne	40fb40 <__fxstatat@plt+0xc650>  // b.any
  40fb38:	ldr	x8, [x19, #72]
  40fb3c:	cbz	x8, 40fb5c <__fxstatat@plt+0xc66c>
  40fb40:	mov	x0, x19
  40fb44:	mov	x1, x21
  40fb48:	mov	w2, w20
  40fb4c:	ldp	x20, x19, [sp, #32]
  40fb50:	ldr	x21, [sp, #16]
  40fb54:	ldp	x29, x30, [sp], #48
  40fb58:	b	4031c0 <fseeko@plt>
  40fb5c:	mov	x0, x19
  40fb60:	bl	402e30 <fileno@plt>
  40fb64:	mov	x1, x21
  40fb68:	mov	w2, w20
  40fb6c:	bl	402df0 <lseek@plt>
  40fb70:	cmn	x0, #0x1
  40fb74:	b.eq	40fb90 <__fxstatat@plt+0xc6a0>  // b.none
  40fb78:	ldr	w9, [x19]
  40fb7c:	mov	x8, x0
  40fb80:	mov	w0, wzr
  40fb84:	str	x8, [x19, #144]
  40fb88:	and	w9, w9, #0xffffffef
  40fb8c:	str	w9, [x19]
  40fb90:	ldp	x20, x19, [sp, #32]
  40fb94:	ldr	x21, [sp, #16]
  40fb98:	ldp	x29, x30, [sp], #48
  40fb9c:	ret
  40fba0:	sub	sp, sp, #0x40
  40fba4:	stp	x29, x30, [sp, #16]
  40fba8:	add	x29, sp, #0x10
  40fbac:	cmp	x0, #0x0
  40fbb0:	sub	x8, x29, #0x4
  40fbb4:	stp	x20, x19, [sp, #48]
  40fbb8:	csel	x20, x8, x0, eq  // eq = none
  40fbbc:	mov	x0, x20
  40fbc0:	stp	x22, x21, [sp, #32]
  40fbc4:	mov	x22, x2
  40fbc8:	mov	x19, x1
  40fbcc:	bl	402c10 <mbrtowc@plt>
  40fbd0:	mov	x21, x0
  40fbd4:	cbz	x22, 40fbf8 <__fxstatat@plt+0xc708>
  40fbd8:	cmn	x21, #0x2
  40fbdc:	b.cc	40fbf8 <__fxstatat@plt+0xc708>  // b.lo, b.ul, b.last
  40fbe0:	mov	w0, wzr
  40fbe4:	bl	410528 <__fxstatat@plt+0xd038>
  40fbe8:	tbnz	w0, #0, 40fbf8 <__fxstatat@plt+0xc708>
  40fbec:	ldrb	w8, [x19]
  40fbf0:	mov	w21, #0x1                   	// #1
  40fbf4:	str	w8, [x20]
  40fbf8:	mov	x0, x21
  40fbfc:	ldp	x20, x19, [sp, #48]
  40fc00:	ldp	x22, x21, [sp, #32]
  40fc04:	ldp	x29, x30, [sp, #16]
  40fc08:	add	sp, sp, #0x40
  40fc0c:	ret
  40fc10:	and	w8, w1, #0xf000
  40fc14:	cmp	w8, #0x1, lsl #12
  40fc18:	b.ne	40fc28 <__fxstatat@plt+0xc738>  // b.any
  40fc1c:	cbnz	x2, 40fc28 <__fxstatat@plt+0xc738>
  40fc20:	and	w1, w1, #0xffffefff
  40fc24:	b	402e00 <mkfifo@plt>
  40fc28:	b	4117c0 <__fxstatat@plt+0xe2d0>
  40fc2c:	sub	sp, sp, #0x40
  40fc30:	stp	x29, x30, [sp, #16]
  40fc34:	add	x29, sp, #0x10
  40fc38:	add	x2, x29, #0x18
  40fc3c:	mov	w1, wzr
  40fc40:	str	x21, [sp, #32]
  40fc44:	stp	x20, x19, [sp, #48]
  40fc48:	mov	x19, x0
  40fc4c:	bl	403250 <acl_get_entry@plt>
  40fc50:	cmp	w0, #0x1
  40fc54:	b.lt	40fcb0 <__fxstatat@plt+0xc7c0>  // b.tstop
  40fc58:	mov	x21, #0x12                  	// #18
  40fc5c:	mov	w20, #0x1                   	// #1
  40fc60:	movk	x21, #0x1, lsl #32
  40fc64:	ldr	x0, [x29, #24]
  40fc68:	sub	x1, x29, #0x4
  40fc6c:	bl	402f60 <acl_get_tag_type@plt>
  40fc70:	tbnz	w0, #31, 40fcac <__fxstatat@plt+0xc7bc>
  40fc74:	ldur	w8, [x29, #-4]
  40fc78:	mov	w0, #0x1                   	// #1
  40fc7c:	cmp	w8, #0x20
  40fc80:	b.hi	40fcb0 <__fxstatat@plt+0xc7c0>  // b.pmore
  40fc84:	lsl	x8, x20, x8
  40fc88:	tst	x8, x21
  40fc8c:	b.eq	40fcb0 <__fxstatat@plt+0xc7c0>  // b.none
  40fc90:	add	x2, x29, #0x18
  40fc94:	mov	w1, #0x1                   	// #1
  40fc98:	mov	x0, x19
  40fc9c:	bl	403250 <acl_get_entry@plt>
  40fca0:	cmp	w0, #0x0
  40fca4:	b.gt	40fc64 <__fxstatat@plt+0xc774>
  40fca8:	b	40fcb0 <__fxstatat@plt+0xc7c0>
  40fcac:	mov	w0, #0xffffffff            	// #-1
  40fcb0:	ldp	x20, x19, [sp, #48]
  40fcb4:	ldr	x21, [sp, #32]
  40fcb8:	ldp	x29, x30, [sp, #16]
  40fcbc:	add	sp, sp, #0x40
  40fcc0:	ret
  40fcc4:	stp	x29, x30, [sp, #-16]!
  40fcc8:	mov	x29, sp
  40fccc:	bl	402cd0 <acl_entries@plt>
  40fcd0:	cmp	w0, #0x0
  40fcd4:	cset	w0, gt
  40fcd8:	ldp	x29, x30, [sp], #16
  40fcdc:	ret
  40fce0:	stp	x29, x30, [sp, #-32]!
  40fce4:	str	x19, [sp, #16]
  40fce8:	mov	x19, x0
  40fcec:	ldr	x0, [x0, #8]
  40fcf0:	mov	x29, sp
  40fcf4:	cbz	x0, 40fcfc <__fxstatat@plt+0xc80c>
  40fcf8:	bl	4034e0 <acl_free@plt>
  40fcfc:	ldr	x0, [x19, #16]
  40fd00:	cbz	x0, 40fd10 <__fxstatat@plt+0xc820>
  40fd04:	ldr	x19, [sp, #16]
  40fd08:	ldp	x29, x30, [sp], #32
  40fd0c:	b	4034e0 <acl_free@plt>
  40fd10:	ldr	x19, [sp, #16]
  40fd14:	ldp	x29, x30, [sp], #32
  40fd18:	ret
  40fd1c:	stp	x29, x30, [sp, #-48]!
  40fd20:	str	x21, [sp, #16]
  40fd24:	stp	x20, x19, [sp, #32]
  40fd28:	mov	x19, x3
  40fd2c:	mov	w21, w2
  40fd30:	mov	x20, x0
  40fd34:	movi	v0.2d, #0x0
  40fd38:	cmn	w1, #0x1
  40fd3c:	mov	x29, sp
  40fd40:	stp	q0, q0, [x3]
  40fd44:	str	w2, [x3]
  40fd48:	b.eq	40fd58 <__fxstatat@plt+0xc868>  // b.none
  40fd4c:	mov	w0, w1
  40fd50:	bl	403050 <acl_get_fd@plt>
  40fd54:	b	40fd64 <__fxstatat@plt+0xc874>
  40fd58:	mov	w1, #0x8000                	// #32768
  40fd5c:	mov	x0, x20
  40fd60:	bl	4031b0 <acl_get_file@plt>
  40fd64:	str	x0, [x19, #8]
  40fd68:	cbz	x0, 40fd94 <__fxstatat@plt+0xc8a4>
  40fd6c:	and	w8, w21, #0xf000
  40fd70:	cmp	w8, #0x4, lsl #12
  40fd74:	b.ne	40fd8c <__fxstatat@plt+0xc89c>  // b.any
  40fd78:	mov	w1, #0x4000                	// #16384
  40fd7c:	mov	x0, x20
  40fd80:	bl	4031b0 <acl_get_file@plt>
  40fd84:	str	x0, [x19, #16]
  40fd88:	cbz	x0, 40fda8 <__fxstatat@plt+0xc8b8>
  40fd8c:	mov	w0, wzr
  40fd90:	b	40fdac <__fxstatat@plt+0xc8bc>
  40fd94:	bl	403420 <__errno_location@plt>
  40fd98:	ldr	w0, [x0]
  40fd9c:	bl	4115e8 <__fxstatat@plt+0xe0f8>
  40fda0:	sbfx	w0, w0, #0, #1
  40fda4:	b	40fdac <__fxstatat@plt+0xc8bc>
  40fda8:	mov	w0, #0xffffffff            	// #-1
  40fdac:	ldp	x20, x19, [sp, #32]
  40fdb0:	ldr	x21, [sp, #16]
  40fdb4:	ldp	x29, x30, [sp], #48
  40fdb8:	ret
  40fdbc:	cmn	w1, #0x1
  40fdc0:	b.eq	40fdd0 <__fxstatat@plt+0xc8e0>  // b.none
  40fdc4:	mov	w0, w1
  40fdc8:	mov	w1, w2
  40fdcc:	b	402fb0 <fchmod@plt>
  40fdd0:	mov	w1, w2
  40fdd4:	b	402ed0 <chmod@plt>
  40fdd8:	sub	sp, sp, #0x50
  40fddc:	stp	x29, x30, [sp, #16]
  40fde0:	add	x29, sp, #0x10
  40fde4:	stp	x24, x23, [sp, #32]
  40fde8:	stp	x22, x21, [sp, #48]
  40fdec:	stp	x20, x19, [sp, #64]
  40fdf0:	sturb	wzr, [x29, #-4]
  40fdf4:	ldr	w8, [x0]
  40fdf8:	mov	w19, w2
  40fdfc:	mov	x21, x0
  40fe00:	mov	x20, x1
  40fe04:	ands	w22, w8, #0xe00
  40fe08:	b.eq	40fe38 <__fxstatat@plt+0xc948>  // b.none
  40fe0c:	cmn	w19, #0x1
  40fe10:	b.eq	40fe28 <__fxstatat@plt+0xc938>  // b.none
  40fe14:	mov	w0, w19
  40fe18:	mov	w1, w8
  40fe1c:	bl	402fb0 <fchmod@plt>
  40fe20:	cbnz	w0, 40ff04 <__fxstatat@plt+0xca14>
  40fe24:	b	40fe38 <__fxstatat@plt+0xc948>
  40fe28:	mov	x0, x20
  40fe2c:	mov	w1, w8
  40fe30:	bl	402ed0 <chmod@plt>
  40fe34:	cbnz	w0, 40ff04 <__fxstatat@plt+0xca14>
  40fe38:	sub	x4, x29, #0x4
  40fe3c:	mov	x0, x21
  40fe40:	mov	x1, x20
  40fe44:	mov	w2, w19
  40fe48:	mov	w3, wzr
  40fe4c:	bl	40ff20 <__fxstatat@plt+0xca30>
  40fe50:	ldurb	w8, [x29, #-4]
  40fe54:	cbnz	w8, 40ff08 <__fxstatat@plt+0xca18>
  40fe58:	cbz	w0, 40fe98 <__fxstatat@plt+0xc9a8>
  40fe5c:	bl	403420 <__errno_location@plt>
  40fe60:	ldr	w24, [x0]
  40fe64:	sub	x4, x29, #0x4
  40fe68:	mov	w3, #0x1                   	// #1
  40fe6c:	mov	x0, x21
  40fe70:	mov	x1, x20
  40fe74:	mov	w2, w19
  40fe78:	bl	40ff20 <__fxstatat@plt+0xca30>
  40fe7c:	ldurb	w23, [x29, #-4]
  40fe80:	cbz	w24, 40fe90 <__fxstatat@plt+0xc9a0>
  40fe84:	bl	403420 <__errno_location@plt>
  40fe88:	str	w24, [x0]
  40fe8c:	mov	w0, #0xffffffff            	// #-1
  40fe90:	cbz	w22, 40feb8 <__fxstatat@plt+0xc9c8>
  40fe94:	b	40ff08 <__fxstatat@plt+0xca18>
  40fe98:	sub	x4, x29, #0x4
  40fe9c:	mov	w3, #0x1                   	// #1
  40fea0:	mov	x0, x21
  40fea4:	mov	x1, x20
  40fea8:	mov	w2, w19
  40feac:	bl	40ff20 <__fxstatat@plt+0xca30>
  40feb0:	ldurb	w23, [x29, #-4]
  40feb4:	cbnz	w22, 40ff08 <__fxstatat@plt+0xca18>
  40feb8:	cmp	w23, #0x1
  40febc:	b.eq	40ff08 <__fxstatat@plt+0xca18>  // b.none
  40fec0:	cbz	w0, 40fed0 <__fxstatat@plt+0xc9e0>
  40fec4:	bl	403420 <__errno_location@plt>
  40fec8:	ldr	w22, [x0]
  40fecc:	b	40fed4 <__fxstatat@plt+0xc9e4>
  40fed0:	mov	w22, wzr
  40fed4:	ldr	w1, [x21]
  40fed8:	cmn	w19, #0x1
  40fedc:	b.eq	40fef0 <__fxstatat@plt+0xca00>  // b.none
  40fee0:	mov	w0, w19
  40fee4:	bl	402fb0 <fchmod@plt>
  40fee8:	cbnz	w22, 40fefc <__fxstatat@plt+0xca0c>
  40feec:	b	40ff08 <__fxstatat@plt+0xca18>
  40fef0:	mov	x0, x20
  40fef4:	bl	402ed0 <chmod@plt>
  40fef8:	cbz	w22, 40ff08 <__fxstatat@plt+0xca18>
  40fefc:	bl	403420 <__errno_location@plt>
  40ff00:	str	w22, [x0]
  40ff04:	mov	w0, #0xffffffff            	// #-1
  40ff08:	ldp	x20, x19, [sp, #64]
  40ff0c:	ldp	x22, x21, [sp, #48]
  40ff10:	ldp	x24, x23, [sp, #32]
  40ff14:	ldp	x29, x30, [sp, #16]
  40ff18:	add	sp, sp, #0x50
  40ff1c:	ret
  40ff20:	stp	x29, x30, [sp, #-64]!
  40ff24:	stp	x22, x21, [sp, #32]
  40ff28:	stp	x20, x19, [sp, #48]
  40ff2c:	ldrb	w8, [x0, #24]
  40ff30:	str	x23, [sp, #16]
  40ff34:	mov	x29, sp
  40ff38:	cbz	w8, 40ff58 <__fxstatat@plt+0xca68>
  40ff3c:	mov	w23, wzr
  40ff40:	mov	w0, w23
  40ff44:	ldp	x20, x19, [sp, #48]
  40ff48:	ldp	x22, x21, [sp, #32]
  40ff4c:	ldr	x23, [sp, #16]
  40ff50:	ldp	x29, x30, [sp], #64
  40ff54:	ret
  40ff58:	mov	w23, w2
  40ff5c:	ldr	x2, [x0, #8]
  40ff60:	mov	x22, x4
  40ff64:	mov	w21, w3
  40ff68:	mov	x19, x0
  40ff6c:	mov	x20, x1
  40ff70:	cbz	w3, 40ff9c <__fxstatat@plt+0xcaac>
  40ff74:	cbz	x2, 40ff80 <__fxstatat@plt+0xca90>
  40ff78:	mov	x0, x2
  40ff7c:	bl	4034e0 <acl_free@plt>
  40ff80:	ldr	w0, [x19]
  40ff84:	bl	403040 <acl_from_mode@plt>
  40ff88:	mov	x2, x0
  40ff8c:	str	x0, [x19, #8]
  40ff90:	cbnz	x0, 40ffa0 <__fxstatat@plt+0xcab0>
  40ff94:	mov	w23, #0xffffffff            	// #-1
  40ff98:	b	40ff40 <__fxstatat@plt+0xca50>
  40ff9c:	cbz	x2, 40ff3c <__fxstatat@plt+0xca4c>
  40ffa0:	cmn	w23, #0x1
  40ffa4:	b.eq	40ffb8 <__fxstatat@plt+0xcac8>  // b.none
  40ffa8:	mov	w0, w23
  40ffac:	mov	x1, x2
  40ffb0:	bl	402c70 <acl_set_fd@plt>
  40ffb4:	b	40ffc4 <__fxstatat@plt+0xcad4>
  40ffb8:	mov	w1, #0x8000                	// #32768
  40ffbc:	mov	x0, x20
  40ffc0:	bl	403020 <acl_set_file@plt>
  40ffc4:	mov	w23, w0
  40ffc8:	cbz	w0, 40fff8 <__fxstatat@plt+0xcb08>
  40ffcc:	bl	403420 <__errno_location@plt>
  40ffd0:	ldr	w0, [x0]
  40ffd4:	bl	4115e8 <__fxstatat@plt+0xe0f8>
  40ffd8:	tbnz	w0, #0, 40ff40 <__fxstatat@plt+0xca50>
  40ffdc:	mov	w8, #0x1                   	// #1
  40ffe0:	strb	w8, [x19, #24]
  40ffe4:	cbnz	w21, 40ff3c <__fxstatat@plt+0xca4c>
  40ffe8:	ldr	x0, [x19, #8]
  40ffec:	bl	40fc2c <__fxstatat@plt+0xc73c>
  40fff0:	cbnz	w0, 40ff40 <__fxstatat@plt+0xca50>
  40fff4:	b	40ff3c <__fxstatat@plt+0xca4c>
  40fff8:	mov	w8, #0x1                   	// #1
  40fffc:	strb	w8, [x22]
  410000:	ldr	w8, [x19]
  410004:	and	w8, w8, #0xf000
  410008:	cmp	w8, #0x4, lsl #12
  41000c:	b.ne	40ff3c <__fxstatat@plt+0xca4c>  // b.any
  410010:	cbz	w21, 41002c <__fxstatat@plt+0xcb3c>
  410014:	mov	x0, x20
  410018:	ldp	x20, x19, [sp, #48]
  41001c:	ldp	x22, x21, [sp, #32]
  410020:	ldr	x23, [sp, #16]
  410024:	ldp	x29, x30, [sp], #64
  410028:	b	402e60 <acl_delete_def_file@plt>
  41002c:	ldr	x0, [x19, #16]
  410030:	cbz	x0, 410014 <__fxstatat@plt+0xcb24>
  410034:	bl	40fcc4 <__fxstatat@plt+0xc7d4>
  410038:	cbz	w0, 410014 <__fxstatat@plt+0xcb24>
  41003c:	ldr	x2, [x19, #16]
  410040:	mov	x0, x20
  410044:	ldp	x20, x19, [sp, #48]
  410048:	ldp	x22, x21, [sp, #32]
  41004c:	ldr	x23, [sp, #16]
  410050:	mov	w1, #0x4000                	// #16384
  410054:	ldp	x29, x30, [sp], #64
  410058:	b	403020 <acl_set_file@plt>
  41005c:	mov	w0, #0x1                   	// #1
  410060:	b	40360c <__fxstatat@plt+0x11c>
  410064:	stp	x29, x30, [sp, #-96]!
  410068:	stp	x28, x27, [sp, #16]
  41006c:	stp	x26, x25, [sp, #32]
  410070:	stp	x24, x23, [sp, #48]
  410074:	stp	x22, x21, [sp, #64]
  410078:	stp	x20, x19, [sp, #80]
  41007c:	mov	x29, sp
  410080:	mov	x19, x3
  410084:	mov	x20, x2
  410088:	mov	x24, x1
  41008c:	mov	x21, x0
  410090:	bl	402c50 <strlen@plt>
  410094:	ldr	x25, [x24]
  410098:	cbz	x25, 410124 <__fxstatat@plt+0xcc34>
  41009c:	mov	x22, x0
  4100a0:	mov	w26, wzr
  4100a4:	mov	x23, xzr
  4100a8:	add	x27, x24, #0x8
  4100ac:	mov	x28, #0xffffffffffffffff    	// #-1
  4100b0:	mov	x24, x20
  4100b4:	mov	x0, x25
  4100b8:	mov	x1, x21
  4100bc:	mov	x2, x22
  4100c0:	bl	402f20 <strncmp@plt>
  4100c4:	cbnz	w0, 410104 <__fxstatat@plt+0xcc14>
  4100c8:	mov	x0, x25
  4100cc:	bl	402c50 <strlen@plt>
  4100d0:	cmp	x0, x22
  4100d4:	b.eq	410128 <__fxstatat@plt+0xcc38>  // b.none
  4100d8:	cmn	x28, #0x1
  4100dc:	b.eq	410100 <__fxstatat@plt+0xcc10>  // b.none
  4100e0:	cbz	x20, 4100f8 <__fxstatat@plt+0xcc08>
  4100e4:	madd	x0, x28, x19, x20
  4100e8:	mov	x1, x24
  4100ec:	mov	x2, x19
  4100f0:	bl	402ff0 <bcmp@plt>
  4100f4:	cbz	w0, 410104 <__fxstatat@plt+0xcc14>
  4100f8:	mov	w26, #0x1                   	// #1
  4100fc:	b	410104 <__fxstatat@plt+0xcc14>
  410100:	mov	x28, x23
  410104:	ldr	x25, [x27, x23, lsl #3]
  410108:	add	x23, x23, #0x1
  41010c:	add	x24, x24, x19
  410110:	cbnz	x25, 4100b4 <__fxstatat@plt+0xcbc4>
  410114:	tst	w26, #0x1
  410118:	mov	x8, #0xfffffffffffffffe    	// #-2
  41011c:	csel	x0, x8, x28, ne  // ne = any
  410120:	b	41012c <__fxstatat@plt+0xcc3c>
  410124:	mov	x23, #0xffffffffffffffff    	// #-1
  410128:	mov	x0, x23
  41012c:	ldp	x20, x19, [sp, #80]
  410130:	ldp	x22, x21, [sp, #64]
  410134:	ldp	x24, x23, [sp, #48]
  410138:	ldp	x26, x25, [sp, #32]
  41013c:	ldp	x28, x27, [sp, #16]
  410140:	ldp	x29, x30, [sp], #96
  410144:	ret
  410148:	stp	x29, x30, [sp, #-48]!
  41014c:	adrp	x8, 413000 <__fxstatat@plt+0xfb10>
  410150:	adrp	x9, 413000 <__fxstatat@plt+0xfb10>
  410154:	add	x8, x8, #0xf35
  410158:	add	x9, x9, #0xf1a
  41015c:	cmn	x2, #0x1
  410160:	stp	x20, x19, [sp, #32]
  410164:	mov	x19, x1
  410168:	mov	x20, x0
  41016c:	csel	x1, x9, x8, eq  // eq = none
  410170:	mov	w2, #0x5                   	// #5
  410174:	mov	x0, xzr
  410178:	str	x21, [sp, #16]
  41017c:	mov	x29, sp
  410180:	bl	403380 <dcgettext@plt>
  410184:	mov	x21, x0
  410188:	mov	w1, #0x8                   	// #8
  41018c:	mov	w0, wzr
  410190:	mov	x2, x19
  410194:	bl	40cb78 <__fxstatat@plt+0x9688>
  410198:	mov	x19, x0
  41019c:	mov	w0, #0x1                   	// #1
  4101a0:	mov	x1, x20
  4101a4:	bl	40cf08 <__fxstatat@plt+0x9a18>
  4101a8:	mov	x2, x21
  4101ac:	mov	x3, x19
  4101b0:	ldp	x20, x19, [sp, #32]
  4101b4:	ldr	x21, [sp, #16]
  4101b8:	mov	x4, x0
  4101bc:	mov	w0, wzr
  4101c0:	mov	w1, wzr
  4101c4:	ldp	x29, x30, [sp], #48
  4101c8:	b	402ca0 <error@plt>
  4101cc:	stp	x29, x30, [sp, #-96]!
  4101d0:	stp	x20, x19, [sp, #80]
  4101d4:	mov	x20, x1
  4101d8:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  4101dc:	stp	x22, x21, [sp, #64]
  4101e0:	mov	x19, x2
  4101e4:	mov	x21, x0
  4101e8:	add	x1, x1, #0xf52
  4101ec:	mov	w2, #0x5                   	// #5
  4101f0:	mov	x0, xzr
  4101f4:	stp	x28, x27, [sp, #16]
  4101f8:	stp	x26, x25, [sp, #32]
  4101fc:	stp	x24, x23, [sp, #48]
  410200:	mov	x29, sp
  410204:	bl	403380 <dcgettext@plt>
  410208:	adrp	x26, 425000 <__fxstatat@plt+0x21b10>
  41020c:	ldr	x1, [x26, #1304]
  410210:	bl	403390 <fputs_unlocked@plt>
  410214:	ldr	x24, [x21]
  410218:	cbz	x24, 4102b0 <__fxstatat@plt+0xcdc0>
  41021c:	add	x28, x21, #0x8
  410220:	adrp	x21, 413000 <__fxstatat@plt+0xfb10>
  410224:	mov	x27, xzr
  410228:	mov	x23, xzr
  41022c:	mov	x22, xzr
  410230:	add	x21, x21, #0xf67
  410234:	cbz	x22, 410278 <__fxstatat@plt+0xcd88>
  410238:	add	x1, x20, x27
  41023c:	mov	x0, x23
  410240:	mov	x2, x19
  410244:	bl	402ff0 <bcmp@plt>
  410248:	mov	x25, x27
  41024c:	cbnz	w0, 41027c <__fxstatat@plt+0xcd8c>
  410250:	ldr	x25, [x26, #1304]
  410254:	mov	x0, x24
  410258:	bl	40cf18 <__fxstatat@plt+0x9a28>
  41025c:	adrp	x2, 413000 <__fxstatat@plt+0xfb10>
  410260:	mov	x3, x0
  410264:	mov	w1, #0x1                   	// #1
  410268:	mov	x0, x25
  41026c:	add	x2, x2, #0x69
  410270:	bl	403150 <__fprintf_chk@plt>
  410274:	b	4102a0 <__fxstatat@plt+0xcdb0>
  410278:	mov	x25, xzr
  41027c:	ldr	x23, [x26, #1304]
  410280:	mov	x0, x24
  410284:	bl	40cf18 <__fxstatat@plt+0x9a28>
  410288:	mov	x3, x0
  41028c:	mov	w1, #0x1                   	// #1
  410290:	mov	x0, x23
  410294:	mov	x2, x21
  410298:	bl	403150 <__fprintf_chk@plt>
  41029c:	add	x23, x20, x25
  4102a0:	ldr	x24, [x28, x22, lsl #3]
  4102a4:	add	x22, x22, #0x1
  4102a8:	add	x27, x27, x19
  4102ac:	cbnz	x24, 410234 <__fxstatat@plt+0xcd44>
  4102b0:	ldr	x1, [x26, #1304]
  4102b4:	ldp	x20, x19, [sp, #80]
  4102b8:	ldp	x22, x21, [sp, #64]
  4102bc:	ldp	x24, x23, [sp, #48]
  4102c0:	ldp	x26, x25, [sp, #32]
  4102c4:	ldp	x28, x27, [sp, #16]
  4102c8:	mov	w0, #0xa                   	// #10
  4102cc:	ldp	x29, x30, [sp], #96
  4102d0:	b	402e40 <putc_unlocked@plt>
  4102d4:	stp	x29, x30, [sp, #-64]!
  4102d8:	stp	x24, x23, [sp, #16]
  4102dc:	stp	x22, x21, [sp, #32]
  4102e0:	mov	x21, x3
  4102e4:	mov	x22, x2
  4102e8:	mov	x23, x1
  4102ec:	mov	x24, x0
  4102f0:	mov	x0, x1
  4102f4:	mov	x1, x2
  4102f8:	mov	x2, x3
  4102fc:	mov	x3, x4
  410300:	stp	x20, x19, [sp, #48]
  410304:	mov	x29, sp
  410308:	mov	x19, x5
  41030c:	mov	x20, x4
  410310:	bl	410064 <__fxstatat@plt+0xcb74>
  410314:	mov	x2, x0
  410318:	tbz	x0, #63, 410340 <__fxstatat@plt+0xce50>
  41031c:	mov	x0, x24
  410320:	mov	x1, x23
  410324:	bl	410148 <__fxstatat@plt+0xcc58>
  410328:	mov	x0, x22
  41032c:	mov	x1, x21
  410330:	mov	x2, x20
  410334:	bl	4101cc <__fxstatat@plt+0xccdc>
  410338:	blr	x19
  41033c:	mov	x2, #0xffffffffffffffff    	// #-1
  410340:	ldp	x20, x19, [sp, #48]
  410344:	ldp	x22, x21, [sp, #32]
  410348:	ldp	x24, x23, [sp, #16]
  41034c:	mov	x0, x2
  410350:	ldp	x29, x30, [sp], #64
  410354:	ret
  410358:	stp	x29, x30, [sp, #-64]!
  41035c:	stp	x22, x21, [sp, #32]
  410360:	stp	x20, x19, [sp, #48]
  410364:	ldr	x20, [x1]
  410368:	str	x23, [sp, #16]
  41036c:	mov	x29, sp
  410370:	cbz	x20, 4103c0 <__fxstatat@plt+0xced0>
  410374:	mov	x22, x2
  410378:	mov	x23, x1
  41037c:	mov	x1, x2
  410380:	mov	x2, x3
  410384:	mov	x19, x3
  410388:	mov	x21, x0
  41038c:	bl	402ff0 <bcmp@plt>
  410390:	cbz	w0, 4103c0 <__fxstatat@plt+0xced0>
  410394:	add	x22, x22, x19
  410398:	add	x23, x23, #0x8
  41039c:	ldr	x20, [x23]
  4103a0:	cbz	x20, 4103c0 <__fxstatat@plt+0xced0>
  4103a4:	mov	x0, x21
  4103a8:	mov	x1, x22
  4103ac:	mov	x2, x19
  4103b0:	bl	402ff0 <bcmp@plt>
  4103b4:	add	x22, x22, x19
  4103b8:	add	x23, x23, #0x8
  4103bc:	cbnz	w0, 41039c <__fxstatat@plt+0xceac>
  4103c0:	mov	x0, x20
  4103c4:	ldp	x20, x19, [sp, #48]
  4103c8:	ldp	x22, x21, [sp, #32]
  4103cc:	ldr	x23, [sp, #16]
  4103d0:	ldp	x29, x30, [sp], #64
  4103d4:	ret
  4103d8:	stp	x29, x30, [sp, #-48]!
  4103dc:	str	x21, [sp, #16]
  4103e0:	stp	x20, x19, [sp, #32]
  4103e4:	mov	x29, sp
  4103e8:	mov	x20, x0
  4103ec:	bl	402e10 <__fpending@plt>
  4103f0:	mov	x19, x0
  4103f4:	mov	x0, x20
  4103f8:	bl	402d30 <ferror_unlocked@plt>
  4103fc:	mov	w21, w0
  410400:	mov	x0, x20
  410404:	bl	4112a8 <__fxstatat@plt+0xddb8>
  410408:	mov	w8, w0
  41040c:	cbz	w21, 410424 <__fxstatat@plt+0xcf34>
  410410:	cbnz	w8, 41041c <__fxstatat@plt+0xcf2c>
  410414:	bl	403420 <__errno_location@plt>
  410418:	str	wzr, [x0]
  41041c:	mov	w0, #0xffffffff            	// #-1
  410420:	b	410444 <__fxstatat@plt+0xcf54>
  410424:	cmp	w8, #0x0
  410428:	csetm	w0, ne  // ne = any
  41042c:	cbnz	x19, 410444 <__fxstatat@plt+0xcf54>
  410430:	cbz	w8, 410444 <__fxstatat@plt+0xcf54>
  410434:	bl	403420 <__errno_location@plt>
  410438:	ldr	w8, [x0]
  41043c:	cmp	w8, #0x9
  410440:	csetm	w0, ne  // ne = any
  410444:	ldp	x20, x19, [sp, #32]
  410448:	ldr	x21, [sp, #16]
  41044c:	ldp	x29, x30, [sp], #48
  410450:	ret
  410454:	stp	x29, x30, [sp, #-64]!
  410458:	str	x23, [sp, #16]
  41045c:	stp	x22, x21, [sp, #32]
  410460:	stp	x20, x19, [sp, #48]
  410464:	mov	x29, sp
  410468:	bl	402d50 <opendir@plt>
  41046c:	mov	x19, x0
  410470:	cbz	x0, 4104dc <__fxstatat@plt+0xcfec>
  410474:	mov	x0, x19
  410478:	bl	4032f0 <dirfd@plt>
  41047c:	cmp	w0, #0x2
  410480:	b.hi	4104dc <__fxstatat@plt+0xcfec>  // b.pmore
  410484:	mov	w1, #0x406                 	// #1030
  410488:	mov	w2, #0x3                   	// #3
  41048c:	bl	41133c <__fxstatat@plt+0xde4c>
  410490:	tbnz	w0, #31, 4104bc <__fxstatat@plt+0xcfcc>
  410494:	mov	w22, w0
  410498:	bl	4030a0 <fdopendir@plt>
  41049c:	mov	x21, x0
  4104a0:	bl	403420 <__errno_location@plt>
  4104a4:	ldr	w23, [x0]
  4104a8:	mov	x20, x0
  4104ac:	cbnz	x21, 4104cc <__fxstatat@plt+0xcfdc>
  4104b0:	mov	w0, w22
  4104b4:	bl	403070 <close@plt>
  4104b8:	b	4104cc <__fxstatat@plt+0xcfdc>
  4104bc:	bl	403420 <__errno_location@plt>
  4104c0:	ldr	w23, [x0]
  4104c4:	mov	x20, x0
  4104c8:	mov	x21, xzr
  4104cc:	mov	x0, x19
  4104d0:	bl	403060 <closedir@plt>
  4104d4:	mov	x19, x21
  4104d8:	str	w23, [x20]
  4104dc:	mov	x0, x19
  4104e0:	ldp	x20, x19, [sp, #48]
  4104e4:	ldp	x22, x21, [sp, #32]
  4104e8:	ldr	x23, [sp, #16]
  4104ec:	ldp	x29, x30, [sp], #64
  4104f0:	ret
  4104f4:	mov	x1, x0
  4104f8:	mov	w0, wzr
  4104fc:	b	402d80 <clock_gettime@plt>
  410500:	sub	sp, sp, #0x20
  410504:	mov	x1, sp
  410508:	mov	w0, wzr
  41050c:	stp	x29, x30, [sp, #16]
  410510:	add	x29, sp, #0x10
  410514:	bl	402d80 <clock_gettime@plt>
  410518:	ldp	x0, x1, [sp]
  41051c:	ldp	x29, x30, [sp, #16]
  410520:	add	sp, sp, #0x20
  410524:	ret
  410528:	stp	x29, x30, [sp, #-32]!
  41052c:	mov	x1, xzr
  410530:	str	x19, [sp, #16]
  410534:	mov	x29, sp
  410538:	bl	4034d0 <setlocale@plt>
  41053c:	cbz	x0, 410568 <__fxstatat@plt+0xd078>
  410540:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  410544:	add	x1, x1, #0xf6f
  410548:	mov	x19, x0
  41054c:	bl	403160 <strcmp@plt>
  410550:	cbz	w0, 410570 <__fxstatat@plt+0xd080>
  410554:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  410558:	add	x1, x1, #0xf71
  41055c:	mov	x0, x19
  410560:	bl	403160 <strcmp@plt>
  410564:	cbz	w0, 410570 <__fxstatat@plt+0xd080>
  410568:	mov	w0, #0x1                   	// #1
  41056c:	b	410574 <__fxstatat@plt+0xd084>
  410570:	mov	w0, wzr
  410574:	ldr	x19, [sp, #16]
  410578:	ldp	x29, x30, [sp], #32
  41057c:	ret
  410580:	ldrb	w9, [x0]
  410584:	cbz	w9, 4105a4 <__fxstatat@plt+0xd0b4>
  410588:	mov	x8, xzr
  41058c:	add	x10, x0, #0x1
  410590:	ror	x8, x8, #55
  410594:	add	x8, x8, w9, uxtb
  410598:	ldrb	w9, [x10], #1
  41059c:	cbnz	w9, 410590 <__fxstatat@plt+0xd0a0>
  4105a0:	b	4105a8 <__fxstatat@plt+0xd0b8>
  4105a4:	mov	x8, xzr
  4105a8:	udiv	x9, x8, x1
  4105ac:	msub	x0, x9, x1, x8
  4105b0:	ret
  4105b4:	stp	x29, x30, [sp, #-16]!
  4105b8:	mov	w0, #0xe                   	// #14
  4105bc:	mov	x29, sp
  4105c0:	bl	402e90 <nl_langinfo@plt>
  4105c4:	adrp	x8, 413000 <__fxstatat@plt+0xfb10>
  4105c8:	add	x8, x8, #0xc3c
  4105cc:	cmp	x0, #0x0
  4105d0:	csel	x8, x8, x0, eq  // eq = none
  4105d4:	ldrb	w9, [x8]
  4105d8:	adrp	x10, 413000 <__fxstatat@plt+0xfb10>
  4105dc:	add	x10, x10, #0xf77
  4105e0:	cmp	w9, #0x0
  4105e4:	csel	x0, x10, x8, eq  // eq = none
  4105e8:	ldp	x29, x30, [sp], #16
  4105ec:	ret
  4105f0:	sub	sp, sp, #0xe0
  4105f4:	stp	x26, x25, [sp, #160]
  4105f8:	stp	x24, x23, [sp, #176]
  4105fc:	stp	x22, x21, [sp, #192]
  410600:	stp	x20, x19, [sp, #208]
  410604:	mov	w22, w6
  410608:	mov	w21, w5
  41060c:	mov	w23, w4
  410610:	mov	w24, w3
  410614:	mov	w26, w2
  410618:	mov	x20, x1
  41061c:	mov	w19, w0
  410620:	mov	x1, sp
  410624:	stp	x29, x30, [sp, #128]
  410628:	str	x27, [sp, #144]
  41062c:	add	x29, sp, #0x80
  410630:	tbnz	w0, #31, 410640 <__fxstatat@plt+0xd150>
  410634:	mov	w0, w19
  410638:	bl	411780 <__fxstatat@plt+0xe290>
  41063c:	b	410648 <__fxstatat@plt+0xd158>
  410640:	mov	x0, x20
  410644:	bl	411770 <__fxstatat@plt+0xe280>
  410648:	mov	w25, w0
  41064c:	cbnz	w0, 410728 <__fxstatat@plt+0xd238>
  410650:	ldr	w27, [sp, #16]
  410654:	and	w8, w27, #0xf000
  410658:	cmp	w8, #0x4, lsl #12
  41065c:	b.ne	410690 <__fxstatat@plt+0xd1a0>  // b.any
  410660:	cmn	w24, #0x1
  410664:	b.eq	410674 <__fxstatat@plt+0xd184>  // b.none
  410668:	ldr	w8, [sp, #24]
  41066c:	cmp	w8, w24
  410670:	b.ne	4106a4 <__fxstatat@plt+0xd1b4>  // b.any
  410674:	cmn	w23, #0x1
  410678:	b.eq	410688 <__fxstatat@plt+0xd198>  // b.none
  41067c:	ldr	w8, [sp, #28]
  410680:	cmp	w8, w23
  410684:	b.ne	4106a4 <__fxstatat@plt+0xd1b4>  // b.any
  410688:	mov	w8, wzr
  41068c:	b	4106f4 <__fxstatat@plt+0xd204>
  410690:	bl	403420 <__errno_location@plt>
  410694:	mov	w8, #0x14                  	// #20
  410698:	mov	w25, #0xffffffff            	// #-1
  41069c:	str	w8, [x0]
  4106a0:	b	410728 <__fxstatat@plt+0xd238>
  4106a4:	tbnz	w19, #31, 4106bc <__fxstatat@plt+0xd1cc>
  4106a8:	mov	w0, w19
  4106ac:	mov	w1, w24
  4106b0:	mov	w2, w23
  4106b4:	bl	403490 <fchown@plt>
  4106b8:	b	4106dc <__fxstatat@plt+0xd1ec>
  4106bc:	mov	x0, x20
  4106c0:	mov	w1, w24
  4106c4:	mov	w2, w23
  4106c8:	cmn	w26, #0x1
  4106cc:	b.eq	4106d8 <__fxstatat@plt+0xd1e8>  // b.none
  4106d0:	bl	4031a0 <lchown@plt>
  4106d4:	b	4106dc <__fxstatat@plt+0xd1ec>
  4106d8:	bl	403460 <chown@plt>
  4106dc:	mov	w25, w0
  4106e0:	cbnz	w0, 410728 <__fxstatat@plt+0xd238>
  4106e4:	mov	w9, #0x49                  	// #73
  4106e8:	and	w8, w27, #0xc00
  4106ec:	tst	w27, w9
  4106f0:	csel	w8, wzr, w8, eq  // eq = none
  4106f4:	eor	w9, w27, w21
  4106f8:	orr	w8, w8, w9
  4106fc:	tst	w8, w22
  410700:	b.eq	410724 <__fxstatat@plt+0xd234>  // b.none
  410704:	bic	w8, w27, w22
  410708:	and	w8, w8, #0xfff
  41070c:	orr	w1, w8, w21
  410710:	tbnz	w19, #31, 41077c <__fxstatat@plt+0xd28c>
  410714:	mov	w0, w19
  410718:	bl	402fb0 <fchmod@plt>
  41071c:	mov	w25, w0
  410720:	b	41072c <__fxstatat@plt+0xd23c>
  410724:	mov	w25, wzr
  410728:	tbnz	w19, #31, 410758 <__fxstatat@plt+0xd268>
  41072c:	cbz	w25, 41074c <__fxstatat@plt+0xd25c>
  410730:	bl	403420 <__errno_location@plt>
  410734:	ldr	w21, [x0]
  410738:	mov	x20, x0
  41073c:	mov	w0, w19
  410740:	bl	403070 <close@plt>
  410744:	str	w21, [x20]
  410748:	b	410758 <__fxstatat@plt+0xd268>
  41074c:	mov	w0, w19
  410750:	bl	403070 <close@plt>
  410754:	mov	w25, w0
  410758:	mov	w0, w25
  41075c:	ldp	x20, x19, [sp, #208]
  410760:	ldp	x22, x21, [sp, #192]
  410764:	ldp	x24, x23, [sp, #176]
  410768:	ldp	x26, x25, [sp, #160]
  41076c:	ldr	x27, [sp, #144]
  410770:	ldp	x29, x30, [sp, #128]
  410774:	add	sp, sp, #0xe0
  410778:	ret
  41077c:	mov	x0, x20
  410780:	bl	402ed0 <chmod@plt>
  410784:	b	410754 <__fxstatat@plt+0xd264>
  410788:	sub	sp, sp, #0xe0
  41078c:	stp	x29, x30, [sp, #208]
  410790:	add	x29, sp, #0xd0
  410794:	stp	x3, x4, [x29, #-72]
  410798:	stp	x5, x6, [x29, #-56]
  41079c:	stur	x7, [x29, #-40]
  4107a0:	stp	q1, q2, [sp, #16]
  4107a4:	stp	q3, q4, [sp, #48]
  4107a8:	str	q0, [sp]
  4107ac:	stp	q5, q6, [sp, #80]
  4107b0:	str	q7, [sp, #112]
  4107b4:	tbnz	w2, #6, 4107c0 <__fxstatat@plt+0xd2d0>
  4107b8:	mov	w3, wzr
  4107bc:	b	410818 <__fxstatat@plt+0xd328>
  4107c0:	mov	x9, #0xffffffffffffffd8    	// #-40
  4107c4:	mov	x11, sp
  4107c8:	sub	x12, x29, #0x48
  4107cc:	movk	x9, #0xff80, lsl #32
  4107d0:	add	x10, x29, #0x10
  4107d4:	mov	x8, #0xffffffffffffffd8    	// #-40
  4107d8:	add	x11, x11, #0x80
  4107dc:	add	x12, x12, #0x28
  4107e0:	stp	x11, x9, [x29, #-16]
  4107e4:	stp	x10, x12, [x29, #-32]
  4107e8:	tbz	w8, #31, 410808 <__fxstatat@plt+0xd318>
  4107ec:	add	w9, w8, #0x8
  4107f0:	cmn	w8, #0x8
  4107f4:	stur	w9, [x29, #-8]
  4107f8:	b.gt	410808 <__fxstatat@plt+0xd318>
  4107fc:	ldur	x9, [x29, #-24]
  410800:	add	x8, x9, x8
  410804:	b	410814 <__fxstatat@plt+0xd324>
  410808:	ldur	x8, [x29, #-32]
  41080c:	add	x9, x8, #0x8
  410810:	stur	x9, [x29, #-32]
  410814:	ldr	w3, [x8]
  410818:	bl	403400 <openat@plt>
  41081c:	bl	40dfe8 <__fxstatat@plt+0xaaf8>
  410820:	ldp	x29, x30, [sp, #208]
  410824:	add	sp, sp, #0xe0
  410828:	ret
  41082c:	stp	x29, x30, [sp, #-32]!
  410830:	str	x19, [sp, #16]
  410834:	mov	x19, x0
  410838:	mov	w0, #0x18                  	// #24
  41083c:	mov	x29, sp
  410840:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  410844:	str	x19, [x0]
  410848:	ldr	x19, [sp, #16]
  41084c:	stp	xzr, xzr, [x0, #8]
  410850:	ldp	x29, x30, [sp], #32
  410854:	ret
  410858:	stp	x29, x30, [sp, #-32]!
  41085c:	str	x19, [sp, #16]
  410860:	mov	x29, sp
  410864:	bl	410a04 <__fxstatat@plt+0xd514>
  410868:	cbz	x0, 410880 <__fxstatat@plt+0xd390>
  41086c:	mov	x19, x0
  410870:	mov	w0, #0x18                  	// #24
  410874:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  410878:	stp	xzr, xzr, [x0, #8]
  41087c:	str	x19, [x0]
  410880:	ldr	x19, [sp, #16]
  410884:	ldp	x29, x30, [sp], #32
  410888:	ret
  41088c:	ldr	x0, [x0]
  410890:	ret
  410894:	sub	sp, sp, #0x60
  410898:	stp	x29, x30, [sp, #16]
  41089c:	stp	x26, x25, [sp, #32]
  4108a0:	stp	x24, x23, [sp, #48]
  4108a4:	stp	x22, x21, [sp, #64]
  4108a8:	stp	x20, x19, [sp, #80]
  4108ac:	mov	x22, x0
  4108b0:	ldr	x20, [x0]
  4108b4:	ldr	x25, [x22, #8]!
  4108b8:	ldr	x24, [x0, #16]
  4108bc:	mov	x19, x0
  4108c0:	mov	x21, x1
  4108c4:	add	x23, x1, #0x1
  4108c8:	add	x29, sp, #0x10
  4108cc:	cmp	x24, x21
  4108d0:	b.cs	410924 <__fxstatat@plt+0xd434>  // b.hs, b.nlast
  4108d4:	mov	x2, xzr
  4108d8:	mov	x8, x24
  4108dc:	mov	w9, #0xff                  	// #255
  4108e0:	bfi	x9, x8, #8, #56
  4108e4:	cmp	x9, x21
  4108e8:	add	x2, x2, #0x1
  4108ec:	mov	x8, x9
  4108f0:	b.cc	4108dc <__fxstatat@plt+0xd3ec>  // b.lo, b.ul, b.last
  4108f4:	add	x1, sp, #0x8
  4108f8:	mov	x0, x20
  4108fc:	add	x26, sp, #0x8
  410900:	bl	410c44 <__fxstatat@plt+0xd754>
  410904:	ldrb	w8, [x26], #1
  410908:	mov	w9, #0xff                  	// #255
  41090c:	bfi	x9, x24, #8, #56
  410910:	cmp	x9, x21
  410914:	bfi	x8, x25, #8, #56
  410918:	mov	x25, x8
  41091c:	mov	x24, x9
  410920:	b.cc	410904 <__fxstatat@plt+0xd414>  // b.lo, b.ul, b.last
  410924:	mov	x0, x25
  410928:	subs	x10, x24, x21
  41092c:	b.eq	41095c <__fxstatat@plt+0xd46c>  // b.none
  410930:	udiv	x8, x10, x23
  410934:	msub	x10, x8, x23, x10
  410938:	udiv	x9, x0, x23
  41093c:	sub	x11, x24, x10
  410940:	msub	x25, x9, x23, x0
  410944:	cmp	x0, x11
  410948:	sub	x24, x10, #0x1
  41094c:	b.hi	4108cc <__fxstatat@plt+0xd3dc>  // b.pmore
  410950:	mov	x0, x25
  410954:	stp	x9, x8, [x19, #8]
  410958:	b	410960 <__fxstatat@plt+0xd470>
  41095c:	stp	xzr, xzr, [x22]
  410960:	ldp	x20, x19, [sp, #80]
  410964:	ldp	x22, x21, [sp, #64]
  410968:	ldp	x24, x23, [sp, #48]
  41096c:	ldp	x26, x25, [sp, #32]
  410970:	ldp	x29, x30, [sp, #16]
  410974:	add	sp, sp, #0x60
  410978:	ret
  41097c:	stp	x29, x30, [sp, #-32]!
  410980:	mov	w1, #0x18                  	// #24
  410984:	mov	x2, #0xffffffffffffffff    	// #-1
  410988:	str	x19, [sp, #16]
  41098c:	mov	x29, sp
  410990:	mov	x19, x0
  410994:	bl	403310 <__explicit_bzero_chk@plt>
  410998:	mov	x0, x19
  41099c:	ldr	x19, [sp, #16]
  4109a0:	ldp	x29, x30, [sp], #32
  4109a4:	b	4031f0 <free@plt>
  4109a8:	stp	x29, x30, [sp, #-48]!
  4109ac:	stp	x22, x21, [sp, #16]
  4109b0:	stp	x20, x19, [sp, #32]
  4109b4:	mov	x19, x0
  4109b8:	ldr	x0, [x0]
  4109bc:	mov	x29, sp
  4109c0:	bl	410d98 <__fxstatat@plt+0xd8a8>
  4109c4:	mov	w20, w0
  4109c8:	bl	403420 <__errno_location@plt>
  4109cc:	ldr	w22, [x0]
  4109d0:	mov	x21, x0
  4109d4:	mov	w1, #0x18                  	// #24
  4109d8:	mov	x2, #0xffffffffffffffff    	// #-1
  4109dc:	mov	x0, x19
  4109e0:	bl	403310 <__explicit_bzero_chk@plt>
  4109e4:	mov	x0, x19
  4109e8:	bl	4031f0 <free@plt>
  4109ec:	str	w22, [x21]
  4109f0:	mov	w0, w20
  4109f4:	ldp	x20, x19, [sp, #32]
  4109f8:	ldp	x22, x21, [sp, #16]
  4109fc:	ldp	x29, x30, [sp], #48
  410a00:	ret
  410a04:	sub	sp, sp, #0x40
  410a08:	stp	x29, x30, [sp, #16]
  410a0c:	stp	x22, x21, [sp, #32]
  410a10:	stp	x20, x19, [sp, #48]
  410a14:	add	x29, sp, #0x10
  410a18:	cbz	x1, 410a48 <__fxstatat@plt+0xd558>
  410a1c:	mov	x21, x1
  410a20:	mov	x20, x0
  410a24:	cbz	x0, 410a68 <__fxstatat@plt+0xd578>
  410a28:	adrp	x1, 413000 <__fxstatat@plt+0xfb10>
  410a2c:	add	x1, x1, #0xf7d
  410a30:	mov	x0, x20
  410a34:	bl	411628 <__fxstatat@plt+0xe138>
  410a38:	mov	x22, x0
  410a3c:	cbnz	x0, 410a6c <__fxstatat@plt+0xd57c>
  410a40:	mov	x19, xzr
  410a44:	b	410c1c <__fxstatat@plt+0xd72c>
  410a48:	mov	w0, #0x1038                	// #4152
  410a4c:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  410a50:	adrp	x8, 410000 <__fxstatat@plt+0xcb10>
  410a54:	add	x8, x8, #0xde4
  410a58:	mov	x19, x0
  410a5c:	stp	xzr, x8, [x0]
  410a60:	str	xzr, [x0, #16]
  410a64:	b	410c1c <__fxstatat@plt+0xd72c>
  410a68:	mov	x22, xzr
  410a6c:	mov	w0, #0x1038                	// #4152
  410a70:	bl	40f1b4 <__fxstatat@plt+0xbcc4>
  410a74:	adrp	x8, 410000 <__fxstatat@plt+0xcb10>
  410a78:	mov	x19, x0
  410a7c:	add	x8, x8, #0xde4
  410a80:	stp	x22, x8, [x0]
  410a84:	str	x20, [x0, #16]
  410a88:	cbz	x22, 410aac <__fxstatat@plt+0xd5bc>
  410a8c:	cmp	x21, #0x1, lsl #12
  410a90:	mov	w8, #0x1000                	// #4096
  410a94:	add	x1, x19, #0x18
  410a98:	csel	x3, x21, x8, cc  // cc = lo, ul, last
  410a9c:	mov	x0, x22
  410aa0:	mov	w2, wzr
  410aa4:	bl	402da0 <setvbuf@plt>
  410aa8:	b	410c1c <__fxstatat@plt+0xd72c>
  410aac:	adrp	x0, 413000 <__fxstatat@plt+0xfb10>
  410ab0:	add	x0, x0, #0xf9f
  410ab4:	mov	w1, wzr
  410ab8:	str	xzr, [x19, #24]
  410abc:	add	x20, x19, #0x20
  410ac0:	bl	402ee0 <open@plt>
  410ac4:	tbnz	w0, #31, 410b00 <__fxstatat@plt+0xd610>
  410ac8:	cmp	x21, #0x800
  410acc:	mov	w8, #0x800                 	// #2048
  410ad0:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  410ad4:	mov	x1, x20
  410ad8:	mov	w22, w0
  410adc:	bl	403330 <read@plt>
  410ae0:	mov	x21, x0
  410ae4:	mov	w0, w22
  410ae8:	bl	403070 <close@plt>
  410aec:	cmp	x21, #0x1
  410af0:	b.lt	410b00 <__fxstatat@plt+0xd610>  // b.tstop
  410af4:	cmp	x21, #0x7ff
  410af8:	b.ls	410b04 <__fxstatat@plt+0xd614>  // b.plast
  410afc:	b	410c14 <__fxstatat@plt+0xd724>
  410b00:	mov	x21, xzr
  410b04:	mov	w8, #0x800                 	// #2048
  410b08:	sub	x8, x8, x21
  410b0c:	cmp	x8, #0x10
  410b10:	mov	w9, #0x10                  	// #16
  410b14:	mov	x0, sp
  410b18:	mov	x1, xzr
  410b1c:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  410b20:	bl	402f90 <gettimeofday@plt>
  410b24:	add	x0, x20, x21
  410b28:	mov	x1, sp
  410b2c:	mov	x2, x22
  410b30:	bl	402c20 <memcpy@plt>
  410b34:	add	x22, x22, x21
  410b38:	cmp	x22, #0x7ff
  410b3c:	b.hi	410c14 <__fxstatat@plt+0xd724>  // b.pmore
  410b40:	mov	w8, #0x800                 	// #2048
  410b44:	sub	x8, x8, x22
  410b48:	cmp	x8, #0x4
  410b4c:	mov	w9, #0x4                   	// #4
  410b50:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  410b54:	bl	402e80 <getpid@plt>
  410b58:	str	w0, [sp]
  410b5c:	add	x0, x20, x22
  410b60:	mov	x1, sp
  410b64:	mov	x2, x21
  410b68:	bl	402c20 <memcpy@plt>
  410b6c:	add	x22, x21, x22
  410b70:	cmp	x22, #0x7ff
  410b74:	b.hi	410c14 <__fxstatat@plt+0xd724>  // b.pmore
  410b78:	mov	w8, #0x800                 	// #2048
  410b7c:	sub	x8, x8, x22
  410b80:	cmp	x8, #0x4
  410b84:	mov	w9, #0x4                   	// #4
  410b88:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  410b8c:	bl	402f00 <getppid@plt>
  410b90:	str	w0, [sp]
  410b94:	add	x0, x20, x22
  410b98:	mov	x1, sp
  410b9c:	mov	x2, x21
  410ba0:	bl	402c20 <memcpy@plt>
  410ba4:	add	x22, x21, x22
  410ba8:	cmp	x22, #0x7ff
  410bac:	b.hi	410c14 <__fxstatat@plt+0xd724>  // b.pmore
  410bb0:	mov	w8, #0x800                 	// #2048
  410bb4:	sub	x8, x8, x22
  410bb8:	cmp	x8, #0x4
  410bbc:	mov	w9, #0x4                   	// #4
  410bc0:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  410bc4:	bl	402d40 <getuid@plt>
  410bc8:	str	w0, [sp]
  410bcc:	add	x0, x20, x22
  410bd0:	mov	x1, sp
  410bd4:	mov	x2, x21
  410bd8:	bl	402c20 <memcpy@plt>
  410bdc:	add	x22, x21, x22
  410be0:	cmp	x22, #0x7ff
  410be4:	b.hi	410c14 <__fxstatat@plt+0xd724>  // b.pmore
  410be8:	mov	w8, #0x800                 	// #2048
  410bec:	sub	x8, x8, x22
  410bf0:	cmp	x8, #0x4
  410bf4:	mov	w9, #0x4                   	// #4
  410bf8:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  410bfc:	bl	403220 <getgid@plt>
  410c00:	str	w0, [sp]
  410c04:	add	x0, x20, x22
  410c08:	mov	x1, sp
  410c0c:	mov	x2, x21
  410c10:	bl	402c20 <memcpy@plt>
  410c14:	mov	x0, x20
  410c18:	bl	41109c <__fxstatat@plt+0xdbac>
  410c1c:	mov	x0, x19
  410c20:	ldp	x20, x19, [sp, #48]
  410c24:	ldp	x22, x21, [sp, #32]
  410c28:	ldp	x29, x30, [sp, #16]
  410c2c:	add	sp, sp, #0x40
  410c30:	ret
  410c34:	str	x1, [x0, #8]
  410c38:	ret
  410c3c:	str	x1, [x0, #16]
  410c40:	ret
  410c44:	stp	x29, x30, [sp, #-80]!
  410c48:	stp	x24, x23, [sp, #32]
  410c4c:	stp	x22, x21, [sp, #48]
  410c50:	stp	x20, x19, [sp, #64]
  410c54:	ldr	x3, [x0]
  410c58:	mov	x21, x2
  410c5c:	mov	x19, x0
  410c60:	mov	x20, x1
  410c64:	str	x25, [sp, #16]
  410c68:	mov	x29, sp
  410c6c:	cbz	x3, 410cdc <__fxstatat@plt+0xd7ec>
  410c70:	mov	w1, #0x1                   	// #1
  410c74:	mov	x0, x20
  410c78:	mov	x2, x21
  410c7c:	bl	403100 <fread_unlocked@plt>
  410c80:	mov	x23, x0
  410c84:	bl	403420 <__errno_location@plt>
  410c88:	subs	x21, x21, x23
  410c8c:	b.eq	410d80 <__fxstatat@plt+0xd890>  // b.none
  410c90:	mov	x22, x0
  410c94:	ldr	x0, [x19]
  410c98:	ldr	w24, [x22]
  410c9c:	add	x20, x20, x23
  410ca0:	bl	402d30 <ferror_unlocked@plt>
  410ca4:	cmp	w0, #0x0
  410ca8:	csel	w8, wzr, w24, eq  // eq = none
  410cac:	str	w8, [x22]
  410cb0:	ldp	x8, x0, [x19, #8]
  410cb4:	blr	x8
  410cb8:	ldr	x3, [x19]
  410cbc:	mov	w1, #0x1                   	// #1
  410cc0:	mov	x0, x20
  410cc4:	mov	x2, x21
  410cc8:	bl	403100 <fread_unlocked@plt>
  410ccc:	mov	x23, x0
  410cd0:	subs	x21, x21, x0
  410cd4:	b.ne	410c94 <__fxstatat@plt+0xd7a4>  // b.any
  410cd8:	b	410d80 <__fxstatat@plt+0xd890>
  410cdc:	ldr	x24, [x19, #24]
  410ce0:	add	x22, x19, #0x838
  410ce4:	sub	x8, x22, x24
  410ce8:	cmp	x24, x21
  410cec:	add	x1, x8, #0x800
  410cf0:	b.cs	410d60 <__fxstatat@plt+0xd870>  // b.hs, b.nlast
  410cf4:	add	x23, x19, #0x20
  410cf8:	mov	w25, #0x800                 	// #2048
  410cfc:	mov	x0, x20
  410d00:	mov	x2, x24
  410d04:	bl	402c20 <memcpy@plt>
  410d08:	add	x20, x20, x24
  410d0c:	tst	x20, #0x7
  410d10:	sub	x21, x21, x24
  410d14:	b.eq	410d38 <__fxstatat@plt+0xd848>  // b.none
  410d18:	mov	x0, x23
  410d1c:	mov	x1, x22
  410d20:	bl	410e54 <__fxstatat@plt+0xd964>
  410d24:	cmp	x21, #0x800
  410d28:	mov	x1, x22
  410d2c:	mov	w24, #0x800                 	// #2048
  410d30:	b.hi	410cfc <__fxstatat@plt+0xd80c>  // b.pmore
  410d34:	b	410d68 <__fxstatat@plt+0xd878>
  410d38:	cmp	x21, #0x800
  410d3c:	b.cc	410d18 <__fxstatat@plt+0xd828>  // b.lo, b.ul, b.last
  410d40:	mov	x0, x23
  410d44:	mov	x1, x20
  410d48:	bl	410e54 <__fxstatat@plt+0xd964>
  410d4c:	subs	x21, x21, #0x800
  410d50:	add	x20, x20, #0x800
  410d54:	b.ne	410d38 <__fxstatat@plt+0xd848>  // b.any
  410d58:	mov	x8, xzr
  410d5c:	b	410d7c <__fxstatat@plt+0xd88c>
  410d60:	mov	x25, x24
  410d64:	mov	x22, x1
  410d68:	mov	x0, x20
  410d6c:	mov	x1, x22
  410d70:	mov	x2, x21
  410d74:	bl	402c20 <memcpy@plt>
  410d78:	sub	x8, x25, x21
  410d7c:	str	x8, [x19, #24]
  410d80:	ldp	x20, x19, [sp, #64]
  410d84:	ldp	x22, x21, [sp, #48]
  410d88:	ldp	x24, x23, [sp, #32]
  410d8c:	ldr	x25, [sp, #16]
  410d90:	ldp	x29, x30, [sp], #80
  410d94:	ret
  410d98:	stp	x29, x30, [sp, #-32]!
  410d9c:	stp	x20, x19, [sp, #16]
  410da0:	ldr	x19, [x0]
  410da4:	mov	w1, #0x1038                	// #4152
  410da8:	mov	x2, #0xffffffffffffffff    	// #-1
  410dac:	mov	x29, sp
  410db0:	mov	x20, x0
  410db4:	bl	403310 <__explicit_bzero_chk@plt>
  410db8:	mov	x0, x20
  410dbc:	bl	4031f0 <free@plt>
  410dc0:	cbz	x19, 410dd4 <__fxstatat@plt+0xd8e4>
  410dc4:	mov	x0, x19
  410dc8:	ldp	x20, x19, [sp, #16]
  410dcc:	ldp	x29, x30, [sp], #32
  410dd0:	b	4112a8 <__fxstatat@plt+0xddb8>
  410dd4:	ldp	x20, x19, [sp, #16]
  410dd8:	mov	w0, wzr
  410ddc:	ldp	x29, x30, [sp], #32
  410de0:	ret
  410de4:	stp	x29, x30, [sp, #-48]!
  410de8:	stp	x22, x21, [sp, #16]
  410dec:	stp	x20, x19, [sp, #32]
  410df0:	mov	x29, sp
  410df4:	cbz	x0, 410e50 <__fxstatat@plt+0xd960>
  410df8:	adrp	x8, 425000 <__fxstatat@plt+0x21b10>
  410dfc:	ldr	w20, [x8, #1192]
  410e00:	mov	x19, x0
  410e04:	bl	403420 <__errno_location@plt>
  410e08:	ldr	w21, [x0]
  410e0c:	adrp	x8, 413000 <__fxstatat@plt+0xfb10>
  410e10:	adrp	x9, 413000 <__fxstatat@plt+0xfb10>
  410e14:	add	x8, x8, #0xf90
  410e18:	add	x9, x9, #0xf80
  410e1c:	cmp	w21, #0x0
  410e20:	csel	x1, x9, x8, eq  // eq = none
  410e24:	mov	w2, #0x5                   	// #5
  410e28:	mov	x0, xzr
  410e2c:	bl	403380 <dcgettext@plt>
  410e30:	mov	x22, x0
  410e34:	mov	x0, x19
  410e38:	bl	40cf18 <__fxstatat@plt+0x9a28>
  410e3c:	mov	x3, x0
  410e40:	mov	w0, w20
  410e44:	mov	w1, w21
  410e48:	mov	x2, x22
  410e4c:	bl	402ca0 <error@plt>
  410e50:	bl	4030c0 <abort@plt>
  410e54:	ldr	x9, [x0, #2064]
  410e58:	ldr	x10, [x0, #2056]
  410e5c:	ldr	x13, [x0, #2048]
  410e60:	mov	x8, xzr
  410e64:	add	x9, x9, #0x1
  410e68:	add	x15, x9, x10
  410e6c:	add	x10, x0, #0x400
  410e70:	str	x9, [x0, #2064]
  410e74:	add	x9, x0, x8
  410e78:	ldr	x11, [x9]
  410e7c:	ldr	x12, [x9, #1024]
  410e80:	eon	x13, x13, x13, lsl #21
  410e84:	and	x14, x11, #0x7f8
  410e88:	ldr	x14, [x0, x14]
  410e8c:	add	x12, x13, x12
  410e90:	add	x13, x12, x15
  410e94:	eor	x12, x12, x12, lsr #5
  410e98:	add	x13, x13, x14
  410e9c:	str	x13, [x9]
  410ea0:	lsr	x13, x13, #8
  410ea4:	and	x13, x13, #0x7f8
  410ea8:	ldr	x13, [x0, x13]
  410eac:	add	x14, x1, x8
  410eb0:	add	x8, x8, #0x20
  410eb4:	add	x11, x13, x11
  410eb8:	str	x11, [x14]
  410ebc:	ldr	x13, [x9, #8]
  410ec0:	ldr	x15, [x9, #1032]
  410ec4:	and	x16, x13, #0x7f8
  410ec8:	ldr	x16, [x0, x16]
  410ecc:	add	x12, x15, x12
  410ed0:	add	x11, x12, x11
  410ed4:	eor	x12, x12, x12, lsl #12
  410ed8:	add	x11, x11, x16
  410edc:	str	x11, [x9, #8]
  410ee0:	lsr	x11, x11, #8
  410ee4:	and	x11, x11, #0x7f8
  410ee8:	ldr	x11, [x0, x11]
  410eec:	add	x11, x11, x13
  410ef0:	str	x11, [x14, #8]
  410ef4:	ldr	x13, [x9, #16]
  410ef8:	ldr	x15, [x9, #1040]
  410efc:	and	x16, x13, #0x7f8
  410f00:	ldr	x16, [x0, x16]
  410f04:	add	x12, x15, x12
  410f08:	add	x11, x12, x11
  410f0c:	eor	x12, x12, x12, lsr #33
  410f10:	add	x11, x11, x16
  410f14:	str	x11, [x9, #16]
  410f18:	lsr	x11, x11, #8
  410f1c:	and	x11, x11, #0x7f8
  410f20:	ldr	x11, [x0, x11]
  410f24:	add	x11, x11, x13
  410f28:	str	x11, [x14, #16]
  410f2c:	ldr	x15, [x9, #24]
  410f30:	ldr	x13, [x9, #1048]
  410f34:	and	x16, x15, #0x7f8
  410f38:	ldr	x16, [x0, x16]
  410f3c:	add	x13, x13, x12
  410f40:	add	x11, x13, x11
  410f44:	add	x11, x11, x16
  410f48:	str	x11, [x9, #24]
  410f4c:	lsr	x9, x11, #8
  410f50:	and	x9, x9, #0x7f8
  410f54:	ldr	x11, [x0, x9]
  410f58:	add	x9, x0, x8
  410f5c:	cmp	x9, x10
  410f60:	add	x15, x11, x15
  410f64:	str	x15, [x14, #24]
  410f68:	b.cc	410e74 <__fxstatat@plt+0xd984>  // b.lo, b.ul, b.last
  410f6c:	mov	x10, xzr
  410f70:	add	x11, x0, #0x800
  410f74:	add	x12, x1, x8
  410f78:	ldr	x16, [x9, x10]
  410f7c:	add	x14, x9, x10
  410f80:	sub	x17, x14, #0x400
  410f84:	ldr	x17, [x17]
  410f88:	and	x18, x16, #0x7f8
  410f8c:	ldr	x18, [x0, x18]
  410f90:	eon	x13, x13, x13, lsl #21
  410f94:	add	x13, x13, x17
  410f98:	add	x15, x13, x15
  410f9c:	add	x15, x15, x18
  410fa0:	str	x15, [x9, x10]
  410fa4:	lsr	x15, x15, #8
  410fa8:	and	x15, x15, #0x7f8
  410fac:	ldr	x15, [x0, x15]
  410fb0:	add	x17, x0, x10
  410fb4:	add	x17, x17, x8
  410fb8:	sub	x18, x14, #0x3f8
  410fbc:	add	x15, x15, x16
  410fc0:	str	x15, [x12, x10]
  410fc4:	ldr	x16, [x17, #8]
  410fc8:	ldr	x18, [x18]
  410fcc:	eor	x13, x13, x13, lsr #5
  410fd0:	and	x2, x16, #0x7f8
  410fd4:	ldr	x2, [x0, x2]
  410fd8:	add	x13, x18, x13
  410fdc:	add	x15, x13, x15
  410fe0:	add	x18, x1, x10
  410fe4:	add	x15, x15, x2
  410fe8:	str	x15, [x17, #8]
  410fec:	lsr	x15, x15, #8
  410ff0:	and	x15, x15, #0x7f8
  410ff4:	ldr	x15, [x0, x15]
  410ff8:	add	x18, x18, x8
  410ffc:	sub	x2, x14, #0x3f0
  411000:	eor	x13, x13, x13, lsl #12
  411004:	add	x15, x15, x16
  411008:	str	x15, [x18, #8]
  41100c:	ldr	x16, [x17, #16]
  411010:	ldr	x2, [x2]
  411014:	and	x3, x16, #0x7f8
  411018:	ldr	x3, [x0, x3]
  41101c:	add	x13, x2, x13
  411020:	add	x15, x13, x15
  411024:	eor	x13, x13, x13, lsr #33
  411028:	add	x15, x15, x3
  41102c:	str	x15, [x17, #16]
  411030:	lsr	x15, x15, #8
  411034:	and	x15, x15, #0x7f8
  411038:	ldr	x15, [x0, x15]
  41103c:	add	x15, x15, x16
  411040:	str	x15, [x18, #16]
  411044:	ldr	x16, [x17, #24]
  411048:	sub	x18, x14, #0x3e8
  41104c:	ldr	x18, [x18]
  411050:	add	x14, x14, #0x20
  411054:	and	x2, x16, #0x7f8
  411058:	ldr	x2, [x0, x2]
  41105c:	add	x13, x18, x13
  411060:	add	x15, x13, x15
  411064:	cmp	x14, x11
  411068:	add	x15, x15, x2
  41106c:	str	x15, [x17, #24]
  411070:	lsr	x15, x15, #8
  411074:	and	x15, x15, #0x7f8
  411078:	ldr	x15, [x0, x15]
  41107c:	add	x17, x12, x10
  411080:	add	x10, x10, #0x20
  411084:	add	x15, x15, x16
  411088:	str	x15, [x17, #24]
  41108c:	b.cc	410f78 <__fxstatat@plt+0xda88>  // b.lo, b.ul, b.last
  411090:	str	x13, [x0, #2048]
  411094:	str	x15, [x0, #2056]
  411098:	ret
  41109c:	mov	x11, #0x4b7c                	// #19324
  4110a0:	mov	x12, #0xc862                	// #51298
  4110a4:	mov	x15, #0x12a0                	// #4768
  4110a8:	mov	x13, #0x5524                	// #21796
  4110ac:	mov	x16, #0xe0ce                	// #57550
  4110b0:	mov	x14, #0x9315                	// #37653
  4110b4:	mov	x17, #0x89ed                	// #35309
  4110b8:	mov	x8, #0xc0ab                	// #49323
  4110bc:	movk	x11, #0xa288, lsl #16
  4110c0:	movk	x12, #0xc73a, lsl #16
  4110c4:	movk	x15, #0x3d47, lsl #16
  4110c8:	movk	x13, #0x4a59, lsl #16
  4110cc:	movk	x16, #0x8355, lsl #16
  4110d0:	movk	x14, #0xa5a0, lsl #16
  4110d4:	movk	x17, #0xcbfc, lsl #16
  4110d8:	movk	x8, #0x6c44, lsl #16
  4110dc:	movk	x11, #0x4677, lsl #32
  4110e0:	movk	x12, #0xb322, lsl #32
  4110e4:	movk	x15, #0xa505, lsl #32
  4110e8:	movk	x13, #0x2e82, lsl #32
  4110ec:	movk	x16, #0x53db, lsl #32
  4110f0:	movk	x14, #0x4a0f, lsl #32
  4110f4:	movk	x17, #0x5bf2, lsl #32
  4110f8:	movk	x8, #0x704f, lsl #32
  4110fc:	add	x9, x0, #0x20
  411100:	movk	x11, #0x647c, lsl #48
  411104:	movk	x12, #0xb9f8, lsl #48
  411108:	movk	x15, #0x8c0e, lsl #48
  41110c:	movk	x13, #0xb29b, lsl #48
  411110:	movk	x16, #0x82f0, lsl #48
  411114:	movk	x14, #0x48fe, lsl #48
  411118:	movk	x17, #0xae98, lsl #48
  41111c:	movk	x8, #0x98f5, lsl #48
  411120:	mov	x10, #0xfffffffffffffff8    	// #-8
  411124:	ldp	x18, x1, [x9, #-32]
  411128:	add	x10, x10, #0x8
  41112c:	cmp	x10, #0xf8
  411130:	add	x11, x18, x11
  411134:	ldp	x2, x18, [x9, #-16]
  411138:	add	x12, x1, x12
  41113c:	add	x15, x2, x15
  411140:	ldp	x1, x2, [x9]
  411144:	add	x13, x18, x13
  411148:	add	x16, x1, x16
  41114c:	ldp	x18, x1, [x9, #16]
  411150:	add	x14, x2, x14
  411154:	sub	x11, x11, x16
  411158:	add	x8, x1, x8
  41115c:	add	x17, x18, x17
  411160:	eor	x14, x14, x8, lsr #9
  411164:	add	x8, x8, x11
  411168:	sub	x12, x12, x14
  41116c:	eor	x17, x17, x11, lsl #9
  411170:	add	x11, x12, x11
  411174:	sub	x15, x15, x17
  411178:	eor	x8, x8, x12, lsr #23
  41117c:	add	x12, x12, x15
  411180:	sub	x13, x13, x8
  411184:	eor	x11, x11, x15, lsl #15
  411188:	sub	x16, x16, x11
  41118c:	eor	x12, x12, x13, lsr #14
  411190:	add	x15, x13, x15
  411194:	add	x13, x13, x16
  411198:	sub	x14, x14, x12
  41119c:	eor	x15, x15, x16, lsl #20
  4111a0:	eor	x13, x13, x14, lsr #17
  4111a4:	add	x16, x14, x16
  4111a8:	sub	x17, x17, x15
  4111ac:	sub	x8, x8, x13
  4111b0:	add	x14, x14, x17
  4111b4:	eor	x16, x16, x17, lsl #14
  4111b8:	add	x17, x8, x17
  4111bc:	stp	x11, x12, [x9, #-32]
  4111c0:	stp	x15, x13, [x9, #-16]
  4111c4:	stp	x16, x14, [x9]
  4111c8:	stp	x17, x8, [x9, #16]
  4111cc:	add	x9, x9, #0x40
  4111d0:	b.cc	411124 <__fxstatat@plt+0xdc34>  // b.lo, b.ul, b.last
  4111d4:	add	x9, x0, #0x20
  4111d8:	mov	x10, #0xfffffffffffffff8    	// #-8
  4111dc:	ldp	x18, x1, [x9, #-32]
  4111e0:	add	x10, x10, #0x8
  4111e4:	cmp	x10, #0xf8
  4111e8:	add	x11, x18, x11
  4111ec:	ldp	x2, x18, [x9, #-16]
  4111f0:	add	x12, x1, x12
  4111f4:	add	x15, x2, x15
  4111f8:	ldp	x1, x2, [x9]
  4111fc:	add	x13, x18, x13
  411200:	add	x16, x1, x16
  411204:	ldp	x18, x1, [x9, #16]
  411208:	add	x14, x2, x14
  41120c:	sub	x11, x11, x16
  411210:	add	x8, x1, x8
  411214:	add	x17, x18, x17
  411218:	eor	x14, x14, x8, lsr #9
  41121c:	add	x8, x8, x11
  411220:	sub	x12, x12, x14
  411224:	eor	x17, x17, x11, lsl #9
  411228:	add	x11, x12, x11
  41122c:	sub	x15, x15, x17
  411230:	eor	x8, x8, x12, lsr #23
  411234:	add	x12, x12, x15
  411238:	sub	x13, x13, x8
  41123c:	eor	x11, x11, x15, lsl #15
  411240:	sub	x16, x16, x11
  411244:	eor	x12, x12, x13, lsr #14
  411248:	add	x15, x13, x15
  41124c:	add	x13, x13, x16
  411250:	sub	x14, x14, x12
  411254:	eor	x15, x15, x16, lsl #20
  411258:	eor	x13, x13, x14, lsr #17
  41125c:	add	x16, x14, x16
  411260:	sub	x17, x17, x15
  411264:	sub	x8, x8, x13
  411268:	add	x14, x14, x17
  41126c:	eor	x16, x16, x17, lsl #14
  411270:	add	x17, x8, x17
  411274:	stp	x11, x12, [x9, #-32]
  411278:	stp	x15, x13, [x9, #-16]
  41127c:	stp	x16, x14, [x9]
  411280:	stp	x17, x8, [x9, #16]
  411284:	add	x9, x9, #0x40
  411288:	b.cc	4111dc <__fxstatat@plt+0xdcec>  // b.lo, b.ul, b.last
  41128c:	movi	v0.2d, #0x0
  411290:	str	xzr, [x0, #2064]
  411294:	str	q0, [x0, #2048]
  411298:	ret
  41129c:	mov	w2, #0x3                   	// #3
  4112a0:	mov	w1, wzr
  4112a4:	b	41133c <__fxstatat@plt+0xde4c>
  4112a8:	stp	x29, x30, [sp, #-48]!
  4112ac:	str	x21, [sp, #16]
  4112b0:	stp	x20, x19, [sp, #32]
  4112b4:	mov	x29, sp
  4112b8:	mov	x19, x0
  4112bc:	bl	402e30 <fileno@plt>
  4112c0:	tbnz	w0, #31, 411328 <__fxstatat@plt+0xde38>
  4112c4:	mov	x0, x19
  4112c8:	bl	4033a0 <__freading@plt>
  4112cc:	cbz	w0, 4112ec <__fxstatat@plt+0xddfc>
  4112d0:	mov	x0, x19
  4112d4:	bl	402e30 <fileno@plt>
  4112d8:	mov	w2, #0x1                   	// #1
  4112dc:	mov	x1, xzr
  4112e0:	bl	402df0 <lseek@plt>
  4112e4:	cmn	x0, #0x1
  4112e8:	b.eq	411328 <__fxstatat@plt+0xde38>  // b.none
  4112ec:	mov	x0, x19
  4112f0:	bl	40fa7c <__fxstatat@plt+0xc58c>
  4112f4:	cbz	w0, 411328 <__fxstatat@plt+0xde38>
  4112f8:	bl	403420 <__errno_location@plt>
  4112fc:	ldr	w21, [x0]
  411300:	mov	x20, x0
  411304:	mov	x0, x19
  411308:	bl	402e70 <fclose@plt>
  41130c:	cbz	w21, 411318 <__fxstatat@plt+0xde28>
  411310:	mov	w0, #0xffffffff            	// #-1
  411314:	str	w21, [x20]
  411318:	ldp	x20, x19, [sp, #32]
  41131c:	ldr	x21, [sp, #16]
  411320:	ldp	x29, x30, [sp], #48
  411324:	ret
  411328:	mov	x0, x19
  41132c:	ldp	x20, x19, [sp, #32]
  411330:	ldr	x21, [sp, #16]
  411334:	ldp	x29, x30, [sp], #48
  411338:	b	402e70 <fclose@plt>
  41133c:	sub	sp, sp, #0x100
  411340:	stp	x29, x30, [sp, #208]
  411344:	add	x29, sp, #0xd0
  411348:	mov	x8, #0xffffffffffffffd0    	// #-48
  41134c:	mov	x9, sp
  411350:	sub	x10, x29, #0x50
  411354:	stp	x20, x19, [sp, #240]
  411358:	mov	w19, w0
  41135c:	movk	x8, #0xff80, lsl #32
  411360:	add	x11, x29, #0x30
  411364:	cmp	w1, #0xb
  411368:	add	x9, x9, #0x80
  41136c:	add	x10, x10, #0x30
  411370:	stp	x22, x21, [sp, #224]
  411374:	stp	x2, x3, [x29, #-80]
  411378:	stp	x4, x5, [x29, #-64]
  41137c:	stp	x6, x7, [x29, #-48]
  411380:	stp	q1, q2, [sp, #16]
  411384:	stp	q3, q4, [sp, #48]
  411388:	str	q0, [sp]
  41138c:	stp	q5, q6, [sp, #80]
  411390:	str	q7, [sp, #112]
  411394:	stp	x9, x8, [x29, #-16]
  411398:	stp	x11, x10, [x29, #-32]
  41139c:	b.hi	4113e8 <__fxstatat@plt+0xdef8>  // b.pmore
  4113a0:	mov	w8, #0x1                   	// #1
  4113a4:	lsl	w8, w8, w1
  4113a8:	mov	w9, #0x514                 	// #1300
  4113ac:	tst	w8, w9
  4113b0:	b.ne	411420 <__fxstatat@plt+0xdf30>  // b.any
  4113b4:	mov	w9, #0xa0a                 	// #2570
  4113b8:	tst	w8, w9
  4113bc:	b.ne	411414 <__fxstatat@plt+0xdf24>  // b.any
  4113c0:	cbnz	w1, 4113e8 <__fxstatat@plt+0xdef8>
  4113c4:	ldursw	x8, [x29, #-8]
  4113c8:	tbz	w8, #31, 4114c8 <__fxstatat@plt+0xdfd8>
  4113cc:	add	w9, w8, #0x8
  4113d0:	cmn	w8, #0x8
  4113d4:	stur	w9, [x29, #-8]
  4113d8:	b.gt	4114c8 <__fxstatat@plt+0xdfd8>
  4113dc:	ldur	x9, [x29, #-24]
  4113e0:	add	x8, x9, x8
  4113e4:	b	4114d4 <__fxstatat@plt+0xdfe4>
  4113e8:	sub	w8, w1, #0x400
  4113ec:	cmp	w8, #0xa
  4113f0:	b.hi	4114a4 <__fxstatat@plt+0xdfb4>  // b.pmore
  4113f4:	mov	w9, #0x1                   	// #1
  4113f8:	lsl	w9, w9, w8
  4113fc:	mov	w10, #0x285                 	// #645
  411400:	tst	w9, w10
  411404:	b.ne	411420 <__fxstatat@plt+0xdf30>  // b.any
  411408:	mov	w10, #0x502                 	// #1282
  41140c:	tst	w9, w10
  411410:	b.eq	411478 <__fxstatat@plt+0xdf88>  // b.none
  411414:	mov	w0, w19
  411418:	bl	4032a0 <fcntl@plt>
  41141c:	b	41145c <__fxstatat@plt+0xdf6c>
  411420:	ldursw	x8, [x29, #-8]
  411424:	tbz	w8, #31, 411444 <__fxstatat@plt+0xdf54>
  411428:	add	w9, w8, #0x8
  41142c:	cmn	w8, #0x8
  411430:	stur	w9, [x29, #-8]
  411434:	b.gt	411444 <__fxstatat@plt+0xdf54>
  411438:	ldur	x9, [x29, #-24]
  41143c:	add	x8, x9, x8
  411440:	b	411450 <__fxstatat@plt+0xdf60>
  411444:	ldur	x8, [x29, #-32]
  411448:	add	x9, x8, #0x8
  41144c:	stur	x9, [x29, #-32]
  411450:	ldr	w2, [x8]
  411454:	mov	w0, w19
  411458:	bl	4032a0 <fcntl@plt>
  41145c:	mov	w20, w0
  411460:	mov	w0, w20
  411464:	ldp	x20, x19, [sp, #240]
  411468:	ldp	x22, x21, [sp, #224]
  41146c:	ldp	x29, x30, [sp, #208]
  411470:	add	sp, sp, #0x100
  411474:	ret
  411478:	cmp	w8, #0x6
  41147c:	b.ne	4114a4 <__fxstatat@plt+0xdfb4>  // b.any
  411480:	ldursw	x8, [x29, #-8]
  411484:	tbz	w8, #31, 4114e4 <__fxstatat@plt+0xdff4>
  411488:	add	w9, w8, #0x8
  41148c:	cmn	w8, #0x8
  411490:	stur	w9, [x29, #-8]
  411494:	b.gt	4114e4 <__fxstatat@plt+0xdff4>
  411498:	ldur	x9, [x29, #-24]
  41149c:	add	x8, x9, x8
  4114a0:	b	4114f0 <__fxstatat@plt+0xe000>
  4114a4:	ldursw	x8, [x29, #-8]
  4114a8:	tbz	w8, #31, 411550 <__fxstatat@plt+0xe060>
  4114ac:	add	w9, w8, #0x8
  4114b0:	cmn	w8, #0x8
  4114b4:	stur	w9, [x29, #-8]
  4114b8:	b.gt	411550 <__fxstatat@plt+0xe060>
  4114bc:	ldur	x9, [x29, #-24]
  4114c0:	add	x8, x9, x8
  4114c4:	b	41155c <__fxstatat@plt+0xe06c>
  4114c8:	ldur	x8, [x29, #-32]
  4114cc:	add	x9, x8, #0x8
  4114d0:	stur	x9, [x29, #-32]
  4114d4:	ldr	w2, [x8]
  4114d8:	mov	w0, w19
  4114dc:	mov	w1, wzr
  4114e0:	b	411458 <__fxstatat@plt+0xdf68>
  4114e4:	ldur	x8, [x29, #-32]
  4114e8:	add	x9, x8, #0x8
  4114ec:	stur	x9, [x29, #-32]
  4114f0:	adrp	x22, 427000 <__progname@@GLIBC_2.17+0x1ac0>
  4114f4:	ldr	w9, [x22, #2840]
  4114f8:	ldr	w21, [x8]
  4114fc:	tbnz	w9, #31, 411578 <__fxstatat@plt+0xe088>
  411500:	mov	w1, #0x406                 	// #1030
  411504:	mov	w0, w19
  411508:	mov	w2, w21
  41150c:	bl	4032a0 <fcntl@plt>
  411510:	mov	w20, w0
  411514:	tbz	w0, #31, 41156c <__fxstatat@plt+0xe07c>
  411518:	bl	403420 <__errno_location@plt>
  41151c:	ldr	w8, [x0]
  411520:	cmp	w8, #0x16
  411524:	b.ne	41156c <__fxstatat@plt+0xe07c>  // b.any
  411528:	mov	w0, w19
  41152c:	mov	w1, wzr
  411530:	mov	w2, w21
  411534:	bl	4032a0 <fcntl@plt>
  411538:	mov	w20, w0
  41153c:	tbnz	w0, #31, 411460 <__fxstatat@plt+0xdf70>
  411540:	mov	w8, #0xffffffff            	// #-1
  411544:	str	w8, [x22, #2840]
  411548:	mov	w8, #0x1                   	// #1
  41154c:	b	411598 <__fxstatat@plt+0xe0a8>
  411550:	ldur	x8, [x29, #-32]
  411554:	add	x9, x8, #0x8
  411558:	stur	x9, [x29, #-32]
  41155c:	ldr	x2, [x8]
  411560:	mov	w0, w19
  411564:	bl	4032a0 <fcntl@plt>
  411568:	b	41145c <__fxstatat@plt+0xdf6c>
  41156c:	mov	w8, #0x1                   	// #1
  411570:	str	w8, [x22, #2840]
  411574:	b	411460 <__fxstatat@plt+0xdf70>
  411578:	mov	w0, w19
  41157c:	mov	w1, wzr
  411580:	mov	w2, w21
  411584:	bl	4032a0 <fcntl@plt>
  411588:	ldr	w8, [x22, #2840]
  41158c:	mov	w20, w0
  411590:	cmn	w8, #0x1
  411594:	cset	w8, eq  // eq = none
  411598:	cbz	w8, 411460 <__fxstatat@plt+0xdf70>
  41159c:	tbnz	w20, #31, 411460 <__fxstatat@plt+0xdf70>
  4115a0:	mov	w1, #0x1                   	// #1
  4115a4:	mov	w0, w20
  4115a8:	bl	4032a0 <fcntl@plt>
  4115ac:	tbnz	w0, #31, 4115c8 <__fxstatat@plt+0xe0d8>
  4115b0:	orr	w2, w0, #0x1
  4115b4:	mov	w1, #0x2                   	// #2
  4115b8:	mov	w0, w20
  4115bc:	bl	4032a0 <fcntl@plt>
  4115c0:	cmn	w0, #0x1
  4115c4:	b.ne	411460 <__fxstatat@plt+0xdf70>  // b.any
  4115c8:	bl	403420 <__errno_location@plt>
  4115cc:	ldr	w21, [x0]
  4115d0:	mov	x19, x0
  4115d4:	mov	w0, w20
  4115d8:	bl	403070 <close@plt>
  4115dc:	str	w21, [x19]
  4115e0:	mov	w20, #0xffffffff            	// #-1
  4115e4:	b	411460 <__fxstatat@plt+0xdf70>
  4115e8:	mov	w8, w0
  4115ec:	cmp	w0, #0x26
  4115f0:	mov	w0, wzr
  4115f4:	b.hi	411614 <__fxstatat@plt+0xe124>  // b.pmore
  4115f8:	mov	w9, w8
  4115fc:	mov	w10, #0x1                   	// #1
  411600:	lsl	x9, x10, x9
  411604:	mov	x10, #0x410000              	// #4259840
  411608:	movk	x10, #0x40, lsl #32
  41160c:	tst	x9, x10
  411610:	b.ne	41161c <__fxstatat@plt+0xe12c>  // b.any
  411614:	cmp	w8, #0x5f
  411618:	b.ne	411620 <__fxstatat@plt+0xe130>  // b.any
  41161c:	ret
  411620:	mov	w0, #0x1                   	// #1
  411624:	ret
  411628:	stp	x29, x30, [sp, #-48]!
  41162c:	stp	x22, x21, [sp, #16]
  411630:	stp	x20, x19, [sp, #32]
  411634:	mov	x29, sp
  411638:	mov	x20, x1
  41163c:	bl	402ea0 <fopen@plt>
  411640:	mov	x19, x0
  411644:	cbz	x0, 4116c0 <__fxstatat@plt+0xe1d0>
  411648:	mov	x0, x19
  41164c:	bl	402e30 <fileno@plt>
  411650:	cmp	w0, #0x2
  411654:	b.hi	4116c0 <__fxstatat@plt+0xe1d0>  // b.pmore
  411658:	bl	41129c <__fxstatat@plt+0xddac>
  41165c:	tbnz	w0, #31, 4116a4 <__fxstatat@plt+0xe1b4>
  411660:	mov	w21, w0
  411664:	mov	x0, x19
  411668:	bl	4112a8 <__fxstatat@plt+0xddb8>
  41166c:	cbnz	w0, 411684 <__fxstatat@plt+0xe194>
  411670:	mov	w0, w21
  411674:	mov	x1, x20
  411678:	bl	402f80 <fdopen@plt>
  41167c:	mov	x19, x0
  411680:	cbnz	x0, 4116c0 <__fxstatat@plt+0xe1d0>
  411684:	bl	403420 <__errno_location@plt>
  411688:	ldr	w22, [x0]
  41168c:	mov	x20, x0
  411690:	mov	w0, w21
  411694:	bl	403070 <close@plt>
  411698:	mov	x19, xzr
  41169c:	str	w22, [x20]
  4116a0:	b	4116c0 <__fxstatat@plt+0xe1d0>
  4116a4:	bl	403420 <__errno_location@plt>
  4116a8:	ldr	w21, [x0]
  4116ac:	mov	x20, x0
  4116b0:	mov	x0, x19
  4116b4:	bl	4112a8 <__fxstatat@plt+0xddb8>
  4116b8:	mov	x19, xzr
  4116bc:	str	w21, [x20]
  4116c0:	mov	x0, x19
  4116c4:	ldp	x20, x19, [sp, #32]
  4116c8:	ldp	x22, x21, [sp, #16]
  4116cc:	ldp	x29, x30, [sp], #48
  4116d0:	ret
  4116d4:	nop
  4116d8:	stp	x29, x30, [sp, #-64]!
  4116dc:	mov	x29, sp
  4116e0:	stp	x19, x20, [sp, #16]
  4116e4:	adrp	x20, 424000 <__fxstatat@plt+0x20b10>
  4116e8:	add	x20, x20, #0xdd0
  4116ec:	stp	x21, x22, [sp, #32]
  4116f0:	adrp	x21, 424000 <__fxstatat@plt+0x20b10>
  4116f4:	add	x21, x21, #0xdc8
  4116f8:	sub	x20, x20, x21
  4116fc:	mov	w22, w0
  411700:	stp	x23, x24, [sp, #48]
  411704:	mov	x23, x1
  411708:	mov	x24, x2
  41170c:	bl	402bd0 <mbrtowc@plt-0x40>
  411710:	cmp	xzr, x20, asr #3
  411714:	b.eq	411740 <__fxstatat@plt+0xe250>  // b.none
  411718:	asr	x20, x20, #3
  41171c:	mov	x19, #0x0                   	// #0
  411720:	ldr	x3, [x21, x19, lsl #3]
  411724:	mov	x2, x24
  411728:	add	x19, x19, #0x1
  41172c:	mov	x1, x23
  411730:	mov	w0, w22
  411734:	blr	x3
  411738:	cmp	x20, x19
  41173c:	b.ne	411720 <__fxstatat@plt+0xe230>  // b.any
  411740:	ldp	x19, x20, [sp, #16]
  411744:	ldp	x21, x22, [sp, #32]
  411748:	ldp	x23, x24, [sp, #48]
  41174c:	ldp	x29, x30, [sp], #64
  411750:	ret
  411754:	nop
  411758:	ret
  41175c:	nop
  411760:	adrp	x2, 425000 <__fxstatat@plt+0x21b10>
  411764:	mov	x1, #0x0                   	// #0
  411768:	ldr	x2, [x2, #1152]
  41176c:	b	402d60 <__cxa_atexit@plt>
  411770:	mov	x2, x1
  411774:	mov	x1, x0
  411778:	mov	w0, #0x0                   	// #0
  41177c:	b	403450 <__xstat@plt>
  411780:	mov	x2, x1
  411784:	mov	w1, w0
  411788:	mov	w0, #0x0                   	// #0
  41178c:	b	403370 <__fxstat@plt>
  411790:	mov	x2, x1
  411794:	mov	x1, x0
  411798:	mov	w0, #0x0                   	// #0
  41179c:	b	403320 <__lxstat@plt>
  4117a0:	mov	x4, x1
  4117a4:	mov	x5, x2
  4117a8:	mov	w1, w0
  4117ac:	mov	x2, x4
  4117b0:	mov	w0, #0x0                   	// #0
  4117b4:	mov	w4, w3
  4117b8:	mov	x3, x5
  4117bc:	b	4034f0 <__fxstatat@plt>
  4117c0:	stp	x29, x30, [sp, #-32]!
  4117c4:	mov	w4, w1
  4117c8:	mov	x1, x0
  4117cc:	mov	x29, sp
  4117d0:	add	x3, sp, #0x18
  4117d4:	mov	w0, #0x0                   	// #0
  4117d8:	str	x2, [sp, #24]
  4117dc:	mov	w2, w4
  4117e0:	bl	402cf0 <__xmknod@plt>
  4117e4:	ldp	x29, x30, [sp], #32
  4117e8:	ret

Disassembly of section .fini:

00000000004117ec <.fini>:
  4117ec:	stp	x29, x30, [sp, #-16]!
  4117f0:	mov	x29, sp
  4117f4:	ldp	x29, x30, [sp], #16
  4117f8:	ret
