\doxysection{tlm\+::tlm\+\_\+bw\+\_\+direct\+\_\+mem\+\_\+if Class Reference}
\hypertarget{classtlm_1_1tlm__bw__direct__mem__if}{}\label{classtlm_1_1tlm__bw__direct__mem__if}\index{tlm::tlm\_bw\_direct\_mem\_if@{tlm::tlm\_bw\_direct\_mem\_if}}


{\ttfamily \#include $<$tlm\+\_\+fw\+\_\+bw\+\_\+ifs.\+h$>$}



Inheritance diagram for tlm\+::tlm\+\_\+bw\+\_\+direct\+\_\+mem\+\_\+if\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__bw__direct__mem__if__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for tlm\+::tlm\+\_\+bw\+\_\+direct\+\_\+mem\+\_\+if\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=189pt]{classtlm_1_1tlm__bw__direct__mem__if__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__bw__direct__mem__if_aaa1efc3defd487dc4be30e29dad7c5eb}{invalidate\+\_\+direct\+\_\+mem\+\_\+ptr}} (\mbox{\hyperlink{namespacesc__dt_a0e509e6e05abf63a5c3f08a342e4cd91}{sc\+\_\+dt\+::uint64}} \mbox{\hyperlink{class_sysc_add__pv}{start\+\_\+range}}, \mbox{\hyperlink{namespacesc__dt_a0e509e6e05abf63a5c3f08a342e4cd91}{sc\+\_\+dt\+::uint64}} \mbox{\hyperlink{class_sysc_add__pv}{end\+\_\+range}})=0
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+core\+::sc\+\_\+interface}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__interface_a7c93074c41900149ab2ac84bd6787ae6}{register\+\_\+port}} (\mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \&\mbox{\hyperlink{class_sysc_add__pv}{port\+\_\+}}, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{if\+\_\+typename\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \& \mbox{\hyperlink{classsc__core_1_1sc__interface_a831ba56976468161cc7967baaead1045}{default\+\_\+event}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__interface_adbe820669c3473b5f6605a842b0b0835}{\texorpdfstring{$\sim$}{\string~}sc\+\_\+interface}} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Protected Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+core\+::sc\+\_\+interface}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__interface_a683561f63d51dc7665a0d205ecbbdf43}{sc\+\_\+interface}} ()
\end{DoxyCompactItemize}


\doxysubsection{Member Function Documentation}
\Hypertarget{classtlm_1_1tlm__bw__direct__mem__if_aaa1efc3defd487dc4be30e29dad7c5eb}\label{classtlm_1_1tlm__bw__direct__mem__if_aaa1efc3defd487dc4be30e29dad7c5eb} 
\index{tlm::tlm\_bw\_direct\_mem\_if@{tlm::tlm\_bw\_direct\_mem\_if}!invalidate\_direct\_mem\_ptr@{invalidate\_direct\_mem\_ptr}}
\index{invalidate\_direct\_mem\_ptr@{invalidate\_direct\_mem\_ptr}!tlm::tlm\_bw\_direct\_mem\_if@{tlm::tlm\_bw\_direct\_mem\_if}}
\doxysubsubsection{\texorpdfstring{invalidate\_direct\_mem\_ptr()}{invalidate\_direct\_mem\_ptr()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} tlm\+::tlm\+\_\+bw\+\_\+direct\+\_\+mem\+\_\+if\+::invalidate\+\_\+direct\+\_\+mem\+\_\+ptr (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacesc__dt_a0e509e6e05abf63a5c3f08a342e4cd91}{sc\+\_\+dt\+::uint64}}}]{start\+\_\+range,  }\item[{\mbox{\hyperlink{namespacesc__dt_a0e509e6e05abf63a5c3f08a342e4cd91}{sc\+\_\+dt\+::uint64}}}]{end\+\_\+range }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm__utils_1_1callback__binder__bw_ad33af4e1236b00d58a36456d10c2ac38}{tlm\+\_\+utils\+::callback\+\_\+binder\+\_\+bw$<$ TYPES $>$}}, \mbox{\hyperlink{classtlm__utils_1_1callback__binder__bw_ad33af4e1236b00d58a36456d10c2ac38}{tlm\+\_\+utils\+::callback\+\_\+binder\+\_\+bw$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$}}, \mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b_1_1bw__process_a877806fbc555819a4315b944b09ca7f4}{tlm\+\_\+utils\+::simple\+\_\+target\+\_\+socket\+\_\+b$<$ MODULE, BUSWIDTH, TYPES, POL $>$\+::bw\+\_\+process}}, \mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__tagged__b_1_1bw__process_a97f5b5e2c58434f779360ad50d80b121}{tlm\+\_\+utils\+::simple\+\_\+target\+\_\+socket\+\_\+tagged\+\_\+b$<$ MODULE, BUSWIDTH, TYPES, POL $>$\+::bw\+\_\+process}}, \mbox{\hyperlink{classtlm__utils_1_1simple__initiator__socket__b_1_1process_a725e98f462718605c005d49962677f67}{tlm\+\_\+utils\+::simple\+\_\+initiator\+\_\+socket\+\_\+b$<$ MODULE, BUSWIDTH, TYPES, POL $>$\+::process}}, and \mbox{\hyperlink{classtlm__utils_1_1simple__initiator__socket__tagged__b_1_1process_a3d25c7ddbad510c5be2fdfc85e31641e}{tlm\+\_\+utils\+::simple\+\_\+initiator\+\_\+socket\+\_\+tagged\+\_\+b$<$ MODULE, BUSWIDTH, TYPES, POL $>$\+::process}}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/tlm\+\_\+core/tlm\+\_\+2/tlm\+\_\+2\+\_\+interfaces/\mbox{\hyperlink{tlm__fw__bw__ifs_8h}{tlm\+\_\+fw\+\_\+bw\+\_\+ifs.\+h}}\end{DoxyCompactItemize}
