Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri Nov 30 15:19:01 2018
| Host             : Theory running 64-bit major release  (build 9200)
| Command          : report_power -file Game_Top_Level_power_routed.rpt -pb Game_Top_Level_power_summary_routed.pb -rpx Game_Top_Level_power_routed.rpx
| Design           : Game_Top_Level
| Device           : xc7a35ticpg236-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.307        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.245        |
| Device Static (W)        | 0.062        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 98.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.009 |        6 |       --- |             --- |
| Slice Logic             |     0.008 |     2156 |       --- |             --- |
|   LUT as Logic          |     0.007 |     1128 |     20800 |            5.42 |
|   CARRY4                |    <0.001 |      121 |      8150 |            1.48 |
|   Register              |    <0.001 |      558 |     41600 |            1.34 |
|   F7/F8 Muxes           |    <0.001 |        5 |     32600 |            0.02 |
|   LUT as Shift Register |    <0.001 |        1 |      9600 |            0.01 |
|   Others                |     0.000 |       69 |       --- |             --- |
| Signals                 |     0.003 |     1584 |       --- |             --- |
| I/O                     |     0.225 |       40 |       106 |           37.74 |
| Static Power            |     0.062 |          |           |                 |
| Total                   |     0.307 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.027 |       0.021 |      0.006 |
| Vccaux    |       1.800 |     0.020 |       0.008 |      0.011 |
| Vcco33    |       3.300 |     0.065 |       0.064 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+----------------------+-----------------+
| Clock                | Domain               | Constraint (ns) |
+----------------------+----------------------+-----------------+
| MAINFSM/FSM_STATE[0] | MAINFSM/FSM_STATE[0] |            10.0 |
| MAINFSM/FSM_STATE[1] | MAINFSM/FSM_STATE[1] |            10.0 |
| MAINFSM/FSM_STATE[2] | MAINFSM/FSM_STATE[2] |            10.0 |
| sys_clk_pin          | clk                  |            10.0 |
+----------------------+----------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| Game_Top_Level                    |     0.245 |
|   AVERAGE                         |     0.002 |
|     BCDConversion                 |    <0.001 |
|       digits_mapping[1].digit_bcd |    <0.001 |
|       digits_mapping[2].digit_bcd |    <0.001 |
|       digits_mapping[3].digit_bcd |    <0.001 |
|       digits_mapping[4].digit_bcd |    <0.001 |
|   DISP                            |    <0.001 |
|     DIGITMUX                      |    <0.001 |
|     SELECTOR                      |    <0.001 |
|   GAME                            |    <0.001 |
|     BCDBINARY                     |    <0.001 |
|     CLK_DIVIDE                    |    <0.001 |
|       SingleMinutesClock          |    <0.001 |
|       oneHzClock                  |    <0.001 |
|       singleSecondsClock          |    <0.001 |
|       tenMinutesClock             |    <0.001 |
|       tenSecondsClock             |    <0.001 |
|   MAINFSM                         |     0.009 |
|     Clock                         |    <0.001 |
|     Delayer                       |     0.002 |
|       fourHzClock                 |    <0.001 |
|     button1counter                |     0.001 |
|     button2counter                |     0.001 |
|     button3counter                |    <0.001 |
|     button4counter                |     0.002 |
|   SOUND                           |     0.002 |
|     PWM1600Hz                     |    <0.001 |
|     PWM2400Hz                     |    <0.001 |
|     PWM3200Hz                     |    <0.001 |
|     PWM4000Hz                     |    <0.001 |
|     PWM4800Hz                     |    <0.001 |
|     PWM800Hz                      |    <0.001 |
|   VGA                             |     0.004 |
|     CHANGE_Rectangle_Height_1     |    <0.001 |
|     CHANGE_Rectangle_Height_2     |    <0.001 |
|     CHANGE_Rectangle_Height_3     |    <0.001 |
|     CHANGE_Rectangle_Height_4     |    <0.001 |
|     DIVIDER                       |    <0.001 |
|       megaHzClock_25MHz           |    <0.001 |
|     PlayerNo1                     |    <0.001 |
|       Rectangle                   |    <0.001 |
|     PlayerNo2                     |    <0.001 |
|       Rectangle                   |    <0.001 |
|     PlayerNo3                     |    <0.001 |
|       Rectangle                   |    <0.001 |
|     PlayerNo4                     |    <0.001 |
|       Rectangle                   |    <0.001 |
|     PlayerWinner                  |    <0.001 |
|       Rectangle                   |    <0.001 |
|     VGA_SYNC                      |     0.002 |
+-----------------------------------+-----------+


