
---------- Begin Simulation Statistics ----------
final_tick                                15164301000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112262                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899228                       # Number of bytes of host memory used
host_op_rate                                   223871                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    89.08                       # Real time elapsed on the host
host_tick_rate                              170236650                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19941954                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015164                       # Number of seconds simulated
sim_ticks                                 15164301000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3331415                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              53622                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            341872                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3926016                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1296290                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3331415                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2035125                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3926016                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  318630                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       225613                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  12802376                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7754908                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            342214                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2170565                       # Number of branches committed
system.cpu.commit.bw_lim_events               1068581                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1319                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         9303558                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000002                       # Number of instructions committed
system.cpu.commit.committedOps               19941954                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     13165240                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.514743                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.456596                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7773406     59.04%     59.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1376670     10.46%     69.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       882524      6.70%     76.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1057655      8.03%     84.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       432468      3.28%     87.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       247279      1.88%     89.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       174243      1.32%     90.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       152414      1.16%     91.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1068581      8.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     13165240                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     450688                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               182988                       # Number of function calls committed.
system.cpu.commit.int_insts                  19651547                       # Number of committed integer instructions.
system.cpu.commit.loads                       2226505                       # Number of loads committed
system.cpu.commit.membars                         620                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       117725      0.59%      0.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15774142     79.10%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           61478      0.31%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37230      0.19%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5564      0.03%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            544      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           10746      0.05%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           54707      0.27%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           57610      0.29%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          82758      0.41%     81.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          2066      0.01%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            7      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            1      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           95      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult           44      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2170494     10.88%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1338674      6.71%     98.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        56011      0.28%     99.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       172057      0.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19941954                       # Class of committed instruction
system.cpu.commit.refs                        3737236                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      19941954                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.516430                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.516430                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      2493878                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2493878                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 87610.610028                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87610.610028                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 90350.626024                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90350.626024                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2411390                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2411390                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7226824000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7226824000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.033076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        82488                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         82488                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44630                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44630                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3420494000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3420494000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015180                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015180                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        37858                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        37858                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1510914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1510914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 108785.972763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 108785.972763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 107670.723335                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 107670.723335                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1478605                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1478605                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3514765994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3514765994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        32309                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32309                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1004                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1004                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3370631994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3370631994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        31305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31305                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.267884                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   138.800000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              4655                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       140897                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          694                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      4004792                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4004792                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 93570.302308                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93570.302308                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 98190.159392                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98190.159392                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      3889995                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3889995                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  10741589994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10741589994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028665                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028665                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       114797                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         114797                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        45634                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        45634                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6791125994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6791125994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017270                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017270                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        69163                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69163                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      4004792                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4004792                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 93570.302308                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93570.302308                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 98190.159392                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98190.159392                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      3889995                       # number of overall hits
system.cpu.dcache.overall_hits::total         3889995                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  10741589994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10741589994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028665                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028665                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       114797                       # number of overall misses
system.cpu.dcache.overall_misses::total        114797                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        45634                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        45634                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6791125994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6791125994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017270                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017270                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69163                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69163                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15164301000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  68128                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          642                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          289                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             57.252964                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          8078736                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.835206                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15164301000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             69152                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           8078736                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1018.835206                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3959157                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            239000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        44650                       # number of writebacks
system.cpu.dcache.writebacks::total             44650                       # number of writebacks
system.cpu.decode.BlockedCycles               5027881                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               33405245                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4291177                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4444792                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 343104                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                480171                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2884979                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         44848                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15164301000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1811722                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         19610                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15164301000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15164301000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     3926016                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2564105                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       9296045                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                130684                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          288                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       18118402                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  468                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles         1958                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          3064                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  686208                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.258899                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4942198                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1614920                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.194806                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           14587125                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.450176                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.413314                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8981353     61.57%     61.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   304420      2.09%     63.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   257080      1.76%     65.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   376904      2.58%     68.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   389585      2.67%     70.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   324251      2.22%     72.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   336735      2.31%     75.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   342655      2.35%     77.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  3274142     22.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14587125                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    736718                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   286091                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      2564103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2564103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31741.652171                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31741.652171                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 30607.572337                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30607.572337                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      2414452                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2414452                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4750169989                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4750169989                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.058364                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.058364                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       149651                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        149651                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        14872                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14872                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4125257992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4125257992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.052564                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.052564                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       134779                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       134779                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.284553                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs               123                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs         2003                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      2564103                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2564103                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31741.652171                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31741.652171                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 30607.572337                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30607.572337                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      2414452                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2414452                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   4750169989                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4750169989                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.058364                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.058364                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       149651                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         149651                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        14872                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14872                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4125257992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4125257992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.052564                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.052564                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       134779                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       134779                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      2564103                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2564103                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31741.652171                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31741.652171                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 30607.572337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30607.572337                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      2414452                       # number of overall hits
system.cpu.icache.overall_hits::total         2414452                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   4750169989                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4750169989                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.058364                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.058364                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       149651                       # number of overall misses
system.cpu.icache.overall_misses::total        149651                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        14872                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14872                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4125257992                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4125257992                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.052564                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.052564                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       134779                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       134779                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15164301000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 134513                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             18.914156                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          5262985                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.745779                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15164301000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            134779                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           5262985                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.745779                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2549231                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       134513                       # number of writebacks
system.cpu.icache.writebacks::total            134513                       # number of writebacks
system.cpu.idleCycles                          577177                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               437677                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2566683                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.662875                       # Inst execution rate
system.cpu.iew.exec_refs                      4701226                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1810987                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1591005                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3422710                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4175                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             24836                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2177783                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            29236812                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2890239                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            734242                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25216332                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10310                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                434528                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 343104                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                448652                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          3807                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           334804                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         3853                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1416                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        16563                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1196191                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       667042                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1416                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       323316                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         114361                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  29519624                       # num instructions consuming a value
system.cpu.iew.wb_count                      24888413                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.606650                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17908092                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.641250                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25044858                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36192305                       # number of integer regfile reads
system.cpu.int_regfile_writes                20328556                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  15164301000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.659444                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.659444                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            232690      0.90%      0.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20414926     78.67%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                65243      0.25%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39180      0.15%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7954      0.03%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 578      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                12372      0.05%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81339      0.31%     80.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                70449      0.27%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               91870      0.35%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4150      0.02%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               1      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             113      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             46      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2942325     11.34%     92.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1709102      6.59%     98.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           85933      0.33%     99.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         192296      0.74%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25950576                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  578756                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1140047                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       528769                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             778648                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      421065                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016226                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  362307     86.05%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   5796      1.38%     87.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    316      0.08%     87.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    39      0.01%     87.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  105      0.02%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  24009      5.70%     93.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12684      3.01%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1017      0.24%     96.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            14787      3.51%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               25560195                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           65863511                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     24359644                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          37754081                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   29225755                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25950576                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               11057                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9294759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             94218                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           9738                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     13434917                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14587125                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.779006                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.322003                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7671314     52.59%     52.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1076609      7.38%     59.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1180821      8.09%     68.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1123157      7.70%     75.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1050402      7.20%     82.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              885419      6.07%     89.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              909829      6.24%     95.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              461415      3.16%     98.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              228159      1.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14587125                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.711294                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15164301000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     2564698                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1440                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15164301000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15164301000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            187576                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           156339                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3422710                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2177783                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10087829                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    306                       # number of misc regfile writes
system.cpu.numCycles                         15164302                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     15164301000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 2423213                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              22977947                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               29                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 270460                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4581566                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   5342                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 36433                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              79262089                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               31960632                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            36477147                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4593636                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                2253452                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 343104                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2637588                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 13499074                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            906939                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         47959707                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           8018                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                517                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1639844                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            478                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     41342171                       # The number of ROB reads
system.cpu.rob.rob_writes                    59934951                       # The number of ROB writes
system.cpu.timesIdled                           48513                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    83                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          454                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           454                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67037.015625                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67037.015625                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     21451845                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     21451845                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          320                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            320                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       134558                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         134558                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 115922.945205                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115922.945205                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 95891.033695                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95891.033695                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         125798                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             125798                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1015485000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1015485000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.065102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.065102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         8760                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8760                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    839526000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    839526000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.065065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.065065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         8755                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8755                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         31298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107711.925692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107711.925692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87715.821252                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87715.821252                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              1153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1153                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   3246976000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3246976000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.963161                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.963161                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           30145                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30145                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2644018000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2644018000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.963097                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.963097                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        30143                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30143                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        37855                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         37855                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114157.267257                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114157.267257                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94179.884090                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94179.884090                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11098                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11098                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   3054506000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3054506000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.706829                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.706829                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        26757                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           26757                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2518841000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2518841000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.706512                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.706512                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        26745                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        26745                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        31000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        31000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_rate::.cpu.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        62000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        62000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       131933                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       131933                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       131933                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           131933                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        44650                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        44650                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        44650                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            44650                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           134558                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            69153                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               203711                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 115922.945205                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110742.715546                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111433.812555                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 95891.033695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90754.798903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91439.833646                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               125798                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12251                       # number of demand (read+write) hits
system.l2.demand_hits::total                   138049                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst   1015485000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6301482000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7316967000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.065102                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.822842                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.322329                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               8760                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              56902                       # number of demand (read+write) misses
system.l2.demand_misses::total                  65662                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    839526000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5162859000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6002385000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.065065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.822640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.322236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          8755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         56888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             65643                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          134558                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           69153                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              203711                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 115922.945205                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110742.715546                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111433.812555                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 95891.033695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90754.798903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67037.015625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91321.450586                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              125798                       # number of overall hits
system.l2.overall_hits::.cpu.data               12251                       # number of overall hits
system.l2.overall_hits::total                  138049                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst   1015485000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6301482000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7316967000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.065102                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.822842                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.322329                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              8760                       # number of overall misses
system.l2.overall_misses::.cpu.data             56902                       # number of overall misses
system.l2.overall_misses::total                 65662                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 19                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    839526000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5162859000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     21451845                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6023836845                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.065065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.822640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.323807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         8755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        56888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            65963                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued              423                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  15164301000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 426                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     9                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  15164301000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  15164301000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          64042                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1332                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2681                       # Occupied blocks per task id
system.l2.tags.avg_refs                      5.922657                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  3297850                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     174.212763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       814.353199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3041.747077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.498402                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.042532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.198817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.742614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.003051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987015                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  15164301000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     68138                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   3297850                       # Number of tag accesses
system.l2.tags.tagsinuse                  4042.811441                       # Cycle average of tags in use
system.l2.tags.total_refs                      403558                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                        58                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               38560                       # number of writebacks
system.l2.writebacks::total                     38560                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     145081.49                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                40080.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     38560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      8755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     56839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     21330.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       278.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    278.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       162.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    162.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         3.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     36949939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36949939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          36949939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         240088086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      1350540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             278388565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      162740109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         36949939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        240088086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      1350540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            441128675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      162740109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            162740109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        29455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.912646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.473434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.744452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13348     45.32%     45.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7820     26.55%     71.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3077     10.45%     82.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1332      4.52%     86.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          846      2.87%     89.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          529      1.80%     91.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          458      1.55%     93.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          255      0.87%     93.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1790      6.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29455                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                4218496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 4221568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2466368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2467840                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       560320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        560320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         560320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3640768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        20480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4221568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2467840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2467840                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         8755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        56887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     44474.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39392.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     36180.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       560320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3637696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        20480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 36949939.202604852617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 239885504.778624475002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1350540.324938155711                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    389373751                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2240925250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     11577744                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        38560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   9374511.18                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2466368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 162643039.069192826748                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 361481151250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         2321                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              168427                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              36328                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         2321                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            8755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           56887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               65962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38560                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    71.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              3816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2460                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001747602500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15164301000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         2321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.208531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.938356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.990918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2308     99.44%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            8      0.34%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.09%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   49836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     65962                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 65962                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       65962                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 73.98                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    48762                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  329570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   15164207000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              2641876745                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1405989245                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         2321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.603619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.575754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.984214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1650     71.09%     71.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      1.64%     72.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              553     23.83%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               65      2.80%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.56%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    38560                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38560                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      38560                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                68.03                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   26232                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1203716310                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                107863980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3422000700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            507.924382                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     43934750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     412880000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2766924250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2160247500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2275744500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   7504570000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             35486880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 57323475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       829588320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               242981340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         976048320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        724918800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7702318215                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          12431675500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              102186720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1169621760                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                102459000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3531404790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            509.752030                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     50115250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     418600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2588906250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2166426000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2196199750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   7744053750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             37877760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 54458250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       831930240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               227644620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         989570400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        685637640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             7730033220                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          12499067750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               98976420                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       193567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       193567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 193567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6689408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6689408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6689408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  15164301000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           281854990                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          349560257                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             65964                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   65964    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               65964                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        61643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        127605                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              35819                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38560                       # Transaction distribution
system.membus.trans_dist::CleanEvict            23081                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30143                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30143                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         35819                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       403850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       206453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                610303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     17220544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7283328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24503872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  15164301000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          764909000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         404363973                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         207606859                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2481984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           268458                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020640                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.142229                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 262919     97.94%     97.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5537      2.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             268458                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests         2673                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       202641                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2864                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       406583                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2866                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           64737                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            172633                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83210                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       134513                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           48960                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              474                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31298                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31298                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        134779                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        37855                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
