#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Aug 11 19:53:24 2022
# Process ID: 656
# Current directory: C:/Users/brscn/Desktop/bil265-project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15028 C:\Users\brscn\Desktop\bil265-project\265proje.xpr
# Log file: C:/Users/brscn/Desktop/bil265-project/vivado.log
# Journal file: C:/Users/brscn/Desktop/bil265-project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/brscn/Desktop/bil265-project/265proje.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/tolga/Desktop/bil265-project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 791.355 ; gain = 166.285
update_compile_order -fileset sources_1
file mkdir C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new/sc_tb.v w ]
add_files -fileset sim_1 C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new/sc_tb.v
update_compile_order -fileset sim_1
set_property top sc_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new/sc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7825ae046f954f79ad9d668280484227 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_tb_behav xil_defaultlib.sc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sin_cos_calc
Compiling module xil_defaultlib.sc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim/xsim.dir/sc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 11 20:19:12 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 836.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sc_tb_behav -key {Behavioral:sim_1:Functional:sc_tb} -tclbatch {sc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
temp: 30.000000
radyan: 1.000000
sonuc_ondalik: 16.000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 865.000 ; gain = 28.855
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 866.309 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new/sc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7825ae046f954f79ad9d668280484227 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_tb_behav xil_defaultlib.sc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sin_cos_calc
Compiling module xil_defaultlib.sc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sc_tb_behav -key {Behavioral:sim_1:Functional:sc_tb} -tclbatch {sc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
temp: 30.000000
radyan: 1.000000
sonuc_ondalik: 16.000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 866.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new/sc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7825ae046f954f79ad9d668280484227 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_tb_behav xil_defaultlib.sc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sin_cos_calc
Compiling module xil_defaultlib.sc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sc_tb_behav -key {Behavioral:sim_1:Functional:sc_tb} -tclbatch {sc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
temp: 30.000000
radyan: 1.000000
carpim: 549030.000000
sonuc_ondalik: 16.000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 866.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new/sc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7825ae046f954f79ad9d668280484227 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_tb_behav xil_defaultlib.sc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sin_cos_calc
Compiling module xil_defaultlib.sc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sc_tb_behav -key {Behavioral:sim_1:Functional:sc_tb} -tclbatch {sc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
temp: 30.000000
radyan: 1.000000
carpim: 0.523596
sonuc_ondalik: 16.000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 866.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new/sc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7825ae046f954f79ad9d668280484227 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_tb_behav xil_defaultlib.sc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sin_cos_calc
Compiling module xil_defaultlib.sc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sc_tb_behav -key {Behavioral:sim_1:Functional:sc_tb} -tclbatch {sc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
temp: 30.000000
radyan: 0.000001
carpim: 0.523596
sonuc_ondalik: 16.000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 866.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new/sc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7825ae046f954f79ad9d668280484227 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_tb_behav xil_defaultlib.sc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sin_cos_calc
Compiling module xil_defaultlib.sc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sc_tb_behav -key {Behavioral:sim_1:Functional:sc_tb} -tclbatch {sc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
temp: 30.000000
radyan: 1.000000
carpim: 0.523596
sonuc_ondalik: 16.000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 866.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new/sc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7825ae046f954f79ad9d668280484227 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_tb_behav xil_defaultlib.sc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sin_cos_calc
Compiling module xil_defaultlib.sc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sc_tb_behav -key {Behavioral:sim_1:Functional:sc_tb} -tclbatch {sc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
temp: 30.000000
radyan: 1.000000
carpim: 0.523596
sonuc_ondalik: 1099341221776.000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 894.969 ; gain = 0.227
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new/sc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7825ae046f954f79ad9d668280484227 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_tb_behav xil_defaultlib.sc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sin_cos_calc
Compiling module xil_defaultlib.sc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sc_tb_behav -key {Behavioral:sim_1:Functional:sc_tb} -tclbatch {sc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
temp: 30.000000
radyan: 1.000000
carpim: 0.523596
cikti: 19.000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 897.625 ; gain = 1.234
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new/sc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7825ae046f954f79ad9d668280484227 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_tb_behav xil_defaultlib.sc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sin_cos_calc
Compiling module xil_defaultlib.sc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sc_tb_behav -key {Behavioral:sim_1:Functional:sc_tb} -tclbatch {sc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
temp: 30.000000
radyan: 1.000000
carpim: 0.523596
cikti: 14.000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 903.891 ; gain = 2.324
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_calc
WARNING: [VRFC 10-3676] redeclaration of ansi port 'cos_out' is not allowed [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'sin_out' is not allowed [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:49]
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:48]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:49]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:90]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:91]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new/sc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7825ae046f954f79ad9d668280484227 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_tb_behav xil_defaultlib.sc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'angle' on this module [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new/sc_tb.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_calc
WARNING: [VRFC 10-3676] redeclaration of ansi port 'cos_out' is not allowed [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'sin_out' is not allowed [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:49]
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:48]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:49]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:90]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:91]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new/sc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7825ae046f954f79ad9d668280484227 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_tb_behav xil_defaultlib.sc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'angle' on this module [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new/sc_tb.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_calc
WARNING: [VRFC 10-3676] redeclaration of ansi port 'cos_out' is not allowed [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'sin_out' is not allowed [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:49]
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:48]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:49]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:90]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:91]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sources_1/new/sin_cos_calc.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new/sc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7825ae046f954f79ad9d668280484227 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_tb_behav xil_defaultlib.sc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3633] port 'angle_in' is already connected [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new/sc_tb.v:32]
ERROR: [VRFC 10-3633] port 'angle_in' is already connected [C:/Users/brscn/Desktop/bil265-project/265proje.srcs/sim_1/new/sc_tb.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/brscn/Desktop/bil265-project/265proje.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Aug 11 22:20:34 2022] Launched synth_1...
Run output will be captured here: C:/Users/brscn/Desktop/bil265-project/265proje.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Aug 11 22:22:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/brscn/Desktop/bil265-project/265proje.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Aug 11 22:23:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/brscn/Desktop/bil265-project/265proje.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Aug 11 22:24:37 2022] Launched synth_1...
Run output will be captured here: C:/Users/brscn/Desktop/bil265-project/265proje.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Aug 11 22:25:37 2022] Launched synth_1...
Run output will be captured here: C:/Users/brscn/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Aug 11 22:33:45 2022] Launched impl_1...
Run output will be captured here: C:/Users/brscn/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Aug 11 22:37:26 2022] Launched impl_1...
Run output will be captured here: C:/Users/brscn/Desktop/bil265-project/265proje.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737484A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1910.906 ; gain = 821.188
set_property PROGRAM.FILE {C:/Users/brscn/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/brscn/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Aug 11 22:51:54 2022] Launched synth_1...
Run output will be captured here: C:/Users/brscn/Desktop/bil265-project/265proje.runs/synth_1/runme.log
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Aug 11 22:52:05 2022] Launched synth_1...
Run output will be captured here: C:/Users/brscn/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Aug 11 22:54:20 2022] Launched impl_1...
Run output will be captured here: C:/Users/brscn/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Aug 11 22:55:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/brscn/Desktop/bil265-project/265proje.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737484A
set_property PROGRAM.FILE {C:/Users/brscn/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/brscn/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Aug 11 23:01:18 2022] Launched synth_1...
Run output will be captured here: C:/Users/brscn/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Aug 11 23:03:19 2022] Launched impl_1...
Run output will be captured here: C:/Users/brscn/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Aug 11 23:04:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/brscn/Desktop/bil265-project/265proje.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737484A
set_property PROGRAM.FILE {C:/Users/brscn/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/brscn/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Aug 11 23:14:55 2022] Launched synth_1...
Run output will be captured here: C:/Users/brscn/Desktop/bil265-project/265proje.runs/synth_1/runme.log
reset_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Thu Aug 11 23:15:44 2022] Launched synth_1...
Run output will be captured here: C:/Users/brscn/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Aug 11 23:16:14 2022] Launched impl_1...
Run output will be captured here: C:/Users/brscn/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Aug 11 23:17:08 2022] Launched impl_1...
Run output will be captured here: C:/Users/brscn/Desktop/bil265-project/265proje.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737484A
set_property PROGRAM.FILE {C:/Users/brscn/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/brscn/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 11 23:19:01 2022...
