Fitter report for quartus_compile
Mon Jun 28 23:22:07 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. I/O Bank Usage
 13. All Package Pins
 14. Fitter Resource Utilization by Entity
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Fitter RAM Summary
 19. Routing Usage Summary
 20. Fitter Device Options
 21. Operating Settings and Conditions
 22. Estimated Delay Added for Hold Timing Summary
 23. Estimated Delay Added for Hold Timing Details
 24. Fitter INI Usage
 25. Fitter Messages
 26. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Mon Jun 28 23:22:07 2021       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; quartus_compile                             ;
; Top-level Entity Name           ; quartus_compile                             ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSXFC6D6F31C6                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 2,719 / 41,910 ( 6 % )                      ;
; Total registers                 ; 4908                                        ;
; Total pins                      ; 0 / 499 ( 0 % )                             ;
; Total virtual pins              ; 336                                         ;
; Total block memory bits         ; 44,634 / 5,662,720 ( < 1 % )                ;
; Total RAM Blocks                ; 36 / 553 ( 7 % )                            ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                               ;
; Total PLLs                      ; 0 / 15 ( 0 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSXFC6D6F31C6                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.2%      ;
;     Processor 3            ;   6.9%      ;
;     Processor 4            ;   6.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Action     ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clock~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_acl_7_count_R_v_0[0]                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_acl_7_count_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_add8_count_fromReg0[0]                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_add8_count_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_add8_count_fromReg2[0]                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_add8_count_fromReg2[0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_memdep_phi3_or_count_fromReg3[0]                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_memdep_phi3_or_count_fromReg3[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_reduction_count_1_count_R_v_0[0]                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_reduction_count_1_count_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_reduction_count_2_count_fromReg1[0]                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_reduction_count_2_count_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_count_B1_start_merge_reg_aunroll_x_fromReg4[0]                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_count_B1_start_merge_reg_aunroll_x_fromReg4[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_i_acl_pop_i1_memdep_phi_pop6_count_fromReg0[0]                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_i_acl_pop_i1_memdep_phi_pop6_count_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_i_iord_bl_do_unnamed_count0_count_aunroll_x_fromReg4[0]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_i_iord_bl_do_unnamed_count0_count_aunroll_x_fromReg4[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_i_load_unnamed_count2_count_fromReg1[0]                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_i_load_unnamed_count2_count_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_i_store_memdep_2_count_fromReg1[0]                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_i_store_memdep_2_count_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_redist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo_fromReg1[0]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_redist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_redist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo_fromReg0[0]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_redist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_redist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo_fromReg1[0]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_redist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist0_i_store_memdep_count_out_o_writeack_1_0_R_v_1[0]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist0_i_store_memdep_count_out_o_writeack_1_0_R_v_1[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist1_i_load_unnamed_count6_count_out_o_readdata_1_0_R_v_0[0]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist1_i_load_unnamed_count6_count_out_o_readdata_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist1_i_load_unnamed_count6_count_out_o_readdata_1_0_R_v_1[0]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist1_i_load_unnamed_count6_count_out_o_readdata_1_0_R_v_1[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist2_i_load_unnamed_count5_count_out_o_readdata_1_0_R_v_1[0]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist2_i_load_unnamed_count5_count_out_o_readdata_1_0_R_v_1[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist3_i_acl_9_count_q_1_0_R_v_0[0]                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist3_i_acl_9_count_q_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist7_count_B1_start_merge_reg_aunroll_x_out_data_out_0_1_0_R_v_1[0]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist7_count_B1_start_merge_reg_aunroll_x_out_data_out_0_1_0_R_v_1[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist7_count_B1_start_merge_reg_aunroll_x_out_data_out_0_1_0_R_v_3[0]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist7_count_B1_start_merge_reg_aunroll_x_out_data_out_0_1_0_R_v_3[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist10_count_B1_start_merge_reg_aunroll_x_out_data_out_1_32_0_R_v_0[0]                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist10_count_B1_start_merge_reg_aunroll_x_out_data_out_1_32_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist11_bgTrunc_i_phitmp_count_sel_x_b_1_0_R_v_0[0]                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist11_bgTrunc_i_phitmp_count_sel_x_b_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated|a_dpfifo_18a1:dpfifo|full_dff                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated|a_dpfifo_18a1:dpfifo|full_dff~DUPLICATE                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|full_dff                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|full_dff~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|wrreq_delaya[1]                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|empty_dff                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|empty_dff~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|rd_ptr_lsb                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|rd_ptr_lsb~DUPLICATE                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|usedw_is_1_dff                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|usedw_is_1_dff~DUPLICATE                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|empty_dff                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|empty_dff~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|full_dff                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|full_dff~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|rd_ptr_lsb                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|rd_ptr_lsb~DUPLICATE                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|usedw_is_1_dff                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|usedw_is_1_dff~DUPLICATE                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_count_B1_start_merge_reg_aunroll_x_2_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_count_B1_start_merge_reg_aunroll_x_2_reg|gen_depth_large.cnt[0]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_count_B1_start_merge_reg_aunroll_x_2_reg|gen_depth_large.cnt_up[1]                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_count_B1_start_merge_reg_aunroll_x_2_reg|gen_depth_large.cnt_up[1]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_count_B1_start_merge_reg_aunroll_x_2_reg|gen_depth_large.lo[0]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_count_B1_start_merge_reg_aunroll_x_2_reg|gen_depth_large.lo[0]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_count_B1_start_merge_reg_aunroll_x_3_reg|gen_depth_large.lo[0]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_count_B1_start_merge_reg_aunroll_x_3_reg|gen_depth_large.lo[0]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_sum_count_4ia_addr_0_push5_count_1_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_sum_count_4ia_addr_0_push5_count_1_reg|gen_depth_large.cnt[0]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_y_count_4ia_addr_0_push4_count_1_reg|gen_depth_large.approx_full                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_y_count_4ia_addr_0_push4_count_1_reg|gen_depth_large.approx_full~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_y_count_4ia_addr_0_push4_count_1_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_y_count_4ia_addr_0_push4_count_1_reg|gen_depth_large.cnt[0]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_y_count_4ia_addr_0_push4_count_1_reg|gen_depth_large.cnt[2]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_y_count_4ia_addr_0_push4_count_1_reg|gen_depth_large.cnt[2]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_y_count_4ia_addr_0_push4_count_1_reg|gen_depth_large.lo[0]                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_y_count_4ia_addr_0_push4_count_1_reg|gen_depth_large.lo[0]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_y_count_4ia_addr_0_push4_count_1_reg|gen_depth_large.lo_prev[0]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_y_count_4ia_addr_0_push4_count_1_reg|gen_depth_large.lo_prev[0]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_z_count_4ia_addr_0_push3_count_1_reg|gen_depth_large.approx_full                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_z_count_4ia_addr_0_push3_count_1_reg|gen_depth_large.approx_full~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_z_count_4ia_addr_0_push3_count_1_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_z_count_4ia_addr_0_push3_count_1_reg|gen_depth_large.cnt[0]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_z_count_4ia_addr_0_push3_count_1_reg|gen_depth_large.cnt[1]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_z_count_4ia_addr_0_push3_count_1_reg|gen_depth_large.cnt[1]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_z_count_4ia_addr_0_push3_count_1_reg|gen_depth_large.lo_prev[1]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_z_count_4ia_addr_0_push3_count_1_reg|gen_depth_large.lo_prev[1]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|bubble_out_i_acl_pipeline_keep_going_count_1_reg_R_v_0[0]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|bubble_out_i_acl_pipeline_keep_going_count_1_reg_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pipeline_keep_going_count4:thei_acl_pipeline_keep_going_count|i_acl_pipeline_keep_going_count_reg:thei_acl_pipeline_keep_going_count_reg|i_acl_pipeline_keep_going_count_reg_valid_reg_q[0]                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pipeline_keep_going_count4:thei_acl_pipeline_keep_going_count|i_acl_pipeline_keep_going_count_reg:thei_acl_pipeline_keep_going_count_reg|i_acl_pipeline_keep_going_count_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i1_memdep_phi_pop6_count12:thei_acl_pop_i1_memdep_phi_pop6_count|i_acl_pop_i1_memdep_phi_pop6_count_reg:thei_acl_pop_i1_memdep_phi_pop6_count_reg|i_acl_pop_i1_memdep_phi_pop6_count_reg_valid_reg_q[0]                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i1_memdep_phi_pop6_count12:thei_acl_pop_i1_memdep_phi_pop6_count|i_acl_pop_i1_memdep_phi_pop6_count_reg:thei_acl_pop_i1_memdep_phi_pop6_count_reg|i_acl_pop_i1_memdep_phi_pop6_count_reg_valid_reg_q[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i32_sum_count_4ia_addr_0_pop5_count10:thei_acl_pop_i32_sum_count_4ia_addr_0_pop5_count|i_acl_pop_i32_sum_count_4ia_addr_0_pop5_count_reg:thei_acl_pop_i32_sum_count_4ia_addr_0_pop5_count_reg|i_acl_pop_i32_sum_count_4ia_addr_0_pop5_count_reg_valid_reg_q[0]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i32_sum_count_4ia_addr_0_pop5_count10:thei_acl_pop_i32_sum_count_4ia_addr_0_pop5_count|i_acl_pop_i32_sum_count_4ia_addr_0_pop5_count_reg:thei_acl_pop_i32_sum_count_4ia_addr_0_pop5_count_reg|i_acl_pop_i32_sum_count_4ia_addr_0_pop5_count_reg_valid_reg_q[0]~DUPLICATE                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i32_z_count_4ia_addr_0_pop3_count22:thei_acl_pop_i32_z_count_4ia_addr_0_pop3_count|i_acl_pop_i32_z_count_4ia_addr_0_pop3_count_reg:thei_acl_pop_i32_z_count_4ia_addr_0_pop3_count_reg|i_acl_pop_i32_z_count_4ia_addr_0_pop3_count_reg_valid_reg_q[0]                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i32_z_count_4ia_addr_0_pop3_count22:thei_acl_pop_i32_z_count_4ia_addr_0_pop3_count|i_acl_pop_i32_z_count_4ia_addr_0_pop3_count_reg:thei_acl_pop_i32_z_count_4ia_addr_0_pop3_count_reg|i_acl_pop_i32_z_count_4ia_addr_0_pop3_count_reg_valid_reg_q[0]~DUPLICATE                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]~DUPLICATE                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[46]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[46]~DUPLICATE                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[66]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[66]~DUPLICATE                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg|r_valid                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                         ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[18]                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[18]~DUPLICATE                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[38]                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[38]~DUPLICATE                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[67]                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[67]~DUPLICATE                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg|r_valid                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg|r_valid                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[3] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[3]~DUPLICATE ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]~DUPLICATE                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[2][0]                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[2][0]~DUPLICATE                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[5][0]                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[5][0]~DUPLICATE                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[7][0]                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[7][0]~DUPLICATE                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[8][0]                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[8][0]~DUPLICATE                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[10][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[10][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[11][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[11][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[12][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[12][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[18][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[18][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[20][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[20][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[21][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[21][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[22][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[22][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[23][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[23][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[24][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[24][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[27][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[27][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[28][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[28][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[30][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[30][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[33][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[33][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[35][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[35][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[38][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[38][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[42][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[42][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[47][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[47][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[48][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[48][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[50][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[50][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[54][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[54][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[56][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[56][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[58][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[58][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[59][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[59][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[60][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[60][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[61][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[61][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[64][0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[64][0]~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]~DUPLICATE                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]~DUPLICATE                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[6]                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[6]~DUPLICATE                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[7]                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[7]~DUPLICATE                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[8]                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[8]~DUPLICATE                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[11]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[11]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[14]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[14]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[15]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[15]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[18]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[18]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[20]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[20]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[26]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[26]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[28]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[28]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[34]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[34]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[35]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[35]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[38]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[38]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[47]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[47]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[49]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[49]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[50]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[50]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[55]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[55]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[56]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[56]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[59]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[59]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[62]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[62]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[64]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[64]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[65]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[65]~DUPLICATE                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[60]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[60]~DUPLICATE                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg|r_valid                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_data[0]                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_data[0]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|full_dff                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|full_dff~DUPLICATE                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|wrreq_delaya[1]                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                        ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|i_acl_push_i32_sum_count_4ia_addr_0_push5_count_reg:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count_reg|i_acl_push_i32_sum_count_4ia_addr_0_push5_count_reg_valid_reg_q[0]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|i_acl_push_i32_sum_count_4ia_addr_0_push5_count_reg:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count_reg|i_acl_push_i32_sum_count_4ia_addr_0_push5_count_reg_valid_reg_q[0]~DUPLICATE                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_jgb:rd_ptr_msb|counter_reg_bit[0]                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_jgb:rd_ptr_msb|counter_reg_bit[0]~DUPLICATE                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|usedw_is_0_dff                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|usedw_is_0_dff~DUPLICATE                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|usedw_is_1_dff                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|usedw_is_1_dff~DUPLICATE                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|usedw_is_2_dff                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|usedw_is_2_dff~DUPLICATE                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|i_acl_push_i32_z_count_4ia_addr_0_push3_count_reg:thei_acl_push_i32_z_count_4ia_addr_0_push3_count_reg|i_acl_push_i32_z_count_4ia_addr_0_push3_count_reg_valid_reg_q[0]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|i_acl_push_i32_z_count_4ia_addr_0_push3_count_reg:thei_acl_push_i32_z_count_4ia_addr_0_push3_count_reg|i_acl_push_i32_z_count_4ia_addr_0_push3_count_reg_valid_reg_q[0]~DUPLICATE                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_iowr_bl_return_unnamed_count7_count57:thei_iowr_bl_return_unnamed_count7_count|st_write:theiowr|consumed_sidepath                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_iowr_bl_return_unnamed_count7_count57:thei_iowr_bl_return_unnamed_count7_count|st_write:theiowr|consumed_sidepath~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[0][0]                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[0][0]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[1][0]                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[1][0]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[3][0]                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[3][0]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[5][0]                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[5][0]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[7][0]                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[7][0]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[12][0]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[12][0]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[13][0]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[13][0]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[14][0]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[14][0]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[15][0]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[15][0]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[17][0]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[17][0]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[18][0]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[18][0]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[19][0]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[19][0]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[23][0]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[23][0]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[24][0]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[24][0]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[25][0]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[25][0]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[26][0]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|data[26][0]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[1]                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[1]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[4]                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[4]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[7]                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[7]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[12]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[12]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[13]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[13]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[20]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[20]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[21]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[21]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[22]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[22]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[24]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[24]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[30]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[30]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[31]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr[31]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr_copy[0]                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr_copy[25]                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr_copy[25]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr_copy[32]                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr_copy[32]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[4]                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[4]~DUPLICATE                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff~DUPLICATE                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[1]                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[1]~DUPLICATE                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[3]                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[3]~DUPLICATE                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[4]                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[4]~DUPLICATE                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[1][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[1][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[5][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[5][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[6][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[6][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[9][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[9][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[14][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[14][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[18][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[18][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[25][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[25][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[4]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[4]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[7]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[7]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[8]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[8]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[9]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[9]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[10]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[10]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[11]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[11]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[13]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[13]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[20]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[20]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[21]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[21]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[27]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[27]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|data[6][0]                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|data[6][0]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|data[26][0]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|data[26][0]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|data[30][0]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|data[30][0]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[9]                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[9]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[10]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[10]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[11]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[11]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[12]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[12]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[13]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[13]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[16]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[16]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[17]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[17]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[19]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[19]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[20]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[20]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[22]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[22]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[30]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[30]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[31]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr[31]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr_copy[2]                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr_copy[2]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr_copy[11]                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr_copy[11]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr_copy[14]                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr_copy[14]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[4]                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[4]~DUPLICATE                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_2_dff                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_2_dff~DUPLICATE                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[2]                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[2]~DUPLICATE                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[1][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[1][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[5][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[5][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[7][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[7][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[12][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[12][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[22][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[22][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[24][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[24][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[5]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[5]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[6]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[6]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[7]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[7]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[11]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[11]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[13]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[13]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[20]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[20]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[21]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[21]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[27]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[27]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[29]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[29]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[30]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[30]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[31]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[31]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|readdata_reg_unnamed_count2_count1:thereaddata_reg_unnamed_count2_count1|readdata_reg_unnamed_count2_count1_data_reg_q[6]                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|readdata_reg_unnamed_count2_count1:thereaddata_reg_unnamed_count2_count1|readdata_reg_unnamed_count2_count1_data_reg_q[6]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|readdata_reg_unnamed_count2_count1:thereaddata_reg_unnamed_count2_count1|readdata_reg_unnamed_count2_count1_data_reg_q[7]                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|readdata_reg_unnamed_count2_count1:thereaddata_reg_unnamed_count2_count1|readdata_reg_unnamed_count2_count1_data_reg_q[7]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|readdata_reg_unnamed_count2_count1:thereaddata_reg_unnamed_count2_count1|readdata_reg_unnamed_count2_count1_data_reg_q[8]                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|readdata_reg_unnamed_count2_count1:thereaddata_reg_unnamed_count2_count1|readdata_reg_unnamed_count2_count1_data_reg_q[8]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|readdata_reg_unnamed_count2_count1:thereaddata_reg_unnamed_count2_count1|readdata_reg_unnamed_count2_count1_data_reg_q[26]                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|readdata_reg_unnamed_count2_count1:thereaddata_reg_unnamed_count2_count1|readdata_reg_unnamed_count2_count1_data_reg_q[26]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff~DUPLICATE                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[1][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[1][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[8][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[8][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[9][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[9][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[29][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[29][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[30][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[30][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[4]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[4]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[10]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[10]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[19]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[19]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[24]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[24]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[27]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[27]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[31]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[31]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|acl_ll_fifo:nop_fifo|wptr_copy[31]                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|acl_ll_fifo:nop_fifo|wptr_copy[31]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[0][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[0][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[1][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[1][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[2][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[2][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[9][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[9][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[10][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[10][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[14][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[14][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[16][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[16][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[17][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[17][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[18][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[18][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[19][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[19][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[20][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[20][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[21][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[21][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[23][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[23][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[24][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[24][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[4]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[4]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[5]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[5]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[6]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[6]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[11]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[11]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[20]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[20]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[21]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[21]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[25]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[25]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[27]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[27]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[31]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[31]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|acl_ll_fifo:nop_fifo|wptr_copy[0]                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|acl_ll_fifo:nop_fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|acl_ll_fifo:nop_fifo|wptr_copy[30]                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|acl_ll_fifo:nop_fifo|wptr_copy[30]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[2]                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[2]~DUPLICATE                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff~DUPLICATE                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[4]                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[4]~DUPLICATE                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[2][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[2][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[5][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[5][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[15][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[15][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[17][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[17][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[18][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[18][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[21][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[21][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[1]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[1]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[4]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[4]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[5]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[5]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[7]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[7]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[8]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[8]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[10]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[10]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[11]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[11]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[13]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[13]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[20]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[20]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[23]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[23]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[24]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[24]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[25]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[25]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[27]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[27]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[30]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[30]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|acl_ll_fifo:nop_fifo|wptr_copy[0]                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|acl_ll_fifo:nop_fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|acl_ll_fifo:nop_fifo|wptr_copy[23]                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|acl_ll_fifo:nop_fifo|wptr_copy[23]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|acl_ll_fifo:nop_fifo|wptr_copy[28]                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|acl_ll_fifo:nop_fifo|wptr_copy[28]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|usedw_is_1_dff                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|usedw_is_1_dff~DUPLICATE                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[8][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[8][0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[11][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[11][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[15][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[15][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[22][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[22][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[27][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[27][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[30][0]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[30][0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[6]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[6]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[7]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[7]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[9]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[9]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[10]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[10]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[11]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[11]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[19]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[19]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[20]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[20]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[21]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[21]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[27]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[27]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[29]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[29]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[31]                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[31]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|acl_ll_fifo:nop_fifo|wptr_copy[0]                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|acl_ll_fifo:nop_fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|acl_ll_fifo:nop_fifo|wptr_copy[22]                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|acl_ll_fifo:nop_fifo|wptr_copy[22]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[56]                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[56]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[62]                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[62]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[2]                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[2]~DUPLICATE                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|acl_ll_fifo:nop_fifo|wptr_copy[19]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|acl_ll_fifo:nop_fifo|wptr_copy[19]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|acl_ll_fifo:nop_fifo|wptr_copy[31]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|acl_ll_fifo:nop_fifo|wptr_copy[31]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[10]                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[10]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[34]                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[34]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[51]                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[51]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|wrreq_delaya[1]                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|redist3_i_acl_9_count_q_1_0_q[1]                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|redist3_i_acl_9_count_q_1_0_q[1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|redist3_i_acl_9_count_q_1_0_q[5]                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|redist3_i_acl_9_count_q_1_0_q[5]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|redist11_bgTrunc_i_phitmp_count_sel_x_b_1_0_q[19]                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|redist11_bgTrunc_i_phitmp_count_sel_x_b_1_0_q[19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start_sr_1:thebb_count_B1_start_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start_sr_1:thebb_count_B1_start_sr_1_aunroll_x|sr_valid_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[0].dp|pipe_r.pipe_r.req.writedata[28]                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[0].dp|pipe_r.pipe_r.req.writedata[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.request~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[4].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[4].dp|pipe_r.pipe_r.req.request~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[1]                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 9008 ) ; 0.00 % ( 0 / 9008 )        ; 0.00 % ( 0 / 9008 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 9008 ) ; 0.00 % ( 0 / 9008 )        ; 0.00 % ( 0 / 9008 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 9008 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/quartus_compile.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,719 / 41,910        ; 6 %   ;
; ALMs needed [=A-B+C]                                        ; 2,719                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,993 / 41,910        ; 7 %   ;
;         [a] ALMs used for LUT logic and registers           ; 1,060                 ;       ;
;         [b] ALMs used for LUT logic                         ; 777                   ;       ;
;         [c] ALMs used for registers                         ; 1,156                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 472 / 41,910          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 198 / 41,910          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 13                    ;       ;
;         [c] Due to LAB input limits                         ; 17                    ;       ;
;         [d] Due to virtual I/Os                             ; 168                   ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 391 / 4,191           ; 9 %   ;
;     -- Logic LABs                                           ; 391                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 3,100                 ;       ;
;     -- 7 input functions                                    ; 315                   ;       ;
;     -- 6 input functions                                    ; 191                   ;       ;
;     -- 5 input functions                                    ; 418                   ;       ;
;     -- 4 input functions                                    ; 284                   ;       ;
;     -- <=3 input functions                                  ; 1,892                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,704                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 4,908                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 4,432 / 83,820        ; 5 %   ;
;         -- Secondary logic registers                        ; 476 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 4,537                 ;       ;
;         -- Routing optimization registers                   ; 371                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 336                   ;       ;
; I/O pins                                                    ; 0 / 499               ; 0 %   ;
;     -- Clock pins                                           ; 0 / 11                ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 39                ; 0 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 36 / 553              ; 7 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 44,634 / 5,662,720    ; < 1 % ;
; Total block memory implementation bits                      ; 368,640 / 5,662,720   ; 7 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 112               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 2.5% / 2.5% / 2.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 27.1% / 27.7% / 27.5% ;       ;
; Maximum fan-out                                             ; 4980                  ;       ;
; Highest non-global fan-out                                  ; 3048                  ;       ;
; Total fan-out                                               ; 33851                 ;       ;
; Average fan-out                                             ; 3.36                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2719 / 41910 ( 6 % )  ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 2719                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2993 / 41910 ( 7 % )  ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1060                  ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 777                   ; 0                              ;
;         [c] ALMs used for registers                         ; 1156                  ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 472 / 41910 ( 1 % )   ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 198 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 13                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 17                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 168                   ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 391 / 4191 ( 9 % )    ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 391                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 3100                  ; 0                              ;
;     -- 7 input functions                                    ; 315                   ; 0                              ;
;     -- 6 input functions                                    ; 191                   ; 0                              ;
;     -- 5 input functions                                    ; 418                   ; 0                              ;
;     -- 4 input functions                                    ; 284                   ; 0                              ;
;     -- <=3 input functions                                  ; 1892                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1704                  ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 4432 / 83820 ( 5 % )  ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 476 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 4537                  ; 0                              ;
;         -- Routing optimization registers                   ; 371                   ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 336                   ; 0                              ;
; I/O pins                                                    ; 0                     ; 0                              ;
; I/O registers                                               ; 0                     ; 0                              ;
; Total block memory bits                                     ; 44634                 ; 0                              ;
; Total block memory implementation bits                      ; 368640                ; 0                              ;
; M10K block                                                  ; 36 / 553 ( 6 % )      ; 0 / 553 ( 0 % )                ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 0                     ; 0                              ;
;     -- Registered Input Connections                         ; 0                     ; 0                              ;
;     -- Output Connections                                   ; 0                     ; 0                              ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 33981                 ; 0                              ;
;     -- Registered Connections                               ; 15814                 ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 196                   ; 0                              ;
;     -- Output Ports                                         ; 140                   ; 0                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % ) ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % ) ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % ) ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 48 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 80 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ; 35         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ; 39         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ; 3          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 11         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ; 19         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ; 27         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                           ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                         ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; |quartus_compile                                                                                                                     ; 2719.0 (202.5)       ; 2993.0 (108.1)                   ; 471.5 (73.8)                                      ; 197.5 (168.2)                    ; 0.0 (0.0)            ; 3100 (2)            ; 4908 (268)                ; 0 (0)         ; 44634             ; 36    ; 0          ; 0    ; 336          ; |quartus_compile                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; quartus_compile                                     ; work         ;
;    |count:count_inst|                                                                                                                ; 2516.5 (0.0)         ; 2884.9 (0.0)                     ; 397.7 (0.0)                                       ; 29.3 (0.0)                       ; 0.0 (0.0)            ; 3098 (0)            ; 4640 (0)                  ; 0 (0)         ; 44634             ; 36    ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; count                                               ; count        ;
;       |count_internal:count_internal_inst|                                                                                           ; 2516.5 (0.0)         ; 2884.9 (0.0)                     ; 397.7 (0.0)                                       ; 29.3 (0.0)                       ; 0.0 (0.0)            ; 3098 (0)            ; 4640 (0)                  ; 0 (0)         ; 44634             ; 36    ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; count_internal                                      ; count        ;
;          |acl_ic_to_avm:avmm_0_.global_out_ic_to_avmavmm_0_rw|                                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|acl_ic_to_avm:avmm_0_.global_out_ic_to_avmavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_ic_to_avm                                       ; count        ;
;          |count_function_wrapper:count_internal|                                                                                     ; 2156.5 (0.3)         ; 2447.4 (0.3)                     ; 300.9 (0.0)                                       ; 10.0 (0.0)                       ; 0.0 (0.0)            ; 2848 (1)            ; 3900 (0)                  ; 0 (0)         ; 44448             ; 34    ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; count_function_wrapper                              ; count        ;
;             |count_function:thecount_function|                                                                                       ; 2156.1 (0.0)         ; 2447.1 (0.0)                     ; 300.9 (0.0)                                       ; 10.0 (0.0)                       ; 0.0 (0.0)            ; 2847 (0)            ; 3900 (0)                  ; 0 (0)         ; 44448             ; 34    ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function                                                                                                                                                                                                                                                                                                                                                                                                                          ; count_function                                      ; count        ;
;                |bb_count_B0_runOnce:thebb_count_B0_runOnce|                                                                          ; 1.1 (0.0)            ; 1.7 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B0_runOnce:thebb_count_B0_runOnce                                                                                                                                                                                                                                                                                                                                                                               ; bb_count_B0_runOnce                                 ; count        ;
;                   |bb_count_B0_runOnce_stall_region:thebb_count_B0_runOnce_stall_region|                                             ; 1.1 (0.0)            ; 1.7 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B0_runOnce:thebb_count_B0_runOnce|bb_count_B0_runOnce_stall_region:thebb_count_B0_runOnce_stall_region                                                                                                                                                                                                                                                                                                          ; bb_count_B0_runOnce_stall_region                    ; count        ;
;                      |count_B0_runOnce_merge_reg:thecount_B0_runOnce_merge_reg|                                                      ; -0.2 (-0.2)          ; 0.4 (0.4)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B0_runOnce:thebb_count_B0_runOnce|bb_count_B0_runOnce_stall_region:thebb_count_B0_runOnce_stall_region|count_B0_runOnce_merge_reg:thecount_B0_runOnce_merge_reg                                                                                                                                                                                                                                                 ; count_B0_runOnce_merge_reg                          ; count        ;
;                      |i_acl_pop_i1_wt_limpop_count0:thei_acl_pop_i1_wt_limpop_count|                                                 ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B0_runOnce:thebb_count_B0_runOnce|bb_count_B0_runOnce_stall_region:thebb_count_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_count0:thei_acl_pop_i1_wt_limpop_count                                                                                                                                                                                                                                            ; i_acl_pop_i1_wt_limpop_count0                       ; count        ;
;                         |i_acl_pop_i1_wt_limpop_count_reg:thei_acl_pop_i1_wt_limpop_count_reg|                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B0_runOnce:thebb_count_B0_runOnce|bb_count_B0_runOnce_stall_region:thebb_count_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_count0:thei_acl_pop_i1_wt_limpop_count|i_acl_pop_i1_wt_limpop_count_reg:thei_acl_pop_i1_wt_limpop_count_reg                                                                                                                                                                       ; i_acl_pop_i1_wt_limpop_count_reg                    ; count        ;
;                      |i_acl_push_i1_wt_limpush_count2:thei_acl_push_i1_wt_limpush_count|                                             ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B0_runOnce:thebb_count_B0_runOnce|bb_count_B0_runOnce_stall_region:thebb_count_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_count2:thei_acl_push_i1_wt_limpush_count                                                                                                                                                                                                                                        ; i_acl_push_i1_wt_limpush_count2                     ; count        ;
;                         |acl_push:thei_acl_push_i1_wt_limpush_count3|                                                                ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B0_runOnce:thebb_count_B0_runOnce|bb_count_B0_runOnce_stall_region:thebb_count_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_count2:thei_acl_push_i1_wt_limpush_count|acl_push:thei_acl_push_i1_wt_limpush_count3                                                                                                                                                                                            ; acl_push                                            ; count        ;
;                            |acl_token_fifo_counter:fifo|                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B0_runOnce:thebb_count_B0_runOnce|bb_count_B0_runOnce_stall_region:thebb_count_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_count2:thei_acl_push_i1_wt_limpush_count|acl_push:thei_acl_push_i1_wt_limpush_count3|acl_token_fifo_counter:fifo                                                                                                                                                                ; acl_token_fifo_counter                              ; count        ;
;                |bb_count_B1_start:thebb_count_B1_start|                                                                              ; 2152.6 (0.0)         ; 2443.0 (0.0)                     ; 300.3 (0.0)                                       ; 10.0 (0.0)                       ; 0.0 (0.0)            ; 2839 (0)            ; 3892 (0)                  ; 0 (0)         ; 44448             ; 34    ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start                                                                                                                                                                                                                                                                                                                                                                                   ; bb_count_B1_start                                   ; count        ;
;                   |bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|                                                 ; 2152.1 (679.2)       ; 2442.4 (719.3)                   ; 300.3 (46.8)                                      ; 10.0 (6.7)                       ; 0.0 (0.0)            ; 2837 (1180)         ; 3892 (917)                ; 0 (0)         ; 44448             ; 34    ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region                                                                                                                                                                                                                                                                                                                  ; bb_count_B1_start_stall_region                      ; count        ;
;                      |acl_data_fifo:theredist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo|                     ; 18.0 (0.0)           ; 18.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 32 (0)                    ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo                                                                                                                                                                                                                        ; acl_data_fifo                                       ; count        ;
;                         |acl_fifo:fifo|                                                                                              ; 18.0 (0.0)           ; 18.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 32 (0)                    ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo|acl_fifo:fifo                                                                                                                                                                                                          ; acl_fifo                                            ; count        ;
;                            |scfifo:scfifo_component|                                                                                 ; 18.0 (0.0)           ; 18.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 32 (0)                    ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                  ; scfifo                                              ; work         ;
;                               |scfifo_75d1:auto_generated|                                                                           ; 18.0 (0.0)           ; 18.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 32 (0)                    ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated                                                                                                                                                       ; scfifo_75d1                                         ; work         ;
;                                  |a_dpfifo_18a1:dpfifo|                                                                              ; 18.0 (9.5)           ; 18.5 (10.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (18)             ; 32 (15)                   ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated|a_dpfifo_18a1:dpfifo                                                                                                                                  ; a_dpfifo_18a1                                       ; work         ;
;                                     |altsyncram_hhn1:FIFOram|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated|a_dpfifo_18a1:dpfifo|altsyncram_hhn1:FIFOram                                                                                                          ; altsyncram_hhn1                                     ; work         ;
;                                     |cntr_igb:rd_ptr_msb|                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated|a_dpfifo_18a1:dpfifo|cntr_igb:rd_ptr_msb                                                                                                              ; cntr_igb                                            ; work         ;
;                                     |cntr_jgb:wr_ptr|                                                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated|a_dpfifo_18a1:dpfifo|cntr_jgb:wr_ptr                                                                                                                  ; cntr_jgb                                            ; work         ;
;                                     |cntr_vg7:usedw_counter|                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated|a_dpfifo_18a1:dpfifo|cntr_vg7:usedw_counter                                                                                                           ; cntr_vg7                                            ; work         ;
;                      |acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo|                                  ; 19.0 (0.0)           ; 19.3 (0.0)                       ; 1.0 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 33 (0)                    ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo                                                                                                                                                                                                                                     ; acl_data_fifo                                       ; count        ;
;                         |acl_fifo:fifo|                                                                                              ; 19.0 (0.0)           ; 19.3 (0.0)                       ; 1.0 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 33 (0)                    ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo|acl_fifo:fifo                                                                                                                                                                                                                       ; acl_fifo                                            ; count        ;
;                            |scfifo:scfifo_component|                                                                                 ; 19.0 (0.0)           ; 19.3 (0.0)                       ; 1.0 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 33 (0)                    ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                               ; scfifo                                              ; work         ;
;                               |scfifo_85d1:auto_generated|                                                                           ; 19.0 (0.0)           ; 19.3 (0.0)                       ; 1.0 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 33 (0)                    ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated                                                                                                                                                                    ; scfifo_85d1                                         ; work         ;
;                                  |a_dpfifo_28a1:dpfifo|                                                                              ; 19.0 (9.9)           ; 19.3 (10.8)                      ; 1.0 (1.0)                                         ; 0.7 (0.1)                        ; 0.0 (0.0)            ; 35 (18)             ; 33 (16)                   ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo                                                                                                                                               ; a_dpfifo_28a1                                       ; work         ;
;                                     |altsyncram_hhn1:FIFOram|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|altsyncram_hhn1:FIFOram                                                                                                                       ; altsyncram_hhn1                                     ; work         ;
;                                     |cntr_igb:rd_ptr_msb|                                                                            ; 3.1 (3.1)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|cntr_igb:rd_ptr_msb                                                                                                                           ; cntr_igb                                            ; work         ;
;                                     |cntr_jgb:wr_ptr|                                                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|cntr_jgb:wr_ptr                                                                                                                               ; cntr_jgb                                            ; work         ;
;                                     |cntr_vg7:usedw_counter|                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|cntr_vg7:usedw_counter                                                                                                                        ; cntr_vg7                                            ; work         ;
;                      |acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|                            ; 20.5 (0.0)           ; 21.7 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 34 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo                                                                                                                                                                                                                               ; acl_data_fifo                                       ; count        ;
;                         |acl_fifo:fifo|                                                                                              ; 20.5 (0.0)           ; 21.7 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 34 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo                                                                                                                                                                                                                 ; acl_fifo                                            ; count        ;
;                            |scfifo:scfifo_component|                                                                                 ; 20.5 (0.0)           ; 21.7 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 34 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                         ; scfifo                                              ; work         ;
;                               |scfifo_d3d1:auto_generated|                                                                           ; 20.5 (0.0)           ; 21.7 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 34 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated                                                                                                                                                              ; scfifo_d3d1                                         ; work         ;
;                                  |a_dpfifo_76a1:dpfifo|                                                                              ; 20.5 (12.0)          ; 21.7 (13.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (22)             ; 34 (17)                   ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo                                                                                                                                         ; a_dpfifo_76a1                                       ; work         ;
;                                     |altsyncram_vdn1:FIFOram|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|altsyncram_vdn1:FIFOram                                                                                                                 ; altsyncram_vdn1                                     ; work         ;
;                                     |cntr_igb:rd_ptr_msb|                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|cntr_igb:rd_ptr_msb                                                                                                                     ; cntr_igb                                            ; work         ;
;                                     |cntr_jgb:wr_ptr|                                                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|cntr_jgb:wr_ptr                                                                                                                         ; cntr_jgb                                            ; work         ;
;                                     |cntr_vg7:usedw_counter|                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|cntr_vg7:usedw_counter                                                                                                                  ; cntr_vg7                                            ; work         ;
;                      |acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|                            ; 20.0 (0.0)           ; 20.7 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 31 (0)                    ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo                                                                                                                                                                                                                               ; acl_data_fifo                                       ; count        ;
;                         |acl_fifo:fifo|                                                                                              ; 20.0 (0.0)           ; 20.7 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 31 (0)                    ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo                                                                                                                                                                                                                 ; acl_fifo                                            ; count        ;
;                            |scfifo:scfifo_component|                                                                                 ; 20.0 (0.0)           ; 20.7 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 31 (0)                    ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                         ; scfifo                                              ; work         ;
;                               |scfifo_b3d1:auto_generated|                                                                           ; 20.0 (0.0)           ; 20.7 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 31 (0)                    ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated                                                                                                                                                              ; scfifo_b3d1                                         ; work         ;
;                                  |a_dpfifo_56a1:dpfifo|                                                                              ; 20.0 (13.0)          ; 20.7 (13.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (22)             ; 31 (17)                   ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo                                                                                                                                         ; a_dpfifo_56a1                                       ; work         ;
;                                     |altsyncram_jdn1:FIFOram|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_jdn1:FIFOram                                                                                                                 ; altsyncram_jdn1                                     ; work         ;
;                                     |cntr_hgb:rd_ptr_msb|                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                     ; cntr_hgb                                            ; work         ;
;                                     |cntr_igb:wr_ptr|                                                                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_igb:wr_ptr                                                                                                                         ; cntr_igb                                            ; work         ;
;                                     |cntr_ug7:usedw_counter|                                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                  ; cntr_ug7                                            ; work         ;
;                      |acl_valid_fifo_counter:thebubble_out_count_B1_start_merge_reg_aunroll_x_2_reg|                                 ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_count_B1_start_merge_reg_aunroll_x_2_reg                                                                                                                                                                                                                                    ; acl_valid_fifo_counter                              ; count        ;
;                      |acl_valid_fifo_counter:thebubble_out_count_B1_start_merge_reg_aunroll_x_3_reg|                                 ; 7.9 (7.9)            ; 10.2 (10.2)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_count_B1_start_merge_reg_aunroll_x_3_reg                                                                                                                                                                                                                                    ; acl_valid_fifo_counter                              ; count        ;
;                      |acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_sum_count_4ia_addr_0_push5_count_1_reg|                    ; 7.0 (7.0)            ; 7.2 (7.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_sum_count_4ia_addr_0_push5_count_1_reg                                                                                                                                                                                                                       ; acl_valid_fifo_counter                              ; count        ;
;                      |acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_y_count_4ia_addr_0_push4_count_1_reg|                      ; 7.0 (7.0)            ; 7.1 (7.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_y_count_4ia_addr_0_push4_count_1_reg                                                                                                                                                                                                                         ; acl_valid_fifo_counter                              ; count        ;
;                      |acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_z_count_4ia_addr_0_push3_count_1_reg|                      ; 7.5 (7.5)            ; 8.2 (8.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_z_count_4ia_addr_0_push3_count_1_reg                                                                                                                                                                                                                         ; acl_valid_fifo_counter                              ; count        ;
;                      |count_B1_start_merge_reg:thecount_B1_start_merge_reg_aunroll_x|                                                ; 3.0 (3.0)            ; 4.4 (4.4)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|count_B1_start_merge_reg:thecount_B1_start_merge_reg_aunroll_x                                                                                                                                                                                                                                                   ; count_B1_start_merge_reg                            ; count        ;
;                      |dspba_delay:i_reduction_count_1_count_delay|                                                                   ; 10.0 (10.0)          ; 8.3 (8.3)                        ; 0.3 (0.3)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|dspba_delay:i_reduction_count_1_count_delay                                                                                                                                                                                                                                                                      ; dspba_delay                                         ; count        ;
;                      |i_acl_pipeline_keep_going_count4:thei_acl_pipeline_keep_going_count|                                           ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pipeline_keep_going_count4:thei_acl_pipeline_keep_going_count                                                                                                                                                                                                                                              ; i_acl_pipeline_keep_going_count4                    ; count        ;
;                         |acl_pipeline:thei_acl_pipeline_keep_going_count5|                                                           ; 0.4 (0.0)            ; 0.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pipeline_keep_going_count4:thei_acl_pipeline_keep_going_count|acl_pipeline:thei_acl_pipeline_keep_going_count5                                                                                                                                                                                             ; acl_pipeline                                        ; count        ;
;                            |acl_staging_reg:asr|                                                                                     ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pipeline_keep_going_count4:thei_acl_pipeline_keep_going_count|acl_pipeline:thei_acl_pipeline_keep_going_count5|acl_staging_reg:asr                                                                                                                                                                         ; acl_staging_reg                                     ; count        ;
;                         |i_acl_pipeline_keep_going_count_reg:thei_acl_pipeline_keep_going_count_reg|                                 ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pipeline_keep_going_count4:thei_acl_pipeline_keep_going_count|i_acl_pipeline_keep_going_count_reg:thei_acl_pipeline_keep_going_count_reg                                                                                                                                                                   ; i_acl_pipeline_keep_going_count_reg                 ; count        ;
;                      |i_acl_pop_i1_memdep_phi3_pop7_count16:thei_acl_pop_i1_memdep_phi3_pop7_count|                                  ; 1.7 (0.0)            ; 2.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i1_memdep_phi3_pop7_count16:thei_acl_pop_i1_memdep_phi3_pop7_count                                                                                                                                                                                                                                     ; i_acl_pop_i1_memdep_phi3_pop7_count16               ; count        ;
;                         |i_acl_pop_i1_memdep_phi3_pop7_count_reg:thei_acl_pop_i1_memdep_phi3_pop7_count_reg|                         ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i1_memdep_phi3_pop7_count16:thei_acl_pop_i1_memdep_phi3_pop7_count|i_acl_pop_i1_memdep_phi3_pop7_count_reg:thei_acl_pop_i1_memdep_phi3_pop7_count_reg                                                                                                                                                  ; i_acl_pop_i1_memdep_phi3_pop7_count_reg             ; count        ;
;                      |i_acl_pop_i1_memdep_phi_pop6_count12:thei_acl_pop_i1_memdep_phi_pop6_count|                                    ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i1_memdep_phi_pop6_count12:thei_acl_pop_i1_memdep_phi_pop6_count                                                                                                                                                                                                                                       ; i_acl_pop_i1_memdep_phi_pop6_count12                ; count        ;
;                         |acl_pop:thei_acl_pop_i1_memdep_phi_pop6_count13|                                                            ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i1_memdep_phi_pop6_count12:thei_acl_pop_i1_memdep_phi_pop6_count|acl_pop:thei_acl_pop_i1_memdep_phi_pop6_count13                                                                                                                                                                                       ; acl_pop                                             ; count        ;
;                         |i_acl_pop_i1_memdep_phi_pop6_count_reg:thei_acl_pop_i1_memdep_phi_pop6_count_reg|                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i1_memdep_phi_pop6_count12:thei_acl_pop_i1_memdep_phi_pop6_count|i_acl_pop_i1_memdep_phi_pop6_count_reg:thei_acl_pop_i1_memdep_phi_pop6_count_reg                                                                                                                                                      ; i_acl_pop_i1_memdep_phi_pop6_count_reg              ; count        ;
;                      |i_acl_pop_i32_sum_count_4ia_addr_0_pop5_count10:thei_acl_pop_i32_sum_count_4ia_addr_0_pop5_count|              ; 9.7 (0.0)            ; 14.1 (0.0)                       ; 4.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i32_sum_count_4ia_addr_0_pop5_count10:thei_acl_pop_i32_sum_count_4ia_addr_0_pop5_count                                                                                                                                                                                                                 ; i_acl_pop_i32_sum_count_4ia_addr_0_pop5_count10     ; count        ;
;                         |i_acl_pop_i32_sum_count_4ia_addr_0_pop5_count_reg:thei_acl_pop_i32_sum_count_4ia_addr_0_pop5_count_reg|     ; 9.7 (9.7)            ; 14.1 (14.1)                      ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i32_sum_count_4ia_addr_0_pop5_count10:thei_acl_pop_i32_sum_count_4ia_addr_0_pop5_count|i_acl_pop_i32_sum_count_4ia_addr_0_pop5_count_reg:thei_acl_pop_i32_sum_count_4ia_addr_0_pop5_count_reg                                                                                                          ; i_acl_pop_i32_sum_count_4ia_addr_0_pop5_count_reg   ; count        ;
;                      |i_acl_pop_i32_y_count_4ia_addr_0_pop4_count20:thei_acl_pop_i32_y_count_4ia_addr_0_pop4_count|                  ; 10.7 (0.0)           ; 14.9 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i32_y_count_4ia_addr_0_pop4_count20:thei_acl_pop_i32_y_count_4ia_addr_0_pop4_count                                                                                                                                                                                                                     ; i_acl_pop_i32_y_count_4ia_addr_0_pop4_count20       ; count        ;
;                         |i_acl_pop_i32_y_count_4ia_addr_0_pop4_count_reg:thei_acl_pop_i32_y_count_4ia_addr_0_pop4_count_reg|         ; 10.7 (10.7)          ; 14.9 (14.9)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i32_y_count_4ia_addr_0_pop4_count20:thei_acl_pop_i32_y_count_4ia_addr_0_pop4_count|i_acl_pop_i32_y_count_4ia_addr_0_pop4_count_reg:thei_acl_pop_i32_y_count_4ia_addr_0_pop4_count_reg                                                                                                                  ; i_acl_pop_i32_y_count_4ia_addr_0_pop4_count_reg     ; count        ;
;                      |i_acl_pop_i32_z_count_4ia_addr_0_pop3_count22:thei_acl_pop_i32_z_count_4ia_addr_0_pop3_count|                  ; 9.7 (0.0)            ; 16.0 (0.0)                       ; 6.4 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i32_z_count_4ia_addr_0_pop3_count22:thei_acl_pop_i32_z_count_4ia_addr_0_pop3_count                                                                                                                                                                                                                     ; i_acl_pop_i32_z_count_4ia_addr_0_pop3_count22       ; count        ;
;                         |i_acl_pop_i32_z_count_4ia_addr_0_pop3_count_reg:thei_acl_pop_i32_z_count_4ia_addr_0_pop3_count_reg|         ; 9.7 (9.7)            ; 16.0 (16.0)                      ; 6.4 (6.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i32_z_count_4ia_addr_0_pop3_count22:thei_acl_pop_i32_z_count_4ia_addr_0_pop3_count|i_acl_pop_i32_z_count_4ia_addr_0_pop3_count_reg:thei_acl_pop_i32_z_count_4ia_addr_0_pop3_count_reg                                                                                                                  ; i_acl_pop_i32_z_count_4ia_addr_0_pop3_count_reg     ; count        ;
;                      |i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|                              ; 40.4 (0.0)           ; 40.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count                                                                                                                                                                                                                                 ; i_acl_push_i1_memdep_phi3_push7_count55             ; count        ;
;                         |acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|                                                        ; 39.4 (1.4)           ; 39.4 (1.4)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (3)              ; 77 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56                                                                                                                                                                             ; acl_push                                            ; count        ;
;                            |acl_data_fifo:fifo|                                                                                      ; 38.0 (0.3)           ; 38.0 (0.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (1)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo                                                                                                                                                          ; acl_data_fifo                                       ; count        ;
;                               |acl_data_fifo:fifo|                                                                                   ; 36.7 (0.0)           ; 36.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                       ; acl_data_fifo                                       ; count        ;
;                                  |acl_ll_ram_fifo:fifo|                                                                              ; 36.7 (0.0)           ; 36.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo                                                                                                                  ; acl_ll_ram_fifo                                     ; count        ;
;                                     |acl_data_fifo:sel_fifo|                                                                         ; 36.7 (0.0)           ; 36.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo                                                                                           ; acl_data_fifo                                       ; count        ;
;                                        |acl_data_fifo:fifo|                                                                          ; 36.0 (1.0)           ; 36.0 (1.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (2)               ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo                                                                        ; acl_data_fifo                                       ; count        ;
;                                           |acl_ll_fifo:fifo|                                                                         ; 35.0 (35.0)          ; 35.0 (35.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                       ; acl_ll_fifo                                         ; count        ;
;                                        |acl_staging_reg:staging_reg|                                                                 ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg                                                               ; acl_staging_reg                                     ; count        ;
;                               |acl_staging_reg:staging_reg|                                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                              ; acl_staging_reg                                     ; count        ;
;                         |i_acl_push_i1_memdep_phi3_push7_count_reg:thei_acl_push_i1_memdep_phi3_push7_count_reg|                     ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|i_acl_push_i1_memdep_phi3_push7_count_reg:thei_acl_push_i1_memdep_phi3_push7_count_reg                                                                                                                                          ; i_acl_push_i1_memdep_phi3_push7_count_reg           ; count        ;
;                      |i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|                                ; 39.3 (0.0)           ; 39.9 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count                                                                                                                                                                                                                                   ; i_acl_push_i1_memdep_phi_push6_count51              ; count        ;
;                         |acl_push:thei_acl_push_i1_memdep_phi_push6_count52|                                                         ; 38.7 (2.3)           ; 39.4 (2.5)                       ; 0.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (3)              ; 76 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52                                                                                                                                                                                ; acl_push                                            ; count        ;
;                            |acl_data_fifo:fifo|                                                                                      ; 36.3 (0.0)           ; 36.9 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52|acl_data_fifo:fifo                                                                                                                                                             ; acl_data_fifo                                       ; count        ;
;                               |acl_data_fifo:fifo|                                                                                   ; 35.8 (0.0)           ; 36.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                          ; acl_data_fifo                                       ; count        ;
;                                  |acl_ll_ram_fifo:fifo|                                                                              ; 35.8 (0.0)           ; 36.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo                                                                                                                     ; acl_ll_ram_fifo                                     ; count        ;
;                                     |acl_data_fifo:sel_fifo|                                                                         ; 35.8 (0.0)           ; 36.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo                                                                                              ; acl_data_fifo                                       ; count        ;
;                                        |acl_data_fifo:fifo|                                                                          ; 35.2 (0.3)           ; 35.8 (0.3)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (1)               ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo                                                                           ; acl_data_fifo                                       ; count        ;
;                                           |acl_ll_fifo:fifo|                                                                         ; 34.8 (34.8)          ; 35.5 (35.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                          ; acl_ll_fifo                                         ; count        ;
;                                        |acl_staging_reg:staging_reg|                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg                                                                  ; acl_staging_reg                                     ; count        ;
;                               |acl_staging_reg:staging_reg|                                                                          ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                 ; acl_staging_reg                                     ; count        ;
;                         |i_acl_push_i1_memdep_phi_push6_count_reg:thei_acl_push_i1_memdep_phi_push6_count_reg|                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|i_acl_push_i1_memdep_phi_push6_count_reg:thei_acl_push_i1_memdep_phi_push6_count_reg                                                                                                                                              ; i_acl_push_i1_memdep_phi_push6_count_reg            ; count        ;
;                      |i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|                                           ; 164.0 (0.0)          ; 164.7 (0.0)                      ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 131 (0)             ; 307 (0)                   ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count                                                                                                                                                                                                                                              ; i_acl_push_i1_notexitcond_count6                    ; count        ;
;                         |acl_push:thei_acl_push_i1_notexitcond_count7|                                                               ; 164.0 (0.0)          ; 164.7 (0.0)                      ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 131 (0)             ; 307 (0)                   ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7                                                                                                                                                                                                 ; acl_push                                            ; count        ;
;                            |acl_data_fifo:fifo|                                                                                      ; 164.0 (0.3)          ; 164.7 (0.5)                      ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 131 (1)             ; 307 (0)                   ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo                                                                                                                                                                              ; acl_data_fifo                                       ; count        ;
;                               |acl_data_fifo:fifo|                                                                                   ; 162.2 (0.0)          ; 162.6 (0.0)                      ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (0)             ; 303 (0)                   ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                           ; acl_data_fifo                                       ; count        ;
;                                  |acl_ll_ram_fifo:fifo|                                                                              ; 162.2 (0.3)          ; 162.6 (0.3)                      ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (1)             ; 303 (0)                   ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo                                                                                                                                      ; acl_ll_ram_fifo                                     ; count        ;
;                                     |acl_data_fifo:ll_fifo|                                                                          ; 7.0 (0.0)            ; 7.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo                                                                                                                ; acl_data_fifo                                       ; count        ;
;                                        |acl_data_fifo:fifo|                                                                          ; 6.0 (0.3)            ; 6.1 (0.3)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (1)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo                                                                                             ; acl_data_fifo                                       ; count        ;
;                                           |acl_ll_fifo:fifo|                                                                         ; 5.7 (5.7)            ; 5.8 (5.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                            ; acl_ll_fifo                                         ; count        ;
;                                        |acl_staging_reg:staging_reg|                                                                 ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg                                                                                    ; acl_staging_reg                                     ; count        ;
;                                     |acl_data_fifo:ram_fifo|                                                                         ; 19.2 (0.0)           ; 19.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 32 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo                                                                                                               ; acl_data_fifo                                       ; count        ;
;                                        |acl_fifo:fifo|                                                                               ; 19.2 (0.0)           ; 19.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 32 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo                                                                                                 ; acl_fifo                                            ; count        ;
;                                           |scfifo:scfifo_component|                                                                  ; 19.2 (0.0)           ; 19.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 32 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                         ; scfifo                                              ; work         ;
;                                              |scfifo_o3d1:auto_generated|                                                            ; 19.2 (0.0)           ; 19.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 32 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated                                              ; scfifo_o3d1                                         ; work         ;
;                                                 |a_dpfifo_i6a1:dpfifo|                                                               ; 19.2 (10.7)          ; 19.5 (11.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (21)             ; 32 (14)                   ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo                         ; a_dpfifo_i6a1                                       ; work         ;
;                                                    |altsyncram_den1:FIFOram|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|altsyncram_den1:FIFOram ; altsyncram_den1                                     ; work         ;
;                                                    |cntr_igb:rd_ptr_msb|                                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|cntr_igb:rd_ptr_msb     ; cntr_igb                                            ; work         ;
;                                                    |cntr_jgb:wr_ptr|                                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|cntr_jgb:wr_ptr         ; cntr_jgb                                            ; work         ;
;                                                    |cntr_vg7:usedw_counter|                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|cntr_vg7:usedw_counter  ; cntr_vg7                                            ; work         ;
;                                     |acl_data_fifo:sel_fifo|                                                                         ; 135.6 (0.0)          ; 135.6 (0.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 259 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo                                                                                                               ; acl_data_fifo                                       ; count        ;
;                                        |acl_data_fifo:fifo|                                                                          ; 134.5 (0.6)          ; 134.6 (0.6)                      ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (2)              ; 256 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo                                                                                            ; acl_data_fifo                                       ; count        ;
;                                           |acl_ll_fifo:fifo|                                                                         ; 133.8 (133.8)        ; 134.0 (134.0)                    ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (73)             ; 256 (256)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                           ; acl_ll_fifo                                         ; count        ;
;                                        |acl_staging_reg:staging_reg|                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg                                                                                   ; acl_staging_reg                                     ; count        ;
;                               |acl_staging_reg:staging_reg|                                                                          ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                  ; acl_staging_reg                                     ; count        ;
;                      |i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|          ; 30.3 (0.0)           ; 34.7 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 41 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count                                                                                                                                                                                                             ; i_acl_push_i32_sum_count_4ia_addr_0_push5_count24   ; count        ;
;                         |acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|                                              ; 29.7 (1.5)           ; 34.2 (1.7)                       ; 4.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (2)              ; 39 (2)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25                                                                                                                                               ; acl_push                                            ; count        ;
;                            |acl_data_fifo:fifo|                                                                                      ; 28.2 (0.0)           ; 32.5 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (0)              ; 37 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo                                                                                                                            ; acl_data_fifo                                       ; count        ;
;                               |acl_fifo:fifo|                                                                                        ; 28.2 (0.0)           ; 32.5 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (0)              ; 37 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo                                                                                                              ; acl_fifo                                            ; count        ;
;                                  |scfifo:scfifo_component|                                                                           ; 28.2 (0.0)           ; 32.5 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (0)              ; 37 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                      ; scfifo                                              ; work         ;
;                                     |scfifo_a5d1:auto_generated|                                                                     ; 28.2 (0.0)           ; 32.5 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (0)              ; 37 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated                                                           ; scfifo_a5d1                                         ; work         ;
;                                        |a_dpfifo_48a1:dpfifo|                                                                        ; 28.2 (18.2)          ; 32.5 (22.5)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (31)             ; 37 (17)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo                                      ; a_dpfifo_48a1                                       ; work         ;
;                                           |altsyncram_bkn1:FIFOram|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram              ; altsyncram_bkn1                                     ; work         ;
;                                           |cntr_0h7:usedw_counter|                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_0h7:usedw_counter               ; cntr_0h7                                            ; work         ;
;                                           |cntr_jgb:rd_ptr_msb|                                                                      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_jgb:rd_ptr_msb                  ; cntr_jgb                                            ; work         ;
;                                           |cntr_kgb:wr_ptr|                                                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_kgb:wr_ptr                      ; cntr_kgb                                            ; work         ;
;                         |i_acl_push_i32_sum_count_4ia_addr_0_push5_count_reg:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count_reg| ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|i_acl_push_i32_sum_count_4ia_addr_0_push5_count_reg:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count_reg                                                                                                  ; i_acl_push_i32_sum_count_4ia_addr_0_push5_count_reg ; count        ;
;                      |i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|              ; 29.6 (0.0)           ; 30.1 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 39 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count                                                                                                                                                                                                                 ; i_acl_push_i32_y_count_4ia_addr_0_push4_count33     ; count        ;
;                         |acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34|                                                ; 29.1 (1.0)           ; 29.6 (1.2)                       ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (2)              ; 38 (2)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34                                                                                                                                                     ; acl_push                                            ; count        ;
;                            |acl_data_fifo:fifo|                                                                                      ; 28.1 (0.0)           ; 28.4 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 36 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34|acl_data_fifo:fifo                                                                                                                                  ; acl_data_fifo                                       ; count        ;
;                               |acl_fifo:fifo|                                                                                        ; 28.1 (0.0)           ; 28.4 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 36 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34|acl_data_fifo:fifo|acl_fifo:fifo                                                                                                                    ; acl_fifo                                            ; count        ;
;                                  |scfifo:scfifo_component|                                                                           ; 28.1 (0.0)           ; 28.4 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 36 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                            ; scfifo                                              ; work         ;
;                                     |scfifo_a5d1:auto_generated|                                                                     ; 28.1 (0.0)           ; 28.4 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 36 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated                                                                 ; scfifo_a5d1                                         ; work         ;
;                                        |a_dpfifo_48a1:dpfifo|                                                                        ; 28.1 (18.1)          ; 28.4 (18.4)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (32)             ; 36 (15)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo                                            ; a_dpfifo_48a1                                       ; work         ;
;                                           |altsyncram_bkn1:FIFOram|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram                    ; altsyncram_bkn1                                     ; work         ;
;                                           |cntr_0h7:usedw_counter|                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_0h7:usedw_counter                     ; cntr_0h7                                            ; work         ;
;                                           |cntr_jgb:rd_ptr_msb|                                                                      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_jgb:rd_ptr_msb                        ; cntr_jgb                                            ; work         ;
;                                           |cntr_kgb:wr_ptr|                                                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_kgb:wr_ptr                            ; cntr_kgb                                            ; work         ;
;                         |i_acl_push_i32_y_count_4ia_addr_0_push4_count_reg:thei_acl_push_i32_y_count_4ia_addr_0_push4_count_reg|     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|i_acl_push_i32_y_count_4ia_addr_0_push4_count_reg:thei_acl_push_i32_y_count_4ia_addr_0_push4_count_reg                                                                                                          ; i_acl_push_i32_y_count_4ia_addr_0_push4_count_reg   ; count        ;
;                      |i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|              ; 28.8 (0.0)           ; 33.0 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 42 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count                                                                                                                                                                                                                 ; i_acl_push_i32_z_count_4ia_addr_0_push3_count43     ; count        ;
;                         |acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|                                                ; 27.5 (1.2)           ; 31.5 (2.0)                       ; 4.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (2)              ; 40 (2)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44                                                                                                                                                     ; acl_push                                            ; count        ;
;                            |acl_data_fifo:fifo|                                                                                      ; 26.3 (0.0)           ; 29.5 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 38 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo                                                                                                                                  ; acl_data_fifo                                       ; count        ;
;                               |acl_fifo:fifo|                                                                                        ; 26.3 (0.0)           ; 29.5 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 38 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo                                                                                                                    ; acl_fifo                                            ; count        ;
;                                  |scfifo:scfifo_component|                                                                           ; 26.3 (0.0)           ; 29.5 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 38 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                            ; scfifo                                              ; work         ;
;                                     |scfifo_a5d1:auto_generated|                                                                     ; 26.3 (0.0)           ; 29.5 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 38 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated                                                                 ; scfifo_a5d1                                         ; work         ;
;                                        |a_dpfifo_48a1:dpfifo|                                                                        ; 26.3 (16.3)          ; 29.5 (19.5)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (30)             ; 38 (18)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo                                            ; a_dpfifo_48a1                                       ; work         ;
;                                           |altsyncram_bkn1:FIFOram|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram                    ; altsyncram_bkn1                                     ; work         ;
;                                           |cntr_0h7:usedw_counter|                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_0h7:usedw_counter                     ; cntr_0h7                                            ; work         ;
;                                           |cntr_jgb:rd_ptr_msb|                                                                      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_jgb:rd_ptr_msb                        ; cntr_jgb                                            ; work         ;
;                                           |cntr_kgb:wr_ptr|                                                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_kgb:wr_ptr                            ; cntr_kgb                                            ; work         ;
;                         |i_acl_push_i32_z_count_4ia_addr_0_push3_count_reg:thei_acl_push_i32_z_count_4ia_addr_0_push3_count_reg|     ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|i_acl_push_i32_z_count_4ia_addr_0_push3_count_reg:thei_acl_push_i32_z_count_4ia_addr_0_push3_count_reg                                                                                                          ; i_acl_push_i32_z_count_4ia_addr_0_push3_count_reg   ; count        ;
;                      |i_iord_bl_do_unnamed_count0_count8:thei_iord_bl_do_unnamed_count0_count_aunroll_x|                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_iord_bl_do_unnamed_count0_count8:thei_iord_bl_do_unnamed_count0_count_aunroll_x                                                                                                                                                                                                                                ; i_iord_bl_do_unnamed_count0_count8                  ; count        ;
;                         |st_read:theiord|                                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_iord_bl_do_unnamed_count0_count8:thei_iord_bl_do_unnamed_count0_count_aunroll_x|st_read:theiord                                                                                                                                                                                                                ; st_read                                             ; count        ;
;                      |i_iowr_bl_return_unnamed_count7_count57:thei_iowr_bl_return_unnamed_count7_count|                              ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_iowr_bl_return_unnamed_count7_count57:thei_iowr_bl_return_unnamed_count7_count                                                                                                                                                                                                                                 ; i_iowr_bl_return_unnamed_count7_count57             ; count        ;
;                         |st_write:theiowr|                                                                                           ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_iowr_bl_return_unnamed_count7_count57:thei_iowr_bl_return_unnamed_count7_count|st_write:theiowr                                                                                                                                                                                                                ; st_write                                            ; count        ;
;                      |i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|                                                  ; 178.6 (0.0)          ; 193.1 (0.0)                      ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 192 (0)             ; 315 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count                                                                                                                                                                                                                                                     ; i_load_unnamed_count1_count14                       ; count        ;
;                         |lsu_top:thei_load_unnamed_count1_count15|                                                                   ; 175.2 (1.8)          ; 177.9 (1.8)                      ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 191 (5)             ; 282 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15                                                                                                                                                                                                            ; lsu_top                                             ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                    ; 65.7 (65.7)          ; 65.7 (65.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo                                                                                                                                                                                       ; acl_ll_fifo                                         ; count        ;
;                            |lsu_pipelined_read:pipelined_read|                                                                       ; 106.9 (19.8)         ; 110.5 (20.0)                     ; 3.6 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 147 (41)            ; 154 (6)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read                                                                                                                                                                          ; lsu_pipelined_read                                  ; count        ;
;                               |acl_data_fifo:data_fifo|                                                                              ; 19.4 (0.0)           ; 20.8 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo                                                                                                                                                  ; acl_data_fifo                                       ; count        ;
;                                  |acl_fifo:fifo|                                                                                     ; 19.4 (0.0)           ; 20.8 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo                                                                                                                                    ; acl_fifo                                            ; count        ;
;                                     |scfifo:scfifo_component|                                                                        ; 19.4 (0.0)           ; 20.8 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                            ; scfifo                                              ; work         ;
;                                        |scfifo_v4d1:auto_generated|                                                                  ; 19.4 (0.0)           ; 20.8 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated                                                                                 ; scfifo_v4d1                                         ; work         ;
;                                           |a_dpfifo_p7a1:dpfifo|                                                                     ; 19.4 (12.4)          ; 20.8 (13.8)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (20)             ; 29 (14)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo                                                            ; a_dpfifo_p7a1                                       ; work         ;
;                                              |altsyncram_rgn1:FIFOram|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram                                    ; altsyncram_rgn1                                     ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb                                        ; cntr_hgb                                            ; work         ;
;                                              |cntr_igb:wr_ptr|                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr                                            ; cntr_igb                                            ; work         ;
;                                              |cntr_ug7:usedw_counter|                                                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter                                     ; cntr_ug7                                            ; work         ;
;                               |acl_fifo:input_fifo|                                                                                  ; 18.2 (0.0)           ; 20.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 30 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo                                                                                                                                                      ; acl_fifo                                            ; count        ;
;                                  |scfifo:scfifo_component|                                                                           ; 18.2 (0.0)           ; 20.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 30 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component                                                                                                                              ; scfifo                                              ; work         ;
;                                     |scfifo_15d1:auto_generated|                                                                     ; 18.2 (0.0)           ; 20.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 30 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated                                                                                                   ; scfifo_15d1                                         ; work         ;
;                                        |a_dpfifo_r7a1:dpfifo|                                                                        ; 18.2 (11.2)          ; 20.0 (13.0)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (22)             ; 30 (13)                   ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo                                                                              ; a_dpfifo_r7a1                                       ; work         ;
;                                           |altsyncram_vgn1:FIFOram|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram                                                      ; altsyncram_vgn1                                     ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                          ; cntr_hgb                                            ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr                                                              ; cntr_igb                                            ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter                                                       ; cntr_ug7                                            ; work         ;
;                               |acl_ll_fifo:req_fifo|                                                                                 ; 49.5 (49.5)          ; 49.7 (49.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 89 (89)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo                                                                                                                                                     ; acl_ll_fifo                                         ; count        ;
;                         |readdata_reg_unnamed_count1_count0:thereaddata_reg_unnamed_count1_count0|                                   ; 3.3 (3.3)            ; 15.2 (15.2)                      ; 11.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|readdata_reg_unnamed_count1_count0:thereaddata_reg_unnamed_count1_count0                                                                                                                                                                            ; readdata_reg_unnamed_count1_count0                  ; count        ;
;                      |i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|                                                  ; 183.8 (0.0)          ; 192.5 (0.0)                      ; 9.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 195 (0)             ; 304 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count                                                                                                                                                                                                                                                     ; i_load_unnamed_count2_count18                       ; count        ;
;                         |lsu_top:thei_load_unnamed_count2_count19|                                                                   ; 175.5 (1.5)          ; 177.7 (1.5)                      ; 2.7 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 194 (4)             ; 267 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19                                                                                                                                                                                                            ; lsu_top                                             ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                    ; 66.2 (66.2)          ; 66.2 (66.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 116 (116)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo                                                                                                                                                                                       ; acl_ll_fifo                                         ; count        ;
;                            |lsu_pipelined_read:pipelined_read|                                                                       ; 107.8 (17.8)         ; 110.0 (17.8)                     ; 2.7 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 151 (40)            ; 151 (6)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read                                                                                                                                                                          ; lsu_pipelined_read                                  ; count        ;
;                               |acl_data_fifo:data_fifo|                                                                              ; 21.5 (0.0)           ; 22.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo                                                                                                                                                  ; acl_data_fifo                                       ; count        ;
;                                  |acl_fifo:fifo|                                                                                     ; 21.5 (0.0)           ; 22.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo                                                                                                                                    ; acl_fifo                                            ; count        ;
;                                     |scfifo:scfifo_component|                                                                        ; 21.5 (0.0)           ; 22.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                            ; scfifo                                              ; work         ;
;                                        |scfifo_v4d1:auto_generated|                                                                  ; 21.5 (0.0)           ; 22.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated                                                                                 ; scfifo_v4d1                                         ; work         ;
;                                           |a_dpfifo_p7a1:dpfifo|                                                                     ; 21.5 (14.5)          ; 22.2 (15.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (25)             ; 29 (14)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo                                                            ; a_dpfifo_p7a1                                       ; work         ;
;                                              |altsyncram_rgn1:FIFOram|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram                                    ; altsyncram_rgn1                                     ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb                                        ; cntr_hgb                                            ; work         ;
;                                              |cntr_igb:wr_ptr|                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr                                            ; cntr_igb                                            ; work         ;
;                                              |cntr_ug7:usedw_counter|                                                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter                                     ; cntr_ug7                                            ; work         ;
;                               |acl_fifo:input_fifo|                                                                                  ; 18.0 (0.0)           ; 20.5 (0.0)                       ; 3.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo                                                                                                                                                      ; acl_fifo                                            ; count        ;
;                                  |scfifo:scfifo_component|                                                                           ; 18.0 (0.0)           ; 20.5 (0.0)                       ; 3.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component                                                                                                                              ; scfifo                                              ; work         ;
;                                     |scfifo_15d1:auto_generated|                                                                     ; 18.0 (0.0)           ; 20.5 (0.0)                       ; 3.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated                                                                                                   ; scfifo_15d1                                         ; work         ;
;                                        |a_dpfifo_r7a1:dpfifo|                                                                        ; 18.0 (10.8)          ; 20.5 (13.5)                      ; 3.0 (3.0)                                         ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 36 (22)             ; 28 (13)                   ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo                                                                              ; a_dpfifo_r7a1                                       ; work         ;
;                                           |altsyncram_vgn1:FIFOram|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram                                                      ; altsyncram_vgn1                                     ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                      ; 2.1 (2.1)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                          ; cntr_hgb                                            ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr                                                              ; cntr_igb                                            ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter                                                       ; cntr_ug7                                            ; work         ;
;                               |acl_ll_fifo:req_fifo|                                                                                 ; 49.5 (49.5)          ; 49.5 (49.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 88 (88)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo                                                                                                                                                     ; acl_ll_fifo                                         ; count        ;
;                         |readdata_reg_unnamed_count2_count1:thereaddata_reg_unnamed_count2_count1|                                   ; 8.3 (8.3)            ; 14.8 (14.8)                      ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|readdata_reg_unnamed_count2_count1:thereaddata_reg_unnamed_count2_count1                                                                                                                                                                            ; readdata_reg_unnamed_count2_count1                  ; count        ;
;                      |i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|                                                  ; 123.9 (0.0)          ; 141.2 (0.0)                      ; 17.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 150 (0)             ; 213 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count                                                                                                                                                                                                                                                     ; i_load_unnamed_count3_count27                       ; count        ;
;                         |lsu_top:thei_load_unnamed_count3_count28|                                                                   ; 122.9 (1.7)          ; 124.4 (2.5)                      ; 1.6 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 149 (3)             ; 180 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28                                                                                                                                                                                                            ; lsu_top                                             ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                    ; 17.3 (17.3)          ; 17.7 (17.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|acl_ll_fifo:nop_fifo                                                                                                                                                                                       ; acl_ll_fifo                                         ; count        ;
;                            |lsu_pipelined_read:pipelined_read|                                                                       ; 103.9 (18.0)         ; 104.2 (18.0)                     ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 142 (39)            ; 147 (6)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read                                                                                                                                                                          ; lsu_pipelined_read                                  ; count        ;
;                               |acl_data_fifo:data_fifo|                                                                              ; 18.3 (0.0)           ; 18.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 28 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo                                                                                                                                                  ; acl_data_fifo                                       ; count        ;
;                                  |acl_fifo:fifo|                                                                                     ; 18.3 (0.0)           ; 18.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 28 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo                                                                                                                                    ; acl_fifo                                            ; count        ;
;                                     |scfifo:scfifo_component|                                                                        ; 18.3 (0.0)           ; 18.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 28 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                            ; scfifo                                              ; work         ;
;                                        |scfifo_v4d1:auto_generated|                                                                  ; 18.3 (0.0)           ; 18.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 28 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated                                                                                 ; scfifo_v4d1                                         ; work         ;
;                                           |a_dpfifo_p7a1:dpfifo|                                                                     ; 18.3 (11.3)          ; 18.3 (11.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (19)             ; 28 (14)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo                                                            ; a_dpfifo_p7a1                                       ; work         ;
;                                              |altsyncram_rgn1:FIFOram|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram                                    ; altsyncram_rgn1                                     ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb                                        ; cntr_hgb                                            ; work         ;
;                                              |cntr_igb:wr_ptr|                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr                                            ; cntr_igb                                            ; work         ;
;                                              |cntr_ug7:usedw_counter|                                                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter                                     ; cntr_ug7                                            ; work         ;
;                               |acl_fifo:input_fifo|                                                                                  ; 17.2 (0.0)           ; 18.4 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo                                                                                                                                                      ; acl_fifo                                            ; count        ;
;                                  |scfifo:scfifo_component|                                                                           ; 17.2 (0.0)           ; 18.4 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component                                                                                                                              ; scfifo                                              ; work         ;
;                                     |scfifo_15d1:auto_generated|                                                                     ; 17.2 (0.0)           ; 18.4 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated                                                                                                   ; scfifo_15d1                                         ; work         ;
;                                        |a_dpfifo_r7a1:dpfifo|                                                                        ; 17.2 (10.2)          ; 18.4 (11.4)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (20)             ; 27 (13)                   ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo                                                                              ; a_dpfifo_r7a1                                       ; work         ;
;                                           |altsyncram_vgn1:FIFOram|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram                                                      ; altsyncram_vgn1                                     ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                          ; cntr_hgb                                            ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr                                                              ; cntr_igb                                            ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter                                                       ; cntr_ug7                                            ; work         ;
;                               |acl_ll_fifo:req_fifo|                                                                                 ; 49.5 (49.5)          ; 49.5 (49.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 86 (86)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo                                                                                                                                                     ; acl_ll_fifo                                         ; count        ;
;                         |readdata_reg_unnamed_count3_count2:thereaddata_reg_unnamed_count3_count2|                                   ; 1.0 (1.0)            ; 16.8 (16.8)                      ; 15.8 (15.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|readdata_reg_unnamed_count3_count2:thereaddata_reg_unnamed_count3_count2                                                                                                                                                                            ; readdata_reg_unnamed_count3_count2                  ; count        ;
;                      |i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|                                                  ; 129.1 (0.0)          ; 138.5 (0.0)                      ; 9.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 150 (0)             ; 220 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count                                                                                                                                                                                                                                                     ; i_load_unnamed_count4_count31                       ; count        ;
;                         |lsu_top:thei_load_unnamed_count4_count32|                                                                   ; 120.7 (1.3)          ; 123.7 (2.5)                      ; 2.9 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 149 (3)             ; 187 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32                                                                                                                                                                                                            ; lsu_top                                             ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                    ; 17.3 (17.3)          ; 17.3 (17.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|acl_ll_fifo:nop_fifo                                                                                                                                                                                       ; acl_ll_fifo                                         ; count        ;
;                            |lsu_pipelined_read:pipelined_read|                                                                       ; 101.7 (16.6)         ; 103.8 (17.2)                     ; 2.1 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 142 (39)            ; 153 (6)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read                                                                                                                                                                          ; lsu_pipelined_read                                  ; count        ;
;                               |acl_data_fifo:data_fifo|                                                                              ; 18.7 (0.0)           ; 19.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo                                                                                                                                                  ; acl_data_fifo                                       ; count        ;
;                                  |acl_fifo:fifo|                                                                                     ; 18.7 (0.0)           ; 19.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo                                                                                                                                    ; acl_fifo                                            ; count        ;
;                                     |scfifo:scfifo_component|                                                                        ; 18.7 (0.0)           ; 19.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                            ; scfifo                                              ; work         ;
;                                        |scfifo_v4d1:auto_generated|                                                                  ; 18.7 (0.0)           ; 19.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated                                                                                 ; scfifo_v4d1                                         ; work         ;
;                                           |a_dpfifo_p7a1:dpfifo|                                                                     ; 18.7 (11.7)          ; 19.0 (12.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (19)             ; 27 (13)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo                                                            ; a_dpfifo_p7a1                                       ; work         ;
;                                              |altsyncram_rgn1:FIFOram|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram                                    ; altsyncram_rgn1                                     ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb                                        ; cntr_hgb                                            ; work         ;
;                                              |cntr_igb:wr_ptr|                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr                                            ; cntr_igb                                            ; work         ;
;                                              |cntr_ug7:usedw_counter|                                                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter                                     ; cntr_ug7                                            ; work         ;
;                               |acl_fifo:input_fifo|                                                                                  ; 17.0 (0.0)           ; 18.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo                                                                                                                                                      ; acl_fifo                                            ; count        ;
;                                  |scfifo:scfifo_component|                                                                           ; 17.0 (0.0)           ; 18.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component                                                                                                                              ; scfifo                                              ; work         ;
;                                     |scfifo_15d1:auto_generated|                                                                     ; 17.0 (0.0)           ; 18.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated                                                                                                   ; scfifo_15d1                                         ; work         ;
;                                        |a_dpfifo_r7a1:dpfifo|                                                                        ; 17.0 (10.0)          ; 18.3 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (20)             ; 27 (13)                   ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo                                                                              ; a_dpfifo_r7a1                                       ; work         ;
;                                           |altsyncram_vgn1:FIFOram|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram                                                      ; altsyncram_vgn1                                     ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                          ; cntr_hgb                                            ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr                                                              ; cntr_igb                                            ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter                                                       ; cntr_ug7                                            ; work         ;
;                               |acl_ll_fifo:req_fifo|                                                                                 ; 49.3 (49.3)          ; 49.3 (49.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo                                                                                                                                                     ; acl_ll_fifo                                         ; count        ;
;                         |readdata_reg_unnamed_count4_count3:thereaddata_reg_unnamed_count4_count3|                                   ; 8.3 (8.3)            ; 14.8 (14.8)                      ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|readdata_reg_unnamed_count4_count3:thereaddata_reg_unnamed_count4_count3                                                                                                                                                                            ; readdata_reg_unnamed_count4_count3                  ; count        ;
;                      |i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|                                                  ; 115.8 (0.0)          ; 135.7 (0.0)                      ; 19.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 224 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count                                                                                                                                                                                                                                                     ; i_load_unnamed_count5_count37                       ; count        ;
;                         |lsu_top:thei_load_unnamed_count5_count38|                                                                   ; 114.3 (0.8)          ; 117.4 (1.0)                      ; 3.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 150 (3)             ; 191 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38                                                                                                                                                                                                            ; lsu_top                                             ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                    ; 17.3 (17.3)          ; 17.3 (17.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|acl_ll_fifo:nop_fifo                                                                                                                                                                                       ; acl_ll_fifo                                         ; count        ;
;                            |lsu_pipelined_read:pipelined_read|                                                                       ; 96.0 (13.3)          ; 99.1 (15.9)                      ; 3.1 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 143 (40)            ; 156 (6)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read                                                                                                                                                                          ; lsu_pipelined_read                                  ; count        ;
;                               |acl_data_fifo:data_fifo|                                                                              ; 16.5 (0.0)           ; 17.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo                                                                                                                                                  ; acl_data_fifo                                       ; count        ;
;                                  |acl_fifo:fifo|                                                                                     ; 16.5 (0.0)           ; 17.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo                                                                                                                                    ; acl_fifo                                            ; count        ;
;                                     |scfifo:scfifo_component|                                                                        ; 16.5 (0.0)           ; 17.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                            ; scfifo                                              ; work         ;
;                                        |scfifo_v4d1:auto_generated|                                                                  ; 16.5 (0.0)           ; 17.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated                                                                                 ; scfifo_v4d1                                         ; work         ;
;                                           |a_dpfifo_p7a1:dpfifo|                                                                     ; 16.5 (9.5)           ; 17.0 (10.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (19)             ; 29 (14)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo                                                            ; a_dpfifo_p7a1                                       ; work         ;
;                                              |altsyncram_rgn1:FIFOram|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram                                    ; altsyncram_rgn1                                     ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb                                        ; cntr_hgb                                            ; work         ;
;                                              |cntr_igb:wr_ptr|                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr                                            ; cntr_igb                                            ; work         ;
;                                              |cntr_ug7:usedw_counter|                                                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter                                     ; cntr_ug7                                            ; work         ;
;                               |acl_fifo:input_fifo|                                                                                  ; 17.2 (0.0)           ; 17.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo                                                                                                                                                      ; acl_fifo                                            ; count        ;
;                                  |scfifo:scfifo_component|                                                                           ; 17.2 (0.0)           ; 17.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component                                                                                                                              ; scfifo                                              ; work         ;
;                                     |scfifo_15d1:auto_generated|                                                                     ; 17.2 (0.0)           ; 17.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated                                                                                                   ; scfifo_15d1                                         ; work         ;
;                                        |a_dpfifo_r7a1:dpfifo|                                                                        ; 17.2 (10.2)          ; 17.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (20)             ; 28 (13)                   ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo                                                                              ; a_dpfifo_r7a1                                       ; work         ;
;                                           |altsyncram_vgn1:FIFOram|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram                                                      ; altsyncram_vgn1                                     ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                          ; cntr_hgb                                            ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr                                                              ; cntr_igb                                            ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter                                                       ; cntr_ug7                                            ; work         ;
;                               |acl_ll_fifo:req_fifo|                                                                                 ; 49.0 (49.0)          ; 49.0 (49.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo                                                                                                                                                     ; acl_ll_fifo                                         ; count        ;
;                         |readdata_reg_unnamed_count5_count4:thereaddata_reg_unnamed_count5_count4|                                   ; 1.5 (1.5)            ; 18.3 (18.3)                      ; 16.8 (16.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|readdata_reg_unnamed_count5_count4:thereaddata_reg_unnamed_count5_count4                                                                                                                                                                            ; readdata_reg_unnamed_count5_count4                  ; count        ;
;                      |i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|                                                  ; 118.9 (0.0)          ; 135.6 (0.0)                      ; 16.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 219 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count                                                                                                                                                                                                                                                     ; i_load_unnamed_count6_count41                       ; count        ;
;                         |lsu_top:thei_load_unnamed_count6_count42|                                                                   ; 115.2 (1.2)          ; 119.6 (1.3)                      ; 4.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 150 (3)             ; 186 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42                                                                                                                                                                                                            ; lsu_top                                             ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                    ; 17.5 (17.5)          ; 17.7 (17.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|acl_ll_fifo:nop_fifo                                                                                                                                                                                       ; acl_ll_fifo                                         ; count        ;
;                            |lsu_pipelined_read:pipelined_read|                                                                       ; 96.6 (13.2)          ; 100.6 (15.7)                     ; 4.1 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 143 (40)            ; 150 (6)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read                                                                                                                                                                          ; lsu_pipelined_read                                  ; count        ;
;                               |acl_data_fifo:data_fifo|                                                                              ; 16.7 (0.0)           ; 17.8 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo                                                                                                                                                  ; acl_data_fifo                                       ; count        ;
;                                  |acl_fifo:fifo|                                                                                     ; 16.7 (0.0)           ; 17.8 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo                                                                                                                                    ; acl_fifo                                            ; count        ;
;                                     |scfifo:scfifo_component|                                                                        ; 16.7 (0.0)           ; 17.8 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                            ; scfifo                                              ; work         ;
;                                        |scfifo_v4d1:auto_generated|                                                                  ; 16.7 (0.0)           ; 17.8 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated                                                                                 ; scfifo_v4d1                                         ; work         ;
;                                           |a_dpfifo_p7a1:dpfifo|                                                                     ; 16.7 (9.7)           ; 17.8 (10.8)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (19)             ; 27 (13)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo                                                            ; a_dpfifo_p7a1                                       ; work         ;
;                                              |altsyncram_rgn1:FIFOram|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram                                    ; altsyncram_rgn1                                     ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb                                        ; cntr_hgb                                            ; work         ;
;                                              |cntr_igb:wr_ptr|                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr                                            ; cntr_igb                                            ; work         ;
;                                              |cntr_ug7:usedw_counter|                                                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter                                     ; cntr_ug7                                            ; work         ;
;                               |acl_fifo:input_fifo|                                                                                  ; 17.2 (0.0)           ; 17.7 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo                                                                                                                                                      ; acl_fifo                                            ; count        ;
;                                  |scfifo:scfifo_component|                                                                           ; 17.2 (0.0)           ; 17.7 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component                                                                                                                              ; scfifo                                              ; work         ;
;                                     |scfifo_15d1:auto_generated|                                                                     ; 17.2 (0.0)           ; 17.7 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated                                                                                                   ; scfifo_15d1                                         ; work         ;
;                                        |a_dpfifo_r7a1:dpfifo|                                                                        ; 17.2 (10.2)          ; 17.7 (10.7)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (20)             ; 28 (14)                   ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo                                                                              ; a_dpfifo_r7a1                                       ; work         ;
;                                           |altsyncram_vgn1:FIFOram|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram                                                      ; altsyncram_vgn1                                     ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                          ; cntr_hgb                                            ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr                                                              ; cntr_igb                                            ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter                                                       ; cntr_ug7                                            ; work         ;
;                               |acl_ll_fifo:req_fifo|                                                                                 ; 49.5 (49.5)          ; 49.5 (49.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 89 (89)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo                                                                                                                                                     ; acl_ll_fifo                                         ; count        ;
;                         |readdata_reg_unnamed_count6_count5:thereaddata_reg_unnamed_count6_count5|                                   ; 3.7 (3.7)            ; 16.0 (16.0)                      ; 12.3 (12.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|readdata_reg_unnamed_count6_count5:thereaddata_reg_unnamed_count6_count5                                                                                                                                                                            ; readdata_reg_unnamed_count6_count5                  ; count        ;
;                      |i_store_memdep_2_count53:thei_store_memdep_2_count|                                                            ; 64.7 (0.0)           ; 128.6 (0.0)                      ; 63.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (0)              ; 267 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count                                                                                                                                                                                                                                                               ; i_store_memdep_2_count53                            ; count        ;
;                         |lsu_top:thei_store_memdep_2_count54|                                                                        ; 64.7 (1.6)           ; 128.6 (1.6)                      ; 63.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (4)              ; 267 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54                                                                                                                                                                                                                           ; lsu_top                                             ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                    ; 17.4 (17.4)          ; 17.4 (17.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|acl_ll_fifo:nop_fifo                                                                                                                                                                                                      ; acl_ll_fifo                                         ; count        ;
;                            |lsu_pipelined_write:pipelined_write|                                                                     ; 44.8 (7.6)           ; 109.7 (8.3)                      ; 64.8 (0.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (15)             ; 232 (12)                  ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write                                                                                                                                                                                       ; lsu_pipelined_write                                 ; count        ;
;                               |acl_data_fifo:input_buf|                                                                              ; 21.3 (0.0)           ; 84.1 (0.0)                       ; 62.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 192 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf                                                                                                                                                               ; acl_data_fifo                                       ; count        ;
;                                  |acl_data_fifo:fifo|                                                                                ; 7.7 (7.7)            ; 41.9 (41.9)                      ; 34.2 (34.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo                                                                                                                                            ; acl_data_fifo                                       ; count        ;
;                                  |acl_staging_reg:staging_reg|                                                                       ; 13.6 (13.6)          ; 42.2 (42.2)                      ; 28.6 (28.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_staging_reg:staging_reg                                                                                                                                   ; acl_staging_reg                                     ; count        ;
;                               |acl_fifo:data_fifo|                                                                                   ; 16.0 (0.0)           ; 17.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo                                                                                                                                                                    ; acl_fifo                                            ; count        ;
;                                  |scfifo:scfifo_component|                                                                           ; 16.0 (0.0)           ; 17.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component                                                                                                                                            ; scfifo                                              ; work         ;
;                                     |scfifo_95d1:auto_generated|                                                                     ; 16.0 (0.0)           ; 17.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated                                                                                                                 ; scfifo_95d1                                         ; work         ;
;                                        |a_dpfifo_38a1:dpfifo|                                                                        ; 16.0 (9.0)           ; 17.3 (10.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 28 (13)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo                                                                                            ; a_dpfifo_38a1                                       ; work         ;
;                                           |altsyncram_fhn1:FIFOram|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram                                                                    ; altsyncram_fhn1                                     ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                        ; cntr_hgb                                            ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_igb:wr_ptr                                                                            ; cntr_igb                                            ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_ug7:usedw_counter                                                                     ; cntr_ug7                                            ; work         ;
;                      |i_store_memdep_count49:thei_store_memdep_count|                                                                ; 60.2 (0.0)           ; 129.6 (0.0)                      ; 69.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 268 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count                                                                                                                                                                                                                                                                   ; i_store_memdep_count49                              ; count        ;
;                         |lsu_top:thei_store_memdep_count50|                                                                          ; 60.2 (0.0)           ; 129.6 (0.0)                      ; 69.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 268 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50                                                                                                                                                                                                                                 ; lsu_top                                             ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                    ; 17.5 (17.5)          ; 17.5 (17.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|acl_ll_fifo:nop_fifo                                                                                                                                                                                                            ; acl_ll_fifo                                         ; count        ;
;                            |lsu_pipelined_write:pipelined_write|                                                                     ; 42.7 (8.1)           ; 112.1 (8.3)                      ; 69.3 (0.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (16)             ; 233 (12)                  ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write                                                                                                                                                                                             ; lsu_pipelined_write                                 ; count        ;
;                               |acl_data_fifo:input_buf|                                                                              ; 18.0 (0.0)           ; 84.8 (0.0)                       ; 66.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 193 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf                                                                                                                                                                     ; acl_data_fifo                                       ; count        ;
;                                  |acl_data_fifo:fifo|                                                                                ; 9.2 (9.2)            ; 42.2 (42.2)                      ; 33.0 (33.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo                                                                                                                                                  ; acl_data_fifo                                       ; count        ;
;                                  |acl_staging_reg:staging_reg|                                                                       ; 8.8 (8.8)            ; 42.6 (42.6)                      ; 33.7 (33.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_staging_reg:staging_reg                                                                                                                                         ; acl_staging_reg                                     ; count        ;
;                               |acl_fifo:data_fifo|                                                                                   ; 16.7 (0.0)           ; 19.0 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo                                                                                                                                                                          ; acl_fifo                                            ; count        ;
;                                  |scfifo:scfifo_component|                                                                           ; 16.7 (0.0)           ; 19.0 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component                                                                                                                                                  ; scfifo                                              ; work         ;
;                                     |scfifo_95d1:auto_generated|                                                                     ; 16.7 (0.0)           ; 19.0 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated                                                                                                                       ; scfifo_95d1                                         ; work         ;
;                                        |a_dpfifo_38a1:dpfifo|                                                                        ; 16.7 (9.7)           ; 19.0 (12.0)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 28 (14)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo                                                                                                  ; a_dpfifo_38a1                                       ; work         ;
;                                           |altsyncram_fhn1:FIFOram|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram                                                                          ; altsyncram_fhn1                                     ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                              ; cntr_hgb                                            ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_igb:wr_ptr                                                                                  ; cntr_igb                                            ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_ug7:usedw_counter                                                                           ; cntr_ug7                                            ; work         ;
;                   |count_B1_start_merge:thecount_B1_start_merge|                                                                     ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|count_B1_start_merge:thecount_B1_start_merge                                                                                                                                                                                                                                                                                                                                      ; count_B1_start_merge                                ; count        ;
;                |bb_count_B1_start_sr_1:thebb_count_B1_start_sr_1_aunroll_x|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start_sr_1:thebb_count_B1_start_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                               ; bb_count_B1_start_sr_1                              ; count        ;
;                |i_acl_pipeline_keep_going_count_sr:thei_acl_pipeline_keep_going_count_sr|                                            ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|i_acl_pipeline_keep_going_count_sr:thei_acl_pipeline_keep_going_count_sr                                                                                                                                                                                                                                                                                                                                                 ; i_acl_pipeline_keep_going_count_sr                  ; count        ;
;          |count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|                                                                  ; 359.8 (0.9)          ; 437.3 (1.2)                      ; 96.8 (0.3)                                        ; 19.3 (0.0)                       ; 0.0 (0.0)            ; 250 (0)             ; 739 (3)                   ; 0 (0)         ; 186               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                        ; count_internal_interconnect_0                       ; count        ;
;             |acl_arb2:a[0].a|                                                                                                        ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_arb2                                            ; count        ;
;             |acl_arb2:a[1].a|                                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[1].a                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_arb2                                            ; count        ;
;             |acl_arb2:a[2].a|                                                                                                        ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[2].a                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_arb2                                            ; count        ;
;             |acl_arb2:a[3].a|                                                                                                        ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[3].a                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_arb2                                            ; count        ;
;             |acl_arb2:a[4].a|                                                                                                        ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[4].a                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_arb2                                            ; count        ;
;             |acl_arb2:a[5].a|                                                                                                        ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[5].a                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_arb2                                            ; count        ;
;             |acl_arb2:a[6].a|                                                                                                        ; 83.9 (83.9)          ; 118.8 (118.8)                    ; 38.2 (38.2)                                       ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 196 (196)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[6].a                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_arb2                                            ; count        ;
;             |acl_arb_pipeline_reg:dp[0].dp|                                                                                          ; 4.3 (4.3)            ; 16.2 (16.2)                      ; 11.9 (11.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb_pipeline_reg                                ; count        ;
;             |acl_arb_pipeline_reg:dp[1].dp|                                                                                          ; 21.0 (17.7)          ; 20.9 (17.6)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (0)               ; 43 (39)                   ; 0 (0)         ; 186               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb_pipeline_reg                                ; count        ;
;                |altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|                                                                    ; 3.4 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 186               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0                                                                                                                                                                                                                                                                                                                                                         ; altshift_taps                                       ; work         ;
;                   |shift_taps_uuu:auto_generated|                                                                                    ; 3.4 (0.9)            ; 3.3 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 4 (2)                     ; 0 (0)         ; 186               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                                                                                                                                                                                                           ; shift_taps_uuu                                      ; work         ;
;                      |altsyncram_lr91:altsyncram4|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 186               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4                                                                                                                                                                                                                                                                                               ; altsyncram_lr91                                     ; work         ;
;                      |cntr_ohf:cntr1|                                                                                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                                                                                                            ; cntr_ohf                                            ; work         ;
;             |acl_arb_pipeline_reg:dp[2].dp|                                                                                          ; 47.5 (47.5)          ; 47.8 (47.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb_pipeline_reg                                ; count        ;
;             |acl_arb_pipeline_reg:dp[3].dp|                                                                                          ; 51.4 (51.4)          ; 46.8 (46.8)                      ; 0.0 (0.0)                                         ; 4.6 (4.6)                        ; 0.0 (0.0)            ; 1 (1)               ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[3].dp                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb_pipeline_reg                                ; count        ;
;             |acl_arb_pipeline_reg:dp[4].dp|                                                                                          ; 23.0 (23.0)          ; 20.7 (20.7)                      ; 3.5 (3.5)                                         ; 5.9 (5.9)                        ; 0.0 (0.0)            ; 2 (2)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[4].dp                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb_pipeline_reg                                ; count        ;
;             |acl_arb_pipeline_reg:dp[5].dp|                                                                                          ; 21.3 (21.3)          ; 20.2 (20.2)                      ; 3.8 (3.8)                                         ; 5.0 (5.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[5].dp                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb_pipeline_reg                                ; count        ;
;             |acl_arb_pipeline_reg:dp[6].dp|                                                                                          ; 16.4 (16.4)          ; 24.7 (24.7)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[6].dp                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb_pipeline_reg                                ; count        ;
;             |acl_arb_pipeline_reg:dp[7].dp|                                                                                          ; 13.7 (13.7)          ; 28.7 (28.7)                      ; 15.0 (15.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[7].dp                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb_pipeline_reg                                ; count        ;
;             |acl_arb_pipeline_reg:dp[8].dp|                                                                                          ; 16.9 (16.9)          ; 25.2 (25.2)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[8].dp                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb_pipeline_reg                                ; count        ;
;             |acl_arb_pipeline_reg:dp[9].dp|                                                                                          ; 21.6 (21.6)          ; 21.3 (21.3)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[9].dp                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb_pipeline_reg                                ; count        ;
;             |acl_ic_master_endpoint:m[0].m_endp|                                                                                     ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_ic_master_endpoint                              ; count        ;
;             |acl_ic_master_endpoint:m[1].m_endp|                                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[1].m_endp                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_ic_master_endpoint                              ; count        ;
;             |acl_ic_master_endpoint:m[2].m_endp|                                                                                     ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_ic_master_endpoint                              ; count        ;
;             |acl_ic_slave_endpoint:s.s_endp|                                                                                         ; 28.4 (0.0)           ; 35.5 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 86 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ic_slave_endpoint                               ; count        ;
;                |acl_ic_slave_rrp:rrp|                                                                                                ; 28.4 (21.2)          ; 35.5 (26.9)                      ; 7.2 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (2)              ; 86 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp                                                                                                                                                                                                                                                                                                                                                                                    ; acl_ic_slave_rrp                                    ; count        ;
;                   |acl_ll_fifo:read_fifo|                                                                                            ; 7.2 (7.2)            ; 8.6 (8.6)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo                                                                                                                                                                                                                                                                                                                                                              ; acl_ll_fifo                                         ; count        ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Location             ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X88_Y34_N36  ; 4944    ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_acl_7_count_s_tv_0[0]                                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y30_N33  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_reduction_count_1_count_s_tv_0[0]                                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y29_N54 ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist0_i_store_memdep_count_out_o_writeack_1_0_v_s_0[0]                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y29_N48 ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist11_bgTrunc_i_phitmp_count_sel_x_b_1_0_s_tv_0[0]~0                                                                                                                                                                                                                                                  ; MLABCELL_X21_Y29_N48 ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist12_bgTrunc_i_add16_count_sel_x_b_1_0_s_tv_0[0]                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y31_N9  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist13_bgTrunc_i_add12_count_sel_x_b_1_0_s_tv_0[0]                                                                                                                                                                                                                                                     ; LABCELL_X27_Y31_N27  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist14_bgTrunc_i_add11_count_sel_x_b_1_0_s_tv_0[0]                                                                                                                                                                                                                                                     ; LABCELL_X27_Y31_N24  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist3_i_acl_9_count_q_1_0_backEN~0                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y30_N30 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist4_i_acl_8_count_q_2_0_s_tv_0[0]                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y30_N27 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist4_i_acl_8_count_q_2_1_s_tv_0[0]                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y31_N57  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SR_SE_i_add12_count_r_valid[0]                                                                                                                                                                                                                                                                              ; FF_X23_Y31_N5        ; 101     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SR_SE_i_memdep_phi3_or_count_r_valid[0]                                                                                                                                                                                                                                                                     ; FF_X34_Y25_N14       ; 502     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SR_SE_i_shl9_count_vt_select_31_r_valid[0]                                                                                                                                                                                                                                                                  ; FF_X22_Y29_N47       ; 67      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SR_SE_i_shr14_count_vt_select_26_r_valid[0]                                                                                                                                                                                                                                                                 ; FF_X21_Y30_N23       ; 67      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SR_SE_out_redist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo_r_valid[0]                                                                                                                                                                                                               ; FF_X21_Y29_N8        ; 198     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SR_SE_redist13_bgTrunc_i_add12_count_sel_x_b_1_0_r_valid[0]                                                                                                                                                                                                                                                 ; FF_X23_Y31_N32       ; 67      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SR_SE_redist4_i_acl_8_count_q_2_1_r_valid[0]                                                                                                                                                                                                                                                                ; FF_X25_Y30_N8        ; 67      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated|a_dpfifo_18a1:dpfifo|_~5                                                                                                                         ; LABCELL_X33_Y29_N36  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated|a_dpfifo_18a1:dpfifo|_~6                                                                                                                         ; LABCELL_X36_Y29_N30  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated|a_dpfifo_18a1:dpfifo|pulse_ram_output~0                                                                                                          ; LABCELL_X36_Y29_N33  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated|a_dpfifo_18a1:dpfifo|valid_wreq                                                                                                                  ; LABCELL_X33_Y29_N39  ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|_~2                                                                                                                                      ; LABCELL_X29_Y30_N30  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|_~6                                                                                                                                      ; LABCELL_X33_Y35_N57  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|pulse_ram_output~0                                                                                                                       ; LABCELL_X37_Y31_N15  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|valid_wreq                                                                                                                               ; LABCELL_X29_Y30_N33  ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|_~6                                                                                                                                ; LABCELL_X24_Y26_N24  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|_~7                                                                                                                                ; MLABCELL_X25_Y26_N9  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|altsyncram_vdn1:FIFOram|q_b[0]                                                                                                     ; M10K_X26_Y30_N0      ; 183     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|pulse_ram_output~2                                                                                                                 ; MLABCELL_X25_Y26_N6  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|valid_wreq                                                                                                                         ; MLABCELL_X25_Y26_N54 ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|_~6                                                                                                                                ; MLABCELL_X21_Y28_N54 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|_~7                                                                                                                                ; LABCELL_X23_Y30_N54  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_jdn1:FIFOram|q_b[0]                                                                                                     ; M10K_X26_Y28_N0      ; 40      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|pulse_ram_output~2                                                                                                                 ; LABCELL_X24_Y30_N24  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|valid_wreq                                                                                                                         ; MLABCELL_X28_Y28_N18 ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|count_B1_start_merge_reg:thecount_B1_start_merge_reg_aunroll_x|out_stall_out[0]~3                                                                                                                                                                                                                           ; LABCELL_X29_Y29_N54  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i32_sum_count_4ia_addr_0_pop5_count10:thei_acl_pop_i32_sum_count_4ia_addr_0_pop5_count|i_acl_pop_i32_sum_count_4ia_addr_0_pop5_count_reg:thei_acl_pop_i32_sum_count_4ia_addr_0_pop5_count_reg|out_stall_out[0]~0                                                                                  ; MLABCELL_X21_Y29_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i32_y_count_4ia_addr_0_pop4_count20:thei_acl_pop_i32_y_count_4ia_addr_0_pop4_count|i_acl_pop_i32_y_count_4ia_addr_0_pop4_count_reg:thei_acl_pop_i32_y_count_4ia_addr_0_pop4_count_reg|out_stall_out[0]                                                                                            ; LABCELL_X18_Y29_N48  ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i32_z_count_4ia_addr_0_pop3_count22:thei_acl_pop_i32_z_count_4ia_addr_0_pop3_count|i_acl_pop_i32_z_count_4ia_addr_0_pop3_count_reg:thei_acl_pop_i32_z_count_4ia_addr_0_pop3_count_reg|stall_in_not_or_i_acl_pop_i32_z_count_4ia_addr_0_pop3_count_reg_valid_reg_q[0]                              ; LABCELL_X23_Y29_N27  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                      ; LABCELL_X30_Y26_N15  ; 70      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi3_push7_count55:thei_acl_push_i1_memdep_phi3_push7_count|acl_push:thei_acl_push_i1_memdep_phi3_push7_count56|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|read                                                              ; LABCELL_X30_Y26_N21  ; 71      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                         ; MLABCELL_X28_Y26_N12 ; 69      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_memdep_phi_push6_count51:thei_acl_push_i1_memdep_phi_push6_count|acl_push:thei_acl_push_i1_memdep_phi_push6_count52|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|read                                                                 ; LABCELL_X29_Y30_N21  ; 69      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                           ; LABCELL_X30_Y34_N57  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|_~6                ; LABCELL_X27_Y35_N21  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|_~7                ; LABCELL_X27_Y36_N6   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|pulse_ram_output~0 ; LABCELL_X27_Y36_N0   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|valid_wreq         ; LABCELL_X27_Y36_N3   ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                          ; LABCELL_X30_Y33_N39  ; 158     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|read                                                                                  ; LABCELL_X30_Y34_N21  ; 224     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|_~2                             ; MLABCELL_X21_Y25_N18 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|_~6                             ; MLABCELL_X25_Y31_N0  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|pulse_ram_output~2              ; LABCELL_X27_Y29_N30  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|valid_wreq                      ; MLABCELL_X21_Y26_N0  ; 24      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|_~2                                   ; LABCELL_X18_Y27_N39  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|_~4                                   ; LABCELL_X18_Y29_N30  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|pulse_ram_output~2                    ; LABCELL_X18_Y27_N42  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|valid_wreq~1                          ; LABCELL_X18_Y28_N24  ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|_~4                                   ; LABCELL_X18_Y26_N54  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|_~5                                   ; LABCELL_X24_Y33_N36  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|pulse_ram_output~2                    ; LABCELL_X23_Y33_N18  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|valid_wreq~0                          ; LABCELL_X27_Y31_N51  ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                      ; LABCELL_X24_Y25_N51  ; 78      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|comb~0                                                                                                                                                                                                ; LABCELL_X22_Y25_N3   ; 110     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~5                                                   ; LABCELL_X22_Y25_N0   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~6                                                   ; LABCELL_X24_Y26_N57  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|pulse_ram_output~2                                    ; LABCELL_X23_Y26_N24  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|valid_wreq                                            ; LABCELL_X23_Y25_N27  ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~5                                                                     ; LABCELL_X33_Y28_N36  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~6                                                                     ; LABCELL_X35_Y28_N51  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|pulse_ram_output~2                                                      ; LABCELL_X35_Y26_N51  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|valid_wreq~2                                                            ; LABCELL_X33_Y26_N48  ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr_hold~0                                                                                                                                    ; LABCELL_X33_Y22_N57  ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|readdata_reg_unnamed_count1_count0:thereaddata_reg_unnamed_count1_count0|out_stall_out[0]                                                                                                                                                      ; LABCELL_X22_Y25_N18  ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                      ; LABCELL_X24_Y28_N18  ; 80      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|comb~0                                                                                                                                                                                                ; LABCELL_X24_Y28_N21  ; 113     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~5                                                   ; LABCELL_X17_Y27_N0   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~6                                                   ; LABCELL_X17_Y25_N0   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|pulse_ram_output~2                                    ; LABCELL_X17_Y25_N24  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|valid_wreq                                            ; LABCELL_X17_Y27_N3   ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~5                                                                     ; LABCELL_X31_Y28_N21  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~6                                                                     ; LABCELL_X37_Y31_N9   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|pulse_ram_output~2                                                      ; LABCELL_X36_Y31_N24  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|valid_wreq~2                                                            ; LABCELL_X30_Y28_N33  ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr_hold~0                                                                                                                                    ; LABCELL_X36_Y22_N6   ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|readdata_reg_unnamed_count2_count1:thereaddata_reg_unnamed_count2_count1|out_stall_out[0]                                                                                                                                                      ; LABCELL_X12_Y27_N3   ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                      ; LABCELL_X29_Y25_N30  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|comb~0                                                                                                                                                                                                ; LABCELL_X23_Y27_N54  ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~5                                                   ; LABCELL_X22_Y24_N0   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~6                                                   ; LABCELL_X23_Y27_N36  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|pulse_ram_output~2                                    ; LABCELL_X23_Y27_N39  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|valid_wreq                                            ; LABCELL_X22_Y24_N3   ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~5                                                                     ; LABCELL_X33_Y24_N57  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~6                                                                     ; LABCELL_X36_Y23_N48  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|pulse_ram_output~2                                                      ; LABCELL_X35_Y26_N6   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|valid_wreq~0                                                            ; LABCELL_X33_Y24_N48  ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr_hold~0                                                                                                                                    ; LABCELL_X29_Y23_N57  ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|readdata_reg_unnamed_count3_count2:thereaddata_reg_unnamed_count3_count2|out_stall_out[0]                                                                                                                                                      ; LABCELL_X23_Y27_N51  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                      ; MLABCELL_X28_Y27_N57 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|comb~0                                                                                                                                                                                                ; LABCELL_X22_Y27_N21  ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~5                                                   ; LABCELL_X27_Y25_N54  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~6                                                   ; LABCELL_X22_Y27_N54  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|pulse_ram_output~2                                    ; LABCELL_X22_Y27_N9   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|valid_wreq                                            ; LABCELL_X27_Y25_N48  ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~5                                                                     ; MLABCELL_X34_Y24_N54 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~6                                                                     ; LABCELL_X36_Y24_N24  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|pulse_ram_output~2                                                      ; LABCELL_X36_Y24_N57  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|valid_wreq~0                                                            ; MLABCELL_X34_Y24_N42 ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr_hold~0                                                                                                                                    ; LABCELL_X33_Y21_N21  ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|readdata_reg_unnamed_count4_count3:thereaddata_reg_unnamed_count4_count3|out_stall_out[0]                                                                                                                                                      ; LABCELL_X23_Y27_N15  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                      ; LABCELL_X35_Y28_N48  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|comb~0                                                                                                                                                                                                ; LABCELL_X29_Y28_N30  ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~5                                                   ; LABCELL_X24_Y23_N18  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~6                                                   ; LABCELL_X24_Y25_N36  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|pulse_ram_output~2                                    ; LABCELL_X24_Y25_N39  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|valid_wreq                                            ; LABCELL_X24_Y25_N57  ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~5                                                                     ; LABCELL_X35_Y24_N57  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~6                                                                     ; LABCELL_X36_Y26_N45  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|pulse_ram_output~2                                                      ; LABCELL_X36_Y26_N24  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|valid_wreq~0                                                            ; LABCELL_X35_Y24_N54  ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr_hold~0                                                                                                                                    ; LABCELL_X30_Y24_N45  ; 53      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|readdata_reg_unnamed_count5_count4:thereaddata_reg_unnamed_count5_count4|out_stall_out[0]~0                                                                                                                                                    ; MLABCELL_X21_Y29_N24 ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|readdata_reg_unnamed_count5_count4:thereaddata_reg_unnamed_count5_count4|out_stall_out[0]~1                                                                                                                                                    ; LABCELL_X17_Y30_N27  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                      ; MLABCELL_X28_Y25_N48 ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|comb~0                                                                                                                                                                                                ; MLABCELL_X28_Y26_N24 ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~5                                                   ; MLABCELL_X21_Y27_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~6                                                   ; MLABCELL_X15_Y26_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|pulse_ram_output~2                                    ; MLABCELL_X15_Y26_N57 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|valid_wreq                                            ; MLABCELL_X15_Y26_N42 ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~5                                                                     ; LABCELL_X35_Y25_N45  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~6                                                                     ; LABCELL_X36_Y25_N27  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|pulse_ram_output~2                                                      ; LABCELL_X36_Y25_N18  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|valid_wreq~0                                                            ; LABCELL_X35_Y25_N27  ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr_hold~0                                                                                                                                    ; LABCELL_X31_Y25_N54  ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|readdata_reg_unnamed_count6_count5:thereaddata_reg_unnamed_count6_count5|out_stall_out[0]~0                                                                                                                                                    ; MLABCELL_X21_Y29_N45 ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|readdata_reg_unnamed_count6_count5:thereaddata_reg_unnamed_count6_count5|out_stall_out[0]~1                                                                                                                                                    ; LABCELL_X16_Y28_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                                     ; LABCELL_X31_Y30_N27  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|comb~0                                                                                                                                                                                                               ; LABCELL_X29_Y29_N48  ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|stall_out                                                                                                                             ; MLABCELL_X34_Y31_N45 ; 99      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_staging_reg:staging_reg|r_valid                                                                                                                      ; FF_X33_Y27_N56       ; 191     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|_~5                                                                                   ; MLABCELL_X34_Y31_N42 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|_~6                                                                                   ; LABCELL_X33_Y34_N54  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|pulse_ram_output~0                                                                    ; MLABCELL_X34_Y31_N48 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                                           ; LABCELL_X33_Y30_N27  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|stall_out                                                                                                                                   ; LABCELL_X22_Y32_N54  ; 100     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_staging_reg:staging_reg|r_valid                                                                                                                            ; FF_X22_Y32_N14       ; 191     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|_~5                                                                                         ; LABCELL_X22_Y32_N24  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|_~6                                                                                         ; MLABCELL_X28_Y31_N36 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|pulse_ram_output~0                                                                          ; LABCELL_X22_Y32_N6   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|valid_wreq                                                                                  ; LABCELL_X22_Y30_N12  ; 22      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|redist10_count_B1_start_merge_reg_aunroll_x_out_data_out_1_32_0_q[0]                                                                                                                                                                                                                                        ; FF_X23_Y30_N17       ; 72      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|redist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo_stall_in_bitsignaltemp                                                                                                                                                                                                                          ; MLABCELL_X28_Y31_N24 ; 27      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[0].a|mux_sel~0                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y27_N12 ; 38      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[6].a|req~187                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y28_N57  ; 35      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[2].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y28_N12  ; 102     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[3].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y28_N45  ; 103     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[4].dp|stall~1                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y26_N39  ; 69      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[5].dp|stall~1                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y26_N21  ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[6].dp|stall~1                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y26_N57  ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[7].dp|stall~1                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X34_Y24_N39 ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[8].dp|stall~1                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y26_N48  ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[9].dp|stall~1                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X36_Y25_N48  ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp|Equal1~0                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y25_N51  ; 84      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp|Equal1~1                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y25_N21  ; 82      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp|Equal1~2                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y25_N39  ; 88      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp|Equal1~3                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y25_N45  ; 84      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp|Equal1~4                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y25_N15  ; 80      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp|Equal1~5                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y25_N48  ; 81      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y25_N27  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~1                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y29_N21  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y24_N48  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|next_read_item                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y25_N33  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resetn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y36_N3   ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X30_Y26_N14       ; 3048    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                 ;
+-------+---------------------+---------+----------------------+------------------+---------------------------+
; Name  ; Location            ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+---------------------+---------+----------------------+------------------+---------------------------+
; clock ; LABCELL_X88_Y34_N36 ; 4944    ; Global Clock         ; GCLK10           ; --                        ;
+-------+---------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                       ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sync_resetn[2]                                                                                                                                                                                                                                                             ; 3048    ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SR_SE_i_memdep_phi3_or_count_r_valid[0] ; 502     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+---------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                          ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+---------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated|a_dpfifo_18a1:dpfifo|altsyncram_hhn1:FIFOram|ALTSYNCRAM                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 64                          ; 62                          ; 64                          ; 62                          ; 3968                ; 2           ; 0     ; None ; M10K_X41_Y32_N0, M10K_X38_Y29_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist6_i_arrayidx20_pre_count_count9_trunc_sel_x_b_34_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|altsyncram_hhn1:FIFOram|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 64                          ; 62                          ; 64                          ; 62                          ; 3968                ; 2           ; 0     ; None ; M10K_X38_Y33_N0, M10K_X38_Y32_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|altsyncram_vdn1:FIFOram|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64   ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M10K_X26_Y30_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist9_count_B1_start_merge_reg_aunroll_x_out_data_out_1_31_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_jdn1:FIFOram|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 32   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 1           ; 0     ; None ; M10K_X26_Y28_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|altsyncram_den1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M10K_X26_Y35_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y29_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y29_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y33_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X26_Y26_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 70           ; 32           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 2           ; 0     ; None ; M10K_X38_Y28_N0, M10K_X38_Y27_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X14_Y25_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 70           ; 32           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 2           ; 0     ; None ; M10K_X38_Y31_N0, M10K_X38_Y30_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X26_Y27_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 70           ; 32           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 2           ; 0     ; None ; M10K_X41_Y24_N0, M10K_X38_Y22_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X14_Y27_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 70           ; 32           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 2           ; 0     ; None ; M10K_X49_Y24_N0, M10K_X49_Y22_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X26_Y25_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 70           ; 32           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 2           ; 0     ; None ; M10K_X38_Y23_N0, M10K_X41_Y22_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X14_Y26_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 70           ; 32           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 2           ; 0     ; None ; M10K_X41_Y25_N0, M10K_X41_Y23_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_2_count53:thei_store_memdep_2_count|lsu_top:thei_store_memdep_2_count54|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; yes                    ; yes                     ; 3072 ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 3           ; 0     ; None ; M10K_X38_Y34_N0, M10K_X26_Y32_N0, M10K_X26_Y34_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; yes                    ; yes                     ; 3072 ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 3           ; 0     ; None ; M10K_X41_Y31_N0, M10K_X26_Y31_N0, M10K_X14_Y31_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4|ALTSYNCRAM                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 62           ; 3            ; 62           ; yes                    ; no                      ; yes                    ; yes                     ; 186  ; 3                           ; 62                          ; 3                           ; 62                          ; 186                 ; 2           ; 0     ; None ; M10K_X41_Y28_N0, M10K_X41_Y27_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+---------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 8,821 / 289,320 ( 3 % ) ;
; C12 interconnects                           ; 37 / 13,420 ( < 1 % )   ;
; C2 interconnects                            ; 3,278 / 119,108 ( 3 % ) ;
; C4 interconnects                            ; 1,697 / 56,300 ( 3 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )          ;
; Direct links                                ; 955 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 1 / 16 ( 6 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 2,456 / 84,580 ( 3 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14 interconnects                           ; 133 / 12,676 ( 1 % )    ;
; R14/C12 interconnect drivers                ; 161 / 20,720 ( < 1 % )  ;
; R3 interconnects                            ; 4,011 / 130,992 ( 3 % ) ;
; R6 interconnects                            ; 5,677 / 266,960 ( 2 % ) ;
; Spine clocks                                ; 5 / 360 ( 1 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 662.3             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|rd_ptr_lsb                                                                   ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.918             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|empty_dff                                                                                                                                                 ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a0~portb_address_reg0 ; 0.784             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_redist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo_fromReg2[0]                                                                                                                                                                                                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a0~portb_address_reg0 ; 0.774             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|rd_ptr_lsb                                                                   ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a1~portb_address_reg0                       ; 0.773             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist11_bgTrunc_i_phitmp_count_sel_x_b_1_0_R_v_0[0]                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a0~portb_address_reg0 ; 0.756             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb|counter_reg_bit[2]                                       ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.744             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|full_dff                                                                                                                                                  ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|full_dff                                                                                                                                                   ; 0.738             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|acl_push:thei_acl_push_i32_y_count_4ia_addr_0_push4_count34|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|full_dff                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.725             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb|counter_reg_bit[3]                                       ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.720             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SR_SE_out_redist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo_r_valid[0]                                                                                                                                                                                                                                      ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.692             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist5_i_iord_bl_do_unnamed_count0_count_aunroll_x_out_o_data_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated|a_dpfifo_18a1:dpfifo|empty_dff                                                                                                                                          ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.674             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|wrreq_delaya[0]                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a1~portb_address_reg0                       ; 0.671             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|wrreq_delaya[1]                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a1~portb_address_reg0                       ; 0.671             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_1_dff                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a1~portb_address_reg0                       ; 0.671             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_2_dff                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a1~portb_address_reg0                       ; 0.671             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist1_i_load_unnamed_count6_count_out_o_readdata_1_0_R_v_1[0]                                                                                                                                                                                                                                                                 ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.670             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_add8_count_fromReg1[0]                                                                                                                                                                                                                                                                                                        ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.668             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb|counter_reg_bit[3]                                       ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a1~portb_address_reg0                       ; 0.662             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|usedw_is_1_dff                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.654             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_add8_count_fromReg2[0]                                                                                                                                                                                                                                                                                                        ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_y_count_4ia_addr_0_push4_count33:thei_acl_push_i32_y_count_4ia_addr_0_push4_count|i_acl_push_i32_y_count_4ia_addr_0_push4_count_reg:thei_acl_push_i32_y_count_4ia_addr_0_push4_count_reg|i_acl_push_i32_y_count_4ia_addr_0_push4_count_reg_valid_reg_q[0]                                                           ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_acl_push_i32_y_count_4ia_addr_0_push4_count_1_reg|gen_depth_large.approx_full                                                                                                                                                                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_acl_9_count_fromReg0[0]                                                                                                                                                                                                                                                                                                       ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|readdata_reg_unnamed_count4_count3:thereaddata_reg_unnamed_count4_count3|readdata_reg_unnamed_count4_count3_valid_reg_q[0]                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|acl_ll_fifo:nop_fifo|wptr_copy[0]                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|readdata_reg_unnamed_count3_count2:thereaddata_reg_unnamed_count3_count2|readdata_reg_unnamed_count3_count2_valid_reg_q[0]                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist2_i_load_unnamed_count5_count_out_o_readdata_1_0_R_v_1[0]                                                                                                                                                                                                                                                                 ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_add8_count_fromReg3[0]                                                                                                                                                                                                                                                                                                        ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SR_SE_i_shl9_count_vt_select_31_r_valid[0]                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist2_i_load_unnamed_count5_count_out_o_readdata_1_0_R_v_0[0]                                                                                                                                                                                                                                                                 ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SR_SE_i_add12_count_r_valid[0]                                                                                                                                                                                                                                                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_add8_count_fromReg0[0]                                                                                                                                                                                                                                                                                                        ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_add8_count_fromReg4[0]                                                                                                                                                                                                                                                                                                        ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SR_SE_i_shr14_count_vt_select_26_r_valid[0]                                                                                                                                                                                                                                                                                        ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|readdata_reg_unnamed_count2_count1:thereaddata_reg_unnamed_count2_count1|readdata_reg_unnamed_count2_count1_valid_reg_q[0]                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_redist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo_fromReg1[0]                                                                                                                                                                                                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i32_z_count_4ia_addr_0_pop3_count22:thei_acl_pop_i32_z_count_4ia_addr_0_pop3_count|i_acl_pop_i32_z_count_4ia_addr_0_pop3_count_reg:thei_acl_pop_i32_z_count_4ia_addr_0_pop3_count_reg|i_acl_pop_i32_z_count_4ia_addr_0_pop3_count_reg_valid_reg_q[0]                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_i_load_unnamed_count2_count_fromReg0[0]                                                                                                                                                                                                                                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_reduction_count_1_count_R_v_0[0]                                                                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_acl_7_count_R_v_0[0]                                                                                                                                                                                                                                                                                                          ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist1_i_load_unnamed_count6_count_out_o_readdata_1_0_R_v_0[0]                                                                                                                                                                                                                                                                 ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist3_i_acl_9_count_q_1_0_R_v_0[0]                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|empty_dff                                                    ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.649             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[1] ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|empty_dff                                  ; 0.647             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[0] ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|empty_dff                                  ; 0.610             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb|counter_reg_bit[2]                                       ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a0~portb_address_reg0                       ; 0.609             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|wrreq_delaya[0]                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.608             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|usedw_is_2_dff                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.590             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|wrreq_delaya[1]                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.588             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|low_addressa[0]                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.551             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|wrreq_delaya[0]                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.551             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|wrreq_delaya[1]                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.551             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_1_dff                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.551             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_2_dff                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.551             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                    ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4~portb_address_reg0                       ; 0.551             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|acl_ll_fifo:nop_fifo|wptr_copy[0]                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a1~portb_address_reg0                       ; 0.543             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                    ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a1~portb_address_reg0                       ; 0.543             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|readdata_reg_unnamed_count5_count4:thereaddata_reg_unnamed_count5_count4|readdata_reg_unnamed_count5_count4_valid_reg_q[0]                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a1~portb_address_reg0                       ; 0.543             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr_copy[1]                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|acl_ll_fifo:nop_fifo|wptr_copy[0]                                                                                                                                                                                             ; 0.541             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg|r_valid                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start_sr_1:thebb_count_B1_start_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                    ; 0.537             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_jgb:rd_ptr_msb|counter_reg_bit[5]                       ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.528             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|low_addressa[6]                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.528             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_redist10_count_B1_start_merge_reg_aunroll_x_out_data_out_1_32_0_R_v_1[0]                                                                                                                                                                                                                                                        ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.528             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|low_addressa[4]                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.522             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_jgb:rd_ptr_msb|counter_reg_bit[3]                       ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.522             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|full_dff                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count3_count27:thei_load_unnamed_count3_count|lsu_top:thei_load_unnamed_count3_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                     ; 0.521             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_memdep_phi3_or_count_fromReg3[0]                                                                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count41:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count42|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|empty_dff                                                                                       ; 0.517             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|low_addressa[2]                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.514             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_jgb:rd_ptr_msb|counter_reg_bit[1]                       ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.514             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_1_dff                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a0~portb_address_reg0                       ; 0.513             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|wrreq_delaya[1]                                                                                                    ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a75~portb_address_reg0                                                            ; 0.501             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|readdata_reg_unnamed_count1_count0:thereaddata_reg_unnamed_count1_count0|readdata_reg_unnamed_count1_count0_valid_reg_q[0]                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a0~portb_address_reg0                       ; 0.500             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|usedw_is_2_dff                                                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a75~portb_address_reg0                                                            ; 0.496             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|wrreq_delaya[1]                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a0~portb_address_reg0                       ; 0.492             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_2_dff                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a0~portb_address_reg0                       ; 0.488             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_i_memdep_phi3_or_count_fromReg1[0]                                                                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|empty_dff                                                                                       ; 0.487             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|rd_ptr_lsb                                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count18:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count19|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9~portb_address_reg0                                         ; 0.485             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|wrreq_delaya[0]                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a0~portb_address_reg0                       ; 0.483             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|full_dff                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                     ; 0.478             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|i_acl_push_i32_sum_count_4ia_addr_0_push5_count_reg:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count_reg|i_acl_push_i32_sum_count_4ia_addr_0_push5_count_reg_valid_reg_q[0]                                                 ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a0~portb_address_reg0 ; 0.477             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|usedw_is_1_dff                                                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_store_memdep_count49:thei_store_memdep_count|lsu_top:thei_store_memdep_count50|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a75~portb_address_reg0                                                            ; 0.472             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|low_addressa[3]                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.466             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_jgb:rd_ptr_msb|counter_reg_bit[2]                       ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.466             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_jgb:rd_ptr_msb|counter_reg_bit[3]                 ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a0~portb_address_reg0 ; 0.466             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|low_addressa[0]                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.465             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|rd_ptr_lsb                                                   ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.465             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[4]                                                                                                                 ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|full_dff                                                                                                                                                   ; 0.462             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|low_addressa[1]                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a0~portb_address_reg0                       ; 0.459             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_jgb:rd_ptr_msb|counter_reg_bit[4]                 ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a0~portb_address_reg0 ; 0.458             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|low_addressa[5]                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.456             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_jgb:rd_ptr_msb|counter_reg_bit[4]                       ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.456             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|usedw_is_1_dff                                                                                 ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count1_count14:thei_load_unnamed_count1_count|lsu_top:thei_load_unnamed_count1_count15|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|empty_dff                                                                                       ; 0.455             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|usedw_is_2_dff                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i1_notexitcond_count6:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count7|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|empty_dff                                  ; 0.452             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_jgb:rd_ptr_msb|counter_reg_bit[2]                 ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a0~portb_address_reg0 ; 0.449             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[0]                                           ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count5_count37:thei_load_unnamed_count5_count|lsu_top:thei_load_unnamed_count5_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a1~porta_address_reg0                       ; 0.446             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_jgb:rd_ptr_msb|counter_reg_bit[5]                 ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_sum_count_4ia_addr_0_push5_count24:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count|acl_push:thei_acl_push_i32_sum_count_4ia_addr_0_push5_count25|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a0~portb_address_reg0 ; 0.443             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                    ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count31:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count32|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                     ; 0.440             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|low_addressa[1]                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.440             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cntr_jgb:rd_ptr_msb|counter_reg_bit[0]                       ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_push_i32_z_count_4ia_addr_0_push3_count43:thei_acl_push_i32_z_count_4ia_addr_0_push3_count|acl_push:thei_acl_push_i32_z_count_4ia_addr_0_push3_count44|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_bkn1:FIFOram|ram_block1a5~portb_address_reg0       ; 0.440             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[1]                                                                                                                 ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_data_fifo:theredist8_count_B1_start_merge_reg_aunroll_x_out_data_out_0_33_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|full_dff                                                                                                                                                   ; 0.439             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+--------------------------------------------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                                                               ;
+------------------------------------------------+-------------------------------------------------------------------------------+
; Option                                         ; Usage                                                                         ;
+------------------------------------------------+-------------------------------------------------------------------------------+
; Initialization file:                           ; D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/quartus.ini ;
; fiomgr_enable_early_iobank_assignment_check    ; off                                                                           ;
; fsv_run_auto_promote_io_std_before_io_legality ; off                                                                           ;
; fsv_skip_power_down                            ; on                                                                            ;
+------------------------------------------------+-------------------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSXFC6D6F31C6 for design "quartus_compile"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clock~CLKENA0 with 6611 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    7.000        clock
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:16
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:20
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:12
Info (11888): Total time spent on timing analysis during the Fitter is 16.65 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:10
Info (144001): Generated suppressed messages file D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/quartus_compile.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 6714 megabytes
    Info: Processing ended: Mon Jun 28 23:22:09 2021
    Info: Elapsed time: 00:01:48
    Info: Total CPU time (on all processors): 00:05:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/quartus_compile.fit.smsg.


