Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar 26 19:24:10 2025
| Host         : ChisaTaki running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning   Missing input or output delay               50          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.700      -20.917                     86                 1267        0.047        0.000                      0                 1267        3.750        0.000                       0                   441  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.700      -20.917                     86                 1267        0.047        0.000                      0                 1267        3.750        0.000                       0                   441  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           86  Failing Endpoints,  Worst Slack       -0.700ns,  Total Violation      -20.917ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.700ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 3.388ns (32.413%)  route 7.064ns (67.586%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.568     5.152    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/Q
                         net (fo=4, routed)           0.484     6.092    beta_manual/motherboard/beta/pc_system/Q[2]
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.592 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.592    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.907 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__0/O[3]
                         net (fo=4, routed)           0.599     7.506    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[8]_0[3]
    SLICE_X47Y51         LUT2 (Prop_lut2_I0_O)        0.307     7.813 r  beta_manual/motherboard/beta/pc_system/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.813    beta_manual/motherboard/beta/pc_system/i__carry__0_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.214 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.214    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.453 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.647     9.100    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][18]_i_20[9]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.302     9.402 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][3]_INST_0_i_8/O
                         net (fo=11, routed)          0.900    10.303    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_debug[1]_8[3]
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.427 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_19/O
                         net (fo=3, routed)           1.050    11.477    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_19_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124    11.601 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9/O
                         net (fo=11, routed)          0.461    12.062    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    12.186 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9/O
                         net (fo=5, routed)           0.599    12.784    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.908 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_9/O
                         net (fo=2, routed)           0.557    13.465    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_9_n_0
    SLICE_X43Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.589 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3/O
                         net (fo=2, routed)           0.648    14.237    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124    14.361 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_2/O
                         net (fo=1, routed)           0.306    14.667    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[23]
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124    14.791 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_1/O
                         net (fo=7, routed)           0.814    15.605    beta_manual/motherboard/beta/regfile_system/regfile/D[23]
    SLICE_X43Y56         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.437    14.841    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][23]/C
                         clock pessimism              0.179    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X43Y56         FDRE (Setup_fdre_C_D)       -0.081    14.904    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][23]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -15.605    
  -------------------------------------------------------------------
                         slack                                 -0.700    

Slack (VIOLATED) :        -0.686ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.473ns  (logic 3.388ns (32.348%)  route 7.085ns (67.652%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.568     5.152    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/Q
                         net (fo=4, routed)           0.484     6.092    beta_manual/motherboard/beta/pc_system/Q[2]
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.592 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.592    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.907 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__0/O[3]
                         net (fo=4, routed)           0.599     7.506    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[8]_0[3]
    SLICE_X47Y51         LUT2 (Prop_lut2_I0_O)        0.307     7.813 r  beta_manual/motherboard/beta/pc_system/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.813    beta_manual/motherboard/beta/pc_system/i__carry__0_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.214 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.214    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.453 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.647     9.100    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][18]_i_20[9]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.302     9.402 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][3]_INST_0_i_8/O
                         net (fo=11, routed)          0.900    10.303    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_debug[1]_8[3]
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.427 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_19/O
                         net (fo=3, routed)           1.050    11.477    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_19_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124    11.601 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9/O
                         net (fo=11, routed)          0.461    12.062    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    12.186 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9/O
                         net (fo=5, routed)           0.599    12.784    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.908 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_9/O
                         net (fo=2, routed)           0.557    13.465    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_9_n_0
    SLICE_X43Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.589 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3/O
                         net (fo=2, routed)           0.648    14.237    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124    14.361 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_2/O
                         net (fo=1, routed)           0.306    14.667    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[23]
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124    14.791 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_1/O
                         net (fo=7, routed)           0.835    15.626    beta_manual/motherboard/beta/regfile_system/regfile/D[23]
    SLICE_X42Y56         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.437    14.841    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][23]/C
                         clock pessimism              0.179    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)       -0.045    14.940    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][23]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -15.626    
  -------------------------------------------------------------------
                         slack                                 -0.686    

Slack (VIOLATED) :        -0.637ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.407ns  (logic 3.498ns (33.612%)  route 6.909ns (66.388%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.568     5.152    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/Q
                         net (fo=4, routed)           0.484     6.092    beta_manual/motherboard/beta/pc_system/Q[2]
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.592 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.592    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.907 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__0/O[3]
                         net (fo=4, routed)           0.599     7.506    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[8]_0[3]
    SLICE_X47Y51         LUT2 (Prop_lut2_I0_O)        0.307     7.813 r  beta_manual/motherboard/beta/pc_system/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.813    beta_manual/motherboard/beta/pc_system/i__carry__0_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.214 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.214    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.453 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.647     9.100    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][18]_i_20[9]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.302     9.402 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][3]_INST_0_i_8/O
                         net (fo=11, routed)          0.900    10.303    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_debug[1]_8[3]
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.427 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_19/O
                         net (fo=3, routed)           1.050    11.477    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_19_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124    11.601 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9/O
                         net (fo=11, routed)          0.461    12.062    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    12.186 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9/O
                         net (fo=5, routed)           1.111    13.296    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.150    13.446 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_3/O
                         net (fo=1, routed)           0.430    13.876    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_3_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.332    14.208 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_2/O
                         net (fo=2, routed)           0.550    14.758    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[20]
    SLICE_X40Y55         LUT5 (Prop_lut5_I0_O)        0.124    14.882 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_1/O
                         net (fo=7, routed)           0.677    15.559    beta_manual/motherboard/beta/regfile_system/regfile/D[20]
    SLICE_X39Y53         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.435    14.839    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2][20]/C
                         clock pessimism              0.179    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)       -0.061    14.922    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2][20]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (VIOLATED) :        -0.626ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.399ns  (logic 3.498ns (33.639%)  route 6.901ns (66.361%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.568     5.152    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/Q
                         net (fo=4, routed)           0.484     6.092    beta_manual/motherboard/beta/pc_system/Q[2]
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.592 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.592    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.907 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__0/O[3]
                         net (fo=4, routed)           0.599     7.506    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[8]_0[3]
    SLICE_X47Y51         LUT2 (Prop_lut2_I0_O)        0.307     7.813 r  beta_manual/motherboard/beta/pc_system/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.813    beta_manual/motherboard/beta/pc_system/i__carry__0_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.214 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.214    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.453 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.647     9.100    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][18]_i_20[9]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.302     9.402 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][3]_INST_0_i_8/O
                         net (fo=11, routed)          0.900    10.303    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_debug[1]_8[3]
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.427 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_19/O
                         net (fo=3, routed)           1.050    11.477    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_19_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124    11.601 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9/O
                         net (fo=11, routed)          0.461    12.062    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    12.186 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9/O
                         net (fo=5, routed)           1.111    13.296    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.150    13.446 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_3/O
                         net (fo=1, routed)           0.430    13.876    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_3_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.332    14.208 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_2/O
                         net (fo=2, routed)           0.550    14.758    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[20]
    SLICE_X40Y55         LUT5 (Prop_lut5_I0_O)        0.124    14.882 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_1/O
                         net (fo=7, routed)           0.669    15.551    beta_manual/motherboard/beta/regfile_system/regfile/D[20]
    SLICE_X39Y56         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.435    14.839    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29][20]/C
                         clock pessimism              0.179    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X39Y56         FDRE (Setup_fdre_C_D)       -0.058    14.925    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29][20]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -15.551    
  -------------------------------------------------------------------
                         slack                                 -0.626    

Slack (VIOLATED) :        -0.624ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.396ns  (logic 3.388ns (32.589%)  route 7.008ns (67.411%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.568     5.152    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/Q
                         net (fo=4, routed)           0.484     6.092    beta_manual/motherboard/beta/pc_system/Q[2]
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.592 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.592    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.907 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__0/O[3]
                         net (fo=4, routed)           0.599     7.506    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[8]_0[3]
    SLICE_X47Y51         LUT2 (Prop_lut2_I0_O)        0.307     7.813 r  beta_manual/motherboard/beta/pc_system/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.813    beta_manual/motherboard/beta/pc_system/i__carry__0_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.214 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.214    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.453 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.647     9.100    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][18]_i_20[9]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.302     9.402 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][3]_INST_0_i_8/O
                         net (fo=11, routed)          0.900    10.303    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_debug[1]_8[3]
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.427 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_19/O
                         net (fo=3, routed)           1.050    11.477    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_19_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124    11.601 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9/O
                         net (fo=11, routed)          0.461    12.062    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    12.186 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9/O
                         net (fo=5, routed)           0.599    12.784    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.908 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_9/O
                         net (fo=2, routed)           0.557    13.465    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_9_n_0
    SLICE_X43Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.589 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3/O
                         net (fo=2, routed)           0.648    14.237    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124    14.361 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_2/O
                         net (fo=1, routed)           0.306    14.667    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[23]
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124    14.791 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_1/O
                         net (fo=7, routed)           0.757    15.548    beta_manual/motherboard/beta/regfile_system/regfile/D[23]
    SLICE_X41Y55         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.437    14.841    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29][23]/C
                         clock pessimism              0.179    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X41Y55         FDRE (Setup_fdre_C_D)       -0.061    14.924    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29][23]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -15.548    
  -------------------------------------------------------------------
                         slack                                 -0.624    

Slack (VIOLATED) :        -0.551ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.317ns  (logic 3.388ns (32.837%)  route 6.929ns (67.163%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.568     5.152    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/Q
                         net (fo=4, routed)           0.484     6.092    beta_manual/motherboard/beta/pc_system/Q[2]
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.592 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.592    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.907 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__0/O[3]
                         net (fo=4, routed)           0.599     7.506    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[8]_0[3]
    SLICE_X47Y51         LUT2 (Prop_lut2_I0_O)        0.307     7.813 r  beta_manual/motherboard/beta/pc_system/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.813    beta_manual/motherboard/beta/pc_system/i__carry__0_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.214 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.214    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.453 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.647     9.100    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][18]_i_20[9]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.302     9.402 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][3]_INST_0_i_8/O
                         net (fo=11, routed)          0.900    10.303    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_debug[1]_8[3]
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.427 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_19/O
                         net (fo=3, routed)           1.050    11.477    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_19_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124    11.601 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9/O
                         net (fo=11, routed)          0.461    12.062    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    12.186 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9/O
                         net (fo=5, routed)           0.599    12.784    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.908 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_9/O
                         net (fo=2, routed)           0.557    13.465    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_9_n_0
    SLICE_X43Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.589 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3/O
                         net (fo=2, routed)           0.648    14.237    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124    14.361 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_2/O
                         net (fo=1, routed)           0.306    14.667    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[23]
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124    14.791 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_1/O
                         net (fo=7, routed)           0.679    15.470    beta_manual/motherboard/beta/regfile_system/regfile/D[23]
    SLICE_X44Y55         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.438    14.842    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X44Y55         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][23]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X44Y55         FDRE (Setup_fdre_C_D)       -0.067    14.919    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][23]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -15.470    
  -------------------------------------------------------------------
                         slack                                 -0.551    

Slack (VIOLATED) :        -0.534ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.288ns  (logic 3.807ns (37.005%)  route 6.481ns (62.995%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.567     5.151    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[7]/Q
                         net (fo=3, routed)           0.603     6.272    beta_manual/motherboard/beta/pc_system/Q[5]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.776 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.776    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__0_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.893 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.893    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__1_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.010 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.010    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__2_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.229 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__3/O[0]
                         net (fo=3, routed)           0.641     7.870    beta_manual/motherboard/memory_unit/instruction_memory/p_0_in[15]
    SLICE_X47Y54         LUT2 (Prop_lut2_I1_O)        0.295     8.165 r  beta_manual/motherboard/memory_unit/instruction_memory/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000     8.165    beta_manual/motherboard/beta/pc_system/S[0]
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.697 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.697    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__3_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.031 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__4/O[1]
                         net (fo=2, routed)           0.492     9.524    beta_manual/motherboard/beta/pc_system/intermediate[22]
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.303     9.827 r  beta_manual/motherboard/beta/pc_system/D_registers_q[30][23]_i_8/O
                         net (fo=12, routed)          0.658    10.485    beta_manual/motherboard/memory_unit/instruction_memory/asel_out[6]
    SLICE_X41Y55         LUT5 (Prop_lut5_I2_O)        0.124    10.609 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_27/O
                         net (fo=1, routed)           1.007    11.615    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_27_n_0
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.124    11.739 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_19/O
                         net (fo=4, routed)           0.586    12.325    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_19_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.449 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_7_comp/O
                         net (fo=8, routed)           0.323    12.772    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_7_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.896 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_20/O
                         net (fo=3, routed)           0.640    13.536    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_20_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.660 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_13/O
                         net (fo=3, routed)           0.431    14.091    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_13_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.215 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9/O
                         net (fo=2, routed)           0.469    14.685    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[31]
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.124    14.809 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_3/O
                         net (fo=7, routed)           0.630    15.439    beta_manual/motherboard/beta/regfile_system/regfile/D[31]
    SLICE_X44Y56         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.438    14.842    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X44Y56         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][31]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X44Y56         FDRE (Setup_fdre_C_D)       -0.081    14.905    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][31]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -15.439    
  -------------------------------------------------------------------
                         slack                                 -0.534    

Slack (VIOLATED) :        -0.520ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.315ns  (logic 3.807ns (36.906%)  route 6.508ns (63.094%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.567     5.151    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[7]/Q
                         net (fo=3, routed)           0.603     6.272    beta_manual/motherboard/beta/pc_system/Q[5]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.776 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.776    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__0_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.893 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.893    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__1_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.010 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.010    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__2_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.229 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__3/O[0]
                         net (fo=3, routed)           0.641     7.870    beta_manual/motherboard/memory_unit/instruction_memory/p_0_in[15]
    SLICE_X47Y54         LUT2 (Prop_lut2_I1_O)        0.295     8.165 r  beta_manual/motherboard/memory_unit/instruction_memory/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000     8.165    beta_manual/motherboard/beta/pc_system/S[0]
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.697 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.697    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__3_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.031 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__4/O[1]
                         net (fo=2, routed)           0.492     9.524    beta_manual/motherboard/beta/pc_system/intermediate[22]
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.303     9.827 r  beta_manual/motherboard/beta/pc_system/D_registers_q[30][23]_i_8/O
                         net (fo=12, routed)          0.658    10.485    beta_manual/motherboard/memory_unit/instruction_memory/asel_out[6]
    SLICE_X41Y55         LUT5 (Prop_lut5_I2_O)        0.124    10.609 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_27/O
                         net (fo=1, routed)           1.007    11.615    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_27_n_0
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.124    11.739 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_19/O
                         net (fo=4, routed)           0.586    12.325    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_19_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.449 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_7_comp/O
                         net (fo=8, routed)           0.323    12.772    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_7_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.896 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_20/O
                         net (fo=3, routed)           0.515    13.411    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_20_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124    13.535 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_3/O
                         net (fo=2, routed)           0.513    14.048    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_3_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.172 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_2/O
                         net (fo=2, routed)           0.512    14.684    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[30]
    SLICE_X43Y55         LUT5 (Prop_lut5_I0_O)        0.124    14.808 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_1/O
                         net (fo=7, routed)           0.658    15.467    beta_manual/motherboard/beta/regfile_system/regfile/D[30]
    SLICE_X44Y56         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.438    14.842    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X44Y56         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][30]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X44Y56         FDRE (Setup_fdre_C_D)       -0.040    14.946    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][30]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -15.467    
  -------------------------------------------------------------------
                         slack                                 -0.520    

Slack (VIOLATED) :        -0.514ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.286ns  (logic 3.498ns (34.007%)  route 6.788ns (65.993%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.568     5.152    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/Q
                         net (fo=4, routed)           0.484     6.092    beta_manual/motherboard/beta/pc_system/Q[2]
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.592 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.592    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.907 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__0/O[3]
                         net (fo=4, routed)           0.599     7.506    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[8]_0[3]
    SLICE_X47Y51         LUT2 (Prop_lut2_I0_O)        0.307     7.813 r  beta_manual/motherboard/beta/pc_system/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.813    beta_manual/motherboard/beta/pc_system/i__carry__0_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.214 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.214    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.453 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.647     9.100    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][18]_i_20[9]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.302     9.402 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][3]_INST_0_i_8/O
                         net (fo=11, routed)          0.900    10.303    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_debug[1]_8[3]
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.427 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_19/O
                         net (fo=3, routed)           1.050    11.477    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_19_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124    11.601 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9/O
                         net (fo=11, routed)          0.461    12.062    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    12.186 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9/O
                         net (fo=5, routed)           1.111    13.296    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.150    13.446 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_3/O
                         net (fo=1, routed)           0.430    13.876    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_3_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.332    14.208 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_2/O
                         net (fo=2, routed)           0.550    14.758    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[20]
    SLICE_X40Y55         LUT5 (Prop_lut5_I0_O)        0.124    14.882 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_1/O
                         net (fo=7, routed)           0.556    15.438    beta_manual/motherboard/beta/regfile_system/regfile/D[20]
    SLICE_X41Y54         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.437    14.841    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][20]/C
                         clock pessimism              0.179    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)       -0.061    14.924    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][20]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -15.438    
  -------------------------------------------------------------------
                         slack                                 -0.514    

Slack (VIOLATED) :        -0.492ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 3.498ns (34.034%)  route 6.780ns (65.966%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.568     5.152    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/Q
                         net (fo=4, routed)           0.484     6.092    beta_manual/motherboard/beta/pc_system/Q[2]
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.592 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.592    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.907 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__0/O[3]
                         net (fo=4, routed)           0.599     7.506    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[8]_0[3]
    SLICE_X47Y51         LUT2 (Prop_lut2_I0_O)        0.307     7.813 r  beta_manual/motherboard/beta/pc_system/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.813    beta_manual/motherboard/beta/pc_system/i__carry__0_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.214 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.214    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.453 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.647     9.100    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][18]_i_20[9]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.302     9.402 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][3]_INST_0_i_8/O
                         net (fo=11, routed)          0.900    10.303    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_debug[1]_8[3]
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.427 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_19/O
                         net (fo=3, routed)           1.050    11.477    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_19_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124    11.601 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9/O
                         net (fo=11, routed)          0.461    12.062    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    12.186 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9/O
                         net (fo=5, routed)           1.111    13.296    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.150    13.446 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_3/O
                         net (fo=1, routed)           0.430    13.876    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_3_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.332    14.208 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_2/O
                         net (fo=2, routed)           0.550    14.758    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[20]
    SLICE_X40Y55         LUT5 (Prop_lut5_I0_O)        0.124    14.882 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_1/O
                         net (fo=7, routed)           0.548    15.431    beta_manual/motherboard/beta/regfile_system/regfile/D[20]
    SLICE_X38Y53         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.435    14.839    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][20]/C
                         clock pessimism              0.179    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X38Y53         FDRE (Setup_fdre_C_D)       -0.045    14.938    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][20]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -15.431    
  -------------------------------------------------------------------
                         slack                                 -0.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.650%)  route 0.244ns (63.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.595     1.539    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y48         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDSE (Prop_fdse_C_Q)         0.141     1.680 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.244     1.923    reset_cond/D_stage_d[3]
    SLICE_X58Y52         FDSE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.863     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y52         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y52         FDSE (Hold_fdse_C_D)         0.070     1.877    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.567     1.511    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X53Y47         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/Q
                         net (fo=28, routed)          0.217     1.868    beta_manual/motherboard/beta/pc_system/D_motherboard_q[1]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.913 r  beta_manual/motherboard/beta/pc_system/ram_reg_0_31_1_1_i_3/O
                         net (fo=10, routed)          0.353     2.266    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/A0
    SLICE_X52Y50         RAMS32                                       r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.835     2.025    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/WCLK
    SLICE_X52Y50         RAMS32                                       r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/SP/CLK
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.090    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/SP
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_26_26/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.567     1.511    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X53Y47         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/Q
                         net (fo=28, routed)          0.217     1.868    beta_manual/motherboard/beta/pc_system/D_motherboard_q[1]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.913 r  beta_manual/motherboard/beta/pc_system/ram_reg_0_31_1_1_i_3/O
                         net (fo=10, routed)          0.353     2.266    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_26_26/A0
    SLICE_X52Y50         RAMS32                                       r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_26_26/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.835     2.025    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_26_26/WCLK
    SLICE_X52Y50         RAMS32                                       r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_26_26/SP/CLK
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.090    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_26_26/SP
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_28_28/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.567     1.511    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X53Y47         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/Q
                         net (fo=28, routed)          0.217     1.868    beta_manual/motherboard/beta/pc_system/D_motherboard_q[1]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.913 r  beta_manual/motherboard/beta/pc_system/ram_reg_0_31_1_1_i_3/O
                         net (fo=10, routed)          0.353     2.266    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_28_28/A0
    SLICE_X52Y50         RAMS32                                       r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_28_28/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.835     2.025    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_28_28/WCLK
    SLICE_X52Y50         RAMS32                                       r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_28_28/SP/CLK
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.090    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_28_28/SP
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_29_29/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.567     1.511    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X53Y47         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/Q
                         net (fo=28, routed)          0.217     1.868    beta_manual/motherboard/beta/pc_system/D_motherboard_q[1]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.913 r  beta_manual/motherboard/beta/pc_system/ram_reg_0_31_1_1_i_3/O
                         net (fo=10, routed)          0.353     2.266    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_29_29/A0
    SLICE_X52Y50         RAMS32                                       r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_29_29/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.835     2.025    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_29_29/WCLK
    SLICE_X52Y50         RAMS32                                       r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_29_29/SP/CLK
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.090    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_29_29/SP
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_30_30/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.189ns (27.327%)  route 0.503ns (72.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.567     1.511    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X55Y48         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/Q
                         net (fo=28, routed)          0.124     1.775    beta_manual/motherboard/beta/pc_system/D_motherboard_q[0]
    SLICE_X54Y48         LUT5 (Prop_lut5_I3_O)        0.048     1.823 r  beta_manual/motherboard/beta/pc_system/ram_reg_0_31_1_1_i_4/O
                         net (fo=10, routed)          0.379     2.202    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_30_30/A1
    SLICE_X52Y51         RAMS32                                       r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_30_30/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.835     2.025    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_30_30/WCLK
    SLICE_X52Y51         RAMS32                                       r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_30_30/SP/CLK
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y51         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.243     2.023    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_30_30/SP
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_31_31/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.189ns (27.327%)  route 0.503ns (72.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.567     1.511    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X55Y48         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/Q
                         net (fo=28, routed)          0.124     1.775    beta_manual/motherboard/beta/pc_system/D_motherboard_q[0]
    SLICE_X54Y48         LUT5 (Prop_lut5_I3_O)        0.048     1.823 r  beta_manual/motherboard/beta/pc_system/ram_reg_0_31_1_1_i_4/O
                         net (fo=10, routed)          0.379     2.202    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_31_31/A1
    SLICE_X52Y51         RAMS32                                       r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_31_31/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.835     2.025    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_31_31/WCLK
    SLICE_X52Y51         RAMS32                                       r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_31_31/SP/CLK
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y51         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.243     2.023    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_31_31/SP
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.251%)  route 0.472ns (71.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.567     1.511    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X55Y48         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/Q
                         net (fo=28, routed)          0.167     1.818    beta_manual/motherboard/beta/pc_system/D_motherboard_q[0]
    SLICE_X55Y48         LUT5 (Prop_lut5_I3_O)        0.045     1.863 r  beta_manual/motherboard/beta/pc_system/ram_reg_0_31_1_1_i_7/O
                         net (fo=10, routed)          0.306     2.169    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/A4
    SLICE_X52Y50         RAMS32                                       r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.835     2.025    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/WCLK
    SLICE_X52Y50         RAMS32                                       r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/SP/CLK
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.980    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/SP
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_26_26/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.251%)  route 0.472ns (71.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.567     1.511    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X55Y48         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/Q
                         net (fo=28, routed)          0.167     1.818    beta_manual/motherboard/beta/pc_system/D_motherboard_q[0]
    SLICE_X55Y48         LUT5 (Prop_lut5_I3_O)        0.045     1.863 r  beta_manual/motherboard/beta/pc_system/ram_reg_0_31_1_1_i_7/O
                         net (fo=10, routed)          0.306     2.169    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_26_26/A4
    SLICE_X52Y50         RAMS32                                       r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_26_26/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.835     2.025    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_26_26/WCLK
    SLICE_X52Y50         RAMS32                                       r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_26_26/SP/CLK
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.980    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_26_26/SP
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_28_28/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.251%)  route 0.472ns (71.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.567     1.511    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X55Y48         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/Q
                         net (fo=28, routed)          0.167     1.818    beta_manual/motherboard/beta/pc_system/D_motherboard_q[0]
    SLICE_X55Y48         LUT5 (Prop_lut5_I3_O)        0.045     1.863 r  beta_manual/motherboard/beta/pc_system/ram_reg_0_31_1_1_i_7/O
                         net (fo=10, routed)          0.306     2.169    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_28_28/A4
    SLICE_X52Y50         RAMS32                                       r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_28_28/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.835     2.025    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_28_28/WCLK
    SLICE_X52Y50         RAMS32                                       r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_28_28/SP/CLK
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.980    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_28_28/SP
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18   beta_manual/motherboard/memory_unit/data_memory/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18   beta_manual/motherboard/memory_unit/data_memory/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y53   beta_manual/fastclock_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y62   beta_manual/forLoop_idx_0_1653836133[0].interrupt_button_conditioner/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y64   beta_manual/forLoop_idx_0_1653836133[0].interrupt_button_conditioner/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y64   beta_manual/forLoop_idx_0_1653836133[0].interrupt_button_conditioner/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y65   beta_manual/forLoop_idx_0_1653836133[0].interrupt_button_conditioner/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y65   beta_manual/forLoop_idx_0_1653836133[0].interrupt_button_conditioner/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y65   beta_manual/forLoop_idx_0_1653836133[0].interrupt_button_conditioner/D_ctr_q_reg[14]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_18_18/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y50   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y50   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_16_16/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_16_16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_18_18/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y48   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y50   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y50   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.907ns  (logic 6.471ns (30.949%)  route 14.437ns (69.051%))
  Logic Levels:           12  (IBUF=1 LUT3=2 LUT5=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.502     5.570    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=43, routed)          1.796     7.490    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.614 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][3]_i_1/O
                         net (fo=9, routed)           1.445     9.059    beta_manual/motherboard/beta/pc_system/D[3]
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.124     9.183 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.282     9.465    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.589 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.987    10.577    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_23_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.701 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.750    11.451    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.575 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.136    12.711    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.835 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.502    17.337    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    20.907 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.907    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.866ns  (logic 6.478ns (31.049%)  route 14.387ns (68.951%))
  Logic Levels:           12  (IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.502     5.570    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=43, routed)          1.082     6.775    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11_n_0
    SLICE_X52Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.899 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=1, routed)           0.802     7.701    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.825 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_1/O
                         net (fo=9, routed)           1.658     9.484    beta_manual/motherboard/beta/pc_system/D[6]
    SLICE_X51Y56         LUT5 (Prop_lut5_I4_O)        0.124     9.608 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.667    10.275    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_3_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.399 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           1.076    11.474    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I4_O)        0.124    11.598 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.964    12.562    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.686 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.601    17.287    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    20.866 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.866    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.862ns  (logic 6.468ns (31.004%)  route 14.394ns (68.996%))
  Logic Levels:           12  (IBUF=1 LUT3=2 LUT5=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.502     5.570    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=43, routed)          1.796     7.490    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.614 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][3]_i_1/O
                         net (fo=9, routed)           1.445     9.059    beta_manual/motherboard/beta/pc_system/D[3]
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.124     9.183 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.282     9.465    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.589 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.987    10.577    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_23_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.701 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.750    11.451    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.575 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.170    12.745    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.869 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.425    17.294    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    20.862 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.862    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.848ns  (logic 6.478ns (31.073%)  route 14.370ns (68.927%))
  Logic Levels:           12  (IBUF=1 LUT3=2 LUT5=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.502     5.570    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=43, routed)          1.796     7.490    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.614 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][3]_i_1/O
                         net (fo=9, routed)           1.445     9.059    beta_manual/motherboard/beta/pc_system/D[3]
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.124     9.183 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.282     9.465    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.589 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.987    10.577    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_23_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.701 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.750    11.451    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.575 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.978    12.553    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I0_O)        0.124    12.677 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.593    17.270    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    20.848 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.848    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.757ns  (logic 6.464ns (31.141%)  route 14.293ns (68.859%))
  Logic Levels:           12  (IBUF=1 LUT3=2 LUT5=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.502     5.570    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=43, routed)          1.796     7.490    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.614 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][3]_i_1/O
                         net (fo=9, routed)           1.445     9.059    beta_manual/motherboard/beta/pc_system/D[3]
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.124     9.183 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.282     9.465    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.589 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.987    10.577    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_23_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.701 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.750    11.451    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.575 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.914    12.489    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.613 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.580    17.193    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    20.757 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.757    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.596ns  (logic 6.467ns (31.401%)  route 14.129ns (68.599%))
  Logic Levels:           12  (IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.502     5.570    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=43, routed)          1.082     6.775    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11_n_0
    SLICE_X52Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.899 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=1, routed)           0.802     7.701    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.825 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_1/O
                         net (fo=9, routed)           1.658     9.484    beta_manual/motherboard/beta/pc_system/D[6]
    SLICE_X51Y56         LUT5 (Prop_lut5_I4_O)        0.124     9.608 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.667    10.275    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_3_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.399 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           1.076    11.474    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I4_O)        0.124    11.598 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.984    12.582    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.124    12.706 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.322    17.028    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    20.596 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.596    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.367ns  (logic 6.468ns (31.755%)  route 13.900ns (68.245%))
  Logic Levels:           12  (IBUF=1 LUT3=2 LUT5=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.502     5.570    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=43, routed)          1.796     7.490    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.614 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][3]_i_1/O
                         net (fo=9, routed)           1.445     9.059    beta_manual/motherboard/beta/pc_system/D[3]
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.124     9.183 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.282     9.465    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.589 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.987    10.577    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_23_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.701 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.750    11.451    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.575 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.979    12.554    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.678 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.122    16.799    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    20.367 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.367    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.572ns  (logic 6.425ns (36.565%)  route 11.147ns (63.435%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 f  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 f  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.477     5.544    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y57         LUT5 (Prop_lut5_I3_O)        0.124     5.668 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_10/O
                         net (fo=35, routed)          0.959     6.627    beta_manual/motherboard/memory_unit/data_memory/D_registers_q_reg[1][0]
    SLICE_X51Y52         LUT2 (Prop_lut2_I1_O)        0.150     6.777 r  beta_manual/motherboard/memory_unit/data_memory/D_registers_q[30][0]_i_2/O
                         net (fo=2, routed)           1.137     7.914    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[1][0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.326     8.240 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_1/O
                         net (fo=8, routed)           1.569     9.809    beta_manual/motherboard/beta/pc_system/D[0]
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124     9.933 r  beta_manual/motherboard/beta/pc_system/io_led[0][0]_INST_0_i_4/O
                         net (fo=1, routed)           0.804    10.737    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I4_O)        0.124    10.861 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           3.166    14.027    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    17.572 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    17.572    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.815ns  (logic 6.200ns (36.870%)  route 10.616ns (63.130%))
  Logic Levels:           10  (IBUF=1 LUT3=2 LUT4=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.502     5.570    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=43, routed)          1.293     6.986    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11_n_0
    SLICE_X51Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.110 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_5/O
                         net (fo=1, routed)           0.906     8.017    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_5_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.141 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_1/O
                         net (fo=9, routed)           1.419     9.560    beta_manual/motherboard/beta/pc_system/D[5]
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.684 r  beta_manual/motherboard/beta/pc_system/io_led[0][5]_INST_0_i_4/O
                         net (fo=1, routed)           0.428    10.113    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]
    SLICE_X52Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.237 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           3.030    13.267    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    16.815 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000    16.815    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.810ns  (logic 6.072ns (36.121%)  route 10.738ns (63.879%))
  Logic Levels:           9  (IBUF=1 LUT3=2 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.477     5.544    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y57         LUT5 (Prop_lut5_I3_O)        0.124     5.668 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_10/O
                         net (fo=35, routed)          1.661     7.329    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[15]_1
    SLICE_X38Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.453 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][12]_i_1/O
                         net (fo=9, routed)           1.450     8.902    beta_manual/motherboard/beta/pc_system/D[12]
    SLICE_X48Y58         LUT5 (Prop_lut5_I4_O)        0.124     9.026 r  beta_manual/motherboard/beta/pc_system/io_led[1][4]_INST_0_i_4/O
                         net (fo=1, routed)           1.334    10.361    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][4]
    SLICE_X48Y60         LUT6 (Prop_lut6_I4_O)        0.124    10.485 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           2.781    13.265    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.544    16.810 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000    16.810    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.451ns (79.230%)  route 0.380ns (20.770%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.380     0.601    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     1.831 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     1.831    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.464ns (79.429%)  route 0.379ns (20.571%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           0.379     0.611    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     1.843 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     1.843    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.559ns (71.091%)  route 0.634ns (28.909%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=2, routed)           0.634     0.930    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     2.192 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.192    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][2]
                            (input port)
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.985ns  (logic 1.548ns (51.856%)  route 1.437ns (48.144%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[0][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_led[1][7]_INST_0_i_5/O
                         net (fo=52, routed)          0.783     1.037    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.082 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.654     1.736    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     2.985 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     2.985    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.117ns  (logic 1.574ns (50.508%)  route 1.542ns (49.492%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 f  io_led[1][7]_INST_0_i_14/O
                         net (fo=1, routed)           0.322     0.558    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_1_3
    SLICE_X65Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.603 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_7/O
                         net (fo=26, routed)          0.552     1.155    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_7_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.200 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     1.868    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.117 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.117    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][2]
                            (input port)
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.210ns  (logic 1.541ns (47.998%)  route 1.669ns (52.002%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[0][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_led[1][7]_INST_0_i_5/O
                         net (fo=52, routed)          0.955     1.208    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.253 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.714     1.968    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.210 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.210    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][3]
                            (input port)
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.238ns  (logic 1.501ns (46.342%)  route 1.738ns (53.658%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[0][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_led[1][7]_INST_0_i_3/O
                         net (fo=36, routed)          1.088     1.342    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.387 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.650     2.037    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.238 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.238    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.247ns  (logic 1.576ns (48.547%)  route 1.671ns (51.453%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 f  io_led[1][7]_INST_0_i_14/O
                         net (fo=1, routed)           0.322     0.558    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_1_3
    SLICE_X65Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.603 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_7/O
                         net (fo=26, routed)          0.465     1.068    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_7_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.883     1.997    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.247 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.247    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][2]
                            (input port)
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.287ns  (logic 1.545ns (46.992%)  route 1.743ns (53.008%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[0][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_led[1][7]_INST_0_i_5/O
                         net (fo=52, routed)          0.805     1.058    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.103 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.937     2.041    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     3.287 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     3.287    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.418ns  (logic 7.354ns (31.402%)  route 16.065ns (68.598%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.556     5.140    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/Q
                         net (fo=5, routed)           0.417     6.013    beta_manual/motherboard/beta/pc_system/Q[0]
    SLICE_X46Y50         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.623 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry/O[3]
                         net (fo=4, routed)           0.609     7.231    beta_manual/motherboard/beta/pc_system/O[2]
    SLICE_X47Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     7.939 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.939    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.273 f  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.560     8.833    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][18]_i_20[4]
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.136 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][6]_INST_0_i_8/O
                         net (fo=12, routed)          0.619     9.755    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[1][6]
    SLICE_X45Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.879 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_12/O
                         net (fo=4, routed)           0.848    10.727    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_12_n_0
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.124    10.851 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_13/O
                         net (fo=2, routed)           0.509    11.360    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_13_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I1_O)        0.124    11.484 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_8/O
                         net (fo=5, routed)           1.075    12.558    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_8_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.682 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.625    14.307    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_52_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.431 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_48/O
                         net (fo=1, routed)           1.032    15.464    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_48_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.588 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.989    16.577    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_46_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.701 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.582    17.283    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_42_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I4_O)        0.124    17.407 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.645    18.052    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_31_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I2_O)        0.124    18.176 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.314    18.491    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_14_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124    18.615 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.641    20.255    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I4_O)        0.124    20.379 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.601    24.980    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    28.558 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.558    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.765ns  (logic 7.344ns (32.258%)  route 15.421ns (67.742%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.556     5.140    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/Q
                         net (fo=5, routed)           0.417     6.013    beta_manual/motherboard/beta/pc_system/Q[0]
    SLICE_X46Y50         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.623 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry/O[3]
                         net (fo=4, routed)           0.609     7.231    beta_manual/motherboard/beta/pc_system/O[2]
    SLICE_X47Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     7.939 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.939    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.273 f  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.560     8.833    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][18]_i_20[4]
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.136 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][6]_INST_0_i_8/O
                         net (fo=12, routed)          0.619     9.755    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[1][6]
    SLICE_X45Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.879 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_12/O
                         net (fo=4, routed)           0.848    10.727    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_12_n_0
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.124    10.851 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_13/O
                         net (fo=2, routed)           0.509    11.360    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_13_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I1_O)        0.124    11.484 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_8/O
                         net (fo=5, routed)           1.075    12.558    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_8_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.682 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.625    14.307    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_52_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.431 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_48/O
                         net (fo=1, routed)           1.032    15.464    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_48_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.588 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.989    16.577    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_46_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.701 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.582    17.283    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_42_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I4_O)        0.124    17.407 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.645    18.052    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_31_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I2_O)        0.124    18.176 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.314    18.491    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_14_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124    18.615 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.173    19.787    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I3_O)        0.124    19.911 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.425    24.336    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    27.905 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    27.905    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.540ns  (logic 7.354ns (32.625%)  route 15.186ns (67.375%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.556     5.140    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/Q
                         net (fo=5, routed)           0.417     6.013    beta_manual/motherboard/beta/pc_system/Q[0]
    SLICE_X46Y50         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.623 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry/O[3]
                         net (fo=4, routed)           0.609     7.231    beta_manual/motherboard/beta/pc_system/O[2]
    SLICE_X47Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     7.939 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.939    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.273 f  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.560     8.833    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][18]_i_20[4]
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.136 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][6]_INST_0_i_8/O
                         net (fo=12, routed)          0.619     9.755    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[1][6]
    SLICE_X45Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.879 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_12/O
                         net (fo=4, routed)           0.848    10.727    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_12_n_0
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.124    10.851 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_13/O
                         net (fo=2, routed)           0.509    11.360    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_13_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I1_O)        0.124    11.484 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_8/O
                         net (fo=5, routed)           1.075    12.558    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_8_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.682 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.625    14.307    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_52_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.431 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_48/O
                         net (fo=1, routed)           1.032    15.464    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_48_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.588 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.989    16.577    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_46_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.701 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.582    17.283    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_42_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I4_O)        0.124    17.407 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.645    18.052    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_31_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I2_O)        0.124    18.176 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.314    18.491    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_14_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124    18.615 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.770    19.384    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I2_O)        0.124    19.508 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.593    24.101    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    27.680 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    27.680    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.510ns  (logic 7.339ns (32.603%)  route 15.171ns (67.397%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.556     5.140    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/Q
                         net (fo=5, routed)           0.417     6.013    beta_manual/motherboard/beta/pc_system/Q[0]
    SLICE_X46Y50         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.623 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry/O[3]
                         net (fo=4, routed)           0.609     7.231    beta_manual/motherboard/beta/pc_system/O[2]
    SLICE_X47Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     7.939 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.939    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.273 f  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.560     8.833    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][18]_i_20[4]
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.136 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][6]_INST_0_i_8/O
                         net (fo=12, routed)          0.619     9.755    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[1][6]
    SLICE_X45Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.879 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_12/O
                         net (fo=4, routed)           0.848    10.727    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_12_n_0
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.124    10.851 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_13/O
                         net (fo=2, routed)           0.509    11.360    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_13_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I1_O)        0.124    11.484 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_8/O
                         net (fo=5, routed)           1.075    12.558    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_8_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.682 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.625    14.307    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_52_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.431 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_48/O
                         net (fo=1, routed)           1.032    15.464    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_48_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.588 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.989    16.577    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_46_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.701 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.582    17.283    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_42_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I4_O)        0.124    17.407 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.645    18.052    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_31_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I2_O)        0.124    18.176 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.314    18.491    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_14_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124    18.615 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.768    19.382    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I3_O)        0.124    19.506 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.580    24.086    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    27.650 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.650    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.493ns  (logic 7.343ns (32.645%)  route 15.150ns (67.355%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.556     5.140    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/Q
                         net (fo=5, routed)           0.417     6.013    beta_manual/motherboard/beta/pc_system/Q[0]
    SLICE_X46Y50         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.623 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry/O[3]
                         net (fo=4, routed)           0.609     7.231    beta_manual/motherboard/beta/pc_system/O[2]
    SLICE_X47Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     7.939 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.939    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.273 f  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.560     8.833    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][18]_i_20[4]
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.136 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][6]_INST_0_i_8/O
                         net (fo=12, routed)          0.619     9.755    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[1][6]
    SLICE_X45Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.879 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_12/O
                         net (fo=4, routed)           0.848    10.727    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_12_n_0
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.124    10.851 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_13/O
                         net (fo=2, routed)           0.509    11.360    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_13_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I1_O)        0.124    11.484 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_8/O
                         net (fo=5, routed)           1.075    12.558    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_8_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.682 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.625    14.307    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_52_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.431 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_48/O
                         net (fo=1, routed)           1.032    15.464    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_48_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.588 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.989    16.577    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_46_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.701 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.582    17.283    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_42_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I4_O)        0.124    17.407 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.645    18.052    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_31_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I2_O)        0.124    18.176 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.314    18.491    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_14_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124    18.615 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.004    19.619    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.743 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.322    24.065    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    27.633 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.633    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.443ns  (logic 7.346ns (32.731%)  route 15.097ns (67.269%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.556     5.140    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/Q
                         net (fo=5, routed)           0.417     6.013    beta_manual/motherboard/beta/pc_system/Q[0]
    SLICE_X46Y50         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.623 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry/O[3]
                         net (fo=4, routed)           0.609     7.231    beta_manual/motherboard/beta/pc_system/O[2]
    SLICE_X47Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     7.939 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.939    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.273 f  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.560     8.833    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][18]_i_20[4]
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.136 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][6]_INST_0_i_8/O
                         net (fo=12, routed)          0.619     9.755    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[1][6]
    SLICE_X45Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.879 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_12/O
                         net (fo=4, routed)           0.848    10.727    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_12_n_0
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.124    10.851 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_13/O
                         net (fo=2, routed)           0.509    11.360    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_13_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I1_O)        0.124    11.484 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_8/O
                         net (fo=5, routed)           1.075    12.558    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_8_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.682 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.625    14.307    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_52_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.431 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_48/O
                         net (fo=1, routed)           1.032    15.464    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_48_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.588 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.989    16.577    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_46_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.701 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.582    17.283    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_42_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I4_O)        0.124    17.407 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.645    18.052    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_31_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I2_O)        0.124    18.176 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.314    18.491    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_14_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124    18.615 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.772    19.386    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I3_O)        0.124    19.510 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.502    24.012    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    27.583 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    27.583    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.888ns  (logic 7.343ns (33.548%)  route 14.545ns (66.452%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.556     5.140    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/Q
                         net (fo=5, routed)           0.417     6.013    beta_manual/motherboard/beta/pc_system/Q[0]
    SLICE_X46Y50         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.623 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry/O[3]
                         net (fo=4, routed)           0.609     7.231    beta_manual/motherboard/beta/pc_system/O[2]
    SLICE_X47Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     7.939 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.939    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.273 f  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.560     8.833    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][18]_i_20[4]
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.136 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][6]_INST_0_i_8/O
                         net (fo=12, routed)          0.619     9.755    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[1][6]
    SLICE_X45Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.879 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_12/O
                         net (fo=4, routed)           0.848    10.727    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_12_n_0
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.124    10.851 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_13/O
                         net (fo=2, routed)           0.509    11.360    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_13_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I1_O)        0.124    11.484 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_8/O
                         net (fo=5, routed)           1.075    12.558    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_8_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.682 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.625    14.307    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_52_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.431 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_48/O
                         net (fo=1, routed)           1.032    15.464    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_48_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.588 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.989    16.577    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_46_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.701 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.582    17.283    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_42_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I4_O)        0.124    17.407 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.645    18.052    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_31_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I2_O)        0.124    18.176 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.314    18.491    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_14_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124    18.615 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.600    19.214    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I2_O)        0.124    19.338 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.122    23.460    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    27.028 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.028    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.216ns  (logic 7.197ns (37.451%)  route 12.020ns (62.549%))
  Logic Levels:           15  (CARRY4=3 LUT3=1 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.556     5.140    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]/Q
                         net (fo=5, routed)           0.417     6.013    beta_manual/motherboard/beta/pc_system/Q[0]
    SLICE_X46Y50         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.623 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry/O[3]
                         net (fo=4, routed)           0.609     7.231    beta_manual/motherboard/beta/pc_system/O[2]
    SLICE_X47Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     7.939 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.939    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.273 f  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.560     8.833    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][18]_i_20[4]
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.136 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][6]_INST_0_i_8/O
                         net (fo=12, routed)          0.619     9.755    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[1][6]
    SLICE_X45Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.879 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_12/O
                         net (fo=4, routed)           0.848    10.727    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_12_n_0
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.124    10.851 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_13/O
                         net (fo=2, routed)           0.461    11.312    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_13_n_0
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.124    11.436 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][11]_i_9/O
                         net (fo=1, routed)           0.464    11.899    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][11]_i_9_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124    12.023 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][11]_i_3/O
                         net (fo=2, routed)           0.898    12.921    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][11]_i_3_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124    13.045 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_19/O
                         net (fo=2, routed)           0.631    13.677    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_19_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.801 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_13/O
                         net (fo=1, routed)           0.796    14.597    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_13_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124    14.721 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_4/O
                         net (fo=2, routed)           0.179    14.900    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_4_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124    15.024 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_1/O
                         net (fo=8, routed)           1.569    16.593    beta_manual/motherboard/beta/pc_system/D[0]
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.717 r  beta_manual/motherboard/beta/pc_system/io_led[0][0]_INST_0_i_4/O
                         net (fo=1, routed)           0.804    17.521    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I4_O)        0.124    17.645 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           3.166    20.811    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    24.356 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    24.356    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.767ns  (logic 7.826ns (41.700%)  route 10.941ns (58.300%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT3=2 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.567     5.151    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[7]/Q
                         net (fo=3, routed)           0.603     6.272    beta_manual/motherboard/beta/pc_system/Q[5]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.776 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.776    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__0_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.893 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.893    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__1_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.010 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.010    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__2_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.229 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_carry__3/O[0]
                         net (fo=3, routed)           0.641     7.870    beta_manual/motherboard/memory_unit/instruction_memory/p_0_in[15]
    SLICE_X47Y54         LUT2 (Prop_lut2_I1_O)        0.295     8.165 r  beta_manual/motherboard/memory_unit/instruction_memory/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000     8.165    beta_manual/motherboard/beta/pc_system/S[0]
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.697 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.697    beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__3_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.031 r  beta_manual/motherboard/beta/pc_system/pcsel_out_sig0_inferred__0/i__carry__4/O[1]
                         net (fo=2, routed)           0.492     9.524    beta_manual/motherboard/beta/pc_system/intermediate[22]
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.303     9.827 r  beta_manual/motherboard/beta/pc_system/D_registers_q[30][23]_i_8/O
                         net (fo=12, routed)          0.658    10.485    beta_manual/motherboard/memory_unit/instruction_memory/asel_out[6]
    SLICE_X41Y55         LUT5 (Prop_lut5_I2_O)        0.124    10.609 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_27/O
                         net (fo=1, routed)           1.007    11.615    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_27_n_0
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.124    11.739 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_19/O
                         net (fo=4, routed)           0.586    12.325    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_19_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.449 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_7_comp/O
                         net (fo=8, routed)           0.323    12.772    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_7_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.896 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_20/O
                         net (fo=3, routed)           0.515    13.411    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_20_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124    13.535 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_3/O
                         net (fo=2, routed)           0.513    14.048    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_3_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.172 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_2/O
                         net (fo=2, routed)           1.038    15.211    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[30]
    SLICE_X47Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.335 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][6]_INST_0_i_6/O
                         net (fo=2, routed)           0.000    15.335    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][6]_INST_0_i_6_n_0
    SLICE_X47Y59         MUXF7 (Prop_muxf7_I1_O)      0.217    15.552 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][6]_INST_0_i_2/O
                         net (fo=1, routed)           1.187    16.739    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][6]_INST_0_i_2_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.299    17.038 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           3.378    20.416    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    23.918 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    23.918    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.757ns  (logic 6.058ns (32.299%)  route 12.698ns (67.701%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.560     5.144    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]_replica/Q
                         net (fo=1, routed)           0.796     6.458    beta_manual/motherboard/memory_unit/instruction_memory/Q[6]_repN
    SLICE_X52Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.582 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4/O
                         net (fo=41, routed)          0.961     7.543    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[28]_4
    SLICE_X53Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.667 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_10/O
                         net (fo=1, routed)           0.738     8.404    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_10_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.528 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_8/O
                         net (fo=7, routed)           0.912     9.441    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_8_n_0
    SLICE_X46Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.565 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_10/O
                         net (fo=7, routed)           1.011    10.575    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_10_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.699 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_17/O
                         net (fo=2, routed)           0.847    11.547    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_17_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.671 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9/O
                         net (fo=11, routed)          0.461    12.131    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    12.255 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9/O
                         net (fo=5, routed)           1.111    13.366    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.150    13.516 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_3/O
                         net (fo=1, routed)           0.430    13.946    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_3_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.332    14.278 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_2/O
                         net (fo=2, routed)           1.059    15.337    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[20]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    15.461 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    15.461    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_6_n_0
    SLICE_X51Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    15.678 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_2/O
                         net (fo=2, routed)           1.195    16.873    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_2_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.299    17.172 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           3.179    20.350    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    23.901 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000    23.901    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.399ns (76.162%)  route 0.438ns (23.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.594     1.538    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  beta_manual/frequency_divider/D_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.438     2.140    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.374 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.374    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.393ns (74.676%)  route 0.473ns (25.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.593     1.537    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  beta_manual/frequency_divider/D_ctr_q_reg[27]/Q
                         net (fo=4, routed)           0.473     2.173    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.403 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.403    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.473ns (60.269%)  route 0.971ns (39.731%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.564     1.508    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X51Y56         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  beta_manual/motherboard/D_system_output_buffer_q_reg[6]/Q
                         net (fo=2, routed)           0.110     1.759    beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_1[6]
    SLICE_X52Y56         LUT5 (Prop_lut5_I0_O)        0.045     1.804 r  beta_manual/motherboard/beta/pc_system/io_led[0][6]_INST_0_i_4/O
                         net (fo=1, routed)           0.089     1.893    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]
    SLICE_X52Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.938 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.772     2.710    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.952 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     3.952    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.526ns  (logic 1.456ns (57.641%)  route 1.070ns (42.359%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.564     1.508    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  beta_manual/motherboard/D_system_output_buffer_q_reg[15]/Q
                         net (fo=2, routed)           0.268     1.940    beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_1[15]
    SLICE_X49Y56         LUT5 (Prop_lut5_I0_O)        0.045     1.985 r  beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_6/O
                         net (fo=1, routed)           0.152     2.137    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]
    SLICE_X50Y56         LUT6 (Prop_lut6_I4_O)        0.045     2.182 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.650     2.832    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.033 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     4.033    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.504ns (58.676%)  route 1.059ns (41.324%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.565     1.509    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X56Y57         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  beta_manual/motherboard/D_system_output_buffer_q_reg[9]/Q
                         net (fo=3, routed)           0.186     1.859    beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_1[9]
    SLICE_X56Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.904 r  beta_manual/motherboard/beta/pc_system/io_led[1][1]_INST_0_i_4/O
                         net (fo=1, routed)           0.219     2.123    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][1]
    SLICE_X57Y57         LUT6 (Prop_lut6_I4_O)        0.045     2.168 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.654     2.822    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     4.072 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     4.072    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.473ns (56.489%)  route 1.135ns (43.511%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.564     1.508    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  beta_manual/motherboard/D_system_output_buffer_q_reg[7]/Q
                         net (fo=2, routed)           0.221     1.869    beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_1[7]
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.914 r  beta_manual/motherboard/beta/pc_system/io_led[0][7]_INST_0_i_4/O
                         net (fo=1, routed)           0.200     2.115    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][7]
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.045     2.160 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.714     2.874    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     4.116 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     4.116    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.479ns (54.809%)  route 1.220ns (45.191%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.567     1.511    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  beta_manual/motherboard/D_system_output_buffer_q_reg[8]/Q
                         net (fo=2, routed)           0.284     1.936    beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_1[8]
    SLICE_X55Y53         LUT5 (Prop_lut5_I0_O)        0.045     1.981 r  beta_manual/motherboard/beta/pc_system/io_led[1][0]_INST_0_i_4/O
                         net (fo=1, routed)           0.267     2.248    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][0]
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.045     2.293 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.961    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.210 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     4.210    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.704ns  (logic 1.485ns (54.923%)  route 1.219ns (45.077%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.563     1.507    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X51Y59         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  beta_manual/motherboard/D_system_output_buffer_q_reg[13]/Q
                         net (fo=2, routed)           0.288     1.936    beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_1[13]
    SLICE_X48Y60         LUT5 (Prop_lut5_I0_O)        0.045     1.981 r  beta_manual/motherboard/beta/pc_system/io_led[1][5]_INST_0_i_4/O
                         net (fo=1, routed)           0.058     2.039    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]
    SLICE_X48Y60         LUT6 (Prop_lut6_I4_O)        0.045     2.084 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.873     2.957    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     4.210 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     4.210    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.729ns  (logic 1.500ns (54.992%)  route 1.228ns (45.008%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.566     1.510    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X56Y54         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  beta_manual/motherboard/D_system_output_buffer_q_reg[1]/Q
                         net (fo=2, routed)           0.093     1.767    beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_1[1]
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.812 r  beta_manual/motherboard/beta/pc_system/io_led[0][1]_INST_0_i_4/O
                         net (fo=1, routed)           0.197     2.009    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][1]
    SLICE_X57Y57         LUT6 (Prop_lut6_I4_O)        0.045     2.054 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.937     2.992    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     4.238 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     4.238    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.815ns  (logic 1.503ns (53.387%)  route 1.312ns (46.613%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.564     1.508    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X52Y56         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  beta_manual/motherboard/D_system_output_buffer_q_reg[5]/Q
                         net (fo=2, routed)           0.174     1.846    beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_1[5]
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.891 r  beta_manual/motherboard/beta/pc_system/io_led[0][5]_INST_0_i_4/O
                         net (fo=1, routed)           0.147     2.038    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]
    SLICE_X52Y57         LUT6 (Prop_lut6_I4_O)        0.045     2.083 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.990     3.074    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     4.323 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000     4.323    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           522 Endpoints
Min Delay           522 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.821ns  (logic 2.404ns (27.250%)  route 6.417ns (72.750%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.502     5.570    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=43, routed)          1.293     6.986    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11_n_0
    SLICE_X51Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.110 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_5/O
                         net (fo=1, routed)           0.906     8.017    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_5_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.141 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_1/O
                         net (fo=9, routed)           0.680     8.821    beta_manual/motherboard/beta/regfile_system/regfile/D[5]
    SLICE_X54Y49         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.453     4.858    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][5]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.821ns  (logic 2.404ns (27.250%)  route 6.417ns (72.750%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.502     5.570    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=43, routed)          1.293     6.986    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11_n_0
    SLICE_X51Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.110 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_5/O
                         net (fo=1, routed)           0.906     8.017    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_5_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.141 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_1/O
                         net (fo=9, routed)           0.680     8.821    beta_manual/motherboard/beta/regfile_system/regfile/D[5]
    SLICE_X55Y49         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.453     4.858    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29][5]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.737ns  (logic 2.404ns (27.513%)  route 6.333ns (72.487%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.502     5.570    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=43, routed)          1.293     6.986    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11_n_0
    SLICE_X51Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.110 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_5/O
                         net (fo=1, routed)           0.906     8.017    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_5_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.141 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_1/O
                         net (fo=9, routed)           0.596     8.737    beta_manual/motherboard/beta/regfile_system/regfile/D[5]
    SLICE_X55Y50         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.443     4.847    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2][5]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.737ns  (logic 2.404ns (27.513%)  route 6.333ns (72.487%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.502     5.570    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=43, routed)          1.293     6.986    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11_n_0
    SLICE_X51Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.110 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_5/O
                         net (fo=1, routed)           0.906     8.017    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_5_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.141 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_1/O
                         net (fo=9, routed)           0.596     8.737    beta_manual/motherboard/beta/regfile_system/regfile/D[5]
    SLICE_X54Y50         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.443     4.847    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][5]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.729ns  (logic 2.404ns (27.536%)  route 6.326ns (72.464%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.502     5.570    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=43, routed)          1.082     6.775    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11_n_0
    SLICE_X52Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.899 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=1, routed)           0.802     7.701    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.825 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_1/O
                         net (fo=9, routed)           0.904     8.729    beta_manual/motherboard/beta/regfile_system/regfile/D[6]
    SLICE_X56Y50         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.444     4.848    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[3][6]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.723ns  (logic 2.404ns (27.555%)  route 6.319ns (72.444%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.502     5.570    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=43, routed)          1.293     6.986    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11_n_0
    SLICE_X51Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.110 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_5/O
                         net (fo=1, routed)           0.906     8.017    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_5_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.141 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_1/O
                         net (fo=9, routed)           0.582     8.723    beta_manual/motherboard/beta/regfile_system/regfile/D[5]
    SLICE_X53Y49         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.453     4.858    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][5]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.693ns  (logic 2.404ns (27.652%)  route 6.289ns (72.348%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.502     5.570    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=43, routed)          1.082     6.775    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11_n_0
    SLICE_X52Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.899 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=1, routed)           0.802     7.701    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.825 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_1/O
                         net (fo=9, routed)           0.868     8.693    beta_manual/motherboard/beta/regfile_system/regfile/D[6]
    SLICE_X54Y49         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.453     4.858    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][6]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.671ns  (logic 2.404ns (27.721%)  route 6.267ns (72.279%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.502     5.570    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=43, routed)          1.293     6.986    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11_n_0
    SLICE_X51Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.110 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_5/O
                         net (fo=1, routed)           0.906     8.017    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_5_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.141 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_1/O
                         net (fo=9, routed)           0.530     8.671    beta_manual/motherboard/beta/regfile_system/regfile/D[5]
    SLICE_X54Y48         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.453     4.858    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[3][5]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.640ns  (logic 2.404ns (27.820%)  route 6.236ns (72.180%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.502     5.570    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.694 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=43, routed)          1.293     6.986    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11_n_0
    SLICE_X51Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.110 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_5/O
                         net (fo=1, routed)           0.906     8.017    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_5_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.141 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][5]_i_1/O
                         net (fo=9, routed)           0.499     8.640    beta_manual/motherboard/beta/regfile_system/regfile/D[5]
    SLICE_X53Y48         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.453     4.858    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X53Y48         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][5]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.631ns  (logic 2.632ns (30.492%)  route 5.999ns (69.508%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.292     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.879 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.710     3.589    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.116     3.705 f  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          1.034     4.739    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.328     5.067 f  beta_manual/motherboard/beta/control_system/D_registers_q[30][31]_i_5/O
                         net (fo=13, routed)          0.477     5.544    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg
    SLICE_X53Y57         LUT5 (Prop_lut5_I3_O)        0.124     5.668 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_10/O
                         net (fo=35, routed)          0.959     6.627    beta_manual/motherboard/memory_unit/data_memory/D_registers_q_reg[1][0]
    SLICE_X51Y52         LUT2 (Prop_lut2_I1_O)        0.150     6.777 r  beta_manual/motherboard/memory_unit/data_memory/D_registers_q[30][0]_i_2/O
                         net (fo=2, routed)           1.137     7.914    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[1][0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.326     8.240 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_1/O
                         net (fo=8, routed)           0.391     8.631    beta_manual/motherboard/beta/regfile_system/regfile/D[0]
    SLICE_X42Y54         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.437     4.841    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            beta_manual/forLoop_idx_0_1653836133[0].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.105ns  (logic 0.260ns (23.526%)  route 0.845ns (76.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           0.845     1.105    beta_manual/forLoop_idx_0_1653836133[0].interrupt_button_conditioner/sync/led_OBUF[0]
    SLICE_X56Y65         FDRE                                         r  beta_manual/forLoop_idx_0_1653836133[0].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.828     2.018    beta_manual/forLoop_idx_0_1653836133[0].interrupt_button_conditioner/sync/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  beta_manual/forLoop_idx_0_1653836133[0].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            beta_manual/forLoop_idx_0_1653836133[1].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.257ns (22.086%)  route 0.905ns (77.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=2, routed)           0.905     1.162    beta_manual/forLoop_idx_0_1653836133[1].interrupt_button_conditioner/sync/led_OBUF[0]
    SLICE_X56Y65         FDRE                                         r  beta_manual/forLoop_idx_0_1653836133[1].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.828     2.018    beta_manual/forLoop_idx_0_1653836133[1].interrupt_button_conditioner/sync/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  beta_manual/forLoop_idx_0_1653836133[1].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            beta_manual/forLoop_idx_0_1653836133[2].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.268ns (20.891%)  route 1.016ns (79.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=2, routed)           1.016     1.285    beta_manual/forLoop_idx_0_1653836133[2].interrupt_button_conditioner/sync/led_OBUF[0]
    SLICE_X50Y69         FDRE                                         r  beta_manual/forLoop_idx_0_1653836133[2].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.824     2.014    beta_manual/forLoop_idx_0_1653836133[2].interrupt_button_conditioner/sync/clk_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  beta_manual/forLoop_idx_0_1653836133[2].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.428ns  (logic 0.425ns (29.734%)  route 1.004ns (70.266%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.370     0.591    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X65Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.636 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.263     0.898    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.048     0.946 f  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          0.371     1.317    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X55Y57         LUT6 (Prop_lut6_I3_O)        0.111     1.428 r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_1/O
                         net (fo=1, routed)           0.000     1.428    beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_1_n_0
    SLICE_X55Y57         FDRE                                         r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.833     2.023    beta_manual/motherboard/beta/control_system/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.425ns (26.477%)  route 1.179ns (73.523%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.370     0.591    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X65Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.636 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.263     0.898    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.048     0.946 f  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          0.547     1.493    beta_manual/motherboard/M_motherboard_slowclk
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.111     1.604 r  beta_manual/motherboard/FSM_sequential_D_motherboard_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.604    beta_manual/motherboard/FSM_sequential_D_motherboard_q[0]_i_1_n_0
    SLICE_X55Y48         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.838     2.028    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X55Y48         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.617ns  (logic 0.314ns (19.395%)  route 1.304ns (80.605%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.370     0.591    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X65Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.636 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.263     0.898    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.048     0.946 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          0.671     1.617    beta_manual/motherboard/beta/pc_system/M_motherboard_slowclk
    SLICE_X47Y48         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.835     2.025    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.425ns (25.701%)  route 1.228ns (74.299%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.370     0.591    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X65Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.636 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.263     0.898    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.048     0.946 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          0.595     1.541    beta_manual/motherboard/M_motherboard_slowclk
    SLICE_X53Y47         LUT4 (Prop_lut4_I3_O)        0.111     1.652 r  beta_manual/motherboard/FSM_sequential_D_motherboard_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.652    beta_manual/motherboard/FSM_sequential_D_motherboard_q[1]_i_1_n_0
    SLICE_X53Y47         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.838     2.028    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X53Y47         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.690ns  (logic 0.314ns (18.563%)  route 1.376ns (81.437%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.370     0.591    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X65Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.636 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.263     0.898    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.048     0.946 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          0.744     1.690    beta_manual/motherboard/beta/pc_system/M_motherboard_slowclk
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.835     2.025    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.690ns  (logic 0.314ns (18.563%)  route 1.376ns (81.437%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.370     0.591    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X65Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.636 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.263     0.898    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.048     0.946 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          0.744     1.690    beta_manual/motherboard/beta/pc_system/M_motherboard_slowclk
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.835     2.025    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.425ns (25.114%)  route 1.266ns (74.886%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.370     0.591    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X65Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.636 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=1, routed)           0.263     0.898    beta_manual/frequency_divider/D_pc_q[30]_i_3_n_0
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.048     0.946 r  beta_manual/frequency_divider/D_pc_q[30]_i_1/O
                         net (fo=46, routed)          0.480     1.427    beta_manual/motherboard/beta/pc_system/M_motherboard_slowclk
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.111     1.538 r  beta_manual/motherboard/beta/pc_system/D_registers_q[1][31]_i_1/O
                         net (fo=32, routed)          0.154     1.691    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_1[0]
    SLICE_X54Y52         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.835     2.025    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][1]/C





