# UCSB-ECE154B-RISC-V-Pipelined-Processor
Verilog‑based 5‑stage pipelined RISC‑V CPU with hazard detection, forwarding, and branch control.
