{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602264666544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602264666545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  9 14:31:06 2020 " "Processing started: Fri Oct  9 14:31:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602264666545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602264666545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register64 -c Register64 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register64 -c Register64" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602264666545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602264666808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602264666808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2Way-arch " "Found design unit 1: Mux2Way-arch" {  } { { "../../B-LogicaCombinacional/src/Mux2Way.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602264677159 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "../../B-LogicaCombinacional/src/Mux2Way.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602264677159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602264677159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register64-arch " "Found design unit 1: Register64-arch" {  } { { "Register64.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register64.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602264677160 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register64 " "Found entity 1: Register64" {  } { { "Register64.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602264677160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602264677160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register64 " "Elaborating entity \"Register64\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602264677212 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Register32.vhd 2 1 " "Using design file Register32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register32-arch " "Found design unit 1: Register32-arch" {  } { { "Register32.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602264677215 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "Register32.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602264677215 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602264677215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register32 Register32:Register32_1 " "Elaborating entity \"Register32\" for hierarchy \"Register32:Register32_1\"" {  } { { "Register64.vhd" "Register32_1" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register64.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602264677215 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Register16.vhd 2 1 " "Using design file Register16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16-arch " "Found design unit 1: Register16-arch" {  } { { "Register16.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602264677219 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "Register16.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602264677219 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602264677219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 Register32:Register32_1\|Register16:c1 " "Elaborating entity \"Register16\" for hierarchy \"Register32:Register32_1\|Register16:c1\"" {  } { { "Register32.vhd" "c1" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602264677220 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Register8.vhd 2 1 " "Using design file Register8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register8-arch " "Found design unit 1: Register8-arch" {  } { { "Register8.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602264677222 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Found entity 1: Register8" {  } { { "Register8.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602264677222 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602264677222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8 Register32:Register32_1\|Register16:c1\|Register8:u0 " "Elaborating entity \"Register8\" for hierarchy \"Register32:Register32_1\|Register16:c1\|Register8:u0\"" {  } { { "Register16.vhd" "u0" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602264677222 ""}
{ "Warning" "WSGN_SEARCH_FILE" "BinaryDigit.vhd 2 1 " "Using design file BinaryDigit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryDigit-arch " "Found design unit 1: BinaryDigit-arch" {  } { { "BinaryDigit.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602264677224 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryDigit " "Found entity 1: BinaryDigit" {  } { { "BinaryDigit.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602264677224 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602264677224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryDigit Register32:Register32_1\|Register16:c1\|Register8:u0\|BinaryDigit:u0 " "Elaborating entity \"BinaryDigit\" for hierarchy \"Register32:Register32_1\|Register16:c1\|Register8:u0\|BinaryDigit:u0\"" {  } { { "Register8.vhd" "u0" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register8.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602264677225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2Way Register32:Register32_1\|Register16:c1\|Register8:u0\|BinaryDigit:u0\|Mux2Way:c1 " "Elaborating entity \"Mux2Way\" for hierarchy \"Register32:Register32_1\|Register16:c1\|Register8:u0\|BinaryDigit:u0\|Mux2Way:c1\"" {  } { { "BinaryDigit.vhd" "c1" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602264677226 ""}
{ "Warning" "WSGN_SEARCH_FILE" "FlipFlopD.vhd 2 1 " "Using design file FlipFlopD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-arch " "Found design unit 1: FlipFlopD-arch" {  } { { "FlipFlopD.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602264677271 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602264677271 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602264677271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopD Register32:Register32_1\|Register16:c1\|Register8:u0\|BinaryDigit:u0\|FlipFlopD:c2 " "Elaborating entity \"FlipFlopD\" for hierarchy \"Register32:Register32_1\|Register16:c1\|Register8:u0\|BinaryDigit:u0\|FlipFlopD:c2\"" {  } { { "BinaryDigit.vhd" "c2" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602264677273 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_2\|output\[15\] Register32:Register32_2\|output\[15\] " "Net \"Register32:Register32_2\|output\[15\]\", which fans out to \"Register32:Register32_2\|output\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:c2\|output\[15\] " "Net is fed by \"Register32:Register32_2\|Register16:c2\|output\[15\]\"" {  } { { "Register16.vhd" "output\[15\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677514 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:Reg16_2\|output\[15\] " "Net is fed by \"Register32:Register32_2\|Register16:Reg16_2\|output\[15\]\"" {  } { { "Register16.vhd" "output\[15\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677514 ""}  } { { "Register32.vhd" "output\[15\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677514 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_2\|output\[14\] Register32:Register32_2\|output\[14\] " "Net \"Register32:Register32_2\|output\[14\]\", which fans out to \"Register32:Register32_2\|output\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:c2\|output\[14\] " "Net is fed by \"Register32:Register32_2\|Register16:c2\|output\[14\]\"" {  } { { "Register16.vhd" "output\[14\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677514 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:Reg16_2\|output\[14\] " "Net is fed by \"Register32:Register32_2\|Register16:Reg16_2\|output\[14\]\"" {  } { { "Register16.vhd" "output\[14\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677514 ""}  } { { "Register32.vhd" "output\[14\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677514 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_2\|output\[13\] Register32:Register32_2\|output\[13\] " "Net \"Register32:Register32_2\|output\[13\]\", which fans out to \"Register32:Register32_2\|output\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:c2\|output\[13\] " "Net is fed by \"Register32:Register32_2\|Register16:c2\|output\[13\]\"" {  } { { "Register16.vhd" "output\[13\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677514 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:Reg16_2\|output\[13\] " "Net is fed by \"Register32:Register32_2\|Register16:Reg16_2\|output\[13\]\"" {  } { { "Register16.vhd" "output\[13\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677514 ""}  } { { "Register32.vhd" "output\[13\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677514 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_2\|output\[12\] Register32:Register32_2\|output\[12\] " "Net \"Register32:Register32_2\|output\[12\]\", which fans out to \"Register32:Register32_2\|output\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:c2\|output\[12\] " "Net is fed by \"Register32:Register32_2\|Register16:c2\|output\[12\]\"" {  } { { "Register16.vhd" "output\[12\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677514 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:Reg16_2\|output\[12\] " "Net is fed by \"Register32:Register32_2\|Register16:Reg16_2\|output\[12\]\"" {  } { { "Register16.vhd" "output\[12\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677514 ""}  } { { "Register32.vhd" "output\[12\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677514 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_2\|output\[11\] Register32:Register32_2\|output\[11\] " "Net \"Register32:Register32_2\|output\[11\]\", which fans out to \"Register32:Register32_2\|output\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:c2\|output\[11\] " "Net is fed by \"Register32:Register32_2\|Register16:c2\|output\[11\]\"" {  } { { "Register16.vhd" "output\[11\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677514 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:Reg16_2\|output\[11\] " "Net is fed by \"Register32:Register32_2\|Register16:Reg16_2\|output\[11\]\"" {  } { { "Register16.vhd" "output\[11\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677514 ""}  } { { "Register32.vhd" "output\[11\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677514 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_2\|output\[10\] Register32:Register32_2\|output\[10\] " "Net \"Register32:Register32_2\|output\[10\]\", which fans out to \"Register32:Register32_2\|output\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:c2\|output\[10\] " "Net is fed by \"Register32:Register32_2\|Register16:c2\|output\[10\]\"" {  } { { "Register16.vhd" "output\[10\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677514 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:Reg16_2\|output\[10\] " "Net is fed by \"Register32:Register32_2\|Register16:Reg16_2\|output\[10\]\"" {  } { { "Register16.vhd" "output\[10\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677514 ""}  } { { "Register32.vhd" "output\[10\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677514 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_2\|output\[9\] Register32:Register32_2\|output\[9\] " "Net \"Register32:Register32_2\|output\[9\]\", which fans out to \"Register32:Register32_2\|output\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:c2\|output\[9\] " "Net is fed by \"Register32:Register32_2\|Register16:c2\|output\[9\]\"" {  } { { "Register16.vhd" "output\[9\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677514 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:Reg16_2\|output\[9\] " "Net is fed by \"Register32:Register32_2\|Register16:Reg16_2\|output\[9\]\"" {  } { { "Register16.vhd" "output\[9\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677514 ""}  } { { "Register32.vhd" "output\[9\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677514 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_2\|output\[8\] Register32:Register32_2\|output\[8\] " "Net \"Register32:Register32_2\|output\[8\]\", which fans out to \"Register32:Register32_2\|output\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:c2\|output\[8\] " "Net is fed by \"Register32:Register32_2\|Register16:c2\|output\[8\]\"" {  } { { "Register16.vhd" "output\[8\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677514 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:Reg16_2\|output\[8\] " "Net is fed by \"Register32:Register32_2\|Register16:Reg16_2\|output\[8\]\"" {  } { { "Register16.vhd" "output\[8\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677514 ""}  } { { "Register32.vhd" "output\[8\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677514 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_2\|output\[7\] Register32:Register32_2\|output\[7\] " "Net \"Register32:Register32_2\|output\[7\]\", which fans out to \"Register32:Register32_2\|output\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:c2\|output\[7\] " "Net is fed by \"Register32:Register32_2\|Register16:c2\|output\[7\]\"" {  } { { "Register16.vhd" "output\[7\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:Reg16_2\|output\[7\] " "Net is fed by \"Register32:Register32_2\|Register16:Reg16_2\|output\[7\]\"" {  } { { "Register16.vhd" "output\[7\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[7\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_2\|output\[6\] Register32:Register32_2\|output\[6\] " "Net \"Register32:Register32_2\|output\[6\]\", which fans out to \"Register32:Register32_2\|output\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:c2\|output\[6\] " "Net is fed by \"Register32:Register32_2\|Register16:c2\|output\[6\]\"" {  } { { "Register16.vhd" "output\[6\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:Reg16_2\|output\[6\] " "Net is fed by \"Register32:Register32_2\|Register16:Reg16_2\|output\[6\]\"" {  } { { "Register16.vhd" "output\[6\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[6\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_2\|output\[5\] Register32:Register32_2\|output\[5\] " "Net \"Register32:Register32_2\|output\[5\]\", which fans out to \"Register32:Register32_2\|output\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:c2\|output\[5\] " "Net is fed by \"Register32:Register32_2\|Register16:c2\|output\[5\]\"" {  } { { "Register16.vhd" "output\[5\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:Reg16_2\|output\[5\] " "Net is fed by \"Register32:Register32_2\|Register16:Reg16_2\|output\[5\]\"" {  } { { "Register16.vhd" "output\[5\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[5\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_2\|output\[4\] Register32:Register32_2\|output\[4\] " "Net \"Register32:Register32_2\|output\[4\]\", which fans out to \"Register32:Register32_2\|output\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:c2\|output\[4\] " "Net is fed by \"Register32:Register32_2\|Register16:c2\|output\[4\]\"" {  } { { "Register16.vhd" "output\[4\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:Reg16_2\|output\[4\] " "Net is fed by \"Register32:Register32_2\|Register16:Reg16_2\|output\[4\]\"" {  } { { "Register16.vhd" "output\[4\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[4\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_2\|output\[3\] Register32:Register32_2\|output\[3\] " "Net \"Register32:Register32_2\|output\[3\]\", which fans out to \"Register32:Register32_2\|output\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:c2\|output\[3\] " "Net is fed by \"Register32:Register32_2\|Register16:c2\|output\[3\]\"" {  } { { "Register16.vhd" "output\[3\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:Reg16_2\|output\[3\] " "Net is fed by \"Register32:Register32_2\|Register16:Reg16_2\|output\[3\]\"" {  } { { "Register16.vhd" "output\[3\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[3\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_2\|output\[2\] Register32:Register32_2\|output\[2\] " "Net \"Register32:Register32_2\|output\[2\]\", which fans out to \"Register32:Register32_2\|output\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:c2\|output\[2\] " "Net is fed by \"Register32:Register32_2\|Register16:c2\|output\[2\]\"" {  } { { "Register16.vhd" "output\[2\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:Reg16_2\|output\[2\] " "Net is fed by \"Register32:Register32_2\|Register16:Reg16_2\|output\[2\]\"" {  } { { "Register16.vhd" "output\[2\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[2\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_2\|output\[1\] Register32:Register32_2\|output\[1\] " "Net \"Register32:Register32_2\|output\[1\]\", which fans out to \"Register32:Register32_2\|output\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:c2\|output\[1\] " "Net is fed by \"Register32:Register32_2\|Register16:c2\|output\[1\]\"" {  } { { "Register16.vhd" "output\[1\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:Reg16_2\|output\[1\] " "Net is fed by \"Register32:Register32_2\|Register16:Reg16_2\|output\[1\]\"" {  } { { "Register16.vhd" "output\[1\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[1\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_2\|output\[0\] Register32:Register32_2\|output\[0\] " "Net \"Register32:Register32_2\|output\[0\]\", which fans out to \"Register32:Register32_2\|output\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:c2\|output\[0\] " "Net is fed by \"Register32:Register32_2\|Register16:c2\|output\[0\]\"" {  } { { "Register16.vhd" "output\[0\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_2\|Register16:Reg16_2\|output\[0\] " "Net is fed by \"Register32:Register32_2\|Register16:Reg16_2\|output\[0\]\"" {  } { { "Register16.vhd" "output\[0\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[0\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_1\|output\[15\] Register32:Register32_1\|output\[15\] " "Net \"Register32:Register32_1\|output\[15\]\", which fans out to \"Register32:Register32_1\|output\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:c2\|output\[15\] " "Net is fed by \"Register32:Register32_1\|Register16:c2\|output\[15\]\"" {  } { { "Register16.vhd" "output\[15\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:Reg16_2\|output\[15\] " "Net is fed by \"Register32:Register32_1\|Register16:Reg16_2\|output\[15\]\"" {  } { { "Register16.vhd" "output\[15\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[15\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_1\|output\[14\] Register32:Register32_1\|output\[14\] " "Net \"Register32:Register32_1\|output\[14\]\", which fans out to \"Register32:Register32_1\|output\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:c2\|output\[14\] " "Net is fed by \"Register32:Register32_1\|Register16:c2\|output\[14\]\"" {  } { { "Register16.vhd" "output\[14\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:Reg16_2\|output\[14\] " "Net is fed by \"Register32:Register32_1\|Register16:Reg16_2\|output\[14\]\"" {  } { { "Register16.vhd" "output\[14\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[14\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_1\|output\[13\] Register32:Register32_1\|output\[13\] " "Net \"Register32:Register32_1\|output\[13\]\", which fans out to \"Register32:Register32_1\|output\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:c2\|output\[13\] " "Net is fed by \"Register32:Register32_1\|Register16:c2\|output\[13\]\"" {  } { { "Register16.vhd" "output\[13\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:Reg16_2\|output\[13\] " "Net is fed by \"Register32:Register32_1\|Register16:Reg16_2\|output\[13\]\"" {  } { { "Register16.vhd" "output\[13\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[13\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_1\|output\[12\] Register32:Register32_1\|output\[12\] " "Net \"Register32:Register32_1\|output\[12\]\", which fans out to \"Register32:Register32_1\|output\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:c2\|output\[12\] " "Net is fed by \"Register32:Register32_1\|Register16:c2\|output\[12\]\"" {  } { { "Register16.vhd" "output\[12\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:Reg16_2\|output\[12\] " "Net is fed by \"Register32:Register32_1\|Register16:Reg16_2\|output\[12\]\"" {  } { { "Register16.vhd" "output\[12\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[12\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_1\|output\[11\] Register32:Register32_1\|output\[11\] " "Net \"Register32:Register32_1\|output\[11\]\", which fans out to \"Register32:Register32_1\|output\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:c2\|output\[11\] " "Net is fed by \"Register32:Register32_1\|Register16:c2\|output\[11\]\"" {  } { { "Register16.vhd" "output\[11\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:Reg16_2\|output\[11\] " "Net is fed by \"Register32:Register32_1\|Register16:Reg16_2\|output\[11\]\"" {  } { { "Register16.vhd" "output\[11\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[11\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_1\|output\[10\] Register32:Register32_1\|output\[10\] " "Net \"Register32:Register32_1\|output\[10\]\", which fans out to \"Register32:Register32_1\|output\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:c2\|output\[10\] " "Net is fed by \"Register32:Register32_1\|Register16:c2\|output\[10\]\"" {  } { { "Register16.vhd" "output\[10\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:Reg16_2\|output\[10\] " "Net is fed by \"Register32:Register32_1\|Register16:Reg16_2\|output\[10\]\"" {  } { { "Register16.vhd" "output\[10\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[10\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_1\|output\[9\] Register32:Register32_1\|output\[9\] " "Net \"Register32:Register32_1\|output\[9\]\", which fans out to \"Register32:Register32_1\|output\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:c2\|output\[9\] " "Net is fed by \"Register32:Register32_1\|Register16:c2\|output\[9\]\"" {  } { { "Register16.vhd" "output\[9\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:Reg16_2\|output\[9\] " "Net is fed by \"Register32:Register32_1\|Register16:Reg16_2\|output\[9\]\"" {  } { { "Register16.vhd" "output\[9\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[9\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_1\|output\[8\] Register32:Register32_1\|output\[8\] " "Net \"Register32:Register32_1\|output\[8\]\", which fans out to \"Register32:Register32_1\|output\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:c2\|output\[8\] " "Net is fed by \"Register32:Register32_1\|Register16:c2\|output\[8\]\"" {  } { { "Register16.vhd" "output\[8\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:Reg16_2\|output\[8\] " "Net is fed by \"Register32:Register32_1\|Register16:Reg16_2\|output\[8\]\"" {  } { { "Register16.vhd" "output\[8\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[8\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_1\|output\[7\] Register32:Register32_1\|output\[7\] " "Net \"Register32:Register32_1\|output\[7\]\", which fans out to \"Register32:Register32_1\|output\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:c2\|output\[7\] " "Net is fed by \"Register32:Register32_1\|Register16:c2\|output\[7\]\"" {  } { { "Register16.vhd" "output\[7\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:Reg16_2\|output\[7\] " "Net is fed by \"Register32:Register32_1\|Register16:Reg16_2\|output\[7\]\"" {  } { { "Register16.vhd" "output\[7\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[7\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_1\|output\[6\] Register32:Register32_1\|output\[6\] " "Net \"Register32:Register32_1\|output\[6\]\", which fans out to \"Register32:Register32_1\|output\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:c2\|output\[6\] " "Net is fed by \"Register32:Register32_1\|Register16:c2\|output\[6\]\"" {  } { { "Register16.vhd" "output\[6\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:Reg16_2\|output\[6\] " "Net is fed by \"Register32:Register32_1\|Register16:Reg16_2\|output\[6\]\"" {  } { { "Register16.vhd" "output\[6\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[6\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_1\|output\[5\] Register32:Register32_1\|output\[5\] " "Net \"Register32:Register32_1\|output\[5\]\", which fans out to \"Register32:Register32_1\|output\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:c2\|output\[5\] " "Net is fed by \"Register32:Register32_1\|Register16:c2\|output\[5\]\"" {  } { { "Register16.vhd" "output\[5\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:Reg16_2\|output\[5\] " "Net is fed by \"Register32:Register32_1\|Register16:Reg16_2\|output\[5\]\"" {  } { { "Register16.vhd" "output\[5\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677515 ""}  } { { "Register32.vhd" "output\[5\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677515 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_1\|output\[4\] Register32:Register32_1\|output\[4\] " "Net \"Register32:Register32_1\|output\[4\]\", which fans out to \"Register32:Register32_1\|output\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:c2\|output\[4\] " "Net is fed by \"Register32:Register32_1\|Register16:c2\|output\[4\]\"" {  } { { "Register16.vhd" "output\[4\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677516 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:Reg16_2\|output\[4\] " "Net is fed by \"Register32:Register32_1\|Register16:Reg16_2\|output\[4\]\"" {  } { { "Register16.vhd" "output\[4\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677516 ""}  } { { "Register32.vhd" "output\[4\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677516 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_1\|output\[3\] Register32:Register32_1\|output\[3\] " "Net \"Register32:Register32_1\|output\[3\]\", which fans out to \"Register32:Register32_1\|output\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:c2\|output\[3\] " "Net is fed by \"Register32:Register32_1\|Register16:c2\|output\[3\]\"" {  } { { "Register16.vhd" "output\[3\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677516 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:Reg16_2\|output\[3\] " "Net is fed by \"Register32:Register32_1\|Register16:Reg16_2\|output\[3\]\"" {  } { { "Register16.vhd" "output\[3\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677516 ""}  } { { "Register32.vhd" "output\[3\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677516 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_1\|output\[2\] Register32:Register32_1\|output\[2\] " "Net \"Register32:Register32_1\|output\[2\]\", which fans out to \"Register32:Register32_1\|output\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:c2\|output\[2\] " "Net is fed by \"Register32:Register32_1\|Register16:c2\|output\[2\]\"" {  } { { "Register16.vhd" "output\[2\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677516 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:Reg16_2\|output\[2\] " "Net is fed by \"Register32:Register32_1\|Register16:Reg16_2\|output\[2\]\"" {  } { { "Register16.vhd" "output\[2\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677516 ""}  } { { "Register32.vhd" "output\[2\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677516 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_1\|output\[1\] Register32:Register32_1\|output\[1\] " "Net \"Register32:Register32_1\|output\[1\]\", which fans out to \"Register32:Register32_1\|output\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:c2\|output\[1\] " "Net is fed by \"Register32:Register32_1\|Register16:c2\|output\[1\]\"" {  } { { "Register16.vhd" "output\[1\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677516 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:Reg16_2\|output\[1\] " "Net is fed by \"Register32:Register32_1\|Register16:Reg16_2\|output\[1\]\"" {  } { { "Register16.vhd" "output\[1\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677516 ""}  } { { "Register32.vhd" "output\[1\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677516 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Register32:Register32_1\|output\[0\] Register32:Register32_1\|output\[0\] " "Net \"Register32:Register32_1\|output\[0\]\", which fans out to \"Register32:Register32_1\|output\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:c2\|output\[0\] " "Net is fed by \"Register32:Register32_1\|Register16:c2\|output\[0\]\"" {  } { { "Register16.vhd" "output\[0\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677516 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register32:Register32_1\|Register16:Reg16_2\|output\[0\] " "Net is fed by \"Register32:Register32_1\|Register16:Reg16_2\|output\[0\]\"" {  } { { "Register16.vhd" "output\[0\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register16.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1602264677516 ""}  } { { "Register32.vhd" "output\[0\]" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/Register32.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1602264677516 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 96 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 96 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1013 " "Peak virtual memory: 1013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602264677637 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct  9 14:31:17 2020 " "Processing ended: Fri Oct  9 14:31:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602264677637 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602264677637 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602264677637 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602264677637 ""}
