<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v</a>
defines: 
time_elapsed: 0.076s
ram usage: 10260 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v</a>
module sc_0_1_dbg_rptr (
	l2_dbgbus_out,
	enable_01,
	so,
	dbgbus_b0,
	dbgbus_b1,
	rclk,
	si,
	se
);
	output [39:0] l2_dbgbus_out;
	output enable_01;
	input [40:0] dbgbus_b0;
	input [40:0] dbgbus_b1;
	input rclk;
	input si;
	input se;
	output so;
	wire [39:0] l2_dbgbus_out_prev;
	wire enable_01_prev;
	wire int_scanout;
	bw_u1_scanlg_2x so_lockup(
		.so(so),
		.sd(int_scanout),
		.ck(rclk),
		.se(se)
	);
	mux2ds #(20) mux_dbgmuxb01_row0(
		.dout(l2_dbgbus_out_prev[19:0]),
		.in0(dbgbus_b0[19:0]),
		.in1(dbgbus_b1[19:0]),
		.sel0(dbgbus_b0[40]),
		.sel1(~dbgbus_b0[40])
	);
	dff_s #(20) ff_dbgmuxb01_row0(
		.q(l2_dbgbus_out[19:0]),
		.din(l2_dbgbus_out_prev[19:0]),
		.clk(rclk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	mux2ds #(20) mux_dbgmuxb01_row1(
		.dout(l2_dbgbus_out_prev[39:20]),
		.in0(dbgbus_b0[39:20]),
		.in1(dbgbus_b1[39:20]),
		.sel0(dbgbus_b0[40]),
		.sel1(~dbgbus_b0[40])
	);
	dff_s #(20) ff_dbgmuxb01_row1(
		.q(l2_dbgbus_out[39:20]),
		.din(l2_dbgbus_out_prev[39:20]),
		.clk(rclk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	assign enable_01_prev = dbgbus_b0[40] | dbgbus_b1[40];
	dff_s #(1) ff_valid(
		.q(enable_01),
		.din(enable_01_prev),
		.clk(rclk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
endmodule

</pre>
</body>