
---------- Begin Simulation Statistics ----------
final_tick                                  435699500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89309                       # Simulator instruction rate (inst/s)
host_mem_usage                                 860860                       # Number of bytes of host memory used
host_op_rate                                    94072                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.20                       # Real time elapsed on the host
host_tick_rate                               38911414                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1053339                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000436                       # Number of seconds simulated
sim_ticks                                   435699500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.668881                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   99256                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               101625                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24038                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            183826                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 10                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             292                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              282                       # Number of indirect misses.
system.cpu.branchPred.lookups                  277076                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16130                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    324030                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   324429                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23806                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     166034                       # Number of branches committed
system.cpu.commit.bw_lim_events                 89266                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          510930                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000753                       # Number of instructions committed
system.cpu.commit.committedOps                1054092                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       729987                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.443987                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.649202                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       452001     61.92%     61.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       113762     15.58%     77.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        36989      5.07%     82.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21476      2.94%     85.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2296      0.31%     85.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         7446      1.02%     86.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         5875      0.80%     87.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          876      0.12%     87.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        89266     12.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       729987                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  949                       # Number of function calls committed.
system.cpu.commit.int_insts                    932693                       # Number of committed integer instructions.
system.cpu.commit.loads                        381890                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           499972     47.43%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              23      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          381890     36.23%     83.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         172070     16.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1054092                       # Class of committed instruction
system.cpu.commit.refs                         553960                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       224                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1053339                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.871400                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.871400                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                312720                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   233                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                91030                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1848646                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   185278                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    260740                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24665                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   808                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 46416                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      277076                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    249200                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        531776                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 11526                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1819442                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   49794                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.317966                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             273064                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             115396                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.087953                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             829819                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.468408                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.365530                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   444971     53.62%     53.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   101850     12.27%     65.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    15395      1.86%     67.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     7193      0.87%     68.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    26982      3.25%     71.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    11717      1.41%     73.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2154      0.26%     73.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    41780      5.03%     78.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   177777     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               829819                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           41581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                24402                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   208101                       # Number of branches executed
system.cpu.iew.exec_nop                           791                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.614387                       # Inst execution rate
system.cpu.iew.exec_refs                       720686                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     193394                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   75277                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                493228                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 98                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               479                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               280442                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1564983                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                527292                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             26328                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1406777                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 18772                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24665                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 18777                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2140                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           121270                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        54204                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       111338                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       108371                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             72                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20493                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3909                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1290003                       # num instructions consuming a value
system.cpu.iew.wb_count                       1275655                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.622469                       # average fanout of values written-back
system.cpu.iew.wb_producers                    802987                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.463914                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1292337                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1593390                       # number of integer regfile reads
system.cpu.int_regfile_writes                  946644                       # number of integer regfile writes
system.cpu.ipc                               1.147579                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.147579                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                700750     48.90%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   28      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    10      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   33      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   36      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  31      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     48.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               534766     37.32%     86.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              197404     13.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1433105                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       16784                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011712                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3121     18.60%     18.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     18.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     18.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     18.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     18.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     18.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     18.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  12840     76.50%     95.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   819      4.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1449558                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3727325                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1275390                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2074487                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1564094                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1433105                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  98                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          510849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             15185                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             38                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       433299                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        829819                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.727009                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.100031                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              377631     45.51%     45.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               83179     10.02%     55.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              124480     15.00%     70.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               88801     10.70%     81.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               60334      7.27%     88.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               30409      3.66%     92.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               25072      3.02%     95.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               28554      3.44%     98.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               11359      1.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          829819                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.644601                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    322                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                673                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          265                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               620                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            111304                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            60558                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               493228                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              280442                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1159004                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                           871400                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  201959                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                994060                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     15                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   209915                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  67222                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  3583                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2501925                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1762594                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1613896                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    279482                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  25675                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24665                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                106298                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   619818                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          2139668                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7500                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                236                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    228203                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            114                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              537                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2195291                       # The number of ROB reads
system.cpu.rob.rob_writes                     3230058                       # The number of ROB writes
system.cpu.timesIdled                             392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      340                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     159                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1167                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6771                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4469                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        10214                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             12                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2036                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1155                       # Transaction distribution
system.membus.trans_dist::CleanEvict               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3561                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3561                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2036                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       432128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  432128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5604                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5604    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5604                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13374500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           29161750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    435699500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4379                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          341                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             928                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3587                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3587                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           593                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1557                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        14432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        59776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       535552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 595328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1179                       # Total snoops (count)
system.tol2bus.snoopTraffic                     73920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6924                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001878                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043293                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6911     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     13      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6924                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8672000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7720000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            890498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    435699500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   66                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   74                       # number of demand (read+write) hits
system.l2.demand_hits::total                      140                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  66                       # number of overall hits
system.l2.overall_hits::.cpu.data                  74                       # number of overall hits
system.l2.overall_hits::total                     140                       # number of overall hits
system.l2.demand_misses::.cpu.inst                527                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5070                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5597                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               527                       # number of overall misses
system.l2.overall_misses::.cpu.data              5070                       # number of overall misses
system.l2.overall_misses::total                  5597                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42933000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    426319000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        469252000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42933000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    426319000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       469252000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              593                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5144                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5737                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             593                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5144                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5737                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.888702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.985614                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.975597                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.888702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.985614                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.975597                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81466.793169                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84086.587771                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83839.914240                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81466.793169                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84086.587771                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83839.914240                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1155                       # number of writebacks
system.l2.writebacks::total                      1155                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5597                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5597                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37663000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    375619000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    413282000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37663000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    375619000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    413282000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.888702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.985614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.975597                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.888702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.985614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.975597                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71466.793169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74086.587771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73839.914240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71466.793169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74086.587771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73839.914240                       # average overall mshr miss latency
system.l2.replacements                           1179                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3224                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3224                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3224                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3224                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          341                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              341                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          341                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          341                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                26                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    26                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3561                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    305089000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     305089000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.992752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85675.091266                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85675.091266                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    269479000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    269479000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.992752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75675.091266                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75675.091266                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             66                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 66                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42933000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42933000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.888702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.888702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81466.793169                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81466.793169                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37663000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37663000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.888702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.888702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71466.793169                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71466.793169                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            48                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                48                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1509                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1509                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    121230000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    121230000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1557                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1557                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.969171                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.969171                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80337.972167                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80337.972167                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    106140000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    106140000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.969171                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.969171                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70337.972167                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70337.972167                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       132500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       132500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    435699500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3289.435786                       # Cycle average of tags in use
system.l2.tags.total_refs                       10206                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5613                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.818279                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.778633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       439.025620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2840.631533                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.086689                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.100386                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4433                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4142                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.135284                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     87317                       # Number of tag accesses
system.l2.tags.data_accesses                    87317                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    435699500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         324480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             358208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        73920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           73920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1155                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1155                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          77411151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         744733469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             822144620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     77411151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         77411151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      169658216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            169658216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      169658216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         77411151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        744733469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            991802837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000542944500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           71                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           71                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12090                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1075                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5597                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1155                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5597                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1155                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               65                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     77214500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               182158250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13795.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32545.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4807                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     942                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5597                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1155                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    436.943089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   357.558275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.367360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          119     12.09%     12.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           77      7.83%     19.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           65      6.61%     26.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           40      4.07%     30.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          618     62.80%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      1.73%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      1.02%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.20%     96.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           36      3.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          984                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           71                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.760563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.256750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    318.781764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            65     91.55%     91.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      5.63%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      1.41%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      1.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            71                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           71                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.056338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.053173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.333266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               69     97.18%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      2.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            71                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 358208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   72960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  358208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                73920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       822.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    822.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     435576000                       # Total gap between requests
system.mem_ctrls.avgGap                      64510.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       324480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        72960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 77411151.493173614144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 744733468.824269890785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167454862.812557727098                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5070                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1155                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15964500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    166193750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7039544750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30293.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32779.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6094843.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3241560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1715340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20191920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2985840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        176011440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         19088640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          257039940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        589.947751                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     48196250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     14300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    373203250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3812760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2018940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19770660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2964960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         85442430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         95357280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          243172230                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.119139                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    247175000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     14300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    174224500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    435699500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       248331                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           248331                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       248331                       # number of overall hits
system.cpu.icache.overall_hits::total          248331                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          869                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            869                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          869                       # number of overall misses
system.cpu.icache.overall_misses::total           869                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59192499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59192499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59192499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59192499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       249200                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       249200                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       249200                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       249200                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003487                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003487                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003487                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003487                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 68115.649022                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68115.649022                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 68115.649022                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68115.649022                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          492                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          341                       # number of writebacks
system.cpu.icache.writebacks::total               341                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          276                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          276                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          276                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          276                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          593                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          593                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          593                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          593                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44550499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44550499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44550499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44550499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002380                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002380                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002380                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002380                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75127.317032                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75127.317032                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75127.317032                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75127.317032                       # average overall mshr miss latency
system.cpu.icache.replacements                    341                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       248331                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          248331                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          869                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           869                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59192499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59192499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       249200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       249200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003487                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003487                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 68115.649022                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68115.649022                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          276                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          276                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44550499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44550499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75127.317032                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75127.317032                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    435699500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           241.911271                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              248924                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               593                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            419.770658                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   241.911271                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.944966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.944966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            498993                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           498993                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    435699500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    435699500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    435699500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    435699500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    435699500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       488420                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           488420                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       488436                       # number of overall hits
system.cpu.dcache.overall_hits::total          488436                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8687                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8687                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8690                       # number of overall misses
system.cpu.dcache.overall_misses::total          8690                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    639007841                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    639007841                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    639007841                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    639007841                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       497107                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       497107                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       497126                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       497126                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017475                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017480                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017480                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73559.093013                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73559.093013                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73533.698619                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73533.698619                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       158569                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2176                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.871783                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3224                       # number of writebacks
system.cpu.dcache.writebacks::total              3224                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3538                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3538                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3538                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3538                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5152                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5152                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    434845978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    434845978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    435167978                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    435167978                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010358                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010358                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010364                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010364                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84452.510779                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84452.510779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84465.834239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84465.834239                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4128                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       322075                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          322075                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2996                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2996                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    206259500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    206259500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       325071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       325071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009216                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009216                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68844.959947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68844.959947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1442                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1442                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    123853000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    123853000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004780                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004780                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79699.485199                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79699.485199                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       166345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         166345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5684                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5684                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    432526844                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    432526844                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       172029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       172029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76095.503871                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76095.503871                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2096                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2096                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    310778481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    310778481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86616.076087                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86616.076087                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           19                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           19                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.157895                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.157895                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.157895                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31642.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31642.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30642.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30642.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.042553                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.042553                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        42500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        42500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    435699500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           754.190886                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              493669                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5152                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             95.820846                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   754.190886                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.736515                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.736515                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          732                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            999570                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           999570                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    435699500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    435699500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
