vendor_name = ModelSim
source_file = 1, C:/Users/frepa/OneDrive/Documents/UFPel/Mestrado/Aluno-Especial_1/PTSD/Atividades/Projeto/VHDL/HTM_Core.vhd
source_file = 1, C:/Users/frepa/OneDrive/Documents/UFPel/Mestrado/Aluno-Especial_1/PTSD/Atividades/Projeto/VHDL/TM_Buffer.vhd
source_file = 1, C:/Users/frepa/OneDrive/Documents/UFPel/Mestrado/Aluno-Especial_1/PTSD/Atividades/Projeto/VHDL/Main_Memory.vhd
source_file = 1, C:/Users/frepa/OneDrive/Documents/UFPel/Mestrado/Aluno-Especial_1/PTSD/Atividades/Projeto/VHDL/Control_Unit.vhd
source_file = 1, C:/Users/frepa/OneDrive/Documents/UFPel/Mestrado/Aluno-Especial_1/PTSD/Atividades/Projeto/VHDL/Conflict_Buffer.vhd
source_file = 1, C:/Users/frepa/OneDrive/Documents/UFPel/Mestrado/Aluno-Especial_1/PTSD/Atividades/Projeto/VHDL/Address_Queue.vhd
source_file = 1, C:/Users/frepa/OneDrive/Documents/UFPel/Mestrado/Aluno-Especial_1/PTSD/Atividades/Projeto/VHDL/db/HTM_CORE.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Address_Queue
instance = comp, \Mode[0]~I\, Mode[0], Address_Queue, 1
instance = comp, \Mode[1]~I\, Mode[1], Address_Queue, 1
instance = comp, \Addr[0]~I\, Addr[0], Address_Queue, 1
instance = comp, \Addr[1]~I\, Addr[1], Address_Queue, 1
instance = comp, \Addr[2]~I\, Addr[2], Address_Queue, 1
instance = comp, \Addr[3]~I\, Addr[3], Address_Queue, 1
instance = comp, \Addr[4]~I\, Addr[4], Address_Queue, 1
instance = comp, \Addr[5]~I\, Addr[5], Address_Queue, 1
instance = comp, \Addr[6]~I\, Addr[6], Address_Queue, 1
instance = comp, \Addr[7]~I\, Addr[7], Address_Queue, 1
instance = comp, \TrID[0]~I\, TrID[0], Address_Queue, 1
instance = comp, \TrID[1]~I\, TrID[1], Address_Queue, 1
instance = comp, \FIFOStatus[0]~I\, FIFOStatus[0], Address_Queue, 1
instance = comp, \FIFOStatus[1]~I\, FIFOStatus[1], Address_Queue, 1
instance = comp, \Ret[0]~I\, Ret[0], Address_Queue, 1
instance = comp, \Ret[1]~I\, Ret[1], Address_Queue, 1
instance = comp, \Ret[2]~I\, Ret[2], Address_Queue, 1
instance = comp, \Ret[3]~I\, Ret[3], Address_Queue, 1
instance = comp, \Ret[4]~I\, Ret[4], Address_Queue, 1
instance = comp, \Ret[5]~I\, Ret[5], Address_Queue, 1
instance = comp, \Ret[6]~I\, Ret[6], Address_Queue, 1
instance = comp, \Ret[7]~I\, Ret[7], Address_Queue, 1
instance = comp, \Reset~I\, Reset, Address_Queue, 1
instance = comp, \Clock~I\, Clock, Address_Queue, 1
