Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sat Jan 13 17:38:15 2024
| Host             : CYHS-LENOVO running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
| Design           : TOP
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 59.866 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 59.069                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    12.657 |     2996 |       --- |             --- |
|   LUT as Logic           |    10.271 |     1444 |     63400 |            2.28 |
|   LUT as Distributed RAM |     1.593 |      176 |     19000 |            0.93 |
|   Register               |     0.400 |      918 |    126800 |            0.72 |
|   CARRY4                 |     0.285 |       86 |     15850 |            0.54 |
|   F7/F8 Muxes            |     0.097 |       64 |     63400 |            0.10 |
|   BUFG                   |     0.012 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       25 |       --- |             --- |
| Signals                  |    16.256 |     2459 |       --- |             --- |
| DSPs                     |     2.017 |        2 |       240 |            0.83 |
| I/O                      |    28.138 |       41 |       210 |           19.52 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    59.866 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    31.526 |      30.963 |      0.563 |
| Vccaux    |       1.800 |     1.123 |       1.030 |      0.093 |
| Vcco33    |       3.300 |     7.959 |       7.955 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------+-----------+
| Name                                      | Power (W) |
+-------------------------------------------+-----------+
| TOP                                       |    59.069 |
|   RegisterFile1/RegBank_reg_r1_0_15_0_5   |     0.078 |
|   RegisterFile1/RegBank_reg_r1_0_15_12_17 |     0.090 |
|   RegisterFile1/RegBank_reg_r1_0_15_18_23 |     0.083 |
|   RegisterFile1/RegBank_reg_r1_0_15_24_29 |     0.086 |
|   RegisterFile1/RegBank_reg_r1_0_15_30_31 |     0.032 |
|   RegisterFile1/RegBank_reg_r1_0_15_6_11  |     0.090 |
|   RegisterFile1/RegBank_reg_r2_0_15_0_5   |     0.076 |
|   RegisterFile1/RegBank_reg_r2_0_15_12_17 |     0.088 |
|   RegisterFile1/RegBank_reg_r2_0_15_18_23 |     0.090 |
|   RegisterFile1/RegBank_reg_r2_0_15_24_29 |     0.083 |
|   RegisterFile1/RegBank_reg_r2_0_15_30_31 |     0.033 |
|   RegisterFile1/RegBank_reg_r2_0_15_6_11  |     0.086 |
|   wrapper1                                |    29.365 |
|     ARM1                                  |    27.296 |
|       ALU1                                |     0.219 |
|       CondUnit1                           |     0.000 |
|         CondLogic1                        |     0.000 |
|       ControlUnit1                        |    <0.001 |
|         Decoder1                          |    <0.001 |
|       DtoE1                               |    16.009 |
|       EtoM1                               |     2.203 |
|       FPU1                                |     5.461 |
|         adder1                            |     2.080 |
|           add                             |     0.560 |
|           cas                             |     0.632 |
|           normalise                       |     0.886 |
|         multiplier1                       |     3.140 |
|       FtoD1                               |     0.568 |
|       MtoW1                               |     1.414 |
|       ProgramCounter1                     |     1.422 |
|       RegisterFile1                       |     0.000 |
|     DATA_VAR_MEM_reg_0_127_0_0            |     0.039 |
|     DATA_VAR_MEM_reg_0_127_10_10          |     0.053 |
|     DATA_VAR_MEM_reg_0_127_11_11          |     0.045 |
|     DATA_VAR_MEM_reg_0_127_12_12          |     0.050 |
|     DATA_VAR_MEM_reg_0_127_13_13          |     0.051 |
|     DATA_VAR_MEM_reg_0_127_14_14          |     0.043 |
|     DATA_VAR_MEM_reg_0_127_15_15          |     0.050 |
|     DATA_VAR_MEM_reg_0_127_16_16          |     0.055 |
|     DATA_VAR_MEM_reg_0_127_17_17          |     0.052 |
|     DATA_VAR_MEM_reg_0_127_18_18          |     0.044 |
|     DATA_VAR_MEM_reg_0_127_19_19          |     0.057 |
|     DATA_VAR_MEM_reg_0_127_1_1            |     0.063 |
|     DATA_VAR_MEM_reg_0_127_20_20          |     0.047 |
|     DATA_VAR_MEM_reg_0_127_21_21          |     0.057 |
|     DATA_VAR_MEM_reg_0_127_22_22          |     0.052 |
|     DATA_VAR_MEM_reg_0_127_23_23          |     0.046 |
|     DATA_VAR_MEM_reg_0_127_24_24          |     0.050 |
|     DATA_VAR_MEM_reg_0_127_25_25          |     0.055 |
|     DATA_VAR_MEM_reg_0_127_26_26          |     0.045 |
|     DATA_VAR_MEM_reg_0_127_27_27          |     0.046 |
|     DATA_VAR_MEM_reg_0_127_28_28          |     0.045 |
|     DATA_VAR_MEM_reg_0_127_29_29          |     0.050 |
|     DATA_VAR_MEM_reg_0_127_2_2            |     0.055 |
|     DATA_VAR_MEM_reg_0_127_30_30          |     0.047 |
|     DATA_VAR_MEM_reg_0_127_31_31          |     0.052 |
|     DATA_VAR_MEM_reg_0_127_3_3            |     0.053 |
|     DATA_VAR_MEM_reg_0_127_4_4            |     0.048 |
|     DATA_VAR_MEM_reg_0_127_5_5            |     0.056 |
|     DATA_VAR_MEM_reg_0_127_6_6            |     0.045 |
|     DATA_VAR_MEM_reg_0_127_7_7            |     0.054 |
|     DATA_VAR_MEM_reg_0_127_8_8            |     0.052 |
|     DATA_VAR_MEM_reg_0_127_9_9            |     0.056 |
+-------------------------------------------+-----------+


