

================================================================
== Vitis HLS Report for 'clock'
================================================================
* Date:           Mon Jun  3 00:03:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        12hour_clock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.014 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [clock.cpp:10]   --->   Operation 2 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [clock.cpp:3]   --->   Operation 3 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ena_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ena"   --->   Operation 4 'read' 'ena_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %reset"   --->   Operation 5 'read' 'reset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %reset"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %reset, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ena"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ena, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %hh, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %hh"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mm, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %mm"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ss, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ss"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pm, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pm"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%hours_load = load i8 %hours" [clock.cpp:26]   --->   Operation 18 'load' 'hours_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%minutes_load = load i8 %minutes" [clock.cpp:23]   --->   Operation 19 'load' 'minutes_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%seconds_load = load i8 %seconds" [clock.cpp:20]   --->   Operation 20 'load' 'seconds_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pm_indicator_load = load i1 %pm_indicator" [clock.cpp:30]   --->   Operation 21 'load' 'pm_indicator_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %reset_read, void %if.else, void %if.then" [clock.cpp:13]   --->   Operation 22 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.54ns)   --->   "%br_ln18 = br i1 %ena_read, void %if.end37, void %if.then16" [clock.cpp:18]   --->   Operation 23 'br' 'br_ln18' <Predicate = (!reset_read)> <Delay = 0.54>
ST_1 : Operation 24 [1/1] (0.87ns)   --->   "%add_ln20 = add i8 %seconds_load, i8 1" [clock.cpp:20]   --->   Operation 24 'add' 'add_ln20' <Predicate = (!reset_read & ena_read)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.87ns)   --->   "%icmp_ln21 = icmp_eq  i8 %add_ln20, i8 60" [clock.cpp:21]   --->   Operation 25 'icmp' 'icmp_ln21' <Predicate = (!reset_read & ena_read)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.54ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %if.end37, void %if.then18" [clock.cpp:21]   --->   Operation 26 'br' 'br_ln21' <Predicate = (!reset_read & ena_read)> <Delay = 0.54>
ST_1 : Operation 27 [1/1] (0.87ns)   --->   "%add_ln23 = add i8 %minutes_load, i8 1" [clock.cpp:23]   --->   Operation 27 'add' 'add_ln23' <Predicate = (!reset_read & ena_read & icmp_ln21)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.87ns)   --->   "%icmp_ln24 = icmp_eq  i8 %add_ln23, i8 60" [clock.cpp:24]   --->   Operation 28 'icmp' 'icmp_ln24' <Predicate = (!reset_read & ena_read & icmp_ln21)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.54ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %if.end37, void %if.then22" [clock.cpp:24]   --->   Operation 29 'br' 'br_ln24' <Predicate = (!reset_read & ena_read & icmp_ln21)> <Delay = 0.54>
ST_1 : Operation 30 [1/1] (0.87ns)   --->   "%add_ln26 = add i8 %hours_load, i8 1" [clock.cpp:26]   --->   Operation 30 'add' 'add_ln26' <Predicate = (!reset_read & ena_read & icmp_ln21 & icmp_ln24)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.90ns)   --->   "%switch_ln27 = switch i8 %hours_load, void %if.end, i8 12, void %if.end37, i8 11, void %if.then30" [clock.cpp:27]   --->   Operation 31 'switch' 'switch_ln27' <Predicate = (!reset_read & ena_read & icmp_ln21 & icmp_ln24)> <Delay = 0.90>
ST_1 : Operation 32 [1/1] (0.14ns)   --->   "%xor_ln30 = xor i1 %pm_indicator_load, i1 1" [clock.cpp:30]   --->   Operation 32 'xor' 'xor_ln30' <Predicate = (!reset_read & ena_read & icmp_ln21 & icmp_ln24 & hours_load == 11)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln30 = store i1 %xor_ln30, i1 %pm_indicator" [clock.cpp:30]   --->   Operation 33 'store' 'store_ln30' <Predicate = (!reset_read & ena_read & icmp_ln21 & icmp_ln24 & hours_load == 11)> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%br_ln31 = br void %if.end" [clock.cpp:31]   --->   Operation 34 'br' 'br_ln31' <Predicate = (!reset_read & ena_read & icmp_ln21 & icmp_ln24 & hours_load == 11)> <Delay = 0.46>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%pm_indicator_loc_0 = phi i1 %pm_indicator_load, void %if.then22, i1 %xor_ln30, void %if.then30" [clock.cpp:30]   --->   Operation 35 'phi' 'pm_indicator_loc_0' <Predicate = (!reset_read & ena_read & icmp_ln21 & icmp_ln24 & hours_load != 12)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.54ns)   --->   "%br_ln0 = br void %if.end37"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!reset_read & ena_read & icmp_ln21 & icmp_ln24 & hours_load != 12)> <Delay = 0.54>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln17 = store i1 0, i1 %pm_indicator" [clock.cpp:17]   --->   Operation 37 'store' 'store_ln17' <Predicate = (reset_read)> <Delay = 0.46>
ST_1 : Operation 38 [1/1] (0.54ns)   --->   "%br_ln18 = br void %if.end37" [clock.cpp:18]   --->   Operation 38 'br' 'br_ln18' <Predicate = (reset_read)> <Delay = 0.54>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%hours_flag_4 = phi i1 1, void %if.then, i1 0, void %if.else, i1 0, void %if.then16, i1 0, void %if.then18, i1 1, void %if.then22, i1 1, void %if.end"   --->   Operation 39 'phi' 'hours_flag_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_07 = phi i8 12, void %if.then, i8 %hours_load, void %if.else, i8 %hours_load, void %if.then16, i8 %hours_load, void %if.then18, i8 1, void %if.then22, i8 %add_ln26, void %if.end" [clock.cpp:26]   --->   Operation 40 'phi' 'p_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%minutes_flag_3 = phi i1 1, void %if.then, i1 0, void %if.else, i1 0, void %if.then16, i1 1, void %if.then18, i1 1, void %if.then22, i1 1, void %if.end"   --->   Operation 41 'phi' 'minutes_flag_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_08 = phi i8 0, void %if.then, i8 %minutes_load, void %if.else, i8 %minutes_load, void %if.then16, i8 %add_ln23, void %if.then18, i8 0, void %if.then22, i8 0, void %if.end" [clock.cpp:23]   --->   Operation 42 'phi' 'p_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%seconds_flag_2 = phi i1 1, void %if.then, i1 0, void %if.else, i1 1, void %if.then16, i1 1, void %if.then18, i1 1, void %if.then22, i1 1, void %if.end"   --->   Operation 43 'phi' 'seconds_flag_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_0 = phi i8 0, void %if.then, i8 %seconds_load, void %if.else, i8 %add_ln20, void %if.then16, i8 0, void %if.then18, i8 0, void %if.then22, i8 0, void %if.end" [clock.cpp:20]   --->   Operation 44 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_06 = phi i1 0, void %if.then, i1 %pm_indicator_load, void %if.else, i1 %pm_indicator_load, void %if.then16, i1 %pm_indicator_load, void %if.then18, i1 %pm_indicator_load, void %if.then22, i1 %pm_indicator_loc_0, void %if.end" [clock.cpp:30]   --->   Operation 45 'phi' 'p_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.72ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %hh, i8 %p_07" [clock.cpp:37]   --->   Operation 46 'write' 'write_ln37' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 47 [1/1] (1.72ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %mm, i8 %p_08" [clock.cpp:38]   --->   Operation 47 'write' 'write_ln38' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 48 [1/1] (1.72ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ss, i8 %p_0" [clock.cpp:39]   --->   Operation 48 'write' 'write_ln39' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 49 [1/1] (1.72ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %pm, i1 %p_06" [clock.cpp:40]   --->   Operation 49 'write' 'write_ln40' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %seconds_flag_2, void %if.end37.new4, void %mergeST3"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln16 = store i8 %p_0, i8 %seconds" [clock.cpp:16]   --->   Operation 51 'store' 'store_ln16' <Predicate = (seconds_flag_2)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end37.new4"   --->   Operation 52 'br' 'br_ln0' <Predicate = (seconds_flag_2)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %minutes_flag_3, void %if.end37.new2, void %mergeST1"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln15 = store i8 %p_08, i8 %minutes" [clock.cpp:15]   --->   Operation 54 'store' 'store_ln15' <Predicate = (minutes_flag_3)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end37.new2"   --->   Operation 55 'br' 'br_ln0' <Predicate = (minutes_flag_3)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %hours_flag_4, void %if.end37.new, void %mergeST"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln14 = store i8 %p_07, i8 %hours" [clock.cpp:14]   --->   Operation 57 'store' 'store_ln14' <Predicate = (hours_flag_4)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end37.new"   --->   Operation 58 'br' 'br_ln0' <Predicate = (hours_flag_4)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [clock.cpp:41]   --->   Operation 59 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.014ns
The critical path consists of the following:
	'load' operation 8 bit ('minutes_load', clock.cpp:23) on static variable 'minutes' [28]  (0.000 ns)
	'add' operation 8 bit ('add_ln23', clock.cpp:23) [39]  (0.871 ns)
	'icmp' operation 1 bit ('icmp_ln24', clock.cpp:24) [40]  (0.871 ns)
	multiplexor before 'phi' operation 8 bit ('p_07', clock.cpp:26) with incoming values : ('hours_load', clock.cpp:26) ('add_ln26', clock.cpp:26) [57]  (0.544 ns)
	'phi' operation 8 bit ('p_07', clock.cpp:26) with incoming values : ('hours_load', clock.cpp:26) ('add_ln26', clock.cpp:26) [57]  (0.000 ns)
	fifo write operation ('write_ln37', clock.cpp:37) on port 'hh' (clock.cpp:37) [63]  (1.728 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
