

================================================================
== Vitis HLS Report for 'Axi2AxiStream'
================================================================
* Date:           Mon Jun 27 00:45:07 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LVI-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        9|   603724|  90.000 ns|  6.037 ms|    9|  603724|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1_fu_164  |Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1  |        4|      483|  40.000 ns|  4.830 us|    4|  483|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- MMIterInLoop1  |        5|   603720|   5 ~ 559|          -|          -|  1 ~ 1080|        no|
        +-----------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     3|       -|       -|    -|
|Expression       |        -|     -|       0|     223|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      90|     101|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     604|    -|
|Register         |        -|     -|     243|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     333|     928|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1_fu_164  |Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1  |        0|   0|  90|  101|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |Total                                                |                                          |        0|   0|  90|  101|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_11ns_11ns_22_3_1_U87  |mul_mul_11ns_11ns_22_3_1  |    i0 * i1|
    |mul_mul_16ns_11ns_27_3_1_U88  |mul_mul_16ns_11ns_27_3_1  |    i0 * i1|
    |mul_mul_20ns_11ns_31_4_1_U89  |mul_mul_20ns_11ns_31_4_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln587_1_fu_237_p2             |         +|   0|  0|  33|          26|           6|
    |add_ln587_fu_210_p2               |         +|   0|  0|  33|          26|           6|
    |empty_229_fu_303_p2               |         +|   0|  0|  71|          64|          64|
    |r_4_fu_282_p2                     |         +|   0|  0|  18|          11|           1|
    |ap_block_state80_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |cmp_i82_i_fu_260_p2               |      icmp|   0|  0|  14|          20|           1|
    |icmp_ln1021_fu_178_p2             |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln1024_fu_277_p2             |      icmp|   0|  0|  11|          11|          11|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |addrbound_V_fu_253_p3             |    select|   0|  0|  19|           1|          20|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 223|         193|         113|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  427|         81|    1|         81|
    |ap_done               |    9|          2|    1|          2|
    |cols_c_blk_n          |    9|          2|    1|          2|
    |gmem2_blk_n_AR        |    9|          2|    1|          2|
    |ldata_write           |    9|          2|    1|          2|
    |m_axi_gmem2_ARADDR    |   14|          3|   64|        192|
    |m_axi_gmem2_ARBURST   |    9|          2|    2|          4|
    |m_axi_gmem2_ARCACHE   |    9|          2|    4|          8|
    |m_axi_gmem2_ARID      |    9|          2|    1|          2|
    |m_axi_gmem2_ARLEN     |   14|          3|   32|         96|
    |m_axi_gmem2_ARLOCK    |    9|          2|    2|          4|
    |m_axi_gmem2_ARPROT    |    9|          2|    3|          6|
    |m_axi_gmem2_ARQOS     |    9|          2|    4|          8|
    |m_axi_gmem2_ARREGION  |    9|          2|    4|          8|
    |m_axi_gmem2_ARSIZE    |    9|          2|    3|          6|
    |m_axi_gmem2_ARUSER    |    9|          2|    1|          2|
    |m_axi_gmem2_ARVALID   |   14|          3|    1|          3|
    |m_axi_gmem2_RREADY    |    9|          2|    1|          2|
    |r_fu_116              |    9|          2|   11|         22|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  604|        120|  138|        452|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |  80|   0|   80|          0|
    |ap_done_reg                                                       |   1|   0|    1|          0|
    |cmp_i82_i_reg_409                                                 |   1|   0|    1|          0|
    |cols_addrbound_reg_404                                            |  20|   0|   20|          0|
    |cols_int16_reg_364                                                |  16|   0|   16|          0|
    |grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1_fu_164_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1021_reg_369                                               |   1|   0|    1|          0|
    |r_4_reg_426                                                       |  11|   0|   11|          0|
    |r_fu_116                                                          |  11|   0|   11|          0|
    |trunc_ln_reg_436                                                  |  61|   0|   61|          0|
    |zext_ln1028_1_reg_418                                             |  20|   0|   32|         12|
    |zext_ln1028_reg_413                                               |  20|   0|   31|         11|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 243|   0|  266|         23|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|   32|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   64|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    8|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|   32|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   64|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RFIFONUM   |   in|    9|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|          gmem2|       pointer|
|din                    |   in|   64|     ap_none|            din|        scalar|
|ldata_din              |  out|   64|     ap_fifo|          ldata|       pointer|
|ldata_num_data_valid   |   in|    2|     ap_fifo|          ldata|       pointer|
|ldata_fifo_cap         |   in|    2|     ap_fifo|          ldata|       pointer|
|ldata_full_n           |   in|    1|     ap_fifo|          ldata|       pointer|
|ldata_write            |  out|    1|     ap_fifo|          ldata|       pointer|
|p_read                 |   in|   11|     ap_none|         p_read|        scalar|
|p_read1                |   in|   11|     ap_none|        p_read1|        scalar|
|cols                   |   in|   11|     ap_none|           cols|        scalar|
|stride                 |   in|   32|     ap_none|         stride|        scalar|
|cols_c_din             |  out|   11|     ap_fifo|         cols_c|       pointer|
|cols_c_num_data_valid  |   in|    2|     ap_fifo|         cols_c|       pointer|
|cols_c_fifo_cap        |   in|    2|     ap_fifo|         cols_c|       pointer|
|cols_c_full_n          |   in|    1|     ap_fifo|         cols_c|       pointer|
|cols_c_write           |  out|    1|     ap_fifo|         cols_c|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

