ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 1


   1              	/******************************************************************************
   2              	* File Name: UART_AsmGnu.s
   3              	* Version 1.50
   4              	*
   5              	*  Description:
   6              	*   GNU assembly routines for PSoC 4.
   7              	*
   8              	*******************************************************************************
   9              	* Copyright 2013-2015, Cypress Semiconductor Corporation.  All rights reserved.
  10              	* You may use this file only in accordance with the license, terms, conditions,
  11              	* disclaimers, and limitations in the end user license agreement accompanying
  12              	* the software package with which this file was provided.
  13              	******************************************************************************/
  14              	
  15              	
  16              	.global UART_pinNumber
  17              	.global UART_pinPortNumber
  18              	.include "cyfittergnu.inc"
   1              	/*******************************************************************************
   2              	* File Name: cyfittergnu.inc
   3              	* 
   4              	* PSoC Creator  4.2
   5              	*
   6              	* Description:
   7              	* 
   8              	* This file is automatically generated by PSoC Creator.
   9              	*
  10              	********************************************************************************
  11              	* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
  12              	* You may use this file only in accordance with the license, terms, conditions, 
  13              	* disclaimers, and limitations in the end user license agreement accompanying 
  14              	* the software package with which this file was provided.
  15              	********************************************************************************/
  16              	
  17              	.ifndef INCLUDED_CYFITTERGNU_INC
  18              	.set INCLUDED_CYFITTERGNU_INC, 1
  19              	.include "cydevicegnu_trm.inc"
   1              	/*******************************************************************************
   2              	* File Name: cydevicegnu_trm.inc
   3              	* 
   4              	* PSoC Creator  4.2
   5              	*
   6              	* Description:
   7              	* This file provides all of the address values for the entire PSoC device.
   8              	* This file is automatically generated by PSoC Creator.
   9              	*
  10              	********************************************************************************
  11              	* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
  12              	* You may use this file only in accordance with the license, terms, conditions, 
  13              	* disclaimers, and limitations in the end user license agreement accompanying 
  14              	* the software package with which this file was provided.
  15              	********************************************************************************/
  16              	
  17              	.set CYDEV_FLASH_BASE, 0x00000000
  18              	.set CYDEV_FLASH_SIZE, 0x00008000
  19              	.set CYREG_FLASH_DATA_MBASE, 0x00000000
  20              	.set CYREG_FLASH_DATA_MSIZE, 0x00008000
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 2


  21              	.set CYDEV_SFLASH_BASE, 0x0ffff000
  22              	.set CYDEV_SFLASH_SIZE, 0x00000400
  23              	.set CYREG_SFLASH_PROT_ROW0, 0x0ffff000
  24              	.set CYFLD_SFLASH_DATA8__OFFSET, 0x00000000
  25              	.set CYFLD_SFLASH_DATA8__SIZE, 0x00000008
  26              	.set CYREG_SFLASH_PROT_ROW1, 0x0ffff001
  27              	.set CYREG_SFLASH_PROT_ROW2, 0x0ffff002
  28              	.set CYREG_SFLASH_PROT_ROW3, 0x0ffff003
  29              	.set CYREG_SFLASH_PROT_ROW4, 0x0ffff004
  30              	.set CYREG_SFLASH_PROT_ROW5, 0x0ffff005
  31              	.set CYREG_SFLASH_PROT_ROW6, 0x0ffff006
  32              	.set CYREG_SFLASH_PROT_ROW7, 0x0ffff007
  33              	.set CYREG_SFLASH_PROT_ROW8, 0x0ffff008
  34              	.set CYREG_SFLASH_PROT_ROW9, 0x0ffff009
  35              	.set CYREG_SFLASH_PROT_ROW10, 0x0ffff00a
  36              	.set CYREG_SFLASH_PROT_ROW11, 0x0ffff00b
  37              	.set CYREG_SFLASH_PROT_ROW12, 0x0ffff00c
  38              	.set CYREG_SFLASH_PROT_ROW13, 0x0ffff00d
  39              	.set CYREG_SFLASH_PROT_ROW14, 0x0ffff00e
  40              	.set CYREG_SFLASH_PROT_ROW15, 0x0ffff00f
  41              	.set CYREG_SFLASH_PROT_ROW16, 0x0ffff010
  42              	.set CYREG_SFLASH_PROT_ROW17, 0x0ffff011
  43              	.set CYREG_SFLASH_PROT_ROW18, 0x0ffff012
  44              	.set CYREG_SFLASH_PROT_ROW19, 0x0ffff013
  45              	.set CYREG_SFLASH_PROT_ROW20, 0x0ffff014
  46              	.set CYREG_SFLASH_PROT_ROW21, 0x0ffff015
  47              	.set CYREG_SFLASH_PROT_ROW22, 0x0ffff016
  48              	.set CYREG_SFLASH_PROT_ROW23, 0x0ffff017
  49              	.set CYREG_SFLASH_PROT_ROW24, 0x0ffff018
  50              	.set CYREG_SFLASH_PROT_ROW25, 0x0ffff019
  51              	.set CYREG_SFLASH_PROT_ROW26, 0x0ffff01a
  52              	.set CYREG_SFLASH_PROT_ROW27, 0x0ffff01b
  53              	.set CYREG_SFLASH_PROT_ROW28, 0x0ffff01c
  54              	.set CYREG_SFLASH_PROT_ROW29, 0x0ffff01d
  55              	.set CYREG_SFLASH_PROT_ROW30, 0x0ffff01e
  56              	.set CYREG_SFLASH_PROT_ROW31, 0x0ffff01f
  57              	.set CYREG_SFLASH_PROT_ROW32, 0x0ffff020
  58              	.set CYREG_SFLASH_PROT_ROW33, 0x0ffff021
  59              	.set CYREG_SFLASH_PROT_ROW34, 0x0ffff022
  60              	.set CYREG_SFLASH_PROT_ROW35, 0x0ffff023
  61              	.set CYREG_SFLASH_PROT_ROW36, 0x0ffff024
  62              	.set CYREG_SFLASH_PROT_ROW37, 0x0ffff025
  63              	.set CYREG_SFLASH_PROT_ROW38, 0x0ffff026
  64              	.set CYREG_SFLASH_PROT_ROW39, 0x0ffff027
  65              	.set CYREG_SFLASH_PROT_ROW40, 0x0ffff028
  66              	.set CYREG_SFLASH_PROT_ROW41, 0x0ffff029
  67              	.set CYREG_SFLASH_PROT_ROW42, 0x0ffff02a
  68              	.set CYREG_SFLASH_PROT_ROW43, 0x0ffff02b
  69              	.set CYREG_SFLASH_PROT_ROW44, 0x0ffff02c
  70              	.set CYREG_SFLASH_PROT_ROW45, 0x0ffff02d
  71              	.set CYREG_SFLASH_PROT_ROW46, 0x0ffff02e
  72              	.set CYREG_SFLASH_PROT_ROW47, 0x0ffff02f
  73              	.set CYREG_SFLASH_PROT_ROW48, 0x0ffff030
  74              	.set CYREG_SFLASH_PROT_ROW49, 0x0ffff031
  75              	.set CYREG_SFLASH_PROT_ROW50, 0x0ffff032
  76              	.set CYREG_SFLASH_PROT_ROW51, 0x0ffff033
  77              	.set CYREG_SFLASH_PROT_ROW52, 0x0ffff034
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 3


  78              	.set CYREG_SFLASH_PROT_ROW53, 0x0ffff035
  79              	.set CYREG_SFLASH_PROT_ROW54, 0x0ffff036
  80              	.set CYREG_SFLASH_PROT_ROW55, 0x0ffff037
  81              	.set CYREG_SFLASH_PROT_ROW56, 0x0ffff038
  82              	.set CYREG_SFLASH_PROT_ROW57, 0x0ffff039
  83              	.set CYREG_SFLASH_PROT_ROW58, 0x0ffff03a
  84              	.set CYREG_SFLASH_PROT_ROW59, 0x0ffff03b
  85              	.set CYREG_SFLASH_PROT_ROW60, 0x0ffff03c
  86              	.set CYREG_SFLASH_PROT_ROW61, 0x0ffff03d
  87              	.set CYREG_SFLASH_PROT_ROW62, 0x0ffff03e
  88              	.set CYREG_SFLASH_PROT_ROW63, 0x0ffff03f
  89              	.set CYREG_SFLASH_PROT_PROTECTION, 0x0ffff07f
  90              	.set CYFLD_SFLASH_PROT_LEVEL__OFFSET, 0x00000000
  91              	.set CYFLD_SFLASH_PROT_LEVEL__SIZE, 0x00000002
  92              	.set CYVAL_SFLASH_PROT_LEVEL_VIRGIN, 0x00000001
  93              	.set CYVAL_SFLASH_PROT_LEVEL_OPEN, 0x00000000
  94              	.set CYVAL_SFLASH_PROT_LEVEL_PROTECTED, 0x00000002
  95              	.set CYVAL_SFLASH_PROT_LEVEL_KILL, 0x00000003
  96              	.set CYREG_SFLASH_AV_PAIRS_8B0, 0x0ffff080
  97              	.set CYREG_SFLASH_AV_PAIRS_8B1, 0x0ffff081
  98              	.set CYREG_SFLASH_AV_PAIRS_8B2, 0x0ffff082
  99              	.set CYREG_SFLASH_AV_PAIRS_8B3, 0x0ffff083
 100              	.set CYREG_SFLASH_AV_PAIRS_8B4, 0x0ffff084
 101              	.set CYREG_SFLASH_AV_PAIRS_8B5, 0x0ffff085
 102              	.set CYREG_SFLASH_AV_PAIRS_8B6, 0x0ffff086
 103              	.set CYREG_SFLASH_AV_PAIRS_8B7, 0x0ffff087
 104              	.set CYREG_SFLASH_AV_PAIRS_8B8, 0x0ffff088
 105              	.set CYREG_SFLASH_AV_PAIRS_8B9, 0x0ffff089
 106              	.set CYREG_SFLASH_AV_PAIRS_8B10, 0x0ffff08a
 107              	.set CYREG_SFLASH_AV_PAIRS_8B11, 0x0ffff08b
 108              	.set CYREG_SFLASH_AV_PAIRS_8B12, 0x0ffff08c
 109              	.set CYREG_SFLASH_AV_PAIRS_8B13, 0x0ffff08d
 110              	.set CYREG_SFLASH_AV_PAIRS_8B14, 0x0ffff08e
 111              	.set CYREG_SFLASH_AV_PAIRS_8B15, 0x0ffff08f
 112              	.set CYREG_SFLASH_AV_PAIRS_8B16, 0x0ffff090
 113              	.set CYREG_SFLASH_AV_PAIRS_8B17, 0x0ffff091
 114              	.set CYREG_SFLASH_AV_PAIRS_8B18, 0x0ffff092
 115              	.set CYREG_SFLASH_AV_PAIRS_8B19, 0x0ffff093
 116              	.set CYREG_SFLASH_AV_PAIRS_8B20, 0x0ffff094
 117              	.set CYREG_SFLASH_AV_PAIRS_8B21, 0x0ffff095
 118              	.set CYREG_SFLASH_AV_PAIRS_8B22, 0x0ffff096
 119              	.set CYREG_SFLASH_AV_PAIRS_8B23, 0x0ffff097
 120              	.set CYREG_SFLASH_AV_PAIRS_8B24, 0x0ffff098
 121              	.set CYREG_SFLASH_AV_PAIRS_8B25, 0x0ffff099
 122              	.set CYREG_SFLASH_AV_PAIRS_8B26, 0x0ffff09a
 123              	.set CYREG_SFLASH_AV_PAIRS_8B27, 0x0ffff09b
 124              	.set CYREG_SFLASH_AV_PAIRS_8B28, 0x0ffff09c
 125              	.set CYREG_SFLASH_AV_PAIRS_8B29, 0x0ffff09d
 126              	.set CYREG_SFLASH_AV_PAIRS_8B30, 0x0ffff09e
 127              	.set CYREG_SFLASH_AV_PAIRS_8B31, 0x0ffff09f
 128              	.set CYREG_SFLASH_AV_PAIRS_8B32, 0x0ffff0a0
 129              	.set CYREG_SFLASH_AV_PAIRS_8B33, 0x0ffff0a1
 130              	.set CYREG_SFLASH_AV_PAIRS_8B34, 0x0ffff0a2
 131              	.set CYREG_SFLASH_AV_PAIRS_8B35, 0x0ffff0a3
 132              	.set CYREG_SFLASH_AV_PAIRS_8B36, 0x0ffff0a4
 133              	.set CYREG_SFLASH_AV_PAIRS_8B37, 0x0ffff0a5
 134              	.set CYREG_SFLASH_AV_PAIRS_8B38, 0x0ffff0a6
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 4


 135              	.set CYREG_SFLASH_AV_PAIRS_8B39, 0x0ffff0a7
 136              	.set CYREG_SFLASH_AV_PAIRS_8B40, 0x0ffff0a8
 137              	.set CYREG_SFLASH_AV_PAIRS_8B41, 0x0ffff0a9
 138              	.set CYREG_SFLASH_AV_PAIRS_8B42, 0x0ffff0aa
 139              	.set CYREG_SFLASH_AV_PAIRS_8B43, 0x0ffff0ab
 140              	.set CYREG_SFLASH_AV_PAIRS_8B44, 0x0ffff0ac
 141              	.set CYREG_SFLASH_AV_PAIRS_8B45, 0x0ffff0ad
 142              	.set CYREG_SFLASH_AV_PAIRS_8B46, 0x0ffff0ae
 143              	.set CYREG_SFLASH_AV_PAIRS_8B47, 0x0ffff0af
 144              	.set CYREG_SFLASH_AV_PAIRS_8B48, 0x0ffff0b0
 145              	.set CYREG_SFLASH_AV_PAIRS_8B49, 0x0ffff0b1
 146              	.set CYREG_SFLASH_AV_PAIRS_8B50, 0x0ffff0b2
 147              	.set CYREG_SFLASH_AV_PAIRS_8B51, 0x0ffff0b3
 148              	.set CYREG_SFLASH_AV_PAIRS_8B52, 0x0ffff0b4
 149              	.set CYREG_SFLASH_AV_PAIRS_8B53, 0x0ffff0b5
 150              	.set CYREG_SFLASH_AV_PAIRS_8B54, 0x0ffff0b6
 151              	.set CYREG_SFLASH_AV_PAIRS_8B55, 0x0ffff0b7
 152              	.set CYREG_SFLASH_AV_PAIRS_8B56, 0x0ffff0b8
 153              	.set CYREG_SFLASH_AV_PAIRS_8B57, 0x0ffff0b9
 154              	.set CYREG_SFLASH_AV_PAIRS_8B58, 0x0ffff0ba
 155              	.set CYREG_SFLASH_AV_PAIRS_8B59, 0x0ffff0bb
 156              	.set CYREG_SFLASH_AV_PAIRS_8B60, 0x0ffff0bc
 157              	.set CYREG_SFLASH_AV_PAIRS_8B61, 0x0ffff0bd
 158              	.set CYREG_SFLASH_AV_PAIRS_8B62, 0x0ffff0be
 159              	.set CYREG_SFLASH_AV_PAIRS_8B63, 0x0ffff0bf
 160              	.set CYREG_SFLASH_AV_PAIRS_8B64, 0x0ffff0c0
 161              	.set CYREG_SFLASH_AV_PAIRS_8B65, 0x0ffff0c1
 162              	.set CYREG_SFLASH_AV_PAIRS_8B66, 0x0ffff0c2
 163              	.set CYREG_SFLASH_AV_PAIRS_8B67, 0x0ffff0c3
 164              	.set CYREG_SFLASH_AV_PAIRS_8B68, 0x0ffff0c4
 165              	.set CYREG_SFLASH_AV_PAIRS_8B69, 0x0ffff0c5
 166              	.set CYREG_SFLASH_AV_PAIRS_8B70, 0x0ffff0c6
 167              	.set CYREG_SFLASH_AV_PAIRS_8B71, 0x0ffff0c7
 168              	.set CYREG_SFLASH_AV_PAIRS_8B72, 0x0ffff0c8
 169              	.set CYREG_SFLASH_AV_PAIRS_8B73, 0x0ffff0c9
 170              	.set CYREG_SFLASH_AV_PAIRS_8B74, 0x0ffff0ca
 171              	.set CYREG_SFLASH_AV_PAIRS_8B75, 0x0ffff0cb
 172              	.set CYREG_SFLASH_AV_PAIRS_8B76, 0x0ffff0cc
 173              	.set CYREG_SFLASH_AV_PAIRS_8B77, 0x0ffff0cd
 174              	.set CYREG_SFLASH_AV_PAIRS_8B78, 0x0ffff0ce
 175              	.set CYREG_SFLASH_AV_PAIRS_8B79, 0x0ffff0cf
 176              	.set CYREG_SFLASH_AV_PAIRS_8B80, 0x0ffff0d0
 177              	.set CYREG_SFLASH_AV_PAIRS_8B81, 0x0ffff0d1
 178              	.set CYREG_SFLASH_AV_PAIRS_8B82, 0x0ffff0d2
 179              	.set CYREG_SFLASH_AV_PAIRS_8B83, 0x0ffff0d3
 180              	.set CYREG_SFLASH_AV_PAIRS_8B84, 0x0ffff0d4
 181              	.set CYREG_SFLASH_AV_PAIRS_8B85, 0x0ffff0d5
 182              	.set CYREG_SFLASH_AV_PAIRS_8B86, 0x0ffff0d6
 183              	.set CYREG_SFLASH_AV_PAIRS_8B87, 0x0ffff0d7
 184              	.set CYREG_SFLASH_AV_PAIRS_8B88, 0x0ffff0d8
 185              	.set CYREG_SFLASH_AV_PAIRS_8B89, 0x0ffff0d9
 186              	.set CYREG_SFLASH_AV_PAIRS_8B90, 0x0ffff0da
 187              	.set CYREG_SFLASH_AV_PAIRS_8B91, 0x0ffff0db
 188              	.set CYREG_SFLASH_AV_PAIRS_8B92, 0x0ffff0dc
 189              	.set CYREG_SFLASH_AV_PAIRS_8B93, 0x0ffff0dd
 190              	.set CYREG_SFLASH_AV_PAIRS_8B94, 0x0ffff0de
 191              	.set CYREG_SFLASH_AV_PAIRS_8B95, 0x0ffff0df
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 5


 192              	.set CYREG_SFLASH_AV_PAIRS_8B96, 0x0ffff0e0
 193              	.set CYREG_SFLASH_AV_PAIRS_8B97, 0x0ffff0e1
 194              	.set CYREG_SFLASH_AV_PAIRS_8B98, 0x0ffff0e2
 195              	.set CYREG_SFLASH_AV_PAIRS_8B99, 0x0ffff0e3
 196              	.set CYREG_SFLASH_AV_PAIRS_8B100, 0x0ffff0e4
 197              	.set CYREG_SFLASH_AV_PAIRS_8B101, 0x0ffff0e5
 198              	.set CYREG_SFLASH_AV_PAIRS_8B102, 0x0ffff0e6
 199              	.set CYREG_SFLASH_AV_PAIRS_8B103, 0x0ffff0e7
 200              	.set CYREG_SFLASH_AV_PAIRS_8B104, 0x0ffff0e8
 201              	.set CYREG_SFLASH_AV_PAIRS_8B105, 0x0ffff0e9
 202              	.set CYREG_SFLASH_AV_PAIRS_8B106, 0x0ffff0ea
 203              	.set CYREG_SFLASH_AV_PAIRS_8B107, 0x0ffff0eb
 204              	.set CYREG_SFLASH_AV_PAIRS_8B108, 0x0ffff0ec
 205              	.set CYREG_SFLASH_AV_PAIRS_8B109, 0x0ffff0ed
 206              	.set CYREG_SFLASH_AV_PAIRS_8B110, 0x0ffff0ee
 207              	.set CYREG_SFLASH_AV_PAIRS_8B111, 0x0ffff0ef
 208              	.set CYREG_SFLASH_AV_PAIRS_8B112, 0x0ffff0f0
 209              	.set CYREG_SFLASH_AV_PAIRS_8B113, 0x0ffff0f1
 210              	.set CYREG_SFLASH_AV_PAIRS_8B114, 0x0ffff0f2
 211              	.set CYREG_SFLASH_AV_PAIRS_8B115, 0x0ffff0f3
 212              	.set CYREG_SFLASH_AV_PAIRS_8B116, 0x0ffff0f4
 213              	.set CYREG_SFLASH_AV_PAIRS_8B117, 0x0ffff0f5
 214              	.set CYREG_SFLASH_AV_PAIRS_8B118, 0x0ffff0f6
 215              	.set CYREG_SFLASH_AV_PAIRS_8B119, 0x0ffff0f7
 216              	.set CYREG_SFLASH_AV_PAIRS_8B120, 0x0ffff0f8
 217              	.set CYREG_SFLASH_AV_PAIRS_8B121, 0x0ffff0f9
 218              	.set CYREG_SFLASH_AV_PAIRS_8B122, 0x0ffff0fa
 219              	.set CYREG_SFLASH_AV_PAIRS_8B123, 0x0ffff0fb
 220              	.set CYREG_SFLASH_AV_PAIRS_8B124, 0x0ffff0fc
 221              	.set CYREG_SFLASH_AV_PAIRS_8B125, 0x0ffff0fd
 222              	.set CYREG_SFLASH_AV_PAIRS_8B126, 0x0ffff0fe
 223              	.set CYREG_SFLASH_AV_PAIRS_8B127, 0x0ffff0ff
 224              	.set CYREG_SFLASH_AV_PAIRS_32B0, 0x0ffff100
 225              	.set CYFLD_SFLASH_DATA32__OFFSET, 0x00000000
 226              	.set CYFLD_SFLASH_DATA32__SIZE, 0x00000020
 227              	.set CYREG_SFLASH_AV_PAIRS_32B1, 0x0ffff104
 228              	.set CYREG_SFLASH_AV_PAIRS_32B2, 0x0ffff108
 229              	.set CYREG_SFLASH_AV_PAIRS_32B3, 0x0ffff10c
 230              	.set CYREG_SFLASH_AV_PAIRS_32B4, 0x0ffff110
 231              	.set CYREG_SFLASH_AV_PAIRS_32B5, 0x0ffff114
 232              	.set CYREG_SFLASH_AV_PAIRS_32B6, 0x0ffff118
 233              	.set CYREG_SFLASH_AV_PAIRS_32B7, 0x0ffff11c
 234              	.set CYREG_SFLASH_AV_PAIRS_32B8, 0x0ffff120
 235              	.set CYREG_SFLASH_AV_PAIRS_32B9, 0x0ffff124
 236              	.set CYREG_SFLASH_AV_PAIRS_32B10, 0x0ffff128
 237              	.set CYREG_SFLASH_AV_PAIRS_32B11, 0x0ffff12c
 238              	.set CYREG_SFLASH_AV_PAIRS_32B12, 0x0ffff130
 239              	.set CYREG_SFLASH_AV_PAIRS_32B13, 0x0ffff134
 240              	.set CYREG_SFLASH_AV_PAIRS_32B14, 0x0ffff138
 241              	.set CYREG_SFLASH_AV_PAIRS_32B15, 0x0ffff13c
 242              	.set CYREG_SFLASH_SILICON_ID, 0x0ffff144
 243              	.set CYFLD_SFLASH_ID__OFFSET, 0x00000000
 244              	.set CYFLD_SFLASH_ID__SIZE, 0x00000010
 245              	.set CYREG_SFLASH_HIB_KEY_DELAY, 0x0ffff150
 246              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET, 0x00000000
 247              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE, 0x0000000a
 248              	.set CYREG_SFLASH_DPSLP_KEY_DELAY, 0x0ffff152
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 6


 249              	.set CYREG_SFLASH_SWD_CONFIG, 0x0ffff154
 250              	.set CYFLD_SFLASH_SWD_SELECT__OFFSET, 0x00000000
 251              	.set CYFLD_SFLASH_SWD_SELECT__SIZE, 0x00000001
 252              	.set CYREG_SFLASH_SWD_LISTEN, 0x0ffff158
 253              	.set CYFLD_SFLASH_CYCLES__OFFSET, 0x00000000
 254              	.set CYFLD_SFLASH_CYCLES__SIZE, 0x00000020
 255              	.set CYREG_SFLASH_FLASH_START, 0x0ffff15c
 256              	.set CYFLD_SFLASH_ADDRESS__OFFSET, 0x00000000
 257              	.set CYFLD_SFLASH_ADDRESS__SIZE, 0x00000020
 258              	.set CYREG_SFLASH_CSDV2_CSD0_ADC_TRIM1, 0x0ffff160
 259              	.set CYFLD_SFLASH_CSD_ADC_CAL_LSB__OFFSET, 0x00000000
 260              	.set CYFLD_SFLASH_CSD_ADC_CAL_LSB__SIZE, 0x00000008
 261              	.set CYREG_SFLASH_CSDV2_CSD0_ADC_TRIM2, 0x0ffff161
 262              	.set CYFLD_SFLASH_CSD_ADC_CAL_MSB__OFFSET, 0x00000000
 263              	.set CYFLD_SFLASH_CSD_ADC_CAL_MSB__SIZE, 0x00000008
 264              	.set CYREG_SFLASH_PROT_VIRGINKEY0, 0x0ffff170
 265              	.set CYFLD_SFLASH_KEY8__OFFSET, 0x00000000
 266              	.set CYFLD_SFLASH_KEY8__SIZE, 0x00000008
 267              	.set CYREG_SFLASH_PROT_VIRGINKEY1, 0x0ffff171
 268              	.set CYREG_SFLASH_PROT_VIRGINKEY2, 0x0ffff172
 269              	.set CYREG_SFLASH_PROT_VIRGINKEY3, 0x0ffff173
 270              	.set CYREG_SFLASH_PROT_VIRGINKEY4, 0x0ffff174
 271              	.set CYREG_SFLASH_PROT_VIRGINKEY5, 0x0ffff175
 272              	.set CYREG_SFLASH_PROT_VIRGINKEY6, 0x0ffff176
 273              	.set CYREG_SFLASH_PROT_VIRGINKEY7, 0x0ffff177
 274              	.set CYREG_SFLASH_DIE_LOT0, 0x0ffff178
 275              	.set CYFLD_SFLASH_LOT__OFFSET, 0x00000000
 276              	.set CYFLD_SFLASH_LOT__SIZE, 0x00000008
 277              	.set CYREG_SFLASH_DIE_LOT1, 0x0ffff179
 278              	.set CYREG_SFLASH_DIE_LOT2, 0x0ffff17a
 279              	.set CYREG_SFLASH_DIE_WAFER, 0x0ffff17b
 280              	.set CYFLD_SFLASH_WAFER__OFFSET, 0x00000000
 281              	.set CYFLD_SFLASH_WAFER__SIZE, 0x00000008
 282              	.set CYREG_SFLASH_DIE_X, 0x0ffff17c
 283              	.set CYFLD_SFLASH_X__OFFSET, 0x00000000
 284              	.set CYFLD_SFLASH_X__SIZE, 0x00000008
 285              	.set CYREG_SFLASH_DIE_Y, 0x0ffff17d
 286              	.set CYFLD_SFLASH_Y__OFFSET, 0x00000000
 287              	.set CYFLD_SFLASH_Y__SIZE, 0x00000008
 288              	.set CYREG_SFLASH_DIE_SORT, 0x0ffff17e
 289              	.set CYFLD_SFLASH_S1_PASS__OFFSET, 0x00000000
 290              	.set CYFLD_SFLASH_S1_PASS__SIZE, 0x00000001
 291              	.set CYFLD_SFLASH_S2_PASS__OFFSET, 0x00000001
 292              	.set CYFLD_SFLASH_S2_PASS__SIZE, 0x00000001
 293              	.set CYFLD_SFLASH_S3_PASS__OFFSET, 0x00000002
 294              	.set CYFLD_SFLASH_S3_PASS__SIZE, 0x00000001
 295              	.set CYFLD_SFLASH_CRI_PASS__OFFSET, 0x00000003
 296              	.set CYFLD_SFLASH_CRI_PASS__SIZE, 0x00000001
 297              	.set CYFLD_SFLASH_CHI_PASS__OFFSET, 0x00000004
 298              	.set CYFLD_SFLASH_CHI_PASS__SIZE, 0x00000001
 299              	.set CYFLD_SFLASH_ENG_PASS__OFFSET, 0x00000005
 300              	.set CYFLD_SFLASH_ENG_PASS__SIZE, 0x00000001
 301              	.set CYREG_SFLASH_DIE_MINOR, 0x0ffff17f
 302              	.set CYFLD_SFLASH_MINOR__OFFSET, 0x00000000
 303              	.set CYFLD_SFLASH_MINOR__SIZE, 0x00000008
 304              	.set CYREG_SFLASH_IMO_TRIM_USBMODE_24, 0x0ffff1be
 305              	.set CYFLD_SFLASH_TRIM_24__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 7


 306              	.set CYFLD_SFLASH_TRIM_24__SIZE, 0x00000008
 307              	.set CYREG_SFLASH_IMO_TRIM_USBMODE_48, 0x0ffff1bf
 308              	.set CYREG_SFLASH_IMO_TCTRIM_LT0, 0x0ffff1cc
 309              	.set CYFLD_SFLASH_STEPSIZE__OFFSET, 0x00000000
 310              	.set CYFLD_SFLASH_STEPSIZE__SIZE, 0x00000005
 311              	.set CYFLD_SFLASH_TCTRIM__OFFSET, 0x00000005
 312              	.set CYFLD_SFLASH_TCTRIM__SIZE, 0x00000002
 313              	.set CYREG_SFLASH_IMO_TCTRIM_LT1, 0x0ffff1cd
 314              	.set CYREG_SFLASH_IMO_TCTRIM_LT2, 0x0ffff1ce
 315              	.set CYREG_SFLASH_IMO_TCTRIM_LT3, 0x0ffff1cf
 316              	.set CYREG_SFLASH_IMO_TCTRIM_LT4, 0x0ffff1d0
 317              	.set CYREG_SFLASH_IMO_TCTRIM_LT5, 0x0ffff1d1
 318              	.set CYREG_SFLASH_IMO_TCTRIM_LT6, 0x0ffff1d2
 319              	.set CYREG_SFLASH_IMO_TCTRIM_LT7, 0x0ffff1d3
 320              	.set CYREG_SFLASH_IMO_TCTRIM_LT8, 0x0ffff1d4
 321              	.set CYREG_SFLASH_IMO_TCTRIM_LT9, 0x0ffff1d5
 322              	.set CYREG_SFLASH_IMO_TCTRIM_LT10, 0x0ffff1d6
 323              	.set CYREG_SFLASH_IMO_TCTRIM_LT11, 0x0ffff1d7
 324              	.set CYREG_SFLASH_IMO_TCTRIM_LT12, 0x0ffff1d8
 325              	.set CYREG_SFLASH_IMO_TCTRIM_LT13, 0x0ffff1d9
 326              	.set CYREG_SFLASH_IMO_TCTRIM_LT14, 0x0ffff1da
 327              	.set CYREG_SFLASH_IMO_TCTRIM_LT15, 0x0ffff1db
 328              	.set CYREG_SFLASH_IMO_TCTRIM_LT16, 0x0ffff1dc
 329              	.set CYREG_SFLASH_IMO_TCTRIM_LT17, 0x0ffff1dd
 330              	.set CYREG_SFLASH_IMO_TCTRIM_LT18, 0x0ffff1de
 331              	.set CYREG_SFLASH_IMO_TCTRIM_LT19, 0x0ffff1df
 332              	.set CYREG_SFLASH_IMO_TCTRIM_LT20, 0x0ffff1e0
 333              	.set CYREG_SFLASH_IMO_TCTRIM_LT21, 0x0ffff1e1
 334              	.set CYREG_SFLASH_IMO_TCTRIM_LT22, 0x0ffff1e2
 335              	.set CYREG_SFLASH_IMO_TCTRIM_LT23, 0x0ffff1e3
 336              	.set CYREG_SFLASH_IMO_TCTRIM_LT24, 0x0ffff1e4
 337              	.set CYREG_SFLASH_IMO_TRIM_LT0, 0x0ffff1e5
 338              	.set CYFLD_SFLASH_OFFSET__OFFSET, 0x00000000
 339              	.set CYFLD_SFLASH_OFFSET__SIZE, 0x00000008
 340              	.set CYREG_SFLASH_IMO_TRIM_LT1, 0x0ffff1e6
 341              	.set CYREG_SFLASH_IMO_TRIM_LT2, 0x0ffff1e7
 342              	.set CYREG_SFLASH_IMO_TRIM_LT3, 0x0ffff1e8
 343              	.set CYREG_SFLASH_IMO_TRIM_LT4, 0x0ffff1e9
 344              	.set CYREG_SFLASH_IMO_TRIM_LT5, 0x0ffff1ea
 345              	.set CYREG_SFLASH_IMO_TRIM_LT6, 0x0ffff1eb
 346              	.set CYREG_SFLASH_IMO_TRIM_LT7, 0x0ffff1ec
 347              	.set CYREG_SFLASH_IMO_TRIM_LT8, 0x0ffff1ed
 348              	.set CYREG_SFLASH_IMO_TRIM_LT9, 0x0ffff1ee
 349              	.set CYREG_SFLASH_IMO_TRIM_LT10, 0x0ffff1ef
 350              	.set CYREG_SFLASH_IMO_TRIM_LT11, 0x0ffff1f0
 351              	.set CYREG_SFLASH_IMO_TRIM_LT12, 0x0ffff1f1
 352              	.set CYREG_SFLASH_IMO_TRIM_LT13, 0x0ffff1f2
 353              	.set CYREG_SFLASH_IMO_TRIM_LT14, 0x0ffff1f3
 354              	.set CYREG_SFLASH_IMO_TRIM_LT15, 0x0ffff1f4
 355              	.set CYREG_SFLASH_IMO_TRIM_LT16, 0x0ffff1f5
 356              	.set CYREG_SFLASH_IMO_TRIM_LT17, 0x0ffff1f6
 357              	.set CYREG_SFLASH_IMO_TRIM_LT18, 0x0ffff1f7
 358              	.set CYREG_SFLASH_IMO_TRIM_LT19, 0x0ffff1f8
 359              	.set CYREG_SFLASH_IMO_TRIM_LT20, 0x0ffff1f9
 360              	.set CYREG_SFLASH_IMO_TRIM_LT21, 0x0ffff1fa
 361              	.set CYREG_SFLASH_IMO_TRIM_LT22, 0x0ffff1fb
 362              	.set CYREG_SFLASH_IMO_TRIM_LT23, 0x0ffff1fc
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 8


 363              	.set CYREG_SFLASH_IMO_TRIM_LT24, 0x0ffff1fd
 364              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH0, 0x0ffff200
 365              	.set CYFLD_SFLASH_BYTE_MEM__OFFSET, 0x00000000
 366              	.set CYFLD_SFLASH_BYTE_MEM__SIZE, 0x00000008
 367              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1, 0x0ffff201
 368              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH2, 0x0ffff202
 369              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH3, 0x0ffff203
 370              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH4, 0x0ffff204
 371              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH5, 0x0ffff205
 372              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH6, 0x0ffff206
 373              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH7, 0x0ffff207
 374              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH8, 0x0ffff208
 375              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH9, 0x0ffff209
 376              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH10, 0x0ffff20a
 377              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH11, 0x0ffff20b
 378              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH12, 0x0ffff20c
 379              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH13, 0x0ffff20d
 380              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH14, 0x0ffff20e
 381              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH15, 0x0ffff20f
 382              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH16, 0x0ffff210
 383              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH17, 0x0ffff211
 384              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH18, 0x0ffff212
 385              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH19, 0x0ffff213
 386              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH20, 0x0ffff214
 387              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH21, 0x0ffff215
 388              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH22, 0x0ffff216
 389              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH23, 0x0ffff217
 390              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH24, 0x0ffff218
 391              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH25, 0x0ffff219
 392              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH26, 0x0ffff21a
 393              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH27, 0x0ffff21b
 394              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH28, 0x0ffff21c
 395              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH29, 0x0ffff21d
 396              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH30, 0x0ffff21e
 397              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH31, 0x0ffff21f
 398              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH32, 0x0ffff220
 399              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH33, 0x0ffff221
 400              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH34, 0x0ffff222
 401              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH35, 0x0ffff223
 402              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH36, 0x0ffff224
 403              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH37, 0x0ffff225
 404              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH38, 0x0ffff226
 405              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH39, 0x0ffff227
 406              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH40, 0x0ffff228
 407              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH41, 0x0ffff229
 408              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH42, 0x0ffff22a
 409              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH43, 0x0ffff22b
 410              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH44, 0x0ffff22c
 411              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH45, 0x0ffff22d
 412              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH46, 0x0ffff22e
 413              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH47, 0x0ffff22f
 414              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH48, 0x0ffff230
 415              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH49, 0x0ffff231
 416              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH50, 0x0ffff232
 417              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH51, 0x0ffff233
 418              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH52, 0x0ffff234
 419              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH53, 0x0ffff235
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 9


 420              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH54, 0x0ffff236
 421              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH55, 0x0ffff237
 422              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH56, 0x0ffff238
 423              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH57, 0x0ffff239
 424              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH58, 0x0ffff23a
 425              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH59, 0x0ffff23b
 426              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH60, 0x0ffff23c
 427              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH61, 0x0ffff23d
 428              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH62, 0x0ffff23e
 429              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH63, 0x0ffff23f
 430              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH64, 0x0ffff240
 431              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH65, 0x0ffff241
 432              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH66, 0x0ffff242
 433              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH67, 0x0ffff243
 434              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH68, 0x0ffff244
 435              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH69, 0x0ffff245
 436              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH70, 0x0ffff246
 437              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH71, 0x0ffff247
 438              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH72, 0x0ffff248
 439              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH73, 0x0ffff249
 440              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH74, 0x0ffff24a
 441              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH75, 0x0ffff24b
 442              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH76, 0x0ffff24c
 443              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH77, 0x0ffff24d
 444              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH78, 0x0ffff24e
 445              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH79, 0x0ffff24f
 446              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH80, 0x0ffff250
 447              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH81, 0x0ffff251
 448              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH82, 0x0ffff252
 449              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH83, 0x0ffff253
 450              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH84, 0x0ffff254
 451              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH85, 0x0ffff255
 452              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH86, 0x0ffff256
 453              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH87, 0x0ffff257
 454              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH88, 0x0ffff258
 455              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH89, 0x0ffff259
 456              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH90, 0x0ffff25a
 457              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH91, 0x0ffff25b
 458              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH92, 0x0ffff25c
 459              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH93, 0x0ffff25d
 460              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH94, 0x0ffff25e
 461              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH95, 0x0ffff25f
 462              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH96, 0x0ffff260
 463              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH97, 0x0ffff261
 464              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH98, 0x0ffff262
 465              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH99, 0x0ffff263
 466              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH100, 0x0ffff264
 467              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH101, 0x0ffff265
 468              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH102, 0x0ffff266
 469              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH103, 0x0ffff267
 470              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH104, 0x0ffff268
 471              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH105, 0x0ffff269
 472              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH106, 0x0ffff26a
 473              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH107, 0x0ffff26b
 474              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH108, 0x0ffff26c
 475              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH109, 0x0ffff26d
 476              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH110, 0x0ffff26e
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 10


 477              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH111, 0x0ffff26f
 478              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH112, 0x0ffff270
 479              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH113, 0x0ffff271
 480              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH114, 0x0ffff272
 481              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH115, 0x0ffff273
 482              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH116, 0x0ffff274
 483              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH117, 0x0ffff275
 484              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH118, 0x0ffff276
 485              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH119, 0x0ffff277
 486              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH120, 0x0ffff278
 487              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH121, 0x0ffff279
 488              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH122, 0x0ffff27a
 489              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH123, 0x0ffff27b
 490              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH124, 0x0ffff27c
 491              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH125, 0x0ffff27d
 492              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH126, 0x0ffff27e
 493              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH127, 0x0ffff27f
 494              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH128, 0x0ffff280
 495              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH129, 0x0ffff281
 496              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH130, 0x0ffff282
 497              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH131, 0x0ffff283
 498              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH132, 0x0ffff284
 499              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH133, 0x0ffff285
 500              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH134, 0x0ffff286
 501              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH135, 0x0ffff287
 502              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH136, 0x0ffff288
 503              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH137, 0x0ffff289
 504              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH138, 0x0ffff28a
 505              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH139, 0x0ffff28b
 506              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH140, 0x0ffff28c
 507              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH141, 0x0ffff28d
 508              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH142, 0x0ffff28e
 509              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH143, 0x0ffff28f
 510              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH144, 0x0ffff290
 511              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH145, 0x0ffff291
 512              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH146, 0x0ffff292
 513              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH147, 0x0ffff293
 514              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH148, 0x0ffff294
 515              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH149, 0x0ffff295
 516              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH150, 0x0ffff296
 517              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH151, 0x0ffff297
 518              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH152, 0x0ffff298
 519              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH153, 0x0ffff299
 520              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH154, 0x0ffff29a
 521              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH155, 0x0ffff29b
 522              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH156, 0x0ffff29c
 523              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH157, 0x0ffff29d
 524              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH158, 0x0ffff29e
 525              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH159, 0x0ffff29f
 526              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH160, 0x0ffff2a0
 527              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH161, 0x0ffff2a1
 528              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH162, 0x0ffff2a2
 529              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH163, 0x0ffff2a3
 530              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH164, 0x0ffff2a4
 531              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH165, 0x0ffff2a5
 532              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH166, 0x0ffff2a6
 533              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH167, 0x0ffff2a7
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 11


 534              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH168, 0x0ffff2a8
 535              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH169, 0x0ffff2a9
 536              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH170, 0x0ffff2aa
 537              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH171, 0x0ffff2ab
 538              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH172, 0x0ffff2ac
 539              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH173, 0x0ffff2ad
 540              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH174, 0x0ffff2ae
 541              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH175, 0x0ffff2af
 542              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH176, 0x0ffff2b0
 543              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH177, 0x0ffff2b1
 544              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH178, 0x0ffff2b2
 545              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH179, 0x0ffff2b3
 546              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH180, 0x0ffff2b4
 547              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH181, 0x0ffff2b5
 548              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH182, 0x0ffff2b6
 549              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH183, 0x0ffff2b7
 550              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH184, 0x0ffff2b8
 551              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH185, 0x0ffff2b9
 552              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH186, 0x0ffff2ba
 553              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH187, 0x0ffff2bb
 554              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH188, 0x0ffff2bc
 555              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH189, 0x0ffff2bd
 556              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH190, 0x0ffff2be
 557              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH191, 0x0ffff2bf
 558              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH192, 0x0ffff2c0
 559              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH193, 0x0ffff2c1
 560              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH194, 0x0ffff2c2
 561              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH195, 0x0ffff2c3
 562              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH196, 0x0ffff2c4
 563              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH197, 0x0ffff2c5
 564              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH198, 0x0ffff2c6
 565              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH199, 0x0ffff2c7
 566              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH200, 0x0ffff2c8
 567              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH201, 0x0ffff2c9
 568              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH202, 0x0ffff2ca
 569              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH203, 0x0ffff2cb
 570              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH204, 0x0ffff2cc
 571              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH205, 0x0ffff2cd
 572              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH206, 0x0ffff2ce
 573              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH207, 0x0ffff2cf
 574              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH208, 0x0ffff2d0
 575              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH209, 0x0ffff2d1
 576              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH210, 0x0ffff2d2
 577              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH211, 0x0ffff2d3
 578              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH212, 0x0ffff2d4
 579              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH213, 0x0ffff2d5
 580              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH214, 0x0ffff2d6
 581              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH215, 0x0ffff2d7
 582              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH216, 0x0ffff2d8
 583              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH217, 0x0ffff2d9
 584              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH218, 0x0ffff2da
 585              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH219, 0x0ffff2db
 586              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH220, 0x0ffff2dc
 587              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH221, 0x0ffff2dd
 588              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH222, 0x0ffff2de
 589              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH223, 0x0ffff2df
 590              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH224, 0x0ffff2e0
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 12


 591              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH225, 0x0ffff2e1
 592              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH226, 0x0ffff2e2
 593              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH227, 0x0ffff2e3
 594              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH228, 0x0ffff2e4
 595              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH229, 0x0ffff2e5
 596              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH230, 0x0ffff2e6
 597              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH231, 0x0ffff2e7
 598              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH232, 0x0ffff2e8
 599              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH233, 0x0ffff2e9
 600              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH234, 0x0ffff2ea
 601              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH235, 0x0ffff2eb
 602              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH236, 0x0ffff2ec
 603              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH237, 0x0ffff2ed
 604              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH238, 0x0ffff2ee
 605              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH239, 0x0ffff2ef
 606              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH240, 0x0ffff2f0
 607              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH241, 0x0ffff2f1
 608              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH242, 0x0ffff2f2
 609              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH243, 0x0ffff2f3
 610              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH244, 0x0ffff2f4
 611              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH245, 0x0ffff2f5
 612              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH246, 0x0ffff2f6
 613              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH247, 0x0ffff2f7
 614              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH248, 0x0ffff2f8
 615              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH249, 0x0ffff2f9
 616              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH250, 0x0ffff2fa
 617              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH251, 0x0ffff2fb
 618              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH252, 0x0ffff2fc
 619              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH253, 0x0ffff2fd
 620              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH254, 0x0ffff2fe
 621              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH255, 0x0ffff2ff
 622              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH256, 0x0ffff300
 623              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH257, 0x0ffff301
 624              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH258, 0x0ffff302
 625              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH259, 0x0ffff303
 626              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH260, 0x0ffff304
 627              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH261, 0x0ffff305
 628              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH262, 0x0ffff306
 629              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH263, 0x0ffff307
 630              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH264, 0x0ffff308
 631              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH265, 0x0ffff309
 632              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH266, 0x0ffff30a
 633              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH267, 0x0ffff30b
 634              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH268, 0x0ffff30c
 635              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH269, 0x0ffff30d
 636              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH270, 0x0ffff30e
 637              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH271, 0x0ffff30f
 638              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH272, 0x0ffff310
 639              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH273, 0x0ffff311
 640              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH274, 0x0ffff312
 641              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH275, 0x0ffff313
 642              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH276, 0x0ffff314
 643              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH277, 0x0ffff315
 644              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH278, 0x0ffff316
 645              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH279, 0x0ffff317
 646              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH280, 0x0ffff318
 647              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH281, 0x0ffff319
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 13


 648              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH282, 0x0ffff31a
 649              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH283, 0x0ffff31b
 650              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH284, 0x0ffff31c
 651              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH285, 0x0ffff31d
 652              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH286, 0x0ffff31e
 653              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH287, 0x0ffff31f
 654              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH288, 0x0ffff320
 655              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH289, 0x0ffff321
 656              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH290, 0x0ffff322
 657              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH291, 0x0ffff323
 658              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH292, 0x0ffff324
 659              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH293, 0x0ffff325
 660              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH294, 0x0ffff326
 661              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH295, 0x0ffff327
 662              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH296, 0x0ffff328
 663              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH297, 0x0ffff329
 664              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH298, 0x0ffff32a
 665              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH299, 0x0ffff32b
 666              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH300, 0x0ffff32c
 667              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH301, 0x0ffff32d
 668              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH302, 0x0ffff32e
 669              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH303, 0x0ffff32f
 670              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH304, 0x0ffff330
 671              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH305, 0x0ffff331
 672              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH306, 0x0ffff332
 673              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH307, 0x0ffff333
 674              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH308, 0x0ffff334
 675              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH309, 0x0ffff335
 676              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH310, 0x0ffff336
 677              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH311, 0x0ffff337
 678              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH312, 0x0ffff338
 679              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH313, 0x0ffff339
 680              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH314, 0x0ffff33a
 681              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH315, 0x0ffff33b
 682              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH316, 0x0ffff33c
 683              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH317, 0x0ffff33d
 684              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH318, 0x0ffff33e
 685              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH319, 0x0ffff33f
 686              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH320, 0x0ffff340
 687              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH321, 0x0ffff341
 688              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH322, 0x0ffff342
 689              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH323, 0x0ffff343
 690              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH324, 0x0ffff344
 691              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH325, 0x0ffff345
 692              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH326, 0x0ffff346
 693              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH327, 0x0ffff347
 694              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH328, 0x0ffff348
 695              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH329, 0x0ffff349
 696              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH330, 0x0ffff34a
 697              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH331, 0x0ffff34b
 698              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH332, 0x0ffff34c
 699              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH333, 0x0ffff34d
 700              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH334, 0x0ffff34e
 701              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH335, 0x0ffff34f
 702              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH336, 0x0ffff350
 703              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH337, 0x0ffff351
 704              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH338, 0x0ffff352
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 14


 705              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH339, 0x0ffff353
 706              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH340, 0x0ffff354
 707              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH341, 0x0ffff355
 708              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH342, 0x0ffff356
 709              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH343, 0x0ffff357
 710              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH344, 0x0ffff358
 711              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH345, 0x0ffff359
 712              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH346, 0x0ffff35a
 713              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH347, 0x0ffff35b
 714              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH348, 0x0ffff35c
 715              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH349, 0x0ffff35d
 716              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH350, 0x0ffff35e
 717              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH351, 0x0ffff35f
 718              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH352, 0x0ffff360
 719              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH353, 0x0ffff361
 720              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH354, 0x0ffff362
 721              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH355, 0x0ffff363
 722              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH356, 0x0ffff364
 723              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH357, 0x0ffff365
 724              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH358, 0x0ffff366
 725              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH359, 0x0ffff367
 726              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH360, 0x0ffff368
 727              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH361, 0x0ffff369
 728              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH362, 0x0ffff36a
 729              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH363, 0x0ffff36b
 730              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH364, 0x0ffff36c
 731              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH365, 0x0ffff36d
 732              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH366, 0x0ffff36e
 733              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH367, 0x0ffff36f
 734              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH368, 0x0ffff370
 735              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH369, 0x0ffff371
 736              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH370, 0x0ffff372
 737              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH371, 0x0ffff373
 738              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH372, 0x0ffff374
 739              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH373, 0x0ffff375
 740              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH374, 0x0ffff376
 741              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH375, 0x0ffff377
 742              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH376, 0x0ffff378
 743              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH377, 0x0ffff379
 744              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH378, 0x0ffff37a
 745              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH379, 0x0ffff37b
 746              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH380, 0x0ffff37c
 747              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH381, 0x0ffff37d
 748              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH382, 0x0ffff37e
 749              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH383, 0x0ffff37f
 750              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH384, 0x0ffff380
 751              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH385, 0x0ffff381
 752              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH386, 0x0ffff382
 753              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH387, 0x0ffff383
 754              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH388, 0x0ffff384
 755              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH389, 0x0ffff385
 756              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH390, 0x0ffff386
 757              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH391, 0x0ffff387
 758              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH392, 0x0ffff388
 759              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH393, 0x0ffff389
 760              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH394, 0x0ffff38a
 761              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH395, 0x0ffff38b
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 15


 762              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH396, 0x0ffff38c
 763              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH397, 0x0ffff38d
 764              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH398, 0x0ffff38e
 765              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH399, 0x0ffff38f
 766              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH400, 0x0ffff390
 767              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH401, 0x0ffff391
 768              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH402, 0x0ffff392
 769              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH403, 0x0ffff393
 770              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH404, 0x0ffff394
 771              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH405, 0x0ffff395
 772              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH406, 0x0ffff396
 773              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH407, 0x0ffff397
 774              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH408, 0x0ffff398
 775              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH409, 0x0ffff399
 776              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH410, 0x0ffff39a
 777              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH411, 0x0ffff39b
 778              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH412, 0x0ffff39c
 779              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH413, 0x0ffff39d
 780              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH414, 0x0ffff39e
 781              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH415, 0x0ffff39f
 782              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH416, 0x0ffff3a0
 783              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH417, 0x0ffff3a1
 784              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH418, 0x0ffff3a2
 785              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH419, 0x0ffff3a3
 786              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH420, 0x0ffff3a4
 787              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH421, 0x0ffff3a5
 788              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH422, 0x0ffff3a6
 789              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH423, 0x0ffff3a7
 790              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH424, 0x0ffff3a8
 791              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH425, 0x0ffff3a9
 792              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH426, 0x0ffff3aa
 793              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH427, 0x0ffff3ab
 794              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH428, 0x0ffff3ac
 795              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH429, 0x0ffff3ad
 796              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH430, 0x0ffff3ae
 797              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH431, 0x0ffff3af
 798              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH432, 0x0ffff3b0
 799              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH433, 0x0ffff3b1
 800              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH434, 0x0ffff3b2
 801              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH435, 0x0ffff3b3
 802              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH436, 0x0ffff3b4
 803              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH437, 0x0ffff3b5
 804              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH438, 0x0ffff3b6
 805              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH439, 0x0ffff3b7
 806              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH440, 0x0ffff3b8
 807              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH441, 0x0ffff3b9
 808              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH442, 0x0ffff3ba
 809              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH443, 0x0ffff3bb
 810              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH444, 0x0ffff3bc
 811              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH445, 0x0ffff3bd
 812              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH446, 0x0ffff3be
 813              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH447, 0x0ffff3bf
 814              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH448, 0x0ffff3c0
 815              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH449, 0x0ffff3c1
 816              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH450, 0x0ffff3c2
 817              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH451, 0x0ffff3c3
 818              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH452, 0x0ffff3c4
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 16


 819              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH453, 0x0ffff3c5
 820              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH454, 0x0ffff3c6
 821              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH455, 0x0ffff3c7
 822              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH456, 0x0ffff3c8
 823              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH457, 0x0ffff3c9
 824              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH458, 0x0ffff3ca
 825              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH459, 0x0ffff3cb
 826              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH460, 0x0ffff3cc
 827              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH461, 0x0ffff3cd
 828              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH462, 0x0ffff3ce
 829              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH463, 0x0ffff3cf
 830              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH464, 0x0ffff3d0
 831              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH465, 0x0ffff3d1
 832              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH466, 0x0ffff3d2
 833              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH467, 0x0ffff3d3
 834              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH468, 0x0ffff3d4
 835              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH469, 0x0ffff3d5
 836              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH470, 0x0ffff3d6
 837              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH471, 0x0ffff3d7
 838              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH472, 0x0ffff3d8
 839              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH473, 0x0ffff3d9
 840              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH474, 0x0ffff3da
 841              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH475, 0x0ffff3db
 842              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH476, 0x0ffff3dc
 843              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH477, 0x0ffff3dd
 844              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH478, 0x0ffff3de
 845              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH479, 0x0ffff3df
 846              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH480, 0x0ffff3e0
 847              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH481, 0x0ffff3e1
 848              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH482, 0x0ffff3e2
 849              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH483, 0x0ffff3e3
 850              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH484, 0x0ffff3e4
 851              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH485, 0x0ffff3e5
 852              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH486, 0x0ffff3e6
 853              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH487, 0x0ffff3e7
 854              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH488, 0x0ffff3e8
 855              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH489, 0x0ffff3e9
 856              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH490, 0x0ffff3ea
 857              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH491, 0x0ffff3eb
 858              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH492, 0x0ffff3ec
 859              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH493, 0x0ffff3ed
 860              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH494, 0x0ffff3ee
 861              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH495, 0x0ffff3ef
 862              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH496, 0x0ffff3f0
 863              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH497, 0x0ffff3f1
 864              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH498, 0x0ffff3f2
 865              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH499, 0x0ffff3f3
 866              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH500, 0x0ffff3f4
 867              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH501, 0x0ffff3f5
 868              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH502, 0x0ffff3f6
 869              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH503, 0x0ffff3f7
 870              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH504, 0x0ffff3f8
 871              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH505, 0x0ffff3f9
 872              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH506, 0x0ffff3fa
 873              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH507, 0x0ffff3fb
 874              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH508, 0x0ffff3fc
 875              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH509, 0x0ffff3fd
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 17


 876              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH510, 0x0ffff3fe
 877              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH511, 0x0ffff3ff
 878              	.set CYDEV_ROM_BASE, 0x10000000
 879              	.set CYDEV_ROM_SIZE, 0x00002000
 880              	.set CYREG_ROM_DATA_MBASE, 0x10000000
 881              	.set CYREG_ROM_DATA_MSIZE, 0x00002000
 882              	.set CYDEV_SRAM_BASE, 0x20000000
 883              	.set CYDEV_SRAM_SIZE, 0x00001000
 884              	.set CYREG_SRAM_DATA_MBASE, 0x20000000
 885              	.set CYREG_SRAM_DATA_MSIZE, 0x00001000
 886              	.set CYDEV_PERI_BASE, 0x40010000
 887              	.set CYDEV_PERI_SIZE, 0x00010000
 888              	.set CYREG_PERI_DIV_CMD, 0x40010000
 889              	.set CYFLD_PERI_SEL_DIV__OFFSET, 0x00000000
 890              	.set CYFLD_PERI_SEL_DIV__SIZE, 0x00000006
 891              	.set CYFLD_PERI_SEL_TYPE__OFFSET, 0x00000006
 892              	.set CYFLD_PERI_SEL_TYPE__SIZE, 0x00000002
 893              	.set CYFLD_PERI_PA_SEL_DIV__OFFSET, 0x00000008
 894              	.set CYFLD_PERI_PA_SEL_DIV__SIZE, 0x00000006
 895              	.set CYFLD_PERI_PA_SEL_TYPE__OFFSET, 0x0000000e
 896              	.set CYFLD_PERI_PA_SEL_TYPE__SIZE, 0x00000002
 897              	.set CYFLD_PERI_DISABLE__OFFSET, 0x0000001e
 898              	.set CYFLD_PERI_DISABLE__SIZE, 0x00000001
 899              	.set CYFLD_PERI_ENABLE__OFFSET, 0x0000001f
 900              	.set CYFLD_PERI_ENABLE__SIZE, 0x00000001
 901              	.set CYREG_PERI_PCLK_CTL0, 0x40010100
 902              	.set CYREG_PERI_PCLK_CTL1, 0x40010104
 903              	.set CYREG_PERI_PCLK_CTL2, 0x40010108
 904              	.set CYREG_PERI_PCLK_CTL3, 0x4001010c
 905              	.set CYREG_PERI_PCLK_CTL4, 0x40010110
 906              	.set CYREG_PERI_PCLK_CTL5, 0x40010114
 907              	.set CYREG_PERI_PCLK_CTL6, 0x40010118
 908              	.set CYREG_PERI_PCLK_CTL7, 0x4001011c
 909              	.set CYREG_PERI_PCLK_CTL8, 0x40010120
 910              	.set CYREG_PERI_PCLK_CTL9, 0x40010124
 911              	.set CYREG_PERI_PCLK_CTL10, 0x40010128
 912              	.set CYREG_PERI_DIV_16_CTL0, 0x40010300
 913              	.set CYFLD_PERI_EN__OFFSET, 0x00000000
 914              	.set CYFLD_PERI_EN__SIZE, 0x00000001
 915              	.set CYFLD_PERI_INT16_DIV__OFFSET, 0x00000008
 916              	.set CYFLD_PERI_INT16_DIV__SIZE, 0x00000010
 917              	.set CYREG_PERI_DIV_16_CTL1, 0x40010304
 918              	.set CYREG_PERI_DIV_16_CTL2, 0x40010308
 919              	.set CYREG_PERI_DIV_16_CTL3, 0x4001030c
 920              	.set CYREG_PERI_DIV_16_CTL4, 0x40010310
 921              	.set CYREG_PERI_DIV_16_CTL5, 0x40010314
 922              	.set CYREG_PERI_DIV_16_5_CTL0, 0x40010400
 923              	.set CYFLD_PERI_FRAC5_DIV__OFFSET, 0x00000003
 924              	.set CYFLD_PERI_FRAC5_DIV__SIZE, 0x00000005
 925              	.set CYREG_PERI_DIV_16_5_CTL1, 0x40010404
 926              	.set CYREG_PERI_TR_CTL, 0x40010600
 927              	.set CYFLD_PERI_TR_SEL__OFFSET, 0x00000000
 928              	.set CYFLD_PERI_TR_SEL__SIZE, 0x00000007
 929              	.set CYFLD_PERI_TR_GROUP__OFFSET, 0x00000008
 930              	.set CYFLD_PERI_TR_GROUP__SIZE, 0x00000004
 931              	.set CYFLD_PERI_TR_COUNT__OFFSET, 0x00000010
 932              	.set CYFLD_PERI_TR_COUNT__SIZE, 0x00000008
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 18


 933              	.set CYFLD_PERI_TR_OUT__OFFSET, 0x0000001e
 934              	.set CYFLD_PERI_TR_OUT__SIZE, 0x00000001
 935              	.set CYFLD_PERI_TR_ACT__OFFSET, 0x0000001f
 936              	.set CYFLD_PERI_TR_ACT__SIZE, 0x00000001
 937              	.set CYDEV_PERI_TR_GROUP_BASE, 0x40012000
 938              	.set CYDEV_PERI_TR_GROUP_SIZE, 0x00000200
 939              	.set CYREG_PERI_TR_GROUP_TR_OUT_CTL0, 0x40012000
 940              	.set CYFLD_PERI_TR_GROUP_SEL__OFFSET, 0x00000000
 941              	.set CYFLD_PERI_TR_GROUP_SEL__SIZE, 0x00000005
 942              	.set CYREG_PERI_TR_GROUP_TR_OUT_CTL1, 0x40012004
 943              	.set CYDEV_HSIOM_BASE, 0x40020000
 944              	.set CYDEV_HSIOM_SIZE, 0x00004000
 945              	.set CYREG_HSIOM_PORT_SEL0, 0x40020000
 946              	.set CYFLD_HSIOM_IO0_SEL__OFFSET, 0x00000000
 947              	.set CYFLD_HSIOM_IO0_SEL__SIZE, 0x00000004
 948              	.set CYVAL_HSIOM_IO0_SEL_GPIO, 0x00000000
 949              	.set CYVAL_HSIOM_IO0_SEL_GPIO_DSI, 0x00000001
 950              	.set CYVAL_HSIOM_IO0_SEL_DSI_DSI, 0x00000002
 951              	.set CYVAL_HSIOM_IO0_SEL_DSI_GPIO, 0x00000003
 952              	.set CYVAL_HSIOM_IO0_SEL_CSD_SENSE, 0x00000004
 953              	.set CYVAL_HSIOM_IO0_SEL_CSD_SHIELD, 0x00000005
 954              	.set CYVAL_HSIOM_IO0_SEL_AMUXA, 0x00000006
 955              	.set CYVAL_HSIOM_IO0_SEL_AMUXB, 0x00000007
 956              	.set CYVAL_HSIOM_IO0_SEL_ACT_0, 0x00000008
 957              	.set CYVAL_HSIOM_IO0_SEL_ACT_1, 0x00000009
 958              	.set CYVAL_HSIOM_IO0_SEL_ACT_2, 0x0000000a
 959              	.set CYVAL_HSIOM_IO0_SEL_ACT_3, 0x0000000b
 960              	.set CYVAL_HSIOM_IO0_SEL_LCD_COM, 0x0000000c
 961              	.set CYVAL_HSIOM_IO0_SEL_LCD_SEG, 0x0000000d
 962              	.set CYVAL_HSIOM_IO0_SEL_DS_0, 0x0000000c
 963              	.set CYVAL_HSIOM_IO0_SEL_DS_1, 0x0000000d
 964              	.set CYVAL_HSIOM_IO0_SEL_DS_2, 0x0000000e
 965              	.set CYVAL_HSIOM_IO0_SEL_DS_3, 0x0000000f
 966              	.set CYFLD_HSIOM_IO1_SEL__OFFSET, 0x00000004
 967              	.set CYFLD_HSIOM_IO1_SEL__SIZE, 0x00000004
 968              	.set CYFLD_HSIOM_IO2_SEL__OFFSET, 0x00000008
 969              	.set CYFLD_HSIOM_IO2_SEL__SIZE, 0x00000004
 970              	.set CYFLD_HSIOM_IO3_SEL__OFFSET, 0x0000000c
 971              	.set CYFLD_HSIOM_IO3_SEL__SIZE, 0x00000004
 972              	.set CYFLD_HSIOM_IO4_SEL__OFFSET, 0x00000010
 973              	.set CYFLD_HSIOM_IO4_SEL__SIZE, 0x00000004
 974              	.set CYFLD_HSIOM_IO5_SEL__OFFSET, 0x00000014
 975              	.set CYFLD_HSIOM_IO5_SEL__SIZE, 0x00000004
 976              	.set CYFLD_HSIOM_IO6_SEL__OFFSET, 0x00000018
 977              	.set CYFLD_HSIOM_IO6_SEL__SIZE, 0x00000004
 978              	.set CYFLD_HSIOM_IO7_SEL__OFFSET, 0x0000001c
 979              	.set CYFLD_HSIOM_IO7_SEL__SIZE, 0x00000004
 980              	.set CYREG_HSIOM_PORT_SEL1, 0x40020100
 981              	.set CYREG_HSIOM_PORT_SEL2, 0x40020200
 982              	.set CYREG_HSIOM_PORT_SEL3, 0x40020300
 983              	.set CYREG_HSIOM_PORT_SEL4, 0x40020400
 984              	.set CYREG_HSIOM_PUMP_CTL, 0x40022000
 985              	.set CYFLD_HSIOM_CLOCK_SEL__OFFSET, 0x00000000
 986              	.set CYFLD_HSIOM_CLOCK_SEL__SIZE, 0x00000001
 987              	.set CYFLD_HSIOM_ENABLED__OFFSET, 0x0000001f
 988              	.set CYFLD_HSIOM_ENABLED__SIZE, 0x00000001
 989              	.set CYREG_PWR_CONTROL, 0x40030000
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 19


 990              	.set CYFLD__POWER_MODE__OFFSET, 0x00000000
 991              	.set CYFLD__POWER_MODE__SIZE, 0x00000004
 992              	.set CYVAL__POWER_MODE_RESET, 0x00000000
 993              	.set CYVAL__POWER_MODE_ACTIVE, 0x00000001
 994              	.set CYVAL__POWER_MODE_SLEEP, 0x00000002
 995              	.set CYVAL__POWER_MODE_DEEP_SLEEP, 0x00000003
 996              	.set CYFLD__DEBUG_SESSION__OFFSET, 0x00000004
 997              	.set CYFLD__DEBUG_SESSION__SIZE, 0x00000001
 998              	.set CYVAL__DEBUG_SESSION_NO_SESSION, 0x00000000
 999              	.set CYVAL__DEBUG_SESSION_SESSION_ACTIVE, 0x00000001
 1000              	.set CYFLD__LPM_READY__OFFSET, 0x00000005
 1001              	.set CYFLD__LPM_READY__SIZE, 0x00000001
 1002              	.set CYFLD__OVER_TEMP_EN__OFFSET, 0x00000010
 1003              	.set CYFLD__OVER_TEMP_EN__SIZE, 0x00000001
 1004              	.set CYFLD__OVER_TEMP_THRESH__OFFSET, 0x00000011
 1005              	.set CYFLD__OVER_TEMP_THRESH__SIZE, 0x00000001
 1006              	.set CYFLD__SPARE__OFFSET, 0x00000012
 1007              	.set CYFLD__SPARE__SIZE, 0x00000002
 1008              	.set CYFLD__EXT_VCCD__OFFSET, 0x00000017
 1009              	.set CYFLD__EXT_VCCD__SIZE, 0x00000001
 1010              	.set CYREG_PWR_KEY_DELAY, 0x40030004
 1011              	.set CYFLD__WAKEUP_HOLDOFF__OFFSET, 0x00000000
 1012              	.set CYFLD__WAKEUP_HOLDOFF__SIZE, 0x0000000a
 1013              	.set CYREG_PWR_DDFT_SELECT, 0x4003000c
 1014              	.set CYFLD__DDFT0_SEL__OFFSET, 0x00000000
 1015              	.set CYFLD__DDFT0_SEL__SIZE, 0x00000004
 1016              	.set CYVAL__DDFT0_SEL_WAKEUP, 0x00000000
 1017              	.set CYVAL__DDFT0_SEL_AWAKE, 0x00000001
 1018              	.set CYVAL__DDFT0_SEL_ACT_POWER_EN, 0x00000002
 1019              	.set CYVAL__DDFT0_SEL_ACT_POWER_UP, 0x00000003
 1020              	.set CYVAL__DDFT0_SEL_ACT_POWER_GOOD, 0x00000004
 1021              	.set CYVAL__DDFT0_SEL_ACT_REF_EN, 0x00000005
 1022              	.set CYVAL__DDFT0_SEL_ACT_COMP_EN, 0x00000006
 1023              	.set CYVAL__DDFT0_SEL_DPSLP_REF_EN, 0x00000007
 1024              	.set CYVAL__DDFT0_SEL_DPSLP_REG_EN, 0x00000008
 1025              	.set CYVAL__DDFT0_SEL_DPSLP_COMP_EN, 0x00000009
 1026              	.set CYVAL__DDFT0_SEL_OVER_TEMP_EN, 0x0000000a
 1027              	.set CYVAL__DDFT0_SEL_SLEEPHOLDREQ_N, 0x0000000b
 1028              	.set CYVAL__DDFT0_SEL_ADFT_BUF_EN, 0x0000000c
 1029              	.set CYVAL__DDFT0_SEL_ATPG_OBSERVE, 0x0000000d
 1030              	.set CYVAL__DDFT0_SEL_GND, 0x0000000e
 1031              	.set CYVAL__DDFT0_SEL_PWR, 0x0000000f
 1032              	.set CYFLD__DDFT1_SEL__OFFSET, 0x00000004
 1033              	.set CYFLD__DDFT1_SEL__SIZE, 0x00000004
 1034              	.set CYVAL__DDFT1_SEL_WAKEUP, 0x00000000
 1035              	.set CYVAL__DDFT1_SEL_AWAKE, 0x00000001
 1036              	.set CYVAL__DDFT1_SEL_ACT_POWER_EN, 0x00000002
 1037              	.set CYVAL__DDFT1_SEL_ACT_POWER_UP, 0x00000003
 1038              	.set CYVAL__DDFT1_SEL_ACT_POWER_GOOD, 0x00000004
 1039              	.set CYVAL__DDFT1_SEL_ACT_REF_VALID, 0x00000005
 1040              	.set CYVAL__DDFT1_SEL_ACT_REG_VALID, 0x00000006
 1041              	.set CYVAL__DDFT1_SEL_ACT_COMP_OUT, 0x00000007
 1042              	.set CYVAL__DDFT1_SEL_ACT_TEMP_HIGH, 0x00000008
 1043              	.set CYVAL__DDFT1_SEL_DPSLP_COMP_OUT, 0x00000009
 1044              	.set CYVAL__DDFT1_SEL_DPSLP_POWER_UP, 0x0000000a
 1045              	.set CYVAL__DDFT1_SEL_AWAKE_DELAYED, 0x0000000b
 1046              	.set CYVAL__DDFT1_SEL_LPM_READY, 0x0000000c
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 20


 1047              	.set CYVAL__DDFT1_SEL_SLEEPHOLDACK_N, 0x0000000d
 1048              	.set CYVAL__DDFT1_SEL_GND, 0x0000000e
 1049              	.set CYVAL__DDFT1_SEL_PWR, 0x0000000f
 1050              	.set CYREG_TST_MODE, 0x40030014
 1051              	.set CYFLD__SWD_CONNECTED__OFFSET, 0x00000002
 1052              	.set CYFLD__SWD_CONNECTED__SIZE, 0x00000001
 1053              	.set CYFLD__BLOCK_ALT_XRES__OFFSET, 0x0000001c
 1054              	.set CYFLD__BLOCK_ALT_XRES__SIZE, 0x00000001
 1055              	.set CYFLD__TEST_KEY_DFT_EN__OFFSET, 0x0000001e
 1056              	.set CYFLD__TEST_KEY_DFT_EN__SIZE, 0x00000001
 1057              	.set CYFLD__TEST_MODE__OFFSET, 0x0000001f
 1058              	.set CYFLD__TEST_MODE__SIZE, 0x00000001
 1059              	.set CYREG_TST_DDFT_CTRL, 0x40030018
 1060              	.set CYFLD__DFT_SEL0__OFFSET, 0x00000000
 1061              	.set CYFLD__DFT_SEL0__SIZE, 0x00000004
 1062              	.set CYVAL__DFT_SEL0_SRC0, 0x00000000
 1063              	.set CYVAL__DFT_SEL0_SRC1, 0x00000001
 1064              	.set CYVAL__DFT_SEL0_SRC2, 0x00000002
 1065              	.set CYVAL__DFT_SEL0_SRC3, 0x00000003
 1066              	.set CYVAL__DFT_SEL0_SRC4, 0x00000004
 1067              	.set CYVAL__DFT_SEL0_SRC5, 0x00000005
 1068              	.set CYVAL__DFT_SEL0_SRC6, 0x00000006
 1069              	.set CYVAL__DFT_SEL0_SRC7, 0x00000007
 1070              	.set CYVAL__DFT_SEL0_CLK0, 0x00000008
 1071              	.set CYVAL__DFT_SEL0_CLK1, 0x00000009
 1072              	.set CYVAL__DFT_SEL0_PWR0, 0x0000000a
 1073              	.set CYVAL__DFT_SEL0_PWR1, 0x0000000b
 1074              	.set CYVAL__DFT_SEL0_RES0, 0x0000000c
 1075              	.set CYVAL__DFT_SEL0_RES1, 0x0000000d
 1076              	.set CYVAL__DFT_SEL0_ADFT_COMP, 0x0000000e
 1077              	.set CYVAL__DFT_SEL0_VSS, 0x0000000f
 1078              	.set CYFLD__DFT_SEL1__OFFSET, 0x00000008
 1079              	.set CYFLD__DFT_SEL1__SIZE, 0x00000004
 1080              	.set CYVAL__DFT_SEL1_SRC0, 0x00000000
 1081              	.set CYVAL__DFT_SEL1_SRC1, 0x00000001
 1082              	.set CYVAL__DFT_SEL1_SRC2, 0x00000002
 1083              	.set CYVAL__DFT_SEL1_SRC3, 0x00000003
 1084              	.set CYVAL__DFT_SEL1_SRC4, 0x00000004
 1085              	.set CYVAL__DFT_SEL1_SRC5, 0x00000005
 1086              	.set CYVAL__DFT_SEL1_SRC6, 0x00000006
 1087              	.set CYVAL__DFT_SEL1_SRC7, 0x00000007
 1088              	.set CYVAL__DFT_SEL1_CLK0, 0x00000008
 1089              	.set CYVAL__DFT_SEL1_CLK1, 0x00000009
 1090              	.set CYVAL__DFT_SEL1_PWR0, 0x0000000a
 1091              	.set CYVAL__DFT_SEL1_PWR1, 0x0000000b
 1092              	.set CYVAL__DFT_SEL1_RES0, 0x0000000c
 1093              	.set CYVAL__DFT_SEL1_RES1, 0x0000000d
 1094              	.set CYVAL__DFT_SEL1_ADFT_COMP, 0x0000000e
 1095              	.set CYVAL__DFT_SEL1_VSS, 0x0000000f
 1096              	.set CYFLD__ENABLE__OFFSET, 0x0000001f
 1097              	.set CYFLD__ENABLE__SIZE, 0x00000001
 1098              	.set CYREG_TST_TRIM_CNTR1, 0x4003001c
 1099              	.set CYFLD__COUNTER__OFFSET, 0x00000000
 1100              	.set CYFLD__COUNTER__SIZE, 0x00000010
 1101              	.set CYFLD__COUNTER_DONE__OFFSET, 0x0000001f
 1102              	.set CYFLD__COUNTER_DONE__SIZE, 0x00000001
 1103              	.set CYREG_TST_TRIM_CNTR2, 0x40030020
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 21


 1104              	.set CYREG_TST_ADFT_CTRL, 0x40030024
 1105              	.set CYFLD__BUF_AUTO_ZERO__OFFSET, 0x00000000
 1106              	.set CYFLD__BUF_AUTO_ZERO__SIZE, 0x00000001
 1107              	.set CYFLD__BUF_MODE__OFFSET, 0x00000008
 1108              	.set CYFLD__BUF_MODE__SIZE, 0x00000002
 1109              	.set CYFLD__BUF_COMP_OUT__OFFSET, 0x00000010
 1110              	.set CYFLD__BUF_COMP_OUT__SIZE, 0x00000001
 1111              	.set CYFLD__BUF_EN__OFFSET, 0x0000001f
 1112              	.set CYFLD__BUF_EN__SIZE, 0x00000001
 1113              	.set CYREG_CLK_SELECT, 0x40030028
 1114              	.set CYFLD__HFCLK_SEL__OFFSET, 0x00000000
 1115              	.set CYFLD__HFCLK_SEL__SIZE, 0x00000002
 1116              	.set CYVAL__HFCLK_SEL_IMO, 0x00000000
 1117              	.set CYVAL__HFCLK_SEL_EXTCLK, 0x00000001
 1118              	.set CYVAL__HFCLK_SEL_ECO, 0x00000002
 1119              	.set CYFLD__HFCLK_DIV__OFFSET, 0x00000002
 1120              	.set CYFLD__HFCLK_DIV__SIZE, 0x00000002
 1121              	.set CYVAL__HFCLK_DIV_NO_DIV, 0x00000000
 1122              	.set CYVAL__HFCLK_DIV_DIV_BY_2, 0x00000001
 1123              	.set CYVAL__HFCLK_DIV_DIV_BY_4, 0x00000002
 1124              	.set CYVAL__HFCLK_DIV_DIV_BY_8, 0x00000003
 1125              	.set CYFLD__PUMP_SEL__OFFSET, 0x00000004
 1126              	.set CYFLD__PUMP_SEL__SIZE, 0x00000002
 1127              	.set CYVAL__PUMP_SEL_GND, 0x00000000
 1128              	.set CYVAL__PUMP_SEL_IMO, 0x00000001
 1129              	.set CYVAL__PUMP_SEL_HFCLK, 0x00000002
 1130              	.set CYFLD__SYSCLK_DIV__OFFSET, 0x00000006
 1131              	.set CYFLD__SYSCLK_DIV__SIZE, 0x00000002
 1132              	.set CYVAL__SYSCLK_DIV_NO_DIV, 0x00000000
 1133              	.set CYVAL__SYSCLK_DIV_DIV_BY_2, 0x00000001
 1134              	.set CYVAL__SYSCLK_DIV_DIV_BY_4, 0x00000002
 1135              	.set CYVAL__SYSCLK_DIV_DIV_BY_8, 0x00000003
 1136              	.set CYREG_CLK_ILO_CONFIG, 0x4003002c
 1137              	.set CYREG_CLK_IMO_CONFIG, 0x40030030
 1138              	.set CYREG_CLK_DFT_SELECT, 0x40030034
 1139              	.set CYFLD__DFT_DIV0__OFFSET, 0x00000004
 1140              	.set CYFLD__DFT_DIV0__SIZE, 0x00000002
 1141              	.set CYVAL__DFT_DIV0_NO_DIV, 0x00000000
 1142              	.set CYVAL__DFT_DIV0_DIV_BY_2, 0x00000001
 1143              	.set CYVAL__DFT_DIV0_DIV_BY_4, 0x00000002
 1144              	.set CYVAL__DFT_DIV0_DIV_BY_8, 0x00000003
 1145              	.set CYFLD__DFT_EDGE0__OFFSET, 0x00000006
 1146              	.set CYFLD__DFT_EDGE0__SIZE, 0x00000001
 1147              	.set CYVAL__DFT_EDGE0_POSEDGE, 0x00000000
 1148              	.set CYVAL__DFT_EDGE0_NEGEDGE, 0x00000001
 1149              	.set CYFLD__DFT_DIV1__OFFSET, 0x0000000c
 1150              	.set CYFLD__DFT_DIV1__SIZE, 0x00000002
 1151              	.set CYVAL__DFT_DIV1_NO_DIV, 0x00000000
 1152              	.set CYVAL__DFT_DIV1_DIV_BY_2, 0x00000001
 1153              	.set CYVAL__DFT_DIV1_DIV_BY_4, 0x00000002
 1154              	.set CYVAL__DFT_DIV1_DIV_BY_8, 0x00000003
 1155              	.set CYFLD__DFT_EDGE1__OFFSET, 0x0000000e
 1156              	.set CYFLD__DFT_EDGE1__SIZE, 0x00000001
 1157              	.set CYVAL__DFT_EDGE1_POSEDGE, 0x00000000
 1158              	.set CYVAL__DFT_EDGE1_NEGEDGE, 0x00000001
 1159              	.set CYREG_WDT_DISABLE_KEY, 0x40030038
 1160              	.set CYFLD__KEY__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 22


 1161              	.set CYFLD__KEY__SIZE, 0x00000020
 1162              	.set CYREG_WDT_COUNTER, 0x4003003c
 1163              	.set CYREG_WDT_MATCH, 0x40030040
 1164              	.set CYFLD__MATCH__OFFSET, 0x00000000
 1165              	.set CYFLD__MATCH__SIZE, 0x00000010
 1166              	.set CYFLD__IGNORE_BITS__OFFSET, 0x00000010
 1167              	.set CYFLD__IGNORE_BITS__SIZE, 0x00000004
 1168              	.set CYREG_SRSS_INTR, 0x40030044
 1169              	.set CYFLD__WDT_MATCH__OFFSET, 0x00000000
 1170              	.set CYFLD__WDT_MATCH__SIZE, 0x00000001
 1171              	.set CYFLD__TEMP_HIGH__OFFSET, 0x00000001
 1172              	.set CYFLD__TEMP_HIGH__SIZE, 0x00000001
 1173              	.set CYREG_SRSS_INTR_SET, 0x40030048
 1174              	.set CYREG_SRSS_INTR_MASK, 0x4003004c
 1175              	.set CYREG_RES_CAUSE, 0x40030054
 1176              	.set CYFLD__RESET_WDT__OFFSET, 0x00000000
 1177              	.set CYFLD__RESET_WDT__SIZE, 0x00000001
 1178              	.set CYFLD__RESET_PROT_FAULT__OFFSET, 0x00000003
 1179              	.set CYFLD__RESET_PROT_FAULT__SIZE, 0x00000001
 1180              	.set CYFLD__RESET_SOFT__OFFSET, 0x00000004
 1181              	.set CYFLD__RESET_SOFT__SIZE, 0x00000001
 1182              	.set CYREG_PWR_BG_TRIM1, 0x40030f00
 1183              	.set CYFLD__REF_VTRIM__OFFSET, 0x00000000
 1184              	.set CYFLD__REF_VTRIM__SIZE, 0x00000006
 1185              	.set CYREG_PWR_BG_TRIM2, 0x40030f04
 1186              	.set CYFLD__REF_ITRIM__OFFSET, 0x00000000
 1187              	.set CYFLD__REF_ITRIM__SIZE, 0x00000006
 1188              	.set CYREG_CLK_IMO_SELECT, 0x40030f08
 1189              	.set CYFLD__FREQ__OFFSET, 0x00000000
 1190              	.set CYFLD__FREQ__SIZE, 0x00000003
 1191              	.set CYVAL__FREQ_24_MHZ, 0x00000000
 1192              	.set CYVAL__FREQ_28_MHZ, 0x00000001
 1193              	.set CYVAL__FREQ_32_MHZ, 0x00000002
 1194              	.set CYVAL__FREQ_36_MHZ, 0x00000003
 1195              	.set CYVAL__FREQ_40_MHZ, 0x00000004
 1196              	.set CYVAL__FREQ_44_MHZ, 0x00000005
 1197              	.set CYVAL__FREQ_48_MHZ, 0x00000006
 1198              	.set CYREG_CLK_IMO_TRIM1, 0x40030f0c
 1199              	.set CYFLD__OFFSET__OFFSET, 0x00000000
 1200              	.set CYFLD__OFFSET__SIZE, 0x00000008
 1201              	.set CYREG_CLK_IMO_TRIM2, 0x40030f10
 1202              	.set CYFLD__FSOFFSET__OFFSET, 0x00000000
 1203              	.set CYFLD__FSOFFSET__SIZE, 0x00000003
 1204              	.set CYREG_PWR_PWRSYS_TRIM1, 0x40030f14
 1205              	.set CYFLD__DPSLP_REF_TRIM__OFFSET, 0x00000000
 1206              	.set CYFLD__DPSLP_REF_TRIM__SIZE, 0x00000004
 1207              	.set CYFLD__SPARE_TRIM__OFFSET, 0x00000004
 1208              	.set CYFLD__SPARE_TRIM__SIZE, 0x00000004
 1209              	.set CYREG_CLK_IMO_TRIM3, 0x40030f18
 1210              	.set CYFLD__STEPSIZE__OFFSET, 0x00000000
 1211              	.set CYFLD__STEPSIZE__SIZE, 0x00000005
 1212              	.set CYFLD__TCTRIM__OFFSET, 0x00000005
 1213              	.set CYFLD__TCTRIM__SIZE, 0x00000002
 1214              	.set CYDEV_GPIO_BASE, 0x40040000
 1215              	.set CYDEV_GPIO_SIZE, 0x00004000
 1216              	.set CYDEV_GPIO_PRT0_BASE, 0x40040000
 1217              	.set CYDEV_GPIO_PRT0_SIZE, 0x00000100
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 23


 1218              	.set CYREG_GPIO_PRT0_DR, 0x40040000
 1219              	.set CYFLD_GPIO_PRT_DATA0__OFFSET, 0x00000000
 1220              	.set CYFLD_GPIO_PRT_DATA0__SIZE, 0x00000001
 1221              	.set CYFLD_GPIO_PRT_DATA1__OFFSET, 0x00000001
 1222              	.set CYFLD_GPIO_PRT_DATA1__SIZE, 0x00000001
 1223              	.set CYFLD_GPIO_PRT_DATA2__OFFSET, 0x00000002
 1224              	.set CYFLD_GPIO_PRT_DATA2__SIZE, 0x00000001
 1225              	.set CYFLD_GPIO_PRT_DATA3__OFFSET, 0x00000003
 1226              	.set CYFLD_GPIO_PRT_DATA3__SIZE, 0x00000001
 1227              	.set CYFLD_GPIO_PRT_DATA4__OFFSET, 0x00000004
 1228              	.set CYFLD_GPIO_PRT_DATA4__SIZE, 0x00000001
 1229              	.set CYFLD_GPIO_PRT_DATA5__OFFSET, 0x00000005
 1230              	.set CYFLD_GPIO_PRT_DATA5__SIZE, 0x00000001
 1231              	.set CYFLD_GPIO_PRT_DATA6__OFFSET, 0x00000006
 1232              	.set CYFLD_GPIO_PRT_DATA6__SIZE, 0x00000001
 1233              	.set CYFLD_GPIO_PRT_DATA7__OFFSET, 0x00000007
 1234              	.set CYFLD_GPIO_PRT_DATA7__SIZE, 0x00000001
 1235              	.set CYREG_GPIO_PRT0_PS, 0x40040004
 1236              	.set CYFLD_GPIO_PRT_FLT_DATA__OFFSET, 0x00000008
 1237              	.set CYFLD_GPIO_PRT_FLT_DATA__SIZE, 0x00000001
 1238              	.set CYREG_GPIO_PRT0_PC, 0x40040008
 1239              	.set CYFLD_GPIO_PRT_DM0__OFFSET, 0x00000000
 1240              	.set CYFLD_GPIO_PRT_DM0__SIZE, 0x00000003
 1241              	.set CYVAL_GPIO_PRT_DM0_OFF, 0x00000000
 1242              	.set CYVAL_GPIO_PRT_DM0_INPUT, 0x00000001
 1243              	.set CYVAL_GPIO_PRT_DM0_0_PU, 0x00000002
 1244              	.set CYVAL_GPIO_PRT_DM0_PD_1, 0x00000003
 1245              	.set CYVAL_GPIO_PRT_DM0_0_Z, 0x00000004
 1246              	.set CYVAL_GPIO_PRT_DM0_Z_1, 0x00000005
 1247              	.set CYVAL_GPIO_PRT_DM0_0_1, 0x00000006
 1248              	.set CYVAL_GPIO_PRT_DM0_PD_PU, 0x00000007
 1249              	.set CYFLD_GPIO_PRT_DM1__OFFSET, 0x00000003
 1250              	.set CYFLD_GPIO_PRT_DM1__SIZE, 0x00000003
 1251              	.set CYFLD_GPIO_PRT_DM2__OFFSET, 0x00000006
 1252              	.set CYFLD_GPIO_PRT_DM2__SIZE, 0x00000003
 1253              	.set CYFLD_GPIO_PRT_DM3__OFFSET, 0x00000009
 1254              	.set CYFLD_GPIO_PRT_DM3__SIZE, 0x00000003
 1255              	.set CYFLD_GPIO_PRT_DM4__OFFSET, 0x0000000c
 1256              	.set CYFLD_GPIO_PRT_DM4__SIZE, 0x00000003
 1257              	.set CYFLD_GPIO_PRT_DM5__OFFSET, 0x0000000f
 1258              	.set CYFLD_GPIO_PRT_DM5__SIZE, 0x00000003
 1259              	.set CYFLD_GPIO_PRT_DM6__OFFSET, 0x00000012
 1260              	.set CYFLD_GPIO_PRT_DM6__SIZE, 0x00000003
 1261              	.set CYFLD_GPIO_PRT_DM7__OFFSET, 0x00000015
 1262              	.set CYFLD_GPIO_PRT_DM7__SIZE, 0x00000003
 1263              	.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET, 0x00000018
 1264              	.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE, 0x00000001
 1265              	.set CYFLD_GPIO_PRT_PORT_SLOW__OFFSET, 0x00000019
 1266              	.set CYFLD_GPIO_PRT_PORT_SLOW__SIZE, 0x00000001
 1267              	.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET, 0x0000001e
 1268              	.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE, 0x00000002
 1269              	.set CYREG_GPIO_PRT0_INTR_CFG, 0x4004000c
 1270              	.set CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET, 0x00000000
 1271              	.set CYFLD_GPIO_PRT_EDGE0_SEL__SIZE, 0x00000002
 1272              	.set CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE, 0x00000000
 1273              	.set CYVAL_GPIO_PRT_EDGE0_SEL_RISING, 0x00000001
 1274              	.set CYVAL_GPIO_PRT_EDGE0_SEL_FALLING, 0x00000002
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 24


 1275              	.set CYVAL_GPIO_PRT_EDGE0_SEL_BOTH, 0x00000003
 1276              	.set CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET, 0x00000002
 1277              	.set CYFLD_GPIO_PRT_EDGE1_SEL__SIZE, 0x00000002
 1278              	.set CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET, 0x00000004
 1279              	.set CYFLD_GPIO_PRT_EDGE2_SEL__SIZE, 0x00000002
 1280              	.set CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET, 0x00000006
 1281              	.set CYFLD_GPIO_PRT_EDGE3_SEL__SIZE, 0x00000002
 1282              	.set CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET, 0x00000008
 1283              	.set CYFLD_GPIO_PRT_EDGE4_SEL__SIZE, 0x00000002
 1284              	.set CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET, 0x0000000a
 1285              	.set CYFLD_GPIO_PRT_EDGE5_SEL__SIZE, 0x00000002
 1286              	.set CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET, 0x0000000c
 1287              	.set CYFLD_GPIO_PRT_EDGE6_SEL__SIZE, 0x00000002
 1288              	.set CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET, 0x0000000e
 1289              	.set CYFLD_GPIO_PRT_EDGE7_SEL__SIZE, 0x00000002
 1290              	.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET, 0x00000010
 1291              	.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE, 0x00000002
 1292              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE, 0x00000000
 1293              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING, 0x00000001
 1294              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING, 0x00000002
 1295              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH, 0x00000003
 1296              	.set CYFLD_GPIO_PRT_FLT_SEL__OFFSET, 0x00000012
 1297              	.set CYFLD_GPIO_PRT_FLT_SEL__SIZE, 0x00000003
 1298              	.set CYREG_GPIO_PRT0_INTR, 0x40040010
 1299              	.set CYFLD_GPIO_PRT_PS_DATA0__OFFSET, 0x00000010
 1300              	.set CYFLD_GPIO_PRT_PS_DATA0__SIZE, 0x00000001
 1301              	.set CYFLD_GPIO_PRT_PS_DATA1__OFFSET, 0x00000011
 1302              	.set CYFLD_GPIO_PRT_PS_DATA1__SIZE, 0x00000001
 1303              	.set CYFLD_GPIO_PRT_PS_DATA2__OFFSET, 0x00000012
 1304              	.set CYFLD_GPIO_PRT_PS_DATA2__SIZE, 0x00000001
 1305              	.set CYFLD_GPIO_PRT_PS_DATA3__OFFSET, 0x00000013
 1306              	.set CYFLD_GPIO_PRT_PS_DATA3__SIZE, 0x00000001
 1307              	.set CYFLD_GPIO_PRT_PS_DATA4__OFFSET, 0x00000014
 1308              	.set CYFLD_GPIO_PRT_PS_DATA4__SIZE, 0x00000001
 1309              	.set CYFLD_GPIO_PRT_PS_DATA5__OFFSET, 0x00000015
 1310              	.set CYFLD_GPIO_PRT_PS_DATA5__SIZE, 0x00000001
 1311              	.set CYFLD_GPIO_PRT_PS_DATA6__OFFSET, 0x00000016
 1312              	.set CYFLD_GPIO_PRT_PS_DATA6__SIZE, 0x00000001
 1313              	.set CYFLD_GPIO_PRT_PS_DATA7__OFFSET, 0x00000017
 1314              	.set CYFLD_GPIO_PRT_PS_DATA7__SIZE, 0x00000001
 1315              	.set CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET, 0x00000018
 1316              	.set CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE, 0x00000001
 1317              	.set CYREG_GPIO_PRT0_PC2, 0x40040018
 1318              	.set CYFLD_GPIO_PRT_INP_DIS0__OFFSET, 0x00000000
 1319              	.set CYFLD_GPIO_PRT_INP_DIS0__SIZE, 0x00000001
 1320              	.set CYFLD_GPIO_PRT_INP_DIS1__OFFSET, 0x00000001
 1321              	.set CYFLD_GPIO_PRT_INP_DIS1__SIZE, 0x00000001
 1322              	.set CYFLD_GPIO_PRT_INP_DIS2__OFFSET, 0x00000002
 1323              	.set CYFLD_GPIO_PRT_INP_DIS2__SIZE, 0x00000001
 1324              	.set CYFLD_GPIO_PRT_INP_DIS3__OFFSET, 0x00000003
 1325              	.set CYFLD_GPIO_PRT_INP_DIS3__SIZE, 0x00000001
 1326              	.set CYFLD_GPIO_PRT_INP_DIS4__OFFSET, 0x00000004
 1327              	.set CYFLD_GPIO_PRT_INP_DIS4__SIZE, 0x00000001
 1328              	.set CYFLD_GPIO_PRT_INP_DIS5__OFFSET, 0x00000005
 1329              	.set CYFLD_GPIO_PRT_INP_DIS5__SIZE, 0x00000001
 1330              	.set CYFLD_GPIO_PRT_INP_DIS6__OFFSET, 0x00000006
 1331              	.set CYFLD_GPIO_PRT_INP_DIS6__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 25


 1332              	.set CYFLD_GPIO_PRT_INP_DIS7__OFFSET, 0x00000007
 1333              	.set CYFLD_GPIO_PRT_INP_DIS7__SIZE, 0x00000001
 1334              	.set CYREG_GPIO_PRT0_DR_SET, 0x40040040
 1335              	.set CYFLD_GPIO_PRT_DATA__OFFSET, 0x00000000
 1336              	.set CYFLD_GPIO_PRT_DATA__SIZE, 0x00000008
 1337              	.set CYREG_GPIO_PRT0_DR_CLR, 0x40040044
 1338              	.set CYREG_GPIO_PRT0_DR_INV, 0x40040048
 1339              	.set CYDEV_GPIO_PRT1_BASE, 0x40040100
 1340              	.set CYDEV_GPIO_PRT1_SIZE, 0x00000100
 1341              	.set CYREG_GPIO_PRT1_DR, 0x40040100
 1342              	.set CYREG_GPIO_PRT1_PS, 0x40040104
 1343              	.set CYREG_GPIO_PRT1_PC, 0x40040108
 1344              	.set CYREG_GPIO_PRT1_INTR_CFG, 0x4004010c
 1345              	.set CYREG_GPIO_PRT1_INTR, 0x40040110
 1346              	.set CYREG_GPIO_PRT1_PC2, 0x40040118
 1347              	.set CYREG_GPIO_PRT1_DR_SET, 0x40040140
 1348              	.set CYREG_GPIO_PRT1_DR_CLR, 0x40040144
 1349              	.set CYREG_GPIO_PRT1_DR_INV, 0x40040148
 1350              	.set CYDEV_GPIO_PRT2_BASE, 0x40040200
 1351              	.set CYDEV_GPIO_PRT2_SIZE, 0x00000100
 1352              	.set CYREG_GPIO_PRT2_DR, 0x40040200
 1353              	.set CYREG_GPIO_PRT2_PS, 0x40040204
 1354              	.set CYREG_GPIO_PRT2_PC, 0x40040208
 1355              	.set CYREG_GPIO_PRT2_INTR_CFG, 0x4004020c
 1356              	.set CYREG_GPIO_PRT2_INTR, 0x40040210
 1357              	.set CYREG_GPIO_PRT2_PC2, 0x40040218
 1358              	.set CYREG_GPIO_PRT2_DR_SET, 0x40040240
 1359              	.set CYREG_GPIO_PRT2_DR_CLR, 0x40040244
 1360              	.set CYREG_GPIO_PRT2_DR_INV, 0x40040248
 1361              	.set CYDEV_GPIO_PRT3_BASE, 0x40040300
 1362              	.set CYDEV_GPIO_PRT3_SIZE, 0x00000100
 1363              	.set CYREG_GPIO_PRT3_DR, 0x40040300
 1364              	.set CYREG_GPIO_PRT3_PS, 0x40040304
 1365              	.set CYREG_GPIO_PRT3_PC, 0x40040308
 1366              	.set CYREG_GPIO_PRT3_INTR_CFG, 0x4004030c
 1367              	.set CYREG_GPIO_PRT3_INTR, 0x40040310
 1368              	.set CYREG_GPIO_PRT3_PC2, 0x40040318
 1369              	.set CYREG_GPIO_PRT3_DR_SET, 0x40040340
 1370              	.set CYREG_GPIO_PRT3_DR_CLR, 0x40040344
 1371              	.set CYREG_GPIO_PRT3_DR_INV, 0x40040348
 1372              	.set CYDEV_GPIO_PRT4_BASE, 0x40040400
 1373              	.set CYDEV_GPIO_PRT4_SIZE, 0x00000100
 1374              	.set CYREG_GPIO_PRT4_DR, 0x40040400
 1375              	.set CYREG_GPIO_PRT4_PS, 0x40040404
 1376              	.set CYREG_GPIO_PRT4_PC, 0x40040408
 1377              	.set CYREG_GPIO_PRT4_INTR_CFG, 0x4004040c
 1378              	.set CYREG_GPIO_PRT4_INTR, 0x40040410
 1379              	.set CYREG_GPIO_PRT4_PC2, 0x40040418
 1380              	.set CYREG_GPIO_PRT4_DR_SET, 0x40040440
 1381              	.set CYREG_GPIO_PRT4_DR_CLR, 0x40040444
 1382              	.set CYREG_GPIO_PRT4_DR_INV, 0x40040448
 1383              	.set CYREG_GPIO_INTR_CAUSE, 0x40041000
 1384              	.set CYFLD_GPIO_PORT_INT__OFFSET, 0x00000000
 1385              	.set CYFLD_GPIO_PORT_INT__SIZE, 0x00000005
 1386              	.set CYDEV_PRGIO_BASE, 0x40050000
 1387              	.set CYDEV_PRGIO_SIZE, 0x00001000
 1388              	.set CYDEV_PRGIO_PRT0_BASE, 0x40050000
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 26


 1389              	.set CYDEV_PRGIO_PRT0_SIZE, 0x00000100
 1390              	.set CYREG_PRGIO_PRT0_CTL, 0x40050000
 1391              	.set CYFLD_PRGIO_PRT_BYPASS__OFFSET, 0x00000000
 1392              	.set CYFLD_PRGIO_PRT_BYPASS__SIZE, 0x00000008
 1393              	.set CYFLD_PRGIO_PRT_CLOCK_SRC__OFFSET, 0x00000008
 1394              	.set CYFLD_PRGIO_PRT_CLOCK_SRC__SIZE, 0x00000005
 1395              	.set CYFLD_PRGIO_PRT_HLD_OVR__OFFSET, 0x00000018
 1396              	.set CYFLD_PRGIO_PRT_HLD_OVR__SIZE, 0x00000001
 1397              	.set CYFLD_PRGIO_PRT_PIPELINE_EN__OFFSET, 0x00000019
 1398              	.set CYFLD_PRGIO_PRT_PIPELINE_EN__SIZE, 0x00000001
 1399              	.set CYFLD_PRGIO_PRT_ENABLED__OFFSET, 0x0000001f
 1400              	.set CYFLD_PRGIO_PRT_ENABLED__SIZE, 0x00000001
 1401              	.set CYREG_PRGIO_PRT0_SYNC_CTL, 0x40050010
 1402              	.set CYFLD_PRGIO_PRT_IO_SYNC_EN__OFFSET, 0x00000000
 1403              	.set CYFLD_PRGIO_PRT_IO_SYNC_EN__SIZE, 0x00000008
 1404              	.set CYFLD_PRGIO_PRT_CHIP_SYNC_EN__OFFSET, 0x00000008
 1405              	.set CYFLD_PRGIO_PRT_CHIP_SYNC_EN__SIZE, 0x00000008
 1406              	.set CYREG_PRGIO_PRT0_LUT_SEL0, 0x40050020
 1407              	.set CYFLD_PRGIO_PRT_LUT_TR0_SEL__OFFSET, 0x00000000
 1408              	.set CYFLD_PRGIO_PRT_LUT_TR0_SEL__SIZE, 0x00000004
 1409              	.set CYFLD_PRGIO_PRT_LUT_TR1_SEL__OFFSET, 0x00000008
 1410              	.set CYFLD_PRGIO_PRT_LUT_TR1_SEL__SIZE, 0x00000004
 1411              	.set CYFLD_PRGIO_PRT_LUT_TR2_SEL__OFFSET, 0x00000010
 1412              	.set CYFLD_PRGIO_PRT_LUT_TR2_SEL__SIZE, 0x00000004
 1413              	.set CYREG_PRGIO_PRT0_LUT_SEL1, 0x40050024
 1414              	.set CYREG_PRGIO_PRT0_LUT_SEL2, 0x40050028
 1415              	.set CYREG_PRGIO_PRT0_LUT_SEL3, 0x4005002c
 1416              	.set CYREG_PRGIO_PRT0_LUT_SEL4, 0x40050030
 1417              	.set CYREG_PRGIO_PRT0_LUT_SEL5, 0x40050034
 1418              	.set CYREG_PRGIO_PRT0_LUT_SEL6, 0x40050038
 1419              	.set CYREG_PRGIO_PRT0_LUT_SEL7, 0x4005003c
 1420              	.set CYREG_PRGIO_PRT0_LUT_CTL0, 0x40050040
 1421              	.set CYFLD_PRGIO_PRT_LUT__OFFSET, 0x00000000
 1422              	.set CYFLD_PRGIO_PRT_LUT__SIZE, 0x00000008
 1423              	.set CYFLD_PRGIO_PRT_LUT_OPC__OFFSET, 0x00000008
 1424              	.set CYFLD_PRGIO_PRT_LUT_OPC__SIZE, 0x00000002
 1425              	.set CYREG_PRGIO_PRT0_LUT_CTL1, 0x40050044
 1426              	.set CYREG_PRGIO_PRT0_LUT_CTL2, 0x40050048
 1427              	.set CYREG_PRGIO_PRT0_LUT_CTL3, 0x4005004c
 1428              	.set CYREG_PRGIO_PRT0_LUT_CTL4, 0x40050050
 1429              	.set CYREG_PRGIO_PRT0_LUT_CTL5, 0x40050054
 1430              	.set CYREG_PRGIO_PRT0_LUT_CTL6, 0x40050058
 1431              	.set CYREG_PRGIO_PRT0_LUT_CTL7, 0x4005005c
 1432              	.set CYREG_PRGIO_PRT0_DU_SEL, 0x400500c0
 1433              	.set CYFLD_PRGIO_PRT_DU_TR0_SEL__OFFSET, 0x00000000
 1434              	.set CYFLD_PRGIO_PRT_DU_TR0_SEL__SIZE, 0x00000004
 1435              	.set CYFLD_PRGIO_PRT_DU_TR1_SEL__OFFSET, 0x00000008
 1436              	.set CYFLD_PRGIO_PRT_DU_TR1_SEL__SIZE, 0x00000004
 1437              	.set CYFLD_PRGIO_PRT_DU_TR2_SEL__OFFSET, 0x00000010
 1438              	.set CYFLD_PRGIO_PRT_DU_TR2_SEL__SIZE, 0x00000004
 1439              	.set CYFLD_PRGIO_PRT_DU_DATA0_SEL__OFFSET, 0x00000018
 1440              	.set CYFLD_PRGIO_PRT_DU_DATA0_SEL__SIZE, 0x00000002
 1441              	.set CYFLD_PRGIO_PRT_DU_DATA1_SEL__OFFSET, 0x0000001c
 1442              	.set CYFLD_PRGIO_PRT_DU_DATA1_SEL__SIZE, 0x00000002
 1443              	.set CYREG_PRGIO_PRT0_DU_CTL, 0x400500c4
 1444              	.set CYFLD_PRGIO_PRT_DU_SIZE__OFFSET, 0x00000000
 1445              	.set CYFLD_PRGIO_PRT_DU_SIZE__SIZE, 0x00000003
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 27


 1446              	.set CYFLD_PRGIO_PRT_DU_OPC__OFFSET, 0x00000008
 1447              	.set CYFLD_PRGIO_PRT_DU_OPC__SIZE, 0x00000004
 1448              	.set CYREG_PRGIO_PRT0_DATA, 0x400500f0
 1449              	.set CYFLD_PRGIO_PRT_DATA__OFFSET, 0x00000000
 1450              	.set CYFLD_PRGIO_PRT_DATA__SIZE, 0x00000008
 1451              	.set CYDEV_PRGIO_PRT1_BASE, 0x40050100
 1452              	.set CYDEV_PRGIO_PRT1_SIZE, 0x00000100
 1453              	.set CYREG_PRGIO_PRT1_CTL, 0x40050100
 1454              	.set CYREG_PRGIO_PRT1_SYNC_CTL, 0x40050110
 1455              	.set CYREG_PRGIO_PRT1_LUT_SEL0, 0x40050120
 1456              	.set CYREG_PRGIO_PRT1_LUT_SEL1, 0x40050124
 1457              	.set CYREG_PRGIO_PRT1_LUT_SEL2, 0x40050128
 1458              	.set CYREG_PRGIO_PRT1_LUT_SEL3, 0x4005012c
 1459              	.set CYREG_PRGIO_PRT1_LUT_SEL4, 0x40050130
 1460              	.set CYREG_PRGIO_PRT1_LUT_SEL5, 0x40050134
 1461              	.set CYREG_PRGIO_PRT1_LUT_SEL6, 0x40050138
 1462              	.set CYREG_PRGIO_PRT1_LUT_SEL7, 0x4005013c
 1463              	.set CYREG_PRGIO_PRT1_LUT_CTL0, 0x40050140
 1464              	.set CYREG_PRGIO_PRT1_LUT_CTL1, 0x40050144
 1465              	.set CYREG_PRGIO_PRT1_LUT_CTL2, 0x40050148
 1466              	.set CYREG_PRGIO_PRT1_LUT_CTL3, 0x4005014c
 1467              	.set CYREG_PRGIO_PRT1_LUT_CTL4, 0x40050150
 1468              	.set CYREG_PRGIO_PRT1_LUT_CTL5, 0x40050154
 1469              	.set CYREG_PRGIO_PRT1_LUT_CTL6, 0x40050158
 1470              	.set CYREG_PRGIO_PRT1_LUT_CTL7, 0x4005015c
 1471              	.set CYREG_PRGIO_PRT1_DU_SEL, 0x400501c0
 1472              	.set CYREG_PRGIO_PRT1_DU_CTL, 0x400501c4
 1473              	.set CYREG_PRGIO_PRT1_DATA, 0x400501f0
 1474              	.set CYDEV_TCPWM_BASE, 0x40060000
 1475              	.set CYDEV_TCPWM_SIZE, 0x00010000
 1476              	.set CYREG_TCPWM_CTRL, 0x40060000
 1477              	.set CYFLD_TCPWM_COUNTER_ENABLED__OFFSET, 0x00000000
 1478              	.set CYFLD_TCPWM_COUNTER_ENABLED__SIZE, 0x00000005
 1479              	.set CYREG_TCPWM_CMD, 0x40060008
 1480              	.set CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET, 0x00000000
 1481              	.set CYFLD_TCPWM_COUNTER_CAPTURE__SIZE, 0x00000005
 1482              	.set CYFLD_TCPWM_COUNTER_RELOAD__OFFSET, 0x00000008
 1483              	.set CYFLD_TCPWM_COUNTER_RELOAD__SIZE, 0x00000005
 1484              	.set CYFLD_TCPWM_COUNTER_STOP__OFFSET, 0x00000010
 1485              	.set CYFLD_TCPWM_COUNTER_STOP__SIZE, 0x00000005
 1486              	.set CYFLD_TCPWM_COUNTER_START__OFFSET, 0x00000018
 1487              	.set CYFLD_TCPWM_COUNTER_START__SIZE, 0x00000005
 1488              	.set CYREG_TCPWM_INTR_CAUSE, 0x4006000c
 1489              	.set CYFLD_TCPWM_COUNTER_INT__OFFSET, 0x00000000
 1490              	.set CYFLD_TCPWM_COUNTER_INT__SIZE, 0x00000005
 1491              	.set CYDEV_TCPWM_CNT0_BASE, 0x40060100
 1492              	.set CYDEV_TCPWM_CNT0_SIZE, 0x00000040
 1493              	.set CYREG_TCPWM_CNT0_CTRL, 0x40060100
 1494              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET, 0x00000000
 1495              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE, 0x00000001
 1496              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET, 0x00000001
 1497              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE, 0x00000001
 1498              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET, 0x00000002
 1499              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE, 0x00000001
 1500              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET, 0x00000003
 1501              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE, 0x00000001
 1502              	.set CYFLD_TCPWM_CNT_GENERIC__OFFSET, 0x00000008
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 28


 1503              	.set CYFLD_TCPWM_CNT_GENERIC__SIZE, 0x00000008
 1504              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY1, 0x00000000
 1505              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY2, 0x00000001
 1506              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY4, 0x00000002
 1507              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY8, 0x00000003
 1508              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY16, 0x00000004
 1509              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY32, 0x00000005
 1510              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY64, 0x00000006
 1511              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY128, 0x00000007
 1512              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET, 0x00000010
 1513              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE, 0x00000002
 1514              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP, 0x00000000
 1515              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN, 0x00000001
 1516              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1, 0x00000002
 1517              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2, 0x00000003
 1518              	.set CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET, 0x00000012
 1519              	.set CYFLD_TCPWM_CNT_ONE_SHOT__SIZE, 0x00000001
 1520              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET, 0x00000014
 1521              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE, 0x00000002
 1522              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1, 0x00000000
 1523              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2, 0x00000001
 1524              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4, 0x00000002
 1525              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT, 0x00000001
 1526              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT, 0x00000002
 1527              	.set CYFLD_TCPWM_CNT_MODE__OFFSET, 0x00000018
 1528              	.set CYFLD_TCPWM_CNT_MODE__SIZE, 0x00000003
 1529              	.set CYVAL_TCPWM_CNT_MODE_TIMER, 0x00000000
 1530              	.set CYVAL_TCPWM_CNT_MODE_CAPTURE, 0x00000002
 1531              	.set CYVAL_TCPWM_CNT_MODE_QUAD, 0x00000003
 1532              	.set CYVAL_TCPWM_CNT_MODE_PWM, 0x00000004
 1533              	.set CYVAL_TCPWM_CNT_MODE_PWM_DT, 0x00000005
 1534              	.set CYVAL_TCPWM_CNT_MODE_PWM_PR, 0x00000006
 1535              	.set CYREG_TCPWM_CNT0_STATUS, 0x40060104
 1536              	.set CYFLD_TCPWM_CNT_DOWN__OFFSET, 0x00000000
 1537              	.set CYFLD_TCPWM_CNT_DOWN__SIZE, 0x00000001
 1538              	.set CYFLD_TCPWM_CNT_RUNNING__OFFSET, 0x0000001f
 1539              	.set CYFLD_TCPWM_CNT_RUNNING__SIZE, 0x00000001
 1540              	.set CYREG_TCPWM_CNT0_COUNTER, 0x40060108
 1541              	.set CYFLD_TCPWM_CNT_COUNTER__OFFSET, 0x00000000
 1542              	.set CYFLD_TCPWM_CNT_COUNTER__SIZE, 0x00000010
 1543              	.set CYREG_TCPWM_CNT0_CC, 0x4006010c
 1544              	.set CYFLD_TCPWM_CNT_CC__OFFSET, 0x00000000
 1545              	.set CYFLD_TCPWM_CNT_CC__SIZE, 0x00000010
 1546              	.set CYREG_TCPWM_CNT0_CC_BUFF, 0x40060110
 1547              	.set CYREG_TCPWM_CNT0_PERIOD, 0x40060114
 1548              	.set CYFLD_TCPWM_CNT_PERIOD__OFFSET, 0x00000000
 1549              	.set CYFLD_TCPWM_CNT_PERIOD__SIZE, 0x00000010
 1550              	.set CYREG_TCPWM_CNT0_PERIOD_BUFF, 0x40060118
 1551              	.set CYREG_TCPWM_CNT0_TR_CTRL0, 0x40060120
 1552              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET, 0x00000000
 1553              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE, 0x00000004
 1554              	.set CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET, 0x00000004
 1555              	.set CYFLD_TCPWM_CNT_COUNT_SEL__SIZE, 0x00000004
 1556              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET, 0x00000008
 1557              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE, 0x00000004
 1558              	.set CYFLD_TCPWM_CNT_STOP_SEL__OFFSET, 0x0000000c
 1559              	.set CYFLD_TCPWM_CNT_STOP_SEL__SIZE, 0x00000004
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 29


 1560              	.set CYFLD_TCPWM_CNT_START_SEL__OFFSET, 0x00000010
 1561              	.set CYFLD_TCPWM_CNT_START_SEL__SIZE, 0x00000004
 1562              	.set CYREG_TCPWM_CNT0_TR_CTRL1, 0x40060124
 1563              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET, 0x00000000
 1564              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE, 0x00000002
 1565              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE, 0x00000000
 1566              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE, 0x00000001
 1567              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES, 0x00000002
 1568              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET, 0x00000003
 1569              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET, 0x00000002
 1570              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE, 0x00000002
 1571              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE, 0x00000000
 1572              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE, 0x00000001
 1573              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES, 0x00000002
 1574              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET, 0x00000003
 1575              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET, 0x00000004
 1576              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE, 0x00000002
 1577              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE, 0x00000000
 1578              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE, 0x00000001
 1579              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES, 0x00000002
 1580              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET, 0x00000003
 1581              	.set CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET, 0x00000006
 1582              	.set CYFLD_TCPWM_CNT_STOP_EDGE__SIZE, 0x00000002
 1583              	.set CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE, 0x00000000
 1584              	.set CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE, 0x00000001
 1585              	.set CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES, 0x00000002
 1586              	.set CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET, 0x00000003
 1587              	.set CYFLD_TCPWM_CNT_START_EDGE__OFFSET, 0x00000008
 1588              	.set CYFLD_TCPWM_CNT_START_EDGE__SIZE, 0x00000002
 1589              	.set CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE, 0x00000000
 1590              	.set CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE, 0x00000001
 1591              	.set CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES, 0x00000002
 1592              	.set CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET, 0x00000003
 1593              	.set CYREG_TCPWM_CNT0_TR_CTRL2, 0x40060128
 1594              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET, 0x00000000
 1595              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE, 0x00000002
 1596              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET, 0x00000000
 1597              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR, 0x00000001
 1598              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT, 0x00000002
 1599              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE, 0x00000003
 1600              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET, 0x00000002
 1601              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE, 0x00000002
 1602              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET, 0x00000000
 1603              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR, 0x00000001
 1604              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT, 0x00000002
 1605              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE, 0x00000003
 1606              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET, 0x00000004
 1607              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE, 0x00000002
 1608              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET, 0x00000000
 1609              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR, 0x00000001
 1610              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT, 0x00000002
 1611              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE, 0x00000003
 1612              	.set CYREG_TCPWM_CNT0_INTR, 0x40060130
 1613              	.set CYFLD_TCPWM_CNT_TC__OFFSET, 0x00000000
 1614              	.set CYFLD_TCPWM_CNT_TC__SIZE, 0x00000001
 1615              	.set CYFLD_TCPWM_CNT_CC_MATCH__OFFSET, 0x00000001
 1616              	.set CYFLD_TCPWM_CNT_CC_MATCH__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 30


 1617              	.set CYREG_TCPWM_CNT0_INTR_SET, 0x40060134
 1618              	.set CYREG_TCPWM_CNT0_INTR_MASK, 0x40060138
 1619              	.set CYREG_TCPWM_CNT0_INTR_MASKED, 0x4006013c
 1620              	.set CYDEV_TCPWM_CNT1_BASE, 0x40060140
 1621              	.set CYDEV_TCPWM_CNT1_SIZE, 0x00000040
 1622              	.set CYREG_TCPWM_CNT1_CTRL, 0x40060140
 1623              	.set CYREG_TCPWM_CNT1_STATUS, 0x40060144
 1624              	.set CYREG_TCPWM_CNT1_COUNTER, 0x40060148
 1625              	.set CYREG_TCPWM_CNT1_CC, 0x4006014c
 1626              	.set CYREG_TCPWM_CNT1_CC_BUFF, 0x40060150
 1627              	.set CYREG_TCPWM_CNT1_PERIOD, 0x40060154
 1628              	.set CYREG_TCPWM_CNT1_PERIOD_BUFF, 0x40060158
 1629              	.set CYREG_TCPWM_CNT1_TR_CTRL0, 0x40060160
 1630              	.set CYREG_TCPWM_CNT1_TR_CTRL1, 0x40060164
 1631              	.set CYREG_TCPWM_CNT1_TR_CTRL2, 0x40060168
 1632              	.set CYREG_TCPWM_CNT1_INTR, 0x40060170
 1633              	.set CYREG_TCPWM_CNT1_INTR_SET, 0x40060174
 1634              	.set CYREG_TCPWM_CNT1_INTR_MASK, 0x40060178
 1635              	.set CYREG_TCPWM_CNT1_INTR_MASKED, 0x4006017c
 1636              	.set CYDEV_TCPWM_CNT2_BASE, 0x40060180
 1637              	.set CYDEV_TCPWM_CNT2_SIZE, 0x00000040
 1638              	.set CYREG_TCPWM_CNT2_CTRL, 0x40060180
 1639              	.set CYREG_TCPWM_CNT2_STATUS, 0x40060184
 1640              	.set CYREG_TCPWM_CNT2_COUNTER, 0x40060188
 1641              	.set CYREG_TCPWM_CNT2_CC, 0x4006018c
 1642              	.set CYREG_TCPWM_CNT2_CC_BUFF, 0x40060190
 1643              	.set CYREG_TCPWM_CNT2_PERIOD, 0x40060194
 1644              	.set CYREG_TCPWM_CNT2_PERIOD_BUFF, 0x40060198
 1645              	.set CYREG_TCPWM_CNT2_TR_CTRL0, 0x400601a0
 1646              	.set CYREG_TCPWM_CNT2_TR_CTRL1, 0x400601a4
 1647              	.set CYREG_TCPWM_CNT2_TR_CTRL2, 0x400601a8
 1648              	.set CYREG_TCPWM_CNT2_INTR, 0x400601b0
 1649              	.set CYREG_TCPWM_CNT2_INTR_SET, 0x400601b4
 1650              	.set CYREG_TCPWM_CNT2_INTR_MASK, 0x400601b8
 1651              	.set CYREG_TCPWM_CNT2_INTR_MASKED, 0x400601bc
 1652              	.set CYDEV_TCPWM_CNT3_BASE, 0x400601c0
 1653              	.set CYDEV_TCPWM_CNT3_SIZE, 0x00000040
 1654              	.set CYREG_TCPWM_CNT3_CTRL, 0x400601c0
 1655              	.set CYREG_TCPWM_CNT3_STATUS, 0x400601c4
 1656              	.set CYREG_TCPWM_CNT3_COUNTER, 0x400601c8
 1657              	.set CYREG_TCPWM_CNT3_CC, 0x400601cc
 1658              	.set CYREG_TCPWM_CNT3_CC_BUFF, 0x400601d0
 1659              	.set CYREG_TCPWM_CNT3_PERIOD, 0x400601d4
 1660              	.set CYREG_TCPWM_CNT3_PERIOD_BUFF, 0x400601d8
 1661              	.set CYREG_TCPWM_CNT3_TR_CTRL0, 0x400601e0
 1662              	.set CYREG_TCPWM_CNT3_TR_CTRL1, 0x400601e4
 1663              	.set CYREG_TCPWM_CNT3_TR_CTRL2, 0x400601e8
 1664              	.set CYREG_TCPWM_CNT3_INTR, 0x400601f0
 1665              	.set CYREG_TCPWM_CNT3_INTR_SET, 0x400601f4
 1666              	.set CYREG_TCPWM_CNT3_INTR_MASK, 0x400601f8
 1667              	.set CYREG_TCPWM_CNT3_INTR_MASKED, 0x400601fc
 1668              	.set CYDEV_TCPWM_CNT4_BASE, 0x40060200
 1669              	.set CYDEV_TCPWM_CNT4_SIZE, 0x00000040
 1670              	.set CYREG_TCPWM_CNT4_CTRL, 0x40060200
 1671              	.set CYREG_TCPWM_CNT4_STATUS, 0x40060204
 1672              	.set CYREG_TCPWM_CNT4_COUNTER, 0x40060208
 1673              	.set CYREG_TCPWM_CNT4_CC, 0x4006020c
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 31


 1674              	.set CYREG_TCPWM_CNT4_CC_BUFF, 0x40060210
 1675              	.set CYREG_TCPWM_CNT4_PERIOD, 0x40060214
 1676              	.set CYREG_TCPWM_CNT4_PERIOD_BUFF, 0x40060218
 1677              	.set CYREG_TCPWM_CNT4_TR_CTRL0, 0x40060220
 1678              	.set CYREG_TCPWM_CNT4_TR_CTRL1, 0x40060224
 1679              	.set CYREG_TCPWM_CNT4_TR_CTRL2, 0x40060228
 1680              	.set CYREG_TCPWM_CNT4_INTR, 0x40060230
 1681              	.set CYREG_TCPWM_CNT4_INTR_SET, 0x40060234
 1682              	.set CYREG_TCPWM_CNT4_INTR_MASK, 0x40060238
 1683              	.set CYREG_TCPWM_CNT4_INTR_MASKED, 0x4006023c
 1684              	.set CYDEV_WCO_BASE, 0x40070000
 1685              	.set CYDEV_WCO_SIZE, 0x00010000
 1686              	.set CYREG_WCO_CONFIG, 0x40070000
 1687              	.set CYFLD_WCO_LPM_EN__OFFSET, 0x00000000
 1688              	.set CYFLD_WCO_LPM_EN__SIZE, 0x00000001
 1689              	.set CYFLD_WCO_LPM_AUTO__OFFSET, 0x00000001
 1690              	.set CYFLD_WCO_LPM_AUTO__SIZE, 0x00000001
 1691              	.set CYFLD_WCO_EXT_INPUT_EN__OFFSET, 0x00000002
 1692              	.set CYFLD_WCO_EXT_INPUT_EN__SIZE, 0x00000001
 1693              	.set CYFLD_WCO_ENBUS__OFFSET, 0x00000010
 1694              	.set CYFLD_WCO_ENBUS__SIZE, 0x00000008
 1695              	.set CYFLD_WCO_DPLL_ENABLE__OFFSET, 0x0000001e
 1696              	.set CYFLD_WCO_DPLL_ENABLE__SIZE, 0x00000001
 1697              	.set CYFLD_WCO_IP_ENABLE__OFFSET, 0x0000001f
 1698              	.set CYFLD_WCO_IP_ENABLE__SIZE, 0x00000001
 1699              	.set CYREG_WCO_STATUS, 0x40070004
 1700              	.set CYFLD_WCO_OUT_BLNK_A__OFFSET, 0x00000000
 1701              	.set CYFLD_WCO_OUT_BLNK_A__SIZE, 0x00000001
 1702              	.set CYREG_WCO_DPLL, 0x40070008
 1703              	.set CYFLD_WCO_DPLL_MULT__OFFSET, 0x00000000
 1704              	.set CYFLD_WCO_DPLL_MULT__SIZE, 0x0000000b
 1705              	.set CYFLD_WCO_DPLL_LF_IGAIN__OFFSET, 0x00000010
 1706              	.set CYFLD_WCO_DPLL_LF_IGAIN__SIZE, 0x00000003
 1707              	.set CYFLD_WCO_DPLL_LF_PGAIN__OFFSET, 0x00000013
 1708              	.set CYFLD_WCO_DPLL_LF_PGAIN__SIZE, 0x00000003
 1709              	.set CYFLD_WCO_DPLL_LF_LIMIT__OFFSET, 0x00000016
 1710              	.set CYFLD_WCO_DPLL_LF_LIMIT__SIZE, 0x00000008
 1711              	.set CYREG_WCO_TRIM, 0x40070f00
 1712              	.set CYFLD_WCO_XGM__OFFSET, 0x00000000
 1713              	.set CYFLD_WCO_XGM__SIZE, 0x00000003
 1714              	.set CYFLD_WCO_LPM_GM__OFFSET, 0x00000004
 1715              	.set CYFLD_WCO_LPM_GM__SIZE, 0x00000002
 1716              	.set CYFLD_WCO_XGM_FOR_LPM_AUTO__OFFSET, 0x00000008
 1717              	.set CYFLD_WCO_XGM_FOR_LPM_AUTO__SIZE, 0x00000003
 1718              	.set CYFLD_WCO_LPM_GM_FOR_LPM_AUTO__OFFSET, 0x0000000c
 1719              	.set CYFLD_WCO_LPM_GM_FOR_LPM_AUTO__SIZE, 0x00000002
 1720              	.set CYDEV_SCB0_BASE, 0x40080000
 1721              	.set CYDEV_SCB0_SIZE, 0x00010000
 1722              	.set CYREG_SCB0_CTRL, 0x40080000
 1723              	.set CYFLD_SCB_OVS__OFFSET, 0x00000000
 1724              	.set CYFLD_SCB_OVS__SIZE, 0x00000004
 1725              	.set CYFLD_SCB_EC_AM_MODE__OFFSET, 0x00000008
 1726              	.set CYFLD_SCB_EC_AM_MODE__SIZE, 0x00000001
 1727              	.set CYFLD_SCB_EC_OP_MODE__OFFSET, 0x00000009
 1728              	.set CYFLD_SCB_EC_OP_MODE__SIZE, 0x00000001
 1729              	.set CYFLD_SCB_EZ_MODE__OFFSET, 0x0000000a
 1730              	.set CYFLD_SCB_EZ_MODE__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 32


 1731              	.set CYFLD_SCB_BYTE_MODE__OFFSET, 0x0000000b
 1732              	.set CYFLD_SCB_BYTE_MODE__SIZE, 0x00000001
 1733              	.set CYFLD_SCB_ADDR_ACCEPT__OFFSET, 0x00000010
 1734              	.set CYFLD_SCB_ADDR_ACCEPT__SIZE, 0x00000001
 1735              	.set CYFLD_SCB_BLOCK__OFFSET, 0x00000011
 1736              	.set CYFLD_SCB_BLOCK__SIZE, 0x00000001
 1737              	.set CYFLD_SCB_MODE__OFFSET, 0x00000018
 1738              	.set CYFLD_SCB_MODE__SIZE, 0x00000002
 1739              	.set CYVAL_SCB_MODE_I2C, 0x00000000
 1740              	.set CYVAL_SCB_MODE_SPI, 0x00000001
 1741              	.set CYVAL_SCB_MODE_UART, 0x00000002
 1742              	.set CYFLD_SCB_ENABLED__OFFSET, 0x0000001f
 1743              	.set CYFLD_SCB_ENABLED__SIZE, 0x00000001
 1744              	.set CYREG_SCB0_STATUS, 0x40080004
 1745              	.set CYFLD_SCB_EC_BUSY__OFFSET, 0x00000000
 1746              	.set CYFLD_SCB_EC_BUSY__SIZE, 0x00000001
 1747              	.set CYREG_SCB0_SPI_CTRL, 0x40080020
 1748              	.set CYFLD_SCB_CONTINUOUS__OFFSET, 0x00000000
 1749              	.set CYFLD_SCB_CONTINUOUS__SIZE, 0x00000001
 1750              	.set CYFLD_SCB_SELECT_PRECEDE__OFFSET, 0x00000001
 1751              	.set CYFLD_SCB_SELECT_PRECEDE__SIZE, 0x00000001
 1752              	.set CYFLD_SCB_CPHA__OFFSET, 0x00000002
 1753              	.set CYFLD_SCB_CPHA__SIZE, 0x00000001
 1754              	.set CYFLD_SCB_CPOL__OFFSET, 0x00000003
 1755              	.set CYFLD_SCB_CPOL__SIZE, 0x00000001
 1756              	.set CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET, 0x00000004
 1757              	.set CYFLD_SCB_LATE_MISO_SAMPLE__SIZE, 0x00000001
 1758              	.set CYFLD_SCB_SCLK_CONTINUOUS__OFFSET, 0x00000005
 1759              	.set CYFLD_SCB_SCLK_CONTINUOUS__SIZE, 0x00000001
 1760              	.set CYFLD_SCB_SSEL_POLARITY0__OFFSET, 0x00000008
 1761              	.set CYFLD_SCB_SSEL_POLARITY0__SIZE, 0x00000001
 1762              	.set CYFLD_SCB_SSEL_POLARITY1__OFFSET, 0x00000009
 1763              	.set CYFLD_SCB_SSEL_POLARITY1__SIZE, 0x00000001
 1764              	.set CYFLD_SCB_SSEL_POLARITY2__OFFSET, 0x0000000a
 1765              	.set CYFLD_SCB_SSEL_POLARITY2__SIZE, 0x00000001
 1766              	.set CYFLD_SCB_SSEL_POLARITY3__OFFSET, 0x0000000b
 1767              	.set CYFLD_SCB_SSEL_POLARITY3__SIZE, 0x00000001
 1768              	.set CYFLD_SCB_LOOPBACK__OFFSET, 0x00000010
 1769              	.set CYFLD_SCB_LOOPBACK__SIZE, 0x00000001
 1770              	.set CYFLD_SCB_SLAVE_SELECT__OFFSET, 0x0000001a
 1771              	.set CYFLD_SCB_SLAVE_SELECT__SIZE, 0x00000002
 1772              	.set CYFLD_SCB_MASTER_MODE__OFFSET, 0x0000001f
 1773              	.set CYFLD_SCB_MASTER_MODE__SIZE, 0x00000001
 1774              	.set CYREG_SCB0_SPI_STATUS, 0x40080024
 1775              	.set CYFLD_SCB_BUS_BUSY__OFFSET, 0x00000000
 1776              	.set CYFLD_SCB_BUS_BUSY__SIZE, 0x00000001
 1777              	.set CYFLD_SCB_SPI_EC_BUSY__OFFSET, 0x00000001
 1778              	.set CYFLD_SCB_SPI_EC_BUSY__SIZE, 0x00000001
 1779              	.set CYFLD_SCB_CURR_EZ_ADDR__OFFSET, 0x00000008
 1780              	.set CYFLD_SCB_CURR_EZ_ADDR__SIZE, 0x00000008
 1781              	.set CYFLD_SCB_BASE_EZ_ADDR__OFFSET, 0x00000010
 1782              	.set CYFLD_SCB_BASE_EZ_ADDR__SIZE, 0x00000008
 1783              	.set CYREG_SCB0_UART_CTRL, 0x40080040
 1784              	.set CYREG_SCB0_UART_TX_CTRL, 0x40080044
 1785              	.set CYFLD_SCB_STOP_BITS__OFFSET, 0x00000000
 1786              	.set CYFLD_SCB_STOP_BITS__SIZE, 0x00000003
 1787              	.set CYFLD_SCB_PARITY__OFFSET, 0x00000004
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 33


 1788              	.set CYFLD_SCB_PARITY__SIZE, 0x00000001
 1789              	.set CYFLD_SCB_PARITY_ENABLED__OFFSET, 0x00000005
 1790              	.set CYFLD_SCB_PARITY_ENABLED__SIZE, 0x00000001
 1791              	.set CYFLD_SCB_RETRY_ON_NACK__OFFSET, 0x00000008
 1792              	.set CYFLD_SCB_RETRY_ON_NACK__SIZE, 0x00000001
 1793              	.set CYREG_SCB0_UART_RX_CTRL, 0x40080048
 1794              	.set CYFLD_SCB_POLARITY__OFFSET, 0x00000006
 1795              	.set CYFLD_SCB_POLARITY__SIZE, 0x00000001
 1796              	.set CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET, 0x00000008
 1797              	.set CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE, 0x00000001
 1798              	.set CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET, 0x00000009
 1799              	.set CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE, 0x00000001
 1800              	.set CYFLD_SCB_MP_MODE__OFFSET, 0x0000000a
 1801              	.set CYFLD_SCB_MP_MODE__SIZE, 0x00000001
 1802              	.set CYFLD_SCB_LIN_MODE__OFFSET, 0x0000000c
 1803              	.set CYFLD_SCB_LIN_MODE__SIZE, 0x00000001
 1804              	.set CYFLD_SCB_SKIP_START__OFFSET, 0x0000000d
 1805              	.set CYFLD_SCB_SKIP_START__SIZE, 0x00000001
 1806              	.set CYFLD_SCB_BREAK_WIDTH__OFFSET, 0x00000010
 1807              	.set CYFLD_SCB_BREAK_WIDTH__SIZE, 0x00000004
 1808              	.set CYREG_SCB0_UART_RX_STATUS, 0x4008004c
 1809              	.set CYFLD_SCB_BR_COUNTER__OFFSET, 0x00000000
 1810              	.set CYFLD_SCB_BR_COUNTER__SIZE, 0x0000000c
 1811              	.set CYREG_SCB0_UART_FLOW_CTRL, 0x40080050
 1812              	.set CYFLD_SCB_TRIGGER_LEVEL__OFFSET, 0x00000000
 1813              	.set CYFLD_SCB_TRIGGER_LEVEL__SIZE, 0x00000004
 1814              	.set CYFLD_SCB_RTS_POLARITY__OFFSET, 0x00000010
 1815              	.set CYFLD_SCB_RTS_POLARITY__SIZE, 0x00000001
 1816              	.set CYFLD_SCB_CTS_POLARITY__OFFSET, 0x00000018
 1817              	.set CYFLD_SCB_CTS_POLARITY__SIZE, 0x00000001
 1818              	.set CYFLD_SCB_CTS_ENABLED__OFFSET, 0x00000019
 1819              	.set CYFLD_SCB_CTS_ENABLED__SIZE, 0x00000001
 1820              	.set CYREG_SCB0_I2C_CTRL, 0x40080060
 1821              	.set CYFLD_SCB_HIGH_PHASE_OVS__OFFSET, 0x00000000
 1822              	.set CYFLD_SCB_HIGH_PHASE_OVS__SIZE, 0x00000004
 1823              	.set CYFLD_SCB_LOW_PHASE_OVS__OFFSET, 0x00000004
 1824              	.set CYFLD_SCB_LOW_PHASE_OVS__SIZE, 0x00000004
 1825              	.set CYFLD_SCB_M_READY_DATA_ACK__OFFSET, 0x00000008
 1826              	.set CYFLD_SCB_M_READY_DATA_ACK__SIZE, 0x00000001
 1827              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET, 0x00000009
 1828              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE, 0x00000001
 1829              	.set CYFLD_SCB_S_GENERAL_IGNORE__OFFSET, 0x0000000b
 1830              	.set CYFLD_SCB_S_GENERAL_IGNORE__SIZE, 0x00000001
 1831              	.set CYFLD_SCB_S_READY_ADDR_ACK__OFFSET, 0x0000000c
 1832              	.set CYFLD_SCB_S_READY_ADDR_ACK__SIZE, 0x00000001
 1833              	.set CYFLD_SCB_S_READY_DATA_ACK__OFFSET, 0x0000000d
 1834              	.set CYFLD_SCB_S_READY_DATA_ACK__SIZE, 0x00000001
 1835              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET, 0x0000000e
 1836              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE, 0x00000001
 1837              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET, 0x0000000f
 1838              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE, 0x00000001
 1839              	.set CYFLD_SCB_SLAVE_MODE__OFFSET, 0x0000001e
 1840              	.set CYFLD_SCB_SLAVE_MODE__SIZE, 0x00000001
 1841              	.set CYREG_SCB0_I2C_STATUS, 0x40080064
 1842              	.set CYFLD_SCB_I2C_EC_BUSY__OFFSET, 0x00000001
 1843              	.set CYFLD_SCB_I2C_EC_BUSY__SIZE, 0x00000001
 1844              	.set CYFLD_SCB_S_READ__OFFSET, 0x00000004
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 34


 1845              	.set CYFLD_SCB_S_READ__SIZE, 0x00000001
 1846              	.set CYFLD_SCB_M_READ__OFFSET, 0x00000005
 1847              	.set CYFLD_SCB_M_READ__SIZE, 0x00000001
 1848              	.set CYREG_SCB0_I2C_M_CMD, 0x40080068
 1849              	.set CYFLD_SCB_M_START__OFFSET, 0x00000000
 1850              	.set CYFLD_SCB_M_START__SIZE, 0x00000001
 1851              	.set CYFLD_SCB_M_START_ON_IDLE__OFFSET, 0x00000001
 1852              	.set CYFLD_SCB_M_START_ON_IDLE__SIZE, 0x00000001
 1853              	.set CYFLD_SCB_M_ACK__OFFSET, 0x00000002
 1854              	.set CYFLD_SCB_M_ACK__SIZE, 0x00000001
 1855              	.set CYFLD_SCB_M_NACK__OFFSET, 0x00000003
 1856              	.set CYFLD_SCB_M_NACK__SIZE, 0x00000001
 1857              	.set CYFLD_SCB_M_STOP__OFFSET, 0x00000004
 1858              	.set CYFLD_SCB_M_STOP__SIZE, 0x00000001
 1859              	.set CYREG_SCB0_I2C_S_CMD, 0x4008006c
 1860              	.set CYFLD_SCB_S_ACK__OFFSET, 0x00000000
 1861              	.set CYFLD_SCB_S_ACK__SIZE, 0x00000001
 1862              	.set CYFLD_SCB_S_NACK__OFFSET, 0x00000001
 1863              	.set CYFLD_SCB_S_NACK__SIZE, 0x00000001
 1864              	.set CYREG_SCB0_I2C_CFG, 0x40080070
 1865              	.set CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET, 0x00000000
 1866              	.set CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE, 0x00000002
 1867              	.set CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET, 0x00000004
 1868              	.set CYFLD_SCB_SDA_IN_FILT_SEL__SIZE, 0x00000001
 1869              	.set CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET, 0x00000008
 1870              	.set CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE, 0x00000002
 1871              	.set CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET, 0x0000000c
 1872              	.set CYFLD_SCB_SCL_IN_FILT_SEL__SIZE, 0x00000001
 1873              	.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET, 0x00000010
 1874              	.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE, 0x00000002
 1875              	.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET, 0x00000012
 1876              	.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE, 0x00000002
 1877              	.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET, 0x00000014
 1878              	.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE, 0x00000002
 1879              	.set CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET, 0x0000001c
 1880              	.set CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE, 0x00000002
 1881              	.set CYREG_SCB0_TX_CTRL, 0x40080200
 1882              	.set CYFLD_SCB_DATA_WIDTH__OFFSET, 0x00000000
 1883              	.set CYFLD_SCB_DATA_WIDTH__SIZE, 0x00000004
 1884              	.set CYFLD_SCB_MSB_FIRST__OFFSET, 0x00000008
 1885              	.set CYFLD_SCB_MSB_FIRST__SIZE, 0x00000001
 1886              	.set CYREG_SCB0_TX_FIFO_CTRL, 0x40080204
 1887              	.set CYFLD_SCB_CLEAR__OFFSET, 0x00000010
 1888              	.set CYFLD_SCB_CLEAR__SIZE, 0x00000001
 1889              	.set CYFLD_SCB_FREEZE__OFFSET, 0x00000011
 1890              	.set CYFLD_SCB_FREEZE__SIZE, 0x00000001
 1891              	.set CYREG_SCB0_TX_FIFO_STATUS, 0x40080208
 1892              	.set CYFLD_SCB_USED__OFFSET, 0x00000000
 1893              	.set CYFLD_SCB_USED__SIZE, 0x00000005
 1894              	.set CYFLD_SCB_SR_VALID__OFFSET, 0x0000000f
 1895              	.set CYFLD_SCB_SR_VALID__SIZE, 0x00000001
 1896              	.set CYFLD_SCB_RD_PTR__OFFSET, 0x00000010
 1897              	.set CYFLD_SCB_RD_PTR__SIZE, 0x00000004
 1898              	.set CYFLD_SCB_WR_PTR__OFFSET, 0x00000018
 1899              	.set CYFLD_SCB_WR_PTR__SIZE, 0x00000004
 1900              	.set CYREG_SCB0_TX_FIFO_WR, 0x40080240
 1901              	.set CYFLD_SCB_DATA__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 35


 1902              	.set CYFLD_SCB_DATA__SIZE, 0x00000010
 1903              	.set CYREG_SCB0_RX_CTRL, 0x40080300
 1904              	.set CYFLD_SCB_MEDIAN__OFFSET, 0x00000009
 1905              	.set CYFLD_SCB_MEDIAN__SIZE, 0x00000001
 1906              	.set CYREG_SCB0_RX_FIFO_CTRL, 0x40080304
 1907              	.set CYREG_SCB0_RX_FIFO_STATUS, 0x40080308
 1908              	.set CYREG_SCB0_RX_MATCH, 0x40080310
 1909              	.set CYFLD_SCB_ADDR__OFFSET, 0x00000000
 1910              	.set CYFLD_SCB_ADDR__SIZE, 0x00000008
 1911              	.set CYFLD_SCB_MASK__OFFSET, 0x00000010
 1912              	.set CYFLD_SCB_MASK__SIZE, 0x00000008
 1913              	.set CYREG_SCB0_RX_FIFO_RD, 0x40080340
 1914              	.set CYREG_SCB0_RX_FIFO_RD_SILENT, 0x40080344
 1915              	.set CYREG_SCB0_EZ_DATA0, 0x40080400
 1916              	.set CYFLD_SCB_EZ_DATA__OFFSET, 0x00000000
 1917              	.set CYFLD_SCB_EZ_DATA__SIZE, 0x00000008
 1918              	.set CYREG_SCB0_EZ_DATA1, 0x40080404
 1919              	.set CYREG_SCB0_EZ_DATA2, 0x40080408
 1920              	.set CYREG_SCB0_EZ_DATA3, 0x4008040c
 1921              	.set CYREG_SCB0_EZ_DATA4, 0x40080410
 1922              	.set CYREG_SCB0_EZ_DATA5, 0x40080414
 1923              	.set CYREG_SCB0_EZ_DATA6, 0x40080418
 1924              	.set CYREG_SCB0_EZ_DATA7, 0x4008041c
 1925              	.set CYREG_SCB0_EZ_DATA8, 0x40080420
 1926              	.set CYREG_SCB0_EZ_DATA9, 0x40080424
 1927              	.set CYREG_SCB0_EZ_DATA10, 0x40080428
 1928              	.set CYREG_SCB0_EZ_DATA11, 0x4008042c
 1929              	.set CYREG_SCB0_EZ_DATA12, 0x40080430
 1930              	.set CYREG_SCB0_EZ_DATA13, 0x40080434
 1931              	.set CYREG_SCB0_EZ_DATA14, 0x40080438
 1932              	.set CYREG_SCB0_EZ_DATA15, 0x4008043c
 1933              	.set CYREG_SCB0_EZ_DATA16, 0x40080440
 1934              	.set CYREG_SCB0_EZ_DATA17, 0x40080444
 1935              	.set CYREG_SCB0_EZ_DATA18, 0x40080448
 1936              	.set CYREG_SCB0_EZ_DATA19, 0x4008044c
 1937              	.set CYREG_SCB0_EZ_DATA20, 0x40080450
 1938              	.set CYREG_SCB0_EZ_DATA21, 0x40080454
 1939              	.set CYREG_SCB0_EZ_DATA22, 0x40080458
 1940              	.set CYREG_SCB0_EZ_DATA23, 0x4008045c
 1941              	.set CYREG_SCB0_EZ_DATA24, 0x40080460
 1942              	.set CYREG_SCB0_EZ_DATA25, 0x40080464
 1943              	.set CYREG_SCB0_EZ_DATA26, 0x40080468
 1944              	.set CYREG_SCB0_EZ_DATA27, 0x4008046c
 1945              	.set CYREG_SCB0_EZ_DATA28, 0x40080470
 1946              	.set CYREG_SCB0_EZ_DATA29, 0x40080474
 1947              	.set CYREG_SCB0_EZ_DATA30, 0x40080478
 1948              	.set CYREG_SCB0_EZ_DATA31, 0x4008047c
 1949              	.set CYREG_SCB0_INTR_CAUSE, 0x40080e00
 1950              	.set CYFLD_SCB_M__OFFSET, 0x00000000
 1951              	.set CYFLD_SCB_M__SIZE, 0x00000001
 1952              	.set CYFLD_SCB_S__OFFSET, 0x00000001
 1953              	.set CYFLD_SCB_S__SIZE, 0x00000001
 1954              	.set CYFLD_SCB_TX__OFFSET, 0x00000002
 1955              	.set CYFLD_SCB_TX__SIZE, 0x00000001
 1956              	.set CYFLD_SCB_RX__OFFSET, 0x00000003
 1957              	.set CYFLD_SCB_RX__SIZE, 0x00000001
 1958              	.set CYFLD_SCB_I2C_EC__OFFSET, 0x00000004
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 36


 1959              	.set CYFLD_SCB_I2C_EC__SIZE, 0x00000001
 1960              	.set CYFLD_SCB_SPI_EC__OFFSET, 0x00000005
 1961              	.set CYFLD_SCB_SPI_EC__SIZE, 0x00000001
 1962              	.set CYREG_SCB0_INTR_I2C_EC, 0x40080e80
 1963              	.set CYFLD_SCB_WAKE_UP__OFFSET, 0x00000000
 1964              	.set CYFLD_SCB_WAKE_UP__SIZE, 0x00000001
 1965              	.set CYFLD_SCB_EZ_STOP__OFFSET, 0x00000001
 1966              	.set CYFLD_SCB_EZ_STOP__SIZE, 0x00000001
 1967              	.set CYFLD_SCB_EZ_WRITE_STOP__OFFSET, 0x00000002
 1968              	.set CYFLD_SCB_EZ_WRITE_STOP__SIZE, 0x00000001
 1969              	.set CYFLD_SCB_EZ_READ_STOP__OFFSET, 0x00000003
 1970              	.set CYFLD_SCB_EZ_READ_STOP__SIZE, 0x00000001
 1971              	.set CYREG_SCB0_INTR_I2C_EC_MASK, 0x40080e88
 1972              	.set CYREG_SCB0_INTR_I2C_EC_MASKED, 0x40080e8c
 1973              	.set CYREG_SCB0_INTR_SPI_EC, 0x40080ec0
 1974              	.set CYREG_SCB0_INTR_SPI_EC_MASK, 0x40080ec8
 1975              	.set CYREG_SCB0_INTR_SPI_EC_MASKED, 0x40080ecc
 1976              	.set CYREG_SCB0_INTR_M, 0x40080f00
 1977              	.set CYFLD_SCB_I2C_ARB_LOST__OFFSET, 0x00000000
 1978              	.set CYFLD_SCB_I2C_ARB_LOST__SIZE, 0x00000001
 1979              	.set CYFLD_SCB_I2C_NACK__OFFSET, 0x00000001
 1980              	.set CYFLD_SCB_I2C_NACK__SIZE, 0x00000001
 1981              	.set CYFLD_SCB_I2C_ACK__OFFSET, 0x00000002
 1982              	.set CYFLD_SCB_I2C_ACK__SIZE, 0x00000001
 1983              	.set CYFLD_SCB_I2C_STOP__OFFSET, 0x00000004
 1984              	.set CYFLD_SCB_I2C_STOP__SIZE, 0x00000001
 1985              	.set CYFLD_SCB_I2C_BUS_ERROR__OFFSET, 0x00000008
 1986              	.set CYFLD_SCB_I2C_BUS_ERROR__SIZE, 0x00000001
 1987              	.set CYFLD_SCB_SPI_DONE__OFFSET, 0x00000009
 1988              	.set CYFLD_SCB_SPI_DONE__SIZE, 0x00000001
 1989              	.set CYREG_SCB0_INTR_M_SET, 0x40080f04
 1990              	.set CYREG_SCB0_INTR_M_MASK, 0x40080f08
 1991              	.set CYREG_SCB0_INTR_M_MASKED, 0x40080f0c
 1992              	.set CYREG_SCB0_INTR_S, 0x40080f40
 1993              	.set CYFLD_SCB_I2C_WRITE_STOP__OFFSET, 0x00000003
 1994              	.set CYFLD_SCB_I2C_WRITE_STOP__SIZE, 0x00000001
 1995              	.set CYFLD_SCB_I2C_START__OFFSET, 0x00000005
 1996              	.set CYFLD_SCB_I2C_START__SIZE, 0x00000001
 1997              	.set CYFLD_SCB_I2C_ADDR_MATCH__OFFSET, 0x00000006
 1998              	.set CYFLD_SCB_I2C_ADDR_MATCH__SIZE, 0x00000001
 1999              	.set CYFLD_SCB_I2C_GENERAL__OFFSET, 0x00000007
 2000              	.set CYFLD_SCB_I2C_GENERAL__SIZE, 0x00000001
 2001              	.set CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET, 0x00000009
 2002              	.set CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE, 0x00000001
 2003              	.set CYFLD_SCB_SPI_EZ_STOP__OFFSET, 0x0000000a
 2004              	.set CYFLD_SCB_SPI_EZ_STOP__SIZE, 0x00000001
 2005              	.set CYFLD_SCB_SPI_BUS_ERROR__OFFSET, 0x0000000b
 2006              	.set CYFLD_SCB_SPI_BUS_ERROR__SIZE, 0x00000001
 2007              	.set CYREG_SCB0_INTR_S_SET, 0x40080f44
 2008              	.set CYREG_SCB0_INTR_S_MASK, 0x40080f48
 2009              	.set CYREG_SCB0_INTR_S_MASKED, 0x40080f4c
 2010              	.set CYREG_SCB0_INTR_TX, 0x40080f80
 2011              	.set CYFLD_SCB_TRIGGER__OFFSET, 0x00000000
 2012              	.set CYFLD_SCB_TRIGGER__SIZE, 0x00000001
 2013              	.set CYFLD_SCB_NOT_FULL__OFFSET, 0x00000001
 2014              	.set CYFLD_SCB_NOT_FULL__SIZE, 0x00000001
 2015              	.set CYFLD_SCB_EMPTY__OFFSET, 0x00000004
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 37


 2016              	.set CYFLD_SCB_EMPTY__SIZE, 0x00000001
 2017              	.set CYFLD_SCB_OVERFLOW__OFFSET, 0x00000005
 2018              	.set CYFLD_SCB_OVERFLOW__SIZE, 0x00000001
 2019              	.set CYFLD_SCB_UNDERFLOW__OFFSET, 0x00000006
 2020              	.set CYFLD_SCB_UNDERFLOW__SIZE, 0x00000001
 2021              	.set CYFLD_SCB_BLOCKED__OFFSET, 0x00000007
 2022              	.set CYFLD_SCB_BLOCKED__SIZE, 0x00000001
 2023              	.set CYFLD_SCB_UART_NACK__OFFSET, 0x00000008
 2024              	.set CYFLD_SCB_UART_NACK__SIZE, 0x00000001
 2025              	.set CYFLD_SCB_UART_DONE__OFFSET, 0x00000009
 2026              	.set CYFLD_SCB_UART_DONE__SIZE, 0x00000001
 2027              	.set CYFLD_SCB_UART_ARB_LOST__OFFSET, 0x0000000a
 2028              	.set CYFLD_SCB_UART_ARB_LOST__SIZE, 0x00000001
 2029              	.set CYREG_SCB0_INTR_TX_SET, 0x40080f84
 2030              	.set CYREG_SCB0_INTR_TX_MASK, 0x40080f88
 2031              	.set CYREG_SCB0_INTR_TX_MASKED, 0x40080f8c
 2032              	.set CYREG_SCB0_INTR_RX, 0x40080fc0
 2033              	.set CYFLD_SCB_NOT_EMPTY__OFFSET, 0x00000002
 2034              	.set CYFLD_SCB_NOT_EMPTY__SIZE, 0x00000001
 2035              	.set CYFLD_SCB_FULL__OFFSET, 0x00000003
 2036              	.set CYFLD_SCB_FULL__SIZE, 0x00000001
 2037              	.set CYFLD_SCB_FRAME_ERROR__OFFSET, 0x00000008
 2038              	.set CYFLD_SCB_FRAME_ERROR__SIZE, 0x00000001
 2039              	.set CYFLD_SCB_PARITY_ERROR__OFFSET, 0x00000009
 2040              	.set CYFLD_SCB_PARITY_ERROR__SIZE, 0x00000001
 2041              	.set CYFLD_SCB_BAUD_DETECT__OFFSET, 0x0000000a
 2042              	.set CYFLD_SCB_BAUD_DETECT__SIZE, 0x00000001
 2043              	.set CYFLD_SCB_BREAK_DETECT__OFFSET, 0x0000000b
 2044              	.set CYFLD_SCB_BREAK_DETECT__SIZE, 0x00000001
 2045              	.set CYREG_SCB0_INTR_RX_SET, 0x40080fc4
 2046              	.set CYREG_SCB0_INTR_RX_MASK, 0x40080fc8
 2047              	.set CYREG_SCB0_INTR_RX_MASKED, 0x40080fcc
 2048              	.set CYDEV_SCB1_BASE, 0x40090000
 2049              	.set CYDEV_SCB1_SIZE, 0x00010000
 2050              	.set CYREG_SCB1_CTRL, 0x40090000
 2051              	.set CYREG_SCB1_STATUS, 0x40090004
 2052              	.set CYREG_SCB1_SPI_CTRL, 0x40090020
 2053              	.set CYREG_SCB1_SPI_STATUS, 0x40090024
 2054              	.set CYREG_SCB1_UART_CTRL, 0x40090040
 2055              	.set CYREG_SCB1_UART_TX_CTRL, 0x40090044
 2056              	.set CYREG_SCB1_UART_RX_CTRL, 0x40090048
 2057              	.set CYREG_SCB1_UART_RX_STATUS, 0x4009004c
 2058              	.set CYREG_SCB1_UART_FLOW_CTRL, 0x40090050
 2059              	.set CYREG_SCB1_I2C_CTRL, 0x40090060
 2060              	.set CYREG_SCB1_I2C_STATUS, 0x40090064
 2061              	.set CYREG_SCB1_I2C_M_CMD, 0x40090068
 2062              	.set CYREG_SCB1_I2C_S_CMD, 0x4009006c
 2063              	.set CYREG_SCB1_I2C_CFG, 0x40090070
 2064              	.set CYREG_SCB1_TX_CTRL, 0x40090200
 2065              	.set CYREG_SCB1_TX_FIFO_CTRL, 0x40090204
 2066              	.set CYREG_SCB1_TX_FIFO_STATUS, 0x40090208
 2067              	.set CYREG_SCB1_TX_FIFO_WR, 0x40090240
 2068              	.set CYREG_SCB1_RX_CTRL, 0x40090300
 2069              	.set CYREG_SCB1_RX_FIFO_CTRL, 0x40090304
 2070              	.set CYREG_SCB1_RX_FIFO_STATUS, 0x40090308
 2071              	.set CYREG_SCB1_RX_MATCH, 0x40090310
 2072              	.set CYREG_SCB1_RX_FIFO_RD, 0x40090340
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 38


 2073              	.set CYREG_SCB1_RX_FIFO_RD_SILENT, 0x40090344
 2074              	.set CYREG_SCB1_EZ_DATA0, 0x40090400
 2075              	.set CYREG_SCB1_EZ_DATA1, 0x40090404
 2076              	.set CYREG_SCB1_EZ_DATA2, 0x40090408
 2077              	.set CYREG_SCB1_EZ_DATA3, 0x4009040c
 2078              	.set CYREG_SCB1_EZ_DATA4, 0x40090410
 2079              	.set CYREG_SCB1_EZ_DATA5, 0x40090414
 2080              	.set CYREG_SCB1_EZ_DATA6, 0x40090418
 2081              	.set CYREG_SCB1_EZ_DATA7, 0x4009041c
 2082              	.set CYREG_SCB1_EZ_DATA8, 0x40090420
 2083              	.set CYREG_SCB1_EZ_DATA9, 0x40090424
 2084              	.set CYREG_SCB1_EZ_DATA10, 0x40090428
 2085              	.set CYREG_SCB1_EZ_DATA11, 0x4009042c
 2086              	.set CYREG_SCB1_EZ_DATA12, 0x40090430
 2087              	.set CYREG_SCB1_EZ_DATA13, 0x40090434
 2088              	.set CYREG_SCB1_EZ_DATA14, 0x40090438
 2089              	.set CYREG_SCB1_EZ_DATA15, 0x4009043c
 2090              	.set CYREG_SCB1_EZ_DATA16, 0x40090440
 2091              	.set CYREG_SCB1_EZ_DATA17, 0x40090444
 2092              	.set CYREG_SCB1_EZ_DATA18, 0x40090448
 2093              	.set CYREG_SCB1_EZ_DATA19, 0x4009044c
 2094              	.set CYREG_SCB1_EZ_DATA20, 0x40090450
 2095              	.set CYREG_SCB1_EZ_DATA21, 0x40090454
 2096              	.set CYREG_SCB1_EZ_DATA22, 0x40090458
 2097              	.set CYREG_SCB1_EZ_DATA23, 0x4009045c
 2098              	.set CYREG_SCB1_EZ_DATA24, 0x40090460
 2099              	.set CYREG_SCB1_EZ_DATA25, 0x40090464
 2100              	.set CYREG_SCB1_EZ_DATA26, 0x40090468
 2101              	.set CYREG_SCB1_EZ_DATA27, 0x4009046c
 2102              	.set CYREG_SCB1_EZ_DATA28, 0x40090470
 2103              	.set CYREG_SCB1_EZ_DATA29, 0x40090474
 2104              	.set CYREG_SCB1_EZ_DATA30, 0x40090478
 2105              	.set CYREG_SCB1_EZ_DATA31, 0x4009047c
 2106              	.set CYREG_SCB1_INTR_CAUSE, 0x40090e00
 2107              	.set CYREG_SCB1_INTR_I2C_EC, 0x40090e80
 2108              	.set CYREG_SCB1_INTR_I2C_EC_MASK, 0x40090e88
 2109              	.set CYREG_SCB1_INTR_I2C_EC_MASKED, 0x40090e8c
 2110              	.set CYREG_SCB1_INTR_SPI_EC, 0x40090ec0
 2111              	.set CYREG_SCB1_INTR_SPI_EC_MASK, 0x40090ec8
 2112              	.set CYREG_SCB1_INTR_SPI_EC_MASKED, 0x40090ecc
 2113              	.set CYREG_SCB1_INTR_M, 0x40090f00
 2114              	.set CYREG_SCB1_INTR_M_SET, 0x40090f04
 2115              	.set CYREG_SCB1_INTR_M_MASK, 0x40090f08
 2116              	.set CYREG_SCB1_INTR_M_MASKED, 0x40090f0c
 2117              	.set CYREG_SCB1_INTR_S, 0x40090f40
 2118              	.set CYREG_SCB1_INTR_S_SET, 0x40090f44
 2119              	.set CYREG_SCB1_INTR_S_MASK, 0x40090f48
 2120              	.set CYREG_SCB1_INTR_S_MASKED, 0x40090f4c
 2121              	.set CYREG_SCB1_INTR_TX, 0x40090f80
 2122              	.set CYREG_SCB1_INTR_TX_SET, 0x40090f84
 2123              	.set CYREG_SCB1_INTR_TX_MASK, 0x40090f88
 2124              	.set CYREG_SCB1_INTR_TX_MASKED, 0x40090f8c
 2125              	.set CYREG_SCB1_INTR_RX, 0x40090fc0
 2126              	.set CYREG_SCB1_INTR_RX_SET, 0x40090fc4
 2127              	.set CYREG_SCB1_INTR_RX_MASK, 0x40090fc8
 2128              	.set CYREG_SCB1_INTR_RX_MASKED, 0x40090fcc
 2129              	.set CYDEV_LCD_BASE, 0x400a0000
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 39


 2130              	.set CYDEV_LCD_SIZE, 0x00010000
 2131              	.set CYREG_LCD_ID, 0x400a0000
 2132              	.set CYFLD_LCD_ID__OFFSET, 0x00000000
 2133              	.set CYFLD_LCD_ID__SIZE, 0x00000010
 2134              	.set CYFLD_LCD_REVISION__OFFSET, 0x00000010
 2135              	.set CYFLD_LCD_REVISION__SIZE, 0x00000010
 2136              	.set CYREG_LCD_DIVIDER, 0x400a0004
 2137              	.set CYFLD_LCD_SUBFR_DIV__OFFSET, 0x00000000
 2138              	.set CYFLD_LCD_SUBFR_DIV__SIZE, 0x00000010
 2139              	.set CYFLD_LCD_DEAD_DIV__OFFSET, 0x00000010
 2140              	.set CYFLD_LCD_DEAD_DIV__SIZE, 0x00000010
 2141              	.set CYREG_LCD_CONTROL, 0x400a0008
 2142              	.set CYFLD_LCD_LS_EN__OFFSET, 0x00000000
 2143              	.set CYFLD_LCD_LS_EN__SIZE, 0x00000001
 2144              	.set CYFLD_LCD_HS_EN__OFFSET, 0x00000001
 2145              	.set CYFLD_LCD_HS_EN__SIZE, 0x00000001
 2146              	.set CYFLD_LCD_LCD_MODE__OFFSET, 0x00000002
 2147              	.set CYFLD_LCD_LCD_MODE__SIZE, 0x00000001
 2148              	.set CYVAL_LCD_LCD_MODE_LS, 0x00000000
 2149              	.set CYVAL_LCD_LCD_MODE_HS, 0x00000001
 2150              	.set CYFLD_LCD_TYPE__OFFSET, 0x00000003
 2151              	.set CYFLD_LCD_TYPE__SIZE, 0x00000001
 2152              	.set CYVAL_LCD_TYPE_TYPE_A, 0x00000000
 2153              	.set CYVAL_LCD_TYPE_TYPE_B, 0x00000001
 2154              	.set CYFLD_LCD_OP_MODE__OFFSET, 0x00000004
 2155              	.set CYFLD_LCD_OP_MODE__SIZE, 0x00000001
 2156              	.set CYVAL_LCD_OP_MODE_PWM, 0x00000000
 2157              	.set CYVAL_LCD_OP_MODE_CORRELATION, 0x00000001
 2158              	.set CYFLD_LCD_BIAS__OFFSET, 0x00000005
 2159              	.set CYFLD_LCD_BIAS__SIZE, 0x00000002
 2160              	.set CYVAL_LCD_BIAS_HALF, 0x00000000
 2161              	.set CYVAL_LCD_BIAS_THIRD, 0x00000001
 2162              	.set CYVAL_LCD_BIAS_FOURTH, 0x00000002
 2163              	.set CYVAL_LCD_BIAS_FIFTH, 0x00000003
 2164              	.set CYFLD_LCD_COM_NUM__OFFSET, 0x00000008
 2165              	.set CYFLD_LCD_COM_NUM__SIZE, 0x00000004
 2166              	.set CYFLD_LCD_LS_EN_STAT__OFFSET, 0x0000001f
 2167              	.set CYFLD_LCD_LS_EN_STAT__SIZE, 0x00000001
 2168              	.set CYREG_LCD_DATA00, 0x400a0100
 2169              	.set CYFLD_LCD_DATA__OFFSET, 0x00000000
 2170              	.set CYFLD_LCD_DATA__SIZE, 0x00000020
 2171              	.set CYREG_LCD_DATA01, 0x400a0104
 2172              	.set CYREG_LCD_DATA02, 0x400a0108
 2173              	.set CYREG_LCD_DATA03, 0x400a010c
 2174              	.set CYREG_LCD_DATA04, 0x400a0110
 2175              	.set CYREG_LCD_DATA10, 0x400a0200
 2176              	.set CYREG_LCD_DATA11, 0x400a0204
 2177              	.set CYREG_LCD_DATA12, 0x400a0208
 2178              	.set CYREG_LCD_DATA13, 0x400a020c
 2179              	.set CYREG_LCD_DATA14, 0x400a0210
 2180              	.set CYDEV_CSD_BASE, 0x400b0000
 2181              	.set CYDEV_CSD_SIZE, 0x00001000
 2182              	.set CYREG_CSD_CONFIG, 0x400b0000
 2183              	.set CYFLD_CSD_FILTER_DELAY__OFFSET, 0x00000004
 2184              	.set CYFLD_CSD_FILTER_DELAY__SIZE, 0x00000003
 2185              	.set CYFLD_CSD_SHIELD_DELAY__OFFSET, 0x00000008
 2186              	.set CYFLD_CSD_SHIELD_DELAY__SIZE, 0x00000002
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 40


 2187              	.set CYVAL_CSD_SHIELD_DELAY_OFF, 0x00000000
 2188              	.set CYVAL_CSD_SHIELD_DELAY_D5NS, 0x00000001
 2189              	.set CYVAL_CSD_SHIELD_DELAY_D10NS, 0x00000002
 2190              	.set CYVAL_CSD_SHIELD_DELAY_D20NS, 0x00000003
 2191              	.set CYFLD_CSD_SENSE_EN__OFFSET, 0x0000000c
 2192              	.set CYFLD_CSD_SENSE_EN__SIZE, 0x00000001
 2193              	.set CYFLD_CSD_CHARGE_MODE__OFFSET, 0x0000000e
 2194              	.set CYFLD_CSD_CHARGE_MODE__SIZE, 0x00000001
 2195              	.set CYVAL_CSD_CHARGE_MODE_CHARGE_OFF, 0x00000000
 2196              	.set CYVAL_CSD_CHARGE_MODE_CHARGE_IO, 0x00000001
 2197              	.set CYFLD_CSD_MUTUAL_CAP__OFFSET, 0x00000012
 2198              	.set CYFLD_CSD_MUTUAL_CAP__SIZE, 0x00000001
 2199              	.set CYVAL_CSD_MUTUAL_CAP_SELFCAP, 0x00000000
 2200              	.set CYVAL_CSD_MUTUAL_CAP_MUTUALCAP, 0x00000001
 2201              	.set CYFLD_CSD_CSX_DUAL_CNT__OFFSET, 0x00000013
 2202              	.set CYFLD_CSD_CSX_DUAL_CNT__SIZE, 0x00000001
 2203              	.set CYVAL_CSD_CSX_DUAL_CNT_ONE, 0x00000000
 2204              	.set CYVAL_CSD_CSX_DUAL_CNT_TWO, 0x00000001
 2205              	.set CYFLD_CSD_DSI_COUNT_SEL__OFFSET, 0x00000018
 2206              	.set CYFLD_CSD_DSI_COUNT_SEL__SIZE, 0x00000001
 2207              	.set CYVAL_CSD_DSI_COUNT_SEL_CSD_RESULT, 0x00000000
 2208              	.set CYVAL_CSD_DSI_COUNT_SEL_ADC_RESULT, 0x00000001
 2209              	.set CYFLD_CSD_DSI_SAMPLE_EN__OFFSET, 0x00000019
 2210              	.set CYFLD_CSD_DSI_SAMPLE_EN__SIZE, 0x00000001
 2211              	.set CYFLD_CSD_SAMPLE_SYNC__OFFSET, 0x0000001a
 2212              	.set CYFLD_CSD_SAMPLE_SYNC__SIZE, 0x00000001
 2213              	.set CYFLD_CSD_DSI_SENSE_EN__OFFSET, 0x0000001b
 2214              	.set CYFLD_CSD_DSI_SENSE_EN__SIZE, 0x00000001
 2215              	.set CYFLD_CSD_LP_MODE__OFFSET, 0x0000001e
 2216              	.set CYFLD_CSD_LP_MODE__SIZE, 0x00000001
 2217              	.set CYFLD_CSD_ENABLE__OFFSET, 0x0000001f
 2218              	.set CYFLD_CSD_ENABLE__SIZE, 0x00000001
 2219              	.set CYREG_CSD_SPARE, 0x400b0004
 2220              	.set CYFLD_CSD_SPARE__OFFSET, 0x00000000
 2221              	.set CYFLD_CSD_SPARE__SIZE, 0x00000004
 2222              	.set CYREG_CSD_STATUS, 0x400b0080
 2223              	.set CYFLD_CSD_CSD_CHARGE__OFFSET, 0x00000000
 2224              	.set CYFLD_CSD_CSD_CHARGE__SIZE, 0x00000001
 2225              	.set CYFLD_CSD_CSD_SENSE__OFFSET, 0x00000001
 2226              	.set CYFLD_CSD_CSD_SENSE__SIZE, 0x00000001
 2227              	.set CYFLD_CSD_HSCMP_OUT__OFFSET, 0x00000002
 2228              	.set CYFLD_CSD_HSCMP_OUT__SIZE, 0x00000001
 2229              	.set CYVAL_CSD_HSCMP_OUT_C_LT_VREF, 0x00000000
 2230              	.set CYVAL_CSD_HSCMP_OUT_C_GT_VREF, 0x00000001
 2231              	.set CYFLD_CSD_CSDCMP_OUT__OFFSET, 0x00000003
 2232              	.set CYFLD_CSD_CSDCMP_OUT__SIZE, 0x00000001
 2233              	.set CYREG_CSD_STAT_SEQ, 0x400b0084
 2234              	.set CYFLD_CSD_SEQ_STATE__OFFSET, 0x00000000
 2235              	.set CYFLD_CSD_SEQ_STATE__SIZE, 0x00000003
 2236              	.set CYFLD_CSD_ADC_STATE__OFFSET, 0x00000010
 2237              	.set CYFLD_CSD_ADC_STATE__SIZE, 0x00000003
 2238              	.set CYREG_CSD_STAT_CNTS, 0x400b0088
 2239              	.set CYFLD_CSD_NUM_CONV__OFFSET, 0x00000000
 2240              	.set CYFLD_CSD_NUM_CONV__SIZE, 0x00000010
 2241              	.set CYREG_CSD_RESULT_VAL1, 0x400b00d0
 2242              	.set CYFLD_CSD_VALUE__OFFSET, 0x00000000
 2243              	.set CYFLD_CSD_VALUE__SIZE, 0x00000010
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 41


 2244              	.set CYFLD_CSD_BAD_CONVS__OFFSET, 0x00000010
 2245              	.set CYFLD_CSD_BAD_CONVS__SIZE, 0x00000008
 2246              	.set CYREG_CSD_RESULT_VAL2, 0x400b00d4
 2247              	.set CYREG_CSD_ADC_RES, 0x400b00e0
 2248              	.set CYFLD_CSD_VIN_CNT__OFFSET, 0x00000000
 2249              	.set CYFLD_CSD_VIN_CNT__SIZE, 0x00000010
 2250              	.set CYFLD_CSD_HSCMP_POL__OFFSET, 0x00000010
 2251              	.set CYFLD_CSD_HSCMP_POL__SIZE, 0x00000001
 2252              	.set CYFLD_CSD_ADC_OVERFLOW__OFFSET, 0x0000001e
 2253              	.set CYFLD_CSD_ADC_OVERFLOW__SIZE, 0x00000001
 2254              	.set CYFLD_CSD_ADC_ABORT__OFFSET, 0x0000001f
 2255              	.set CYFLD_CSD_ADC_ABORT__SIZE, 0x00000001
 2256              	.set CYREG_CSD_INTR, 0x400b00f0
 2257              	.set CYFLD_CSD_SAMPLE__OFFSET, 0x00000001
 2258              	.set CYFLD_CSD_SAMPLE__SIZE, 0x00000001
 2259              	.set CYFLD_CSD_INIT__OFFSET, 0x00000002
 2260              	.set CYFLD_CSD_INIT__SIZE, 0x00000001
 2261              	.set CYFLD_CSD_ADC_RES__OFFSET, 0x00000008
 2262              	.set CYFLD_CSD_ADC_RES__SIZE, 0x00000001
 2263              	.set CYREG_CSD_INTR_SET, 0x400b00f4
 2264              	.set CYREG_CSD_INTR_MASK, 0x400b00f8
 2265              	.set CYREG_CSD_INTR_MASKED, 0x400b00fc
 2266              	.set CYREG_CSD_HSCMP, 0x400b0180
 2267              	.set CYFLD_CSD_HSCMP_EN__OFFSET, 0x00000000
 2268              	.set CYFLD_CSD_HSCMP_EN__SIZE, 0x00000001
 2269              	.set CYVAL_CSD_HSCMP_EN_OFF, 0x00000000
 2270              	.set CYVAL_CSD_HSCMP_EN_ON, 0x00000001
 2271              	.set CYFLD_CSD_HSCMP_INVERT__OFFSET, 0x00000004
 2272              	.set CYFLD_CSD_HSCMP_INVERT__SIZE, 0x00000001
 2273              	.set CYFLD_CSD_AZ_EN__OFFSET, 0x0000001f
 2274              	.set CYFLD_CSD_AZ_EN__SIZE, 0x00000001
 2275              	.set CYREG_CSD_AMBUF, 0x400b0184
 2276              	.set CYFLD_CSD_PWR_MODE__OFFSET, 0x00000000
 2277              	.set CYFLD_CSD_PWR_MODE__SIZE, 0x00000002
 2278              	.set CYVAL_CSD_PWR_MODE_OFF, 0x00000000
 2279              	.set CYVAL_CSD_PWR_MODE_NORM, 0x00000001
 2280              	.set CYVAL_CSD_PWR_MODE_HI, 0x00000002
 2281              	.set CYREG_CSD_REFGEN, 0x400b0188
 2282              	.set CYFLD_CSD_REFGEN_EN__OFFSET, 0x00000000
 2283              	.set CYFLD_CSD_REFGEN_EN__SIZE, 0x00000001
 2284              	.set CYVAL_CSD_REFGEN_EN_OFF, 0x00000000
 2285              	.set CYVAL_CSD_REFGEN_EN_ON, 0x00000001
 2286              	.set CYFLD_CSD_BYPASS__OFFSET, 0x00000004
 2287              	.set CYFLD_CSD_BYPASS__SIZE, 0x00000001
 2288              	.set CYFLD_CSD_VDDA_EN__OFFSET, 0x00000005
 2289              	.set CYFLD_CSD_VDDA_EN__SIZE, 0x00000001
 2290              	.set CYFLD_CSD_RES_EN__OFFSET, 0x00000006
 2291              	.set CYFLD_CSD_RES_EN__SIZE, 0x00000001
 2292              	.set CYFLD_CSD_GAIN__OFFSET, 0x00000008
 2293              	.set CYFLD_CSD_GAIN__SIZE, 0x00000005
 2294              	.set CYFLD_CSD_VREFLO_SEL__OFFSET, 0x00000010
 2295              	.set CYFLD_CSD_VREFLO_SEL__SIZE, 0x00000005
 2296              	.set CYFLD_CSD_VREFLO_INT__OFFSET, 0x00000017
 2297              	.set CYFLD_CSD_VREFLO_INT__SIZE, 0x00000001
 2298              	.set CYREG_CSD_CSDCMP, 0x400b018c
 2299              	.set CYFLD_CSD_CSDCMP_EN__OFFSET, 0x00000000
 2300              	.set CYFLD_CSD_CSDCMP_EN__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 42


 2301              	.set CYVAL_CSD_CSDCMP_EN_OFF, 0x00000000
 2302              	.set CYVAL_CSD_CSDCMP_EN_ON, 0x00000001
 2303              	.set CYFLD_CSD_POLARITY_SEL__OFFSET, 0x00000004
 2304              	.set CYFLD_CSD_POLARITY_SEL__SIZE, 0x00000002
 2305              	.set CYVAL_CSD_POLARITY_SEL_IDACA_POL, 0x00000000
 2306              	.set CYVAL_CSD_POLARITY_SEL_IDACB_POL, 0x00000001
 2307              	.set CYVAL_CSD_POLARITY_SEL_DUAL_POL, 0x00000002
 2308              	.set CYFLD_CSD_CMP_PHASE__OFFSET, 0x00000008
 2309              	.set CYFLD_CSD_CMP_PHASE__SIZE, 0x00000002
 2310              	.set CYVAL_CSD_CMP_PHASE_FULL, 0x00000000
 2311              	.set CYVAL_CSD_CMP_PHASE_PHI1, 0x00000001
 2312              	.set CYVAL_CSD_CMP_PHASE_PHI2, 0x00000002
 2313              	.set CYVAL_CSD_CMP_PHASE_PHI1_2, 0x00000003
 2314              	.set CYFLD_CSD_CMP_MODE__OFFSET, 0x0000001c
 2315              	.set CYFLD_CSD_CMP_MODE__SIZE, 0x00000001
 2316              	.set CYVAL_CSD_CMP_MODE_CSD, 0x00000000
 2317              	.set CYVAL_CSD_CMP_MODE_GP, 0x00000001
 2318              	.set CYFLD_CSD_FEEDBACK_MODE__OFFSET, 0x0000001d
 2319              	.set CYFLD_CSD_FEEDBACK_MODE__SIZE, 0x00000001
 2320              	.set CYVAL_CSD_FEEDBACK_MODE_FLOP, 0x00000000
 2321              	.set CYVAL_CSD_FEEDBACK_MODE_COMP, 0x00000001
 2322              	.set CYREG_CSD_IDACA, 0x400b01c0
 2323              	.set CYFLD_CSD_VAL__OFFSET, 0x00000000
 2324              	.set CYFLD_CSD_VAL__SIZE, 0x00000007
 2325              	.set CYFLD_CSD_POL_DYN__OFFSET, 0x00000007
 2326              	.set CYFLD_CSD_POL_DYN__SIZE, 0x00000001
 2327              	.set CYVAL_CSD_POL_DYN_STATIC, 0x00000000
 2328              	.set CYVAL_CSD_POL_DYN_DYNAMIC, 0x00000001
 2329              	.set CYFLD_CSD_POLARITY__OFFSET, 0x00000008
 2330              	.set CYFLD_CSD_POLARITY__SIZE, 0x00000002
 2331              	.set CYVAL_CSD_POLARITY_VSSA_SRC, 0x00000000
 2332              	.set CYVAL_CSD_POLARITY_VDDA_SNK, 0x00000001
 2333              	.set CYVAL_CSD_POLARITY_SENSE, 0x00000002
 2334              	.set CYVAL_CSD_POLARITY_SENSE_INV, 0x00000003
 2335              	.set CYFLD_CSD_BAL_MODE__OFFSET, 0x0000000a
 2336              	.set CYFLD_CSD_BAL_MODE__SIZE, 0x00000002
 2337              	.set CYVAL_CSD_BAL_MODE_FULL, 0x00000000
 2338              	.set CYVAL_CSD_BAL_MODE_PHI1, 0x00000001
 2339              	.set CYVAL_CSD_BAL_MODE_PHI2, 0x00000002
 2340              	.set CYVAL_CSD_BAL_MODE_PHI1_2, 0x00000003
 2341              	.set CYFLD_CSD_LEG1_MODE__OFFSET, 0x00000010
 2342              	.set CYFLD_CSD_LEG1_MODE__SIZE, 0x00000002
 2343              	.set CYVAL_CSD_LEG1_MODE_GP_STATIC, 0x00000000
 2344              	.set CYVAL_CSD_LEG1_MODE_GP, 0x00000001
 2345              	.set CYVAL_CSD_LEG1_MODE_CSD_STATIC, 0x00000002
 2346              	.set CYVAL_CSD_LEG1_MODE_CSD, 0x00000003
 2347              	.set CYFLD_CSD_LEG2_MODE__OFFSET, 0x00000012
 2348              	.set CYFLD_CSD_LEG2_MODE__SIZE, 0x00000002
 2349              	.set CYVAL_CSD_LEG2_MODE_GP_STATIC, 0x00000000
 2350              	.set CYVAL_CSD_LEG2_MODE_GP, 0x00000001
 2351              	.set CYVAL_CSD_LEG2_MODE_CSD_STATIC, 0x00000002
 2352              	.set CYVAL_CSD_LEG2_MODE_CSD, 0x00000003
 2353              	.set CYFLD_CSD_DSI_CTRL_EN__OFFSET, 0x00000015
 2354              	.set CYFLD_CSD_DSI_CTRL_EN__SIZE, 0x00000001
 2355              	.set CYFLD_CSD_RANGE__OFFSET, 0x00000016
 2356              	.set CYFLD_CSD_RANGE__SIZE, 0x00000002
 2357              	.set CYVAL_CSD_RANGE_IDAC_LO, 0x00000000
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 43


 2358              	.set CYVAL_CSD_RANGE_IDAC_MED, 0x00000001
 2359              	.set CYVAL_CSD_RANGE_IDAC_HI, 0x00000002
 2360              	.set CYFLD_CSD_LEG1_EN__OFFSET, 0x00000018
 2361              	.set CYFLD_CSD_LEG1_EN__SIZE, 0x00000001
 2362              	.set CYFLD_CSD_LEG2_EN__OFFSET, 0x00000019
 2363              	.set CYFLD_CSD_LEG2_EN__SIZE, 0x00000001
 2364              	.set CYREG_CSD_IDACB, 0x400b01c4
 2365              	.set CYFLD_CSD_LEG3_EN__OFFSET, 0x0000001a
 2366              	.set CYFLD_CSD_LEG3_EN__SIZE, 0x00000001
 2367              	.set CYREG_CSD_SW_RES, 0x400b01f0
 2368              	.set CYFLD_CSD_RES_HCAV__OFFSET, 0x00000000
 2369              	.set CYFLD_CSD_RES_HCAV__SIZE, 0x00000002
 2370              	.set CYVAL_CSD_RES_HCAV_LOW, 0x00000000
 2371              	.set CYVAL_CSD_RES_HCAV_MED, 0x00000001
 2372              	.set CYVAL_CSD_RES_HCAV_HIGH, 0x00000002
 2373              	.set CYVAL_CSD_RES_HCAV_LOWEMI, 0x00000003
 2374              	.set CYFLD_CSD_RES_HCAG__OFFSET, 0x00000002
 2375              	.set CYFLD_CSD_RES_HCAG__SIZE, 0x00000002
 2376              	.set CYFLD_CSD_RES_HCBV__OFFSET, 0x00000004
 2377              	.set CYFLD_CSD_RES_HCBV__SIZE, 0x00000002
 2378              	.set CYFLD_CSD_RES_HCBG__OFFSET, 0x00000006
 2379              	.set CYFLD_CSD_RES_HCBG__SIZE, 0x00000002
 2380              	.set CYFLD_CSD_RES_F1PM__OFFSET, 0x00000010
 2381              	.set CYFLD_CSD_RES_F1PM__SIZE, 0x00000002
 2382              	.set CYVAL_CSD_RES_F1PM_LOW, 0x00000000
 2383              	.set CYVAL_CSD_RES_F1PM_MED, 0x00000001
 2384              	.set CYVAL_CSD_RES_F1PM_HIGH, 0x00000002
 2385              	.set CYVAL_CSD_RES_F1PM_RESERVED, 0x00000003
 2386              	.set CYFLD_CSD_RES_F2PT__OFFSET, 0x00000012
 2387              	.set CYFLD_CSD_RES_F2PT__SIZE, 0x00000002
 2388              	.set CYREG_CSD_SENSE_PERIOD, 0x400b0200
 2389              	.set CYFLD_CSD_SENSE_DIV__OFFSET, 0x00000000
 2390              	.set CYFLD_CSD_SENSE_DIV__SIZE, 0x0000000c
 2391              	.set CYFLD_CSD_LFSR_SIZE__OFFSET, 0x00000010
 2392              	.set CYFLD_CSD_LFSR_SIZE__SIZE, 0x00000003
 2393              	.set CYVAL_CSD_LFSR_SIZE_OFF, 0x00000000
 2394              	.set CYVAL_CSD_LFSR_SIZE_6B, 0x00000001
 2395              	.set CYVAL_CSD_LFSR_SIZE_7B, 0x00000002
 2396              	.set CYVAL_CSD_LFSR_SIZE_9B, 0x00000003
 2397              	.set CYVAL_CSD_LFSR_SIZE_10B, 0x00000004
 2398              	.set CYVAL_CSD_LFSR_SIZE_8B, 0x00000005
 2399              	.set CYVAL_CSD_LFSR_SIZE_12B, 0x00000006
 2400              	.set CYFLD_CSD_LFSR_SCALE__OFFSET, 0x00000014
 2401              	.set CYFLD_CSD_LFSR_SCALE__SIZE, 0x00000004
 2402              	.set CYFLD_CSD_LFSR_CLEAR__OFFSET, 0x00000018
 2403              	.set CYFLD_CSD_LFSR_CLEAR__SIZE, 0x00000001
 2404              	.set CYFLD_CSD_SEL_LFSR_MSB__OFFSET, 0x00000019
 2405              	.set CYFLD_CSD_SEL_LFSR_MSB__SIZE, 0x00000001
 2406              	.set CYREG_CSD_SENSE_DUTY, 0x400b0204
 2407              	.set CYFLD_CSD_SENSE_WIDTH__OFFSET, 0x00000000
 2408              	.set CYFLD_CSD_SENSE_WIDTH__SIZE, 0x0000000c
 2409              	.set CYFLD_CSD_SENSE_POL__OFFSET, 0x00000010
 2410              	.set CYFLD_CSD_SENSE_POL__SIZE, 0x00000001
 2411              	.set CYFLD_CSD_OVERLAP_PHI1__OFFSET, 0x00000012
 2412              	.set CYFLD_CSD_OVERLAP_PHI1__SIZE, 0x00000001
 2413              	.set CYFLD_CSD_OVERLAP_PHI2__OFFSET, 0x00000013
 2414              	.set CYFLD_CSD_OVERLAP_PHI2__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 44


 2415              	.set CYREG_CSD_SW_HS_P_SEL, 0x400b0280
 2416              	.set CYFLD_CSD_SW_HMPM__OFFSET, 0x00000000
 2417              	.set CYFLD_CSD_SW_HMPM__SIZE, 0x00000001
 2418              	.set CYFLD_CSD_SW_HMPT__OFFSET, 0x00000004
 2419              	.set CYFLD_CSD_SW_HMPT__SIZE, 0x00000001
 2420              	.set CYFLD_CSD_SW_HMPS__OFFSET, 0x00000008
 2421              	.set CYFLD_CSD_SW_HMPS__SIZE, 0x00000001
 2422              	.set CYFLD_CSD_SW_HMMA__OFFSET, 0x0000000c
 2423              	.set CYFLD_CSD_SW_HMMA__SIZE, 0x00000001
 2424              	.set CYFLD_CSD_SW_HMMB__OFFSET, 0x00000010
 2425              	.set CYFLD_CSD_SW_HMMB__SIZE, 0x00000001
 2426              	.set CYFLD_CSD_SW_HMCA__OFFSET, 0x00000014
 2427              	.set CYFLD_CSD_SW_HMCA__SIZE, 0x00000001
 2428              	.set CYFLD_CSD_SW_HMCB__OFFSET, 0x00000018
 2429              	.set CYFLD_CSD_SW_HMCB__SIZE, 0x00000001
 2430              	.set CYFLD_CSD_SW_HMRH__OFFSET, 0x0000001c
 2431              	.set CYFLD_CSD_SW_HMRH__SIZE, 0x00000001
 2432              	.set CYREG_CSD_SW_HS_N_SEL, 0x400b0284
 2433              	.set CYFLD_CSD_SW_HCCC__OFFSET, 0x00000010
 2434              	.set CYFLD_CSD_SW_HCCC__SIZE, 0x00000001
 2435              	.set CYFLD_CSD_SW_HCCD__OFFSET, 0x00000014
 2436              	.set CYFLD_CSD_SW_HCCD__SIZE, 0x00000001
 2437              	.set CYFLD_CSD_SW_HCRH__OFFSET, 0x00000018
 2438              	.set CYFLD_CSD_SW_HCRH__SIZE, 0x00000003
 2439              	.set CYFLD_CSD_SW_HCRL__OFFSET, 0x0000001c
 2440              	.set CYFLD_CSD_SW_HCRL__SIZE, 0x00000003
 2441              	.set CYREG_CSD_SW_SHIELD_SEL, 0x400b0288
 2442              	.set CYFLD_CSD_SW_HCAV__OFFSET, 0x00000000
 2443              	.set CYFLD_CSD_SW_HCAV__SIZE, 0x00000003
 2444              	.set CYFLD_CSD_SW_HCAG__OFFSET, 0x00000004
 2445              	.set CYFLD_CSD_SW_HCAG__SIZE, 0x00000003
 2446              	.set CYFLD_CSD_SW_HCBV__OFFSET, 0x00000008
 2447              	.set CYFLD_CSD_SW_HCBV__SIZE, 0x00000003
 2448              	.set CYFLD_CSD_SW_HCBG__OFFSET, 0x0000000c
 2449              	.set CYFLD_CSD_SW_HCBG__SIZE, 0x00000003
 2450              	.set CYFLD_CSD_SW_HCCV__OFFSET, 0x00000010
 2451              	.set CYFLD_CSD_SW_HCCV__SIZE, 0x00000001
 2452              	.set CYFLD_CSD_SW_HCCG__OFFSET, 0x00000014
 2453              	.set CYFLD_CSD_SW_HCCG__SIZE, 0x00000001
 2454              	.set CYREG_CSD_SW_AMUXBUF_SEL, 0x400b0290
 2455              	.set CYFLD_CSD_SW_IRBY__OFFSET, 0x00000004
 2456              	.set CYFLD_CSD_SW_IRBY__SIZE, 0x00000001
 2457              	.set CYFLD_CSD_SW_IRLB__OFFSET, 0x00000008
 2458              	.set CYFLD_CSD_SW_IRLB__SIZE, 0x00000001
 2459              	.set CYFLD_CSD_SW_ICA__OFFSET, 0x0000000c
 2460              	.set CYFLD_CSD_SW_ICA__SIZE, 0x00000001
 2461              	.set CYFLD_CSD_SW_ICB__OFFSET, 0x00000010
 2462              	.set CYFLD_CSD_SW_ICB__SIZE, 0x00000003
 2463              	.set CYFLD_CSD_SW_IRLI__OFFSET, 0x00000014
 2464              	.set CYFLD_CSD_SW_IRLI__SIZE, 0x00000001
 2465              	.set CYFLD_CSD_SW_IRH__OFFSET, 0x00000018
 2466              	.set CYFLD_CSD_SW_IRH__SIZE, 0x00000001
 2467              	.set CYFLD_CSD_SW_IRL__OFFSET, 0x0000001c
 2468              	.set CYFLD_CSD_SW_IRL__SIZE, 0x00000001
 2469              	.set CYREG_CSD_SW_BYP_SEL, 0x400b0294
 2470              	.set CYFLD_CSD_SW_BYA__OFFSET, 0x0000000c
 2471              	.set CYFLD_CSD_SW_BYA__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 45


 2472              	.set CYFLD_CSD_SW_BYB__OFFSET, 0x00000010
 2473              	.set CYFLD_CSD_SW_BYB__SIZE, 0x00000001
 2474              	.set CYFLD_CSD_SW_CBCC__OFFSET, 0x00000014
 2475              	.set CYFLD_CSD_SW_CBCC__SIZE, 0x00000001
 2476              	.set CYREG_CSD_SW_CMP_P_SEL, 0x400b02a0
 2477              	.set CYFLD_CSD_SW_SFPM__OFFSET, 0x00000000
 2478              	.set CYFLD_CSD_SW_SFPM__SIZE, 0x00000003
 2479              	.set CYFLD_CSD_SW_SFPT__OFFSET, 0x00000004
 2480              	.set CYFLD_CSD_SW_SFPT__SIZE, 0x00000003
 2481              	.set CYFLD_CSD_SW_SFPS__OFFSET, 0x00000008
 2482              	.set CYFLD_CSD_SW_SFPS__SIZE, 0x00000003
 2483              	.set CYFLD_CSD_SW_SFMA__OFFSET, 0x0000000c
 2484              	.set CYFLD_CSD_SW_SFMA__SIZE, 0x00000001
 2485              	.set CYFLD_CSD_SW_SFMB__OFFSET, 0x00000010
 2486              	.set CYFLD_CSD_SW_SFMB__SIZE, 0x00000001
 2487              	.set CYFLD_CSD_SW_SFCA__OFFSET, 0x00000014
 2488              	.set CYFLD_CSD_SW_SFCA__SIZE, 0x00000001
 2489              	.set CYFLD_CSD_SW_SFCB__OFFSET, 0x00000018
 2490              	.set CYFLD_CSD_SW_SFCB__SIZE, 0x00000001
 2491              	.set CYREG_CSD_SW_CMP_N_SEL, 0x400b02a4
 2492              	.set CYFLD_CSD_SW_SCRH__OFFSET, 0x00000018
 2493              	.set CYFLD_CSD_SW_SCRH__SIZE, 0x00000003
 2494              	.set CYFLD_CSD_SW_SCRL__OFFSET, 0x0000001c
 2495              	.set CYFLD_CSD_SW_SCRL__SIZE, 0x00000003
 2496              	.set CYREG_CSD_SW_REFGEN_SEL, 0x400b02a8
 2497              	.set CYFLD_CSD_SW_IAIB__OFFSET, 0x00000000
 2498              	.set CYFLD_CSD_SW_IAIB__SIZE, 0x00000001
 2499              	.set CYFLD_CSD_SW_IBCB__OFFSET, 0x00000004
 2500              	.set CYFLD_CSD_SW_IBCB__SIZE, 0x00000001
 2501              	.set CYFLD_CSD_SW_SGMB__OFFSET, 0x00000010
 2502              	.set CYFLD_CSD_SW_SGMB__SIZE, 0x00000001
 2503              	.set CYFLD_CSD_SW_SGRE__OFFSET, 0x00000018
 2504              	.set CYFLD_CSD_SW_SGRE__SIZE, 0x00000001
 2505              	.set CYFLD_CSD_SW_SGR__OFFSET, 0x0000001c
 2506              	.set CYFLD_CSD_SW_SGR__SIZE, 0x00000001
 2507              	.set CYREG_CSD_SW_FW_MOD_SEL, 0x400b02b0
 2508              	.set CYFLD_CSD_SW_F1PM__OFFSET, 0x00000000
 2509              	.set CYFLD_CSD_SW_F1PM__SIZE, 0x00000001
 2510              	.set CYFLD_CSD_SW_F1MA__OFFSET, 0x00000008
 2511              	.set CYFLD_CSD_SW_F1MA__SIZE, 0x00000003
 2512              	.set CYFLD_CSD_SW_F1CA__OFFSET, 0x00000010
 2513              	.set CYFLD_CSD_SW_F1CA__SIZE, 0x00000003
 2514              	.set CYFLD_CSD_SW_C1CC__OFFSET, 0x00000014
 2515              	.set CYFLD_CSD_SW_C1CC__SIZE, 0x00000001
 2516              	.set CYFLD_CSD_SW_C1CD__OFFSET, 0x00000018
 2517              	.set CYFLD_CSD_SW_C1CD__SIZE, 0x00000001
 2518              	.set CYFLD_CSD_SW_C1F1__OFFSET, 0x0000001c
 2519              	.set CYFLD_CSD_SW_C1F1__SIZE, 0x00000001
 2520              	.set CYREG_CSD_SW_FW_TANK_SEL, 0x400b02b4
 2521              	.set CYFLD_CSD_SW_F2PT__OFFSET, 0x00000004
 2522              	.set CYFLD_CSD_SW_F2PT__SIZE, 0x00000001
 2523              	.set CYFLD_CSD_SW_F2MA__OFFSET, 0x00000008
 2524              	.set CYFLD_CSD_SW_F2MA__SIZE, 0x00000003
 2525              	.set CYFLD_CSD_SW_F2CA__OFFSET, 0x0000000c
 2526              	.set CYFLD_CSD_SW_F2CA__SIZE, 0x00000003
 2527              	.set CYFLD_CSD_SW_F2CB__OFFSET, 0x00000010
 2528              	.set CYFLD_CSD_SW_F2CB__SIZE, 0x00000003
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 46


 2529              	.set CYFLD_CSD_SW_C2CC__OFFSET, 0x00000014
 2530              	.set CYFLD_CSD_SW_C2CC__SIZE, 0x00000001
 2531              	.set CYFLD_CSD_SW_C2CD__OFFSET, 0x00000018
 2532              	.set CYFLD_CSD_SW_C2CD__SIZE, 0x00000001
 2533              	.set CYFLD_CSD_SW_C2F2__OFFSET, 0x0000001c
 2534              	.set CYFLD_CSD_SW_C2F2__SIZE, 0x00000001
 2535              	.set CYREG_CSD_SW_DSI_SEL, 0x400b02c0
 2536              	.set CYFLD_CSD_DSI_CSH_TANK__OFFSET, 0x00000000
 2537              	.set CYFLD_CSD_DSI_CSH_TANK__SIZE, 0x00000003
 2538              	.set CYFLD_CSD_DSI_CMOD__OFFSET, 0x00000004
 2539              	.set CYFLD_CSD_DSI_CMOD__SIZE, 0x00000003
 2540              	.set CYREG_CSD_SEQ_TIME, 0x400b0300
 2541              	.set CYFLD_CSD_AZ_TIME__OFFSET, 0x00000000
 2542              	.set CYFLD_CSD_AZ_TIME__SIZE, 0x00000008
 2543              	.set CYREG_CSD_SEQ_INIT_CNT, 0x400b0310
 2544              	.set CYFLD_CSD_CONV_CNT__OFFSET, 0x00000000
 2545              	.set CYFLD_CSD_CONV_CNT__SIZE, 0x00000010
 2546              	.set CYREG_CSD_SEQ_NORM_CNT, 0x400b0314
 2547              	.set CYREG_CSD_ADC_CTL, 0x400b0320
 2548              	.set CYFLD_CSD_ADC_TIME__OFFSET, 0x00000000
 2549              	.set CYFLD_CSD_ADC_TIME__SIZE, 0x00000008
 2550              	.set CYFLD_CSD_ADC_MODE__OFFSET, 0x00000010
 2551              	.set CYFLD_CSD_ADC_MODE__SIZE, 0x00000002
 2552              	.set CYVAL_CSD_ADC_MODE_OFF, 0x00000000
 2553              	.set CYVAL_CSD_ADC_MODE_VREF_CNT, 0x00000001
 2554              	.set CYVAL_CSD_ADC_MODE_VREF_BY2_CNT, 0x00000002
 2555              	.set CYVAL_CSD_ADC_MODE_VIN_CNT, 0x00000003
 2556              	.set CYREG_CSD_SEQ_START, 0x400b0340
 2557              	.set CYFLD_CSD_START__OFFSET, 0x00000000
 2558              	.set CYFLD_CSD_START__SIZE, 0x00000001
 2559              	.set CYFLD_CSD_SEQ_MODE__OFFSET, 0x00000001
 2560              	.set CYFLD_CSD_SEQ_MODE__SIZE, 0x00000001
 2561              	.set CYFLD_CSD_ABORT__OFFSET, 0x00000003
 2562              	.set CYFLD_CSD_ABORT__SIZE, 0x00000001
 2563              	.set CYFLD_CSD_DSI_START_EN__OFFSET, 0x00000004
 2564              	.set CYFLD_CSD_DSI_START_EN__SIZE, 0x00000001
 2565              	.set CYFLD_CSD_AZ0_SKIP__OFFSET, 0x00000008
 2566              	.set CYFLD_CSD_AZ0_SKIP__SIZE, 0x00000001
 2567              	.set CYFLD_CSD_AZ1_SKIP__OFFSET, 0x00000009
 2568              	.set CYFLD_CSD_AZ1_SKIP__SIZE, 0x00000001
 2569              	.set CYREG_CSD_TRIM_CTRL, 0x400b0f00
 2570              	.set CYFLD_CSD_DELAY_TRIM__OFFSET, 0x00000000
 2571              	.set CYFLD_CSD_DELAY_TRIM__SIZE, 0x00000002
 2572              	.set CYFLD_CSD_DELAY_HYS__OFFSET, 0x00000004
 2573              	.set CYFLD_CSD_DELAY_HYS__SIZE, 0x00000002
 2574              	.set CYDEV_LPCOMP_BASE, 0x400c0000
 2575              	.set CYDEV_LPCOMP_SIZE, 0x00010000
 2576              	.set CYREG_LPCOMP_ID, 0x400c0000
 2577              	.set CYFLD_LPCOMP_ID__OFFSET, 0x00000000
 2578              	.set CYFLD_LPCOMP_ID__SIZE, 0x00000010
 2579              	.set CYFLD_LPCOMP_REVISION__OFFSET, 0x00000010
 2580              	.set CYFLD_LPCOMP_REVISION__SIZE, 0x00000010
 2581              	.set CYREG_LPCOMP_CONFIG, 0x400c0004
 2582              	.set CYFLD_LPCOMP_MODE1__OFFSET, 0x00000000
 2583              	.set CYFLD_LPCOMP_MODE1__SIZE, 0x00000002
 2584              	.set CYVAL_LPCOMP_MODE1_SLOW, 0x00000000
 2585              	.set CYVAL_LPCOMP_MODE1_FAST, 0x00000001
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 47


 2586              	.set CYVAL_LPCOMP_MODE1_ULP, 0x00000002
 2587              	.set CYFLD_LPCOMP_HYST1__OFFSET, 0x00000002
 2588              	.set CYFLD_LPCOMP_HYST1__SIZE, 0x00000001
 2589              	.set CYFLD_LPCOMP_FILTER1__OFFSET, 0x00000003
 2590              	.set CYFLD_LPCOMP_FILTER1__SIZE, 0x00000001
 2591              	.set CYFLD_LPCOMP_INTTYPE1__OFFSET, 0x00000004
 2592              	.set CYFLD_LPCOMP_INTTYPE1__SIZE, 0x00000002
 2593              	.set CYVAL_LPCOMP_INTTYPE1_DISABLE, 0x00000000
 2594              	.set CYVAL_LPCOMP_INTTYPE1_RISING, 0x00000001
 2595              	.set CYVAL_LPCOMP_INTTYPE1_FALLING, 0x00000002
 2596              	.set CYVAL_LPCOMP_INTTYPE1_BOTH, 0x00000003
 2597              	.set CYFLD_LPCOMP_OUT1__OFFSET, 0x00000006
 2598              	.set CYFLD_LPCOMP_OUT1__SIZE, 0x00000001
 2599              	.set CYFLD_LPCOMP_ENABLE1__OFFSET, 0x00000007
 2600              	.set CYFLD_LPCOMP_ENABLE1__SIZE, 0x00000001
 2601              	.set CYFLD_LPCOMP_MODE2__OFFSET, 0x00000008
 2602              	.set CYFLD_LPCOMP_MODE2__SIZE, 0x00000002
 2603              	.set CYVAL_LPCOMP_MODE2_SLOW, 0x00000000
 2604              	.set CYVAL_LPCOMP_MODE2_FAST, 0x00000001
 2605              	.set CYVAL_LPCOMP_MODE2_ULP, 0x00000002
 2606              	.set CYFLD_LPCOMP_HYST2__OFFSET, 0x0000000a
 2607              	.set CYFLD_LPCOMP_HYST2__SIZE, 0x00000001
 2608              	.set CYFLD_LPCOMP_FILTER2__OFFSET, 0x0000000b
 2609              	.set CYFLD_LPCOMP_FILTER2__SIZE, 0x00000001
 2610              	.set CYFLD_LPCOMP_INTTYPE2__OFFSET, 0x0000000c
 2611              	.set CYFLD_LPCOMP_INTTYPE2__SIZE, 0x00000002
 2612              	.set CYVAL_LPCOMP_INTTYPE2_DISABLE, 0x00000000
 2613              	.set CYVAL_LPCOMP_INTTYPE2_RISING, 0x00000001
 2614              	.set CYVAL_LPCOMP_INTTYPE2_FALLING, 0x00000002
 2615              	.set CYVAL_LPCOMP_INTTYPE2_BOTH, 0x00000003
 2616              	.set CYFLD_LPCOMP_OUT2__OFFSET, 0x0000000e
 2617              	.set CYFLD_LPCOMP_OUT2__SIZE, 0x00000001
 2618              	.set CYFLD_LPCOMP_ENABLE2__OFFSET, 0x0000000f
 2619              	.set CYFLD_LPCOMP_ENABLE2__SIZE, 0x00000001
 2620              	.set CYFLD_LPCOMP_DSI_BYPASS1__OFFSET, 0x00000010
 2621              	.set CYFLD_LPCOMP_DSI_BYPASS1__SIZE, 0x00000001
 2622              	.set CYFLD_LPCOMP_DSI_LEVEL1__OFFSET, 0x00000011
 2623              	.set CYFLD_LPCOMP_DSI_LEVEL1__SIZE, 0x00000001
 2624              	.set CYFLD_LPCOMP_DSI_BYPASS2__OFFSET, 0x00000014
 2625              	.set CYFLD_LPCOMP_DSI_BYPASS2__SIZE, 0x00000001
 2626              	.set CYFLD_LPCOMP_DSI_LEVEL2__OFFSET, 0x00000015
 2627              	.set CYFLD_LPCOMP_DSI_LEVEL2__SIZE, 0x00000001
 2628              	.set CYREG_LPCOMP_DFT, 0x400c0008
 2629              	.set CYFLD_LPCOMP_CAL_EN__OFFSET, 0x00000000
 2630              	.set CYFLD_LPCOMP_CAL_EN__SIZE, 0x00000001
 2631              	.set CYFLD_LPCOMP_BYPASS__OFFSET, 0x00000001
 2632              	.set CYFLD_LPCOMP_BYPASS__SIZE, 0x00000001
 2633              	.set CYREG_LPCOMP_INTR, 0x400c0010
 2634              	.set CYFLD_LPCOMP_COMP1__OFFSET, 0x00000000
 2635              	.set CYFLD_LPCOMP_COMP1__SIZE, 0x00000001
 2636              	.set CYFLD_LPCOMP_COMP2__OFFSET, 0x00000001
 2637              	.set CYFLD_LPCOMP_COMP2__SIZE, 0x00000001
 2638              	.set CYREG_LPCOMP_INTR_SET, 0x400c0014
 2639              	.set CYREG_LPCOMP_INTR_MASK, 0x400c0018
 2640              	.set CYFLD_LPCOMP_COMP1_MASK__OFFSET, 0x00000000
 2641              	.set CYFLD_LPCOMP_COMP1_MASK__SIZE, 0x00000001
 2642              	.set CYFLD_LPCOMP_COMP2_MASK__OFFSET, 0x00000001
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 48


 2643              	.set CYFLD_LPCOMP_COMP2_MASK__SIZE, 0x00000001
 2644              	.set CYREG_LPCOMP_INTR_MASKED, 0x400c001c
 2645              	.set CYFLD_LPCOMP_COMP1_MASKED__OFFSET, 0x00000000
 2646              	.set CYFLD_LPCOMP_COMP1_MASKED__SIZE, 0x00000001
 2647              	.set CYFLD_LPCOMP_COMP2_MASKED__OFFSET, 0x00000001
 2648              	.set CYFLD_LPCOMP_COMP2_MASKED__SIZE, 0x00000001
 2649              	.set CYREG_LPCOMP_TRIM1, 0x400cff00
 2650              	.set CYFLD_LPCOMP_COMP1_TRIMA__OFFSET, 0x00000000
 2651              	.set CYFLD_LPCOMP_COMP1_TRIMA__SIZE, 0x00000005
 2652              	.set CYREG_LPCOMP_TRIM2, 0x400cff04
 2653              	.set CYFLD_LPCOMP_COMP1_TRIMB__OFFSET, 0x00000000
 2654              	.set CYFLD_LPCOMP_COMP1_TRIMB__SIZE, 0x00000005
 2655              	.set CYREG_LPCOMP_TRIM3, 0x400cff08
 2656              	.set CYFLD_LPCOMP_COMP2_TRIMA__OFFSET, 0x00000000
 2657              	.set CYFLD_LPCOMP_COMP2_TRIMA__SIZE, 0x00000005
 2658              	.set CYREG_LPCOMP_TRIM4, 0x400cff0c
 2659              	.set CYFLD_LPCOMP_COMP2_TRIMB__OFFSET, 0x00000000
 2660              	.set CYFLD_LPCOMP_COMP2_TRIMB__SIZE, 0x00000005
 2661              	.set CYDEV_CPUSS_BASE, 0x40100000
 2662              	.set CYDEV_CPUSS_SIZE, 0x00001000
 2663              	.set CYREG_CPUSS_SYSREQ, 0x40100004
 2664              	.set CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET, 0x00000000
 2665              	.set CYFLD_CPUSS_SYSCALL_COMMAND__SIZE, 0x00000010
 2666              	.set CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET, 0x0000001b
 2667              	.set CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE, 0x00000001
 2668              	.set CYFLD_CPUSS_PRIVILEGED__OFFSET, 0x0000001c
 2669              	.set CYFLD_CPUSS_PRIVILEGED__SIZE, 0x00000001
 2670              	.set CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET, 0x0000001d
 2671              	.set CYFLD_CPUSS_ROM_ACCESS_EN__SIZE, 0x00000001
 2672              	.set CYFLD_CPUSS_HMASTER_0__OFFSET, 0x0000001e
 2673              	.set CYFLD_CPUSS_HMASTER_0__SIZE, 0x00000001
 2674              	.set CYFLD_CPUSS_SYSCALL_REQ__OFFSET, 0x0000001f
 2675              	.set CYFLD_CPUSS_SYSCALL_REQ__SIZE, 0x00000001
 2676              	.set CYREG_CPUSS_SYSARG, 0x40100008
 2677              	.set CYFLD_CPUSS_SYSCALL_ARG__OFFSET, 0x00000000
 2678              	.set CYFLD_CPUSS_SYSCALL_ARG__SIZE, 0x00000020
 2679              	.set CYREG_CPUSS_PROTECTION, 0x4010000c
 2680              	.set CYFLD_CPUSS_PROTECTION_MODE__OFFSET, 0x00000000
 2681              	.set CYFLD_CPUSS_PROTECTION_MODE__SIZE, 0x00000004
 2682              	.set CYFLD_CPUSS_FLASH_LOCK__OFFSET, 0x0000001e
 2683              	.set CYFLD_CPUSS_FLASH_LOCK__SIZE, 0x00000001
 2684              	.set CYFLD_CPUSS_PROTECTION_LOCK__OFFSET, 0x0000001f
 2685              	.set CYFLD_CPUSS_PROTECTION_LOCK__SIZE, 0x00000001
 2686              	.set CYREG_CPUSS_PRIV_ROM, 0x40100010
 2687              	.set CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET, 0x00000000
 2688              	.set CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE, 0x00000008
 2689              	.set CYREG_CPUSS_PRIV_RAM, 0x40100014
 2690              	.set CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET, 0x00000000
 2691              	.set CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE, 0x00000009
 2692              	.set CYREG_CPUSS_PRIV_FLASH, 0x40100018
 2693              	.set CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET, 0x00000000
 2694              	.set CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE, 0x0000000c
 2695              	.set CYREG_CPUSS_WOUNDING, 0x4010001c
 2696              	.set CYFLD_CPUSS_RAM_WOUND__OFFSET, 0x00000010
 2697              	.set CYFLD_CPUSS_RAM_WOUND__SIZE, 0x00000003
 2698              	.set CYFLD_CPUSS_FLASH_WOUND__OFFSET, 0x00000014
 2699              	.set CYFLD_CPUSS_FLASH_WOUND__SIZE, 0x00000003
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 49


 2700              	.set CYREG_CPUSS_FLASH_CTL, 0x40100030
 2701              	.set CYFLD_CPUSS_FLASH_WS__OFFSET, 0x00000000
 2702              	.set CYFLD_CPUSS_FLASH_WS__SIZE, 0x00000002
 2703              	.set CYFLD_CPUSS_PREF_EN__OFFSET, 0x00000004
 2704              	.set CYFLD_CPUSS_PREF_EN__SIZE, 0x00000001
 2705              	.set CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET, 0x00000008
 2706              	.set CYFLD_CPUSS_FLASH_INVALIDATE__SIZE, 0x00000001
 2707              	.set CYREG_CPUSS_ROM_CTL, 0x40100034
 2708              	.set CYFLD_CPUSS_ROM_WS__OFFSET, 0x00000000
 2709              	.set CYFLD_CPUSS_ROM_WS__SIZE, 0x00000001
 2710              	.set CYDEV_SPCIF_BASE, 0x40110000
 2711              	.set CYDEV_SPCIF_SIZE, 0x00010000
 2712              	.set CYREG_SPCIF_GEOMETRY, 0x40110000
 2713              	.set CYFLD_SPCIF_FLASH__OFFSET, 0x00000000
 2714              	.set CYFLD_SPCIF_FLASH__SIZE, 0x0000000e
 2715              	.set CYFLD_SPCIF_SFLASH__OFFSET, 0x0000000e
 2716              	.set CYFLD_SPCIF_SFLASH__SIZE, 0x00000006
 2717              	.set CYFLD_SPCIF_NUM_FLASH__OFFSET, 0x00000014
 2718              	.set CYFLD_SPCIF_NUM_FLASH__SIZE, 0x00000002
 2719              	.set CYFLD_SPCIF_FLASH_ROW__OFFSET, 0x00000016
 2720              	.set CYFLD_SPCIF_FLASH_ROW__SIZE, 0x00000002
 2721              	.set CYFLD_SPCIF_DE_CPD_LP__OFFSET, 0x0000001f
 2722              	.set CYFLD_SPCIF_DE_CPD_LP__SIZE, 0x00000001
 2723              	.set CYREG_SPCIF_INTR, 0x401107f0
 2724              	.set CYFLD_SPCIF_TIMER__OFFSET, 0x00000000
 2725              	.set CYFLD_SPCIF_TIMER__SIZE, 0x00000001
 2726              	.set CYREG_SPCIF_INTR_SET, 0x401107f4
 2727              	.set CYREG_SPCIF_INTR_MASK, 0x401107f8
 2728              	.set CYREG_SPCIF_INTR_MASKED, 0x401107fc
 2729              	.set CYDEV_CM0P_BASE, 0xe0000000
 2730              	.set CYDEV_CM0P_SIZE, 0x00100000
 2731              	.set CYREG_CM0P_DWT_PID4, 0xe0001fd0
 2732              	.set CYFLD_CM0P_VALUE__OFFSET, 0x00000000
 2733              	.set CYFLD_CM0P_VALUE__SIZE, 0x00000020
 2734              	.set CYREG_CM0P_DWT_PID0, 0xe0001fe0
 2735              	.set CYREG_CM0P_DWT_PID1, 0xe0001fe4
 2736              	.set CYREG_CM0P_DWT_PID2, 0xe0001fe8
 2737              	.set CYREG_CM0P_DWT_PID3, 0xe0001fec
 2738              	.set CYREG_CM0P_DWT_CID0, 0xe0001ff0
 2739              	.set CYREG_CM0P_DWT_CID1, 0xe0001ff4
 2740              	.set CYREG_CM0P_DWT_CID2, 0xe0001ff8
 2741              	.set CYREG_CM0P_DWT_CID3, 0xe0001ffc
 2742              	.set CYREG_CM0P_BP_PID4, 0xe0002fd0
 2743              	.set CYREG_CM0P_BP_PID0, 0xe0002fe0
 2744              	.set CYREG_CM0P_BP_PID1, 0xe0002fe4
 2745              	.set CYREG_CM0P_BP_PID2, 0xe0002fe8
 2746              	.set CYREG_CM0P_BP_PID3, 0xe0002fec
 2747              	.set CYREG_CM0P_BP_CID0, 0xe0002ff0
 2748              	.set CYREG_CM0P_BP_CID1, 0xe0002ff4
 2749              	.set CYREG_CM0P_BP_CID2, 0xe0002ff8
 2750              	.set CYREG_CM0P_BP_CID3, 0xe0002ffc
 2751              	.set CYREG_CM0P_SYST_CSR, 0xe000e010
 2752              	.set CYFLD_CM0P_ENABLE__OFFSET, 0x00000000
 2753              	.set CYFLD_CM0P_ENABLE__SIZE, 0x00000001
 2754              	.set CYFLD_CM0P_TICKINT__OFFSET, 0x00000001
 2755              	.set CYFLD_CM0P_TICKINT__SIZE, 0x00000001
 2756              	.set CYFLD_CM0P_CLKSOURCE__OFFSET, 0x00000002
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 50


 2757              	.set CYFLD_CM0P_CLKSOURCE__SIZE, 0x00000001
 2758              	.set CYFLD_CM0P_COUNTFLAG__OFFSET, 0x00000010
 2759              	.set CYFLD_CM0P_COUNTFLAG__SIZE, 0x00000001
 2760              	.set CYREG_CM0P_SYST_RVR, 0xe000e014
 2761              	.set CYFLD_CM0P_RELOAD__OFFSET, 0x00000000
 2762              	.set CYFLD_CM0P_RELOAD__SIZE, 0x00000018
 2763              	.set CYREG_CM0P_SYST_CVR, 0xe000e018
 2764              	.set CYFLD_CM0P_CURRENT__OFFSET, 0x00000000
 2765              	.set CYFLD_CM0P_CURRENT__SIZE, 0x00000018
 2766              	.set CYREG_CM0P_SYST_CALIB, 0xe000e01c
 2767              	.set CYFLD_CM0P_TENMS__OFFSET, 0x00000000
 2768              	.set CYFLD_CM0P_TENMS__SIZE, 0x00000018
 2769              	.set CYFLD_CM0P_SKEW__OFFSET, 0x0000001e
 2770              	.set CYFLD_CM0P_SKEW__SIZE, 0x00000001
 2771              	.set CYFLD_CM0P_NOREF__OFFSET, 0x0000001f
 2772              	.set CYFLD_CM0P_NOREF__SIZE, 0x00000001
 2773              	.set CYREG_CM0P_ISER, 0xe000e100
 2774              	.set CYFLD_CM0P_SETENA__OFFSET, 0x00000000
 2775              	.set CYFLD_CM0P_SETENA__SIZE, 0x00000020
 2776              	.set CYREG_CM0P_ICER, 0xe000e180
 2777              	.set CYFLD_CM0P_CLRENA__OFFSET, 0x00000000
 2778              	.set CYFLD_CM0P_CLRENA__SIZE, 0x00000020
 2779              	.set CYREG_CM0P_ISPR, 0xe000e200
 2780              	.set CYFLD_CM0P_SETPEND__OFFSET, 0x00000000
 2781              	.set CYFLD_CM0P_SETPEND__SIZE, 0x00000020
 2782              	.set CYREG_CM0P_ICPR, 0xe000e280
 2783              	.set CYFLD_CM0P_CLRPEND__OFFSET, 0x00000000
 2784              	.set CYFLD_CM0P_CLRPEND__SIZE, 0x00000020
 2785              	.set CYREG_CM0P_IPR0, 0xe000e400
 2786              	.set CYFLD_CM0P_PRI_N0__OFFSET, 0x00000006
 2787              	.set CYFLD_CM0P_PRI_N0__SIZE, 0x00000002
 2788              	.set CYFLD_CM0P_PRI_N1__OFFSET, 0x0000000e
 2789              	.set CYFLD_CM0P_PRI_N1__SIZE, 0x00000002
 2790              	.set CYFLD_CM0P_PRI_N2__OFFSET, 0x00000016
 2791              	.set CYFLD_CM0P_PRI_N2__SIZE, 0x00000002
 2792              	.set CYFLD_CM0P_PRI_N3__OFFSET, 0x0000001e
 2793              	.set CYFLD_CM0P_PRI_N3__SIZE, 0x00000002
 2794              	.set CYREG_CM0P_IPR1, 0xe000e404
 2795              	.set CYREG_CM0P_IPR2, 0xe000e408
 2796              	.set CYREG_CM0P_IPR3, 0xe000e40c
 2797              	.set CYREG_CM0P_IPR4, 0xe000e410
 2798              	.set CYREG_CM0P_IPR5, 0xe000e414
 2799              	.set CYREG_CM0P_IPR6, 0xe000e418
 2800              	.set CYREG_CM0P_IPR7, 0xe000e41c
 2801              	.set CYREG_CM0P_CPUID, 0xe000ed00
 2802              	.set CYFLD_CM0P_REVISION__OFFSET, 0x00000000
 2803              	.set CYFLD_CM0P_REVISION__SIZE, 0x00000004
 2804              	.set CYFLD_CM0P_PARTNO__OFFSET, 0x00000004
 2805              	.set CYFLD_CM0P_PARTNO__SIZE, 0x0000000c
 2806              	.set CYFLD_CM0P_CONSTANT__OFFSET, 0x00000010
 2807              	.set CYFLD_CM0P_CONSTANT__SIZE, 0x00000004
 2808              	.set CYFLD_CM0P_VARIANT__OFFSET, 0x00000014
 2809              	.set CYFLD_CM0P_VARIANT__SIZE, 0x00000004
 2810              	.set CYFLD_CM0P_IMPLEMENTER__OFFSET, 0x00000018
 2811              	.set CYFLD_CM0P_IMPLEMENTER__SIZE, 0x00000008
 2812              	.set CYREG_CM0P_ICSR, 0xe000ed04
 2813              	.set CYFLD_CM0P_VECTACTIVE__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 51


 2814              	.set CYFLD_CM0P_VECTACTIVE__SIZE, 0x00000009
 2815              	.set CYFLD_CM0P_VECTPENDING__OFFSET, 0x0000000c
 2816              	.set CYFLD_CM0P_VECTPENDING__SIZE, 0x00000009
 2817              	.set CYFLD_CM0P_ISRPENDING__OFFSET, 0x00000016
 2818              	.set CYFLD_CM0P_ISRPENDING__SIZE, 0x00000001
 2819              	.set CYFLD_CM0P_ISRPREEMPT__OFFSET, 0x00000017
 2820              	.set CYFLD_CM0P_ISRPREEMPT__SIZE, 0x00000001
 2821              	.set CYFLD_CM0P_PENDSTCLR__OFFSET, 0x00000019
 2822              	.set CYFLD_CM0P_PENDSTCLR__SIZE, 0x00000001
 2823              	.set CYFLD_CM0P_PENDSTSETb__OFFSET, 0x0000001a
 2824              	.set CYFLD_CM0P_PENDSTSETb__SIZE, 0x00000001
 2825              	.set CYFLD_CM0P_PENDSVCLR__OFFSET, 0x0000001b
 2826              	.set CYFLD_CM0P_PENDSVCLR__SIZE, 0x00000001
 2827              	.set CYFLD_CM0P_PENDSVSET__OFFSET, 0x0000001c
 2828              	.set CYFLD_CM0P_PENDSVSET__SIZE, 0x00000001
 2829              	.set CYFLD_CM0P_NMIPENDSET__OFFSET, 0x0000001f
 2830              	.set CYFLD_CM0P_NMIPENDSET__SIZE, 0x00000001
 2831              	.set CYREG_CM0P_VTOR, 0xe000ed08
 2832              	.set CYFLD_CM0P_TBLOFF__OFFSET, 0x00000008
 2833              	.set CYFLD_CM0P_TBLOFF__SIZE, 0x00000018
 2834              	.set CYREG_CM0P_AIRCR, 0xe000ed0c
 2835              	.set CYFLD_CM0P_VECTCLRACTIVE__OFFSET, 0x00000001
 2836              	.set CYFLD_CM0P_VECTCLRACTIVE__SIZE, 0x00000001
 2837              	.set CYFLD_CM0P_SYSRESETREQ__OFFSET, 0x00000002
 2838              	.set CYFLD_CM0P_SYSRESETREQ__SIZE, 0x00000001
 2839              	.set CYFLD_CM0P_ENDIANNESS__OFFSET, 0x0000000f
 2840              	.set CYFLD_CM0P_ENDIANNESS__SIZE, 0x00000001
 2841              	.set CYFLD_CM0P_VECTKEY__OFFSET, 0x00000010
 2842              	.set CYFLD_CM0P_VECTKEY__SIZE, 0x00000010
 2843              	.set CYREG_CM0P_SCR, 0xe000ed10
 2844              	.set CYFLD_CM0P_SLEEPONEXIT__OFFSET, 0x00000001
 2845              	.set CYFLD_CM0P_SLEEPONEXIT__SIZE, 0x00000001
 2846              	.set CYFLD_CM0P_SLEEPDEEP__OFFSET, 0x00000002
 2847              	.set CYFLD_CM0P_SLEEPDEEP__SIZE, 0x00000001
 2848              	.set CYFLD_CM0P_SEVONPEND__OFFSET, 0x00000004
 2849              	.set CYFLD_CM0P_SEVONPEND__SIZE, 0x00000001
 2850              	.set CYREG_CM0P_CCR, 0xe000ed14
 2851              	.set CYFLD_CM0P_UNALIGN_TRP__OFFSET, 0x00000003
 2852              	.set CYFLD_CM0P_UNALIGN_TRP__SIZE, 0x00000001
 2853              	.set CYFLD_CM0P_STKALIGN__OFFSET, 0x00000009
 2854              	.set CYFLD_CM0P_STKALIGN__SIZE, 0x00000001
 2855              	.set CYREG_CM0P_SHPR2, 0xe000ed1c
 2856              	.set CYFLD_CM0P_PRI_11__OFFSET, 0x0000001e
 2857              	.set CYFLD_CM0P_PRI_11__SIZE, 0x00000002
 2858              	.set CYREG_CM0P_SHPR3, 0xe000ed20
 2859              	.set CYFLD_CM0P_PRI_14__OFFSET, 0x00000016
 2860              	.set CYFLD_CM0P_PRI_14__SIZE, 0x00000002
 2861              	.set CYFLD_CM0P_PRI_15__OFFSET, 0x0000001e
 2862              	.set CYFLD_CM0P_PRI_15__SIZE, 0x00000002
 2863              	.set CYREG_CM0P_SHCSR, 0xe000ed24
 2864              	.set CYFLD_CM0P_SVCALLPENDED__OFFSET, 0x0000000f
 2865              	.set CYFLD_CM0P_SVCALLPENDED__SIZE, 0x00000001
 2866              	.set CYREG_CM0P_SCS_PID4, 0xe000efd0
 2867              	.set CYREG_CM0P_SCS_PID0, 0xe000efe0
 2868              	.set CYREG_CM0P_SCS_PID1, 0xe000efe4
 2869              	.set CYREG_CM0P_SCS_PID2, 0xe000efe8
 2870              	.set CYREG_CM0P_SCS_PID3, 0xe000efec
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 52


 2871              	.set CYREG_CM0P_SCS_CID0, 0xe000eff0
 2872              	.set CYREG_CM0P_SCS_CID1, 0xe000eff4
 2873              	.set CYREG_CM0P_SCS_CID2, 0xe000eff8
 2874              	.set CYREG_CM0P_SCS_CID3, 0xe000effc
 2875              	.set CYREG_CM0P_ROM_SCS, 0xe00ff000
 2876              	.set CYREG_CM0P_ROM_DWT, 0xe00ff004
 2877              	.set CYREG_CM0P_ROM_BPU, 0xe00ff008
 2878              	.set CYREG_CM0P_ROM_END, 0xe00ff00c
 2879              	.set CYREG_CM0P_ROM_CSMT, 0xe00fffcc
 2880              	.set CYREG_CM0P_ROM_PID4, 0xe00fffd0
 2881              	.set CYREG_CM0P_ROM_PID0, 0xe00fffe0
 2882              	.set CYREG_CM0P_ROM_PID1, 0xe00fffe4
 2883              	.set CYREG_CM0P_ROM_PID2, 0xe00fffe8
 2884              	.set CYREG_CM0P_ROM_PID3, 0xe00fffec
 2885              	.set CYREG_CM0P_ROM_CID0, 0xe00ffff0
 2886              	.set CYREG_CM0P_ROM_CID1, 0xe00ffff4
 2887              	.set CYREG_CM0P_ROM_CID2, 0xe00ffff8
 2888              	.set CYREG_CM0P_ROM_CID3, 0xe00ffffc
 2889              	.set CYDEV_ROMTABLE_BASE, 0xf0000000
 2890              	.set CYDEV_ROMTABLE_SIZE, 0x00001000
 2891              	.set CYREG_ROMTABLE_ADDR, 0xf0000000
 2892              	.set CYFLD_ROMTABLE_PRESENT__OFFSET, 0x00000000
 2893              	.set CYFLD_ROMTABLE_PRESENT__SIZE, 0x00000001
 2894              	.set CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET, 0x00000001
 2895              	.set CYFLD_ROMTABLE_FORMAT_32BIT__SIZE, 0x00000001
 2896              	.set CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET, 0x0000000c
 2897              	.set CYFLD_ROMTABLE_ADDR_OFFSET__SIZE, 0x00000014
 2898              	.set CYREG_ROMTABLE_DID, 0xf0000fcc
 2899              	.set CYFLD_ROMTABLE_VALUE__OFFSET, 0x00000000
 2900              	.set CYFLD_ROMTABLE_VALUE__SIZE, 0x00000020
 2901              	.set CYREG_ROMTABLE_PID4, 0xf0000fd0
 2902              	.set CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET, 0x00000000
 2903              	.set CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE, 0x00000004
 2904              	.set CYFLD_ROMTABLE_COUNT__OFFSET, 0x00000004
 2905              	.set CYFLD_ROMTABLE_COUNT__SIZE, 0x00000004
 2906              	.set CYREG_ROMTABLE_PID5, 0xf0000fd4
 2907              	.set CYREG_ROMTABLE_PID6, 0xf0000fd8
 2908              	.set CYREG_ROMTABLE_PID7, 0xf0000fdc
 2909              	.set CYREG_ROMTABLE_PID0, 0xf0000fe0
 2910              	.set CYFLD_ROMTABLE_PN_MIN__OFFSET, 0x00000000
 2911              	.set CYFLD_ROMTABLE_PN_MIN__SIZE, 0x00000008
 2912              	.set CYREG_ROMTABLE_PID1, 0xf0000fe4
 2913              	.set CYFLD_ROMTABLE_PN_MAJ__OFFSET, 0x00000000
 2914              	.set CYFLD_ROMTABLE_PN_MAJ__SIZE, 0x00000004
 2915              	.set CYFLD_ROMTABLE_JEPID_MIN__OFFSET, 0x00000004
 2916              	.set CYFLD_ROMTABLE_JEPID_MIN__SIZE, 0x00000004
 2917              	.set CYREG_ROMTABLE_PID2, 0xf0000fe8
 2918              	.set CYFLD_ROMTABLE_JEPID_MAJ__OFFSET, 0x00000000
 2919              	.set CYFLD_ROMTABLE_JEPID_MAJ__SIZE, 0x00000003
 2920              	.set CYFLD_ROMTABLE_REV__OFFSET, 0x00000004
 2921              	.set CYFLD_ROMTABLE_REV__SIZE, 0x00000004
 2922              	.set CYREG_ROMTABLE_PID3, 0xf0000fec
 2923              	.set CYFLD_ROMTABLE_CM__OFFSET, 0x00000000
 2924              	.set CYFLD_ROMTABLE_CM__SIZE, 0x00000004
 2925              	.set CYFLD_ROMTABLE_REV_AND__OFFSET, 0x00000004
 2926              	.set CYFLD_ROMTABLE_REV_AND__SIZE, 0x00000004
 2927              	.set CYREG_ROMTABLE_CID0, 0xf0000ff0
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 53


 2928              	.set CYREG_ROMTABLE_CID1, 0xf0000ff4
 2929              	.set CYREG_ROMTABLE_CID2, 0xf0000ff8
 2930              	.set CYREG_ROMTABLE_CID3, 0xf0000ffc
 2931              	.set CYDEV_FLS_SECTOR_SIZE, 0x00008000
 2932              	.set CYDEV_FLS_ROW_SIZE, 0x00000080
 2933              	.set CYREG_SFLASH_PROT_ROW00, CYREG_SFLASH_PROT_ROW0
 2934              	.set CYREG_SFLASH_PROT_ROW01, CYREG_SFLASH_PROT_ROW1
 2935              	.set CYREG_SFLASH_PROT_ROW02, CYREG_SFLASH_PROT_ROW2
 2936              	.set CYREG_SFLASH_PROT_ROW03, CYREG_SFLASH_PROT_ROW3
 2937              	.set CYREG_SFLASH_PROT_ROW04, CYREG_SFLASH_PROT_ROW4
 2938              	.set CYREG_SFLASH_PROT_ROW05, CYREG_SFLASH_PROT_ROW5
 2939              	.set CYREG_SFLASH_PROT_ROW06, CYREG_SFLASH_PROT_ROW6
 2940              	.set CYREG_SFLASH_PROT_ROW07, CYREG_SFLASH_PROT_ROW7
 2941              	.set CYREG_SFLASH_PROT_ROW08, CYREG_SFLASH_PROT_ROW8
 2942              	.set CYREG_SFLASH_PROT_ROW09, CYREG_SFLASH_PROT_ROW9
 2943              	.set CYREG_SFLASH_AV_PAIRS_8B000, CYREG_SFLASH_AV_PAIRS_8B0
 2944              	.set CYREG_SFLASH_AV_PAIRS_8B001, CYREG_SFLASH_AV_PAIRS_8B1
 2945              	.set CYREG_SFLASH_AV_PAIRS_8B002, CYREG_SFLASH_AV_PAIRS_8B2
 2946              	.set CYREG_SFLASH_AV_PAIRS_8B003, CYREG_SFLASH_AV_PAIRS_8B3
 2947              	.set CYREG_SFLASH_AV_PAIRS_8B004, CYREG_SFLASH_AV_PAIRS_8B4
 2948              	.set CYREG_SFLASH_AV_PAIRS_8B005, CYREG_SFLASH_AV_PAIRS_8B5
 2949              	.set CYREG_SFLASH_AV_PAIRS_8B006, CYREG_SFLASH_AV_PAIRS_8B6
 2950              	.set CYREG_SFLASH_AV_PAIRS_8B007, CYREG_SFLASH_AV_PAIRS_8B7
 2951              	.set CYREG_SFLASH_AV_PAIRS_8B008, CYREG_SFLASH_AV_PAIRS_8B8
 2952              	.set CYREG_SFLASH_AV_PAIRS_8B009, CYREG_SFLASH_AV_PAIRS_8B9
 2953              	.set CYREG_SFLASH_AV_PAIRS_8B010, CYREG_SFLASH_AV_PAIRS_8B10
 2954              	.set CYREG_SFLASH_AV_PAIRS_8B011, CYREG_SFLASH_AV_PAIRS_8B11
 2955              	.set CYREG_SFLASH_AV_PAIRS_8B012, CYREG_SFLASH_AV_PAIRS_8B12
 2956              	.set CYREG_SFLASH_AV_PAIRS_8B013, CYREG_SFLASH_AV_PAIRS_8B13
 2957              	.set CYREG_SFLASH_AV_PAIRS_8B014, CYREG_SFLASH_AV_PAIRS_8B14
 2958              	.set CYREG_SFLASH_AV_PAIRS_8B015, CYREG_SFLASH_AV_PAIRS_8B15
 2959              	.set CYREG_SFLASH_AV_PAIRS_8B016, CYREG_SFLASH_AV_PAIRS_8B16
 2960              	.set CYREG_SFLASH_AV_PAIRS_8B017, CYREG_SFLASH_AV_PAIRS_8B17
 2961              	.set CYREG_SFLASH_AV_PAIRS_8B018, CYREG_SFLASH_AV_PAIRS_8B18
 2962              	.set CYREG_SFLASH_AV_PAIRS_8B019, CYREG_SFLASH_AV_PAIRS_8B19
 2963              	.set CYREG_SFLASH_AV_PAIRS_8B020, CYREG_SFLASH_AV_PAIRS_8B20
 2964              	.set CYREG_SFLASH_AV_PAIRS_8B021, CYREG_SFLASH_AV_PAIRS_8B21
 2965              	.set CYREG_SFLASH_AV_PAIRS_8B022, CYREG_SFLASH_AV_PAIRS_8B22
 2966              	.set CYREG_SFLASH_AV_PAIRS_8B023, CYREG_SFLASH_AV_PAIRS_8B23
 2967              	.set CYREG_SFLASH_AV_PAIRS_8B024, CYREG_SFLASH_AV_PAIRS_8B24
 2968              	.set CYREG_SFLASH_AV_PAIRS_8B025, CYREG_SFLASH_AV_PAIRS_8B25
 2969              	.set CYREG_SFLASH_AV_PAIRS_8B026, CYREG_SFLASH_AV_PAIRS_8B26
 2970              	.set CYREG_SFLASH_AV_PAIRS_8B027, CYREG_SFLASH_AV_PAIRS_8B27
 2971              	.set CYREG_SFLASH_AV_PAIRS_8B028, CYREG_SFLASH_AV_PAIRS_8B28
 2972              	.set CYREG_SFLASH_AV_PAIRS_8B029, CYREG_SFLASH_AV_PAIRS_8B29
 2973              	.set CYREG_SFLASH_AV_PAIRS_8B030, CYREG_SFLASH_AV_PAIRS_8B30
 2974              	.set CYREG_SFLASH_AV_PAIRS_8B031, CYREG_SFLASH_AV_PAIRS_8B31
 2975              	.set CYREG_SFLASH_AV_PAIRS_8B032, CYREG_SFLASH_AV_PAIRS_8B32
 2976              	.set CYREG_SFLASH_AV_PAIRS_8B033, CYREG_SFLASH_AV_PAIRS_8B33
 2977              	.set CYREG_SFLASH_AV_PAIRS_8B034, CYREG_SFLASH_AV_PAIRS_8B34
 2978              	.set CYREG_SFLASH_AV_PAIRS_8B035, CYREG_SFLASH_AV_PAIRS_8B35
 2979              	.set CYREG_SFLASH_AV_PAIRS_8B036, CYREG_SFLASH_AV_PAIRS_8B36
 2980              	.set CYREG_SFLASH_AV_PAIRS_8B037, CYREG_SFLASH_AV_PAIRS_8B37
 2981              	.set CYREG_SFLASH_AV_PAIRS_8B038, CYREG_SFLASH_AV_PAIRS_8B38
 2982              	.set CYREG_SFLASH_AV_PAIRS_8B039, CYREG_SFLASH_AV_PAIRS_8B39
 2983              	.set CYREG_SFLASH_AV_PAIRS_8B040, CYREG_SFLASH_AV_PAIRS_8B40
 2984              	.set CYREG_SFLASH_AV_PAIRS_8B041, CYREG_SFLASH_AV_PAIRS_8B41
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 54


 2985              	.set CYREG_SFLASH_AV_PAIRS_8B042, CYREG_SFLASH_AV_PAIRS_8B42
 2986              	.set CYREG_SFLASH_AV_PAIRS_8B043, CYREG_SFLASH_AV_PAIRS_8B43
 2987              	.set CYREG_SFLASH_AV_PAIRS_8B044, CYREG_SFLASH_AV_PAIRS_8B44
 2988              	.set CYREG_SFLASH_AV_PAIRS_8B045, CYREG_SFLASH_AV_PAIRS_8B45
 2989              	.set CYREG_SFLASH_AV_PAIRS_8B046, CYREG_SFLASH_AV_PAIRS_8B46
 2990              	.set CYREG_SFLASH_AV_PAIRS_8B047, CYREG_SFLASH_AV_PAIRS_8B47
 2991              	.set CYREG_SFLASH_AV_PAIRS_8B048, CYREG_SFLASH_AV_PAIRS_8B48
 2992              	.set CYREG_SFLASH_AV_PAIRS_8B049, CYREG_SFLASH_AV_PAIRS_8B49
 2993              	.set CYREG_SFLASH_AV_PAIRS_8B050, CYREG_SFLASH_AV_PAIRS_8B50
 2994              	.set CYREG_SFLASH_AV_PAIRS_8B051, CYREG_SFLASH_AV_PAIRS_8B51
 2995              	.set CYREG_SFLASH_AV_PAIRS_8B052, CYREG_SFLASH_AV_PAIRS_8B52
 2996              	.set CYREG_SFLASH_AV_PAIRS_8B053, CYREG_SFLASH_AV_PAIRS_8B53
 2997              	.set CYREG_SFLASH_AV_PAIRS_8B054, CYREG_SFLASH_AV_PAIRS_8B54
 2998              	.set CYREG_SFLASH_AV_PAIRS_8B055, CYREG_SFLASH_AV_PAIRS_8B55
 2999              	.set CYREG_SFLASH_AV_PAIRS_8B056, CYREG_SFLASH_AV_PAIRS_8B56
 3000              	.set CYREG_SFLASH_AV_PAIRS_8B057, CYREG_SFLASH_AV_PAIRS_8B57
 3001              	.set CYREG_SFLASH_AV_PAIRS_8B058, CYREG_SFLASH_AV_PAIRS_8B58
 3002              	.set CYREG_SFLASH_AV_PAIRS_8B059, CYREG_SFLASH_AV_PAIRS_8B59
 3003              	.set CYREG_SFLASH_AV_PAIRS_8B060, CYREG_SFLASH_AV_PAIRS_8B60
 3004              	.set CYREG_SFLASH_AV_PAIRS_8B061, CYREG_SFLASH_AV_PAIRS_8B61
 3005              	.set CYREG_SFLASH_AV_PAIRS_8B062, CYREG_SFLASH_AV_PAIRS_8B62
 3006              	.set CYREG_SFLASH_AV_PAIRS_8B063, CYREG_SFLASH_AV_PAIRS_8B63
 3007              	.set CYREG_SFLASH_AV_PAIRS_8B064, CYREG_SFLASH_AV_PAIRS_8B64
 3008              	.set CYREG_SFLASH_AV_PAIRS_8B065, CYREG_SFLASH_AV_PAIRS_8B65
 3009              	.set CYREG_SFLASH_AV_PAIRS_8B066, CYREG_SFLASH_AV_PAIRS_8B66
 3010              	.set CYREG_SFLASH_AV_PAIRS_8B067, CYREG_SFLASH_AV_PAIRS_8B67
 3011              	.set CYREG_SFLASH_AV_PAIRS_8B068, CYREG_SFLASH_AV_PAIRS_8B68
 3012              	.set CYREG_SFLASH_AV_PAIRS_8B069, CYREG_SFLASH_AV_PAIRS_8B69
 3013              	.set CYREG_SFLASH_AV_PAIRS_8B070, CYREG_SFLASH_AV_PAIRS_8B70
 3014              	.set CYREG_SFLASH_AV_PAIRS_8B071, CYREG_SFLASH_AV_PAIRS_8B71
 3015              	.set CYREG_SFLASH_AV_PAIRS_8B072, CYREG_SFLASH_AV_PAIRS_8B72
 3016              	.set CYREG_SFLASH_AV_PAIRS_8B073, CYREG_SFLASH_AV_PAIRS_8B73
 3017              	.set CYREG_SFLASH_AV_PAIRS_8B074, CYREG_SFLASH_AV_PAIRS_8B74
 3018              	.set CYREG_SFLASH_AV_PAIRS_8B075, CYREG_SFLASH_AV_PAIRS_8B75
 3019              	.set CYREG_SFLASH_AV_PAIRS_8B076, CYREG_SFLASH_AV_PAIRS_8B76
 3020              	.set CYREG_SFLASH_AV_PAIRS_8B077, CYREG_SFLASH_AV_PAIRS_8B77
 3021              	.set CYREG_SFLASH_AV_PAIRS_8B078, CYREG_SFLASH_AV_PAIRS_8B78
 3022              	.set CYREG_SFLASH_AV_PAIRS_8B079, CYREG_SFLASH_AV_PAIRS_8B79
 3023              	.set CYREG_SFLASH_AV_PAIRS_8B080, CYREG_SFLASH_AV_PAIRS_8B80
 3024              	.set CYREG_SFLASH_AV_PAIRS_8B081, CYREG_SFLASH_AV_PAIRS_8B81
 3025              	.set CYREG_SFLASH_AV_PAIRS_8B082, CYREG_SFLASH_AV_PAIRS_8B82
 3026              	.set CYREG_SFLASH_AV_PAIRS_8B083, CYREG_SFLASH_AV_PAIRS_8B83
 3027              	.set CYREG_SFLASH_AV_PAIRS_8B084, CYREG_SFLASH_AV_PAIRS_8B84
 3028              	.set CYREG_SFLASH_AV_PAIRS_8B085, CYREG_SFLASH_AV_PAIRS_8B85
 3029              	.set CYREG_SFLASH_AV_PAIRS_8B086, CYREG_SFLASH_AV_PAIRS_8B86
 3030              	.set CYREG_SFLASH_AV_PAIRS_8B087, CYREG_SFLASH_AV_PAIRS_8B87
 3031              	.set CYREG_SFLASH_AV_PAIRS_8B088, CYREG_SFLASH_AV_PAIRS_8B88
 3032              	.set CYREG_SFLASH_AV_PAIRS_8B089, CYREG_SFLASH_AV_PAIRS_8B89
 3033              	.set CYREG_SFLASH_AV_PAIRS_8B090, CYREG_SFLASH_AV_PAIRS_8B90
 3034              	.set CYREG_SFLASH_AV_PAIRS_8B091, CYREG_SFLASH_AV_PAIRS_8B91
 3035              	.set CYREG_SFLASH_AV_PAIRS_8B092, CYREG_SFLASH_AV_PAIRS_8B92
 3036              	.set CYREG_SFLASH_AV_PAIRS_8B093, CYREG_SFLASH_AV_PAIRS_8B93
 3037              	.set CYREG_SFLASH_AV_PAIRS_8B094, CYREG_SFLASH_AV_PAIRS_8B94
 3038              	.set CYREG_SFLASH_AV_PAIRS_8B095, CYREG_SFLASH_AV_PAIRS_8B95
 3039              	.set CYREG_SFLASH_AV_PAIRS_8B096, CYREG_SFLASH_AV_PAIRS_8B96
 3040              	.set CYREG_SFLASH_AV_PAIRS_8B097, CYREG_SFLASH_AV_PAIRS_8B97
 3041              	.set CYREG_SFLASH_AV_PAIRS_8B098, CYREG_SFLASH_AV_PAIRS_8B98
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 55


 3042              	.set CYREG_SFLASH_AV_PAIRS_8B099, CYREG_SFLASH_AV_PAIRS_8B99
 3043              	.set CYREG_SFLASH_AV_PAIRS_32B00, CYREG_SFLASH_AV_PAIRS_32B0
 3044              	.set CYREG_SFLASH_AV_PAIRS_32B01, CYREG_SFLASH_AV_PAIRS_32B1
 3045              	.set CYREG_SFLASH_AV_PAIRS_32B02, CYREG_SFLASH_AV_PAIRS_32B2
 3046              	.set CYREG_SFLASH_AV_PAIRS_32B03, CYREG_SFLASH_AV_PAIRS_32B3
 3047              	.set CYREG_SFLASH_AV_PAIRS_32B04, CYREG_SFLASH_AV_PAIRS_32B4
 3048              	.set CYREG_SFLASH_AV_PAIRS_32B05, CYREG_SFLASH_AV_PAIRS_32B5
 3049              	.set CYREG_SFLASH_AV_PAIRS_32B06, CYREG_SFLASH_AV_PAIRS_32B6
 3050              	.set CYREG_SFLASH_AV_PAIRS_32B07, CYREG_SFLASH_AV_PAIRS_32B7
 3051              	.set CYREG_SFLASH_AV_PAIRS_32B08, CYREG_SFLASH_AV_PAIRS_32B8
 3052              	.set CYREG_SFLASH_AV_PAIRS_32B09, CYREG_SFLASH_AV_PAIRS_32B9
 3053              	.set CYREG_SFLASH_PE_TE_DATA00, CYREG_SFLASH_PE_TE_DATA0
 3054              	.set CYREG_SFLASH_PE_TE_DATA01, CYREG_SFLASH_PE_TE_DATA1
 3055              	.set CYREG_SFLASH_PE_TE_DATA02, CYREG_SFLASH_PE_TE_DATA2
 3056              	.set CYREG_SFLASH_PE_TE_DATA03, CYREG_SFLASH_PE_TE_DATA3
 3057              	.set CYREG_SFLASH_PE_TE_DATA04, CYREG_SFLASH_PE_TE_DATA4
 3058              	.set CYREG_SFLASH_PE_TE_DATA05, CYREG_SFLASH_PE_TE_DATA5
 3059              	.set CYREG_SFLASH_PE_TE_DATA06, CYREG_SFLASH_PE_TE_DATA6
 3060              	.set CYREG_SFLASH_PE_TE_DATA07, CYREG_SFLASH_PE_TE_DATA7
 3061              	.set CYREG_SFLASH_PE_TE_DATA08, CYREG_SFLASH_PE_TE_DATA8
 3062              	.set CYREG_SFLASH_PE_TE_DATA09, CYREG_SFLASH_PE_TE_DATA9
 3063              	.set CYREG_SFLASH_IMO_TRIM00, CYREG_SFLASH_IMO_TRIM0
 3064              	.set CYREG_SFLASH_IMO_TRIM01, CYREG_SFLASH_IMO_TRIM1
 3065              	.set CYREG_SFLASH_IMO_TRIM02, CYREG_SFLASH_IMO_TRIM2
 3066              	.set CYREG_SFLASH_IMO_TRIM03, CYREG_SFLASH_IMO_TRIM3
 3067              	.set CYREG_SFLASH_IMO_TRIM04, CYREG_SFLASH_IMO_TRIM4
 3068              	.set CYREG_SFLASH_IMO_TRIM05, CYREG_SFLASH_IMO_TRIM5
 3069              	.set CYREG_SFLASH_IMO_TRIM06, CYREG_SFLASH_IMO_TRIM6
 3070              	.set CYREG_SFLASH_IMO_TRIM07, CYREG_SFLASH_IMO_TRIM7
 3071              	.set CYREG_SFLASH_IMO_TRIM08, CYREG_SFLASH_IMO_TRIM8
 3072              	.set CYREG_SFLASH_IMO_TRIM09, CYREG_SFLASH_IMO_TRIM9
 3073              	.set CYREG_SFLASH_ALT_PROT_ROW000, CYREG_SFLASH_ALT_PROT_ROW0
 3074              	.set CYREG_SFLASH_ALT_PROT_ROW001, CYREG_SFLASH_ALT_PROT_ROW1
 3075              	.set CYREG_SFLASH_ALT_PROT_ROW002, CYREG_SFLASH_ALT_PROT_ROW2
 3076              	.set CYREG_SFLASH_ALT_PROT_ROW003, CYREG_SFLASH_ALT_PROT_ROW3
 3077              	.set CYREG_SFLASH_ALT_PROT_ROW004, CYREG_SFLASH_ALT_PROT_ROW4
 3078              	.set CYREG_SFLASH_ALT_PROT_ROW005, CYREG_SFLASH_ALT_PROT_ROW5
 3079              	.set CYREG_SFLASH_ALT_PROT_ROW006, CYREG_SFLASH_ALT_PROT_ROW6
 3080              	.set CYREG_SFLASH_ALT_PROT_ROW007, CYREG_SFLASH_ALT_PROT_ROW7
 3081              	.set CYREG_SFLASH_ALT_PROT_ROW008, CYREG_SFLASH_ALT_PROT_ROW8
 3082              	.set CYREG_SFLASH_ALT_PROT_ROW009, CYREG_SFLASH_ALT_PROT_ROW9
 3083              	.set CYREG_SFLASH_ALT_PROT_ROW010, CYREG_SFLASH_ALT_PROT_ROW10
 3084              	.set CYREG_SFLASH_ALT_PROT_ROW011, CYREG_SFLASH_ALT_PROT_ROW11
 3085              	.set CYREG_SFLASH_ALT_PROT_ROW012, CYREG_SFLASH_ALT_PROT_ROW12
 3086              	.set CYREG_SFLASH_ALT_PROT_ROW013, CYREG_SFLASH_ALT_PROT_ROW13
 3087              	.set CYREG_SFLASH_ALT_PROT_ROW014, CYREG_SFLASH_ALT_PROT_ROW14
 3088              	.set CYREG_SFLASH_ALT_PROT_ROW015, CYREG_SFLASH_ALT_PROT_ROW15
 3089              	.set CYREG_SFLASH_ALT_PROT_ROW016, CYREG_SFLASH_ALT_PROT_ROW16
 3090              	.set CYREG_SFLASH_ALT_PROT_ROW017, CYREG_SFLASH_ALT_PROT_ROW17
 3091              	.set CYREG_SFLASH_ALT_PROT_ROW018, CYREG_SFLASH_ALT_PROT_ROW18
 3092              	.set CYREG_SFLASH_ALT_PROT_ROW019, CYREG_SFLASH_ALT_PROT_ROW19
 3093              	.set CYREG_SFLASH_ALT_PROT_ROW020, CYREG_SFLASH_ALT_PROT_ROW20
 3094              	.set CYREG_SFLASH_ALT_PROT_ROW021, CYREG_SFLASH_ALT_PROT_ROW21
 3095              	.set CYREG_SFLASH_ALT_PROT_ROW022, CYREG_SFLASH_ALT_PROT_ROW22
 3096              	.set CYREG_SFLASH_ALT_PROT_ROW023, CYREG_SFLASH_ALT_PROT_ROW23
 3097              	.set CYREG_SFLASH_ALT_PROT_ROW024, CYREG_SFLASH_ALT_PROT_ROW24
 3098              	.set CYREG_SFLASH_ALT_PROT_ROW025, CYREG_SFLASH_ALT_PROT_ROW25
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 56


 3099              	.set CYREG_SFLASH_ALT_PROT_ROW026, CYREG_SFLASH_ALT_PROT_ROW26
 3100              	.set CYREG_SFLASH_ALT_PROT_ROW027, CYREG_SFLASH_ALT_PROT_ROW27
 3101              	.set CYREG_SFLASH_ALT_PROT_ROW028, CYREG_SFLASH_ALT_PROT_ROW28
 3102              	.set CYREG_SFLASH_ALT_PROT_ROW029, CYREG_SFLASH_ALT_PROT_ROW29
 3103              	.set CYREG_SFLASH_ALT_PROT_ROW030, CYREG_SFLASH_ALT_PROT_ROW30
 3104              	.set CYREG_SFLASH_ALT_PROT_ROW031, CYREG_SFLASH_ALT_PROT_ROW31
 3105              	.set CYREG_SFLASH_ALT_PROT_ROW032, CYREG_SFLASH_ALT_PROT_ROW32
 3106              	.set CYREG_SFLASH_ALT_PROT_ROW033, CYREG_SFLASH_ALT_PROT_ROW33
 3107              	.set CYREG_SFLASH_ALT_PROT_ROW034, CYREG_SFLASH_ALT_PROT_ROW34
 3108              	.set CYREG_SFLASH_ALT_PROT_ROW035, CYREG_SFLASH_ALT_PROT_ROW35
 3109              	.set CYREG_SFLASH_ALT_PROT_ROW036, CYREG_SFLASH_ALT_PROT_ROW36
 3110              	.set CYREG_SFLASH_ALT_PROT_ROW037, CYREG_SFLASH_ALT_PROT_ROW37
 3111              	.set CYREG_SFLASH_ALT_PROT_ROW038, CYREG_SFLASH_ALT_PROT_ROW38
 3112              	.set CYREG_SFLASH_ALT_PROT_ROW039, CYREG_SFLASH_ALT_PROT_ROW39
 3113              	.set CYREG_SFLASH_ALT_PROT_ROW040, CYREG_SFLASH_ALT_PROT_ROW40
 3114              	.set CYREG_SFLASH_ALT_PROT_ROW041, CYREG_SFLASH_ALT_PROT_ROW41
 3115              	.set CYREG_SFLASH_ALT_PROT_ROW042, CYREG_SFLASH_ALT_PROT_ROW42
 3116              	.set CYREG_SFLASH_ALT_PROT_ROW043, CYREG_SFLASH_ALT_PROT_ROW43
 3117              	.set CYREG_SFLASH_ALT_PROT_ROW044, CYREG_SFLASH_ALT_PROT_ROW44
 3118              	.set CYREG_SFLASH_ALT_PROT_ROW045, CYREG_SFLASH_ALT_PROT_ROW45
 3119              	.set CYREG_SFLASH_ALT_PROT_ROW046, CYREG_SFLASH_ALT_PROT_ROW46
 3120              	.set CYREG_SFLASH_ALT_PROT_ROW047, CYREG_SFLASH_ALT_PROT_ROW47
 3121              	.set CYREG_SFLASH_ALT_PROT_ROW048, CYREG_SFLASH_ALT_PROT_ROW48
 3122              	.set CYREG_SFLASH_ALT_PROT_ROW049, CYREG_SFLASH_ALT_PROT_ROW49
 3123              	.set CYREG_SFLASH_ALT_PROT_ROW050, CYREG_SFLASH_ALT_PROT_ROW50
 3124              	.set CYREG_SFLASH_ALT_PROT_ROW051, CYREG_SFLASH_ALT_PROT_ROW51
 3125              	.set CYREG_SFLASH_ALT_PROT_ROW052, CYREG_SFLASH_ALT_PROT_ROW52
 3126              	.set CYREG_SFLASH_ALT_PROT_ROW053, CYREG_SFLASH_ALT_PROT_ROW53
 3127              	.set CYREG_SFLASH_ALT_PROT_ROW054, CYREG_SFLASH_ALT_PROT_ROW54
 3128              	.set CYREG_SFLASH_ALT_PROT_ROW055, CYREG_SFLASH_ALT_PROT_ROW55
 3129              	.set CYREG_SFLASH_ALT_PROT_ROW056, CYREG_SFLASH_ALT_PROT_ROW56
 3130              	.set CYREG_SFLASH_ALT_PROT_ROW057, CYREG_SFLASH_ALT_PROT_ROW57
 3131              	.set CYREG_SFLASH_ALT_PROT_ROW058, CYREG_SFLASH_ALT_PROT_ROW58
 3132              	.set CYREG_SFLASH_ALT_PROT_ROW059, CYREG_SFLASH_ALT_PROT_ROW59
 3133              	.set CYREG_SFLASH_ALT_PROT_ROW060, CYREG_SFLASH_ALT_PROT_ROW60
 3134              	.set CYREG_SFLASH_ALT_PROT_ROW061, CYREG_SFLASH_ALT_PROT_ROW61
 3135              	.set CYREG_SFLASH_ALT_PROT_ROW062, CYREG_SFLASH_ALT_PROT_ROW62
 3136              	.set CYREG_SFLASH_ALT_PROT_ROW063, CYREG_SFLASH_ALT_PROT_ROW63
 3137              	.set CYREG_SFLASH_ALT_PROT_ROW064, CYREG_SFLASH_ALT_PROT_ROW64
 3138              	.set CYREG_SFLASH_ALT_PROT_ROW065, CYREG_SFLASH_ALT_PROT_ROW65
 3139              	.set CYREG_SFLASH_ALT_PROT_ROW066, CYREG_SFLASH_ALT_PROT_ROW66
 3140              	.set CYREG_SFLASH_ALT_PROT_ROW067, CYREG_SFLASH_ALT_PROT_ROW67
 3141              	.set CYREG_SFLASH_ALT_PROT_ROW068, CYREG_SFLASH_ALT_PROT_ROW68
 3142              	.set CYREG_SFLASH_ALT_PROT_ROW069, CYREG_SFLASH_ALT_PROT_ROW69
 3143              	.set CYREG_SFLASH_ALT_PROT_ROW070, CYREG_SFLASH_ALT_PROT_ROW70
 3144              	.set CYREG_SFLASH_ALT_PROT_ROW071, CYREG_SFLASH_ALT_PROT_ROW71
 3145              	.set CYREG_SFLASH_ALT_PROT_ROW072, CYREG_SFLASH_ALT_PROT_ROW72
 3146              	.set CYREG_SFLASH_ALT_PROT_ROW073, CYREG_SFLASH_ALT_PROT_ROW73
 3147              	.set CYREG_SFLASH_ALT_PROT_ROW074, CYREG_SFLASH_ALT_PROT_ROW74
 3148              	.set CYREG_SFLASH_ALT_PROT_ROW075, CYREG_SFLASH_ALT_PROT_ROW75
 3149              	.set CYREG_SFLASH_ALT_PROT_ROW076, CYREG_SFLASH_ALT_PROT_ROW76
 3150              	.set CYREG_SFLASH_ALT_PROT_ROW077, CYREG_SFLASH_ALT_PROT_ROW77
 3151              	.set CYREG_SFLASH_ALT_PROT_ROW078, CYREG_SFLASH_ALT_PROT_ROW78
 3152              	.set CYREG_SFLASH_ALT_PROT_ROW079, CYREG_SFLASH_ALT_PROT_ROW79
 3153              	.set CYREG_SFLASH_ALT_PROT_ROW080, CYREG_SFLASH_ALT_PROT_ROW80
 3154              	.set CYREG_SFLASH_ALT_PROT_ROW081, CYREG_SFLASH_ALT_PROT_ROW81
 3155              	.set CYREG_SFLASH_ALT_PROT_ROW082, CYREG_SFLASH_ALT_PROT_ROW82
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 57


 3156              	.set CYREG_SFLASH_ALT_PROT_ROW083, CYREG_SFLASH_ALT_PROT_ROW83
 3157              	.set CYREG_SFLASH_ALT_PROT_ROW084, CYREG_SFLASH_ALT_PROT_ROW84
 3158              	.set CYREG_SFLASH_ALT_PROT_ROW085, CYREG_SFLASH_ALT_PROT_ROW85
 3159              	.set CYREG_SFLASH_ALT_PROT_ROW086, CYREG_SFLASH_ALT_PROT_ROW86
 3160              	.set CYREG_SFLASH_ALT_PROT_ROW087, CYREG_SFLASH_ALT_PROT_ROW87
 3161              	.set CYREG_SFLASH_ALT_PROT_ROW088, CYREG_SFLASH_ALT_PROT_ROW88
 3162              	.set CYREG_SFLASH_ALT_PROT_ROW089, CYREG_SFLASH_ALT_PROT_ROW89
 3163              	.set CYREG_SFLASH_ALT_PROT_ROW090, CYREG_SFLASH_ALT_PROT_ROW90
 3164              	.set CYREG_SFLASH_ALT_PROT_ROW091, CYREG_SFLASH_ALT_PROT_ROW91
 3165              	.set CYREG_SFLASH_ALT_PROT_ROW092, CYREG_SFLASH_ALT_PROT_ROW92
 3166              	.set CYREG_SFLASH_ALT_PROT_ROW093, CYREG_SFLASH_ALT_PROT_ROW93
 3167              	.set CYREG_SFLASH_ALT_PROT_ROW094, CYREG_SFLASH_ALT_PROT_ROW94
 3168              	.set CYREG_SFLASH_ALT_PROT_ROW095, CYREG_SFLASH_ALT_PROT_ROW95
 3169              	.set CYREG_SFLASH_ALT_PROT_ROW096, CYREG_SFLASH_ALT_PROT_ROW96
 3170              	.set CYREG_SFLASH_ALT_PROT_ROW097, CYREG_SFLASH_ALT_PROT_ROW97
 3171              	.set CYREG_SFLASH_ALT_PROT_ROW098, CYREG_SFLASH_ALT_PROT_ROW98
 3172              	.set CYREG_SFLASH_ALT_PROT_ROW099, CYREG_SFLASH_ALT_PROT_ROW99
 3173              	.set CYREG_PERI_PCLK_CTL00, CYREG_PERI_PCLK_CTL0
 3174              	.set CYREG_PERI_PCLK_CTL01, CYREG_PERI_PCLK_CTL1
 3175              	.set CYREG_PERI_PCLK_CTL02, CYREG_PERI_PCLK_CTL2
 3176              	.set CYREG_PERI_PCLK_CTL03, CYREG_PERI_PCLK_CTL3
 3177              	.set CYREG_PERI_PCLK_CTL04, CYREG_PERI_PCLK_CTL4
 3178              	.set CYREG_PERI_PCLK_CTL05, CYREG_PERI_PCLK_CTL5
 3179              	.set CYREG_PERI_PCLK_CTL06, CYREG_PERI_PCLK_CTL6
 3180              	.set CYREG_PERI_PCLK_CTL07, CYREG_PERI_PCLK_CTL7
 3181              	.set CYREG_PERI_PCLK_CTL08, CYREG_PERI_PCLK_CTL8
 3182              	.set CYREG_PERI_PCLK_CTL09, CYREG_PERI_PCLK_CTL9
 3183              	.set CYREG_PERI_DIV_16_CTL00, CYREG_PERI_DIV_16_CTL0
 3184              	.set CYREG_PERI_DIV_16_CTL01, CYREG_PERI_DIV_16_CTL1
 3185              	.set CYREG_PERI_DIV_16_CTL02, CYREG_PERI_DIV_16_CTL2
 3186              	.set CYREG_PERI_DIV_16_CTL03, CYREG_PERI_DIV_16_CTL3
 3187              	.set CYREG_PERI_DIV_16_CTL04, CYREG_PERI_DIV_16_CTL4
 3188              	.set CYREG_PERI_DIV_16_CTL05, CYREG_PERI_DIV_16_CTL5
 3189              	.set CYREG_PERI_DIV_16_CTL06, CYREG_PERI_DIV_16_CTL6
 3190              	.set CYREG_PERI_DIV_16_CTL07, CYREG_PERI_DIV_16_CTL7
 3191              	.set CYREG_PERI_DIV_16_CTL08, CYREG_PERI_DIV_16_CTL8
 3192              	.set CYREG_PERI_DIV_16_CTL09, CYREG_PERI_DIV_16_CTL9
 3193              	.set CYFLD_PERI_SEL__OFFSET, CYFLD_PERI_TR_GROUP_SEL__OFFSET
 3194              	.set CYFLD_PERI_SEL__SIZE, CYFLD_PERI_TR_GROUP_SEL__SIZE
 3195              	.set CYREG_CPUSS_SL_CTL00, CYREG_CPUSS_SL_CTL0
 3196              	.set CYREG_CPUSS_SL_CTL01, CYREG_CPUSS_SL_CTL1
 3197              	.set CYREG_CPUSS_SL_CTL02, CYREG_CPUSS_SL_CTL2
 3198              	.set CYREG_WCO_WCO_CONFIG, CYREG_WCO_CONFIG
 3199              	.set CYREG_WCO_WCO_STATUS, CYREG_WCO_STATUS
 3200              	.set CYREG_WCO_WCO_DPLL, CYREG_WCO_DPLL
 3201              	.set CYREG_WCO_WCO_TRIM, CYREG_WCO_TRIM
 3202              	.set CYREG_SCB0_EZ_DATA00, CYREG_SCB0_EZ_DATA0
 3203              	.set CYREG_SCB0_EZ_DATA01, CYREG_SCB0_EZ_DATA1
 3204              	.set CYREG_SCB0_EZ_DATA02, CYREG_SCB0_EZ_DATA2
 3205              	.set CYREG_SCB0_EZ_DATA03, CYREG_SCB0_EZ_DATA3
 3206              	.set CYREG_SCB0_EZ_DATA04, CYREG_SCB0_EZ_DATA4
 3207              	.set CYREG_SCB0_EZ_DATA05, CYREG_SCB0_EZ_DATA5
 3208              	.set CYREG_SCB0_EZ_DATA06, CYREG_SCB0_EZ_DATA6
 3209              	.set CYREG_SCB0_EZ_DATA07, CYREG_SCB0_EZ_DATA7
 3210              	.set CYREG_SCB0_EZ_DATA08, CYREG_SCB0_EZ_DATA8
 3211              	.set CYREG_SCB0_EZ_DATA09, CYREG_SCB0_EZ_DATA9
 3212              	.set CYREG_SCB0_EZ_DATA000, CYREG_SCB0_EZ_DATA0
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 58


 3213              	.set CYREG_SCB0_EZ_DATA001, CYREG_SCB0_EZ_DATA1
 3214              	.set CYREG_SCB0_EZ_DATA002, CYREG_SCB0_EZ_DATA2
 3215              	.set CYREG_SCB0_EZ_DATA003, CYREG_SCB0_EZ_DATA3
 3216              	.set CYREG_SCB0_EZ_DATA004, CYREG_SCB0_EZ_DATA4
 3217              	.set CYREG_SCB0_EZ_DATA005, CYREG_SCB0_EZ_DATA5
 3218              	.set CYREG_SCB0_EZ_DATA006, CYREG_SCB0_EZ_DATA6
 3219              	.set CYREG_SCB0_EZ_DATA007, CYREG_SCB0_EZ_DATA7
 3220              	.set CYREG_SCB0_EZ_DATA008, CYREG_SCB0_EZ_DATA8
 3221              	.set CYREG_SCB0_EZ_DATA009, CYREG_SCB0_EZ_DATA9
 3222              	.set CYREG_SCB0_EZ_DATA010, CYREG_SCB0_EZ_DATA10
 3223              	.set CYREG_SCB0_EZ_DATA011, CYREG_SCB0_EZ_DATA11
 3224              	.set CYREG_SCB0_EZ_DATA012, CYREG_SCB0_EZ_DATA12
 3225              	.set CYREG_SCB0_EZ_DATA013, CYREG_SCB0_EZ_DATA13
 3226              	.set CYREG_SCB0_EZ_DATA014, CYREG_SCB0_EZ_DATA14
 3227              	.set CYREG_SCB0_EZ_DATA015, CYREG_SCB0_EZ_DATA15
 3228              	.set CYREG_SCB0_EZ_DATA016, CYREG_SCB0_EZ_DATA16
 3229              	.set CYREG_SCB0_EZ_DATA017, CYREG_SCB0_EZ_DATA17
 3230              	.set CYREG_SCB0_EZ_DATA018, CYREG_SCB0_EZ_DATA18
 3231              	.set CYREG_SCB0_EZ_DATA019, CYREG_SCB0_EZ_DATA19
 3232              	.set CYREG_SCB0_EZ_DATA020, CYREG_SCB0_EZ_DATA20
 3233              	.set CYREG_SCB0_EZ_DATA021, CYREG_SCB0_EZ_DATA21
 3234              	.set CYREG_SCB0_EZ_DATA022, CYREG_SCB0_EZ_DATA22
 3235              	.set CYREG_SCB0_EZ_DATA023, CYREG_SCB0_EZ_DATA23
 3236              	.set CYREG_SCB0_EZ_DATA024, CYREG_SCB0_EZ_DATA24
 3237              	.set CYREG_SCB0_EZ_DATA025, CYREG_SCB0_EZ_DATA25
 3238              	.set CYREG_SCB0_EZ_DATA026, CYREG_SCB0_EZ_DATA26
 3239              	.set CYREG_SCB0_EZ_DATA027, CYREG_SCB0_EZ_DATA27
 3240              	.set CYREG_SCB0_EZ_DATA028, CYREG_SCB0_EZ_DATA28
 3241              	.set CYREG_SCB0_EZ_DATA029, CYREG_SCB0_EZ_DATA29
 3242              	.set CYREG_SCB0_EZ_DATA030, CYREG_SCB0_EZ_DATA30
 3243              	.set CYREG_SCB0_EZ_DATA031, CYREG_SCB0_EZ_DATA31
 3244              	.set CYREG_SCB1_EZ_DATA00, CYREG_SCB1_EZ_DATA0
 3245              	.set CYREG_SCB1_EZ_DATA01, CYREG_SCB1_EZ_DATA1
 3246              	.set CYREG_SCB1_EZ_DATA02, CYREG_SCB1_EZ_DATA2
 3247              	.set CYREG_SCB1_EZ_DATA03, CYREG_SCB1_EZ_DATA3
 3248              	.set CYREG_SCB1_EZ_DATA04, CYREG_SCB1_EZ_DATA4
 3249              	.set CYREG_SCB1_EZ_DATA05, CYREG_SCB1_EZ_DATA5
 3250              	.set CYREG_SCB1_EZ_DATA06, CYREG_SCB1_EZ_DATA6
 3251              	.set CYREG_SCB1_EZ_DATA07, CYREG_SCB1_EZ_DATA7
 3252              	.set CYREG_SCB1_EZ_DATA08, CYREG_SCB1_EZ_DATA8
 3253              	.set CYREG_SCB1_EZ_DATA09, CYREG_SCB1_EZ_DATA9
 3254              	.set CYREG_SCB1_EZ_DATA000, CYREG_SCB1_EZ_DATA0
 3255              	.set CYREG_SCB1_EZ_DATA001, CYREG_SCB1_EZ_DATA1
 3256              	.set CYREG_SCB1_EZ_DATA002, CYREG_SCB1_EZ_DATA2
 3257              	.set CYREG_SCB1_EZ_DATA003, CYREG_SCB1_EZ_DATA3
 3258              	.set CYREG_SCB1_EZ_DATA004, CYREG_SCB1_EZ_DATA4
 3259              	.set CYREG_SCB1_EZ_DATA005, CYREG_SCB1_EZ_DATA5
 3260              	.set CYREG_SCB1_EZ_DATA006, CYREG_SCB1_EZ_DATA6
 3261              	.set CYREG_SCB1_EZ_DATA007, CYREG_SCB1_EZ_DATA7
 3262              	.set CYREG_SCB1_EZ_DATA008, CYREG_SCB1_EZ_DATA8
 3263              	.set CYREG_SCB1_EZ_DATA009, CYREG_SCB1_EZ_DATA9
 3264              	.set CYREG_SCB1_EZ_DATA010, CYREG_SCB1_EZ_DATA10
 3265              	.set CYREG_SCB1_EZ_DATA011, CYREG_SCB1_EZ_DATA11
 3266              	.set CYREG_SCB1_EZ_DATA012, CYREG_SCB1_EZ_DATA12
 3267              	.set CYREG_SCB1_EZ_DATA013, CYREG_SCB1_EZ_DATA13
 3268              	.set CYREG_SCB1_EZ_DATA014, CYREG_SCB1_EZ_DATA14
 3269              	.set CYREG_SCB1_EZ_DATA015, CYREG_SCB1_EZ_DATA15
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 59


 3270              	.set CYREG_SCB1_EZ_DATA016, CYREG_SCB1_EZ_DATA16
 3271              	.set CYREG_SCB1_EZ_DATA017, CYREG_SCB1_EZ_DATA17
 3272              	.set CYREG_SCB1_EZ_DATA018, CYREG_SCB1_EZ_DATA18
 3273              	.set CYREG_SCB1_EZ_DATA019, CYREG_SCB1_EZ_DATA19
 3274              	.set CYREG_SCB1_EZ_DATA020, CYREG_SCB1_EZ_DATA20
 3275              	.set CYREG_SCB1_EZ_DATA021, CYREG_SCB1_EZ_DATA21
 3276              	.set CYREG_SCB1_EZ_DATA022, CYREG_SCB1_EZ_DATA22
 3277              	.set CYREG_SCB1_EZ_DATA023, CYREG_SCB1_EZ_DATA23
 3278              	.set CYREG_SCB1_EZ_DATA024, CYREG_SCB1_EZ_DATA24
 3279              	.set CYREG_SCB1_EZ_DATA025, CYREG_SCB1_EZ_DATA25
 3280              	.set CYREG_SCB1_EZ_DATA026, CYREG_SCB1_EZ_DATA26
 3281              	.set CYREG_SCB1_EZ_DATA027, CYREG_SCB1_EZ_DATA27
 3282              	.set CYREG_SCB1_EZ_DATA028, CYREG_SCB1_EZ_DATA28
 3283              	.set CYREG_SCB1_EZ_DATA029, CYREG_SCB1_EZ_DATA29
 3284              	.set CYREG_SCB1_EZ_DATA030, CYREG_SCB1_EZ_DATA30
 3285              	.set CYREG_SCB1_EZ_DATA031, CYREG_SCB1_EZ_DATA31
  20              	
  21              	/* CE */
  22              	.set CE__0__DR, CYREG_GPIO_PRT0_DR
  23              	.set CE__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
  24              	.set CE__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
  25              	.set CE__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
  26              	.set CE__0__HSIOM, CYREG_HSIOM_PORT_SEL0
  27              	.set CE__0__HSIOM_MASK, 0x0F000000
  28              	.set CE__0__HSIOM_SHIFT, 24
  29              	.set CE__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
  30              	.set CE__0__INTR, CYREG_GPIO_PRT0_INTR
  31              	.set CE__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
  32              	.set CE__0__INTSTAT, CYREG_GPIO_PRT0_INTR
  33              	.set CE__0__MASK, 0x40
  34              	.set CE__0__PC, CYREG_GPIO_PRT0_PC
  35              	.set CE__0__PC2, CYREG_GPIO_PRT0_PC2
  36              	.set CE__0__PORT, 0
  37              	.set CE__0__PS, CYREG_GPIO_PRT0_PS
  38              	.set CE__0__SHIFT, 6
  39              	.set CE__DR, CYREG_GPIO_PRT0_DR
  40              	.set CE__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
  41              	.set CE__DR_INV, CYREG_GPIO_PRT0_DR_INV
  42              	.set CE__DR_SET, CYREG_GPIO_PRT0_DR_SET
  43              	.set CE__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
  44              	.set CE__INTR, CYREG_GPIO_PRT0_INTR
  45              	.set CE__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
  46              	.set CE__INTSTAT, CYREG_GPIO_PRT0_INTR
  47              	.set CE__MASK, 0x40
  48              	.set CE__PC, CYREG_GPIO_PRT0_PC
  49              	.set CE__PC2, CYREG_GPIO_PRT0_PC2
  50              	.set CE__PORT, 0
  51              	.set CE__PS, CYREG_GPIO_PRT0_PS
  52              	.set CE__SHIFT, 6
  53              	
  54              	/* SS */
  55              	.set SS__0__DR, CYREG_GPIO_PRT2_DR
  56              	.set SS__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
  57              	.set SS__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
  58              	.set SS__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
  59              	.set SS__0__HSIOM, CYREG_HSIOM_PORT_SEL2
  60              	.set SS__0__HSIOM_MASK, 0x0000F000
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 60


  61              	.set SS__0__HSIOM_SHIFT, 12
  62              	.set SS__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
  63              	.set SS__0__INTR, CYREG_GPIO_PRT2_INTR
  64              	.set SS__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
  65              	.set SS__0__INTSTAT, CYREG_GPIO_PRT2_INTR
  66              	.set SS__0__MASK, 0x08
  67              	.set SS__0__PC, CYREG_GPIO_PRT2_PC
  68              	.set SS__0__PC2, CYREG_GPIO_PRT2_PC2
  69              	.set SS__0__PORT, 2
  70              	.set SS__0__PS, CYREG_GPIO_PRT2_PS
  71              	.set SS__0__SHIFT, 3
  72              	.set SS__DR, CYREG_GPIO_PRT2_DR
  73              	.set SS__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
  74              	.set SS__DR_INV, CYREG_GPIO_PRT2_DR_INV
  75              	.set SS__DR_SET, CYREG_GPIO_PRT2_DR_SET
  76              	.set SS__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
  77              	.set SS__INTR, CYREG_GPIO_PRT2_INTR
  78              	.set SS__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
  79              	.set SS__INTSTAT, CYREG_GPIO_PRT2_INTR
  80              	.set SS__MASK, 0x08
  81              	.set SS__PC, CYREG_GPIO_PRT2_PC
  82              	.set SS__PC2, CYREG_GPIO_PRT2_PC2
  83              	.set SS__PORT, 2
  84              	.set SS__PS, CYREG_GPIO_PRT2_PS
  85              	.set SS__SHIFT, 3
  86              	
  87              	/* IRQ */
  88              	.set IRQ__0__DR, CYREG_GPIO_PRT0_DR
  89              	.set IRQ__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
  90              	.set IRQ__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
  91              	.set IRQ__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
  92              	.set IRQ__0__HSIOM, CYREG_HSIOM_PORT_SEL0
  93              	.set IRQ__0__HSIOM_MASK, 0x000000F0
  94              	.set IRQ__0__HSIOM_SHIFT, 4
  95              	.set IRQ__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
  96              	.set IRQ__0__INTR, CYREG_GPIO_PRT0_INTR
  97              	.set IRQ__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
  98              	.set IRQ__0__INTSTAT, CYREG_GPIO_PRT0_INTR
  99              	.set IRQ__0__MASK, 0x02
 100              	.set IRQ__0__PC, CYREG_GPIO_PRT0_PC
 101              	.set IRQ__0__PC2, CYREG_GPIO_PRT0_PC2
 102              	.set IRQ__0__PORT, 0
 103              	.set IRQ__0__PS, CYREG_GPIO_PRT0_PS
 104              	.set IRQ__0__SHIFT, 1
 105              	.set IRQ__DR, CYREG_GPIO_PRT0_DR
 106              	.set IRQ__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 107              	.set IRQ__DR_INV, CYREG_GPIO_PRT0_DR_INV
 108              	.set IRQ__DR_SET, CYREG_GPIO_PRT0_DR_SET
 109              	.set IRQ__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 110              	.set IRQ__INTR, CYREG_GPIO_PRT0_INTR
 111              	.set IRQ__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 112              	.set IRQ__INTSTAT, CYREG_GPIO_PRT0_INTR
 113              	.set IRQ__MASK, 0x02
 114              	.set IRQ__PC, CYREG_GPIO_PRT0_PC
 115              	.set IRQ__PC2, CYREG_GPIO_PRT0_PC2
 116              	.set IRQ__PORT, 0
 117              	.set IRQ__PS, CYREG_GPIO_PRT0_PS
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 61


 118              	.set IRQ__SHIFT, 1
 119              	.set IRQ__SNAP, CYREG_GPIO_PRT0_INTR
 120              	
 121              	/* LED */
 122              	.set LED__0__DR, CYREG_GPIO_PRT2_DR
 123              	.set LED__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 124              	.set LED__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 125              	.set LED__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 126              	.set LED__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 127              	.set LED__0__HSIOM_MASK, 0x0F000000
 128              	.set LED__0__HSIOM_SHIFT, 24
 129              	.set LED__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 130              	.set LED__0__INTR, CYREG_GPIO_PRT2_INTR
 131              	.set LED__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 132              	.set LED__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 133              	.set LED__0__MASK, 0x40
 134              	.set LED__0__PC, CYREG_GPIO_PRT2_PC
 135              	.set LED__0__PC2, CYREG_GPIO_PRT2_PC2
 136              	.set LED__0__PORT, 2
 137              	.set LED__0__PS, CYREG_GPIO_PRT2_PS
 138              	.set LED__0__SHIFT, 6
 139              	.set LED__DR, CYREG_GPIO_PRT2_DR
 140              	.set LED__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 141              	.set LED__DR_INV, CYREG_GPIO_PRT2_DR_INV
 142              	.set LED__DR_SET, CYREG_GPIO_PRT2_DR_SET
 143              	.set LED__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 144              	.set LED__INTR, CYREG_GPIO_PRT2_INTR
 145              	.set LED__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 146              	.set LED__INTSTAT, CYREG_GPIO_PRT2_INTR
 147              	.set LED__MASK, 0x40
 148              	.set LED__PC, CYREG_GPIO_PRT2_PC
 149              	.set LED__PC2, CYREG_GPIO_PRT2_PC2
 150              	.set LED__PORT, 2
 151              	.set LED__PS, CYREG_GPIO_PRT2_PS
 152              	.set LED__SHIFT, 6
 153              	
 154              	/* SPI */
 155              	.set SPI_miso_m__0__DR, CYREG_GPIO_PRT2_DR
 156              	.set SPI_miso_m__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 157              	.set SPI_miso_m__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 158              	.set SPI_miso_m__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 159              	.set SPI_miso_m__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 160              	.set SPI_miso_m__0__HSIOM_GPIO, 0
 161              	.set SPI_miso_m__0__HSIOM_I2C, 14
 162              	.set SPI_miso_m__0__HSIOM_I2C_SDA, 14
 163              	.set SPI_miso_m__0__HSIOM_MASK, 0x000000F0
 164              	.set SPI_miso_m__0__HSIOM_SHIFT, 4
 165              	.set SPI_miso_m__0__HSIOM_SPI, 15
 166              	.set SPI_miso_m__0__HSIOM_SPI_MISO, 15
 167              	.set SPI_miso_m__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 168              	.set SPI_miso_m__0__INTR, CYREG_GPIO_PRT2_INTR
 169              	.set SPI_miso_m__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 170              	.set SPI_miso_m__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 171              	.set SPI_miso_m__0__MASK, 0x02
 172              	.set SPI_miso_m__0__PC, CYREG_GPIO_PRT2_PC
 173              	.set SPI_miso_m__0__PC2, CYREG_GPIO_PRT2_PC2
 174              	.set SPI_miso_m__0__PORT, 2
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 62


 175              	.set SPI_miso_m__0__PS, CYREG_GPIO_PRT2_PS
 176              	.set SPI_miso_m__0__SHIFT, 1
 177              	.set SPI_miso_m__DR, CYREG_GPIO_PRT2_DR
 178              	.set SPI_miso_m__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 179              	.set SPI_miso_m__DR_INV, CYREG_GPIO_PRT2_DR_INV
 180              	.set SPI_miso_m__DR_SET, CYREG_GPIO_PRT2_DR_SET
 181              	.set SPI_miso_m__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 182              	.set SPI_miso_m__INTR, CYREG_GPIO_PRT2_INTR
 183              	.set SPI_miso_m__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 184              	.set SPI_miso_m__INTSTAT, CYREG_GPIO_PRT2_INTR
 185              	.set SPI_miso_m__MASK, 0x02
 186              	.set SPI_miso_m__PC, CYREG_GPIO_PRT2_PC
 187              	.set SPI_miso_m__PC2, CYREG_GPIO_PRT2_PC2
 188              	.set SPI_miso_m__PORT, 2
 189              	.set SPI_miso_m__PS, CYREG_GPIO_PRT2_PS
 190              	.set SPI_miso_m__SHIFT, 1
 191              	.set SPI_mosi_m__0__DR, CYREG_GPIO_PRT2_DR
 192              	.set SPI_mosi_m__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 193              	.set SPI_mosi_m__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 194              	.set SPI_mosi_m__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 195              	.set SPI_mosi_m__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 196              	.set SPI_mosi_m__0__HSIOM_GPIO, 0
 197              	.set SPI_mosi_m__0__HSIOM_I2C, 14
 198              	.set SPI_mosi_m__0__HSIOM_I2C_SCL, 14
 199              	.set SPI_mosi_m__0__HSIOM_MASK, 0x0000000F
 200              	.set SPI_mosi_m__0__HSIOM_SHIFT, 0
 201              	.set SPI_mosi_m__0__HSIOM_SPI, 15
 202              	.set SPI_mosi_m__0__HSIOM_SPI_MOSI, 15
 203              	.set SPI_mosi_m__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 204              	.set SPI_mosi_m__0__INTR, CYREG_GPIO_PRT2_INTR
 205              	.set SPI_mosi_m__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 206              	.set SPI_mosi_m__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 207              	.set SPI_mosi_m__0__MASK, 0x01
 208              	.set SPI_mosi_m__0__PC, CYREG_GPIO_PRT2_PC
 209              	.set SPI_mosi_m__0__PC2, CYREG_GPIO_PRT2_PC2
 210              	.set SPI_mosi_m__0__PORT, 2
 211              	.set SPI_mosi_m__0__PS, CYREG_GPIO_PRT2_PS
 212              	.set SPI_mosi_m__0__SHIFT, 0
 213              	.set SPI_mosi_m__DR, CYREG_GPIO_PRT2_DR
 214              	.set SPI_mosi_m__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 215              	.set SPI_mosi_m__DR_INV, CYREG_GPIO_PRT2_DR_INV
 216              	.set SPI_mosi_m__DR_SET, CYREG_GPIO_PRT2_DR_SET
 217              	.set SPI_mosi_m__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 218              	.set SPI_mosi_m__INTR, CYREG_GPIO_PRT2_INTR
 219              	.set SPI_mosi_m__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 220              	.set SPI_mosi_m__INTSTAT, CYREG_GPIO_PRT2_INTR
 221              	.set SPI_mosi_m__MASK, 0x01
 222              	.set SPI_mosi_m__PC, CYREG_GPIO_PRT2_PC
 223              	.set SPI_mosi_m__PC2, CYREG_GPIO_PRT2_PC2
 224              	.set SPI_mosi_m__PORT, 2
 225              	.set SPI_mosi_m__PS, CYREG_GPIO_PRT2_PS
 226              	.set SPI_mosi_m__SHIFT, 0
 227              	.set SPI_SCB__CTRL, CYREG_SCB1_CTRL
 228              	.set SPI_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
 229              	.set SPI_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
 230              	.set SPI_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
 231              	.set SPI_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 63


 232              	.set SPI_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
 233              	.set SPI_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
 234              	.set SPI_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
 235              	.set SPI_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
 236              	.set SPI_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
 237              	.set SPI_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
 238              	.set SPI_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
 239              	.set SPI_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
 240              	.set SPI_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
 241              	.set SPI_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
 242              	.set SPI_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
 243              	.set SPI_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
 244              	.set SPI_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
 245              	.set SPI_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
 246              	.set SPI_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
 247              	.set SPI_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
 248              	.set SPI_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
 249              	.set SPI_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
 250              	.set SPI_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
 251              	.set SPI_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
 252              	.set SPI_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
 253              	.set SPI_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
 254              	.set SPI_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
 255              	.set SPI_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
 256              	.set SPI_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
 257              	.set SPI_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
 258              	.set SPI_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
 259              	.set SPI_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
 260              	.set SPI_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
 261              	.set SPI_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
 262              	.set SPI_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
 263              	.set SPI_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
 264              	.set SPI_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
 265              	.set SPI_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
 266              	.set SPI_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
 267              	.set SPI_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
 268              	.set SPI_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
 269              	.set SPI_SCB__INTR_M, CYREG_SCB1_INTR_M
 270              	.set SPI_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
 271              	.set SPI_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
 272              	.set SPI_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
 273              	.set SPI_SCB__INTR_RX, CYREG_SCB1_INTR_RX
 274              	.set SPI_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
 275              	.set SPI_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
 276              	.set SPI_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
 277              	.set SPI_SCB__INTR_S, CYREG_SCB1_INTR_S
 278              	.set SPI_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
 279              	.set SPI_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
 280              	.set SPI_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
 281              	.set SPI_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
 282              	.set SPI_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
 283              	.set SPI_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
 284              	.set SPI_SCB__INTR_TX, CYREG_SCB1_INTR_TX
 285              	.set SPI_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
 286              	.set SPI_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
 287              	.set SPI_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
 288              	.set SPI_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 64


 289              	.set SPI_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
 290              	.set SPI_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
 291              	.set SPI_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
 292              	.set SPI_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
 293              	.set SPI_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
 294              	.set SPI_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
 295              	.set SPI_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
 296              	.set SPI_SCB__SS0_POSISTION, 0
 297              	.set SPI_SCB__SS1_POSISTION, 1
 298              	.set SPI_SCB__SS2_POSISTION, 2
 299              	.set SPI_SCB__SS3_POSISTION, 3
 300              	.set SPI_SCB__STATUS, CYREG_SCB1_STATUS
 301              	.set SPI_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
 302              	.set SPI_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
 303              	.set SPI_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
 304              	.set SPI_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
 305              	.set SPI_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
 306              	.set SPI_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
 307              	.set SPI_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
 308              	.set SPI_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
 309              	.set SPI_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
 310              	.set SPI_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL1
 311              	.set SPI_SCBCLK__DIV_ID, 0x00000040
 312              	.set SPI_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
 313              	.set SPI_SCBCLK__PA_DIV_ID, 0x000000FF
 314              	.set SPI_sclk_m__0__DR, CYREG_GPIO_PRT2_DR
 315              	.set SPI_sclk_m__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 316              	.set SPI_sclk_m__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 317              	.set SPI_sclk_m__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 318              	.set SPI_sclk_m__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 319              	.set SPI_sclk_m__0__HSIOM_GPIO, 0
 320              	.set SPI_sclk_m__0__HSIOM_MASK, 0x00000F00
 321              	.set SPI_sclk_m__0__HSIOM_SHIFT, 8
 322              	.set SPI_sclk_m__0__HSIOM_SPI, 15
 323              	.set SPI_sclk_m__0__HSIOM_SPI_CLK, 15
 324              	.set SPI_sclk_m__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 325              	.set SPI_sclk_m__0__INTR, CYREG_GPIO_PRT2_INTR
 326              	.set SPI_sclk_m__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 327              	.set SPI_sclk_m__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 328              	.set SPI_sclk_m__0__MASK, 0x04
 329              	.set SPI_sclk_m__0__PC, CYREG_GPIO_PRT2_PC
 330              	.set SPI_sclk_m__0__PC2, CYREG_GPIO_PRT2_PC2
 331              	.set SPI_sclk_m__0__PORT, 2
 332              	.set SPI_sclk_m__0__PS, CYREG_GPIO_PRT2_PS
 333              	.set SPI_sclk_m__0__SHIFT, 2
 334              	.set SPI_sclk_m__DR, CYREG_GPIO_PRT2_DR
 335              	.set SPI_sclk_m__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 336              	.set SPI_sclk_m__DR_INV, CYREG_GPIO_PRT2_DR_INV
 337              	.set SPI_sclk_m__DR_SET, CYREG_GPIO_PRT2_DR_SET
 338              	.set SPI_sclk_m__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 339              	.set SPI_sclk_m__INTR, CYREG_GPIO_PRT2_INTR
 340              	.set SPI_sclk_m__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 341              	.set SPI_sclk_m__INTSTAT, CYREG_GPIO_PRT2_INTR
 342              	.set SPI_sclk_m__MASK, 0x04
 343              	.set SPI_sclk_m__PC, CYREG_GPIO_PRT2_PC
 344              	.set SPI_sclk_m__PC2, CYREG_GPIO_PRT2_PC2
 345              	.set SPI_sclk_m__PORT, 2
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 65


 346              	.set SPI_sclk_m__PS, CYREG_GPIO_PRT2_PS
 347              	.set SPI_sclk_m__SHIFT, 2
 348              	
 349              	/* UART */
 350              	.set UART_tx__0__DR, CYREG_GPIO_PRT0_DR
 351              	.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 352              	.set UART_tx__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 353              	.set UART_tx__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 354              	.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 355              	.set UART_tx__0__HSIOM_MASK, 0x00F00000
 356              	.set UART_tx__0__HSIOM_SHIFT, 20
 357              	.set UART_tx__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 358              	.set UART_tx__0__INTR, CYREG_GPIO_PRT0_INTR
 359              	.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 360              	.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT0_INTR
 361              	.set UART_tx__0__MASK, 0x20
 362              	.set UART_tx__0__PC, CYREG_GPIO_PRT0_PC
 363              	.set UART_tx__0__PC2, CYREG_GPIO_PRT0_PC2
 364              	.set UART_tx__0__PORT, 0
 365              	.set UART_tx__0__PS, CYREG_GPIO_PRT0_PS
 366              	.set UART_tx__0__SHIFT, 5
 367              	.set UART_tx__DR, CYREG_GPIO_PRT0_DR
 368              	.set UART_tx__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 369              	.set UART_tx__DR_INV, CYREG_GPIO_PRT0_DR_INV
 370              	.set UART_tx__DR_SET, CYREG_GPIO_PRT0_DR_SET
 371              	.set UART_tx__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 372              	.set UART_tx__INTR, CYREG_GPIO_PRT0_INTR
 373              	.set UART_tx__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 374              	.set UART_tx__INTSTAT, CYREG_GPIO_PRT0_INTR
 375              	.set UART_tx__MASK, 0x20
 376              	.set UART_tx__PC, CYREG_GPIO_PRT0_PC
 377              	.set UART_tx__PC2, CYREG_GPIO_PRT0_PC2
 378              	.set UART_tx__PORT, 0
 379              	.set UART_tx__PS, CYREG_GPIO_PRT0_PS
 380              	.set UART_tx__SHIFT, 5
 381              	
 382              	/* isr_IRQ */
 383              	.set isr_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
 384              	.set isr_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
 385              	.set isr_IRQ__INTC_MASK, 0x01
 386              	.set isr_IRQ__INTC_NUMBER, 0
 387              	.set isr_IRQ__INTC_PRIOR_MASK, 0xC0
 388              	.set isr_IRQ__INTC_PRIOR_NUM, 3
 389              	.set isr_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR0
 390              	.set isr_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
 391              	.set isr_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR
 392              	
 393              	/* Miscellaneous */
 394              	.set CYDEV_BCLK__HFCLK__HZ, 24000000
 395              	.set CYDEV_BCLK__HFCLK__KHZ, 24000
 396              	.set CYDEV_BCLK__HFCLK__MHZ, 24
 397              	.set CYDEV_BCLK__SYSCLK__HZ, 24000000
 398              	.set CYDEV_BCLK__SYSCLK__KHZ, 24000
 399              	.set CYDEV_BCLK__SYSCLK__MHZ, 24
 400              	.set CYDEV_CHIP_DIE_LEOPARD, 1
 401              	.set CYDEV_CHIP_DIE_PSOC4A, 18
 402              	.set CYDEV_CHIP_DIE_PSOC5LP, 2
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 66


 403              	.set CYDEV_CHIP_DIE_PSOC5TM, 3
 404              	.set CYDEV_CHIP_DIE_TMA4, 4
 405              	.set CYDEV_CHIP_DIE_UNKNOWN, 0
 406              	.set CYDEV_CHIP_FAMILY_FM0P, 5
 407              	.set CYDEV_CHIP_FAMILY_FM3, 6
 408              	.set CYDEV_CHIP_FAMILY_FM4, 7
 409              	.set CYDEV_CHIP_FAMILY_PSOC3, 1
 410              	.set CYDEV_CHIP_FAMILY_PSOC4, 2
 411              	.set CYDEV_CHIP_FAMILY_PSOC5, 3
 412              	.set CYDEV_CHIP_FAMILY_PSOC6, 4
 413              	.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
 414              	.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
 415              	.set CYDEV_CHIP_JTAG_ID, 0x190111A9
 416              	.set CYDEV_CHIP_MEMBER_3A, 1
 417              	.set CYDEV_CHIP_MEMBER_4A, 18
 418              	.set CYDEV_CHIP_MEMBER_4D, 13
 419              	.set CYDEV_CHIP_MEMBER_4E, 6
 420              	.set CYDEV_CHIP_MEMBER_4F, 19
 421              	.set CYDEV_CHIP_MEMBER_4G, 4
 422              	.set CYDEV_CHIP_MEMBER_4H, 17
 423              	.set CYDEV_CHIP_MEMBER_4I, 23
 424              	.set CYDEV_CHIP_MEMBER_4J, 14
 425              	.set CYDEV_CHIP_MEMBER_4K, 15
 426              	.set CYDEV_CHIP_MEMBER_4L, 22
 427              	.set CYDEV_CHIP_MEMBER_4M, 21
 428              	.set CYDEV_CHIP_MEMBER_4N, 10
 429              	.set CYDEV_CHIP_MEMBER_4O, 7
 430              	.set CYDEV_CHIP_MEMBER_4P, 20
 431              	.set CYDEV_CHIP_MEMBER_4Q, 12
 432              	.set CYDEV_CHIP_MEMBER_4R, 8
 433              	.set CYDEV_CHIP_MEMBER_4S, 11
 434              	.set CYDEV_CHIP_MEMBER_4T, 9
 435              	.set CYDEV_CHIP_MEMBER_4U, 5
 436              	.set CYDEV_CHIP_MEMBER_4V, 16
 437              	.set CYDEV_CHIP_MEMBER_5A, 3
 438              	.set CYDEV_CHIP_MEMBER_5B, 2
 439              	.set CYDEV_CHIP_MEMBER_6A, 24
 440              	.set CYDEV_CHIP_MEMBER_FM3, 28
 441              	.set CYDEV_CHIP_MEMBER_FM4, 29
 442              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
 443              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
 444              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
 445              	.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
 446              	.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4J
 447              	.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
 448              	.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
 449              	.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
 450              	.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
 451              	.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
 452              	.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
 453              	.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
 454              	.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
 455              	.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
 456              	.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
 457              	.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
 458              	.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
 459              	.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 67


 460              	.set CYDEV_CHIP_REV_TMA4_ES, 17
 461              	.set CYDEV_CHIP_REV_TMA4_ES2, 33
 462              	.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
 463              	.set CYDEV_CHIP_REVISION_3A_ES1, 0
 464              	.set CYDEV_CHIP_REVISION_3A_ES2, 1
 465              	.set CYDEV_CHIP_REVISION_3A_ES3, 3
 466              	.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
 467              	.set CYDEV_CHIP_REVISION_4A_ES0, 17
 468              	.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
 469              	.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
 470              	.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
 471              	.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
 472              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
 473              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
 474              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
 475              	.set CYDEV_CHIP_REVISION_4G_ES, 17
 476              	.set CYDEV_CHIP_REVISION_4G_ES2, 33
 477              	.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
 478              	.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
 479              	.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
 480              	.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
 481              	.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
 482              	.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
 483              	.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
 484              	.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
 485              	.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
 486              	.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
 487              	.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
 488              	.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
 489              	.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
 490              	.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
 491              	.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
 492              	.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
 493              	.set CYDEV_CHIP_REVISION_5A_ES0, 0
 494              	.set CYDEV_CHIP_REVISION_5A_ES1, 1
 495              	.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
 496              	.set CYDEV_CHIP_REVISION_5B_ES0, 0
 497              	.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
 498              	.set CYDEV_CHIP_REVISION_6A_ES, 17
 499              	.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
 500              	.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
 501              	.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
 502              	.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
 503              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
 504              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
 505              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
 506              	.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4J_PRODUCTION
 507              	.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
 508              	.set CYDEV_CONFIG_READ_ACCELERATOR, 1
 509              	.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
 510              	.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
 511              	.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
 512              	.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
 513              	.set CYDEV_CONFIGURATION_COMPRESSED, 1
 514              	.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
 515              	.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
 516              	.set CYDEV_CONFIGURATION_MODE_DMA, 2
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 68


 517              	.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
 518              	.set CYDEV_DEBUG_PROTECT_KILL, 4
 519              	.set CYDEV_DEBUG_PROTECT_OPEN, 1
 520              	.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
 521              	.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
 522              	.set CYDEV_DEBUGGING_DPS_Disable, 3
 523              	.set CYDEV_DEBUGGING_DPS_SWD, 2
 524              	.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
 525              	.set CYDEV_DEBUGGING_ENABLE, 1
 526              	.set CYDEV_DFT_SELECT_CLK0, 8
 527              	.set CYDEV_DFT_SELECT_CLK1, 9
 528              	.set CYDEV_HEAP_SIZE, 0x80
 529              	.set CYDEV_IMO_TRIMMED_BY_USB, 0
 530              	.set CYDEV_IMO_TRIMMED_BY_WCO, 0
 531              	.set CYDEV_IS_EXPORTING_CODE, 0
 532              	.set CYDEV_IS_IMPORTING_CODE, 0
 533              	.set CYDEV_PROJ_TYPE, 0
 534              	.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
 535              	.set CYDEV_PROJ_TYPE_LAUNCHER, 5
 536              	.set CYDEV_PROJ_TYPE_LOADABLE, 2
 537              	.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
 538              	.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
 539              	.set CYDEV_PROJ_TYPE_STANDARD, 0
 540              	.set CYDEV_STACK_SIZE, 0x0800
 541              	.set CYDEV_USE_BUNDLED_CMSIS, 1
 542              	.set CYDEV_VARIABLE_VDDA, 1
 543              	.set CYDEV_VDDA_MV, 3300
 544              	.set CYDEV_VDDD_MV, 3300
 545              	.set CYDEV_WDT_GENERATE_ISR, 0
 546              	.set CYIPBLOCK_m0s8cpussv3_VERSION, 1
 547              	.set CYIPBLOCK_m0s8csdv2_VERSION, 1
 548              	.set CYIPBLOCK_m0s8ioss_VERSION, 1
 549              	.set CYIPBLOCK_m0s8lcd_VERSION, 2
 550              	.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
 551              	.set CYIPBLOCK_m0s8peri_VERSION, 1
 552              	.set CYIPBLOCK_m0s8scb_VERSION, 2
 553              	.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
 554              	.set CYIPBLOCK_m0s8wco_VERSION, 1
 555              	.set CYIPBLOCK_s8srsslt_VERSION, 1
 556              	.set CYDEV_BOOTLOADER_ENABLE, 0
 557              	.endif
  19              	
  20              	
  21              	.syntax unified
  22              	.text
  23              	.thumb
  24              	
  25              	
  26              	/******************************************************************************
  27              	* Function Name: UART_PutChar
  28              	*******************************************************************************
  29              	*
  30              	* Summary:
  31              	*  Sends one byte via the Tx pin.
  32              	*
  33              	* Parameters:
  34              	*  TxDataByte: Byte to send
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 69


  35              	*
  36              	* Return:
  37              	*  None
  38              	*
  39              	******************************************************************************/
  40              	/* void UART_PutChar(uint8 txDataByte) */
  41              	.align 5                     /* Align to 32 byte boundary (2^n) */
  42              	.global UART_PutChar
  43              	.func UART_PutChar, UART_PutChar
  44              	.type UART_PutChar, %function
  45              	.thumb_func
  46              	UART_PutChar:
  47 0000 FEB5     	    PUSH {r1, r2, r3, r4, r5, r6, r7, lr}
  48 0002 4946     	    MOV r1, r9
  49 0004 5246     	    MOV r2, r10
  50 0006 5B46     	    MOV r3, r11
  51 0008 0EB4     	    PUSH {r1, r2, r3}
  52              	                                    /* cycles  bytes  */
  53              	    
  54 000a 0746     	    MOV r7, r0                      /*   1       2  */
  55 000c 2E49     	    LDR r1, PORT_DR_ADDRESS         /*   2       2  */
  56 000e 0968     	    LDR r1, [r1, #0]                /*   2       2  */
  57 0010 8A46     	    MOV r10, r1                     /*   1       2   Save pin DR base address [r10]  */
  58              	
  59 0012 2E4A     	    LDR r2, FREQ                    /*   2       2   Calculate CPU cycles to wait between bits:  */
  60 0014 1268     	    LDR r2, [r2, #0]                /*   2       2   (CPU Frequency + (UARTBaudRate/2)) / UARTBaudR
  61 0016 2E48     	    LDR r0, BAUD_RATE               /*   2       2  */
  62              	
  63 0018 0221     	    MOVS r1, #2                     /*   1       2  */
  64 001a FFF7FEFF 	    BL __aeabi_uidiv                /*   4       2  */
  65 001e 0300     	    MOVS r3, r0                     /*   1       2  */
  66 0020 2A48     	    LDR r0, FREQ                    /*   2       2  */
  67 0022 0068     	    LDR r0, [r0, #0]                /*   2       2  */
  68 0024 C018     	    ADDS r0, r0, r3                 /*   1       2  */
  69 0026 2A49     	    LDR r1, BAUD_RATE               /*   2       2  */
  70 0028 FFF7FEFF 	    BL __aeabi_uidiv                /*   4       2  */
  71 002c 0600     	    MOVS r6, r0                     /*   1       2  */
  72 002e 1F3E     	    SUBS r6, r6, #31                /*   1       2   Save delay to [r6] and remove overhead  */
  73              	    
  74 0030 B346     	    MOV r11, r6                     /*   1       2  */
  75 0032 234A     	    LDR r2, PIN_NUMBER              /*   2       2  */
  76 0034 1268     	    LDR r2, [r2, #0]                /*   2       2  */
  77 0036 0121     	    MOVS r1, #1                     /*   1       2  */
  78 0038 9140     	    LSLS r1, r1, r2                 /*   1       2  */
  79 003a C943     	    MVNS r1, r1                     /*   1       2  */
  80 003c 0C00     	    MOVS r4, r1                     /*   1       2   Save pin state mask to [r4]  */
  81 003e 0125     	    MOVS r5, #1                     /*   1       2   Prepare lower bit mask [r5]  */
  82 0040 0026     	    MOVS r6, #0                     /*   1       2   Prepare counter  */
  83              	   
  84 0042 FFF7FEFF 	    BL CyEnterCriticalSection       /*   4       2   Disable interrupts  */
  85 0046 8146     	    MOV r9, r0                      /*   1       2   Save Interrupt state  */
  86              	    
  87              	                                    /*               Transmitting start bit  */
  88 0048 5146     	    MOV r1, r10                     /*   1       2  */
  89 004a 0B68     	    LDR r3, [r1, #0]                /*   2       2  */
  90 004c 2340     	    ANDS r3, r3, r4                 /*   1       2  */
  91 004e 0B60     	    STR r3, [r1, #0]                /*   2       2  */
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 70


  92              	    
  93 0050 5846     	    MOV r0, r11                     /*   1       2  */
  94 0052 0430     	    ADDS r0, #4                     /*   1       2   Adjust delay  */
  95 0054 FFF7FEFF 	    BL CyDelayCycles                /*   4+4     2  */
  96              	
  97              	bitTxLoop:
  98              	                                    /*               Transmit bit loop  */
  99 0058 3800     	    MOVS r0, r7                     /*   1       2   Move byte to r0  */
 100 005a F040     	    LSRS r0, r0, r6                 /*   1       2   Shift byte by counter  */
 101 005c 2840     	    ANDS r0, r0, r5                 /*   1       2   Extract lower bit  */
 102 005e 9040     	    LSLS r0, r0, r2                 /*   1       2   Shift bit by pin number  */
 103              	    
 104 0060 0B68     	    LDR r3, [r1, #0]                /*   2       2   Load current pin data reg  */
 105 0062 2340     	    ANDS r3, r3, r4                 /*   1       2   Apply mask to clear pin bit  */
 106 0064 0343     	    ORRS r3, r3, r0                 /*   1       2   OR result with shifted bit value  */
 107 0066 0B60     	    STR r3, [r1, #0]                /*   2       2   Write register value  */
 108              	    
 109 0068 5846     	    MOV r0, r11                     /*   1       2   Move delay time to r0  */
 110 006a FFF7FEFF 	    BL CyDelayCycles                /*   4+4     2   Call delay function  */
 111 006e 0136     	    ADDS r6, r6, #1                 /*   1       2   Increment counter  */
 112 0070 072E     	    CMP r6, #7                      /*   1       2   Compare counter  */
 113              	    
 114 0072 F1D9     	    BLS bitTxLoop                   /*   3(1)    2   Jump to start of the loop  */
 115              	    /*                                  24      26 */
 116              	
 117 0074 0020     	    MOVS r0, #0                     /*   1       2   Wait 2 extra cycles  */
 118 0076 0130     	    ADDS r0, #1                     /*   1       2  */
 119              	
 120              	                                    /*               Transmitting STOP bit  */
 121 0078 0120     	    MOVS r0, #1                     /*   1       2  */
 122 007a 9040     	    LSLS r0, r0, r2                 /*   1       2  */
 123 007c 0B68     	    LDR r3, [r1, #0]                /*   2       2  */
 124 007e 2340     	    ANDS r3, r3, r4                 /*   1       2  */
 125              	    
 126 0080 0343     	    ORRS r3, r3, r0                 /*   1       2  */
 127 0082 0B60     	    STR r3, [r1, #0]                /*   2       2  */
 128 0084 5846     	    MOV r0, r11                     /*   1       2  */
 129 0086 0630     	    ADDS r0, #6                     /*   1       2   Adjust delay  */
 130              	
 131 0088 FFF7FEFF 	    BL CyDelayCycles                /*   4       2  */
 132              	
 133 008c 4846     	    MOV r0, r9                      /*   1       2  */
 134 008e FFF7FEFF 	    BL CyExitCriticalSection        /*   4       2   Restore interrupt state  */
 135 0092 C046     	    NOP                             /*   1       2  */
 136 0094 C046     	    NOP                             /*   1       2  */
 137 0096 C046     	    NOP                             /*   1       2  */
 138 0098 0EBC     	    POP {r1, r2, r3}
 139 009a 8946     	    MOV r9, r1
 140 009c 9246     	    MOV r10, r2
 141 009e 9B46     	    MOV r11, r3
 142 00a0 FEBD     	    POP {r1, r2, r3, r4, r5, r6, r7, pc}
 143 00a2 C046C046 	    .align 5
 143      C046C046 
 143      C046C046 
 143      C046C046 
 143      C046C046 
 144              	PIN_NUMBER:
ARM GAS  Generated_Source\PSoC4\UART_AsmGnu.s 			page 71


 145 00c0 00000000 	    .word UART_pinNumber
 146              	PORT_NUMBER:
 147 00c4 00000000 	    .word UART_pinPortNumber
 148              	PORT_DR_ADDRESS:
 149 00c8 00000000 	    .word UART_pinDrAdress
 150              	FREQ:
 151 00cc 00000000 	    .word cydelayFreqHz
 152              	BAUD_RATE:
 153 00d0 80250000 	    .word 9600
 154              	.endfunc
 155              	
 156              	.end
