#BLIF generated by VPR  from post-place-and-route implementation
.model ahb2ram
.inputs HRESETn HCLK HSEL HADDR[2] HADDR[3] HWDATA[0] HWDATA[1] HWDATA[2] HWDATA[3] HWDATA[4] HWDATA[5] HWDATA[6] HWDATA[7] HWDATA[8] HWDATA[9] HWDATA[10] HWDATA[11] HWDATA[12] HWDATA[13] HWDATA[14] HWDATA[15] HWDATA[16] HWDATA[17] HWDATA[18] HWDATA[19] HWDATA[20] HWDATA[21] HWDATA[22] HWDATA[23] HWDATA[24] HWDATA[25] HWDATA[26] HWDATA[27] HWDATA[28] HWDATA[29] HWDATA[30] HWDATA[31] HWRITE HTRANS[1] HREADY 
.outputs HRDATA[0] HRDATA[1] HRDATA[2] HRDATA[3] HRDATA[4] HRDATA[5] HRDATA[6] HRDATA[7] HRDATA[8] HRDATA[9] HRDATA[10] HRDATA[11] HRDATA[12] HRDATA[13] HRDATA[14] HRDATA[15] HRDATA[16] HRDATA[17] HRDATA[18] HRDATA[19] HRDATA[20] HRDATA[21] HRDATA[22] HRDATA[23] HRDATA[24] HRDATA[25] HRDATA[26] HRDATA[27] HRDATA[28] HRDATA[29] HRDATA[30] HRDATA[31] HREADYOUT HRESP 

#IO assignments
.names HRDATA[0]_input_0_0 HRDATA[0]
1 1
.names HRDATA[1]_input_0_0 HRDATA[1]
1 1
.names HRDATA[2]_input_0_0 HRDATA[2]
1 1
.names HRDATA[3]_input_0_0 HRDATA[3]
1 1
.names HRDATA[4]_input_0_0 HRDATA[4]
1 1
.names HRDATA[5]_input_0_0 HRDATA[5]
1 1
.names HRDATA[6]_input_0_0 HRDATA[6]
1 1
.names HRDATA[7]_input_0_0 HRDATA[7]
1 1
.names HRDATA[8]_input_0_0 HRDATA[8]
1 1
.names HRDATA[9]_input_0_0 HRDATA[9]
1 1
.names HRDATA[10]_input_0_0 HRDATA[10]
1 1
.names HRDATA[11]_input_0_0 HRDATA[11]
1 1
.names HRDATA[12]_input_0_0 HRDATA[12]
1 1
.names HRDATA[13]_input_0_0 HRDATA[13]
1 1
.names HRDATA[14]_input_0_0 HRDATA[14]
1 1
.names HRDATA[15]_input_0_0 HRDATA[15]
1 1
.names HRDATA[16]_input_0_0 HRDATA[16]
1 1
.names HRDATA[17]_input_0_0 HRDATA[17]
1 1
.names HRDATA[18]_input_0_0 HRDATA[18]
1 1
.names HRDATA[19]_input_0_0 HRDATA[19]
1 1
.names HRDATA[20]_input_0_0 HRDATA[20]
1 1
.names HRDATA[21]_input_0_0 HRDATA[21]
1 1
.names HRDATA[22]_input_0_0 HRDATA[22]
1 1
.names HRDATA[23]_input_0_0 HRDATA[23]
1 1
.names HRDATA[24]_input_0_0 HRDATA[24]
1 1
.names HRDATA[25]_input_0_0 HRDATA[25]
1 1
.names HRDATA[26]_input_0_0 HRDATA[26]
1 1
.names HRDATA[27]_input_0_0 HRDATA[27]
1 1
.names HRDATA[28]_input_0_0 HRDATA[28]
1 1
.names HRDATA[29]_input_0_0 HRDATA[29]
1 1
.names HRDATA[30]_input_0_0 HRDATA[30]
1 1
.names HRDATA[31]_input_0_0 HRDATA[31]
1 1
.names HREADYOUT_input_0_0 HREADYOUT
1 1
.names HRESP_input_0_0 HRESP
1 1
.names HRESETn HRESETn_output_0_0
1 1
.names HCLK HCLK_output_0_0
1 1
.names HSEL HSEL_output_0_0
1 1
.names HADDR[2] HADDR[2]_output_0_0
1 1
.names HADDR[3] HADDR[3]_output_0_0
1 1
.names HWDATA[0] HWDATA[0]_output_0_0
1 1
.names HWDATA[1] HWDATA[1]_output_0_0
1 1
.names HWDATA[2] HWDATA[2]_output_0_0
1 1
.names HWDATA[3] HWDATA[3]_output_0_0
1 1
.names HWDATA[4] HWDATA[4]_output_0_0
1 1
.names HWDATA[5] HWDATA[5]_output_0_0
1 1
.names HWDATA[6] HWDATA[6]_output_0_0
1 1
.names HWDATA[7] HWDATA[7]_output_0_0
1 1
.names HWDATA[8] HWDATA[8]_output_0_0
1 1
.names HWDATA[9] HWDATA[9]_output_0_0
1 1
.names HWDATA[10] HWDATA[10]_output_0_0
1 1
.names HWDATA[11] HWDATA[11]_output_0_0
1 1
.names HWDATA[12] HWDATA[12]_output_0_0
1 1
.names HWDATA[13] HWDATA[13]_output_0_0
1 1
.names HWDATA[14] HWDATA[14]_output_0_0
1 1
.names HWDATA[15] HWDATA[15]_output_0_0
1 1
.names HWDATA[16] HWDATA[16]_output_0_0
1 1
.names HWDATA[17] HWDATA[17]_output_0_0
1 1
.names HWDATA[18] HWDATA[18]_output_0_0
1 1
.names HWDATA[19] HWDATA[19]_output_0_0
1 1
.names HWDATA[20] HWDATA[20]_output_0_0
1 1
.names HWDATA[21] HWDATA[21]_output_0_0
1 1
.names HWDATA[22] HWDATA[22]_output_0_0
1 1
.names HWDATA[23] HWDATA[23]_output_0_0
1 1
.names HWDATA[24] HWDATA[24]_output_0_0
1 1
.names HWDATA[25] HWDATA[25]_output_0_0
1 1
.names HWDATA[26] HWDATA[26]_output_0_0
1 1
.names HWDATA[27] HWDATA[27]_output_0_0
1 1
.names HWDATA[28] HWDATA[28]_output_0_0
1 1
.names HWDATA[29] HWDATA[29]_output_0_0
1 1
.names HWDATA[30] HWDATA[30]_output_0_0
1 1
.names HWDATA[31] HWDATA[31]_output_0_0
1 1
.names HWRITE HWRITE_output_0_0
1 1
.names HTRANS[1] HTRANS[1]_output_0_0
1 1
.names HREADY HREADY_output_0_0
1 1

#Interconnect
.names HRESETn_output_0_0 dffre_HRDATA[28]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[23]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[22]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[20]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[19]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[16]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[17]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[9]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[18]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[0]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[11]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[1]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[21]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[12]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[13]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[24]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[30]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[14]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[15]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[25]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[31]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[26]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[10]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[27]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[29]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[8]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[6]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[2]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[7]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[5]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[3]_input_1_0
1 1
.names HRESETn_output_0_0 dffre_HRDATA[4]_input_1_0
1 1
.names HRESETn_output_0_0 lut_$abc$10792$abc$3887$li0_li0_input_0_3
1 1
.names HRESETn_output_0_0 lut_$abc$10792$abc$3887$li1_li1_input_0_5
1 1
.names HCLK_output_0_0 dffre_we_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[28]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[23]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[22]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[20]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][19]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[19]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][19]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[16]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[17]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[9]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][0]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[18]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][18]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[0]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][0]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][18]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[11]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][21]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[1]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][1]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[21]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][1]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[12]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][21]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[13]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][30]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[24]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][24]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[30]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][24]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[14]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][30]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[15]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][31]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[25]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][25]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[31]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][25]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[26]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][31]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][26]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][26]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][9]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][0]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][26]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][26]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][1]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[10]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][29]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[27]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][27]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[29]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][27]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[8]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][29]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[6]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][7]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[2]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][2]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[7]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][2]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[5]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][7]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][8]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[3]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][3]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_HRDATA[4]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][3]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][8]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][10]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][10]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][4]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][4]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][4]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][4]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][10]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][10]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][11]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][11]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][5]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][5]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][5]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][5]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][11]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][11]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][12]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][12]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][6]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][6]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][6]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][6]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][12]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][12]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][13]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][13]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][15]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][15]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][15]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][15]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][13]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][13]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][28]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][28]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][14]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][14]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][7]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][7]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][14]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][14]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][8]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][8]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][17]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][17]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][20]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][20]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][23]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][23]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][22]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][22]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][16]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][16]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[0][9]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[2][9]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][9]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][16]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][31]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][30]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][28]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][29]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][20]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_raddr_r[1]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][21]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][27]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][20]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][21]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][25]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][27]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][24]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][23]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][19]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][22]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][2]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][3]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][22]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][19]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][18]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][17]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][1]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][16]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][18]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][17]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][2]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[3][3]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][0]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][23]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][31]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][30]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][24]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][25]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][29]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_U_mem.memory[1][28]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_waddr[0]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_raddr_r[0]_clock_0_0
1 1
.names HCLK_output_0_0 dffre_waddr[1]_clock_0_0
1 1
.names HSEL_output_0_0 lut_$abc$10792$abc$3887$li2_li2_input_0_4
1 1
.names HSEL_output_0_0 lut_$abc$10792$new_new_n188___input_0_2
1 1
.names HSEL_output_0_0 lut_$abc$10792$new_new_n185___input_0_0
1 1
.names HSEL_output_0_0 lut_$abc$10792$abc$3887$li0_li0_input_0_2
1 1
.names HSEL_output_0_0 lut_$abc$10792$abc$3887$li1_li1_input_0_3
1 1
.names HADDR[2]_output_0_0 lut_$abc$10792$new_new_n185___input_0_3
1 1
.names HADDR[2]_output_0_0 lut_$abc$10792$abc$3887$li0_li0_input_0_0
1 1
.names HADDR[2]_output_0_0 dffre_waddr[0]_input_0_0
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n186___input_0_1
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n190___input_0_0
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n207___input_0_2
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n192___input_0_1
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n243___input_0_2
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n194___input_0_0
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n241___input_0_2
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n196___input_0_0
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n239___input_0_2
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n198___input_0_0
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n200___input_0_5
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n237___input_0_2
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n202___input_0_0
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n235___input_0_2
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n209___input_0_0
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n233___input_0_2
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n211___input_0_0
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n229___input_0_5
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n213___input_0_1
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n227___input_0_5
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n215___input_0_1
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n225___input_0_5
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n217___input_0_1
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n223___input_0_5
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n219___input_0_1
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n249___input_0_5
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n221___input_0_3
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n187___input_0_4
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n253___input_0_4
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n251___input_0_3
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n245___input_0_2
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n231___input_0_3
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$new_new_n247___input_0_5
1 1
.names HADDR[3]_output_0_0 lut_$abc$10792$abc$3887$li1_li1_input_0_1
1 1
.names HADDR[3]_output_0_0 dffre_waddr[1]_input_0_0
1 1
.names HWDATA[0]_output_0_0 dffre_U_mem.memory[2][0]_input_0_0
1 1
.names HWDATA[0]_output_0_0 dffre_U_mem.memory[0][0]_input_0_0
1 1
.names HWDATA[0]_output_0_0 dffre_U_mem.memory[3][0]_input_0_0
1 1
.names HWDATA[0]_output_0_0 dffre_U_mem.memory[1][0]_input_0_0
1 1
.names HWDATA[1]_output_0_0 dffre_U_mem.memory[2][1]_input_0_0
1 1
.names HWDATA[1]_output_0_0 dffre_U_mem.memory[0][1]_input_0_0
1 1
.names HWDATA[1]_output_0_0 dffre_U_mem.memory[3][1]_input_0_0
1 1
.names HWDATA[1]_output_0_0 dffre_U_mem.memory[1][1]_input_0_0
1 1
.names HWDATA[2]_output_0_0 dffre_U_mem.memory[0][2]_input_0_0
1 1
.names HWDATA[2]_output_0_0 dffre_U_mem.memory[2][2]_input_0_0
1 1
.names HWDATA[2]_output_0_0 dffre_U_mem.memory[1][2]_input_0_0
1 1
.names HWDATA[2]_output_0_0 dffre_U_mem.memory[3][2]_input_0_0
1 1
.names HWDATA[3]_output_0_0 dffre_U_mem.memory[0][3]_input_0_0
1 1
.names HWDATA[3]_output_0_0 dffre_U_mem.memory[2][3]_input_0_0
1 1
.names HWDATA[3]_output_0_0 dffre_U_mem.memory[1][3]_input_0_0
1 1
.names HWDATA[3]_output_0_0 dffre_U_mem.memory[3][3]_input_0_0
1 1
.names HWDATA[4]_output_0_0 dffre_U_mem.memory[0][4]_input_0_0
1 1
.names HWDATA[4]_output_0_0 dffre_U_mem.memory[2][4]_input_0_0
1 1
.names HWDATA[4]_output_0_0 dffre_U_mem.memory[1][4]_input_0_0
1 1
.names HWDATA[4]_output_0_0 dffre_U_mem.memory[3][4]_input_0_0
1 1
.names HWDATA[5]_output_0_0 dffre_U_mem.memory[0][5]_input_0_0
1 1
.names HWDATA[5]_output_0_0 dffre_U_mem.memory[2][5]_input_0_0
1 1
.names HWDATA[5]_output_0_0 dffre_U_mem.memory[1][5]_input_0_0
1 1
.names HWDATA[5]_output_0_0 dffre_U_mem.memory[3][5]_input_0_0
1 1
.names HWDATA[6]_output_0_0 dffre_U_mem.memory[0][6]_input_0_0
1 1
.names HWDATA[6]_output_0_0 dffre_U_mem.memory[2][6]_input_0_0
1 1
.names HWDATA[6]_output_0_0 dffre_U_mem.memory[1][6]_input_0_0
1 1
.names HWDATA[6]_output_0_0 dffre_U_mem.memory[3][6]_input_0_0
1 1
.names HWDATA[7]_output_0_0 dffre_U_mem.memory[0][7]_input_0_0
1 1
.names HWDATA[7]_output_0_0 dffre_U_mem.memory[2][7]_input_0_0
1 1
.names HWDATA[7]_output_0_0 dffre_U_mem.memory[3][7]_input_0_0
1 1
.names HWDATA[7]_output_0_0 dffre_U_mem.memory[1][7]_input_0_0
1 1
.names HWDATA[8]_output_0_0 dffre_U_mem.memory[0][8]_input_0_0
1 1
.names HWDATA[8]_output_0_0 dffre_U_mem.memory[2][8]_input_0_0
1 1
.names HWDATA[8]_output_0_0 dffre_U_mem.memory[3][8]_input_0_0
1 1
.names HWDATA[8]_output_0_0 dffre_U_mem.memory[1][8]_input_0_0
1 1
.names HWDATA[9]_output_0_0 dffre_U_mem.memory[1][9]_input_0_0
1 1
.names HWDATA[9]_output_0_0 dffre_U_mem.memory[0][9]_input_0_0
1 1
.names HWDATA[9]_output_0_0 dffre_U_mem.memory[2][9]_input_0_0
1 1
.names HWDATA[9]_output_0_0 dffre_U_mem.memory[3][9]_input_0_0
1 1
.names HWDATA[10]_output_0_0 dffre_U_mem.memory[0][10]_input_0_0
1 1
.names HWDATA[10]_output_0_0 dffre_U_mem.memory[2][10]_input_0_0
1 1
.names HWDATA[10]_output_0_0 dffre_U_mem.memory[1][10]_input_0_0
1 1
.names HWDATA[10]_output_0_0 dffre_U_mem.memory[3][10]_input_0_0
1 1
.names HWDATA[11]_output_0_0 dffre_U_mem.memory[0][11]_input_0_0
1 1
.names HWDATA[11]_output_0_0 dffre_U_mem.memory[2][11]_input_0_0
1 1
.names HWDATA[11]_output_0_0 dffre_U_mem.memory[1][11]_input_0_0
1 1
.names HWDATA[11]_output_0_0 dffre_U_mem.memory[3][11]_input_0_0
1 1
.names HWDATA[12]_output_0_0 dffre_U_mem.memory[0][12]_input_0_0
1 1
.names HWDATA[12]_output_0_0 dffre_U_mem.memory[2][12]_input_0_0
1 1
.names HWDATA[12]_output_0_0 dffre_U_mem.memory[1][12]_input_0_0
1 1
.names HWDATA[12]_output_0_0 dffre_U_mem.memory[3][12]_input_0_0
1 1
.names HWDATA[13]_output_0_0 dffre_U_mem.memory[0][13]_input_0_0
1 1
.names HWDATA[13]_output_0_0 dffre_U_mem.memory[2][13]_input_0_0
1 1
.names HWDATA[13]_output_0_0 dffre_U_mem.memory[3][13]_input_0_0
1 1
.names HWDATA[13]_output_0_0 dffre_U_mem.memory[1][13]_input_0_0
1 1
.names HWDATA[14]_output_0_0 dffre_U_mem.memory[0][14]_input_0_0
1 1
.names HWDATA[14]_output_0_0 dffre_U_mem.memory[2][14]_input_0_0
1 1
.names HWDATA[14]_output_0_0 dffre_U_mem.memory[3][14]_input_0_0
1 1
.names HWDATA[14]_output_0_0 dffre_U_mem.memory[1][14]_input_0_0
1 1
.names HWDATA[15]_output_0_0 dffre_U_mem.memory[0][15]_input_0_0
1 1
.names HWDATA[15]_output_0_0 dffre_U_mem.memory[2][15]_input_0_0
1 1
.names HWDATA[15]_output_0_0 dffre_U_mem.memory[3][15]_input_0_0
1 1
.names HWDATA[15]_output_0_0 dffre_U_mem.memory[1][15]_input_0_0
1 1
.names HWDATA[16]_output_0_0 dffre_U_mem.memory[0][16]_input_0_0
1 1
.names HWDATA[16]_output_0_0 dffre_U_mem.memory[2][16]_input_0_0
1 1
.names HWDATA[16]_output_0_0 dffre_U_mem.memory[3][16]_input_0_0
1 1
.names HWDATA[16]_output_0_0 dffre_U_mem.memory[1][16]_input_0_0
1 1
.names HWDATA[17]_output_0_0 dffre_U_mem.memory[2][17]_input_0_0
1 1
.names HWDATA[17]_output_0_0 dffre_U_mem.memory[0][17]_input_0_0
1 1
.names HWDATA[17]_output_0_0 dffre_U_mem.memory[1][17]_input_0_0
1 1
.names HWDATA[17]_output_0_0 dffre_U_mem.memory[3][17]_input_0_0
1 1
.names HWDATA[18]_output_0_0 dffre_U_mem.memory[2][18]_input_0_0
1 1
.names HWDATA[18]_output_0_0 dffre_U_mem.memory[0][18]_input_0_0
1 1
.names HWDATA[18]_output_0_0 dffre_U_mem.memory[1][18]_input_0_0
1 1
.names HWDATA[18]_output_0_0 dffre_U_mem.memory[3][18]_input_0_0
1 1
.names HWDATA[19]_output_0_0 dffre_U_mem.memory[2][19]_input_0_0
1 1
.names HWDATA[19]_output_0_0 dffre_U_mem.memory[0][19]_input_0_0
1 1
.names HWDATA[19]_output_0_0 dffre_U_mem.memory[3][19]_input_0_0
1 1
.names HWDATA[19]_output_0_0 dffre_U_mem.memory[1][19]_input_0_0
1 1
.names HWDATA[20]_output_0_0 dffre_U_mem.memory[2][20]_input_0_0
1 1
.names HWDATA[20]_output_0_0 dffre_U_mem.memory[0][20]_input_0_0
1 1
.names HWDATA[20]_output_0_0 dffre_U_mem.memory[1][20]_input_0_0
1 1
.names HWDATA[20]_output_0_0 dffre_U_mem.memory[3][20]_input_0_0
1 1
.names HWDATA[21]_output_0_0 dffre_U_mem.memory[2][21]_input_0_0
1 1
.names HWDATA[21]_output_0_0 dffre_U_mem.memory[0][21]_input_0_0
1 1
.names HWDATA[21]_output_0_0 dffre_U_mem.memory[1][21]_input_0_0
1 1
.names HWDATA[21]_output_0_0 dffre_U_mem.memory[3][21]_input_0_0
1 1
.names HWDATA[22]_output_0_0 dffre_U_mem.memory[0][22]_input_0_0
1 1
.names HWDATA[22]_output_0_0 dffre_U_mem.memory[2][22]_input_0_0
1 1
.names HWDATA[22]_output_0_0 dffre_U_mem.memory[3][22]_input_0_0
1 1
.names HWDATA[22]_output_0_0 dffre_U_mem.memory[1][22]_input_0_0
1 1
.names HWDATA[23]_output_0_0 dffre_U_mem.memory[0][23]_input_0_0
1 1
.names HWDATA[23]_output_0_0 dffre_U_mem.memory[2][23]_input_0_0
1 1
.names HWDATA[23]_output_0_0 dffre_U_mem.memory[3][23]_input_0_0
1 1
.names HWDATA[23]_output_0_0 dffre_U_mem.memory[1][23]_input_0_0
1 1
.names HWDATA[24]_output_0_0 dffre_U_mem.memory[0][24]_input_0_0
1 1
.names HWDATA[24]_output_0_0 dffre_U_mem.memory[2][24]_input_0_0
1 1
.names HWDATA[24]_output_0_0 dffre_U_mem.memory[3][24]_input_0_0
1 1
.names HWDATA[24]_output_0_0 dffre_U_mem.memory[1][24]_input_0_0
1 1
.names HWDATA[25]_output_0_0 dffre_U_mem.memory[0][25]_input_0_0
1 1
.names HWDATA[25]_output_0_0 dffre_U_mem.memory[2][25]_input_0_0
1 1
.names HWDATA[25]_output_0_0 dffre_U_mem.memory[3][25]_input_0_0
1 1
.names HWDATA[25]_output_0_0 dffre_U_mem.memory[1][25]_input_0_0
1 1
.names HWDATA[26]_output_0_0 dffre_U_mem.memory[0][26]_input_0_0
1 1
.names HWDATA[26]_output_0_0 dffre_U_mem.memory[2][26]_input_0_0
1 1
.names HWDATA[26]_output_0_0 dffre_U_mem.memory[1][26]_input_0_0
1 1
.names HWDATA[26]_output_0_0 dffre_U_mem.memory[3][26]_input_0_0
1 1
.names HWDATA[27]_output_0_0 dffre_U_mem.memory[0][27]_input_0_0
1 1
.names HWDATA[27]_output_0_0 dffre_U_mem.memory[2][27]_input_0_0
1 1
.names HWDATA[27]_output_0_0 dffre_U_mem.memory[1][27]_input_0_0
1 1
.names HWDATA[27]_output_0_0 dffre_U_mem.memory[3][27]_input_0_0
1 1
.names HWDATA[28]_output_0_0 dffre_U_mem.memory[0][28]_input_0_0
1 1
.names HWDATA[28]_output_0_0 dffre_U_mem.memory[2][28]_input_0_0
1 1
.names HWDATA[28]_output_0_0 dffre_U_mem.memory[3][28]_input_0_0
1 1
.names HWDATA[28]_output_0_0 dffre_U_mem.memory[1][28]_input_0_0
1 1
.names HWDATA[29]_output_0_0 dffre_U_mem.memory[0][29]_input_0_0
1 1
.names HWDATA[29]_output_0_0 dffre_U_mem.memory[2][29]_input_0_0
1 1
.names HWDATA[29]_output_0_0 dffre_U_mem.memory[3][29]_input_0_0
1 1
.names HWDATA[29]_output_0_0 dffre_U_mem.memory[1][29]_input_0_0
1 1
.names HWDATA[30]_output_0_0 dffre_U_mem.memory[0][30]_input_0_0
1 1
.names HWDATA[30]_output_0_0 dffre_U_mem.memory[2][30]_input_0_0
1 1
.names HWDATA[30]_output_0_0 dffre_U_mem.memory[3][30]_input_0_0
1 1
.names HWDATA[30]_output_0_0 dffre_U_mem.memory[1][30]_input_0_0
1 1
.names HWDATA[31]_output_0_0 dffre_U_mem.memory[0][31]_input_0_0
1 1
.names HWDATA[31]_output_0_0 dffre_U_mem.memory[2][31]_input_0_0
1 1
.names HWDATA[31]_output_0_0 dffre_U_mem.memory[3][31]_input_0_0
1 1
.names HWDATA[31]_output_0_0 dffre_U_mem.memory[1][31]_input_0_0
1 1
.names HWRITE_output_0_0 lut_$abc$10792$abc$3887$li2_li2_input_0_2
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n186___input_0_4
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n190___input_0_4
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n185___input_0_4
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n207___input_0_5
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n192___input_0_5
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n243___input_0_0
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n194___input_0_2
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n241___input_0_0
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n196___input_0_2
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n239___input_0_0
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n198___input_0_2
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n200___input_0_2
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n237___input_0_0
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n202___input_0_2
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n235___input_0_0
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n209___input_0_2
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n233___input_0_0
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n211___input_0_2
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n229___input_0_4
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n213___input_0_2
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n227___input_0_4
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n215___input_0_2
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n225___input_0_4
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n217___input_0_2
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n223___input_0_4
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n219___input_0_4
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n249___input_0_1
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n221___input_0_5
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n187___input_0_1
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n253___input_0_1
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n251___input_0_1
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n245___input_0_3
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n231___input_0_1
1 1
.names HWRITE_output_0_0 lut_$abc$10792$abc$3887$li0_li0_input_0_5
1 1
.names HWRITE_output_0_0 lut_$abc$10792$new_new_n247___input_0_3
1 1
.names HWRITE_output_0_0 lut_$abc$10792$abc$3887$li1_li1_input_0_0
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$abc$3887$li2_li2_input_0_3
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n186___input_0_3
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n190___input_0_5
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n185___input_0_1
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n207___input_0_3
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n192___input_0_3
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n243___input_0_4
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n194___input_0_3
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n241___input_0_4
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n196___input_0_3
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n239___input_0_4
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n198___input_0_3
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n200___input_0_0
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n237___input_0_4
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n202___input_0_3
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n235___input_0_4
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n209___input_0_3
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n233___input_0_3
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n211___input_0_3
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n229___input_0_0
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n213___input_0_4
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n227___input_0_0
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n215___input_0_4
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n225___input_0_0
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n217___input_0_4
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n223___input_0_0
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n219___input_0_2
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n249___input_0_0
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n221___input_0_0
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n187___input_0_3
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n253___input_0_3
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n251___input_0_5
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n245___input_0_4
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n231___input_0_0
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$abc$3887$li0_li0_input_0_4
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$new_new_n247___input_0_0
1 1
.names HTRANS[1]_output_0_0 lut_$abc$10792$abc$3887$li1_li1_input_0_2
1 1
.names HREADY_output_0_0 lut_$abc$10792$abc$3887$li2_li2_input_0_0
1 1
.names HREADY_output_0_0 dffre_waddr[0]_input_2_0
1 1
.names HREADY_output_0_0 dffre_waddr[1]_input_2_0
1 1
.names dffre_HRDATA[0]_output_0_0 HRDATA[0]_input_0_0
1 1
.names dffre_HRDATA[1]_output_0_0 HRDATA[1]_input_0_0
1 1
.names dffre_HRDATA[2]_output_0_0 HRDATA[2]_input_0_0
1 1
.names dffre_HRDATA[3]_output_0_0 HRDATA[3]_input_0_0
1 1
.names dffre_HRDATA[4]_output_0_0 HRDATA[4]_input_0_0
1 1
.names dffre_HRDATA[5]_output_0_0 HRDATA[5]_input_0_0
1 1
.names dffre_HRDATA[6]_output_0_0 HRDATA[6]_input_0_0
1 1
.names dffre_HRDATA[7]_output_0_0 HRDATA[7]_input_0_0
1 1
.names dffre_HRDATA[8]_output_0_0 HRDATA[8]_input_0_0
1 1
.names dffre_HRDATA[9]_output_0_0 HRDATA[9]_input_0_0
1 1
.names dffre_HRDATA[10]_output_0_0 HRDATA[10]_input_0_0
1 1
.names dffre_HRDATA[11]_output_0_0 HRDATA[11]_input_0_0
1 1
.names dffre_HRDATA[12]_output_0_0 HRDATA[12]_input_0_0
1 1
.names dffre_HRDATA[13]_output_0_0 HRDATA[13]_input_0_0
1 1
.names dffre_HRDATA[14]_output_0_0 HRDATA[14]_input_0_0
1 1
.names dffre_HRDATA[15]_output_0_0 HRDATA[15]_input_0_0
1 1
.names dffre_HRDATA[16]_output_0_0 HRDATA[16]_input_0_0
1 1
.names dffre_HRDATA[17]_output_0_0 HRDATA[17]_input_0_0
1 1
.names dffre_HRDATA[18]_output_0_0 HRDATA[18]_input_0_0
1 1
.names dffre_HRDATA[19]_output_0_0 HRDATA[19]_input_0_0
1 1
.names dffre_HRDATA[20]_output_0_0 HRDATA[20]_input_0_0
1 1
.names dffre_HRDATA[21]_output_0_0 HRDATA[21]_input_0_0
1 1
.names dffre_HRDATA[22]_output_0_0 HRDATA[22]_input_0_0
1 1
.names dffre_HRDATA[23]_output_0_0 HRDATA[23]_input_0_0
1 1
.names dffre_HRDATA[24]_output_0_0 HRDATA[24]_input_0_0
1 1
.names dffre_HRDATA[25]_output_0_0 HRDATA[25]_input_0_0
1 1
.names dffre_HRDATA[26]_output_0_0 HRDATA[26]_input_0_0
1 1
.names dffre_HRDATA[27]_output_0_0 HRDATA[27]_input_0_0
1 1
.names dffre_HRDATA[28]_output_0_0 HRDATA[28]_input_0_0
1 1
.names dffre_HRDATA[29]_output_0_0 HRDATA[29]_input_0_0
1 1
.names dffre_HRDATA[30]_output_0_0 HRDATA[30]_input_0_0
1 1
.names dffre_HRDATA[31]_output_0_0 HRDATA[31]_input_0_0
1 1
.names lut_HREADYOUT_output_0_0 HREADYOUT_input_0_0
1 1
.names lut_HRESP_output_0_0 HRESP_input_0_0
1 1
.names lut_$false_output_0_0 lut_HRESP_input_0_4
1 1
.names lut_$true_output_0_0 dffre_we_input_1_0
1 1
.names lut_$true_output_0_0 dffre_we_input_2_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][26]_input_1_0
1 1
.names lut_$true_output_0_0 lut_HREADYOUT_input_0_3
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_HRDATA[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[0][9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[2][9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_raddr_r[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_raddr_r[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[3][3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_U_mem.memory[1][28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_waddr[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_raddr_r[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_raddr_r[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_waddr[1]_input_1_0
1 1
.names dffre_we_output_0_0 lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2
1 1
.names dffre_we_output_0_0 lut_$abc$10792$new_new_n188___input_0_4
1 1
.names dffre_we_output_0_0 lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2
1 1
.names dffre_we_output_0_0 lut_$abc$10792$new_new_n185___input_0_5
1 1
.names dffre_we_output_0_0 lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_3
1 1
.names dffre_we_output_0_0 lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2
1 1
.names dffre_waddr[1]_output_0_0 lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_3
1 1
.names dffre_waddr[1]_output_0_0 lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4
1 1
.names dffre_waddr[1]_output_0_0 lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4
1 1
.names dffre_waddr[1]_output_0_0 lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4
1 1
.names dffre_waddr[0]_output_0_0 lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4
1 1
.names dffre_waddr[0]_output_0_0 lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_0
1 1
.names dffre_waddr[0]_output_0_0 lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2
1 1
.names dffre_waddr[0]_output_0_0 lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_1
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][19]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][0]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][18]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][1]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][21]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][30]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][24]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][31]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][25]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][26]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][29]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][27]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][7]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][2]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][8]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][3]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][10]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][4]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][11]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][5]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][12]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][6]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][13]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][15]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][28]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][14]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][17]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][20]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][23]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][22]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][16]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[0][9]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][9]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][26]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][4]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][10]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][5]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][11]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][6]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][12]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][15]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][13]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][7]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][14]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][8]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][20]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][21]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][27]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][2]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][3]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][22]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][19]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][18]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][17]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][1]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][16]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][0]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][23]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][31]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][30]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][24]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][25]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][29]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[1][28]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][19]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][0]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][18]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][21]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][1]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][24]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][30]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][25]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][31]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][26]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][27]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][29]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][2]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][7]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][3]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][8]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][10]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][4]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][11]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][5]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][12]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][6]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][13]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][15]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][28]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][14]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][17]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][20]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][23]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][22]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][16]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[2][9]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][0]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][26]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][1]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][4]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][10]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][5]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][11]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][6]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][12]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][15]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][13]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][7]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][14]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][8]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][9]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][16]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][31]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][30]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][28]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][29]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][20]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][21]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][25]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][27]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][24]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][23]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][19]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][22]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][18]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][17]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][2]_input_2_0
1 1
.names lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 dffre_U_mem.memory[3][3]_input_2_0
1 1
.names dffre_raddr_r[0]_output_0_0 lut_$abc$10792$new_new_n185___input_0_2
1 1
.names dffre_raddr_r[0]_output_0_0 lut_$abc$10792$abc$3887$li0_li0_input_0_1
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li22_li22_input_0_5
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li23_li23_input_0_0
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li28_li28_input_0_0
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li20_li20_input_0_5
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li17_li17_input_0_4
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li19_li19_input_0_0
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li16_li16_input_0_4
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li18_li18_input_0_1
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li00_li00_input_0_1
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li01_li01_input_0_0
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li21_li21_input_0_2
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li24_li24_input_0_0
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li30_li30_input_0_2
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li25_li25_input_0_0
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li31_li31_input_0_2
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li09_li09_input_0_5
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li26_li26_input_0_3
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li27_li27_input_0_0
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li29_li29_input_0_2
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li02_li02_input_0_0
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li07_li07_input_0_2
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li03_li03_input_0_0
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li08_li08_input_0_2
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li04_li04_input_0_0
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li10_li10_input_0_2
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li05_li05_input_0_0
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li11_li11_input_0_2
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li06_li06_input_0_0
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li12_li12_input_0_2
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li15_li15_input_0_0
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li13_li13_input_0_2
1 1
.names lut_$abc$10792$new_new_n185___output_0_0 lut_$abc$10792$abc$3303$li14_li14_input_0_2
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n186___input_0_0
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n190___input_0_3
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n207___input_0_0
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n192___input_0_2
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n243___input_0_5
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n194___input_0_1
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n241___input_0_5
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n196___input_0_1
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n239___input_0_5
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n198___input_0_1
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n200___input_0_3
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n237___input_0_5
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n202___input_0_1
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n235___input_0_5
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n209___input_0_1
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n233___input_0_5
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n211___input_0_5
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n229___input_0_2
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n213___input_0_0
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n227___input_0_2
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n215___input_0_0
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n225___input_0_2
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n217___input_0_0
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n223___input_0_2
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n219___input_0_0
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n249___input_0_4
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n221___input_0_4
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n187___input_0_0
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n253___input_0_0
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n251___input_0_4
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n245___input_0_0
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n231___input_0_2
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$new_new_n247___input_0_4
1 1
.names dffre_raddr_r[1]_output_0_0 lut_$abc$10792$abc$3887$li1_li1_input_0_4
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li22_li22_input_0_3
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li23_li23_input_0_1
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li28_li28_input_0_3
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li20_li20_input_0_1
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li17_li17_input_0_1
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li19_li19_input_0_5
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li16_li16_input_0_3
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li18_li18_input_0_5
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li00_li00_input_0_2
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li01_li01_input_0_5
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li21_li21_input_0_1
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li24_li24_input_0_5
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li30_li30_input_0_1
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li25_li25_input_0_5
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li31_li31_input_0_1
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li09_li09_input_0_1
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li26_li26_input_0_2
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li27_li27_input_0_5
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li29_li29_input_0_1
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li02_li02_input_0_5
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li07_li07_input_0_1
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li03_li03_input_0_5
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li08_li08_input_0_1
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li04_li04_input_0_5
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li10_li10_input_0_1
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li05_li05_input_0_5
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li11_li11_input_0_1
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li06_li06_input_0_5
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li12_li12_input_0_1
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li15_li15_input_0_3
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li13_li13_input_0_1
1 1
.names lut_$abc$10792$new_new_n186___output_0_0 lut_$abc$10792$abc$3303$li14_li14_input_0_3
1 1
.names dffre_U_mem.memory[2][20]_output_0_0 lut_$abc$10792$new_new_n187___input_0_5
1 1
.names dffre_U_mem.memory[0][20]_output_0_0 lut_$abc$10792$new_new_n187___input_0_2
1 1
.names lut_$abc$10792$new_new_n187___output_0_0 lut_$abc$10792$abc$3303$li20_li20_input_0_2
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li22_li22_input_0_0
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li23_li23_input_0_2
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li28_li28_input_0_4
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li20_li20_input_0_0
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li17_li17_input_0_2
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li19_li19_input_0_1
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li16_li16_input_0_5
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li18_li18_input_0_2
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li00_li00_input_0_4
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li01_li01_input_0_2
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li21_li21_input_0_4
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li24_li24_input_0_2
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li30_li30_input_0_4
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li25_li25_input_0_2
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li31_li31_input_0_4
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li09_li09_input_0_4
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li26_li26_input_0_4
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li27_li27_input_0_2
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li29_li29_input_0_4
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li02_li02_input_0_2
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li07_li07_input_0_4
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li03_li03_input_0_3
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li08_li08_input_0_4
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li04_li04_input_0_2
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li10_li10_input_0_4
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li05_li05_input_0_2
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li11_li11_input_0_4
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li06_li06_input_0_2
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li12_li12_input_0_4
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li15_li15_input_0_2
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li13_li13_input_0_0
1 1
.names lut_$abc$10792$new_new_n188___output_0_0 lut_$abc$10792$abc$3303$li14_li14_input_0_1
1 1
.names dffre_U_mem.memory[1][20]_output_0_0 lut_$abc$10792$abc$3303$li20_li20_input_0_4
1 1
.names dffre_U_mem.memory[3][20]_output_0_0 lut_$abc$10792$abc$3303$li20_li20_input_0_3
1 1
.names lut_$abc$10792$abc$3303$li20_li20_output_0_0 dffre_HRDATA[20]_input_0_0
1 1
.names dffre_U_mem.memory[2][19]_output_0_0 lut_$abc$10792$new_new_n190___input_0_1
1 1
.names dffre_U_mem.memory[0][19]_output_0_0 lut_$abc$10792$new_new_n190___input_0_2
1 1
.names lut_$abc$10792$new_new_n190___output_0_0 lut_$abc$10792$abc$3303$li19_li19_input_0_4
1 1
.names dffre_U_mem.memory[1][19]_output_0_0 lut_$abc$10792$abc$3303$li19_li19_input_0_2
1 1
.names dffre_U_mem.memory[3][19]_output_0_0 lut_$abc$10792$abc$3303$li19_li19_input_0_3
1 1
.names lut_$abc$10792$abc$3303$li19_li19_output_0_0 dffre_HRDATA[19]_input_0_0
1 1
.names dffre_U_mem.memory[2][18]_output_0_0 lut_$abc$10792$new_new_n192___input_0_0
1 1
.names dffre_U_mem.memory[0][18]_output_0_0 lut_$abc$10792$new_new_n192___input_0_4
1 1
.names lut_$abc$10792$new_new_n192___output_0_0 lut_$abc$10792$abc$3303$li18_li18_input_0_0
1 1
.names dffre_U_mem.memory[1][18]_output_0_0 lut_$abc$10792$abc$3303$li18_li18_input_0_4
1 1
.names dffre_U_mem.memory[3][18]_output_0_0 lut_$abc$10792$abc$3303$li18_li18_input_0_3
1 1
.names lut_$abc$10792$abc$3303$li18_li18_output_0_0 dffre_HRDATA[18]_input_0_0
1 1
.names dffre_U_mem.memory[2][1]_output_0_0 lut_$abc$10792$new_new_n194___input_0_5
1 1
.names dffre_U_mem.memory[0][1]_output_0_0 lut_$abc$10792$new_new_n194___input_0_4
1 1
.names lut_$abc$10792$new_new_n194___output_0_0 lut_$abc$10792$abc$3303$li01_li01_input_0_3
1 1
.names dffre_U_mem.memory[1][1]_output_0_0 lut_$abc$10792$abc$3303$li01_li01_input_0_4
1 1
.names dffre_U_mem.memory[3][1]_output_0_0 lut_$abc$10792$abc$3303$li01_li01_input_0_1
1 1
.names lut_$abc$10792$abc$3303$li01_li01_output_0_0 dffre_HRDATA[1]_input_0_0
1 1
.names dffre_U_mem.memory[0][24]_output_0_0 lut_$abc$10792$new_new_n196___input_0_5
1 1
.names dffre_U_mem.memory[2][24]_output_0_0 lut_$abc$10792$new_new_n196___input_0_4
1 1
.names lut_$abc$10792$new_new_n196___output_0_0 lut_$abc$10792$abc$3303$li24_li24_input_0_3
1 1
.names dffre_U_mem.memory[3][24]_output_0_0 lut_$abc$10792$abc$3303$li24_li24_input_0_4
1 1
.names dffre_U_mem.memory[1][24]_output_0_0 lut_$abc$10792$abc$3303$li24_li24_input_0_1
1 1
.names lut_$abc$10792$abc$3303$li24_li24_output_0_0 dffre_HRDATA[24]_input_0_0
1 1
.names dffre_U_mem.memory[0][25]_output_0_0 lut_$abc$10792$new_new_n198___input_0_5
1 1
.names dffre_U_mem.memory[2][25]_output_0_0 lut_$abc$10792$new_new_n198___input_0_4
1 1
.names lut_$abc$10792$new_new_n198___output_0_0 lut_$abc$10792$abc$3303$li25_li25_input_0_3
1 1
.names dffre_U_mem.memory[3][25]_output_0_0 lut_$abc$10792$abc$3303$li25_li25_input_0_4
1 1
.names dffre_U_mem.memory[1][25]_output_0_0 lut_$abc$10792$abc$3303$li25_li25_input_0_1
1 1
.names lut_$abc$10792$abc$3303$li25_li25_output_0_0 dffre_HRDATA[25]_input_0_0
1 1
.names dffre_U_mem.memory[0][26]_output_0_0 lut_$abc$10792$new_new_n200___input_0_1
1 1
.names dffre_U_mem.memory[2][26]_output_0_0 lut_$abc$10792$new_new_n200___input_0_4
1 1
.names lut_$abc$10792$new_new_n200___output_0_0 lut_$abc$10792$abc$3303$li26_li26_input_0_1
1 1
.names dffre_U_mem.memory[3][26]_output_0_0 lut_$abc$10792$abc$3303$li26_li26_input_0_0
1 1
.names dffre_U_mem.memory[1][26]_output_0_0 lut_$abc$10792$abc$3303$li26_li26_input_0_5
1 1
.names lut_$abc$10792$abc$3303$li26_li26_output_0_0 dffre_HRDATA[26]_input_0_0
1 1
.names dffre_U_mem.memory[0][27]_output_0_0 lut_$abc$10792$new_new_n202___input_0_5
1 1
.names dffre_U_mem.memory[2][27]_output_0_0 lut_$abc$10792$new_new_n202___input_0_4
1 1
.names lut_$abc$10792$new_new_n202___output_0_0 lut_$abc$10792$abc$3303$li27_li27_input_0_3
1 1
.names dffre_U_mem.memory[3][27]_output_0_0 lut_$abc$10792$abc$3303$li27_li27_input_0_4
1 1
.names dffre_U_mem.memory[1][27]_output_0_0 lut_$abc$10792$abc$3303$li27_li27_input_0_1
1 1
.names lut_$abc$10792$abc$3303$li27_li27_output_0_0 dffre_HRDATA[27]_input_0_0
1 1
.names lut_$abc$10792$abc$3887$li1_li1_output_0_0 dffre_raddr_r[1]_input_0_0
1 1
.names lut_$abc$10792$abc$3887$li2_li2_output_0_0 dffre_we_input_0_0
1 1
.names lut_$abc$10792$abc$3887$li0_li0_output_0_0 dffre_raddr_r[0]_input_0_0
1 1
.names dffre_U_mem.memory[0][0]_output_0_0 lut_$abc$10792$new_new_n207___input_0_4
1 1
.names dffre_U_mem.memory[2][0]_output_0_0 lut_$abc$10792$new_new_n207___input_0_1
1 1
.names lut_$abc$10792$new_new_n207___output_0_0 lut_$abc$10792$abc$3303$li00_li00_input_0_0
1 1
.names dffre_U_mem.memory[3][0]_output_0_0 lut_$abc$10792$abc$3303$li00_li00_input_0_5
1 1
.names dffre_U_mem.memory[1][0]_output_0_0 lut_$abc$10792$abc$3303$li00_li00_input_0_3
1 1
.names lut_$abc$10792$abc$3303$li00_li00_output_0_0 dffre_HRDATA[0]_input_0_0
1 1
.names dffre_U_mem.memory[0][2]_output_0_0 lut_$abc$10792$new_new_n209___input_0_5
1 1
.names dffre_U_mem.memory[2][2]_output_0_0 lut_$abc$10792$new_new_n209___input_0_4
1 1
.names lut_$abc$10792$new_new_n209___output_0_0 lut_$abc$10792$abc$3303$li02_li02_input_0_3
1 1
.names dffre_U_mem.memory[3][2]_output_0_0 lut_$abc$10792$abc$3303$li02_li02_input_0_4
1 1
.names dffre_U_mem.memory[1][2]_output_0_0 lut_$abc$10792$abc$3303$li02_li02_input_0_1
1 1
.names lut_$abc$10792$abc$3303$li02_li02_output_0_0 dffre_HRDATA[2]_input_0_0
1 1
.names dffre_U_mem.memory[0][3]_output_0_0 lut_$abc$10792$new_new_n211___input_0_1
1 1
.names dffre_U_mem.memory[2][3]_output_0_0 lut_$abc$10792$new_new_n211___input_0_4
1 1
.names lut_$abc$10792$new_new_n211___output_0_0 lut_$abc$10792$abc$3303$li03_li03_input_0_2
1 1
.names dffre_U_mem.memory[3][3]_output_0_0 lut_$abc$10792$abc$3303$li03_li03_input_0_4
1 1
.names dffre_U_mem.memory[1][3]_output_0_0 lut_$abc$10792$abc$3303$li03_li03_input_0_1
1 1
.names lut_$abc$10792$abc$3303$li03_li03_output_0_0 dffre_HRDATA[3]_input_0_0
1 1
.names dffre_U_mem.memory[0][4]_output_0_0 lut_$abc$10792$new_new_n213___input_0_5
1 1
.names dffre_U_mem.memory[2][4]_output_0_0 lut_$abc$10792$new_new_n213___input_0_3
1 1
.names lut_$abc$10792$new_new_n213___output_0_0 lut_$abc$10792$abc$3303$li04_li04_input_0_3
1 1
.names dffre_U_mem.memory[3][4]_output_0_0 lut_$abc$10792$abc$3303$li04_li04_input_0_4
1 1
.names dffre_U_mem.memory[1][4]_output_0_0 lut_$abc$10792$abc$3303$li04_li04_input_0_1
1 1
.names lut_$abc$10792$abc$3303$li04_li04_output_0_0 dffre_HRDATA[4]_input_0_0
1 1
.names dffre_U_mem.memory[0][5]_output_0_0 lut_$abc$10792$new_new_n215___input_0_5
1 1
.names dffre_U_mem.memory[2][5]_output_0_0 lut_$abc$10792$new_new_n215___input_0_3
1 1
.names lut_$abc$10792$new_new_n215___output_0_0 lut_$abc$10792$abc$3303$li05_li05_input_0_3
1 1
.names dffre_U_mem.memory[3][5]_output_0_0 lut_$abc$10792$abc$3303$li05_li05_input_0_4
1 1
.names dffre_U_mem.memory[1][5]_output_0_0 lut_$abc$10792$abc$3303$li05_li05_input_0_1
1 1
.names lut_$abc$10792$abc$3303$li05_li05_output_0_0 dffre_HRDATA[5]_input_0_0
1 1
.names dffre_U_mem.memory[0][6]_output_0_0 lut_$abc$10792$new_new_n217___input_0_5
1 1
.names dffre_U_mem.memory[2][6]_output_0_0 lut_$abc$10792$new_new_n217___input_0_3
1 1
.names lut_$abc$10792$new_new_n217___output_0_0 lut_$abc$10792$abc$3303$li06_li06_input_0_3
1 1
.names dffre_U_mem.memory[3][6]_output_0_0 lut_$abc$10792$abc$3303$li06_li06_input_0_4
1 1
.names dffre_U_mem.memory[1][6]_output_0_0 lut_$abc$10792$abc$3303$li06_li06_input_0_1
1 1
.names lut_$abc$10792$abc$3303$li06_li06_output_0_0 dffre_HRDATA[6]_input_0_0
1 1
.names dffre_U_mem.memory[0][15]_output_0_0 lut_$abc$10792$new_new_n219___input_0_5
1 1
.names dffre_U_mem.memory[2][15]_output_0_0 lut_$abc$10792$new_new_n219___input_0_3
1 1
.names lut_$abc$10792$new_new_n219___output_0_0 lut_$abc$10792$abc$3303$li15_li15_input_0_5
1 1
.names dffre_U_mem.memory[1][15]_output_0_0 lut_$abc$10792$abc$3303$li15_li15_input_0_4
1 1
.names dffre_U_mem.memory[3][15]_output_0_0 lut_$abc$10792$abc$3303$li15_li15_input_0_1
1 1
.names lut_$abc$10792$abc$3303$li15_li15_output_0_0 dffre_HRDATA[15]_input_0_0
1 1
.names dffre_U_mem.memory[0][14]_output_0_0 lut_$abc$10792$new_new_n221___input_0_2
1 1
.names dffre_U_mem.memory[2][14]_output_0_0 lut_$abc$10792$new_new_n221___input_0_1
1 1
.names lut_$abc$10792$new_new_n221___output_0_0 lut_$abc$10792$abc$3303$li14_li14_input_0_5
1 1
.names dffre_U_mem.memory[1][14]_output_0_0 lut_$abc$10792$abc$3303$li14_li14_input_0_0
1 1
.names dffre_U_mem.memory[3][14]_output_0_0 lut_$abc$10792$abc$3303$li14_li14_input_0_4
1 1
.names lut_$abc$10792$abc$3303$li14_li14_output_0_0 dffre_HRDATA[14]_input_0_0
1 1
.names dffre_U_mem.memory[0][13]_output_0_0 lut_$abc$10792$new_new_n223___input_0_1
1 1
.names dffre_U_mem.memory[2][13]_output_0_0 lut_$abc$10792$new_new_n223___input_0_3
1 1
.names lut_$abc$10792$new_new_n223___output_0_0 lut_$abc$10792$abc$3303$li13_li13_input_0_3
1 1
.names dffre_U_mem.memory[1][13]_output_0_0 lut_$abc$10792$abc$3303$li13_li13_input_0_4
1 1
.names dffre_U_mem.memory[3][13]_output_0_0 lut_$abc$10792$abc$3303$li13_li13_input_0_5
1 1
.names lut_$abc$10792$abc$3303$li13_li13_output_0_0 dffre_HRDATA[13]_input_0_0
1 1
.names dffre_U_mem.memory[0][12]_output_0_0 lut_$abc$10792$new_new_n225___input_0_1
1 1
.names dffre_U_mem.memory[2][12]_output_0_0 lut_$abc$10792$new_new_n225___input_0_3
1 1
.names lut_$abc$10792$new_new_n225___output_0_0 lut_$abc$10792$abc$3303$li12_li12_input_0_3
1 1
.names dffre_U_mem.memory[1][12]_output_0_0 lut_$abc$10792$abc$3303$li12_li12_input_0_0
1 1
.names dffre_U_mem.memory[3][12]_output_0_0 lut_$abc$10792$abc$3303$li12_li12_input_0_5
1 1
.names lut_$abc$10792$abc$3303$li12_li12_output_0_0 dffre_HRDATA[12]_input_0_0
1 1
.names dffre_U_mem.memory[0][11]_output_0_0 lut_$abc$10792$new_new_n227___input_0_1
1 1
.names dffre_U_mem.memory[2][11]_output_0_0 lut_$abc$10792$new_new_n227___input_0_3
1 1
.names lut_$abc$10792$new_new_n227___output_0_0 lut_$abc$10792$abc$3303$li11_li11_input_0_3
1 1
.names dffre_U_mem.memory[1][11]_output_0_0 lut_$abc$10792$abc$3303$li11_li11_input_0_0
1 1
.names dffre_U_mem.memory[3][11]_output_0_0 lut_$abc$10792$abc$3303$li11_li11_input_0_5
1 1
.names lut_$abc$10792$abc$3303$li11_li11_output_0_0 dffre_HRDATA[11]_input_0_0
1 1
.names dffre_U_mem.memory[0][10]_output_0_0 lut_$abc$10792$new_new_n229___input_0_1
1 1
.names dffre_U_mem.memory[2][10]_output_0_0 lut_$abc$10792$new_new_n229___input_0_3
1 1
.names lut_$abc$10792$new_new_n229___output_0_0 lut_$abc$10792$abc$3303$li10_li10_input_0_3
1 1
.names dffre_U_mem.memory[1][10]_output_0_0 lut_$abc$10792$abc$3303$li10_li10_input_0_0
1 1
.names dffre_U_mem.memory[3][10]_output_0_0 lut_$abc$10792$abc$3303$li10_li10_input_0_5
1 1
.names lut_$abc$10792$abc$3303$li10_li10_output_0_0 dffre_HRDATA[10]_input_0_0
1 1
.names dffre_U_mem.memory[0][9]_output_0_0 lut_$abc$10792$new_new_n231___input_0_4
1 1
.names dffre_U_mem.memory[2][9]_output_0_0 lut_$abc$10792$new_new_n231___input_0_5
1 1
.names lut_$abc$10792$new_new_n231___output_0_0 lut_$abc$10792$abc$3303$li09_li09_input_0_3
1 1
.names dffre_U_mem.memory[1][9]_output_0_0 lut_$abc$10792$abc$3303$li09_li09_input_0_2
1 1
.names dffre_U_mem.memory[3][9]_output_0_0 lut_$abc$10792$abc$3303$li09_li09_input_0_0
1 1
.names lut_$abc$10792$abc$3303$li09_li09_output_0_0 dffre_HRDATA[9]_input_0_0
1 1
.names dffre_U_mem.memory[0][8]_output_0_0 lut_$abc$10792$new_new_n233___input_0_1
1 1
.names dffre_U_mem.memory[2][8]_output_0_0 lut_$abc$10792$new_new_n233___input_0_4
1 1
.names lut_$abc$10792$new_new_n233___output_0_0 lut_$abc$10792$abc$3303$li08_li08_input_0_5
1 1
.names dffre_U_mem.memory[1][8]_output_0_0 lut_$abc$10792$abc$3303$li08_li08_input_0_0
1 1
.names dffre_U_mem.memory[3][8]_output_0_0 lut_$abc$10792$abc$3303$li08_li08_input_0_3
1 1
.names lut_$abc$10792$abc$3303$li08_li08_output_0_0 dffre_HRDATA[8]_input_0_0
1 1
.names dffre_U_mem.memory[0][7]_output_0_0 lut_$abc$10792$new_new_n235___input_0_1
1 1
.names dffre_U_mem.memory[2][7]_output_0_0 lut_$abc$10792$new_new_n235___input_0_3
1 1
.names lut_$abc$10792$new_new_n235___output_0_0 lut_$abc$10792$abc$3303$li07_li07_input_0_5
1 1
.names dffre_U_mem.memory[3][7]_output_0_0 lut_$abc$10792$abc$3303$li07_li07_input_0_0
1 1
.names dffre_U_mem.memory[1][7]_output_0_0 lut_$abc$10792$abc$3303$li07_li07_input_0_3
1 1
.names lut_$abc$10792$abc$3303$li07_li07_output_0_0 dffre_HRDATA[7]_input_0_0
1 1
.names dffre_U_mem.memory[0][29]_output_0_0 lut_$abc$10792$new_new_n237___input_0_1
1 1
.names dffre_U_mem.memory[2][29]_output_0_0 lut_$abc$10792$new_new_n237___input_0_3
1 1
.names lut_$abc$10792$new_new_n237___output_0_0 lut_$abc$10792$abc$3303$li29_li29_input_0_5
1 1
.names dffre_U_mem.memory[3][29]_output_0_0 lut_$abc$10792$abc$3303$li29_li29_input_0_0
1 1
.names dffre_U_mem.memory[1][29]_output_0_0 lut_$abc$10792$abc$3303$li29_li29_input_0_3
1 1
.names lut_$abc$10792$abc$3303$li29_li29_output_0_0 dffre_HRDATA[29]_input_0_0
1 1
.names dffre_U_mem.memory[0][31]_output_0_0 lut_$abc$10792$new_new_n239___input_0_1
1 1
.names dffre_U_mem.memory[2][31]_output_0_0 lut_$abc$10792$new_new_n239___input_0_3
1 1
.names lut_$abc$10792$new_new_n239___output_0_0 lut_$abc$10792$abc$3303$li31_li31_input_0_5
1 1
.names dffre_U_mem.memory[3][31]_output_0_0 lut_$abc$10792$abc$3303$li31_li31_input_0_0
1 1
.names dffre_U_mem.memory[1][31]_output_0_0 lut_$abc$10792$abc$3303$li31_li31_input_0_3
1 1
.names lut_$abc$10792$abc$3303$li31_li31_output_0_0 dffre_HRDATA[31]_input_0_0
1 1
.names dffre_U_mem.memory[0][30]_output_0_0 lut_$abc$10792$new_new_n241___input_0_1
1 1
.names dffre_U_mem.memory[2][30]_output_0_0 lut_$abc$10792$new_new_n241___input_0_3
1 1
.names lut_$abc$10792$new_new_n241___output_0_0 lut_$abc$10792$abc$3303$li30_li30_input_0_5
1 1
.names dffre_U_mem.memory[3][30]_output_0_0 lut_$abc$10792$abc$3303$li30_li30_input_0_0
1 1
.names dffre_U_mem.memory[1][30]_output_0_0 lut_$abc$10792$abc$3303$li30_li30_input_0_3
1 1
.names lut_$abc$10792$abc$3303$li30_li30_output_0_0 dffre_HRDATA[30]_input_0_0
1 1
.names dffre_U_mem.memory[0][21]_output_0_0 lut_$abc$10792$new_new_n243___input_0_1
1 1
.names dffre_U_mem.memory[2][21]_output_0_0 lut_$abc$10792$new_new_n243___input_0_3
1 1
.names lut_$abc$10792$new_new_n243___output_0_0 lut_$abc$10792$abc$3303$li21_li21_input_0_5
1 1
.names dffre_U_mem.memory[3][21]_output_0_0 lut_$abc$10792$abc$3303$li21_li21_input_0_0
1 1
.names dffre_U_mem.memory[1][21]_output_0_0 lut_$abc$10792$abc$3303$li21_li21_input_0_3
1 1
.names lut_$abc$10792$abc$3303$li21_li21_output_0_0 dffre_HRDATA[21]_input_0_0
1 1
.names dffre_U_mem.memory[0][17]_output_0_0 lut_$abc$10792$new_new_n245___input_0_1
1 1
.names dffre_U_mem.memory[2][17]_output_0_0 lut_$abc$10792$new_new_n245___input_0_5
1 1
.names lut_$abc$10792$new_new_n245___output_0_0 lut_$abc$10792$abc$3303$li17_li17_input_0_3
1 1
.names dffre_U_mem.memory[1][17]_output_0_0 lut_$abc$10792$abc$3303$li17_li17_input_0_0
1 1
.names dffre_U_mem.memory[3][17]_output_0_0 lut_$abc$10792$abc$3303$li17_li17_input_0_5
1 1
.names lut_$abc$10792$abc$3303$li17_li17_output_0_0 dffre_HRDATA[17]_input_0_0
1 1
.names dffre_U_mem.memory[0][16]_output_0_0 lut_$abc$10792$new_new_n247___input_0_2
1 1
.names dffre_U_mem.memory[2][16]_output_0_0 lut_$abc$10792$new_new_n247___input_0_1
1 1
.names lut_$abc$10792$new_new_n247___output_0_0 lut_$abc$10792$abc$3303$li16_li16_input_0_1
1 1
.names dffre_U_mem.memory[3][16]_output_0_0 lut_$abc$10792$abc$3303$li16_li16_input_0_0
1 1
.names dffre_U_mem.memory[1][16]_output_0_0 lut_$abc$10792$abc$3303$li16_li16_input_0_2
1 1
.names lut_$abc$10792$abc$3303$li16_li16_output_0_0 dffre_HRDATA[16]_input_0_0
1 1
.names dffre_U_mem.memory[0][28]_output_0_0 lut_$abc$10792$new_new_n249___input_0_3
1 1
.names dffre_U_mem.memory[2][28]_output_0_0 lut_$abc$10792$new_new_n249___input_0_2
1 1
.names lut_$abc$10792$new_new_n249___output_0_0 lut_$abc$10792$abc$3303$li28_li28_input_0_1
1 1
.names dffre_U_mem.memory[3][28]_output_0_0 lut_$abc$10792$abc$3303$li28_li28_input_0_5
1 1
.names dffre_U_mem.memory[1][28]_output_0_0 lut_$abc$10792$abc$3303$li28_li28_input_0_2
1 1
.names lut_$abc$10792$abc$3303$li28_li28_output_0_0 dffre_HRDATA[28]_input_0_0
1 1
.names dffre_U_mem.memory[0][23]_output_0_0 lut_$abc$10792$new_new_n251___input_0_2
1 1
.names dffre_U_mem.memory[2][23]_output_0_0 lut_$abc$10792$new_new_n251___input_0_0
1 1
.names lut_$abc$10792$new_new_n251___output_0_0 lut_$abc$10792$abc$3303$li23_li23_input_0_3
1 1
.names dffre_U_mem.memory[1][23]_output_0_0 lut_$abc$10792$abc$3303$li23_li23_input_0_4
1 1
.names dffre_U_mem.memory[3][23]_output_0_0 lut_$abc$10792$abc$3303$li23_li23_input_0_5
1 1
.names lut_$abc$10792$abc$3303$li23_li23_output_0_0 dffre_HRDATA[23]_input_0_0
1 1
.names dffre_U_mem.memory[0][22]_output_0_0 lut_$abc$10792$new_new_n253___input_0_2
1 1
.names dffre_U_mem.memory[2][22]_output_0_0 lut_$abc$10792$new_new_n253___input_0_5
1 1
.names lut_$abc$10792$new_new_n253___output_0_0 lut_$abc$10792$abc$3303$li22_li22_input_0_2
1 1
.names dffre_U_mem.memory[1][22]_output_0_0 lut_$abc$10792$abc$3303$li22_li22_input_0_4
1 1
.names dffre_U_mem.memory[3][22]_output_0_0 lut_$abc$10792$abc$3303$li22_li22_input_0_1
1 1
.names lut_$abc$10792$abc$3303$li22_li22_output_0_0 dffre_HRDATA[22]_input_0_0
1 1

#Cell instances
.names lut_$abc$10792$abc$3887$li2_li2_input_0_0 __vpr__unconn0 lut_$abc$10792$abc$3887$li2_li2_input_0_2 lut_$abc$10792$abc$3887$li2_li2_input_0_3 lut_$abc$10792$abc$3887$li2_li2_input_0_4 lut_$abc$10792$abc$3887$li2_li2_output_0_0 
10111 1

.subckt dffre \
    C=dffre_we_clock_0_0 \
    D=dffre_we_input_0_0 \
    E=dffre_we_input_2_0 \
    R=dffre_we_input_1_0 \
    Q=dffre_we_output_0_0

.subckt dffre \
    C=dffre_HRDATA[28]_clock_0_0 \
    D=dffre_HRDATA[28]_input_0_0 \
    E=dffre_HRDATA[28]_input_2_0 \
    R=dffre_HRDATA[28]_input_1_0 \
    Q=dffre_HRDATA[28]_output_0_0

.names lut_$abc$10792$new_new_n186___input_0_0 lut_$abc$10792$new_new_n186___input_0_1 __vpr__unconn1 lut_$abc$10792$new_new_n186___input_0_3 lut_$abc$10792$new_new_n186___input_0_4 lut_$abc$10792$new_new_n186___output_0_0 
00000 1
01000 1
00010 1
10010 1
00001 1
01001 1
00011 1
01011 1

.subckt dffre \
    C=dffre_HRDATA[23]_clock_0_0 \
    D=dffre_HRDATA[23]_input_0_0 \
    E=dffre_HRDATA[23]_input_2_0 \
    R=dffre_HRDATA[23]_input_1_0 \
    Q=dffre_HRDATA[23]_output_0_0

.names __vpr__unconn2 __vpr__unconn3 lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2 lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_3 lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4 lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 
00101 1

.subckt dffre \
    C=dffre_HRDATA[22]_clock_0_0 \
    D=dffre_HRDATA[22]_input_0_0 \
    E=dffre_HRDATA[22]_input_2_0 \
    R=dffre_HRDATA[22]_input_1_0 \
    Q=dffre_HRDATA[22]_output_0_0

.names lut_$abc$10792$abc$3303$li22_li22_input_0_0 lut_$abc$10792$abc$3303$li22_li22_input_0_1 lut_$abc$10792$abc$3303$li22_li22_input_0_2 lut_$abc$10792$abc$3303$li22_li22_input_0_3 lut_$abc$10792$abc$3303$li22_li22_input_0_4 lut_$abc$10792$abc$3303$li22_li22_input_0_5 lut_$abc$10792$abc$3303$li22_li22_output_0_0 
110000 1
111000 1
110010 1
111010 1
100110 1
110110 1
101110 1
111110 1
100001 1
110001 1
100101 1
110101 1
100011 1
110011 1
100111 1
110111 1

.names lut_$abc$10792$abc$3303$li23_li23_input_0_0 lut_$abc$10792$abc$3303$li23_li23_input_0_1 lut_$abc$10792$abc$3303$li23_li23_input_0_2 lut_$abc$10792$abc$3303$li23_li23_input_0_3 lut_$abc$10792$abc$3303$li23_li23_input_0_4 lut_$abc$10792$abc$3303$li23_li23_input_0_5 lut_$abc$10792$abc$3303$li23_li23_output_0_0 
101000 1
111000 1
101010 1
011010 1
111010 1
011110 1
001001 1
101001 1
111001 1
001101 1
001011 1
101011 1
011011 1
111011 1
001111 1
011111 1

.names lut_$abc$10792$abc$3303$li28_li28_input_0_0 lut_$abc$10792$abc$3303$li28_li28_input_0_1 lut_$abc$10792$abc$3303$li28_li28_input_0_2 lut_$abc$10792$abc$3303$li28_li28_input_0_3 lut_$abc$10792$abc$3303$li28_li28_input_0_4 lut_$abc$10792$abc$3303$li28_li28_input_0_5 lut_$abc$10792$abc$3303$li28_li28_output_0_0 
100010 1
101010 1
100110 1
001110 1
101110 1
011110 1
000011 1
100011 1
010011 1
001011 1
101011 1
011011 1
100111 1
001111 1
101111 1
011111 1

.names __vpr__unconn4 __vpr__unconn5 lut_$abc$10792$new_new_n188___input_0_2 __vpr__unconn6 lut_$abc$10792$new_new_n188___input_0_4 lut_$abc$10792$new_new_n188___output_0_0 
00100 1

.subckt dffre \
    C=dffre_HRDATA[20]_clock_0_0 \
    D=dffre_HRDATA[20]_input_0_0 \
    E=dffre_HRDATA[20]_input_2_0 \
    R=dffre_HRDATA[20]_input_1_0 \
    Q=dffre_HRDATA[20]_output_0_0

.names lut_$abc$10792$abc$3303$li20_li20_input_0_0 lut_$abc$10792$abc$3303$li20_li20_input_0_1 lut_$abc$10792$abc$3303$li20_li20_input_0_2 lut_$abc$10792$abc$3303$li20_li20_input_0_3 lut_$abc$10792$abc$3303$li20_li20_input_0_4 lut_$abc$10792$abc$3303$li20_li20_input_0_5 lut_$abc$10792$abc$3303$li20_li20_output_0_0 
100100 1
101100 1
110010 1
111010 1
100110 1
110110 1
101110 1
111110 1
100001 1
110001 1
100101 1
110101 1
100011 1
110011 1
100111 1
110111 1

.names lut_$abc$10792$abc$3303$li17_li17_input_0_0 lut_$abc$10792$abc$3303$li17_li17_input_0_1 lut_$abc$10792$abc$3303$li17_li17_input_0_2 lut_$abc$10792$abc$3303$li17_li17_input_0_3 lut_$abc$10792$abc$3303$li17_li17_input_0_4 lut_$abc$10792$abc$3303$li17_li17_input_0_5 lut_$abc$10792$abc$3303$li17_li17_output_0_0 
111000 1
111100 1
001010 1
101010 1
011010 1
111010 1
001001 1
101001 1
111001 1
001101 1
101101 1
111101 1
001011 1
101011 1
011011 1
111011 1

.subckt dffre \
    C=dffre_U_mem.memory[2][19]_clock_0_0 \
    D=dffre_U_mem.memory[2][19]_input_0_0 \
    E=dffre_U_mem.memory[2][19]_input_2_0 \
    R=dffre_U_mem.memory[2][19]_input_1_0 \
    Q=dffre_U_mem.memory[2][19]_output_0_0

.subckt dffre \
    C=dffre_HRDATA[19]_clock_0_0 \
    D=dffre_HRDATA[19]_input_0_0 \
    E=dffre_HRDATA[19]_input_2_0 \
    R=dffre_HRDATA[19]_input_1_0 \
    Q=dffre_HRDATA[19]_output_0_0

.names lut_$abc$10792$abc$3303$li19_li19_input_0_0 lut_$abc$10792$abc$3303$li19_li19_input_0_1 lut_$abc$10792$abc$3303$li19_li19_input_0_2 lut_$abc$10792$abc$3303$li19_li19_input_0_3 lut_$abc$10792$abc$3303$li19_li19_input_0_4 lut_$abc$10792$abc$3303$li19_li19_input_0_5 lut_$abc$10792$abc$3303$li19_li19_output_0_0 
110000 1
111000 1
010100 1
110100 1
011100 1
111100 1
010110 1
011110 1
110001 1
011001 1
111001 1
110101 1
011101 1
111101 1
011011 1
011111 1

.names lut_$abc$10792$new_new_n190___input_0_0 lut_$abc$10792$new_new_n190___input_0_1 lut_$abc$10792$new_new_n190___input_0_2 lut_$abc$10792$new_new_n190___input_0_3 lut_$abc$10792$new_new_n190___input_0_4 lut_$abc$10792$new_new_n190___input_0_5 lut_$abc$10792$new_new_n190___output_0_0 
001000 0
101000 0
011000 0
111000 0
010100 0
110100 0
011100 0
111100 0
001010 0
101010 0
011010 0
111010 0
010110 0
110110 0
011110 0
111110 0
110001 0
001001 0
011001 0
111001 0
110101 0
001101 0
011101 0
111101 0
001011 0
101011 0
011011 0
111011 0
010111 0
110111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_U_mem.memory[0][19]_clock_0_0 \
    D=dffre_U_mem.memory[0][19]_input_0_0 \
    E=dffre_U_mem.memory[0][19]_input_2_0 \
    R=dffre_U_mem.memory[0][19]_input_1_0 \
    Q=dffre_U_mem.memory[0][19]_output_0_0

.subckt dffre \
    C=dffre_HRDATA[16]_clock_0_0 \
    D=dffre_HRDATA[16]_input_0_0 \
    E=dffre_HRDATA[16]_input_2_0 \
    R=dffre_HRDATA[16]_input_1_0 \
    Q=dffre_HRDATA[16]_output_0_0

.names lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_0 __vpr__unconn7 lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2 __vpr__unconn8 lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4 lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 
00101 1

.subckt dffre \
    C=dffre_HRDATA[17]_clock_0_0 \
    D=dffre_HRDATA[17]_input_0_0 \
    E=dffre_HRDATA[17]_input_2_0 \
    R=dffre_HRDATA[17]_input_1_0 \
    Q=dffre_HRDATA[17]_output_0_0

.names lut_$abc$10792$new_new_n185___input_0_0 lut_$abc$10792$new_new_n185___input_0_1 lut_$abc$10792$new_new_n185___input_0_2 lut_$abc$10792$new_new_n185___input_0_3 lut_$abc$10792$new_new_n185___input_0_4 lut_$abc$10792$new_new_n185___input_0_5 lut_$abc$10792$new_new_n185___output_0_0 
000000 1
100000 1
010000 1
110000 1
111000 1
000100 1
100100 1
010100 1
000010 1
100010 1
010010 1
110010 1
000110 1
100110 1
010110 1
110110 1

.names lut_$abc$10792$abc$3303$li16_li16_input_0_0 lut_$abc$10792$abc$3303$li16_li16_input_0_1 lut_$abc$10792$abc$3303$li16_li16_input_0_2 lut_$abc$10792$abc$3303$li16_li16_input_0_3 lut_$abc$10792$abc$3303$li16_li16_input_0_4 lut_$abc$10792$abc$3303$li16_li16_input_0_5 lut_$abc$10792$abc$3303$li16_li16_output_0_0 
100001 1
110001 1
101001 1
111001 1
001101 1
101101 1
011101 1
111101 1
000011 1
100011 1
001011 1
101011 1
000111 1
100111 1
001111 1
101111 1

.subckt dffre \
    C=dffre_HRDATA[9]_clock_0_0 \
    D=dffre_HRDATA[9]_input_0_0 \
    E=dffre_HRDATA[9]_input_2_0 \
    R=dffre_HRDATA[9]_input_1_0 \
    Q=dffre_HRDATA[9]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][0]_clock_0_0 \
    D=dffre_U_mem.memory[2][0]_input_0_0 \
    E=dffre_U_mem.memory[2][0]_input_2_0 \
    R=dffre_U_mem.memory[2][0]_input_1_0 \
    Q=dffre_U_mem.memory[2][0]_output_0_0

.subckt dffre \
    C=dffre_HRDATA[18]_clock_0_0 \
    D=dffre_HRDATA[18]_input_0_0 \
    E=dffre_HRDATA[18]_input_2_0 \
    R=dffre_HRDATA[18]_input_1_0 \
    Q=dffre_HRDATA[18]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][18]_clock_0_0 \
    D=dffre_U_mem.memory[2][18]_input_0_0 \
    E=dffre_U_mem.memory[2][18]_input_2_0 \
    R=dffre_U_mem.memory[2][18]_input_1_0 \
    Q=dffre_U_mem.memory[2][18]_output_0_0

.names lut_$abc$10792$abc$3303$li18_li18_input_0_0 lut_$abc$10792$abc$3303$li18_li18_input_0_1 lut_$abc$10792$abc$3303$li18_li18_input_0_2 lut_$abc$10792$abc$3303$li18_li18_input_0_3 lut_$abc$10792$abc$3303$li18_li18_input_0_4 lut_$abc$10792$abc$3303$li18_li18_input_0_5 lut_$abc$10792$abc$3303$li18_li18_output_0_0 
011000 1
001100 1
101100 1
011100 1
011010 1
001110 1
101110 1
011110 1
011001 1
011101 1
001011 1
101011 1
011011 1
001111 1
101111 1
011111 1

.names lut_$abc$10792$new_new_n207___input_0_0 lut_$abc$10792$new_new_n207___input_0_1 lut_$abc$10792$new_new_n207___input_0_2 lut_$abc$10792$new_new_n207___input_0_3 lut_$abc$10792$new_new_n207___input_0_4 lut_$abc$10792$new_new_n207___input_0_5 lut_$abc$10792$new_new_n207___output_0_0 
110000 0
111000 0
011100 0
111100 0
000010 0
010010 0
110010 0
001010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
011110 0
111110 0
110001 0
111001 0
110101 0
111101 0
000011 0
010011 0
110011 0
001011 0
011011 0
111011 0
000111 0
010111 0
110111 0
001111 0
011111 0
111111 0

.names lut_$abc$10792$new_new_n192___input_0_0 lut_$abc$10792$new_new_n192___input_0_1 lut_$abc$10792$new_new_n192___input_0_2 lut_$abc$10792$new_new_n192___input_0_3 lut_$abc$10792$new_new_n192___input_0_4 lut_$abc$10792$new_new_n192___input_0_5 lut_$abc$10792$new_new_n192___output_0_0 
101000 0
111000 0
110100 0
111100 0
000010 0
100010 0
010010 0
110010 0
101010 0
111010 0
000110 0
100110 0
110110 0
001110 0
101110 0
111110 0
101001 0
111001 0
101101 0
111101 0
000011 0
100011 0
010011 0
110011 0
101011 0
111011 0
000111 0
100111 0
010111 0
110111 0
101111 0
111111 0

.subckt dffre \
    C=dffre_HRDATA[0]_clock_0_0 \
    D=dffre_HRDATA[0]_input_0_0 \
    E=dffre_HRDATA[0]_input_2_0 \
    R=dffre_HRDATA[0]_input_1_0 \
    Q=dffre_HRDATA[0]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][0]_clock_0_0 \
    D=dffre_U_mem.memory[0][0]_input_0_0 \
    E=dffre_U_mem.memory[0][0]_input_2_0 \
    R=dffre_U_mem.memory[0][0]_input_1_0 \
    Q=dffre_U_mem.memory[0][0]_output_0_0

.names __vpr__unconn9 __vpr__unconn10 lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2 lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_3 lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4 lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 
00010 1

.subckt dffre \
    C=dffre_U_mem.memory[0][18]_clock_0_0 \
    D=dffre_U_mem.memory[0][18]_input_0_0 \
    E=dffre_U_mem.memory[0][18]_input_2_0 \
    R=dffre_U_mem.memory[0][18]_input_1_0 \
    Q=dffre_U_mem.memory[0][18]_output_0_0

.names lut_$abc$10792$abc$3303$li00_li00_input_0_0 lut_$abc$10792$abc$3303$li00_li00_input_0_1 lut_$abc$10792$abc$3303$li00_li00_input_0_2 lut_$abc$10792$abc$3303$li00_li00_input_0_3 lut_$abc$10792$abc$3303$li00_li00_input_0_4 lut_$abc$10792$abc$3303$li00_li00_input_0_5 lut_$abc$10792$abc$3303$li00_li00_output_0_0 
010010 1
011010 1
010110 1
001110 1
101110 1
011110 1
000011 1
100011 1
010011 1
011011 1
000111 1
100111 1
010111 1
001111 1
101111 1
011111 1

.subckt dffre \
    C=dffre_HRDATA[11]_clock_0_0 \
    D=dffre_HRDATA[11]_input_0_0 \
    E=dffre_HRDATA[11]_input_2_0 \
    R=dffre_HRDATA[11]_input_1_0 \
    Q=dffre_HRDATA[11]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][21]_clock_0_0 \
    D=dffre_U_mem.memory[2][21]_input_0_0 \
    E=dffre_U_mem.memory[2][21]_input_2_0 \
    R=dffre_U_mem.memory[2][21]_input_1_0 \
    Q=dffre_U_mem.memory[2][21]_output_0_0

.subckt dffre \
    C=dffre_HRDATA[1]_clock_0_0 \
    D=dffre_HRDATA[1]_input_0_0 \
    E=dffre_HRDATA[1]_input_2_0 \
    R=dffre_HRDATA[1]_input_1_0 \
    Q=dffre_HRDATA[1]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][1]_clock_0_0 \
    D=dffre_U_mem.memory[2][1]_input_0_0 \
    E=dffre_U_mem.memory[2][1]_input_2_0 \
    R=dffre_U_mem.memory[2][1]_input_1_0 \
    Q=dffre_U_mem.memory[2][1]_output_0_0

.names lut_$abc$10792$abc$3303$li01_li01_input_0_0 lut_$abc$10792$abc$3303$li01_li01_input_0_1 lut_$abc$10792$abc$3303$li01_li01_input_0_2 lut_$abc$10792$abc$3303$li01_li01_input_0_3 lut_$abc$10792$abc$3303$li01_li01_input_0_4 lut_$abc$10792$abc$3303$li01_li01_input_0_5 lut_$abc$10792$abc$3303$li01_li01_output_0_0 
101000 1
011000 1
111000 1
011100 1
101010 1
011010 1
111010 1
011110 1
101001 1
111001 1
001011 1
101011 1
011011 1
111011 1
001111 1
011111 1

.names lut_$abc$10792$new_new_n243___input_0_0 lut_$abc$10792$new_new_n243___input_0_1 lut_$abc$10792$new_new_n243___input_0_2 lut_$abc$10792$new_new_n243___input_0_3 lut_$abc$10792$new_new_n243___input_0_4 lut_$abc$10792$new_new_n243___input_0_5 lut_$abc$10792$new_new_n243___output_0_0 
010000 0
110000 0
011000 0
111000 0
010100 0
110100 0
011100 0
111100 0
010010 0
110010 0
111010 0
010110 0
110110 0
001110 0
011110 0
111110 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
010011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$new_new_n194___input_0_0 lut_$abc$10792$new_new_n194___input_0_1 lut_$abc$10792$new_new_n194___input_0_2 lut_$abc$10792$new_new_n194___input_0_3 lut_$abc$10792$new_new_n194___input_0_4 lut_$abc$10792$new_new_n194___input_0_5 lut_$abc$10792$new_new_n194___output_0_0 
000010 0
100010 0
001010 0
101010 0
000110 0
010110 0
001110 0
101110 0
010001 0
110001 0
011001 0
111001 0
100101 0
110101 0
011101 0
111101 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$abc$3303$li21_li21_input_0_0 lut_$abc$10792$abc$3303$li21_li21_input_0_1 lut_$abc$10792$abc$3303$li21_li21_input_0_2 lut_$abc$10792$abc$3303$li21_li21_input_0_3 lut_$abc$10792$abc$3303$li21_li21_input_0_4 lut_$abc$10792$abc$3303$li21_li21_input_0_5 lut_$abc$10792$abc$3303$li21_li21_output_0_0 
100010 1
001010 1
101010 1
011010 1
111010 1
100110 1
010110 1
110110 1
001110 1
101110 1
011110 1
111110 1
100011 1
100111 1
010111 1
110111 1

.subckt dffre \
    C=dffre_HRDATA[21]_clock_0_0 \
    D=dffre_HRDATA[21]_input_0_0 \
    E=dffre_HRDATA[21]_input_2_0 \
    R=dffre_HRDATA[21]_input_1_0 \
    Q=dffre_HRDATA[21]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][1]_clock_0_0 \
    D=dffre_U_mem.memory[0][1]_input_0_0 \
    E=dffre_U_mem.memory[0][1]_input_2_0 \
    R=dffre_U_mem.memory[0][1]_input_1_0 \
    Q=dffre_U_mem.memory[0][1]_output_0_0

.subckt dffre \
    C=dffre_HRDATA[12]_clock_0_0 \
    D=dffre_HRDATA[12]_input_0_0 \
    E=dffre_HRDATA[12]_input_2_0 \
    R=dffre_HRDATA[12]_input_1_0 \
    Q=dffre_HRDATA[12]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][21]_clock_0_0 \
    D=dffre_U_mem.memory[0][21]_input_0_0 \
    E=dffre_U_mem.memory[0][21]_input_2_0 \
    R=dffre_U_mem.memory[0][21]_input_1_0 \
    Q=dffre_U_mem.memory[0][21]_output_0_0

.subckt dffre \
    C=dffre_HRDATA[13]_clock_0_0 \
    D=dffre_HRDATA[13]_input_0_0 \
    E=dffre_HRDATA[13]_input_2_0 \
    R=dffre_HRDATA[13]_input_1_0 \
    Q=dffre_HRDATA[13]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][30]_clock_0_0 \
    D=dffre_U_mem.memory[0][30]_input_0_0 \
    E=dffre_U_mem.memory[0][30]_input_2_0 \
    R=dffre_U_mem.memory[0][30]_input_1_0 \
    Q=dffre_U_mem.memory[0][30]_output_0_0

.subckt dffre \
    C=dffre_HRDATA[24]_clock_0_0 \
    D=dffre_HRDATA[24]_input_0_0 \
    E=dffre_HRDATA[24]_input_2_0 \
    R=dffre_HRDATA[24]_input_1_0 \
    Q=dffre_HRDATA[24]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][24]_clock_0_0 \
    D=dffre_U_mem.memory[0][24]_input_0_0 \
    E=dffre_U_mem.memory[0][24]_input_2_0 \
    R=dffre_U_mem.memory[0][24]_input_1_0 \
    Q=dffre_U_mem.memory[0][24]_output_0_0

.names lut_$abc$10792$abc$3303$li24_li24_input_0_0 lut_$abc$10792$abc$3303$li24_li24_input_0_1 lut_$abc$10792$abc$3303$li24_li24_input_0_2 lut_$abc$10792$abc$3303$li24_li24_input_0_3 lut_$abc$10792$abc$3303$li24_li24_input_0_4 lut_$abc$10792$abc$3303$li24_li24_input_0_5 lut_$abc$10792$abc$3303$li24_li24_output_0_0 
101000 1
111000 1
001010 1
101010 1
011010 1
111010 1
001110 1
011110 1
101001 1
011001 1
111001 1
011101 1
101011 1
011011 1
111011 1
011111 1

.names lut_$abc$10792$new_new_n241___input_0_0 lut_$abc$10792$new_new_n241___input_0_1 lut_$abc$10792$new_new_n241___input_0_2 lut_$abc$10792$new_new_n241___input_0_3 lut_$abc$10792$new_new_n241___input_0_4 lut_$abc$10792$new_new_n241___input_0_5 lut_$abc$10792$new_new_n241___output_0_0 
010000 0
110000 0
011000 0
111000 0
010100 0
110100 0
011100 0
111100 0
010010 0
110010 0
111010 0
010110 0
110110 0
001110 0
011110 0
111110 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
010011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$new_new_n196___input_0_0 lut_$abc$10792$new_new_n196___input_0_1 lut_$abc$10792$new_new_n196___input_0_2 lut_$abc$10792$new_new_n196___input_0_3 lut_$abc$10792$new_new_n196___input_0_4 lut_$abc$10792$new_new_n196___input_0_5 lut_$abc$10792$new_new_n196___output_0_0 
010010 0
110010 0
011010 0
111010 0
100110 0
110110 0
011110 0
111110 0
000001 0
100001 0
001001 0
101001 0
000101 0
010101 0
001101 0
101101 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$abc$3303$li30_li30_input_0_0 lut_$abc$10792$abc$3303$li30_li30_input_0_1 lut_$abc$10792$abc$3303$li30_li30_input_0_2 lut_$abc$10792$abc$3303$li30_li30_input_0_3 lut_$abc$10792$abc$3303$li30_li30_input_0_4 lut_$abc$10792$abc$3303$li30_li30_input_0_5 lut_$abc$10792$abc$3303$li30_li30_output_0_0 
100010 1
001010 1
101010 1
011010 1
111010 1
100110 1
010110 1
110110 1
001110 1
101110 1
011110 1
111110 1
100011 1
100111 1
010111 1
110111 1

.subckt dffre \
    C=dffre_HRDATA[30]_clock_0_0 \
    D=dffre_HRDATA[30]_input_0_0 \
    E=dffre_HRDATA[30]_input_2_0 \
    R=dffre_HRDATA[30]_input_1_0 \
    Q=dffre_HRDATA[30]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][24]_clock_0_0 \
    D=dffre_U_mem.memory[2][24]_input_0_0 \
    E=dffre_U_mem.memory[2][24]_input_2_0 \
    R=dffre_U_mem.memory[2][24]_input_1_0 \
    Q=dffre_U_mem.memory[2][24]_output_0_0

.subckt dffre \
    C=dffre_HRDATA[14]_clock_0_0 \
    D=dffre_HRDATA[14]_input_0_0 \
    E=dffre_HRDATA[14]_input_2_0 \
    R=dffre_HRDATA[14]_input_1_0 \
    Q=dffre_HRDATA[14]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][30]_clock_0_0 \
    D=dffre_U_mem.memory[2][30]_input_0_0 \
    E=dffre_U_mem.memory[2][30]_input_2_0 \
    R=dffre_U_mem.memory[2][30]_input_1_0 \
    Q=dffre_U_mem.memory[2][30]_output_0_0

.subckt dffre \
    C=dffre_HRDATA[15]_clock_0_0 \
    D=dffre_HRDATA[15]_input_0_0 \
    E=dffre_HRDATA[15]_input_2_0 \
    R=dffre_HRDATA[15]_input_1_0 \
    Q=dffre_HRDATA[15]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][31]_clock_0_0 \
    D=dffre_U_mem.memory[0][31]_input_0_0 \
    E=dffre_U_mem.memory[0][31]_input_2_0 \
    R=dffre_U_mem.memory[0][31]_input_1_0 \
    Q=dffre_U_mem.memory[0][31]_output_0_0

.subckt dffre \
    C=dffre_HRDATA[25]_clock_0_0 \
    D=dffre_HRDATA[25]_input_0_0 \
    E=dffre_HRDATA[25]_input_2_0 \
    R=dffre_HRDATA[25]_input_1_0 \
    Q=dffre_HRDATA[25]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][25]_clock_0_0 \
    D=dffre_U_mem.memory[0][25]_input_0_0 \
    E=dffre_U_mem.memory[0][25]_input_2_0 \
    R=dffre_U_mem.memory[0][25]_input_1_0 \
    Q=dffre_U_mem.memory[0][25]_output_0_0

.names lut_$abc$10792$abc$3303$li25_li25_input_0_0 lut_$abc$10792$abc$3303$li25_li25_input_0_1 lut_$abc$10792$abc$3303$li25_li25_input_0_2 lut_$abc$10792$abc$3303$li25_li25_input_0_3 lut_$abc$10792$abc$3303$li25_li25_input_0_4 lut_$abc$10792$abc$3303$li25_li25_input_0_5 lut_$abc$10792$abc$3303$li25_li25_output_0_0 
101000 1
111000 1
001010 1
101010 1
011010 1
111010 1
001110 1
011110 1
101001 1
011001 1
111001 1
011101 1
101011 1
011011 1
111011 1
011111 1

.names lut_$abc$10792$new_new_n239___input_0_0 lut_$abc$10792$new_new_n239___input_0_1 lut_$abc$10792$new_new_n239___input_0_2 lut_$abc$10792$new_new_n239___input_0_3 lut_$abc$10792$new_new_n239___input_0_4 lut_$abc$10792$new_new_n239___input_0_5 lut_$abc$10792$new_new_n239___output_0_0 
010000 0
110000 0
011000 0
111000 0
010100 0
110100 0
011100 0
111100 0
010010 0
110010 0
111010 0
010110 0
110110 0
001110 0
011110 0
111110 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
010011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$new_new_n198___input_0_0 lut_$abc$10792$new_new_n198___input_0_1 lut_$abc$10792$new_new_n198___input_0_2 lut_$abc$10792$new_new_n198___input_0_3 lut_$abc$10792$new_new_n198___input_0_4 lut_$abc$10792$new_new_n198___input_0_5 lut_$abc$10792$new_new_n198___output_0_0 
010010 0
110010 0
011010 0
111010 0
100110 0
110110 0
011110 0
111110 0
000001 0
100001 0
001001 0
101001 0
000101 0
010101 0
001101 0
101101 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$abc$3303$li31_li31_input_0_0 lut_$abc$10792$abc$3303$li31_li31_input_0_1 lut_$abc$10792$abc$3303$li31_li31_input_0_2 lut_$abc$10792$abc$3303$li31_li31_input_0_3 lut_$abc$10792$abc$3303$li31_li31_input_0_4 lut_$abc$10792$abc$3303$li31_li31_input_0_5 lut_$abc$10792$abc$3303$li31_li31_output_0_0 
100010 1
001010 1
101010 1
011010 1
111010 1
100110 1
010110 1
110110 1
001110 1
101110 1
011110 1
111110 1
100011 1
100111 1
010111 1
110111 1

.subckt dffre \
    C=dffre_HRDATA[31]_clock_0_0 \
    D=dffre_HRDATA[31]_input_0_0 \
    E=dffre_HRDATA[31]_input_2_0 \
    R=dffre_HRDATA[31]_input_1_0 \
    Q=dffre_HRDATA[31]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][25]_clock_0_0 \
    D=dffre_U_mem.memory[2][25]_input_0_0 \
    E=dffre_U_mem.memory[2][25]_input_2_0 \
    R=dffre_U_mem.memory[2][25]_input_1_0 \
    Q=dffre_U_mem.memory[2][25]_output_0_0

.subckt dffre \
    C=dffre_HRDATA[26]_clock_0_0 \
    D=dffre_HRDATA[26]_input_0_0 \
    E=dffre_HRDATA[26]_input_2_0 \
    R=dffre_HRDATA[26]_input_1_0 \
    Q=dffre_HRDATA[26]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][31]_clock_0_0 \
    D=dffre_U_mem.memory[2][31]_input_0_0 \
    E=dffre_U_mem.memory[2][31]_input_2_0 \
    R=dffre_U_mem.memory[2][31]_input_1_0 \
    Q=dffre_U_mem.memory[2][31]_output_0_0

.names lut_$abc$10792$abc$3303$li09_li09_input_0_0 lut_$abc$10792$abc$3303$li09_li09_input_0_1 lut_$abc$10792$abc$3303$li09_li09_input_0_2 lut_$abc$10792$abc$3303$li09_li09_input_0_3 lut_$abc$10792$abc$3303$li09_li09_input_0_4 lut_$abc$10792$abc$3303$li09_li09_input_0_5 lut_$abc$10792$abc$3303$li09_li09_output_0_0 
100010 1
101010 1
011010 1
111010 1
100110 1
101110 1
011110 1
111110 1
000011 1
100011 1
010011 1
110011 1
001011 1
101011 1
011011 1
111011 1

.subckt dffre \
    C=dffre_U_mem.memory[0][26]_clock_0_0 \
    D=dffre_U_mem.memory[0][26]_input_0_0 \
    E=dffre_U_mem.memory[0][26]_input_2_0 \
    R=dffre_U_mem.memory[0][26]_input_1_0 \
    Q=dffre_U_mem.memory[0][26]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][26]_clock_0_0 \
    D=dffre_U_mem.memory[2][26]_input_0_0 \
    E=dffre_U_mem.memory[2][26]_input_2_0 \
    R=dffre_U_mem.memory[2][26]_input_1_0 \
    Q=dffre_U_mem.memory[2][26]_output_0_0

.names lut_$abc$10792$abc$3303$li26_li26_input_0_0 lut_$abc$10792$abc$3303$li26_li26_input_0_1 lut_$abc$10792$abc$3303$li26_li26_input_0_2 lut_$abc$10792$abc$3303$li26_li26_input_0_3 lut_$abc$10792$abc$3303$li26_li26_input_0_4 lut_$abc$10792$abc$3303$li26_li26_input_0_5 lut_$abc$10792$abc$3303$li26_li26_output_0_0 
100010 1
110010 1
000110 1
100110 1
001110 1
101110 1
100011 1
110011 1
001011 1
101011 1
011011 1
111011 1
000111 1
100111 1
001111 1
101111 1

.names __vpr__unconn11 lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_1 lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2 __vpr__unconn12 lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4 lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 
01101 1

.names __vpr__unconn13 __vpr__unconn14 __vpr__unconn15 lut_HREADYOUT_input_0_3 __vpr__unconn16 lut_HREADYOUT_output_0_0 
00010 1

.names lut_$abc$10792$new_new_n200___input_0_0 lut_$abc$10792$new_new_n200___input_0_1 lut_$abc$10792$new_new_n200___input_0_2 lut_$abc$10792$new_new_n200___input_0_3 lut_$abc$10792$new_new_n200___input_0_4 lut_$abc$10792$new_new_n200___input_0_5 lut_$abc$10792$new_new_n200___output_0_0 
010000 0
110000 0
011000 0
111000 0
110100 0
010010 0
110010 0
011010 0
111010 0
000110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
010001 0
011001 0
111001 0
100011 0
010011 0
110011 0
011011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_U_mem.memory[1][9]_clock_0_0 \
    D=dffre_U_mem.memory[1][9]_input_0_0 \
    E=dffre_U_mem.memory[1][9]_input_2_0 \
    R=dffre_U_mem.memory[1][9]_input_1_0 \
    Q=dffre_U_mem.memory[1][9]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][0]_clock_0_0 \
    D=dffre_U_mem.memory[3][0]_input_0_0 \
    E=dffre_U_mem.memory[3][0]_input_2_0 \
    R=dffre_U_mem.memory[3][0]_input_1_0 \
    Q=dffre_U_mem.memory[3][0]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][26]_clock_0_0 \
    D=dffre_U_mem.memory[1][26]_input_0_0 \
    E=dffre_U_mem.memory[1][26]_input_2_0 \
    R=dffre_U_mem.memory[1][26]_input_1_0 \
    Q=dffre_U_mem.memory[1][26]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][26]_clock_0_0 \
    D=dffre_U_mem.memory[3][26]_input_0_0 \
    E=dffre_U_mem.memory[3][26]_input_2_0 \
    R=dffre_U_mem.memory[3][26]_input_1_0 \
    Q=dffre_U_mem.memory[3][26]_output_0_0

.names __vpr__unconn17 __vpr__unconn18 __vpr__unconn19 __vpr__unconn20 __vpr__unconn21 lut_$true_output_0_0 
00000 1

.subckt dffre \
    C=dffre_U_mem.memory[3][1]_clock_0_0 \
    D=dffre_U_mem.memory[3][1]_input_0_0 \
    E=dffre_U_mem.memory[3][1]_input_2_0 \
    R=dffre_U_mem.memory[3][1]_input_1_0 \
    Q=dffre_U_mem.memory[3][1]_output_0_0

.subckt dffre \
    C=dffre_HRDATA[10]_clock_0_0 \
    D=dffre_HRDATA[10]_input_0_0 \
    E=dffre_HRDATA[10]_input_2_0 \
    R=dffre_HRDATA[10]_input_1_0 \
    Q=dffre_HRDATA[10]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][29]_clock_0_0 \
    D=dffre_U_mem.memory[0][29]_input_0_0 \
    E=dffre_U_mem.memory[0][29]_input_2_0 \
    R=dffre_U_mem.memory[0][29]_input_1_0 \
    Q=dffre_U_mem.memory[0][29]_output_0_0

.subckt dffre \
    C=dffre_HRDATA[27]_clock_0_0 \
    D=dffre_HRDATA[27]_input_0_0 \
    E=dffre_HRDATA[27]_input_2_0 \
    R=dffre_HRDATA[27]_input_1_0 \
    Q=dffre_HRDATA[27]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][27]_clock_0_0 \
    D=dffre_U_mem.memory[0][27]_input_0_0 \
    E=dffre_U_mem.memory[0][27]_input_2_0 \
    R=dffre_U_mem.memory[0][27]_input_1_0 \
    Q=dffre_U_mem.memory[0][27]_output_0_0

.names lut_$abc$10792$abc$3303$li27_li27_input_0_0 lut_$abc$10792$abc$3303$li27_li27_input_0_1 lut_$abc$10792$abc$3303$li27_li27_input_0_2 lut_$abc$10792$abc$3303$li27_li27_input_0_3 lut_$abc$10792$abc$3303$li27_li27_input_0_4 lut_$abc$10792$abc$3303$li27_li27_input_0_5 lut_$abc$10792$abc$3303$li27_li27_output_0_0 
101000 1
111000 1
001010 1
101010 1
011010 1
111010 1
001110 1
011110 1
101001 1
011001 1
111001 1
011101 1
101011 1
011011 1
111011 1
011111 1

.names lut_$abc$10792$new_new_n237___input_0_0 lut_$abc$10792$new_new_n237___input_0_1 lut_$abc$10792$new_new_n237___input_0_2 lut_$abc$10792$new_new_n237___input_0_3 lut_$abc$10792$new_new_n237___input_0_4 lut_$abc$10792$new_new_n237___input_0_5 lut_$abc$10792$new_new_n237___output_0_0 
010000 0
110000 0
011000 0
111000 0
010100 0
110100 0
011100 0
111100 0
010010 0
110010 0
111010 0
010110 0
110110 0
001110 0
011110 0
111110 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
010011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$new_new_n202___input_0_0 lut_$abc$10792$new_new_n202___input_0_1 lut_$abc$10792$new_new_n202___input_0_2 lut_$abc$10792$new_new_n202___input_0_3 lut_$abc$10792$new_new_n202___input_0_4 lut_$abc$10792$new_new_n202___input_0_5 lut_$abc$10792$new_new_n202___output_0_0 
010010 0
110010 0
011010 0
111010 0
100110 0
110110 0
011110 0
111110 0
000001 0
100001 0
001001 0
101001 0
000101 0
010101 0
001101 0
101101 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$abc$3303$li29_li29_input_0_0 lut_$abc$10792$abc$3303$li29_li29_input_0_1 lut_$abc$10792$abc$3303$li29_li29_input_0_2 lut_$abc$10792$abc$3303$li29_li29_input_0_3 lut_$abc$10792$abc$3303$li29_li29_input_0_4 lut_$abc$10792$abc$3303$li29_li29_input_0_5 lut_$abc$10792$abc$3303$li29_li29_output_0_0 
100010 1
001010 1
101010 1
011010 1
111010 1
100110 1
010110 1
110110 1
001110 1
101110 1
011110 1
111110 1
100011 1
100111 1
010111 1
110111 1

.subckt dffre \
    C=dffre_HRDATA[29]_clock_0_0 \
    D=dffre_HRDATA[29]_input_0_0 \
    E=dffre_HRDATA[29]_input_2_0 \
    R=dffre_HRDATA[29]_input_1_0 \
    Q=dffre_HRDATA[29]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][27]_clock_0_0 \
    D=dffre_U_mem.memory[2][27]_input_0_0 \
    E=dffre_U_mem.memory[2][27]_input_2_0 \
    R=dffre_U_mem.memory[2][27]_input_1_0 \
    Q=dffre_U_mem.memory[2][27]_output_0_0

.subckt dffre \
    C=dffre_HRDATA[8]_clock_0_0 \
    D=dffre_HRDATA[8]_input_0_0 \
    E=dffre_HRDATA[8]_input_2_0 \
    R=dffre_HRDATA[8]_input_1_0 \
    Q=dffre_HRDATA[8]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][29]_clock_0_0 \
    D=dffre_U_mem.memory[2][29]_input_0_0 \
    E=dffre_U_mem.memory[2][29]_input_2_0 \
    R=dffre_U_mem.memory[2][29]_input_1_0 \
    Q=dffre_U_mem.memory[2][29]_output_0_0

.subckt dffre \
    C=dffre_HRDATA[6]_clock_0_0 \
    D=dffre_HRDATA[6]_input_0_0 \
    E=dffre_HRDATA[6]_input_2_0 \
    R=dffre_HRDATA[6]_input_1_0 \
    Q=dffre_HRDATA[6]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][7]_clock_0_0 \
    D=dffre_U_mem.memory[0][7]_input_0_0 \
    E=dffre_U_mem.memory[0][7]_input_2_0 \
    R=dffre_U_mem.memory[0][7]_input_1_0 \
    Q=dffre_U_mem.memory[0][7]_output_0_0

.subckt dffre \
    C=dffre_HRDATA[2]_clock_0_0 \
    D=dffre_HRDATA[2]_input_0_0 \
    E=dffre_HRDATA[2]_input_2_0 \
    R=dffre_HRDATA[2]_input_1_0 \
    Q=dffre_HRDATA[2]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][2]_clock_0_0 \
    D=dffre_U_mem.memory[0][2]_input_0_0 \
    E=dffre_U_mem.memory[0][2]_input_2_0 \
    R=dffre_U_mem.memory[0][2]_input_1_0 \
    Q=dffre_U_mem.memory[0][2]_output_0_0

.names lut_$abc$10792$abc$3303$li02_li02_input_0_0 lut_$abc$10792$abc$3303$li02_li02_input_0_1 lut_$abc$10792$abc$3303$li02_li02_input_0_2 lut_$abc$10792$abc$3303$li02_li02_input_0_3 lut_$abc$10792$abc$3303$li02_li02_input_0_4 lut_$abc$10792$abc$3303$li02_li02_input_0_5 lut_$abc$10792$abc$3303$li02_li02_output_0_0 
101000 1
111000 1
001010 1
101010 1
011010 1
111010 1
001110 1
011110 1
101001 1
011001 1
111001 1
011101 1
101011 1
011011 1
111011 1
011111 1

.names lut_$abc$10792$new_new_n235___input_0_0 lut_$abc$10792$new_new_n235___input_0_1 lut_$abc$10792$new_new_n235___input_0_2 lut_$abc$10792$new_new_n235___input_0_3 lut_$abc$10792$new_new_n235___input_0_4 lut_$abc$10792$new_new_n235___input_0_5 lut_$abc$10792$new_new_n235___output_0_0 
010000 0
110000 0
011000 0
111000 0
010100 0
110100 0
011100 0
111100 0
010010 0
110010 0
111010 0
010110 0
110110 0
001110 0
011110 0
111110 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
010011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$new_new_n209___input_0_0 lut_$abc$10792$new_new_n209___input_0_1 lut_$abc$10792$new_new_n209___input_0_2 lut_$abc$10792$new_new_n209___input_0_3 lut_$abc$10792$new_new_n209___input_0_4 lut_$abc$10792$new_new_n209___input_0_5 lut_$abc$10792$new_new_n209___output_0_0 
010010 0
110010 0
011010 0
111010 0
100110 0
110110 0
011110 0
111110 0
000001 0
100001 0
001001 0
101001 0
000101 0
010101 0
001101 0
101101 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$abc$3303$li07_li07_input_0_0 lut_$abc$10792$abc$3303$li07_li07_input_0_1 lut_$abc$10792$abc$3303$li07_li07_input_0_2 lut_$abc$10792$abc$3303$li07_li07_input_0_3 lut_$abc$10792$abc$3303$li07_li07_input_0_4 lut_$abc$10792$abc$3303$li07_li07_input_0_5 lut_$abc$10792$abc$3303$li07_li07_output_0_0 
100010 1
001010 1
101010 1
011010 1
111010 1
100110 1
010110 1
110110 1
001110 1
101110 1
011110 1
111110 1
100011 1
100111 1
010111 1
110111 1

.subckt dffre \
    C=dffre_HRDATA[7]_clock_0_0 \
    D=dffre_HRDATA[7]_input_0_0 \
    E=dffre_HRDATA[7]_input_2_0 \
    R=dffre_HRDATA[7]_input_1_0 \
    Q=dffre_HRDATA[7]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][2]_clock_0_0 \
    D=dffre_U_mem.memory[2][2]_input_0_0 \
    E=dffre_U_mem.memory[2][2]_input_2_0 \
    R=dffre_U_mem.memory[2][2]_input_1_0 \
    Q=dffre_U_mem.memory[2][2]_output_0_0

.subckt dffre \
    C=dffre_HRDATA[5]_clock_0_0 \
    D=dffre_HRDATA[5]_input_0_0 \
    E=dffre_HRDATA[5]_input_2_0 \
    R=dffre_HRDATA[5]_input_1_0 \
    Q=dffre_HRDATA[5]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][7]_clock_0_0 \
    D=dffre_U_mem.memory[2][7]_input_0_0 \
    E=dffre_U_mem.memory[2][7]_input_2_0 \
    R=dffre_U_mem.memory[2][7]_input_1_0 \
    Q=dffre_U_mem.memory[2][7]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][8]_clock_0_0 \
    D=dffre_U_mem.memory[0][8]_input_0_0 \
    E=dffre_U_mem.memory[0][8]_input_2_0 \
    R=dffre_U_mem.memory[0][8]_input_1_0 \
    Q=dffre_U_mem.memory[0][8]_output_0_0

.subckt dffre \
    C=dffre_HRDATA[3]_clock_0_0 \
    D=dffre_HRDATA[3]_input_0_0 \
    E=dffre_HRDATA[3]_input_2_0 \
    R=dffre_HRDATA[3]_input_1_0 \
    Q=dffre_HRDATA[3]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][3]_clock_0_0 \
    D=dffre_U_mem.memory[0][3]_input_0_0 \
    E=dffre_U_mem.memory[0][3]_input_2_0 \
    R=dffre_U_mem.memory[0][3]_input_1_0 \
    Q=dffre_U_mem.memory[0][3]_output_0_0

.names lut_$abc$10792$abc$3303$li03_li03_input_0_0 lut_$abc$10792$abc$3303$li03_li03_input_0_1 lut_$abc$10792$abc$3303$li03_li03_input_0_2 lut_$abc$10792$abc$3303$li03_li03_input_0_3 lut_$abc$10792$abc$3303$li03_li03_input_0_4 lut_$abc$10792$abc$3303$li03_li03_input_0_5 lut_$abc$10792$abc$3303$li03_li03_output_0_0 
100100 1
110100 1
000110 1
100110 1
010110 1
110110 1
001110 1
011110 1
100101 1
010101 1
110101 1
011101 1
100111 1
010111 1
110111 1
011111 1

.names lut_$abc$10792$new_new_n233___input_0_0 lut_$abc$10792$new_new_n233___input_0_1 lut_$abc$10792$new_new_n233___input_0_2 lut_$abc$10792$new_new_n233___input_0_3 lut_$abc$10792$new_new_n233___input_0_4 lut_$abc$10792$new_new_n233___input_0_5 lut_$abc$10792$new_new_n233___output_0_0 
010000 0
110000 0
011000 0
111000 0
010100 0
110100 0
111100 0
010010 0
110010 0
011010 0
111010 0
010110 0
110110 0
001110 0
011110 0
111110 0
010101 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$new_new_n211___input_0_0 lut_$abc$10792$new_new_n211___input_0_1 lut_$abc$10792$new_new_n211___input_0_2 lut_$abc$10792$new_new_n211___input_0_3 lut_$abc$10792$new_new_n211___input_0_4 lut_$abc$10792$new_new_n211___input_0_5 lut_$abc$10792$new_new_n211___output_0_0 
010000 0
110000 0
011000 0
111000 0
010100 0
011100 0
111100 0
010010 0
110010 0
011010 0
111010 0
100110 0
010110 0
110110 0
011110 0
111110 0
010101 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$abc$3303$li08_li08_input_0_0 lut_$abc$10792$abc$3303$li08_li08_input_0_1 lut_$abc$10792$abc$3303$li08_li08_input_0_2 lut_$abc$10792$abc$3303$li08_li08_input_0_3 lut_$abc$10792$abc$3303$li08_li08_input_0_4 lut_$abc$10792$abc$3303$li08_li08_input_0_5 lut_$abc$10792$abc$3303$li08_li08_output_0_0 
110010 1
001010 1
101010 1
011010 1
111010 1
000110 1
100110 1
110110 1
001110 1
101110 1
011110 1
111110 1
110011 1
000111 1
100111 1
110111 1

.subckt dffre \
    C=dffre_HRDATA[4]_clock_0_0 \
    D=dffre_HRDATA[4]_input_0_0 \
    E=dffre_HRDATA[4]_input_2_0 \
    R=dffre_HRDATA[4]_input_1_0 \
    Q=dffre_HRDATA[4]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][3]_clock_0_0 \
    D=dffre_U_mem.memory[2][3]_input_0_0 \
    E=dffre_U_mem.memory[2][3]_input_2_0 \
    R=dffre_U_mem.memory[2][3]_input_1_0 \
    Q=dffre_U_mem.memory[2][3]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][8]_clock_0_0 \
    D=dffre_U_mem.memory[2][8]_input_0_0 \
    E=dffre_U_mem.memory[2][8]_input_2_0 \
    R=dffre_U_mem.memory[2][8]_input_1_0 \
    Q=dffre_U_mem.memory[2][8]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][10]_clock_0_0 \
    D=dffre_U_mem.memory[0][10]_input_0_0 \
    E=dffre_U_mem.memory[0][10]_input_2_0 \
    R=dffre_U_mem.memory[0][10]_input_1_0 \
    Q=dffre_U_mem.memory[0][10]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][10]_clock_0_0 \
    D=dffre_U_mem.memory[2][10]_input_0_0 \
    E=dffre_U_mem.memory[2][10]_input_2_0 \
    R=dffre_U_mem.memory[2][10]_input_1_0 \
    Q=dffre_U_mem.memory[2][10]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][4]_clock_0_0 \
    D=dffre_U_mem.memory[0][4]_input_0_0 \
    E=dffre_U_mem.memory[0][4]_input_2_0 \
    R=dffre_U_mem.memory[0][4]_input_1_0 \
    Q=dffre_U_mem.memory[0][4]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][4]_clock_0_0 \
    D=dffre_U_mem.memory[2][4]_input_0_0 \
    E=dffre_U_mem.memory[2][4]_input_2_0 \
    R=dffre_U_mem.memory[2][4]_input_1_0 \
    Q=dffre_U_mem.memory[2][4]_output_0_0

.names lut_$abc$10792$abc$3303$li04_li04_input_0_0 lut_$abc$10792$abc$3303$li04_li04_input_0_1 lut_$abc$10792$abc$3303$li04_li04_input_0_2 lut_$abc$10792$abc$3303$li04_li04_input_0_3 lut_$abc$10792$abc$3303$li04_li04_input_0_4 lut_$abc$10792$abc$3303$li04_li04_input_0_5 lut_$abc$10792$abc$3303$li04_li04_output_0_0 
101000 1
111000 1
001010 1
101010 1
011010 1
111010 1
001110 1
011110 1
101001 1
011001 1
111001 1
011101 1
101011 1
011011 1
111011 1
011111 1

.names lut_$abc$10792$new_new_n229___input_0_0 lut_$abc$10792$new_new_n229___input_0_1 lut_$abc$10792$new_new_n229___input_0_2 lut_$abc$10792$new_new_n229___input_0_3 lut_$abc$10792$new_new_n229___input_0_4 lut_$abc$10792$new_new_n229___input_0_5 lut_$abc$10792$new_new_n229___output_0_0 
010000 0
110000 0
111000 0
010100 0
110100 0
001100 0
011100 0
111100 0
010010 0
110010 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
010001 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
010011 0
110011 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$new_new_n213___input_0_0 lut_$abc$10792$new_new_n213___input_0_1 lut_$abc$10792$new_new_n213___input_0_2 lut_$abc$10792$new_new_n213___input_0_3 lut_$abc$10792$new_new_n213___input_0_4 lut_$abc$10792$new_new_n213___input_0_5 lut_$abc$10792$new_new_n213___output_0_0 
100100 0
110100 0
101100 0
111100 0
010110 0
110110 0
101110 0
111110 0
000001 0
010001 0
001001 0
011001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
000011 0
100011 0
001011 0
011011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$abc$3303$li10_li10_input_0_0 lut_$abc$10792$abc$3303$li10_li10_input_0_1 lut_$abc$10792$abc$3303$li10_li10_input_0_2 lut_$abc$10792$abc$3303$li10_li10_input_0_3 lut_$abc$10792$abc$3303$li10_li10_input_0_4 lut_$abc$10792$abc$3303$li10_li10_input_0_5 lut_$abc$10792$abc$3303$li10_li10_output_0_0 
110010 1
001010 1
101010 1
011010 1
111010 1
110110 1
000011 1
100011 1
110011 1
001011 1
101011 1
011011 1
111011 1
000111 1
100111 1
110111 1

.subckt dffre \
    C=dffre_U_mem.memory[1][4]_clock_0_0 \
    D=dffre_U_mem.memory[1][4]_input_0_0 \
    E=dffre_U_mem.memory[1][4]_input_2_0 \
    R=dffre_U_mem.memory[1][4]_input_1_0 \
    Q=dffre_U_mem.memory[1][4]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][4]_clock_0_0 \
    D=dffre_U_mem.memory[3][4]_input_0_0 \
    E=dffre_U_mem.memory[3][4]_input_2_0 \
    R=dffre_U_mem.memory[3][4]_input_1_0 \
    Q=dffre_U_mem.memory[3][4]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][10]_clock_0_0 \
    D=dffre_U_mem.memory[1][10]_input_0_0 \
    E=dffre_U_mem.memory[1][10]_input_2_0 \
    R=dffre_U_mem.memory[1][10]_input_1_0 \
    Q=dffre_U_mem.memory[1][10]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][10]_clock_0_0 \
    D=dffre_U_mem.memory[3][10]_input_0_0 \
    E=dffre_U_mem.memory[3][10]_input_2_0 \
    R=dffre_U_mem.memory[3][10]_input_1_0 \
    Q=dffre_U_mem.memory[3][10]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][11]_clock_0_0 \
    D=dffre_U_mem.memory[0][11]_input_0_0 \
    E=dffre_U_mem.memory[0][11]_input_2_0 \
    R=dffre_U_mem.memory[0][11]_input_1_0 \
    Q=dffre_U_mem.memory[0][11]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][11]_clock_0_0 \
    D=dffre_U_mem.memory[2][11]_input_0_0 \
    E=dffre_U_mem.memory[2][11]_input_2_0 \
    R=dffre_U_mem.memory[2][11]_input_1_0 \
    Q=dffre_U_mem.memory[2][11]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][5]_clock_0_0 \
    D=dffre_U_mem.memory[0][5]_input_0_0 \
    E=dffre_U_mem.memory[0][5]_input_2_0 \
    R=dffre_U_mem.memory[0][5]_input_1_0 \
    Q=dffre_U_mem.memory[0][5]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][5]_clock_0_0 \
    D=dffre_U_mem.memory[2][5]_input_0_0 \
    E=dffre_U_mem.memory[2][5]_input_2_0 \
    R=dffre_U_mem.memory[2][5]_input_1_0 \
    Q=dffre_U_mem.memory[2][5]_output_0_0

.names lut_$abc$10792$abc$3303$li05_li05_input_0_0 lut_$abc$10792$abc$3303$li05_li05_input_0_1 lut_$abc$10792$abc$3303$li05_li05_input_0_2 lut_$abc$10792$abc$3303$li05_li05_input_0_3 lut_$abc$10792$abc$3303$li05_li05_input_0_4 lut_$abc$10792$abc$3303$li05_li05_input_0_5 lut_$abc$10792$abc$3303$li05_li05_output_0_0 
101000 1
111000 1
001010 1
101010 1
011010 1
111010 1
001110 1
011110 1
101001 1
011001 1
111001 1
011101 1
101011 1
011011 1
111011 1
011111 1

.names lut_$abc$10792$new_new_n227___input_0_0 lut_$abc$10792$new_new_n227___input_0_1 lut_$abc$10792$new_new_n227___input_0_2 lut_$abc$10792$new_new_n227___input_0_3 lut_$abc$10792$new_new_n227___input_0_4 lut_$abc$10792$new_new_n227___input_0_5 lut_$abc$10792$new_new_n227___output_0_0 
010000 0
110000 0
111000 0
010100 0
110100 0
001100 0
011100 0
111100 0
010010 0
110010 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
010001 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
010011 0
110011 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$new_new_n215___input_0_0 lut_$abc$10792$new_new_n215___input_0_1 lut_$abc$10792$new_new_n215___input_0_2 lut_$abc$10792$new_new_n215___input_0_3 lut_$abc$10792$new_new_n215___input_0_4 lut_$abc$10792$new_new_n215___input_0_5 lut_$abc$10792$new_new_n215___output_0_0 
100100 0
110100 0
101100 0
111100 0
010110 0
110110 0
101110 0
111110 0
000001 0
010001 0
001001 0
011001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
000011 0
100011 0
001011 0
011011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$abc$3303$li11_li11_input_0_0 lut_$abc$10792$abc$3303$li11_li11_input_0_1 lut_$abc$10792$abc$3303$li11_li11_input_0_2 lut_$abc$10792$abc$3303$li11_li11_input_0_3 lut_$abc$10792$abc$3303$li11_li11_input_0_4 lut_$abc$10792$abc$3303$li11_li11_input_0_5 lut_$abc$10792$abc$3303$li11_li11_output_0_0 
110010 1
001010 1
101010 1
011010 1
111010 1
110110 1
000011 1
100011 1
110011 1
001011 1
101011 1
011011 1
111011 1
000111 1
100111 1
110111 1

.subckt dffre \
    C=dffre_U_mem.memory[1][5]_clock_0_0 \
    D=dffre_U_mem.memory[1][5]_input_0_0 \
    E=dffre_U_mem.memory[1][5]_input_2_0 \
    R=dffre_U_mem.memory[1][5]_input_1_0 \
    Q=dffre_U_mem.memory[1][5]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][5]_clock_0_0 \
    D=dffre_U_mem.memory[3][5]_input_0_0 \
    E=dffre_U_mem.memory[3][5]_input_2_0 \
    R=dffre_U_mem.memory[3][5]_input_1_0 \
    Q=dffre_U_mem.memory[3][5]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][11]_clock_0_0 \
    D=dffre_U_mem.memory[1][11]_input_0_0 \
    E=dffre_U_mem.memory[1][11]_input_2_0 \
    R=dffre_U_mem.memory[1][11]_input_1_0 \
    Q=dffre_U_mem.memory[1][11]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][11]_clock_0_0 \
    D=dffre_U_mem.memory[3][11]_input_0_0 \
    E=dffre_U_mem.memory[3][11]_input_2_0 \
    R=dffre_U_mem.memory[3][11]_input_1_0 \
    Q=dffre_U_mem.memory[3][11]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][12]_clock_0_0 \
    D=dffre_U_mem.memory[0][12]_input_0_0 \
    E=dffre_U_mem.memory[0][12]_input_2_0 \
    R=dffre_U_mem.memory[0][12]_input_1_0 \
    Q=dffre_U_mem.memory[0][12]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][12]_clock_0_0 \
    D=dffre_U_mem.memory[2][12]_input_0_0 \
    E=dffre_U_mem.memory[2][12]_input_2_0 \
    R=dffre_U_mem.memory[2][12]_input_1_0 \
    Q=dffre_U_mem.memory[2][12]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][6]_clock_0_0 \
    D=dffre_U_mem.memory[0][6]_input_0_0 \
    E=dffre_U_mem.memory[0][6]_input_2_0 \
    R=dffre_U_mem.memory[0][6]_input_1_0 \
    Q=dffre_U_mem.memory[0][6]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][6]_clock_0_0 \
    D=dffre_U_mem.memory[2][6]_input_0_0 \
    E=dffre_U_mem.memory[2][6]_input_2_0 \
    R=dffre_U_mem.memory[2][6]_input_1_0 \
    Q=dffre_U_mem.memory[2][6]_output_0_0

.names lut_$abc$10792$abc$3303$li06_li06_input_0_0 lut_$abc$10792$abc$3303$li06_li06_input_0_1 lut_$abc$10792$abc$3303$li06_li06_input_0_2 lut_$abc$10792$abc$3303$li06_li06_input_0_3 lut_$abc$10792$abc$3303$li06_li06_input_0_4 lut_$abc$10792$abc$3303$li06_li06_input_0_5 lut_$abc$10792$abc$3303$li06_li06_output_0_0 
101000 1
111000 1
001010 1
101010 1
011010 1
111010 1
001110 1
011110 1
101001 1
011001 1
111001 1
011101 1
101011 1
011011 1
111011 1
011111 1

.names lut_$abc$10792$new_new_n225___input_0_0 lut_$abc$10792$new_new_n225___input_0_1 lut_$abc$10792$new_new_n225___input_0_2 lut_$abc$10792$new_new_n225___input_0_3 lut_$abc$10792$new_new_n225___input_0_4 lut_$abc$10792$new_new_n225___input_0_5 lut_$abc$10792$new_new_n225___output_0_0 
010000 0
110000 0
111000 0
010100 0
110100 0
001100 0
011100 0
111100 0
010010 0
110010 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
010001 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
010011 0
110011 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$new_new_n217___input_0_0 lut_$abc$10792$new_new_n217___input_0_1 lut_$abc$10792$new_new_n217___input_0_2 lut_$abc$10792$new_new_n217___input_0_3 lut_$abc$10792$new_new_n217___input_0_4 lut_$abc$10792$new_new_n217___input_0_5 lut_$abc$10792$new_new_n217___output_0_0 
100100 0
110100 0
101100 0
111100 0
010110 0
110110 0
101110 0
111110 0
000001 0
010001 0
001001 0
011001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
000011 0
100011 0
001011 0
011011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$abc$3303$li12_li12_input_0_0 lut_$abc$10792$abc$3303$li12_li12_input_0_1 lut_$abc$10792$abc$3303$li12_li12_input_0_2 lut_$abc$10792$abc$3303$li12_li12_input_0_3 lut_$abc$10792$abc$3303$li12_li12_input_0_4 lut_$abc$10792$abc$3303$li12_li12_input_0_5 lut_$abc$10792$abc$3303$li12_li12_output_0_0 
110010 1
001010 1
101010 1
011010 1
111010 1
110110 1
000011 1
100011 1
110011 1
001011 1
101011 1
011011 1
111011 1
000111 1
100111 1
110111 1

.subckt dffre \
    C=dffre_U_mem.memory[1][6]_clock_0_0 \
    D=dffre_U_mem.memory[1][6]_input_0_0 \
    E=dffre_U_mem.memory[1][6]_input_2_0 \
    R=dffre_U_mem.memory[1][6]_input_1_0 \
    Q=dffre_U_mem.memory[1][6]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][6]_clock_0_0 \
    D=dffre_U_mem.memory[3][6]_input_0_0 \
    E=dffre_U_mem.memory[3][6]_input_2_0 \
    R=dffre_U_mem.memory[3][6]_input_1_0 \
    Q=dffre_U_mem.memory[3][6]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][12]_clock_0_0 \
    D=dffre_U_mem.memory[1][12]_input_0_0 \
    E=dffre_U_mem.memory[1][12]_input_2_0 \
    R=dffre_U_mem.memory[1][12]_input_1_0 \
    Q=dffre_U_mem.memory[1][12]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][12]_clock_0_0 \
    D=dffre_U_mem.memory[3][12]_input_0_0 \
    E=dffre_U_mem.memory[3][12]_input_2_0 \
    R=dffre_U_mem.memory[3][12]_input_1_0 \
    Q=dffre_U_mem.memory[3][12]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][13]_clock_0_0 \
    D=dffre_U_mem.memory[0][13]_input_0_0 \
    E=dffre_U_mem.memory[0][13]_input_2_0 \
    R=dffre_U_mem.memory[0][13]_input_1_0 \
    Q=dffre_U_mem.memory[0][13]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][13]_clock_0_0 \
    D=dffre_U_mem.memory[2][13]_input_0_0 \
    E=dffre_U_mem.memory[2][13]_input_2_0 \
    R=dffre_U_mem.memory[2][13]_input_1_0 \
    Q=dffre_U_mem.memory[2][13]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][15]_clock_0_0 \
    D=dffre_U_mem.memory[0][15]_input_0_0 \
    E=dffre_U_mem.memory[0][15]_input_2_0 \
    R=dffre_U_mem.memory[0][15]_input_1_0 \
    Q=dffre_U_mem.memory[0][15]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][15]_clock_0_0 \
    D=dffre_U_mem.memory[2][15]_input_0_0 \
    E=dffre_U_mem.memory[2][15]_input_2_0 \
    R=dffre_U_mem.memory[2][15]_input_1_0 \
    Q=dffre_U_mem.memory[2][15]_output_0_0

.names lut_$abc$10792$abc$3303$li15_li15_input_0_0 lut_$abc$10792$abc$3303$li15_li15_input_0_1 lut_$abc$10792$abc$3303$li15_li15_input_0_2 lut_$abc$10792$abc$3303$li15_li15_input_0_3 lut_$abc$10792$abc$3303$li15_li15_input_0_4 lut_$abc$10792$abc$3303$li15_li15_input_0_5 lut_$abc$10792$abc$3303$li15_li15_output_0_0 
101000 1
011000 1
111000 1
101100 1
111100 1
101010 1
011010 1
111010 1
001110 1
101110 1
011110 1
111110 1
011001 1
011011 1
001111 1
011111 1

.names lut_$abc$10792$new_new_n223___input_0_0 lut_$abc$10792$new_new_n223___input_0_1 lut_$abc$10792$new_new_n223___input_0_2 lut_$abc$10792$new_new_n223___input_0_3 lut_$abc$10792$new_new_n223___input_0_4 lut_$abc$10792$new_new_n223___input_0_5 lut_$abc$10792$new_new_n223___output_0_0 
010000 0
110000 0
111000 0
010100 0
110100 0
001100 0
011100 0
111100 0
010010 0
110010 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
010001 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
010011 0
110011 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$new_new_n219___input_0_0 lut_$abc$10792$new_new_n219___input_0_1 lut_$abc$10792$new_new_n219___input_0_2 lut_$abc$10792$new_new_n219___input_0_3 lut_$abc$10792$new_new_n219___input_0_4 lut_$abc$10792$new_new_n219___input_0_5 lut_$abc$10792$new_new_n219___output_0_0 
100100 0
110100 0
011100 0
111100 0
100110 0
110110 0
101110 0
111110 0
000001 0
010001 0
001001 0
101001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
000011 0
010011 0
001011 0
011011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$abc$3303$li13_li13_input_0_0 lut_$abc$10792$abc$3303$li13_li13_input_0_1 lut_$abc$10792$abc$3303$li13_li13_input_0_2 lut_$abc$10792$abc$3303$li13_li13_input_0_3 lut_$abc$10792$abc$3303$li13_li13_input_0_4 lut_$abc$10792$abc$3303$li13_li13_input_0_5 lut_$abc$10792$abc$3303$li13_li13_output_0_0 
101000 1
111000 1
110010 1
101010 1
111010 1
110110 1
100001 1
101001 1
111001 1
100101 1
100011 1
110011 1
101011 1
111011 1
100111 1
110111 1

.subckt dffre \
    C=dffre_U_mem.memory[3][15]_clock_0_0 \
    D=dffre_U_mem.memory[3][15]_input_0_0 \
    E=dffre_U_mem.memory[3][15]_input_2_0 \
    R=dffre_U_mem.memory[3][15]_input_1_0 \
    Q=dffre_U_mem.memory[3][15]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][15]_clock_0_0 \
    D=dffre_U_mem.memory[1][15]_input_0_0 \
    E=dffre_U_mem.memory[1][15]_input_2_0 \
    R=dffre_U_mem.memory[1][15]_input_1_0 \
    Q=dffre_U_mem.memory[1][15]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][13]_clock_0_0 \
    D=dffre_U_mem.memory[3][13]_input_0_0 \
    E=dffre_U_mem.memory[3][13]_input_2_0 \
    R=dffre_U_mem.memory[3][13]_input_1_0 \
    Q=dffre_U_mem.memory[3][13]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][13]_clock_0_0 \
    D=dffre_U_mem.memory[1][13]_input_0_0 \
    E=dffre_U_mem.memory[1][13]_input_2_0 \
    R=dffre_U_mem.memory[1][13]_input_1_0 \
    Q=dffre_U_mem.memory[1][13]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][28]_clock_0_0 \
    D=dffre_U_mem.memory[0][28]_input_0_0 \
    E=dffre_U_mem.memory[0][28]_input_2_0 \
    R=dffre_U_mem.memory[0][28]_input_1_0 \
    Q=dffre_U_mem.memory[0][28]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][28]_clock_0_0 \
    D=dffre_U_mem.memory[2][28]_input_0_0 \
    E=dffre_U_mem.memory[2][28]_input_2_0 \
    R=dffre_U_mem.memory[2][28]_input_1_0 \
    Q=dffre_U_mem.memory[2][28]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][14]_clock_0_0 \
    D=dffre_U_mem.memory[0][14]_input_0_0 \
    E=dffre_U_mem.memory[0][14]_input_2_0 \
    R=dffre_U_mem.memory[0][14]_input_1_0 \
    Q=dffre_U_mem.memory[0][14]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][14]_clock_0_0 \
    D=dffre_U_mem.memory[2][14]_input_0_0 \
    E=dffre_U_mem.memory[2][14]_input_2_0 \
    R=dffre_U_mem.memory[2][14]_input_1_0 \
    Q=dffre_U_mem.memory[2][14]_output_0_0

.names lut_$abc$10792$abc$3303$li14_li14_input_0_0 lut_$abc$10792$abc$3303$li14_li14_input_0_1 lut_$abc$10792$abc$3303$li14_li14_input_0_2 lut_$abc$10792$abc$3303$li14_li14_input_0_3 lut_$abc$10792$abc$3303$li14_li14_input_0_4 lut_$abc$10792$abc$3303$li14_li14_input_0_5 lut_$abc$10792$abc$3303$li14_li14_output_0_0 
011000 1
111000 1
110100 1
011100 1
111100 1
010010 1
110010 1
011010 1
111010 1
110110 1
011110 1
111110 1
110101 1
010011 1
110011 1
110111 1

.names lut_$abc$10792$new_new_n249___input_0_0 lut_$abc$10792$new_new_n249___input_0_1 lut_$abc$10792$new_new_n249___input_0_2 lut_$abc$10792$new_new_n249___input_0_3 lut_$abc$10792$new_new_n249___input_0_4 lut_$abc$10792$new_new_n249___input_0_5 lut_$abc$10792$new_new_n249___output_0_0 
000100 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
001010 0
011010 0
111010 0
100110 0
001110 0
101110 0
011110 0
111110 0
101001 0
000101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
001011 0
101011 0
011011 0
111011 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$new_new_n221___input_0_0 lut_$abc$10792$new_new_n221___input_0_1 lut_$abc$10792$new_new_n221___input_0_2 lut_$abc$10792$new_new_n221___input_0_3 lut_$abc$10792$new_new_n221___input_0_4 lut_$abc$10792$new_new_n221___input_0_5 lut_$abc$10792$new_new_n221___output_0_0 
001000 0
101000 0
011000 0
111000 0
110100 0
001100 0
011100 0
111100 0
010010 0
101010 0
011010 0
111010 0
010110 0
110110 0
011110 0
111110 0
001001 0
101001 0
011001 0
111001 0
001101 0
101101 0
011101 0
111101 0
010011 0
110011 0
011011 0
111011 0
010111 0
110111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_U_mem.memory[3][7]_clock_0_0 \
    D=dffre_U_mem.memory[3][7]_input_0_0 \
    E=dffre_U_mem.memory[3][7]_input_2_0 \
    R=dffre_U_mem.memory[3][7]_input_1_0 \
    Q=dffre_U_mem.memory[3][7]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][7]_clock_0_0 \
    D=dffre_U_mem.memory[1][7]_input_0_0 \
    E=dffre_U_mem.memory[1][7]_input_2_0 \
    R=dffre_U_mem.memory[1][7]_input_1_0 \
    Q=dffre_U_mem.memory[1][7]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][14]_clock_0_0 \
    D=dffre_U_mem.memory[3][14]_input_0_0 \
    E=dffre_U_mem.memory[3][14]_input_2_0 \
    R=dffre_U_mem.memory[3][14]_input_1_0 \
    Q=dffre_U_mem.memory[3][14]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][14]_clock_0_0 \
    D=dffre_U_mem.memory[1][14]_input_0_0 \
    E=dffre_U_mem.memory[1][14]_input_2_0 \
    R=dffre_U_mem.memory[1][14]_input_1_0 \
    Q=dffre_U_mem.memory[1][14]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][8]_clock_0_0 \
    D=dffre_U_mem.memory[3][8]_input_0_0 \
    E=dffre_U_mem.memory[3][8]_input_2_0 \
    R=dffre_U_mem.memory[3][8]_input_1_0 \
    Q=dffre_U_mem.memory[3][8]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][8]_clock_0_0 \
    D=dffre_U_mem.memory[1][8]_input_0_0 \
    E=dffre_U_mem.memory[1][8]_input_2_0 \
    R=dffre_U_mem.memory[1][8]_input_1_0 \
    Q=dffre_U_mem.memory[1][8]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][17]_clock_0_0 \
    D=dffre_U_mem.memory[2][17]_input_0_0 \
    E=dffre_U_mem.memory[2][17]_input_2_0 \
    R=dffre_U_mem.memory[2][17]_input_1_0 \
    Q=dffre_U_mem.memory[2][17]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][17]_clock_0_0 \
    D=dffre_U_mem.memory[0][17]_input_0_0 \
    E=dffre_U_mem.memory[0][17]_input_2_0 \
    R=dffre_U_mem.memory[0][17]_input_1_0 \
    Q=dffre_U_mem.memory[0][17]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][20]_clock_0_0 \
    D=dffre_U_mem.memory[2][20]_input_0_0 \
    E=dffre_U_mem.memory[2][20]_input_2_0 \
    R=dffre_U_mem.memory[2][20]_input_1_0 \
    Q=dffre_U_mem.memory[2][20]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][20]_clock_0_0 \
    D=dffre_U_mem.memory[0][20]_input_0_0 \
    E=dffre_U_mem.memory[0][20]_input_2_0 \
    R=dffre_U_mem.memory[0][20]_input_1_0 \
    Q=dffre_U_mem.memory[0][20]_output_0_0

.names lut_$abc$10792$new_new_n187___input_0_0 lut_$abc$10792$new_new_n187___input_0_1 lut_$abc$10792$new_new_n187___input_0_2 lut_$abc$10792$new_new_n187___input_0_3 lut_$abc$10792$new_new_n187___input_0_4 lut_$abc$10792$new_new_n187___input_0_5 lut_$abc$10792$new_new_n187___output_0_0 
001000 0
011000 0
001100 0
101100 0
011100 0
001010 0
011010 0
011110 0
100001 0
110001 0
001001 0
101001 0
011001 0
111001 0
110101 0
001101 0
101101 0
011101 0
111101 0
100011 0
110011 0
001011 0
101011 0
011011 0
111011 0
000111 0
100111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$new_new_n253___input_0_0 lut_$abc$10792$new_new_n253___input_0_1 lut_$abc$10792$new_new_n253___input_0_2 lut_$abc$10792$new_new_n253___input_0_3 lut_$abc$10792$new_new_n253___input_0_4 lut_$abc$10792$new_new_n253___input_0_5 lut_$abc$10792$new_new_n253___output_0_0 
001000 0
011000 0
001100 0
101100 0
011100 0
001010 0
011010 0
011110 0
100001 0
110001 0
001001 0
101001 0
011001 0
111001 0
110101 0
001101 0
101101 0
011101 0
111101 0
100011 0
110011 0
001011 0
101011 0
011011 0
111011 0
000111 0
100111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_U_mem.memory[0][23]_clock_0_0 \
    D=dffre_U_mem.memory[0][23]_input_0_0 \
    E=dffre_U_mem.memory[0][23]_input_2_0 \
    R=dffre_U_mem.memory[0][23]_input_1_0 \
    Q=dffre_U_mem.memory[0][23]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][23]_clock_0_0 \
    D=dffre_U_mem.memory[2][23]_input_0_0 \
    E=dffre_U_mem.memory[2][23]_input_2_0 \
    R=dffre_U_mem.memory[2][23]_input_1_0 \
    Q=dffre_U_mem.memory[2][23]_output_0_0

.names lut_$abc$10792$new_new_n251___input_0_0 lut_$abc$10792$new_new_n251___input_0_1 lut_$abc$10792$new_new_n251___input_0_2 lut_$abc$10792$new_new_n251___input_0_3 lut_$abc$10792$new_new_n251___input_0_4 lut_$abc$10792$new_new_n251___input_0_5 lut_$abc$10792$new_new_n251___output_0_0 
001000 0
101000 0
011000 0
111000 0
001100 0
101100 0
011100 0
111100 0
100010 0
110010 0
101010 0
111010 0
100110 0
110110 0
101110 0
111110 0
001001 0
101001 0
011001 0
111001 0
100101 0
101101 0
011101 0
111101 0
110011 0
001011 0
101011 0
111011 0
100111 0
110111 0
101111 0
111111 0

.subckt dffre \
    C=dffre_U_mem.memory[0][22]_clock_0_0 \
    D=dffre_U_mem.memory[0][22]_input_0_0 \
    E=dffre_U_mem.memory[0][22]_input_2_0 \
    R=dffre_U_mem.memory[0][22]_input_1_0 \
    Q=dffre_U_mem.memory[0][22]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][22]_clock_0_0 \
    D=dffre_U_mem.memory[2][22]_input_0_0 \
    E=dffre_U_mem.memory[2][22]_input_2_0 \
    R=dffre_U_mem.memory[2][22]_input_1_0 \
    Q=dffre_U_mem.memory[2][22]_output_0_0

.names lut_$abc$10792$new_new_n245___input_0_0 lut_$abc$10792$new_new_n245___input_0_1 lut_$abc$10792$new_new_n245___input_0_2 lut_$abc$10792$new_new_n245___input_0_3 lut_$abc$10792$new_new_n245___input_0_4 lut_$abc$10792$new_new_n245___input_0_5 lut_$abc$10792$new_new_n245___output_0_0 
010000 0
011000 0
010100 0
011100 0
010010 0
110010 0
010110 0
011110 0
100001 0
010001 0
110001 0
101001 0
011001 0
111001 0
100101 0
010101 0
110101 0
101101 0
011101 0
111101 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
101111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_U_mem.memory[0][16]_clock_0_0 \
    D=dffre_U_mem.memory[0][16]_input_0_0 \
    E=dffre_U_mem.memory[0][16]_input_2_0 \
    R=dffre_U_mem.memory[0][16]_input_1_0 \
    Q=dffre_U_mem.memory[0][16]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][16]_clock_0_0 \
    D=dffre_U_mem.memory[2][16]_input_0_0 \
    E=dffre_U_mem.memory[2][16]_input_2_0 \
    R=dffre_U_mem.memory[2][16]_input_1_0 \
    Q=dffre_U_mem.memory[2][16]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[0][9]_clock_0_0 \
    D=dffre_U_mem.memory[0][9]_input_0_0 \
    E=dffre_U_mem.memory[0][9]_input_2_0 \
    R=dffre_U_mem.memory[0][9]_input_1_0 \
    Q=dffre_U_mem.memory[0][9]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[2][9]_clock_0_0 \
    D=dffre_U_mem.memory[2][9]_input_0_0 \
    E=dffre_U_mem.memory[2][9]_input_2_0 \
    R=dffre_U_mem.memory[2][9]_input_1_0 \
    Q=dffre_U_mem.memory[2][9]_output_0_0

.names lut_$abc$10792$new_new_n231___input_0_0 lut_$abc$10792$new_new_n231___input_0_1 lut_$abc$10792$new_new_n231___input_0_2 lut_$abc$10792$new_new_n231___input_0_3 lut_$abc$10792$new_new_n231___input_0_4 lut_$abc$10792$new_new_n231___input_0_5 lut_$abc$10792$new_new_n231___output_0_0 
000010 0
100010 0
010010 0
110010 0
101010 0
000110 0
010110 0
110110 0
001001 0
011001 0
111001 0
100101 0
001101 0
101101 0
011101 0
111101 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$10792$abc$3887$li0_li0_input_0_0 lut_$abc$10792$abc$3887$li0_li0_input_0_1 lut_$abc$10792$abc$3887$li0_li0_input_0_2 lut_$abc$10792$abc$3887$li0_li0_input_0_3 lut_$abc$10792$abc$3887$li0_li0_input_0_4 lut_$abc$10792$abc$3887$li0_li0_input_0_5 lut_$abc$10792$abc$3887$li0_li0_output_0_0 
010100 1
110100 1
011100 1
111100 1
010110 1
110110 1
101110 1
111110 1
010101 1
110101 1
011101 1
111101 1
010111 1
110111 1
011111 1
111111 1

.names lut_$abc$10792$new_new_n247___input_0_0 lut_$abc$10792$new_new_n247___input_0_1 lut_$abc$10792$new_new_n247___input_0_2 lut_$abc$10792$new_new_n247___input_0_3 lut_$abc$10792$new_new_n247___input_0_4 lut_$abc$10792$new_new_n247___input_0_5 lut_$abc$10792$new_new_n247___output_0_0 
001000 0
101000 0
011000 0
111000 0
001100 0
101100 0
011100 0
111100 0
010010 0
101010 0
011010 0
111010 0
010110 0
110110 0
011110 0
111110 0
110001 0
001001 0
011001 0
111001 0
001101 0
101101 0
011101 0
111101 0
010011 0
110011 0
011011 0
111011 0
010111 0
110111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_U_mem.memory[3][9]_clock_0_0 \
    D=dffre_U_mem.memory[3][9]_input_0_0 \
    E=dffre_U_mem.memory[3][9]_input_2_0 \
    R=dffre_U_mem.memory[3][9]_input_1_0 \
    Q=dffre_U_mem.memory[3][9]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][16]_clock_0_0 \
    D=dffre_U_mem.memory[3][16]_input_0_0 \
    E=dffre_U_mem.memory[3][16]_input_2_0 \
    R=dffre_U_mem.memory[3][16]_input_1_0 \
    Q=dffre_U_mem.memory[3][16]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][31]_clock_0_0 \
    D=dffre_U_mem.memory[3][31]_input_0_0 \
    E=dffre_U_mem.memory[3][31]_input_2_0 \
    R=dffre_U_mem.memory[3][31]_input_1_0 \
    Q=dffre_U_mem.memory[3][31]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][30]_clock_0_0 \
    D=dffre_U_mem.memory[3][30]_input_0_0 \
    E=dffre_U_mem.memory[3][30]_input_2_0 \
    R=dffre_U_mem.memory[3][30]_input_1_0 \
    Q=dffre_U_mem.memory[3][30]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][28]_clock_0_0 \
    D=dffre_U_mem.memory[3][28]_input_0_0 \
    E=dffre_U_mem.memory[3][28]_input_2_0 \
    R=dffre_U_mem.memory[3][28]_input_1_0 \
    Q=dffre_U_mem.memory[3][28]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][29]_clock_0_0 \
    D=dffre_U_mem.memory[3][29]_input_0_0 \
    E=dffre_U_mem.memory[3][29]_input_2_0 \
    R=dffre_U_mem.memory[3][29]_input_1_0 \
    Q=dffre_U_mem.memory[3][29]_output_0_0

.names __vpr__unconn22 __vpr__unconn23 __vpr__unconn24 __vpr__unconn25 __vpr__unconn26 lut_$false_output_0_0 
----- 0

.subckt dffre \
    C=dffre_U_mem.memory[1][20]_clock_0_0 \
    D=dffre_U_mem.memory[1][20]_input_0_0 \
    E=dffre_U_mem.memory[1][20]_input_2_0 \
    R=dffre_U_mem.memory[1][20]_input_1_0 \
    Q=dffre_U_mem.memory[1][20]_output_0_0

.subckt dffre \
    C=dffre_raddr_r[1]_clock_0_0 \
    D=dffre_raddr_r[1]_input_0_0 \
    E=dffre_raddr_r[1]_input_2_0 \
    R=dffre_raddr_r[1]_input_1_0 \
    Q=dffre_raddr_r[1]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][21]_clock_0_0 \
    D=dffre_U_mem.memory[1][21]_input_0_0 \
    E=dffre_U_mem.memory[1][21]_input_2_0 \
    R=dffre_U_mem.memory[1][21]_input_1_0 \
    Q=dffre_U_mem.memory[1][21]_output_0_0

.names lut_$abc$10792$abc$3887$li1_li1_input_0_0 lut_$abc$10792$abc$3887$li1_li1_input_0_1 lut_$abc$10792$abc$3887$li1_li1_input_0_2 lut_$abc$10792$abc$3887$li1_li1_input_0_3 lut_$abc$10792$abc$3887$li1_li1_input_0_4 lut_$abc$10792$abc$3887$li1_li1_input_0_5 lut_$abc$10792$abc$3887$li1_li1_output_0_0 
011101 1
000011 1
100011 1
010011 1
110011 1
001011 1
101011 1
011011 1
111011 1
000111 1
100111 1
010111 1
110111 1
101111 1
011111 1
111111 1

.names __vpr__unconn27 __vpr__unconn28 __vpr__unconn29 __vpr__unconn30 lut_HRESP_input_0_4 lut_HRESP_output_0_0 
00001 1

.subckt dffre \
    C=dffre_U_mem.memory[1][27]_clock_0_0 \
    D=dffre_U_mem.memory[1][27]_input_0_0 \
    E=dffre_U_mem.memory[1][27]_input_2_0 \
    R=dffre_U_mem.memory[1][27]_input_1_0 \
    Q=dffre_U_mem.memory[1][27]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][20]_clock_0_0 \
    D=dffre_U_mem.memory[3][20]_input_0_0 \
    E=dffre_U_mem.memory[3][20]_input_2_0 \
    R=dffre_U_mem.memory[3][20]_input_1_0 \
    Q=dffre_U_mem.memory[3][20]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][21]_clock_0_0 \
    D=dffre_U_mem.memory[3][21]_input_0_0 \
    E=dffre_U_mem.memory[3][21]_input_2_0 \
    R=dffre_U_mem.memory[3][21]_input_1_0 \
    Q=dffre_U_mem.memory[3][21]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][25]_clock_0_0 \
    D=dffre_U_mem.memory[3][25]_input_0_0 \
    E=dffre_U_mem.memory[3][25]_input_2_0 \
    R=dffre_U_mem.memory[3][25]_input_1_0 \
    Q=dffre_U_mem.memory[3][25]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][27]_clock_0_0 \
    D=dffre_U_mem.memory[3][27]_input_0_0 \
    E=dffre_U_mem.memory[3][27]_input_2_0 \
    R=dffre_U_mem.memory[3][27]_input_1_0 \
    Q=dffre_U_mem.memory[3][27]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][24]_clock_0_0 \
    D=dffre_U_mem.memory[3][24]_input_0_0 \
    E=dffre_U_mem.memory[3][24]_input_2_0 \
    R=dffre_U_mem.memory[3][24]_input_1_0 \
    Q=dffre_U_mem.memory[3][24]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][23]_clock_0_0 \
    D=dffre_U_mem.memory[3][23]_input_0_0 \
    E=dffre_U_mem.memory[3][23]_input_2_0 \
    R=dffre_U_mem.memory[3][23]_input_1_0 \
    Q=dffre_U_mem.memory[3][23]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][19]_clock_0_0 \
    D=dffre_U_mem.memory[3][19]_input_0_0 \
    E=dffre_U_mem.memory[3][19]_input_2_0 \
    R=dffre_U_mem.memory[3][19]_input_1_0 \
    Q=dffre_U_mem.memory[3][19]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][22]_clock_0_0 \
    D=dffre_U_mem.memory[3][22]_input_0_0 \
    E=dffre_U_mem.memory[3][22]_input_2_0 \
    R=dffre_U_mem.memory[3][22]_input_1_0 \
    Q=dffre_U_mem.memory[3][22]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][2]_clock_0_0 \
    D=dffre_U_mem.memory[1][2]_input_0_0 \
    E=dffre_U_mem.memory[1][2]_input_2_0 \
    R=dffre_U_mem.memory[1][2]_input_1_0 \
    Q=dffre_U_mem.memory[1][2]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][3]_clock_0_0 \
    D=dffre_U_mem.memory[1][3]_input_0_0 \
    E=dffre_U_mem.memory[1][3]_input_2_0 \
    R=dffre_U_mem.memory[1][3]_input_1_0 \
    Q=dffre_U_mem.memory[1][3]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][22]_clock_0_0 \
    D=dffre_U_mem.memory[1][22]_input_0_0 \
    E=dffre_U_mem.memory[1][22]_input_2_0 \
    R=dffre_U_mem.memory[1][22]_input_1_0 \
    Q=dffre_U_mem.memory[1][22]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][19]_clock_0_0 \
    D=dffre_U_mem.memory[1][19]_input_0_0 \
    E=dffre_U_mem.memory[1][19]_input_2_0 \
    R=dffre_U_mem.memory[1][19]_input_1_0 \
    Q=dffre_U_mem.memory[1][19]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][18]_clock_0_0 \
    D=dffre_U_mem.memory[1][18]_input_0_0 \
    E=dffre_U_mem.memory[1][18]_input_2_0 \
    R=dffre_U_mem.memory[1][18]_input_1_0 \
    Q=dffre_U_mem.memory[1][18]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][17]_clock_0_0 \
    D=dffre_U_mem.memory[1][17]_input_0_0 \
    E=dffre_U_mem.memory[1][17]_input_2_0 \
    R=dffre_U_mem.memory[1][17]_input_1_0 \
    Q=dffre_U_mem.memory[1][17]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][1]_clock_0_0 \
    D=dffre_U_mem.memory[1][1]_input_0_0 \
    E=dffre_U_mem.memory[1][1]_input_2_0 \
    R=dffre_U_mem.memory[1][1]_input_1_0 \
    Q=dffre_U_mem.memory[1][1]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][16]_clock_0_0 \
    D=dffre_U_mem.memory[1][16]_input_0_0 \
    E=dffre_U_mem.memory[1][16]_input_2_0 \
    R=dffre_U_mem.memory[1][16]_input_1_0 \
    Q=dffre_U_mem.memory[1][16]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][18]_clock_0_0 \
    D=dffre_U_mem.memory[3][18]_input_0_0 \
    E=dffre_U_mem.memory[3][18]_input_2_0 \
    R=dffre_U_mem.memory[3][18]_input_1_0 \
    Q=dffre_U_mem.memory[3][18]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][17]_clock_0_0 \
    D=dffre_U_mem.memory[3][17]_input_0_0 \
    E=dffre_U_mem.memory[3][17]_input_2_0 \
    R=dffre_U_mem.memory[3][17]_input_1_0 \
    Q=dffre_U_mem.memory[3][17]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][2]_clock_0_0 \
    D=dffre_U_mem.memory[3][2]_input_0_0 \
    E=dffre_U_mem.memory[3][2]_input_2_0 \
    R=dffre_U_mem.memory[3][2]_input_1_0 \
    Q=dffre_U_mem.memory[3][2]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[3][3]_clock_0_0 \
    D=dffre_U_mem.memory[3][3]_input_0_0 \
    E=dffre_U_mem.memory[3][3]_input_2_0 \
    R=dffre_U_mem.memory[3][3]_input_1_0 \
    Q=dffre_U_mem.memory[3][3]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][0]_clock_0_0 \
    D=dffre_U_mem.memory[1][0]_input_0_0 \
    E=dffre_U_mem.memory[1][0]_input_2_0 \
    R=dffre_U_mem.memory[1][0]_input_1_0 \
    Q=dffre_U_mem.memory[1][0]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][23]_clock_0_0 \
    D=dffre_U_mem.memory[1][23]_input_0_0 \
    E=dffre_U_mem.memory[1][23]_input_2_0 \
    R=dffre_U_mem.memory[1][23]_input_1_0 \
    Q=dffre_U_mem.memory[1][23]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][31]_clock_0_0 \
    D=dffre_U_mem.memory[1][31]_input_0_0 \
    E=dffre_U_mem.memory[1][31]_input_2_0 \
    R=dffre_U_mem.memory[1][31]_input_1_0 \
    Q=dffre_U_mem.memory[1][31]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][30]_clock_0_0 \
    D=dffre_U_mem.memory[1][30]_input_0_0 \
    E=dffre_U_mem.memory[1][30]_input_2_0 \
    R=dffre_U_mem.memory[1][30]_input_1_0 \
    Q=dffre_U_mem.memory[1][30]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][24]_clock_0_0 \
    D=dffre_U_mem.memory[1][24]_input_0_0 \
    E=dffre_U_mem.memory[1][24]_input_2_0 \
    R=dffre_U_mem.memory[1][24]_input_1_0 \
    Q=dffre_U_mem.memory[1][24]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][25]_clock_0_0 \
    D=dffre_U_mem.memory[1][25]_input_0_0 \
    E=dffre_U_mem.memory[1][25]_input_2_0 \
    R=dffre_U_mem.memory[1][25]_input_1_0 \
    Q=dffre_U_mem.memory[1][25]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][29]_clock_0_0 \
    D=dffre_U_mem.memory[1][29]_input_0_0 \
    E=dffre_U_mem.memory[1][29]_input_2_0 \
    R=dffre_U_mem.memory[1][29]_input_1_0 \
    Q=dffre_U_mem.memory[1][29]_output_0_0

.subckt dffre \
    C=dffre_U_mem.memory[1][28]_clock_0_0 \
    D=dffre_U_mem.memory[1][28]_input_0_0 \
    E=dffre_U_mem.memory[1][28]_input_2_0 \
    R=dffre_U_mem.memory[1][28]_input_1_0 \
    Q=dffre_U_mem.memory[1][28]_output_0_0

.subckt dffre \
    C=dffre_waddr[0]_clock_0_0 \
    D=dffre_waddr[0]_input_0_0 \
    E=dffre_waddr[0]_input_2_0 \
    R=dffre_waddr[0]_input_1_0 \
    Q=dffre_waddr[0]_output_0_0

.subckt dffre \
    C=dffre_raddr_r[0]_clock_0_0 \
    D=dffre_raddr_r[0]_input_0_0 \
    E=dffre_raddr_r[0]_input_2_0 \
    R=dffre_raddr_r[0]_input_1_0 \
    Q=dffre_raddr_r[0]_output_0_0

.subckt dffre \
    C=dffre_waddr[1]_clock_0_0 \
    D=dffre_waddr[1]_input_0_0 \
    E=dffre_waddr[1]_input_2_0 \
    R=dffre_waddr[1]_input_1_0 \
    Q=dffre_waddr[1]_output_0_0


.end
