// Seed: 3546831488
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input wire id_2,
    output wire id_3,
    output supply1 id_4
);
  wire id_6;
  assign id_4 = 1;
  final $display(id_0);
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input wire id_2,
    input uwire id_3,
    input wor id_4,
    input supply1 id_5,
    input tri0 id_6
    , id_61,
    output supply1 id_7,
    input supply1 id_8,
    input wand id_9,
    input wor id_10,
    input tri id_11,
    input tri0 id_12,
    input tri id_13,
    output wand id_14
    , id_62,
    input tri id_15,
    output tri0 id_16,
    output supply1 id_17
    , id_63,
    input wire id_18,
    input wand id_19,
    output wand id_20,
    input tri id_21,
    output wor id_22,
    input wand id_23,
    output wand id_24,
    input tri0 id_25,
    input wire id_26
    , id_64,
    output wor id_27,
    input wand id_28,
    input tri id_29,
    output uwire id_30,
    output wor id_31,
    output wand id_32,
    output uwire id_33,
    input wire id_34,
    input uwire id_35,
    input tri0 id_36,
    input tri1 id_37,
    output wor id_38,
    input tri id_39,
    output tri0 id_40,
    input tri id_41,
    input wire id_42,
    output tri id_43,
    input wire id_44,
    output tri0 id_45,
    input supply0 id_46,
    input wire id_47,
    input wor id_48,
    output wor id_49,
    output supply0 id_50,
    input supply0 id_51,
    input supply1 id_52,
    output supply1 id_53,
    output wire id_54,
    output tri0 id_55,
    output tri0 id_56,
    input tri0 id_57,
    output tri id_58,
    inout supply0 id_59
);
  assign id_64 = 1 ? id_28 : id_34 ? id_19 : 1;
  assign id_20 = id_35;
  module_0 modCall_1 (
      id_4,
      id_14,
      id_21,
      id_63,
      id_20
  );
  assign modCall_1.type_8 = 0;
  assign id_17 = id_61 === id_31++ ? 1'b0 : 1;
endmodule
