#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022ec08a5000 .scope module, "fix_butterfly" "fix_butterfly" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 16 "x1_r";
    .port_info 3 /INPUT 16 "x1_i";
    .port_info 4 /INPUT 16 "x2_r";
    .port_info 5 /INPUT 16 "x2_i";
    .port_info 6 /INPUT 16 "sinValue";
    .port_info 7 /INPUT 16 "cosValue";
    .port_info 8 /OUTPUT 16 "y1_r";
    .port_info 9 /OUTPUT 16 "y1_i";
    .port_info 10 /OUTPUT 16 "y2_r";
    .port_info 11 /OUTPUT 16 "y2_i";
    .port_info 12 /INPUT 1 "en";
    .port_info 13 /OUTPUT 1 "vld_out";
    .port_info 14 /OUTPUT 1 "overflow";
P_0000022ec093bcd0 .param/l "N" 0 2 142, +C4<00000000000000000000000100000000>;
P_0000022ec093bd08 .param/l "T" 0 2 23, +C4<00000000000000000000000000001010>;
P_0000022ec093bd40 .param/l "WIDTH_F" 0 2 10, +C4<00000000000000000000000000010111>;
P_0000022ec093bd78 .param/l "WIDTH_I" 0 2 9, +C4<00000000000000000000000000001001>;
P_0000022ec093bdb0 .param/l "WIDTHa" 0 2 6, +C4<00000000000000000000000000010000>;
P_0000022ec093bde8 .param/l "WIDTHb" 0 2 7, +C4<00000000000000000000000000010000>;
P_0000022ec093be20 .param/l "WIDTHr" 0 2 8, +C4<00000000000000000000000000010000>;
L_0000022ec0938e70 .functor BUFZ 1, v0000022ec09aac50_0, C4<0>, C4<0>, C4<0>;
L_0000022ec0938850 .functor AND 1, v0000022ec095d7a0_0, v0000022ec095dac0_0, C4<1>, C4<1>;
L_0000022ec0938d90 .functor AND 1, L_0000022ec0938850, v0000022ec095cee0_0, C4<1>, C4<1>;
L_0000022ec0938ee0 .functor AND 1, L_0000022ec0938d90, v0000022ec09aabb0_0, C4<1>, C4<1>;
L_0000022ec0939030 .functor NOT 16, v0000022ec09aad90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000022ec09384d0 .functor AND 1, v0000022ec092e7f0_0, v0000022ec092ecf0_0, C4<1>, C4<1>;
L_0000022ec09385b0 .functor NOT 16, v0000022ec09ad520_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000022ec09387e0 .functor NOT 16, v0000022ec09abe70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000022ec09388c0 .functor AND 1, v0000022ec08fe6e0_0, v0000022ec095b330_0, C4<1>, C4<1>;
L_0000022ec0938930 .functor AND 1, v0000022ec095bdd0_0, v0000022ec095b5b0_0, C4<1>, C4<1>;
L_0000022ec0938a80 .functor AND 1, L_0000022ec09388c0, L_0000022ec0938930, C4<1>, C4<1>;
L_0000022ec09ae0e8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022ec09ab510_0 .net/2u *"_ivl_10", 15 0, L_0000022ec09ae0e8;  1 drivers
v0000022ec09aa1b0_0 .net *"_ivl_16", 15 0, L_0000022ec09385b0;  1 drivers
L_0000022ec09ae130 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022ec09ab790_0 .net/2u *"_ivl_18", 15 0, L_0000022ec09ae130;  1 drivers
v0000022ec09aba10_0 .net *"_ivl_22", 15 0, L_0000022ec09387e0;  1 drivers
L_0000022ec09ae178 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022ec09ab290_0 .net/2u *"_ivl_24", 15 0, L_0000022ec09ae178;  1 drivers
v0000022ec09ab0b0_0 .net *"_ivl_28", 0 0, L_0000022ec09388c0;  1 drivers
v0000022ec09aa570_0 .net *"_ivl_3", 0 0, L_0000022ec0938850;  1 drivers
v0000022ec09ab8d0_0 .net *"_ivl_30", 0 0, L_0000022ec0938930;  1 drivers
v0000022ec09aa390_0 .net *"_ivl_5", 0 0, L_0000022ec0938d90;  1 drivers
v0000022ec09ab650_0 .net *"_ivl_8", 15 0, L_0000022ec0939030;  1 drivers
v0000022ec09abab0_0 .var "a", 15 0;
v0000022ec09abfb0_0 .net "ac", 15 0, L_0000022ec0938310;  1 drivers
v0000022ec09aacf0_0 .var "ac_reg", 15 0;
v0000022ec09aa4d0_0 .net "ad", 15 0, L_0000022ec0938e00;  1 drivers
v0000022ec09ab150_0 .var "ad_reg", 15 0;
v0000022ec09abb50_0 .var "b", 15 0;
v0000022ec09ab1f0_0 .net "bc", 15 0, L_0000022ec0938bd0;  1 drivers
v0000022ec09ab330_0 .var "bc_reg", 15 0;
v0000022ec09ab5b0_0 .net "bd", 15 0, L_0000022ec0938c40;  1 drivers
v0000022ec09aad90_0 .var "bd_reg", 15 0;
v0000022ec09ab6f0_0 .var "c", 15 0;
o0000022ec09701d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000022ec09abdd0_0 .net "clk", 0 0, o0000022ec09701d8;  0 drivers
v0000022ec09ab830_0 .var "cnt", 1 0;
o0000022ec0972c38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000022ec09aa9d0_0 .net "cosValue", 15 0, o0000022ec0972c38;  0 drivers
v0000022ec09aa750_0 .var "d", 15 0;
o0000022ec0972c68 .functor BUFZ 1, C4<z>; HiZ drive
v0000022ec09aa430_0 .net "en", 0 0, o0000022ec0972c68;  0 drivers
v0000022ec09ab470_0 .net "en_add1", 0 0, L_0000022ec0938ee0;  1 drivers
v0000022ec09ab3d0_0 .var "en_add1_reg", 0 0;
v0000022ec09abbf0_0 .net "en_add2", 0 0, L_0000022ec09384d0;  1 drivers
v0000022ec09aa110_0 .var "en_add2_reg", 0 0;
v0000022ec09aa250_0 .net "en_multi", 0 0, L_0000022ec0938e70;  1 drivers
v0000022ec09aac50_0 .var "en_reg", 0 0;
v0000022ec09aa610_0 .var/i "file_ac", 31 0;
v0000022ec09aa7f0_0 .var/i "file_ad", 31 0;
v0000022ec09aa6b0_0 .var/i "file_bc", 31 0;
v0000022ec09aae30_0 .var/i "file_bd", 31 0;
v0000022ec09aa890_0 .var/i "file_temp_i", 31 0;
v0000022ec09aa930_0 .var/i "file_temp_r", 31 0;
o0000022ec0972e48 .functor BUFZ 1, C4<z>; HiZ drive
v0000022ec09aa2f0_0 .net "overflow", 0 0, o0000022ec0972e48;  0 drivers
o0000022ec0970358 .functor BUFZ 1, C4<z>; HiZ drive
v0000022ec09aaa70_0 .net "rstn", 0 0, o0000022ec0970358;  0 drivers
o0000022ec0972e78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000022ec09aaed0_0 .net "sinValue", 15 0, o0000022ec0972e78;  0 drivers
v0000022ec09aaf70_0 .net "temp_i", 15 0, L_0000022ec09ac300;  1 drivers
v0000022ec09abe70_0 .var "temp_i_reg", 15 0;
v0000022ec09abc90_0 .net "temp_r", 15 0, L_0000022ec09ad660;  1 drivers
v0000022ec09ad520_0 .var "temp_r_reg", 15 0;
v0000022ec09ad980_0 .var "vld_out", 0 0;
v0000022ec09ace40_0 .net "vld_out1", 0 0, v0000022ec095d7a0_0;  1 drivers
v0000022ec09ada20_0 .net "vld_out10", 0 0, v0000022ec095b5b0_0;  1 drivers
v0000022ec09ac6c0_0 .net "vld_out2", 0 0, v0000022ec095dac0_0;  1 drivers
v0000022ec09ac620_0 .net "vld_out3", 0 0, v0000022ec095cee0_0;  1 drivers
v0000022ec09ac760_0 .net "vld_out4", 0 0, v0000022ec09aabb0_0;  1 drivers
v0000022ec09acee0_0 .net "vld_out5", 0 0, v0000022ec092e7f0_0;  1 drivers
v0000022ec09ac440_0 .net "vld_out6", 0 0, v0000022ec092ecf0_0;  1 drivers
v0000022ec09ad3e0_0 .net "vld_out7", 0 0, v0000022ec08fe6e0_0;  1 drivers
v0000022ec09ad480_0 .net "vld_out8", 0 0, v0000022ec095b330_0;  1 drivers
v0000022ec09ad2a0_0 .net "vld_out9", 0 0, v0000022ec095bdd0_0;  1 drivers
v0000022ec09ac800_0 .net "vld_out_all", 0 0, L_0000022ec0938a80;  1 drivers
o0000022ec0970f58 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000022ec09ac4e0_0 .net "x1_i", 15 0, o0000022ec0970f58;  0 drivers
o0000022ec0970a78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000022ec09adf20_0 .net "x1_r", 15 0, o0000022ec0970a78;  0 drivers
o0000022ec0972f08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000022ec09ad020_0 .net "x2_i", 15 0, o0000022ec0972f08;  0 drivers
o0000022ec0972f38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000022ec09ac1c0_0 .net "x2_r", 15 0, o0000022ec0972f38;  0 drivers
v0000022ec09acf80_0 .var "y1_i", 15 0;
v0000022ec09ad340_0 .net "y1_i_w", 15 0, L_0000022ec09adac0;  1 drivers
v0000022ec09ac580_0 .var "y1_r", 15 0;
v0000022ec09adfc0_0 .net "y1_r_w", 15 0, L_0000022ec09acb20;  1 drivers
v0000022ec09ad200_0 .var "y2_i", 15 0;
v0000022ec09ac120_0 .net "y2_i_w", 15 0, L_0000022ec09ad160;  1 drivers
v0000022ec09adca0_0 .var "y2_r", 15 0;
v0000022ec09ad5c0_0 .net "y2_r_w", 15 0, L_0000022ec09ad700;  1 drivers
E_0000022ec0925990 .event posedge, v0000022ec092fb50_0;
E_0000022ec0924ed0 .event posedge, v0000022ec095c800_0;
L_0000022ec09aca80 .arith/sum 16, L_0000022ec0939030, L_0000022ec09ae0e8;
L_0000022ec09adb60 .arith/sum 16, L_0000022ec09385b0, L_0000022ec09ae130;
L_0000022ec09ac260 .arith/sum 16, L_0000022ec09387e0, L_0000022ec09ae178;
S_0000022ec0936590 .scope module, "fix_adder_u1" "fix_adder" 2 95, 3 2 0, S_0000022ec08a5000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
    .port_info 7 /OUTPUT 1 "overflow";
P_0000022ec08a5190 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
P_0000022ec08a51c8 .param/l "WIDTH1" 0 3 3, +C4<00000000000000000000000000001001>;
P_0000022ec08a5200 .param/l "WIDTH2" 0 3 4, +C4<00000000000000000000000000010111>;
L_0000022ec0938fc0 .functor BUFZ 1, v0000022ec092fdd0_0, C4<0>, C4<0>, C4<0>;
v0000022ec092e430_0 .net "a", 15 0, v0000022ec09aacf0_0;  1 drivers
v0000022ec092e4d0_0 .var "a_reg", 16 0;
v0000022ec092e2f0_0 .var "a_sign", 0 0;
v0000022ec092f5b0_0 .net "b", 15 0, L_0000022ec09aca80;  1 drivers
v0000022ec092f650_0 .var "b_reg", 16 0;
v0000022ec092fa10_0 .var "b_sign", 0 0;
v0000022ec092eed0_0 .var "c", 16 0;
v0000022ec092fe70_0 .net "clk", 0 0, o0000022ec09701d8;  alias, 0 drivers
v0000022ec092ff10_0 .var "finish_add", 0 0;
v0000022ec092e750_0 .var/i "i", 31 0;
v0000022ec092f1f0_0 .net "overflow", 0 0, L_0000022ec0938fc0;  1 drivers
v0000022ec092fdd0_0 .var "overflow_reg", 0 0;
v0000022ec092e250_0 .net "r", 15 0, L_0000022ec09ad660;  alias, 1 drivers
v0000022ec092fbf0_0 .var "r_reg", 16 0;
v0000022ec092e6b0_0 .var "result_reg", 16 0;
v0000022ec092f8d0_0 .net "rstn", 0 0, o0000022ec0970358;  alias, 0 drivers
v0000022ec092fab0_0 .net "vld_in", 0 0, v0000022ec09ab3d0_0;  1 drivers
v0000022ec092ef70_0 .var "vld_in_diff", 0 0;
v0000022ec092fb50_0 .net "vld_out", 0 0, v0000022ec092e7f0_0;  alias, 1 drivers
v0000022ec092e7f0_0 .var "vld_out_reg", 0 0;
E_0000022ec0926510/0 .event anyedge, v0000022ec092f8d0_0, v0000022ec092ff10_0, v0000022ec092e2f0_0, v0000022ec092fa10_0;
E_0000022ec0926510/1 .event anyedge, v0000022ec092fbf0_0;
E_0000022ec0926510 .event/or E_0000022ec0926510/0, E_0000022ec0926510/1;
E_0000022ec0926250/0 .event anyedge, v0000022ec092f8d0_0, v0000022ec092ef70_0, v0000022ec092e4d0_0, v0000022ec092f650_0;
E_0000022ec0926250/1 .event anyedge, v0000022ec092eed0_0;
E_0000022ec0926250 .event/or E_0000022ec0926250/0, E_0000022ec0926250/1;
E_0000022ec0926b50 .event posedge, v0000022ec092fe70_0;
E_0000022ec0926010/0 .event negedge, v0000022ec092f8d0_0;
E_0000022ec0926010/1 .event posedge, v0000022ec092fe70_0;
E_0000022ec0926010 .event/or E_0000022ec0926010/0, E_0000022ec0926010/1;
L_0000022ec09ad660 .part v0000022ec092e6b0_0, 0, 16;
S_0000022ec0936830 .scope module, "fix_adder_u2" "fix_adder" 2 96, 3 2 0, S_0000022ec08a5000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
    .port_info 7 /OUTPUT 1 "overflow";
P_0000022ec08f2e60 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
P_0000022ec08f2e98 .param/l "WIDTH1" 0 3 3, +C4<00000000000000000000000000001001>;
P_0000022ec08f2ed0 .param/l "WIDTH2" 0 3 4, +C4<00000000000000000000000000010111>;
L_0000022ec0938f50 .functor BUFZ 1, v0000022ec092f290_0, C4<0>, C4<0>, C4<0>;
v0000022ec092f010_0 .net "a", 15 0, v0000022ec09ab150_0;  1 drivers
v0000022ec092f0b0_0 .var "a_reg", 16 0;
v0000022ec092f150_0 .var "a_sign", 0 0;
v0000022ec092f3d0_0 .net "b", 15 0, v0000022ec09ab330_0;  1 drivers
v0000022ec0930050_0 .var "b_reg", 16 0;
v0000022ec092fc90_0 .var "b_sign", 0 0;
v0000022ec092ffb0_0 .var "c", 16 0;
v0000022ec092fd30_0 .net "clk", 0 0, o0000022ec09701d8;  alias, 0 drivers
v0000022ec092ea70_0 .var "finish_add", 0 0;
v0000022ec092f790_0 .var/i "i", 31 0;
v0000022ec092e1b0_0 .net "overflow", 0 0, L_0000022ec0938f50;  1 drivers
v0000022ec092f290_0 .var "overflow_reg", 0 0;
v0000022ec092ee30_0 .net "r", 15 0, L_0000022ec09ac300;  alias, 1 drivers
v0000022ec092e9d0_0 .var "r_reg", 16 0;
v0000022ec092ebb0_0 .var "result_reg", 16 0;
v0000022ec092ec50_0 .net "rstn", 0 0, o0000022ec0970358;  alias, 0 drivers
v0000022ec092e930_0 .net "vld_in", 0 0, v0000022ec09ab3d0_0;  alias, 1 drivers
v0000022ec092e390_0 .var "vld_in_diff", 0 0;
v0000022ec092f830_0 .net "vld_out", 0 0, v0000022ec092ecf0_0;  alias, 1 drivers
v0000022ec092ecf0_0 .var "vld_out_reg", 0 0;
E_0000022ec0926690/0 .event anyedge, v0000022ec092f8d0_0, v0000022ec092ea70_0, v0000022ec092f150_0, v0000022ec092fc90_0;
E_0000022ec0926690/1 .event anyedge, v0000022ec092e9d0_0;
E_0000022ec0926690 .event/or E_0000022ec0926690/0, E_0000022ec0926690/1;
E_0000022ec0925f10/0 .event anyedge, v0000022ec092f8d0_0, v0000022ec092e390_0, v0000022ec092f0b0_0, v0000022ec0930050_0;
E_0000022ec0925f10/1 .event anyedge, v0000022ec092ffb0_0;
E_0000022ec0925f10 .event/or E_0000022ec0925f10/0, E_0000022ec0925f10/1;
L_0000022ec09ac300 .part v0000022ec092ebb0_0, 0, 16;
S_0000022ec08b25f0 .scope module, "fix_adder_u3" "fix_adder" 2 112, 3 2 0, S_0000022ec08a5000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
    .port_info 7 /OUTPUT 1 "overflow";
P_0000022ec08b2780 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
P_0000022ec08b27b8 .param/l "WIDTH1" 0 3 3, +C4<00000000000000000000000000001001>;
P_0000022ec08b27f0 .param/l "WIDTH2" 0 3 4, +C4<00000000000000000000000000010111>;
L_0000022ec09390a0 .functor BUFZ 1, v0000022ec08fedc0_0, C4<0>, C4<0>, C4<0>;
v0000022ec092e570_0 .net "a", 15 0, o0000022ec0970a78;  alias, 0 drivers
v0000022ec092e610_0 .var "a_reg", 16 0;
v0000022ec092e890_0 .var "a_sign", 0 0;
v0000022ec092ed90_0 .net "b", 15 0, v0000022ec09ad520_0;  1 drivers
v0000022ec092f330_0 .var "b_reg", 16 0;
v0000022ec092f6f0_0 .var "b_sign", 0 0;
v0000022ec092f470_0 .var "c", 16 0;
v0000022ec092f510_0 .net "clk", 0 0, o0000022ec09701d8;  alias, 0 drivers
v0000022ec08febe0_0 .var "finish_add", 0 0;
v0000022ec08fe460_0 .var/i "i", 31 0;
v0000022ec08fea00_0 .net "overflow", 0 0, L_0000022ec09390a0;  1 drivers
v0000022ec08fedc0_0 .var "overflow_reg", 0 0;
v0000022ec08fd920_0 .net "r", 15 0, L_0000022ec09acb20;  alias, 1 drivers
v0000022ec08fe8c0_0 .var "r_reg", 16 0;
v0000022ec08fe500_0 .var "result_reg", 16 0;
v0000022ec08fdf60_0 .net "rstn", 0 0, o0000022ec0970358;  alias, 0 drivers
v0000022ec08fe280_0 .net "vld_in", 0 0, v0000022ec09aa110_0;  1 drivers
v0000022ec08fe5a0_0 .var "vld_in_diff", 0 0;
v0000022ec08fe640_0 .net "vld_out", 0 0, v0000022ec08fe6e0_0;  alias, 1 drivers
v0000022ec08fe6e0_0 .var "vld_out_reg", 0 0;
E_0000022ec0925fd0/0 .event anyedge, v0000022ec092f8d0_0, v0000022ec08febe0_0, v0000022ec092e890_0, v0000022ec092f6f0_0;
E_0000022ec0925fd0/1 .event anyedge, v0000022ec08fe8c0_0;
E_0000022ec0925fd0 .event/or E_0000022ec0925fd0/0, E_0000022ec0925fd0/1;
E_0000022ec0926850/0 .event anyedge, v0000022ec092f8d0_0, v0000022ec08fe5a0_0, v0000022ec092e610_0, v0000022ec092f330_0;
E_0000022ec0926850/1 .event anyedge, v0000022ec092f470_0;
E_0000022ec0926850 .event/or E_0000022ec0926850/0, E_0000022ec0926850/1;
L_0000022ec09acb20 .part v0000022ec08fe500_0, 0, 16;
S_0000022ec08c0d00 .scope module, "fix_adder_u4" "fix_adder" 2 113, 3 2 0, S_0000022ec08a5000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
    .port_info 7 /OUTPUT 1 "overflow";
P_0000022ec09a9c00 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
P_0000022ec09a9c38 .param/l "WIDTH1" 0 3 3, +C4<00000000000000000000000000001001>;
P_0000022ec09a9c70 .param/l "WIDTH2" 0 3 4, +C4<00000000000000000000000000010111>;
L_0000022ec0939180 .functor BUFZ 1, v0000022ec095a1b0_0, C4<0>, C4<0>, C4<0>;
v0000022ec08fef00_0 .net "a", 15 0, o0000022ec0970f58;  alias, 0 drivers
v0000022ec08fefa0_0 .var "a_reg", 16 0;
v0000022ec08ff040_0 .var "a_sign", 0 0;
v0000022ec08ff0e0_0 .net "b", 15 0, v0000022ec09abe70_0;  1 drivers
v0000022ec08f40d0_0 .var "b_reg", 16 0;
v0000022ec08f4210_0 .var "b_sign", 0 0;
v0000022ec08f43f0_0 .var "c", 16 0;
v0000022ec08f45d0_0 .net "clk", 0 0, o0000022ec09701d8;  alias, 0 drivers
v0000022ec08f4170_0 .var "finish_add", 0 0;
v0000022ec08f4490_0 .var/i "i", 31 0;
v0000022ec095aed0_0 .net "overflow", 0 0, L_0000022ec0939180;  1 drivers
v0000022ec095a1b0_0 .var "overflow_reg", 0 0;
v0000022ec095a390_0 .net "r", 15 0, L_0000022ec09adac0;  alias, 1 drivers
v0000022ec095b8d0_0 .var "r_reg", 16 0;
v0000022ec095b830_0 .var "result_reg", 16 0;
v0000022ec095b790_0 .net "rstn", 0 0, o0000022ec0970358;  alias, 0 drivers
v0000022ec095a890_0 .net "vld_in", 0 0, v0000022ec09aa110_0;  alias, 1 drivers
v0000022ec095a610_0 .var "vld_in_diff", 0 0;
v0000022ec095b970_0 .net "vld_out", 0 0, v0000022ec095b330_0;  alias, 1 drivers
v0000022ec095b330_0 .var "vld_out_reg", 0 0;
E_0000022ec0926cd0/0 .event anyedge, v0000022ec092f8d0_0, v0000022ec08f4170_0, v0000022ec08ff040_0, v0000022ec08f4210_0;
E_0000022ec0926cd0/1 .event anyedge, v0000022ec095b8d0_0;
E_0000022ec0926cd0 .event/or E_0000022ec0926cd0/0, E_0000022ec0926cd0/1;
E_0000022ec0926910/0 .event anyedge, v0000022ec092f8d0_0, v0000022ec095a610_0, v0000022ec08fefa0_0, v0000022ec08f40d0_0;
E_0000022ec0926910/1 .event anyedge, v0000022ec08f43f0_0;
E_0000022ec0926910 .event/or E_0000022ec0926910/0, E_0000022ec0926910/1;
L_0000022ec09adac0 .part v0000022ec095b830_0, 0, 16;
S_0000022ec08c0fa0 .scope module, "fix_adder_u5" "fix_adder" 2 114, 3 2 0, S_0000022ec08a5000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
    .port_info 7 /OUTPUT 1 "overflow";
P_0000022ec09a9cb0 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
P_0000022ec09a9ce8 .param/l "WIDTH1" 0 3 3, +C4<00000000000000000000000000001001>;
P_0000022ec09a9d20 .param/l "WIDTH2" 0 3 4, +C4<00000000000000000000000000010111>;
L_0000022ec09383f0 .functor BUFZ 1, v0000022ec095ae30_0, C4<0>, C4<0>, C4<0>;
v0000022ec095bf10_0 .net "a", 15 0, o0000022ec0970a78;  alias, 0 drivers
v0000022ec095a570_0 .var "a_reg", 16 0;
v0000022ec095b650_0 .var "a_sign", 0 0;
v0000022ec095acf0_0 .net "b", 15 0, L_0000022ec09adb60;  1 drivers
v0000022ec095b290_0 .var "b_reg", 16 0;
v0000022ec095b0b0_0 .var "b_sign", 0 0;
v0000022ec095a430_0 .var "c", 16 0;
v0000022ec095b150_0 .net "clk", 0 0, o0000022ec09701d8;  alias, 0 drivers
v0000022ec095ad90_0 .var "finish_add", 0 0;
v0000022ec095bab0_0 .var/i "i", 31 0;
v0000022ec095bbf0_0 .net "overflow", 0 0, L_0000022ec09383f0;  1 drivers
v0000022ec095ae30_0 .var "overflow_reg", 0 0;
v0000022ec095af70_0 .net "r", 15 0, L_0000022ec09ad700;  alias, 1 drivers
v0000022ec095ba10_0 .var "r_reg", 16 0;
v0000022ec095b010_0 .var "result_reg", 16 0;
v0000022ec095a930_0 .net "rstn", 0 0, o0000022ec0970358;  alias, 0 drivers
v0000022ec095bb50_0 .net "vld_in", 0 0, v0000022ec09aa110_0;  alias, 1 drivers
v0000022ec095a6b0_0 .var "vld_in_diff", 0 0;
v0000022ec095a750_0 .net "vld_out", 0 0, v0000022ec095bdd0_0;  alias, 1 drivers
v0000022ec095bdd0_0 .var "vld_out_reg", 0 0;
E_0000022ec0926950/0 .event anyedge, v0000022ec092f8d0_0, v0000022ec095ad90_0, v0000022ec095b650_0, v0000022ec095b0b0_0;
E_0000022ec0926950/1 .event anyedge, v0000022ec095ba10_0;
E_0000022ec0926950 .event/or E_0000022ec0926950/0, E_0000022ec0926950/1;
E_0000022ec0926b90/0 .event anyedge, v0000022ec092f8d0_0, v0000022ec095a6b0_0, v0000022ec095a570_0, v0000022ec095b290_0;
E_0000022ec0926b90/1 .event anyedge, v0000022ec095a430_0;
E_0000022ec0926b90 .event/or E_0000022ec0926b90/0, E_0000022ec0926b90/1;
L_0000022ec09ad700 .part v0000022ec095b010_0, 0, 16;
S_0000022ec0872e30 .scope module, "fix_adder_u6" "fix_adder" 2 115, 3 2 0, S_0000022ec08a5000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
    .port_info 7 /OUTPUT 1 "overflow";
P_0000022ec09a9e10 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
P_0000022ec09a9e48 .param/l "WIDTH1" 0 3 3, +C4<00000000000000000000000000001001>;
P_0000022ec09a9e80 .param/l "WIDTH2" 0 3 4, +C4<00000000000000000000000000010111>;
L_0000022ec0938af0 .functor BUFZ 1, v0000022ec095a110_0, C4<0>, C4<0>, C4<0>;
v0000022ec095a9d0_0 .net "a", 15 0, o0000022ec0970f58;  alias, 0 drivers
v0000022ec095a7f0_0 .var "a_reg", 16 0;
v0000022ec095b3d0_0 .var "a_sign", 0 0;
v0000022ec095aa70_0 .net "b", 15 0, L_0000022ec09ac260;  1 drivers
v0000022ec095be70_0 .var "b_reg", 16 0;
v0000022ec095ab10_0 .var "b_sign", 0 0;
v0000022ec095a4d0_0 .var "c", 16 0;
v0000022ec095abb0_0 .net "clk", 0 0, o0000022ec09701d8;  alias, 0 drivers
v0000022ec095bc90_0 .var "finish_add", 0 0;
v0000022ec095bd30_0 .var/i "i", 31 0;
v0000022ec095b6f0_0 .net "overflow", 0 0, L_0000022ec0938af0;  1 drivers
v0000022ec095a110_0 .var "overflow_reg", 0 0;
v0000022ec095a250_0 .net "r", 15 0, L_0000022ec09ad160;  alias, 1 drivers
v0000022ec095ac50_0 .var "r_reg", 16 0;
v0000022ec095a070_0 .var "result_reg", 16 0;
v0000022ec095b1f0_0 .net "rstn", 0 0, o0000022ec0970358;  alias, 0 drivers
v0000022ec095a2f0_0 .net "vld_in", 0 0, v0000022ec09aa110_0;  alias, 1 drivers
v0000022ec095b470_0 .var "vld_in_diff", 0 0;
v0000022ec095b510_0 .net "vld_out", 0 0, v0000022ec095b5b0_0;  alias, 1 drivers
v0000022ec095b5b0_0 .var "vld_out_reg", 0 0;
E_0000022ec0926710/0 .event anyedge, v0000022ec092f8d0_0, v0000022ec095bc90_0, v0000022ec095b3d0_0, v0000022ec095ab10_0;
E_0000022ec0926710/1 .event anyedge, v0000022ec095ac50_0;
E_0000022ec0926710 .event/or E_0000022ec0926710/0, E_0000022ec0926710/1;
E_0000022ec0926990/0 .event anyedge, v0000022ec092f8d0_0, v0000022ec095b470_0, v0000022ec095a7f0_0, v0000022ec095be70_0;
E_0000022ec0926990/1 .event anyedge, v0000022ec095a4d0_0;
E_0000022ec0926990 .event/or E_0000022ec0926990/0, E_0000022ec0926990/1;
L_0000022ec09ad160 .part v0000022ec095a070_0, 0, 16;
S_0000022ec093a2c0 .scope module, "fix_mult_u1" "fix_mult" 2 74, 4 1 0, S_0000022ec08a5000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
P_0000022ec09a9d60 .param/l "WIDTHa" 0 4 2, +C4<00000000000000000000000000010000>;
P_0000022ec09a9d98 .param/l "WIDTHb" 0 4 3, +C4<00000000000000000000000000010000>;
P_0000022ec09a9dd0 .param/l "WIDTHr" 0 4 4, +C4<00000000000000000000000000010000>;
L_0000022ec0938310 .functor BUFZ 16, v0000022ec095d160_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000022ec095d980_0 .net "a", 15 0, v0000022ec09abab0_0;  1 drivers
v0000022ec095de80_0 .var/s "a_reg", 15 0;
v0000022ec095c120_0 .net "b", 15 0, v0000022ec09ab6f0_0;  1 drivers
v0000022ec095d8e0_0 .var/s "b_reg", 15 0;
v0000022ec095dca0_0 .net "clk", 0 0, o0000022ec09701d8;  alias, 0 drivers
v0000022ec095cda0_0 .var "finish_mult", 0 0;
v0000022ec095c440_0 .net "r", 15 0, L_0000022ec0938310;  alias, 1 drivers
v0000022ec095df20_0 .var "r_reg", 31 0;
v0000022ec095d160_0 .var/s "result_reg", 15 0;
v0000022ec095c760_0 .net "rstn", 0 0, o0000022ec0970358;  alias, 0 drivers
v0000022ec095c6c0_0 .net "vld_in", 0 0, L_0000022ec0938e70;  alias, 1 drivers
v0000022ec095d5c0_0 .var "vld_in_diff", 0 0;
v0000022ec095c800_0 .net "vld_out", 0 0, v0000022ec095d7a0_0;  alias, 1 drivers
v0000022ec095d7a0_0 .var "vld_out_reg", 0 0;
E_0000022ec0926810 .event anyedge, v0000022ec092f8d0_0, v0000022ec095cda0_0, v0000022ec095df20_0;
E_0000022ec0926bd0 .event anyedge, v0000022ec092f8d0_0, v0000022ec095d5c0_0, v0000022ec095de80_0, v0000022ec095d8e0_0;
S_0000022ec093a450 .scope module, "fix_mult_u2" "fix_mult" 2 75, 4 1 0, S_0000022ec08a5000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
P_0000022ec09a9aa0 .param/l "WIDTHa" 0 4 2, +C4<00000000000000000000000000010000>;
P_0000022ec09a9ad8 .param/l "WIDTHb" 0 4 3, +C4<00000000000000000000000000010000>;
P_0000022ec09a9b10 .param/l "WIDTHr" 0 4 4, +C4<00000000000000000000000000010000>;
L_0000022ec0938c40 .functor BUFZ 16, v0000022ec095d700_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000022ec095d840_0 .net "a", 15 0, v0000022ec09abb50_0;  1 drivers
v0000022ec095db60_0 .var/s "a_reg", 15 0;
v0000022ec095cc60_0 .net "b", 15 0, v0000022ec09aa750_0;  1 drivers
v0000022ec095c1c0_0 .var/s "b_reg", 15 0;
v0000022ec095d340_0 .net "clk", 0 0, o0000022ec09701d8;  alias, 0 drivers
v0000022ec095dc00_0 .var "finish_mult", 0 0;
v0000022ec095cf80_0 .net "r", 15 0, L_0000022ec0938c40;  alias, 1 drivers
v0000022ec095c080_0 .var "r_reg", 31 0;
v0000022ec095d700_0 .var/s "result_reg", 15 0;
v0000022ec095cd00_0 .net "rstn", 0 0, o0000022ec0970358;  alias, 0 drivers
v0000022ec095cb20_0 .net "vld_in", 0 0, L_0000022ec0938e70;  alias, 1 drivers
v0000022ec095cbc0_0 .var "vld_in_diff", 0 0;
v0000022ec095da20_0 .net "vld_out", 0 0, v0000022ec095dac0_0;  alias, 1 drivers
v0000022ec095dac0_0 .var "vld_out_reg", 0 0;
E_0000022ec0926050 .event anyedge, v0000022ec092f8d0_0, v0000022ec095dc00_0, v0000022ec095c080_0;
E_0000022ec0925f50 .event anyedge, v0000022ec092f8d0_0, v0000022ec095cbc0_0, v0000022ec095db60_0, v0000022ec095c1c0_0;
S_0000022ec093a5e0 .scope module, "fix_mult_u3" "fix_mult" 2 76, 4 1 0, S_0000022ec08a5000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
P_0000022ec09a99f0 .param/l "WIDTHa" 0 4 2, +C4<00000000000000000000000000010000>;
P_0000022ec09a9a28 .param/l "WIDTHb" 0 4 3, +C4<00000000000000000000000000010000>;
P_0000022ec09a9a60 .param/l "WIDTHr" 0 4 4, +C4<00000000000000000000000000010000>;
L_0000022ec0938e00 .functor BUFZ 16, v0000022ec095ce40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000022ec095dd40_0 .net "a", 15 0, v0000022ec09abab0_0;  alias, 1 drivers
v0000022ec095dde0_0 .var/s "a_reg", 15 0;
v0000022ec095c3a0_0 .net "b", 15 0, v0000022ec09aa750_0;  alias, 1 drivers
v0000022ec095c260_0 .var/s "b_reg", 15 0;
v0000022ec095d3e0_0 .net "clk", 0 0, o0000022ec09701d8;  alias, 0 drivers
v0000022ec095c300_0 .var "finish_mult", 0 0;
v0000022ec095c580_0 .net "r", 15 0, L_0000022ec0938e00;  alias, 1 drivers
v0000022ec095c4e0_0 .var "r_reg", 31 0;
v0000022ec095ce40_0 .var/s "result_reg", 15 0;
v0000022ec095d480_0 .net "rstn", 0 0, o0000022ec0970358;  alias, 0 drivers
v0000022ec095c620_0 .net "vld_in", 0 0, L_0000022ec0938e70;  alias, 1 drivers
v0000022ec095d660_0 .var "vld_in_diff", 0 0;
v0000022ec095c8a0_0 .net "vld_out", 0 0, v0000022ec095cee0_0;  alias, 1 drivers
v0000022ec095cee0_0 .var "vld_out_reg", 0 0;
E_0000022ec0926a50 .event anyedge, v0000022ec092f8d0_0, v0000022ec095c300_0, v0000022ec095c4e0_0;
E_0000022ec0926c50 .event anyedge, v0000022ec092f8d0_0, v0000022ec095d660_0, v0000022ec095dde0_0, v0000022ec095c260_0;
S_0000022ec093a880 .scope module, "fix_mult_u4" "fix_mult" 2 77, 4 1 0, S_0000022ec08a5000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
P_0000022ec09a93c0 .param/l "WIDTHa" 0 4 2, +C4<00000000000000000000000000010000>;
P_0000022ec09a93f8 .param/l "WIDTHb" 0 4 3, +C4<00000000000000000000000000010000>;
P_0000022ec09a9430 .param/l "WIDTHr" 0 4 4, +C4<00000000000000000000000000010000>;
L_0000022ec0938bd0 .functor BUFZ 16, v0000022ec09aab10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000022ec095c940_0 .net "a", 15 0, v0000022ec09abb50_0;  alias, 1 drivers
v0000022ec095c9e0_0 .var/s "a_reg", 15 0;
v0000022ec095d200_0 .net "b", 15 0, v0000022ec09ab6f0_0;  alias, 1 drivers
v0000022ec095ca80_0 .var/s "b_reg", 15 0;
v0000022ec095d020_0 .net "clk", 0 0, o0000022ec09701d8;  alias, 0 drivers
v0000022ec095d0c0_0 .var "finish_mult", 0 0;
v0000022ec095d2a0_0 .net "r", 15 0, L_0000022ec0938bd0;  alias, 1 drivers
v0000022ec095d520_0 .var "r_reg", 31 0;
v0000022ec09aab10_0 .var/s "result_reg", 15 0;
v0000022ec09abd30_0 .net "rstn", 0 0, o0000022ec0970358;  alias, 0 drivers
v0000022ec09ab970_0 .net "vld_in", 0 0, L_0000022ec0938e70;  alias, 1 drivers
v0000022ec09abf10_0 .var "vld_in_diff", 0 0;
v0000022ec09ab010_0 .net "vld_out", 0 0, v0000022ec09aabb0_0;  alias, 1 drivers
v0000022ec09aabb0_0 .var "vld_out_reg", 0 0;
E_0000022ec0926c10 .event anyedge, v0000022ec092f8d0_0, v0000022ec095d0c0_0, v0000022ec095d520_0;
E_0000022ec0926090 .event anyedge, v0000022ec092f8d0_0, v0000022ec09abf10_0, v0000022ec095c9e0_0, v0000022ec095ca80_0;
    .scope S_0000022ec093a2c0;
T_0 ;
    %wait E_0000022ec0926010;
    %load/vec4 v0000022ec095c760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000022ec095de80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000022ec095d8e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022ec095c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000022ec095d980_0;
    %assign/vec4 v0000022ec095de80_0, 0;
    %load/vec4 v0000022ec095c120_0;
    %assign/vec4 v0000022ec095d8e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000022ec093a2c0;
T_1 ;
    %wait E_0000022ec0926b50;
    %load/vec4 v0000022ec095c6c0_0;
    %assign/vec4 v0000022ec095d5c0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022ec093a2c0;
T_2 ;
    %wait E_0000022ec0926bd0;
    %load/vec4 v0000022ec095c760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022ec095df20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095cda0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022ec095d5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000022ec095de80_0;
    %pad/s 32;
    %load/vec4 v0000022ec095d8e0_0;
    %pad/s 32;
    %mul;
    %store/vec4 v0000022ec095df20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec095cda0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022ec095df20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095cda0_0, 0, 1;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000022ec093a2c0;
T_3 ;
    %wait E_0000022ec0926810;
    %load/vec4 v0000022ec095c760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000022ec095d160_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095d7a0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000022ec095cda0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0000022ec095df20_0;
    %parti/s 16, 14, 5;
    %store/vec4 v0000022ec095d160_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec095d7a0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000022ec095d160_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095d7a0_0, 0, 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000022ec093a450;
T_4 ;
    %wait E_0000022ec0926010;
    %load/vec4 v0000022ec095cd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000022ec095db60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000022ec095c1c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022ec095cb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000022ec095d840_0;
    %assign/vec4 v0000022ec095db60_0, 0;
    %load/vec4 v0000022ec095cc60_0;
    %assign/vec4 v0000022ec095c1c0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022ec093a450;
T_5 ;
    %wait E_0000022ec0926b50;
    %load/vec4 v0000022ec095cb20_0;
    %assign/vec4 v0000022ec095cbc0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000022ec093a450;
T_6 ;
    %wait E_0000022ec0925f50;
    %load/vec4 v0000022ec095cd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022ec095c080_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095dc00_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000022ec095cbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000022ec095db60_0;
    %pad/s 32;
    %load/vec4 v0000022ec095c1c0_0;
    %pad/s 32;
    %mul;
    %store/vec4 v0000022ec095c080_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec095dc00_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022ec095c080_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095dc00_0, 0, 1;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000022ec093a450;
T_7 ;
    %wait E_0000022ec0926050;
    %load/vec4 v0000022ec095cd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000022ec095d700_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095dac0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000022ec095dc00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0000022ec095c080_0;
    %parti/s 16, 14, 5;
    %store/vec4 v0000022ec095d700_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec095dac0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000022ec095d700_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095dac0_0, 0, 1;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000022ec093a5e0;
T_8 ;
    %wait E_0000022ec0926010;
    %load/vec4 v0000022ec095d480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000022ec095dde0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000022ec095c260_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000022ec095c620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000022ec095dd40_0;
    %assign/vec4 v0000022ec095dde0_0, 0;
    %load/vec4 v0000022ec095c3a0_0;
    %assign/vec4 v0000022ec095c260_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000022ec093a5e0;
T_9 ;
    %wait E_0000022ec0926b50;
    %load/vec4 v0000022ec095c620_0;
    %assign/vec4 v0000022ec095d660_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0000022ec093a5e0;
T_10 ;
    %wait E_0000022ec0926c50;
    %load/vec4 v0000022ec095d480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022ec095c4e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095c300_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000022ec095d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000022ec095dde0_0;
    %pad/s 32;
    %load/vec4 v0000022ec095c260_0;
    %pad/s 32;
    %mul;
    %store/vec4 v0000022ec095c4e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec095c300_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022ec095c4e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095c300_0, 0, 1;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000022ec093a5e0;
T_11 ;
    %wait E_0000022ec0926a50;
    %load/vec4 v0000022ec095d480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000022ec095ce40_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095cee0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000022ec095c300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0000022ec095c4e0_0;
    %parti/s 16, 14, 5;
    %store/vec4 v0000022ec095ce40_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec095cee0_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000022ec095ce40_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095cee0_0, 0, 1;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000022ec093a880;
T_12 ;
    %wait E_0000022ec0926010;
    %load/vec4 v0000022ec09abd30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000022ec095c9e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000022ec095ca80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000022ec09ab970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000022ec095c940_0;
    %assign/vec4 v0000022ec095c9e0_0, 0;
    %load/vec4 v0000022ec095d200_0;
    %assign/vec4 v0000022ec095ca80_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000022ec093a880;
T_13 ;
    %wait E_0000022ec0926b50;
    %load/vec4 v0000022ec09ab970_0;
    %assign/vec4 v0000022ec09abf10_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0000022ec093a880;
T_14 ;
    %wait E_0000022ec0926090;
    %load/vec4 v0000022ec09abd30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022ec095d520_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095d0c0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000022ec09abf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000022ec095c9e0_0;
    %pad/s 32;
    %load/vec4 v0000022ec095ca80_0;
    %pad/s 32;
    %mul;
    %store/vec4 v0000022ec095d520_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec095d0c0_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022ec095d520_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095d0c0_0, 0, 1;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000022ec093a880;
T_15 ;
    %wait E_0000022ec0926c10;
    %load/vec4 v0000022ec09abd30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000022ec09aab10_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec09aabb0_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000022ec095d0c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0000022ec095d520_0;
    %parti/s 16, 14, 5;
    %store/vec4 v0000022ec09aab10_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec09aabb0_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000022ec09aab10_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec09aabb0_0, 0, 1;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000022ec0936590;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec092fdd0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0000022ec0936590;
T_17 ;
    %wait E_0000022ec0926010;
    %load/vec4 v0000022ec092f8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000022ec092e4d0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000022ec092f650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022ec092e2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022ec092fa10_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000022ec092fab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000022ec092e430_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000022ec092e430_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022ec092e4d0_0, 0;
    %load/vec4 v0000022ec092f5b0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000022ec092f5b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022ec092f650_0, 0;
    %load/vec4 v0000022ec092e430_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0000022ec092e2f0_0, 0;
    %load/vec4 v0000022ec092f5b0_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0000022ec092fa10_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000022ec0936590;
T_18 ;
    %wait E_0000022ec0926b50;
    %load/vec4 v0000022ec092fab0_0;
    %assign/vec4 v0000022ec092ef70_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0000022ec0936590;
T_19 ;
    %wait E_0000022ec0926250;
    %load/vec4 v0000022ec092f8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec092eed0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec092fbf0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec092ff10_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000022ec092ef70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022ec092e750_0, 0, 32;
T_19.4 ;
    %load/vec4 v0000022ec092e750_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_19.5, 5;
    %load/vec4 v0000022ec092e750_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.6, 4;
    %load/vec4 v0000022ec092e4d0_0;
    %load/vec4 v0000022ec092e750_0;
    %part/s 1;
    %load/vec4 v0000022ec092f650_0;
    %load/vec4 v0000022ec092e750_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0000022ec092e750_0;
    %store/vec4 v0000022ec092fbf0_0, 4, 1;
    %load/vec4 v0000022ec092e4d0_0;
    %load/vec4 v0000022ec092e750_0;
    %part/s 1;
    %load/vec4 v0000022ec092f650_0;
    %load/vec4 v0000022ec092e750_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v0000022ec092e750_0;
    %store/vec4 v0000022ec092eed0_0, 4, 1;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0000022ec092e4d0_0;
    %load/vec4 v0000022ec092e750_0;
    %part/s 1;
    %load/vec4 v0000022ec092f650_0;
    %load/vec4 v0000022ec092e750_0;
    %part/s 1;
    %xor;
    %load/vec4 v0000022ec092eed0_0;
    %load/vec4 v0000022ec092e750_0;
    %subi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0000022ec092e750_0;
    %store/vec4 v0000022ec092fbf0_0, 4, 1;
    %load/vec4 v0000022ec092e4d0_0;
    %load/vec4 v0000022ec092e750_0;
    %part/s 1;
    %load/vec4 v0000022ec092f650_0;
    %load/vec4 v0000022ec092e750_0;
    %part/s 1;
    %and;
    %load/vec4 v0000022ec092e4d0_0;
    %load/vec4 v0000022ec092e750_0;
    %part/s 1;
    %load/vec4 v0000022ec092f650_0;
    %load/vec4 v0000022ec092e750_0;
    %part/s 1;
    %xor;
    %load/vec4 v0000022ec092eed0_0;
    %load/vec4 v0000022ec092e750_0;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %or;
    %ix/getv/s 4, v0000022ec092e750_0;
    %store/vec4 v0000022ec092eed0_0, 4, 1;
T_19.7 ;
    %load/vec4 v0000022ec092e750_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022ec092e750_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec092ff10_0, 0, 1;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec092eed0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec092fbf0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec092ff10_0, 0, 1;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000022ec0936590;
T_20 ;
    %wait E_0000022ec0926510;
    %load/vec4 v0000022ec092f8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec092e6b0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec092fdd0_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000022ec092ff10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec092e7f0_0, 0, 1;
    %load/vec4 v0000022ec092e2f0_0;
    %load/vec4 v0000022ec092fa10_0;
    %xor;
    %nor/r;
    %load/vec4 v0000022ec092fbf0_0;
    %parti/s 1, 16, 6;
    %load/vec4 v0000022ec092fbf0_0;
    %parti/s 1, 15, 5;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec092fdd0_0, 0, 1;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec092fdd0_0, 0, 1;
T_20.5 ;
    %load/vec4 v0000022ec092fbf0_0;
    %store/vec4 v0000022ec092e6b0_0, 0, 17;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec092fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec092e6b0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec092e7f0_0, 0, 1;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000022ec0936830;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec092f290_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0000022ec0936830;
T_22 ;
    %wait E_0000022ec0926010;
    %load/vec4 v0000022ec092ec50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000022ec092f0b0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000022ec0930050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022ec092f150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022ec092fc90_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000022ec092e930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000022ec092f010_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000022ec092f010_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022ec092f0b0_0, 0;
    %load/vec4 v0000022ec092f3d0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000022ec092f3d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022ec0930050_0, 0;
    %load/vec4 v0000022ec092f010_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0000022ec092f150_0, 0;
    %load/vec4 v0000022ec092f3d0_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0000022ec092fc90_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000022ec0936830;
T_23 ;
    %wait E_0000022ec0926b50;
    %load/vec4 v0000022ec092e930_0;
    %assign/vec4 v0000022ec092e390_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000022ec0936830;
T_24 ;
    %wait E_0000022ec0925f10;
    %load/vec4 v0000022ec092ec50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec092ffb0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec092e9d0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec092ea70_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000022ec092e390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022ec092f790_0, 0, 32;
T_24.4 ;
    %load/vec4 v0000022ec092f790_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_24.5, 5;
    %load/vec4 v0000022ec092f790_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.6, 4;
    %load/vec4 v0000022ec092f0b0_0;
    %load/vec4 v0000022ec092f790_0;
    %part/s 1;
    %load/vec4 v0000022ec0930050_0;
    %load/vec4 v0000022ec092f790_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0000022ec092f790_0;
    %store/vec4 v0000022ec092e9d0_0, 4, 1;
    %load/vec4 v0000022ec092f0b0_0;
    %load/vec4 v0000022ec092f790_0;
    %part/s 1;
    %load/vec4 v0000022ec0930050_0;
    %load/vec4 v0000022ec092f790_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v0000022ec092f790_0;
    %store/vec4 v0000022ec092ffb0_0, 4, 1;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0000022ec092f0b0_0;
    %load/vec4 v0000022ec092f790_0;
    %part/s 1;
    %load/vec4 v0000022ec0930050_0;
    %load/vec4 v0000022ec092f790_0;
    %part/s 1;
    %xor;
    %load/vec4 v0000022ec092ffb0_0;
    %load/vec4 v0000022ec092f790_0;
    %subi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0000022ec092f790_0;
    %store/vec4 v0000022ec092e9d0_0, 4, 1;
    %load/vec4 v0000022ec092f0b0_0;
    %load/vec4 v0000022ec092f790_0;
    %part/s 1;
    %load/vec4 v0000022ec0930050_0;
    %load/vec4 v0000022ec092f790_0;
    %part/s 1;
    %and;
    %load/vec4 v0000022ec092f0b0_0;
    %load/vec4 v0000022ec092f790_0;
    %part/s 1;
    %load/vec4 v0000022ec0930050_0;
    %load/vec4 v0000022ec092f790_0;
    %part/s 1;
    %xor;
    %load/vec4 v0000022ec092ffb0_0;
    %load/vec4 v0000022ec092f790_0;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %or;
    %ix/getv/s 4, v0000022ec092f790_0;
    %store/vec4 v0000022ec092ffb0_0, 4, 1;
T_24.7 ;
    %load/vec4 v0000022ec092f790_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022ec092f790_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec092ea70_0, 0, 1;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec092ffb0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec092e9d0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec092ea70_0, 0, 1;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000022ec0936830;
T_25 ;
    %wait E_0000022ec0926690;
    %load/vec4 v0000022ec092ec50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec092ebb0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec092f290_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000022ec092ea70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec092ecf0_0, 0, 1;
    %load/vec4 v0000022ec092f150_0;
    %load/vec4 v0000022ec092fc90_0;
    %xor;
    %nor/r;
    %load/vec4 v0000022ec092e9d0_0;
    %parti/s 1, 16, 6;
    %load/vec4 v0000022ec092e9d0_0;
    %parti/s 1, 15, 5;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec092f290_0, 0, 1;
    %jmp T_25.5;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec092f290_0, 0, 1;
T_25.5 ;
    %load/vec4 v0000022ec092e9d0_0;
    %store/vec4 v0000022ec092ebb0_0, 0, 17;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec092f290_0, 0, 1;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec092ebb0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec092ecf0_0, 0, 1;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000022ec08b25f0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec08fedc0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0000022ec08b25f0;
T_27 ;
    %wait E_0000022ec0926010;
    %load/vec4 v0000022ec08fdf60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000022ec092e610_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000022ec092f330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022ec092e890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022ec092f6f0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000022ec08fe280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000022ec092e570_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000022ec092e570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022ec092e610_0, 0;
    %load/vec4 v0000022ec092ed90_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000022ec092ed90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022ec092f330_0, 0;
    %load/vec4 v0000022ec092e570_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0000022ec092e890_0, 0;
    %load/vec4 v0000022ec092ed90_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0000022ec092f6f0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000022ec08b25f0;
T_28 ;
    %wait E_0000022ec0926b50;
    %load/vec4 v0000022ec08fe280_0;
    %assign/vec4 v0000022ec08fe5a0_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0000022ec08b25f0;
T_29 ;
    %wait E_0000022ec0926850;
    %load/vec4 v0000022ec08fdf60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec092f470_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec08fe8c0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec08febe0_0, 0, 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000022ec08fe5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022ec08fe460_0, 0, 32;
T_29.4 ;
    %load/vec4 v0000022ec08fe460_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_29.5, 5;
    %load/vec4 v0000022ec08fe460_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_29.6, 4;
    %load/vec4 v0000022ec092e610_0;
    %load/vec4 v0000022ec08fe460_0;
    %part/s 1;
    %load/vec4 v0000022ec092f330_0;
    %load/vec4 v0000022ec08fe460_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0000022ec08fe460_0;
    %store/vec4 v0000022ec08fe8c0_0, 4, 1;
    %load/vec4 v0000022ec092e610_0;
    %load/vec4 v0000022ec08fe460_0;
    %part/s 1;
    %load/vec4 v0000022ec092f330_0;
    %load/vec4 v0000022ec08fe460_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v0000022ec08fe460_0;
    %store/vec4 v0000022ec092f470_0, 4, 1;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0000022ec092e610_0;
    %load/vec4 v0000022ec08fe460_0;
    %part/s 1;
    %load/vec4 v0000022ec092f330_0;
    %load/vec4 v0000022ec08fe460_0;
    %part/s 1;
    %xor;
    %load/vec4 v0000022ec092f470_0;
    %load/vec4 v0000022ec08fe460_0;
    %subi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0000022ec08fe460_0;
    %store/vec4 v0000022ec08fe8c0_0, 4, 1;
    %load/vec4 v0000022ec092e610_0;
    %load/vec4 v0000022ec08fe460_0;
    %part/s 1;
    %load/vec4 v0000022ec092f330_0;
    %load/vec4 v0000022ec08fe460_0;
    %part/s 1;
    %and;
    %load/vec4 v0000022ec092e610_0;
    %load/vec4 v0000022ec08fe460_0;
    %part/s 1;
    %load/vec4 v0000022ec092f330_0;
    %load/vec4 v0000022ec08fe460_0;
    %part/s 1;
    %xor;
    %load/vec4 v0000022ec092f470_0;
    %load/vec4 v0000022ec08fe460_0;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %or;
    %ix/getv/s 4, v0000022ec08fe460_0;
    %store/vec4 v0000022ec092f470_0, 4, 1;
T_29.7 ;
    %load/vec4 v0000022ec08fe460_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022ec08fe460_0, 0, 32;
    %jmp T_29.4;
T_29.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec08febe0_0, 0, 1;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec092f470_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec08fe8c0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec08febe0_0, 0, 1;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000022ec08b25f0;
T_30 ;
    %wait E_0000022ec0925fd0;
    %load/vec4 v0000022ec08fdf60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec08fe500_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec08fedc0_0, 0, 1;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000022ec08febe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec08fe6e0_0, 0, 1;
    %load/vec4 v0000022ec092e890_0;
    %load/vec4 v0000022ec092f6f0_0;
    %xor;
    %nor/r;
    %load/vec4 v0000022ec08fe8c0_0;
    %parti/s 1, 16, 6;
    %load/vec4 v0000022ec08fe8c0_0;
    %parti/s 1, 15, 5;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec08fedc0_0, 0, 1;
    %jmp T_30.5;
T_30.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec08fedc0_0, 0, 1;
T_30.5 ;
    %load/vec4 v0000022ec08fe8c0_0;
    %store/vec4 v0000022ec08fe500_0, 0, 17;
    %jmp T_30.3;
T_30.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec08fedc0_0, 0, 1;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec08fe500_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec08fe6e0_0, 0, 1;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000022ec08c0d00;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095a1b0_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0000022ec08c0d00;
T_32 ;
    %wait E_0000022ec0926010;
    %load/vec4 v0000022ec095b790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000022ec08fefa0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000022ec08f40d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022ec08ff040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022ec08f4210_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000022ec095a890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000022ec08fef00_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000022ec08fef00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022ec08fefa0_0, 0;
    %load/vec4 v0000022ec08ff0e0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000022ec08ff0e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022ec08f40d0_0, 0;
    %load/vec4 v0000022ec08fef00_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0000022ec08ff040_0, 0;
    %load/vec4 v0000022ec08ff0e0_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0000022ec08f4210_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000022ec08c0d00;
T_33 ;
    %wait E_0000022ec0926b50;
    %load/vec4 v0000022ec095a890_0;
    %assign/vec4 v0000022ec095a610_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0000022ec08c0d00;
T_34 ;
    %wait E_0000022ec0926910;
    %load/vec4 v0000022ec095b790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec08f43f0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec095b8d0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec08f4170_0, 0, 1;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000022ec095a610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022ec08f4490_0, 0, 32;
T_34.4 ;
    %load/vec4 v0000022ec08f4490_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_34.5, 5;
    %load/vec4 v0000022ec08f4490_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.6, 4;
    %load/vec4 v0000022ec08fefa0_0;
    %load/vec4 v0000022ec08f4490_0;
    %part/s 1;
    %load/vec4 v0000022ec08f40d0_0;
    %load/vec4 v0000022ec08f4490_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0000022ec08f4490_0;
    %store/vec4 v0000022ec095b8d0_0, 4, 1;
    %load/vec4 v0000022ec08fefa0_0;
    %load/vec4 v0000022ec08f4490_0;
    %part/s 1;
    %load/vec4 v0000022ec08f40d0_0;
    %load/vec4 v0000022ec08f4490_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v0000022ec08f4490_0;
    %store/vec4 v0000022ec08f43f0_0, 4, 1;
    %jmp T_34.7;
T_34.6 ;
    %load/vec4 v0000022ec08fefa0_0;
    %load/vec4 v0000022ec08f4490_0;
    %part/s 1;
    %load/vec4 v0000022ec08f40d0_0;
    %load/vec4 v0000022ec08f4490_0;
    %part/s 1;
    %xor;
    %load/vec4 v0000022ec08f43f0_0;
    %load/vec4 v0000022ec08f4490_0;
    %subi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0000022ec08f4490_0;
    %store/vec4 v0000022ec095b8d0_0, 4, 1;
    %load/vec4 v0000022ec08fefa0_0;
    %load/vec4 v0000022ec08f4490_0;
    %part/s 1;
    %load/vec4 v0000022ec08f40d0_0;
    %load/vec4 v0000022ec08f4490_0;
    %part/s 1;
    %and;
    %load/vec4 v0000022ec08fefa0_0;
    %load/vec4 v0000022ec08f4490_0;
    %part/s 1;
    %load/vec4 v0000022ec08f40d0_0;
    %load/vec4 v0000022ec08f4490_0;
    %part/s 1;
    %xor;
    %load/vec4 v0000022ec08f43f0_0;
    %load/vec4 v0000022ec08f4490_0;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %or;
    %ix/getv/s 4, v0000022ec08f4490_0;
    %store/vec4 v0000022ec08f43f0_0, 4, 1;
T_34.7 ;
    %load/vec4 v0000022ec08f4490_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022ec08f4490_0, 0, 32;
    %jmp T_34.4;
T_34.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec08f4170_0, 0, 1;
    %jmp T_34.3;
T_34.2 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec08f43f0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec095b8d0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec08f4170_0, 0, 1;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000022ec08c0d00;
T_35 ;
    %wait E_0000022ec0926cd0;
    %load/vec4 v0000022ec095b790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec095b830_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095a1b0_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000022ec08f4170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec095b330_0, 0, 1;
    %load/vec4 v0000022ec08ff040_0;
    %load/vec4 v0000022ec08f4210_0;
    %xor;
    %nor/r;
    %load/vec4 v0000022ec095b8d0_0;
    %parti/s 1, 16, 6;
    %load/vec4 v0000022ec095b8d0_0;
    %parti/s 1, 15, 5;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec095a1b0_0, 0, 1;
    %jmp T_35.5;
T_35.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095a1b0_0, 0, 1;
T_35.5 ;
    %load/vec4 v0000022ec095b8d0_0;
    %store/vec4 v0000022ec095b830_0, 0, 17;
    %jmp T_35.3;
T_35.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095a1b0_0, 0, 1;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec095b830_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095b330_0, 0, 1;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000022ec08c0fa0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095ae30_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0000022ec08c0fa0;
T_37 ;
    %wait E_0000022ec0926010;
    %load/vec4 v0000022ec095a930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000022ec095a570_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000022ec095b290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022ec095b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022ec095b0b0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000022ec095bb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0000022ec095bf10_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000022ec095bf10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022ec095a570_0, 0;
    %load/vec4 v0000022ec095acf0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000022ec095acf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022ec095b290_0, 0;
    %load/vec4 v0000022ec095bf10_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0000022ec095b650_0, 0;
    %load/vec4 v0000022ec095acf0_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0000022ec095b0b0_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000022ec08c0fa0;
T_38 ;
    %wait E_0000022ec0926b50;
    %load/vec4 v0000022ec095bb50_0;
    %assign/vec4 v0000022ec095a6b0_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0000022ec08c0fa0;
T_39 ;
    %wait E_0000022ec0926b90;
    %load/vec4 v0000022ec095a930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec095a430_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec095ba10_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095ad90_0, 0, 1;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000022ec095a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022ec095bab0_0, 0, 32;
T_39.4 ;
    %load/vec4 v0000022ec095bab0_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_39.5, 5;
    %load/vec4 v0000022ec095bab0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.6, 4;
    %load/vec4 v0000022ec095a570_0;
    %load/vec4 v0000022ec095bab0_0;
    %part/s 1;
    %load/vec4 v0000022ec095b290_0;
    %load/vec4 v0000022ec095bab0_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0000022ec095bab0_0;
    %store/vec4 v0000022ec095ba10_0, 4, 1;
    %load/vec4 v0000022ec095a570_0;
    %load/vec4 v0000022ec095bab0_0;
    %part/s 1;
    %load/vec4 v0000022ec095b290_0;
    %load/vec4 v0000022ec095bab0_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v0000022ec095bab0_0;
    %store/vec4 v0000022ec095a430_0, 4, 1;
    %jmp T_39.7;
T_39.6 ;
    %load/vec4 v0000022ec095a570_0;
    %load/vec4 v0000022ec095bab0_0;
    %part/s 1;
    %load/vec4 v0000022ec095b290_0;
    %load/vec4 v0000022ec095bab0_0;
    %part/s 1;
    %xor;
    %load/vec4 v0000022ec095a430_0;
    %load/vec4 v0000022ec095bab0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0000022ec095bab0_0;
    %store/vec4 v0000022ec095ba10_0, 4, 1;
    %load/vec4 v0000022ec095a570_0;
    %load/vec4 v0000022ec095bab0_0;
    %part/s 1;
    %load/vec4 v0000022ec095b290_0;
    %load/vec4 v0000022ec095bab0_0;
    %part/s 1;
    %and;
    %load/vec4 v0000022ec095a570_0;
    %load/vec4 v0000022ec095bab0_0;
    %part/s 1;
    %load/vec4 v0000022ec095b290_0;
    %load/vec4 v0000022ec095bab0_0;
    %part/s 1;
    %xor;
    %load/vec4 v0000022ec095a430_0;
    %load/vec4 v0000022ec095bab0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %or;
    %ix/getv/s 4, v0000022ec095bab0_0;
    %store/vec4 v0000022ec095a430_0, 4, 1;
T_39.7 ;
    %load/vec4 v0000022ec095bab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022ec095bab0_0, 0, 32;
    %jmp T_39.4;
T_39.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec095ad90_0, 0, 1;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec095a430_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec095ba10_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095ad90_0, 0, 1;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000022ec08c0fa0;
T_40 ;
    %wait E_0000022ec0926950;
    %load/vec4 v0000022ec095a930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec095b010_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095ae30_0, 0, 1;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000022ec095ad90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec095bdd0_0, 0, 1;
    %load/vec4 v0000022ec095b650_0;
    %load/vec4 v0000022ec095b0b0_0;
    %xor;
    %nor/r;
    %load/vec4 v0000022ec095ba10_0;
    %parti/s 1, 16, 6;
    %load/vec4 v0000022ec095ba10_0;
    %parti/s 1, 15, 5;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec095ae30_0, 0, 1;
    %jmp T_40.5;
T_40.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095ae30_0, 0, 1;
T_40.5 ;
    %load/vec4 v0000022ec095ba10_0;
    %store/vec4 v0000022ec095b010_0, 0, 17;
    %jmp T_40.3;
T_40.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095ae30_0, 0, 1;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec095b010_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095bdd0_0, 0, 1;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000022ec0872e30;
T_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095a110_0, 0, 1;
    %end;
    .thread T_41;
    .scope S_0000022ec0872e30;
T_42 ;
    %wait E_0000022ec0926010;
    %load/vec4 v0000022ec095b1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000022ec095a7f0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000022ec095be70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022ec095b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022ec095ab10_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0000022ec095a2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0000022ec095a9d0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000022ec095a9d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022ec095a7f0_0, 0;
    %load/vec4 v0000022ec095aa70_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000022ec095aa70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022ec095be70_0, 0;
    %load/vec4 v0000022ec095a9d0_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0000022ec095b3d0_0, 0;
    %load/vec4 v0000022ec095aa70_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0000022ec095ab10_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000022ec0872e30;
T_43 ;
    %wait E_0000022ec0926b50;
    %load/vec4 v0000022ec095a2f0_0;
    %assign/vec4 v0000022ec095b470_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_0000022ec0872e30;
T_44 ;
    %wait E_0000022ec0926990;
    %load/vec4 v0000022ec095b1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec095a4d0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec095ac50_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095bc90_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0000022ec095b470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022ec095bd30_0, 0, 32;
T_44.4 ;
    %load/vec4 v0000022ec095bd30_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_44.5, 5;
    %load/vec4 v0000022ec095bd30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.6, 4;
    %load/vec4 v0000022ec095a7f0_0;
    %load/vec4 v0000022ec095bd30_0;
    %part/s 1;
    %load/vec4 v0000022ec095be70_0;
    %load/vec4 v0000022ec095bd30_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0000022ec095bd30_0;
    %store/vec4 v0000022ec095ac50_0, 4, 1;
    %load/vec4 v0000022ec095a7f0_0;
    %load/vec4 v0000022ec095bd30_0;
    %part/s 1;
    %load/vec4 v0000022ec095be70_0;
    %load/vec4 v0000022ec095bd30_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v0000022ec095bd30_0;
    %store/vec4 v0000022ec095a4d0_0, 4, 1;
    %jmp T_44.7;
T_44.6 ;
    %load/vec4 v0000022ec095a7f0_0;
    %load/vec4 v0000022ec095bd30_0;
    %part/s 1;
    %load/vec4 v0000022ec095be70_0;
    %load/vec4 v0000022ec095bd30_0;
    %part/s 1;
    %xor;
    %load/vec4 v0000022ec095a4d0_0;
    %load/vec4 v0000022ec095bd30_0;
    %subi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0000022ec095bd30_0;
    %store/vec4 v0000022ec095ac50_0, 4, 1;
    %load/vec4 v0000022ec095a7f0_0;
    %load/vec4 v0000022ec095bd30_0;
    %part/s 1;
    %load/vec4 v0000022ec095be70_0;
    %load/vec4 v0000022ec095bd30_0;
    %part/s 1;
    %and;
    %load/vec4 v0000022ec095a7f0_0;
    %load/vec4 v0000022ec095bd30_0;
    %part/s 1;
    %load/vec4 v0000022ec095be70_0;
    %load/vec4 v0000022ec095bd30_0;
    %part/s 1;
    %xor;
    %load/vec4 v0000022ec095a4d0_0;
    %load/vec4 v0000022ec095bd30_0;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %or;
    %ix/getv/s 4, v0000022ec095bd30_0;
    %store/vec4 v0000022ec095a4d0_0, 4, 1;
T_44.7 ;
    %load/vec4 v0000022ec095bd30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022ec095bd30_0, 0, 32;
    %jmp T_44.4;
T_44.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec095bc90_0, 0, 1;
    %jmp T_44.3;
T_44.2 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec095a4d0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec095ac50_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095bc90_0, 0, 1;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000022ec0872e30;
T_45 ;
    %wait E_0000022ec0926710;
    %load/vec4 v0000022ec095b1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec095a070_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095a110_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000022ec095bc90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec095b5b0_0, 0, 1;
    %load/vec4 v0000022ec095b3d0_0;
    %load/vec4 v0000022ec095ab10_0;
    %xor;
    %nor/r;
    %load/vec4 v0000022ec095ac50_0;
    %parti/s 1, 16, 6;
    %load/vec4 v0000022ec095ac50_0;
    %parti/s 1, 15, 5;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ec095a110_0, 0, 1;
    %jmp T_45.5;
T_45.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095a110_0, 0, 1;
T_45.5 ;
    %load/vec4 v0000022ec095ac50_0;
    %store/vec4 v0000022ec095a070_0, 0, 17;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095a110_0, 0, 1;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000022ec095a070_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec095b5b0_0, 0, 1;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000022ec08a5000;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec09aac50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec09ab3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ec09aa110_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0000022ec08a5000;
T_47 ;
    %wait E_0000022ec0926010;
    %load/vec4 v0000022ec09aaa70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022ec09ab830_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0000022ec09ab830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000022ec09aa430_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0000022ec09ab830_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000022ec09ab830_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0000022ec09ab830_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_47.4, 5;
    %load/vec4 v0000022ec09ab830_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_47.6, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022ec09ab830_0, 0;
    %jmp T_47.7;
T_47.6 ;
    %load/vec4 v0000022ec09ab830_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000022ec09ab830_0, 0;
T_47.7 ;
T_47.4 ;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000022ec08a5000;
T_48 ;
    %wait E_0000022ec0926010;
    %load/vec4 v0000022ec09aaa70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000022ec09abab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000022ec09abb50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000022ec09ab6f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000022ec09aa750_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000022ec09aa430_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000022ec09ab830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0000022ec09ac1c0_0;
    %assign/vec4 v0000022ec09abab0_0, 0;
    %load/vec4 v0000022ec09ad020_0;
    %assign/vec4 v0000022ec09abb50_0, 0;
    %load/vec4 v0000022ec09aa9d0_0;
    %assign/vec4 v0000022ec09ab6f0_0, 0;
    %load/vec4 v0000022ec09aaed0_0;
    %assign/vec4 v0000022ec09aa750_0, 0;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000022ec08a5000;
T_49 ;
    %wait E_0000022ec0926b50;
    %load/vec4 v0000022ec09aa430_0;
    %assign/vec4 v0000022ec09aac50_0, 0;
    %jmp T_49;
    .thread T_49;
    .scope S_0000022ec08a5000;
T_50 ;
    %wait E_0000022ec0926b50;
    %load/vec4 v0000022ec09aa4d0_0;
    %assign/vec4 v0000022ec09ab150_0, 0;
    %load/vec4 v0000022ec09abfb0_0;
    %assign/vec4 v0000022ec09aacf0_0, 0;
    %load/vec4 v0000022ec09ab1f0_0;
    %assign/vec4 v0000022ec09ab330_0, 0;
    %load/vec4 v0000022ec09ab5b0_0;
    %assign/vec4 v0000022ec09aad90_0, 0;
    %load/vec4 v0000022ec09ab470_0;
    %assign/vec4 v0000022ec09ab3d0_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0000022ec08a5000;
T_51 ;
    %wait E_0000022ec0926b50;
    %load/vec4 v0000022ec09abbf0_0;
    %assign/vec4 v0000022ec09aa110_0, 0;
    %load/vec4 v0000022ec09aaf70_0;
    %assign/vec4 v0000022ec09abe70_0, 0;
    %load/vec4 v0000022ec09abc90_0;
    %assign/vec4 v0000022ec09ad520_0, 0;
    %jmp T_51;
    .thread T_51;
    .scope S_0000022ec08a5000;
T_52 ;
    %wait E_0000022ec0926b50;
    %load/vec4 v0000022ec09adfc0_0;
    %assign/vec4 v0000022ec09ac580_0, 0;
    %load/vec4 v0000022ec09ad340_0;
    %assign/vec4 v0000022ec09acf80_0, 0;
    %load/vec4 v0000022ec09ad5c0_0;
    %assign/vec4 v0000022ec09adca0_0, 0;
    %load/vec4 v0000022ec09ac120_0;
    %assign/vec4 v0000022ec09ad200_0, 0;
    %load/vec4 v0000022ec09ac800_0;
    %assign/vec4 v0000022ec09ad980_0, 0;
    %jmp T_52;
    .thread T_52;
    .scope S_0000022ec08a5000;
T_53 ;
    %vpi_func 2 145 "$fopen" 32, "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134ac_fix_bin.txt", "w" {0 0 0};
    %store/vec4 v0000022ec09aa610_0, 0, 32;
    %vpi_func 2 146 "$fopen" 32, "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134bd_fix_bin.txt", "w" {0 0 0};
    %store/vec4 v0000022ec09aae30_0, 0, 32;
    %vpi_func 2 147 "$fopen" 32, "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134ad_fix_bin.txt", "w" {0 0 0};
    %store/vec4 v0000022ec09aa7f0_0, 0, 32;
    %vpi_func 2 148 "$fopen" 32, "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134bc_fix_bin.txt", "w" {0 0 0};
    %store/vec4 v0000022ec09aa6b0_0, 0, 32;
    %vpi_func 2 149 "$fopen" 32, "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134temp_i_fix_bin.txt", "w" {0 0 0};
    %store/vec4 v0000022ec09aa890_0, 0, 32;
    %vpi_func 2 150 "$fopen" 32, "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134temp_r_fix_bin.txt", "w" {0 0 0};
    %store/vec4 v0000022ec09aa930_0, 0, 32;
    %pushi/vec4 256, 0, 32;
T_53.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_53.1, 5;
    %jmp/1 T_53.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022ec0924ed0;
    %vpi_call 2 155 "$fdisplay", v0000022ec09aa610_0, "%b", v0000022ec09abfb0_0 {0 0 0};
    %vpi_call 2 156 "$fdisplay", v0000022ec09aae30_0, "%b", v0000022ec09ab5b0_0 {0 0 0};
    %vpi_call 2 157 "$fdisplay", v0000022ec09aa7f0_0, "%b", v0000022ec09aa4d0_0 {0 0 0};
    %vpi_call 2 158 "$fdisplay", v0000022ec09aa6b0_0, "%b", v0000022ec09ab1f0_0 {0 0 0};
    %wait E_0000022ec0925990;
    %delay 1, 0;
    %vpi_call 2 163 "$fdisplay", v0000022ec09aa890_0, "%b", v0000022ec09aaf70_0 {0 0 0};
    %vpi_call 2 164 "$fdisplay", v0000022ec09aa930_0, "%b", v0000022ec09abc90_0 {0 0 0};
    %jmp T_53.0;
T_53.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call 2 168 "$fclose", v0000022ec09aa610_0 {0 0 0};
    %vpi_call 2 169 "$fclose", v0000022ec09aa7f0_0 {0 0 0};
    %vpi_call 2 170 "$fclose", v0000022ec09aa6b0_0 {0 0 0};
    %vpi_call 2 171 "$fclose", v0000022ec09aae30_0 {0 0 0};
    %vpi_call 2 172 "$fclose", v0000022ec09aa890_0 {0 0 0};
    %vpi_call 2 173 "$fclose", v0000022ec09aa930_0 {0 0 0};
    %end;
    .thread T_53;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fix_butterfly.v";
    "./fix_adder.v";
    "./fix_mult.v";
