{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701363187754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701363187755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 12:53:07 2023 " "Processing started: Thu Nov 30 12:53:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701363187755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363187755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter_test -c filter_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off filter_test -c filter_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363187755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701363188079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701363188079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "communication.v 1 1 " "Found 1 design units, including 1 entities, in source file communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 communication " "Found entity 1: communication" {  } { { "communication.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/communication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART.v 1 1 " "Found 1 design units, including 1 entities, in source file UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TX.v 1 1 " "Found 1 design units, including 1 entities, in source file TX.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "TX.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RX.v 1 1 " "Found 1 design units, including 1 entities, in source file RX.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "RX.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DPRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file DPRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 DPRAM " "Found entity 1: DPRAM" {  } { { "DPRAM.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/DPRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram_test.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_test.v 1 1 " "Found 1 design units, including 1 entities, in source file filter_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_test " "Found entity 1: filter_test" {  } { { "filter_test.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP.v 1 1 " "Found 1 design units, including 1 entities, in source file LP.v" { { "Info" "ISGN_ENTITY_NAME" "1 LP " "Found entity 1: LP" {  } { { "LP.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file LP/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (lp) " "Found design unit 1: dspba_library_package (lp)" {  } { { "LP/dspba_library_package.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file LP/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "LP/dspba_library.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197756 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "LP/dspba_library.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197756 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "LP/dspba_library.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197756 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "LP/dspba_library.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197756 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "LP/dspba_library.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197756 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "LP/dspba_library.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file LP/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (lp) " "Found design unit 1: auk_dspip_math_pkg_hpfir (lp)" {  } { { "LP/auk_dspip_math_pkg_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197759 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "LP/auk_dspip_math_pkg_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file LP/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (lp) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (lp)" {  } { { "LP/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197762 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197763 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "LP/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197765 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "LP/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "LP/auk_dspip_roundsat_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197766 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "LP/auk_dspip_roundsat_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file LP/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LP/altera_avalon_sc_fifo.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/LP_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/LP_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LP_0002_rtl_core-normal " "Found design unit 1: LP_0002_rtl_core-normal" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197781 ""} { "Info" "ISGN_ENTITY_NAME" "1 LP_0002_rtl_core " "Found entity 1: LP_0002_rtl_core" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/LP_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/LP_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LP_0002_ast-struct " "Found design unit 1: LP_0002_ast-struct" {  } { { "LP/LP_0002_ast.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197782 ""} { "Info" "ISGN_ENTITY_NAME" "1 LP_0002_ast " "Found entity 1: LP_0002_ast" {  } { { "LP/LP_0002_ast.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/LP_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/LP_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LP_0002-syn " "Found design unit 1: LP_0002-syn" {  } { { "LP/LP_0002.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197783 ""} { "Info" "ISGN_ENTITY_NAME" "1 LP_0002 " "Found entity 1: LP_0002" {  } { { "LP/LP_0002.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modelsim/filter_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file Modelsim/filter_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_test_tb " "Found entity 1: filter_test_tb" {  } { { "Modelsim/filter_test_tb.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/filter_test_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197785 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.v(127) " "Verilog HDL information at controller.v(127): always construct contains both blocking and non-blocking assignments" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701363197786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filtered_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file filtered_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 filtered_ram " "Found entity 1: filtered_ram" {  } { { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delays_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file delays_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 delays_ram " "Found entity 1: delays_ram" {  } { { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file output_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_ram " "Found entity 1: output_ram" {  } { { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processed_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file processed_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 processed_ram " "Found entity 1: processed_ram" {  } { { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_ram " "Found entity 1: sum_ram" {  } { { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363197793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363197793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701363198053 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in controller.v(16) " "Verilog HDL or VHDL warning at controller.v(16): object \"data_in\" assigned a value but never read" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701363198055 "|controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "filtered controller.v(19) " "Verilog HDL or VHDL warning at controller.v(19): object \"filtered\" assigned a value but never read" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701363198055 "|controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_en controller.v(22) " "Verilog HDL or VHDL warning at controller.v(22): object \"read_en\" assigned a value but never read" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701363198055 "|controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d controller.v(86) " "Verilog HDL or VHDL warning at controller.v(86): object \"d\" assigned a value but never read" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701363198055 "|controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "filt_state controller.v(86) " "Verilog HDL or VHDL warning at controller.v(86): object \"filt_state\" assigned a value but never read" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701363198055 "|controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay_idx controller.v(89) " "Verilog HDL or VHDL warning at controller.v(89): object \"delay_idx\" assigned a value but never read" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701363198056 "|controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "filt_data controller.v(90) " "Verilog HDL or VHDL warning at controller.v(90): object \"filt_data\" assigned a value but never read" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701363198056 "|controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "proc_data controller.v(91) " "Verilog HDL or VHDL warning at controller.v(91): object \"proc_data\" assigned a value but never read" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701363198056 "|controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_data controller.v(92) " "Verilog HDL or VHDL warning at controller.v(92): object \"output_data\" assigned a value but never read" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701363198056 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 controller.v(122) " "Verilog HDL assignment warning at controller.v(122): truncated value with size 32 to match size of target (11)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701363198060 "|controller"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "state controller.v(127) " "Verilog HDL Event Control warning at controller.v(127): posedge or negedge of vector \"state\" depends solely on its least-significant bit" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1701363198060 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 controller.v(144) " "Verilog HDL assignment warning at controller.v(144): truncated value with size 32 to match size of target (14)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701363198061 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 controller.v(178) " "Verilog HDL assignment warning at controller.v(178): truncated value with size 32 to match size of target (11)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701363198062 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 controller.v(191) " "Verilog HDL assignment warning at controller.v(191): truncated value with size 32 to match size of target (13)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701363198062 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 controller.v(198) " "Verilog HDL assignment warning at controller.v(198): truncated value with size 32 to match size of target (13)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701363198062 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 controller.v(205) " "Verilog HDL assignment warning at controller.v(205): truncated value with size 32 to match size of target (13)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701363198062 "|controller"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "controller.v(176) " "Verilog HDL Case Statement warning at controller.v(176): can't check case statement for completeness because the case expression has too many possible states" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 176 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1701363198062 "|controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(176) " "Verilog HDL Case Statement warning at controller.v(176): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 176 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701363198062 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 controller.v(224) " "Verilog HDL assignment warning at controller.v(224): truncated value with size 32 to match size of target (13)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701363198064 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 controller.v(252) " "Verilog HDL assignment warning at controller.v(252): truncated value with size 32 to match size of target (13)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701363198065 "|controller"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "controller.v(221) " "Verilog HDL Case Statement warning at controller.v(221): can't check case statement for completeness because the case expression has too many possible states" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 221 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1701363198065 "|controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(221) " "Verilog HDL Case Statement warning at controller.v(221): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 221 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701363198065 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 controller.v(278) " "Verilog HDL assignment warning at controller.v(278): truncated value with size 32 to match size of target (13)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701363198066 "|controller"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "controller.v(282) " "Verilog HDL Case Statement warning at controller.v(282): can't check case statement for completeness because the case expression has too many possible states" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 282 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1701363198066 "|controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(282) " "Verilog HDL Case Statement warning at controller.v(282): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 282 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701363198067 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 controller.v(322) " "Verilog HDL assignment warning at controller.v(322): truncated value with size 32 to match size of target (10)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701363198069 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 controller.v(342) " "Verilog HDL assignment warning at controller.v(342): truncated value with size 32 to match size of target (10)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701363198070 "|controller"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "controller.v(337) " "Verilog HDL Case Statement warning at controller.v(337): can't check case statement for completeness because the case expression has too many possible states" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 337 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1701363198071 "|controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(337) " "Verilog HDL Case Statement warning at controller.v(337): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 337 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701363198071 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pll_reset controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"pll_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198076 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198076 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_read_addr controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"ram_read_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198076 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_read_en controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"ram_read_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198076 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "filtering controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"filtering\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198076 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198076 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198077 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"reset\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198077 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "filt_read_addr controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"filt_read_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198077 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "filt_read_en controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"filt_read_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198077 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "filt_write_en controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"filt_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198077 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198077 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "proc_ram_data_in controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"proc_ram_data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198077 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "proc_write_addr controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"proc_write_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198077 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "proc_write_en controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"proc_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198078 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "proc_read_en controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"proc_read_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198078 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"p\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198078 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "delay_read_addr controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"delay_read_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198079 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "delay_read_en controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"delay_read_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198079 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "delay_write_en controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"delay_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198079 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "internal_state controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"internal_state\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198079 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "proc_read_addr controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"proc_read_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198079 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_ram_data_in controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"output_ram_data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198079 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_write_addr controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"output_write_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198080 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_write_en controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"output_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198080 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_read_en controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"output_read_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198080 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198080 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"l\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198080 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_read_addr controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"output_read_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198081 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"s\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198081 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_1 controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"data_1\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198081 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_2 controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"data_2\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198081 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_3 controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"data_3\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198081 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_4 controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"data_4\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198082 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_5 controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"data_5\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198082 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_6 controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"data_6\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198082 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_7 controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"data_7\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198082 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_8 controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"data_8\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198082 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"sum\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198083 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum_ram_data_in controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"sum_ram_data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198083 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum_write_addr controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"sum_write_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198083 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum_write_en controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"sum_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198083 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum_read_en controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"sum_read_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198083 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"t\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198083 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "com_tx_en controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"com_tx_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198084 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum_read_addr controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"sum_read_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198084 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "com_tx_data controller.v(127) " "Verilog HDL Always Construct warning at controller.v(127): inferring latch(es) for variable \"com_tx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701363198084 "|controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_data_in 0 controller.v(29) " "Net \"ram_data_in\" at controller.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701363198093 "|controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "delay_ram_data_in 0 controller.v(47) " "Net \"delay_ram_data_in\" at controller.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701363198093 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_tx_data\[0\] controller.v(127) " "Inferred latch for \"com_tx_data\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198104 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_tx_data\[1\] controller.v(127) " "Inferred latch for \"com_tx_data\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198104 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_tx_data\[2\] controller.v(127) " "Inferred latch for \"com_tx_data\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198104 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_tx_data\[3\] controller.v(127) " "Inferred latch for \"com_tx_data\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198104 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_tx_data\[4\] controller.v(127) " "Inferred latch for \"com_tx_data\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198104 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_tx_data\[5\] controller.v(127) " "Inferred latch for \"com_tx_data\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198104 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_tx_data\[6\] controller.v(127) " "Inferred latch for \"com_tx_data\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198104 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_tx_data\[7\] controller.v(127) " "Inferred latch for \"com_tx_data\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198105 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[0\] controller.v(127) " "Inferred latch for \"sum_read_addr\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198105 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[1\] controller.v(127) " "Inferred latch for \"sum_read_addr\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198105 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[2\] controller.v(127) " "Inferred latch for \"sum_read_addr\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198105 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[3\] controller.v(127) " "Inferred latch for \"sum_read_addr\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198105 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[4\] controller.v(127) " "Inferred latch for \"sum_read_addr\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198105 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[5\] controller.v(127) " "Inferred latch for \"sum_read_addr\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198105 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[6\] controller.v(127) " "Inferred latch for \"sum_read_addr\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198105 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[7\] controller.v(127) " "Inferred latch for \"sum_read_addr\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198106 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[8\] controller.v(127) " "Inferred latch for \"sum_read_addr\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198106 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[9\] controller.v(127) " "Inferred latch for \"sum_read_addr\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198106 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_tx_en controller.v(127) " "Inferred latch for \"com_tx_en\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198106 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\] controller.v(127) " "Inferred latch for \"t\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198106 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\] controller.v(127) " "Inferred latch for \"t\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198106 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\] controller.v(127) " "Inferred latch for \"t\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198106 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\] controller.v(127) " "Inferred latch for \"t\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198106 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\] controller.v(127) " "Inferred latch for \"t\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198106 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\] controller.v(127) " "Inferred latch for \"t\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198107 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\] controller.v(127) " "Inferred latch for \"t\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198107 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\] controller.v(127) " "Inferred latch for \"t\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198107 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[8\] controller.v(127) " "Inferred latch for \"t\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198107 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[9\] controller.v(127) " "Inferred latch for \"t\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198107 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[10\] controller.v(127) " "Inferred latch for \"t\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198107 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[11\] controller.v(127) " "Inferred latch for \"t\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198107 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[12\] controller.v(127) " "Inferred latch for \"t\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198107 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[13\] controller.v(127) " "Inferred latch for \"t\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198108 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[14\] controller.v(127) " "Inferred latch for \"t\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198108 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[15\] controller.v(127) " "Inferred latch for \"t\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198108 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[16\] controller.v(127) " "Inferred latch for \"t\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198108 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[17\] controller.v(127) " "Inferred latch for \"t\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198109 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[18\] controller.v(127) " "Inferred latch for \"t\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198109 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[19\] controller.v(127) " "Inferred latch for \"t\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198109 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[20\] controller.v(127) " "Inferred latch for \"t\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198109 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[21\] controller.v(127) " "Inferred latch for \"t\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198109 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[22\] controller.v(127) " "Inferred latch for \"t\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198110 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[23\] controller.v(127) " "Inferred latch for \"t\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198110 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[24\] controller.v(127) " "Inferred latch for \"t\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198110 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[25\] controller.v(127) " "Inferred latch for \"t\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198110 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[26\] controller.v(127) " "Inferred latch for \"t\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198110 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[27\] controller.v(127) " "Inferred latch for \"t\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198110 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[28\] controller.v(127) " "Inferred latch for \"t\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198110 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[29\] controller.v(127) " "Inferred latch for \"t\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198110 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[30\] controller.v(127) " "Inferred latch for \"t\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198111 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[31\] controller.v(127) " "Inferred latch for \"t\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198111 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_en controller.v(127) " "Inferred latch for \"sum_read_en\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198111 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_en controller.v(127) " "Inferred latch for \"sum_write_en\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198111 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[0\] controller.v(127) " "Inferred latch for \"sum_write_addr\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198111 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[1\] controller.v(127) " "Inferred latch for \"sum_write_addr\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198111 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[2\] controller.v(127) " "Inferred latch for \"sum_write_addr\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198111 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[3\] controller.v(127) " "Inferred latch for \"sum_write_addr\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198111 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[4\] controller.v(127) " "Inferred latch for \"sum_write_addr\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198112 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[5\] controller.v(127) " "Inferred latch for \"sum_write_addr\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198112 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[6\] controller.v(127) " "Inferred latch for \"sum_write_addr\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198112 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[7\] controller.v(127) " "Inferred latch for \"sum_write_addr\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198112 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[8\] controller.v(127) " "Inferred latch for \"sum_write_addr\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198112 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[9\] controller.v(127) " "Inferred latch for \"sum_write_addr\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198112 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[0\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198112 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[1\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198112 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[2\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198113 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[3\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198113 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[4\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198113 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[5\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198113 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[6\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198113 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[7\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198113 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[8\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198113 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[9\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198113 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[10\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198114 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[11\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198114 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[12\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198114 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[13\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198114 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[14\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198114 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[15\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198114 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[16\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198114 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[17\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198114 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[18\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198114 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[19\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198114 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[20\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198114 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[21\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[22\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[23\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[24\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[25\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[26\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[27\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[28\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[29\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[30\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[31\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[32\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[32\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[33\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[33\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198116 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[34\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[34\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198116 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[35\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[35\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198116 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[36\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[36\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198116 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[37\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[37\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198116 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[38\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[38\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198116 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[39\] controller.v(127) " "Inferred latch for \"sum_ram_data_in\[39\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198116 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] controller.v(127) " "Inferred latch for \"sum\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198116 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] controller.v(127) " "Inferred latch for \"sum\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198116 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] controller.v(127) " "Inferred latch for \"sum\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198117 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] controller.v(127) " "Inferred latch for \"sum\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198117 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] controller.v(127) " "Inferred latch for \"sum\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198117 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] controller.v(127) " "Inferred latch for \"sum\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198117 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[6\] controller.v(127) " "Inferred latch for \"sum\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198117 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[7\] controller.v(127) " "Inferred latch for \"sum\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198117 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[8\] controller.v(127) " "Inferred latch for \"sum\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198117 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[9\] controller.v(127) " "Inferred latch for \"sum\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198117 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[10\] controller.v(127) " "Inferred latch for \"sum\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198117 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[11\] controller.v(127) " "Inferred latch for \"sum\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198117 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[12\] controller.v(127) " "Inferred latch for \"sum\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198117 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[13\] controller.v(127) " "Inferred latch for \"sum\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198117 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[14\] controller.v(127) " "Inferred latch for \"sum\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198117 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[15\] controller.v(127) " "Inferred latch for \"sum\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198117 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[16\] controller.v(127) " "Inferred latch for \"sum\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198117 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[17\] controller.v(127) " "Inferred latch for \"sum\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198117 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[18\] controller.v(127) " "Inferred latch for \"sum\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198118 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[19\] controller.v(127) " "Inferred latch for \"sum\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198118 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[20\] controller.v(127) " "Inferred latch for \"sum\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198118 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[21\] controller.v(127) " "Inferred latch for \"sum\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198118 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[22\] controller.v(127) " "Inferred latch for \"sum\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198118 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[23\] controller.v(127) " "Inferred latch for \"sum\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198118 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[24\] controller.v(127) " "Inferred latch for \"sum\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198118 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[25\] controller.v(127) " "Inferred latch for \"sum\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198118 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[26\] controller.v(127) " "Inferred latch for \"sum\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198118 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[27\] controller.v(127) " "Inferred latch for \"sum\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198118 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[28\] controller.v(127) " "Inferred latch for \"sum\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198118 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[29\] controller.v(127) " "Inferred latch for \"sum\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198118 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[30\] controller.v(127) " "Inferred latch for \"sum\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198118 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[31\] controller.v(127) " "Inferred latch for \"sum\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198118 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[32\] controller.v(127) " "Inferred latch for \"sum\[32\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198118 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[33\] controller.v(127) " "Inferred latch for \"sum\[33\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198118 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[34\] controller.v(127) " "Inferred latch for \"sum\[34\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198119 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[35\] controller.v(127) " "Inferred latch for \"sum\[35\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198119 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[36\] controller.v(127) " "Inferred latch for \"sum\[36\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198119 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[37\] controller.v(127) " "Inferred latch for \"sum\[37\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198119 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[38\] controller.v(127) " "Inferred latch for \"sum\[38\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198119 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[39\] controller.v(127) " "Inferred latch for \"sum\[39\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198119 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[0\] controller.v(127) " "Inferred latch for \"data_8\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198119 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[1\] controller.v(127) " "Inferred latch for \"data_8\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198119 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[2\] controller.v(127) " "Inferred latch for \"data_8\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198119 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[3\] controller.v(127) " "Inferred latch for \"data_8\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198119 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[4\] controller.v(127) " "Inferred latch for \"data_8\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198119 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[5\] controller.v(127) " "Inferred latch for \"data_8\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198119 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[6\] controller.v(127) " "Inferred latch for \"data_8\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198119 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[7\] controller.v(127) " "Inferred latch for \"data_8\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198119 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[8\] controller.v(127) " "Inferred latch for \"data_8\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198119 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[9\] controller.v(127) " "Inferred latch for \"data_8\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198119 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[10\] controller.v(127) " "Inferred latch for \"data_8\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198120 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[11\] controller.v(127) " "Inferred latch for \"data_8\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198120 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[12\] controller.v(127) " "Inferred latch for \"data_8\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198120 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[13\] controller.v(127) " "Inferred latch for \"data_8\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198120 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[14\] controller.v(127) " "Inferred latch for \"data_8\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198120 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[15\] controller.v(127) " "Inferred latch for \"data_8\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198120 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[16\] controller.v(127) " "Inferred latch for \"data_8\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198120 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[17\] controller.v(127) " "Inferred latch for \"data_8\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198120 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[18\] controller.v(127) " "Inferred latch for \"data_8\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198120 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[19\] controller.v(127) " "Inferred latch for \"data_8\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198120 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[20\] controller.v(127) " "Inferred latch for \"data_8\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198120 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[21\] controller.v(127) " "Inferred latch for \"data_8\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198120 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[22\] controller.v(127) " "Inferred latch for \"data_8\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198120 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[23\] controller.v(127) " "Inferred latch for \"data_8\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198121 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[24\] controller.v(127) " "Inferred latch for \"data_8\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198121 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[25\] controller.v(127) " "Inferred latch for \"data_8\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198121 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[26\] controller.v(127) " "Inferred latch for \"data_8\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198121 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[27\] controller.v(127) " "Inferred latch for \"data_8\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198121 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[28\] controller.v(127) " "Inferred latch for \"data_8\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198121 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[29\] controller.v(127) " "Inferred latch for \"data_8\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198121 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[30\] controller.v(127) " "Inferred latch for \"data_8\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198121 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[31\] controller.v(127) " "Inferred latch for \"data_8\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198122 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[0\] controller.v(127) " "Inferred latch for \"data_7\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198122 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[1\] controller.v(127) " "Inferred latch for \"data_7\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198122 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[2\] controller.v(127) " "Inferred latch for \"data_7\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198122 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[3\] controller.v(127) " "Inferred latch for \"data_7\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198122 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[4\] controller.v(127) " "Inferred latch for \"data_7\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198122 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[5\] controller.v(127) " "Inferred latch for \"data_7\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198122 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[6\] controller.v(127) " "Inferred latch for \"data_7\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198122 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[7\] controller.v(127) " "Inferred latch for \"data_7\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198122 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[8\] controller.v(127) " "Inferred latch for \"data_7\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198122 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[9\] controller.v(127) " "Inferred latch for \"data_7\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198122 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[10\] controller.v(127) " "Inferred latch for \"data_7\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198122 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[11\] controller.v(127) " "Inferred latch for \"data_7\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198122 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[12\] controller.v(127) " "Inferred latch for \"data_7\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198123 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[13\] controller.v(127) " "Inferred latch for \"data_7\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198123 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[14\] controller.v(127) " "Inferred latch for \"data_7\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198123 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[15\] controller.v(127) " "Inferred latch for \"data_7\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198123 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[16\] controller.v(127) " "Inferred latch for \"data_7\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198123 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[17\] controller.v(127) " "Inferred latch for \"data_7\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198123 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[18\] controller.v(127) " "Inferred latch for \"data_7\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198123 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[19\] controller.v(127) " "Inferred latch for \"data_7\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198123 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[20\] controller.v(127) " "Inferred latch for \"data_7\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198124 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[21\] controller.v(127) " "Inferred latch for \"data_7\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198124 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[22\] controller.v(127) " "Inferred latch for \"data_7\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198124 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[23\] controller.v(127) " "Inferred latch for \"data_7\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198124 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[24\] controller.v(127) " "Inferred latch for \"data_7\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198124 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[25\] controller.v(127) " "Inferred latch for \"data_7\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198124 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[26\] controller.v(127) " "Inferred latch for \"data_7\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198124 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[27\] controller.v(127) " "Inferred latch for \"data_7\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198124 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[28\] controller.v(127) " "Inferred latch for \"data_7\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198124 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[29\] controller.v(127) " "Inferred latch for \"data_7\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198124 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[30\] controller.v(127) " "Inferred latch for \"data_7\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198124 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[31\] controller.v(127) " "Inferred latch for \"data_7\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198125 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[0\] controller.v(127) " "Inferred latch for \"data_6\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198125 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[1\] controller.v(127) " "Inferred latch for \"data_6\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198125 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[2\] controller.v(127) " "Inferred latch for \"data_6\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198125 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[3\] controller.v(127) " "Inferred latch for \"data_6\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198125 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[4\] controller.v(127) " "Inferred latch for \"data_6\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198125 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[5\] controller.v(127) " "Inferred latch for \"data_6\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198125 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[6\] controller.v(127) " "Inferred latch for \"data_6\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198125 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[7\] controller.v(127) " "Inferred latch for \"data_6\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198125 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[8\] controller.v(127) " "Inferred latch for \"data_6\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198125 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[9\] controller.v(127) " "Inferred latch for \"data_6\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198125 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[10\] controller.v(127) " "Inferred latch for \"data_6\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198125 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[11\] controller.v(127) " "Inferred latch for \"data_6\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198125 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[12\] controller.v(127) " "Inferred latch for \"data_6\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198125 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[13\] controller.v(127) " "Inferred latch for \"data_6\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198126 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[14\] controller.v(127) " "Inferred latch for \"data_6\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198126 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[15\] controller.v(127) " "Inferred latch for \"data_6\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198126 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[16\] controller.v(127) " "Inferred latch for \"data_6\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198126 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[17\] controller.v(127) " "Inferred latch for \"data_6\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198126 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[18\] controller.v(127) " "Inferred latch for \"data_6\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198126 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[19\] controller.v(127) " "Inferred latch for \"data_6\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198126 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[20\] controller.v(127) " "Inferred latch for \"data_6\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198126 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[21\] controller.v(127) " "Inferred latch for \"data_6\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198126 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[22\] controller.v(127) " "Inferred latch for \"data_6\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198126 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[23\] controller.v(127) " "Inferred latch for \"data_6\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198126 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[24\] controller.v(127) " "Inferred latch for \"data_6\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198127 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[25\] controller.v(127) " "Inferred latch for \"data_6\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198127 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[26\] controller.v(127) " "Inferred latch for \"data_6\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198127 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[27\] controller.v(127) " "Inferred latch for \"data_6\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198127 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[28\] controller.v(127) " "Inferred latch for \"data_6\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198127 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[29\] controller.v(127) " "Inferred latch for \"data_6\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198127 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[30\] controller.v(127) " "Inferred latch for \"data_6\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198127 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[31\] controller.v(127) " "Inferred latch for \"data_6\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198127 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[0\] controller.v(127) " "Inferred latch for \"data_5\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198127 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[1\] controller.v(127) " "Inferred latch for \"data_5\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198127 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[2\] controller.v(127) " "Inferred latch for \"data_5\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198127 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[3\] controller.v(127) " "Inferred latch for \"data_5\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198127 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[4\] controller.v(127) " "Inferred latch for \"data_5\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198128 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[5\] controller.v(127) " "Inferred latch for \"data_5\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198128 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[6\] controller.v(127) " "Inferred latch for \"data_5\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198128 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[7\] controller.v(127) " "Inferred latch for \"data_5\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198128 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[8\] controller.v(127) " "Inferred latch for \"data_5\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198128 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[9\] controller.v(127) " "Inferred latch for \"data_5\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198128 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[10\] controller.v(127) " "Inferred latch for \"data_5\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198128 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[11\] controller.v(127) " "Inferred latch for \"data_5\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198128 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[12\] controller.v(127) " "Inferred latch for \"data_5\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198128 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[13\] controller.v(127) " "Inferred latch for \"data_5\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198128 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[14\] controller.v(127) " "Inferred latch for \"data_5\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198128 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[15\] controller.v(127) " "Inferred latch for \"data_5\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198128 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[16\] controller.v(127) " "Inferred latch for \"data_5\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198128 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[17\] controller.v(127) " "Inferred latch for \"data_5\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198128 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[18\] controller.v(127) " "Inferred latch for \"data_5\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198128 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[19\] controller.v(127) " "Inferred latch for \"data_5\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198128 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[20\] controller.v(127) " "Inferred latch for \"data_5\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198129 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[21\] controller.v(127) " "Inferred latch for \"data_5\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198129 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[22\] controller.v(127) " "Inferred latch for \"data_5\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198129 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[23\] controller.v(127) " "Inferred latch for \"data_5\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198129 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[24\] controller.v(127) " "Inferred latch for \"data_5\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198129 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[25\] controller.v(127) " "Inferred latch for \"data_5\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198129 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[26\] controller.v(127) " "Inferred latch for \"data_5\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198129 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[27\] controller.v(127) " "Inferred latch for \"data_5\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198129 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[28\] controller.v(127) " "Inferred latch for \"data_5\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198129 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[29\] controller.v(127) " "Inferred latch for \"data_5\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198129 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[30\] controller.v(127) " "Inferred latch for \"data_5\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198129 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[31\] controller.v(127) " "Inferred latch for \"data_5\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198129 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[0\] controller.v(127) " "Inferred latch for \"data_4\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198129 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[1\] controller.v(127) " "Inferred latch for \"data_4\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198129 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[2\] controller.v(127) " "Inferred latch for \"data_4\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198130 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[3\] controller.v(127) " "Inferred latch for \"data_4\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198130 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[4\] controller.v(127) " "Inferred latch for \"data_4\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198130 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[5\] controller.v(127) " "Inferred latch for \"data_4\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198130 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[6\] controller.v(127) " "Inferred latch for \"data_4\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198130 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[7\] controller.v(127) " "Inferred latch for \"data_4\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198130 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[8\] controller.v(127) " "Inferred latch for \"data_4\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198130 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[9\] controller.v(127) " "Inferred latch for \"data_4\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198130 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[10\] controller.v(127) " "Inferred latch for \"data_4\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198130 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[11\] controller.v(127) " "Inferred latch for \"data_4\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198130 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[12\] controller.v(127) " "Inferred latch for \"data_4\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198131 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[13\] controller.v(127) " "Inferred latch for \"data_4\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198131 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[14\] controller.v(127) " "Inferred latch for \"data_4\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198131 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[15\] controller.v(127) " "Inferred latch for \"data_4\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198131 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[16\] controller.v(127) " "Inferred latch for \"data_4\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198131 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[17\] controller.v(127) " "Inferred latch for \"data_4\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198131 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[18\] controller.v(127) " "Inferred latch for \"data_4\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198131 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[19\] controller.v(127) " "Inferred latch for \"data_4\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198131 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[20\] controller.v(127) " "Inferred latch for \"data_4\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198132 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[21\] controller.v(127) " "Inferred latch for \"data_4\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198132 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[22\] controller.v(127) " "Inferred latch for \"data_4\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198132 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[23\] controller.v(127) " "Inferred latch for \"data_4\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198132 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[24\] controller.v(127) " "Inferred latch for \"data_4\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198132 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[25\] controller.v(127) " "Inferred latch for \"data_4\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198132 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[26\] controller.v(127) " "Inferred latch for \"data_4\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198132 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[27\] controller.v(127) " "Inferred latch for \"data_4\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198132 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[28\] controller.v(127) " "Inferred latch for \"data_4\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198132 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[29\] controller.v(127) " "Inferred latch for \"data_4\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198132 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[30\] controller.v(127) " "Inferred latch for \"data_4\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198132 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[31\] controller.v(127) " "Inferred latch for \"data_4\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198132 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[0\] controller.v(127) " "Inferred latch for \"data_3\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198132 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[1\] controller.v(127) " "Inferred latch for \"data_3\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198132 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[2\] controller.v(127) " "Inferred latch for \"data_3\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198133 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[3\] controller.v(127) " "Inferred latch for \"data_3\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198133 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[4\] controller.v(127) " "Inferred latch for \"data_3\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198133 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[5\] controller.v(127) " "Inferred latch for \"data_3\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198133 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[6\] controller.v(127) " "Inferred latch for \"data_3\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198133 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[7\] controller.v(127) " "Inferred latch for \"data_3\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198133 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[8\] controller.v(127) " "Inferred latch for \"data_3\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198133 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[9\] controller.v(127) " "Inferred latch for \"data_3\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198133 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[10\] controller.v(127) " "Inferred latch for \"data_3\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198133 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[11\] controller.v(127) " "Inferred latch for \"data_3\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198133 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[12\] controller.v(127) " "Inferred latch for \"data_3\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198133 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[13\] controller.v(127) " "Inferred latch for \"data_3\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198133 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[14\] controller.v(127) " "Inferred latch for \"data_3\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198133 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[15\] controller.v(127) " "Inferred latch for \"data_3\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198133 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[16\] controller.v(127) " "Inferred latch for \"data_3\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198134 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[17\] controller.v(127) " "Inferred latch for \"data_3\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198134 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[18\] controller.v(127) " "Inferred latch for \"data_3\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198134 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[19\] controller.v(127) " "Inferred latch for \"data_3\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198134 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[20\] controller.v(127) " "Inferred latch for \"data_3\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198134 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[21\] controller.v(127) " "Inferred latch for \"data_3\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198134 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[22\] controller.v(127) " "Inferred latch for \"data_3\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198134 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[23\] controller.v(127) " "Inferred latch for \"data_3\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198134 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[24\] controller.v(127) " "Inferred latch for \"data_3\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198134 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[25\] controller.v(127) " "Inferred latch for \"data_3\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198134 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[26\] controller.v(127) " "Inferred latch for \"data_3\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198134 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[27\] controller.v(127) " "Inferred latch for \"data_3\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198134 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[28\] controller.v(127) " "Inferred latch for \"data_3\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198134 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[29\] controller.v(127) " "Inferred latch for \"data_3\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198134 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[30\] controller.v(127) " "Inferred latch for \"data_3\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198135 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[31\] controller.v(127) " "Inferred latch for \"data_3\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198135 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[0\] controller.v(127) " "Inferred latch for \"data_2\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198135 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[1\] controller.v(127) " "Inferred latch for \"data_2\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198135 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[2\] controller.v(127) " "Inferred latch for \"data_2\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198135 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[3\] controller.v(127) " "Inferred latch for \"data_2\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198135 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[4\] controller.v(127) " "Inferred latch for \"data_2\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198135 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[5\] controller.v(127) " "Inferred latch for \"data_2\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198135 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[6\] controller.v(127) " "Inferred latch for \"data_2\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198135 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[7\] controller.v(127) " "Inferred latch for \"data_2\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198135 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[8\] controller.v(127) " "Inferred latch for \"data_2\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198135 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[9\] controller.v(127) " "Inferred latch for \"data_2\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198136 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[10\] controller.v(127) " "Inferred latch for \"data_2\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198136 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[11\] controller.v(127) " "Inferred latch for \"data_2\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198136 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[12\] controller.v(127) " "Inferred latch for \"data_2\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198136 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[13\] controller.v(127) " "Inferred latch for \"data_2\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198136 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[14\] controller.v(127) " "Inferred latch for \"data_2\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198136 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[15\] controller.v(127) " "Inferred latch for \"data_2\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198136 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[16\] controller.v(127) " "Inferred latch for \"data_2\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198136 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[17\] controller.v(127) " "Inferred latch for \"data_2\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198136 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[18\] controller.v(127) " "Inferred latch for \"data_2\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198136 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[19\] controller.v(127) " "Inferred latch for \"data_2\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198136 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[20\] controller.v(127) " "Inferred latch for \"data_2\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198136 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[21\] controller.v(127) " "Inferred latch for \"data_2\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198136 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[22\] controller.v(127) " "Inferred latch for \"data_2\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198136 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[23\] controller.v(127) " "Inferred latch for \"data_2\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198136 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[24\] controller.v(127) " "Inferred latch for \"data_2\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198137 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[25\] controller.v(127) " "Inferred latch for \"data_2\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198137 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[26\] controller.v(127) " "Inferred latch for \"data_2\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198137 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[27\] controller.v(127) " "Inferred latch for \"data_2\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198137 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[28\] controller.v(127) " "Inferred latch for \"data_2\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198137 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[29\] controller.v(127) " "Inferred latch for \"data_2\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198137 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[30\] controller.v(127) " "Inferred latch for \"data_2\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198137 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[31\] controller.v(127) " "Inferred latch for \"data_2\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198137 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[0\] controller.v(127) " "Inferred latch for \"data_1\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198137 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[1\] controller.v(127) " "Inferred latch for \"data_1\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198137 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[2\] controller.v(127) " "Inferred latch for \"data_1\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198137 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[3\] controller.v(127) " "Inferred latch for \"data_1\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198137 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[4\] controller.v(127) " "Inferred latch for \"data_1\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198137 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[5\] controller.v(127) " "Inferred latch for \"data_1\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198138 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[6\] controller.v(127) " "Inferred latch for \"data_1\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198138 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[7\] controller.v(127) " "Inferred latch for \"data_1\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198138 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[8\] controller.v(127) " "Inferred latch for \"data_1\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198138 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[9\] controller.v(127) " "Inferred latch for \"data_1\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198138 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[10\] controller.v(127) " "Inferred latch for \"data_1\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198138 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[11\] controller.v(127) " "Inferred latch for \"data_1\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198138 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[12\] controller.v(127) " "Inferred latch for \"data_1\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198138 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[13\] controller.v(127) " "Inferred latch for \"data_1\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198139 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[14\] controller.v(127) " "Inferred latch for \"data_1\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198139 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[15\] controller.v(127) " "Inferred latch for \"data_1\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198139 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[16\] controller.v(127) " "Inferred latch for \"data_1\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198139 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[17\] controller.v(127) " "Inferred latch for \"data_1\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198139 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[18\] controller.v(127) " "Inferred latch for \"data_1\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198139 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[19\] controller.v(127) " "Inferred latch for \"data_1\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198139 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[20\] controller.v(127) " "Inferred latch for \"data_1\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198139 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[21\] controller.v(127) " "Inferred latch for \"data_1\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198139 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[22\] controller.v(127) " "Inferred latch for \"data_1\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198139 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[23\] controller.v(127) " "Inferred latch for \"data_1\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198140 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[24\] controller.v(127) " "Inferred latch for \"data_1\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198140 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[25\] controller.v(127) " "Inferred latch for \"data_1\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198140 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[26\] controller.v(127) " "Inferred latch for \"data_1\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198140 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[27\] controller.v(127) " "Inferred latch for \"data_1\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198140 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[28\] controller.v(127) " "Inferred latch for \"data_1\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198140 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[29\] controller.v(127) " "Inferred latch for \"data_1\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198140 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[30\] controller.v(127) " "Inferred latch for \"data_1\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198140 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[31\] controller.v(127) " "Inferred latch for \"data_1\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198140 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] controller.v(127) " "Inferred latch for \"s\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198140 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] controller.v(127) " "Inferred latch for \"s\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198140 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] controller.v(127) " "Inferred latch for \"s\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198140 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] controller.v(127) " "Inferred latch for \"s\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198141 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] controller.v(127) " "Inferred latch for \"s\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198141 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] controller.v(127) " "Inferred latch for \"s\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198141 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] controller.v(127) " "Inferred latch for \"s\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198141 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] controller.v(127) " "Inferred latch for \"s\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198141 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[8\] controller.v(127) " "Inferred latch for \"s\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198141 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[9\] controller.v(127) " "Inferred latch for \"s\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198141 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[10\] controller.v(127) " "Inferred latch for \"s\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198141 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[11\] controller.v(127) " "Inferred latch for \"s\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198141 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[12\] controller.v(127) " "Inferred latch for \"s\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198141 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[13\] controller.v(127) " "Inferred latch for \"s\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198141 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[14\] controller.v(127) " "Inferred latch for \"s\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198141 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[15\] controller.v(127) " "Inferred latch for \"s\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198141 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[16\] controller.v(127) " "Inferred latch for \"s\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198141 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[17\] controller.v(127) " "Inferred latch for \"s\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198142 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[18\] controller.v(127) " "Inferred latch for \"s\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198142 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[19\] controller.v(127) " "Inferred latch for \"s\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198142 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[20\] controller.v(127) " "Inferred latch for \"s\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198142 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[21\] controller.v(127) " "Inferred latch for \"s\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198142 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[22\] controller.v(127) " "Inferred latch for \"s\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198142 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[23\] controller.v(127) " "Inferred latch for \"s\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198142 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[24\] controller.v(127) " "Inferred latch for \"s\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198142 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[25\] controller.v(127) " "Inferred latch for \"s\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198142 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[26\] controller.v(127) " "Inferred latch for \"s\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198142 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[27\] controller.v(127) " "Inferred latch for \"s\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198142 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[28\] controller.v(127) " "Inferred latch for \"s\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198142 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[29\] controller.v(127) " "Inferred latch for \"s\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198143 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[30\] controller.v(127) " "Inferred latch for \"s\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198143 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[31\] controller.v(127) " "Inferred latch for \"s\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198143 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[0\] controller.v(127) " "Inferred latch for \"output_read_addr\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198143 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[1\] controller.v(127) " "Inferred latch for \"output_read_addr\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198143 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[2\] controller.v(127) " "Inferred latch for \"output_read_addr\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198143 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[3\] controller.v(127) " "Inferred latch for \"output_read_addr\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198143 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[4\] controller.v(127) " "Inferred latch for \"output_read_addr\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198143 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[5\] controller.v(127) " "Inferred latch for \"output_read_addr\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198143 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[6\] controller.v(127) " "Inferred latch for \"output_read_addr\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198143 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[7\] controller.v(127) " "Inferred latch for \"output_read_addr\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198143 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[8\] controller.v(127) " "Inferred latch for \"output_read_addr\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198143 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[9\] controller.v(127) " "Inferred latch for \"output_read_addr\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198143 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[10\] controller.v(127) " "Inferred latch for \"output_read_addr\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198143 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[11\] controller.v(127) " "Inferred latch for \"output_read_addr\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198143 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[12\] controller.v(127) " "Inferred latch for \"output_read_addr\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198143 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[0\] controller.v(127) " "Inferred latch for \"l\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198144 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[1\] controller.v(127) " "Inferred latch for \"l\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198144 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[2\] controller.v(127) " "Inferred latch for \"l\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198144 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[3\] controller.v(127) " "Inferred latch for \"l\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198144 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[4\] controller.v(127) " "Inferred latch for \"l\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198144 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[5\] controller.v(127) " "Inferred latch for \"l\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198144 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[6\] controller.v(127) " "Inferred latch for \"l\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198144 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[7\] controller.v(127) " "Inferred latch for \"l\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198144 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[8\] controller.v(127) " "Inferred latch for \"l\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198144 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[9\] controller.v(127) " "Inferred latch for \"l\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198144 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[10\] controller.v(127) " "Inferred latch for \"l\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198144 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[11\] controller.v(127) " "Inferred latch for \"l\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198144 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[12\] controller.v(127) " "Inferred latch for \"l\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198144 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[13\] controller.v(127) " "Inferred latch for \"l\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198144 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[14\] controller.v(127) " "Inferred latch for \"l\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198144 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[15\] controller.v(127) " "Inferred latch for \"l\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198145 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[16\] controller.v(127) " "Inferred latch for \"l\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198145 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[17\] controller.v(127) " "Inferred latch for \"l\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198145 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[18\] controller.v(127) " "Inferred latch for \"l\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198145 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[19\] controller.v(127) " "Inferred latch for \"l\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198145 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[20\] controller.v(127) " "Inferred latch for \"l\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198145 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[21\] controller.v(127) " "Inferred latch for \"l\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198145 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[22\] controller.v(127) " "Inferred latch for \"l\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198145 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[23\] controller.v(127) " "Inferred latch for \"l\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198145 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[24\] controller.v(127) " "Inferred latch for \"l\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198145 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[25\] controller.v(127) " "Inferred latch for \"l\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198145 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[26\] controller.v(127) " "Inferred latch for \"l\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198146 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[27\] controller.v(127) " "Inferred latch for \"l\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198146 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[28\] controller.v(127) " "Inferred latch for \"l\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198146 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[29\] controller.v(127) " "Inferred latch for \"l\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198146 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[30\] controller.v(127) " "Inferred latch for \"l\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198146 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[31\] controller.v(127) " "Inferred latch for \"l\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198146 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[0\] controller.v(127) " "Inferred latch for \"k\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198146 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[1\] controller.v(127) " "Inferred latch for \"k\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198146 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[2\] controller.v(127) " "Inferred latch for \"k\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198147 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[3\] controller.v(127) " "Inferred latch for \"k\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198147 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[4\] controller.v(127) " "Inferred latch for \"k\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198147 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[5\] controller.v(127) " "Inferred latch for \"k\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198147 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[6\] controller.v(127) " "Inferred latch for \"k\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198147 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[7\] controller.v(127) " "Inferred latch for \"k\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198147 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[8\] controller.v(127) " "Inferred latch for \"k\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198147 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[9\] controller.v(127) " "Inferred latch for \"k\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198147 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[10\] controller.v(127) " "Inferred latch for \"k\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198147 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[11\] controller.v(127) " "Inferred latch for \"k\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198147 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[12\] controller.v(127) " "Inferred latch for \"k\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198147 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[13\] controller.v(127) " "Inferred latch for \"k\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198147 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[14\] controller.v(127) " "Inferred latch for \"k\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198147 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[15\] controller.v(127) " "Inferred latch for \"k\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198148 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[16\] controller.v(127) " "Inferred latch for \"k\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198148 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[17\] controller.v(127) " "Inferred latch for \"k\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198148 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[18\] controller.v(127) " "Inferred latch for \"k\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198148 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[19\] controller.v(127) " "Inferred latch for \"k\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198148 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[20\] controller.v(127) " "Inferred latch for \"k\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198148 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[21\] controller.v(127) " "Inferred latch for \"k\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198148 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[22\] controller.v(127) " "Inferred latch for \"k\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198148 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[23\] controller.v(127) " "Inferred latch for \"k\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198148 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[24\] controller.v(127) " "Inferred latch for \"k\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198148 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[25\] controller.v(127) " "Inferred latch for \"k\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198148 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[26\] controller.v(127) " "Inferred latch for \"k\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198148 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[27\] controller.v(127) " "Inferred latch for \"k\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198148 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[28\] controller.v(127) " "Inferred latch for \"k\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198149 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[29\] controller.v(127) " "Inferred latch for \"k\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198149 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[30\] controller.v(127) " "Inferred latch for \"k\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198149 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[31\] controller.v(127) " "Inferred latch for \"k\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198149 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_en controller.v(127) " "Inferred latch for \"output_read_en\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198149 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_en controller.v(127) " "Inferred latch for \"output_write_en\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198149 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[0\] controller.v(127) " "Inferred latch for \"output_write_addr\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198149 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[1\] controller.v(127) " "Inferred latch for \"output_write_addr\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198149 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[2\] controller.v(127) " "Inferred latch for \"output_write_addr\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198149 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[3\] controller.v(127) " "Inferred latch for \"output_write_addr\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198149 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[4\] controller.v(127) " "Inferred latch for \"output_write_addr\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198149 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[5\] controller.v(127) " "Inferred latch for \"output_write_addr\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198149 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[6\] controller.v(127) " "Inferred latch for \"output_write_addr\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198149 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[7\] controller.v(127) " "Inferred latch for \"output_write_addr\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198150 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[8\] controller.v(127) " "Inferred latch for \"output_write_addr\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198150 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[9\] controller.v(127) " "Inferred latch for \"output_write_addr\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198150 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[10\] controller.v(127) " "Inferred latch for \"output_write_addr\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198150 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[11\] controller.v(127) " "Inferred latch for \"output_write_addr\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198150 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[12\] controller.v(127) " "Inferred latch for \"output_write_addr\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198150 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[0\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198150 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[1\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198150 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[2\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198150 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[3\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198150 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[4\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198150 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[5\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198150 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[6\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198150 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[7\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198150 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[8\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198151 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[9\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198151 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[10\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198151 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[11\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198151 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[12\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198151 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[13\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198151 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[14\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198151 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[15\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198151 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[16\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198151 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[17\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198151 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[18\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198151 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[19\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198151 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[20\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198151 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[21\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198152 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[22\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198152 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[23\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198152 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[24\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198152 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[25\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198152 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[26\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198152 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[27\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198152 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[28\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198152 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[29\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198152 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[30\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198152 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[31\] controller.v(127) " "Inferred latch for \"output_ram_data_in\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198152 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[0\] controller.v(127) " "Inferred latch for \"proc_read_addr\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198153 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[1\] controller.v(127) " "Inferred latch for \"proc_read_addr\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198153 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[2\] controller.v(127) " "Inferred latch for \"proc_read_addr\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198153 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[3\] controller.v(127) " "Inferred latch for \"proc_read_addr\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198153 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[4\] controller.v(127) " "Inferred latch for \"proc_read_addr\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198153 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[5\] controller.v(127) " "Inferred latch for \"proc_read_addr\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198153 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[6\] controller.v(127) " "Inferred latch for \"proc_read_addr\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198153 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[7\] controller.v(127) " "Inferred latch for \"proc_read_addr\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198153 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[8\] controller.v(127) " "Inferred latch for \"proc_read_addr\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198153 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[9\] controller.v(127) " "Inferred latch for \"proc_read_addr\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198154 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[10\] controller.v(127) " "Inferred latch for \"proc_read_addr\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198154 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[11\] controller.v(127) " "Inferred latch for \"proc_read_addr\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198154 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[12\] controller.v(127) " "Inferred latch for \"proc_read_addr\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198154 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[0\] controller.v(127) " "Inferred latch for \"internal_state\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198154 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[1\] controller.v(127) " "Inferred latch for \"internal_state\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198154 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[2\] controller.v(127) " "Inferred latch for \"internal_state\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198154 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[3\] controller.v(127) " "Inferred latch for \"internal_state\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198155 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[4\] controller.v(127) " "Inferred latch for \"internal_state\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198155 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[5\] controller.v(127) " "Inferred latch for \"internal_state\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198155 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[6\] controller.v(127) " "Inferred latch for \"internal_state\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198155 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[7\] controller.v(127) " "Inferred latch for \"internal_state\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198155 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[8\] controller.v(127) " "Inferred latch for \"internal_state\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198155 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[9\] controller.v(127) " "Inferred latch for \"internal_state\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198156 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[10\] controller.v(127) " "Inferred latch for \"internal_state\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198156 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[11\] controller.v(127) " "Inferred latch for \"internal_state\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198156 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[12\] controller.v(127) " "Inferred latch for \"internal_state\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198156 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[13\] controller.v(127) " "Inferred latch for \"internal_state\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198157 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[14\] controller.v(127) " "Inferred latch for \"internal_state\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198157 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[15\] controller.v(127) " "Inferred latch for \"internal_state\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198157 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[16\] controller.v(127) " "Inferred latch for \"internal_state\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198157 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[17\] controller.v(127) " "Inferred latch for \"internal_state\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198158 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[18\] controller.v(127) " "Inferred latch for \"internal_state\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198158 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[19\] controller.v(127) " "Inferred latch for \"internal_state\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198158 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[20\] controller.v(127) " "Inferred latch for \"internal_state\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198159 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[21\] controller.v(127) " "Inferred latch for \"internal_state\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198159 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[22\] controller.v(127) " "Inferred latch for \"internal_state\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198159 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[23\] controller.v(127) " "Inferred latch for \"internal_state\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198159 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[24\] controller.v(127) " "Inferred latch for \"internal_state\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198160 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[25\] controller.v(127) " "Inferred latch for \"internal_state\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198160 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[26\] controller.v(127) " "Inferred latch for \"internal_state\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198160 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[27\] controller.v(127) " "Inferred latch for \"internal_state\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198161 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[28\] controller.v(127) " "Inferred latch for \"internal_state\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198161 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[29\] controller.v(127) " "Inferred latch for \"internal_state\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198162 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[30\] controller.v(127) " "Inferred latch for \"internal_state\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198162 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[31\] controller.v(127) " "Inferred latch for \"internal_state\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198162 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_write_en controller.v(127) " "Inferred latch for \"delay_write_en\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198162 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_en controller.v(127) " "Inferred latch for \"delay_read_en\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198162 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[0\] controller.v(127) " "Inferred latch for \"delay_read_addr\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198163 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[1\] controller.v(127) " "Inferred latch for \"delay_read_addr\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198163 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[2\] controller.v(127) " "Inferred latch for \"delay_read_addr\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198163 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[3\] controller.v(127) " "Inferred latch for \"delay_read_addr\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198163 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[4\] controller.v(127) " "Inferred latch for \"delay_read_addr\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198163 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[5\] controller.v(127) " "Inferred latch for \"delay_read_addr\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198163 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[6\] controller.v(127) " "Inferred latch for \"delay_read_addr\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198163 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[7\] controller.v(127) " "Inferred latch for \"delay_read_addr\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198164 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[8\] controller.v(127) " "Inferred latch for \"delay_read_addr\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198164 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[9\] controller.v(127) " "Inferred latch for \"delay_read_addr\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198164 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[10\] controller.v(127) " "Inferred latch for \"delay_read_addr\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198164 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[11\] controller.v(127) " "Inferred latch for \"delay_read_addr\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198164 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[12\] controller.v(127) " "Inferred latch for \"delay_read_addr\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198164 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[0\] controller.v(127) " "Inferred latch for \"p\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198165 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[1\] controller.v(127) " "Inferred latch for \"p\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198165 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[2\] controller.v(127) " "Inferred latch for \"p\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198165 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[3\] controller.v(127) " "Inferred latch for \"p\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198165 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[4\] controller.v(127) " "Inferred latch for \"p\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198165 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[5\] controller.v(127) " "Inferred latch for \"p\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198166 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[6\] controller.v(127) " "Inferred latch for \"p\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198166 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[7\] controller.v(127) " "Inferred latch for \"p\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198166 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[8\] controller.v(127) " "Inferred latch for \"p\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198166 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[9\] controller.v(127) " "Inferred latch for \"p\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198166 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[10\] controller.v(127) " "Inferred latch for \"p\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198166 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[11\] controller.v(127) " "Inferred latch for \"p\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198167 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[12\] controller.v(127) " "Inferred latch for \"p\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198167 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[13\] controller.v(127) " "Inferred latch for \"p\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198167 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[14\] controller.v(127) " "Inferred latch for \"p\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198167 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[15\] controller.v(127) " "Inferred latch for \"p\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198167 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[16\] controller.v(127) " "Inferred latch for \"p\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198167 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[17\] controller.v(127) " "Inferred latch for \"p\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198168 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[18\] controller.v(127) " "Inferred latch for \"p\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198168 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[19\] controller.v(127) " "Inferred latch for \"p\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198168 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[20\] controller.v(127) " "Inferred latch for \"p\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198169 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[21\] controller.v(127) " "Inferred latch for \"p\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198169 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[22\] controller.v(127) " "Inferred latch for \"p\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198169 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[23\] controller.v(127) " "Inferred latch for \"p\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198169 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[24\] controller.v(127) " "Inferred latch for \"p\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198169 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[25\] controller.v(127) " "Inferred latch for \"p\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198170 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[26\] controller.v(127) " "Inferred latch for \"p\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198170 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[27\] controller.v(127) " "Inferred latch for \"p\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198170 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[28\] controller.v(127) " "Inferred latch for \"p\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198170 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[29\] controller.v(127) " "Inferred latch for \"p\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198170 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[30\] controller.v(127) " "Inferred latch for \"p\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198170 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[31\] controller.v(127) " "Inferred latch for \"p\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198170 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_en controller.v(127) " "Inferred latch for \"proc_read_en\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198171 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_en controller.v(127) " "Inferred latch for \"proc_write_en\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198171 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[0\] controller.v(127) " "Inferred latch for \"proc_write_addr\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198171 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[1\] controller.v(127) " "Inferred latch for \"proc_write_addr\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198171 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[2\] controller.v(127) " "Inferred latch for \"proc_write_addr\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198171 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[3\] controller.v(127) " "Inferred latch for \"proc_write_addr\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198171 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[4\] controller.v(127) " "Inferred latch for \"proc_write_addr\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198171 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[5\] controller.v(127) " "Inferred latch for \"proc_write_addr\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198172 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[6\] controller.v(127) " "Inferred latch for \"proc_write_addr\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198172 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[7\] controller.v(127) " "Inferred latch for \"proc_write_addr\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198172 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[8\] controller.v(127) " "Inferred latch for \"proc_write_addr\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198172 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[9\] controller.v(127) " "Inferred latch for \"proc_write_addr\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198172 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[10\] controller.v(127) " "Inferred latch for \"proc_write_addr\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198173 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[11\] controller.v(127) " "Inferred latch for \"proc_write_addr\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198173 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[12\] controller.v(127) " "Inferred latch for \"proc_write_addr\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198173 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[0\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198173 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[1\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198173 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[2\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198173 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[3\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198174 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[4\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198174 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[5\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198174 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[6\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198174 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[7\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198174 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[8\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198175 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[9\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198175 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[10\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198175 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[11\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198175 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[12\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198176 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[13\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198176 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[14\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198176 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[15\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198176 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[16\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198177 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[17\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198177 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[18\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198177 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[19\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198177 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[20\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198177 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[21\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198177 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[22\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198178 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[23\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198178 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[24\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198178 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[25\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198178 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[26\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198178 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[27\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198178 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[28\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198179 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[29\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198179 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[30\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198179 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[31\] controller.v(127) " "Inferred latch for \"proc_ram_data_in\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198179 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] controller.v(127) " "Inferred latch for \"q\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198179 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] controller.v(127) " "Inferred latch for \"q\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198179 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] controller.v(127) " "Inferred latch for \"q\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198179 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] controller.v(127) " "Inferred latch for \"q\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198179 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] controller.v(127) " "Inferred latch for \"q\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198179 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] controller.v(127) " "Inferred latch for \"q\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198180 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] controller.v(127) " "Inferred latch for \"q\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198180 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] controller.v(127) " "Inferred latch for \"q\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198180 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] controller.v(127) " "Inferred latch for \"q\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198180 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] controller.v(127) " "Inferred latch for \"q\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198180 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] controller.v(127) " "Inferred latch for \"q\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198180 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] controller.v(127) " "Inferred latch for \"q\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198180 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] controller.v(127) " "Inferred latch for \"q\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198180 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] controller.v(127) " "Inferred latch for \"q\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198180 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] controller.v(127) " "Inferred latch for \"q\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198180 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] controller.v(127) " "Inferred latch for \"q\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198180 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] controller.v(127) " "Inferred latch for \"q\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198180 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] controller.v(127) " "Inferred latch for \"q\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198180 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] controller.v(127) " "Inferred latch for \"q\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198180 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] controller.v(127) " "Inferred latch for \"q\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198181 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] controller.v(127) " "Inferred latch for \"q\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198181 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] controller.v(127) " "Inferred latch for \"q\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198181 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] controller.v(127) " "Inferred latch for \"q\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198181 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] controller.v(127) " "Inferred latch for \"q\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198181 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] controller.v(127) " "Inferred latch for \"q\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198181 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] controller.v(127) " "Inferred latch for \"q\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198181 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] controller.v(127) " "Inferred latch for \"q\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198181 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] controller.v(127) " "Inferred latch for \"q\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198181 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] controller.v(127) " "Inferred latch for \"q\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198181 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] controller.v(127) " "Inferred latch for \"q\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198181 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] controller.v(127) " "Inferred latch for \"q\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198181 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] controller.v(127) " "Inferred latch for \"q\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198181 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_write_en controller.v(127) " "Inferred latch for \"filt_write_en\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198181 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_en controller.v(127) " "Inferred latch for \"filt_read_en\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198181 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[0\] controller.v(127) " "Inferred latch for \"filt_read_addr\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198182 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[1\] controller.v(127) " "Inferred latch for \"filt_read_addr\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198182 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[2\] controller.v(127) " "Inferred latch for \"filt_read_addr\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198182 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[3\] controller.v(127) " "Inferred latch for \"filt_read_addr\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198182 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[4\] controller.v(127) " "Inferred latch for \"filt_read_addr\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198182 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[5\] controller.v(127) " "Inferred latch for \"filt_read_addr\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198182 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[6\] controller.v(127) " "Inferred latch for \"filt_read_addr\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198182 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[7\] controller.v(127) " "Inferred latch for \"filt_read_addr\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198182 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[8\] controller.v(127) " "Inferred latch for \"filt_read_addr\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198182 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[9\] controller.v(127) " "Inferred latch for \"filt_read_addr\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198182 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[10\] controller.v(127) " "Inferred latch for \"filt_read_addr\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198182 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset controller.v(127) " "Inferred latch for \"reset\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198182 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] controller.v(127) " "Inferred latch for \"i\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198183 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] controller.v(127) " "Inferred latch for \"i\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198183 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] controller.v(127) " "Inferred latch for \"i\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198183 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] controller.v(127) " "Inferred latch for \"i\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198183 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] controller.v(127) " "Inferred latch for \"i\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198183 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] controller.v(127) " "Inferred latch for \"i\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198183 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] controller.v(127) " "Inferred latch for \"i\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198184 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[7\] controller.v(127) " "Inferred latch for \"i\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198184 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[8\] controller.v(127) " "Inferred latch for \"i\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198184 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[9\] controller.v(127) " "Inferred latch for \"i\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198184 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[10\] controller.v(127) " "Inferred latch for \"i\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198184 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[11\] controller.v(127) " "Inferred latch for \"i\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198184 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[12\] controller.v(127) " "Inferred latch for \"i\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198185 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[13\] controller.v(127) " "Inferred latch for \"i\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198185 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[14\] controller.v(127) " "Inferred latch for \"i\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198185 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[15\] controller.v(127) " "Inferred latch for \"i\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198185 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[16\] controller.v(127) " "Inferred latch for \"i\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198186 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[17\] controller.v(127) " "Inferred latch for \"i\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198186 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[18\] controller.v(127) " "Inferred latch for \"i\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198186 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[19\] controller.v(127) " "Inferred latch for \"i\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198186 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[20\] controller.v(127) " "Inferred latch for \"i\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198186 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[21\] controller.v(127) " "Inferred latch for \"i\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198187 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[22\] controller.v(127) " "Inferred latch for \"i\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198187 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[23\] controller.v(127) " "Inferred latch for \"i\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198187 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[24\] controller.v(127) " "Inferred latch for \"i\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198187 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[25\] controller.v(127) " "Inferred latch for \"i\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198187 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[26\] controller.v(127) " "Inferred latch for \"i\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198187 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[27\] controller.v(127) " "Inferred latch for \"i\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198188 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[28\] controller.v(127) " "Inferred latch for \"i\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198188 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[29\] controller.v(127) " "Inferred latch for \"i\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198188 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[30\] controller.v(127) " "Inferred latch for \"i\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198188 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[31\] controller.v(127) " "Inferred latch for \"i\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198188 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[0\] controller.v(127) " "Inferred latch for \"j\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198189 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[1\] controller.v(127) " "Inferred latch for \"j\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198189 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[2\] controller.v(127) " "Inferred latch for \"j\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198189 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[3\] controller.v(127) " "Inferred latch for \"j\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198189 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[4\] controller.v(127) " "Inferred latch for \"j\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198189 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[5\] controller.v(127) " "Inferred latch for \"j\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198190 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[6\] controller.v(127) " "Inferred latch for \"j\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198190 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[7\] controller.v(127) " "Inferred latch for \"j\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198190 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[8\] controller.v(127) " "Inferred latch for \"j\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198191 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[9\] controller.v(127) " "Inferred latch for \"j\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198191 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[10\] controller.v(127) " "Inferred latch for \"j\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198191 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[11\] controller.v(127) " "Inferred latch for \"j\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198191 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[12\] controller.v(127) " "Inferred latch for \"j\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198191 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[13\] controller.v(127) " "Inferred latch for \"j\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198192 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[14\] controller.v(127) " "Inferred latch for \"j\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198192 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[15\] controller.v(127) " "Inferred latch for \"j\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198192 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[16\] controller.v(127) " "Inferred latch for \"j\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198192 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[17\] controller.v(127) " "Inferred latch for \"j\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198192 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[18\] controller.v(127) " "Inferred latch for \"j\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198192 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[19\] controller.v(127) " "Inferred latch for \"j\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198192 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[20\] controller.v(127) " "Inferred latch for \"j\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198192 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[21\] controller.v(127) " "Inferred latch for \"j\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198192 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[22\] controller.v(127) " "Inferred latch for \"j\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198192 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[23\] controller.v(127) " "Inferred latch for \"j\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198192 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[24\] controller.v(127) " "Inferred latch for \"j\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198192 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[25\] controller.v(127) " "Inferred latch for \"j\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198193 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[26\] controller.v(127) " "Inferred latch for \"j\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198193 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[27\] controller.v(127) " "Inferred latch for \"j\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198193 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[28\] controller.v(127) " "Inferred latch for \"j\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198193 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[29\] controller.v(127) " "Inferred latch for \"j\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198193 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[30\] controller.v(127) " "Inferred latch for \"j\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198193 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[31\] controller.v(127) " "Inferred latch for \"j\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198194 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[0\] controller.v(127) " "Inferred latch for \"filtering\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198194 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[1\] controller.v(127) " "Inferred latch for \"filtering\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198194 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[2\] controller.v(127) " "Inferred latch for \"filtering\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198194 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[3\] controller.v(127) " "Inferred latch for \"filtering\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198194 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[4\] controller.v(127) " "Inferred latch for \"filtering\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198194 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[5\] controller.v(127) " "Inferred latch for \"filtering\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198194 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[6\] controller.v(127) " "Inferred latch for \"filtering\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198195 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[7\] controller.v(127) " "Inferred latch for \"filtering\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198195 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[8\] controller.v(127) " "Inferred latch for \"filtering\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198195 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[9\] controller.v(127) " "Inferred latch for \"filtering\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198195 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[10\] controller.v(127) " "Inferred latch for \"filtering\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198195 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[11\] controller.v(127) " "Inferred latch for \"filtering\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198195 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[12\] controller.v(127) " "Inferred latch for \"filtering\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198195 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[13\] controller.v(127) " "Inferred latch for \"filtering\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198195 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[14\] controller.v(127) " "Inferred latch for \"filtering\[14\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198196 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[15\] controller.v(127) " "Inferred latch for \"filtering\[15\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198196 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[16\] controller.v(127) " "Inferred latch for \"filtering\[16\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198196 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[17\] controller.v(127) " "Inferred latch for \"filtering\[17\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198196 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[18\] controller.v(127) " "Inferred latch for \"filtering\[18\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198196 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[19\] controller.v(127) " "Inferred latch for \"filtering\[19\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198196 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[20\] controller.v(127) " "Inferred latch for \"filtering\[20\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198196 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[21\] controller.v(127) " "Inferred latch for \"filtering\[21\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198196 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[22\] controller.v(127) " "Inferred latch for \"filtering\[22\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198196 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[23\] controller.v(127) " "Inferred latch for \"filtering\[23\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198196 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[24\] controller.v(127) " "Inferred latch for \"filtering\[24\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198196 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[25\] controller.v(127) " "Inferred latch for \"filtering\[25\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198196 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[26\] controller.v(127) " "Inferred latch for \"filtering\[26\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198197 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[27\] controller.v(127) " "Inferred latch for \"filtering\[27\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198197 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[28\] controller.v(127) " "Inferred latch for \"filtering\[28\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198197 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[29\] controller.v(127) " "Inferred latch for \"filtering\[29\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198197 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[30\] controller.v(127) " "Inferred latch for \"filtering\[30\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198197 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[31\] controller.v(127) " "Inferred latch for \"filtering\[31\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198197 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_en controller.v(127) " "Inferred latch for \"ram_read_en\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198197 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[0\] controller.v(127) " "Inferred latch for \"ram_read_addr\[0\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198197 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[1\] controller.v(127) " "Inferred latch for \"ram_read_addr\[1\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198197 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[2\] controller.v(127) " "Inferred latch for \"ram_read_addr\[2\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198197 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[3\] controller.v(127) " "Inferred latch for \"ram_read_addr\[3\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198197 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[4\] controller.v(127) " "Inferred latch for \"ram_read_addr\[4\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198197 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[5\] controller.v(127) " "Inferred latch for \"ram_read_addr\[5\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198198 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[6\] controller.v(127) " "Inferred latch for \"ram_read_addr\[6\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198198 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[7\] controller.v(127) " "Inferred latch for \"ram_read_addr\[7\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198198 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[8\] controller.v(127) " "Inferred latch for \"ram_read_addr\[8\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198198 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[9\] controller.v(127) " "Inferred latch for \"ram_read_addr\[9\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198198 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[10\] controller.v(127) " "Inferred latch for \"ram_read_addr\[10\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198198 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[11\] controller.v(127) " "Inferred latch for \"ram_read_addr\[11\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198198 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[12\] controller.v(127) " "Inferred latch for \"ram_read_addr\[12\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198198 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[13\] controller.v(127) " "Inferred latch for \"ram_read_addr\[13\]\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198199 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.done_s controller.v(127) " "Inferred latch for \"state.done_s\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198199 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sending_s controller.v(127) " "Inferred latch for \"state.sending_s\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198199 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.summing_s controller.v(127) " "Inferred latch for \"state.summing_s\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198199 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.indexing_s controller.v(127) " "Inferred latch for \"state.indexing_s\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198199 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.processing_s controller.v(127) " "Inferred latch for \"state.processing_s\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198199 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.filtering_s controller.v(127) " "Inferred latch for \"state.filtering_s\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198200 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.receiving_s controller.v(127) " "Inferred latch for \"state.receiving_s\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198200 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.phaselock_s controller.v(127) " "Inferred latch for \"state.phaselock_s\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198200 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pll_reset controller.v(127) " "Inferred latch for \"pll_reset\" at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198200 "|controller"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "filt_write_en controller.v(118) " "Can't resolve multiple constant drivers for net \"filt_write_en\" at controller.v(118)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 118 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198222 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "controller.v(127) " "Constant driver at controller.v(127)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 127 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198223 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701363198229 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_files/filter_test.map.smsg " "Generated suppressed messages file /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_files/filter_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198367 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 79 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701363198458 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 30 12:53:18 2023 " "Processing ended: Thu Nov 30 12:53:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701363198458 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701363198458 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701363198458 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198458 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 79 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 79 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363198653 ""}
