User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/WriteLatency/SRAM/256KB/256KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 256KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write latency ...

=============
CONFIGURATION
=============
Bank Organization: 128 x 32
 - Row Activation   : 1 / 128
 - Column Activation: 32 / 32
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 8 Rows x 16 Columns
Mux Level:
 - Senseamp Mux      : 4
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 4
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 1.215mm x 240.304um = 292069.853um^2
 |--- Mat Area      = 9.495um x 7.510um = 71.306um^2   (50.739%)
 |--- Subarray Area = 3.926um x 3.755um = 14.741um^2   (61.361%)
 - Area Efficiency = 50.739%
Timing:
 -  Read Latency = 379.057ps
 |--- H-Tree Latency = 195.055ps
 |--- Mat Latency    = 184.003ps
    |--- Predecoder Latency = 71.440ps
    |--- Subarray Latency   = 112.563ps
       |--- Row Decoder Latency = 40.074ps
       |--- Bitline Latency     = 36.738ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 31.764ps
       |--- Precharge Latency   = 29.358ps
 - Write Latency = 281.530ps
 |--- H-Tree Latency = 97.527ps
 |--- Mat Latency    = 184.003ps
    |--- Predecoder Latency = 71.440ps
    |--- Subarray Latency   = 112.563ps
       |--- Row Decoder Latency = 40.074ps
       |--- Charge Latency      = 16.049ps
 - Read Bandwidth  = 157.099GB/s
 - Write Bandwidth = 142.143GB/s
Power:
 -  Read Dynamic Energy = 25.165pJ
 |--- H-Tree Dynamic Energy = 23.070pJ
 |--- Mat Dynamic Energy    = 0.065pJ per mat
    |--- Predecoder Dynamic Energy = 0.002pJ
    |--- Subarray Dynamic Energy   = 0.016pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.003pJ
       |--- Senseamp Dynamic Energy    = 0.001pJ
       |--- Mux Dynamic Energy         = 0.001pJ
       |--- Precharge Dynamic Energy   = 0.006pJ
 - Write Dynamic Energy = 23.906pJ
 |--- H-Tree Dynamic Energy = 23.070pJ
 |--- Mat Dynamic Energy    = 0.026pJ per mat
    |--- Predecoder Dynamic Energy = 0.002pJ
    |--- Subarray Dynamic Energy   = 0.006pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.003pJ
       |--- Mux Dynamic Energy         = 0.001pJ
 - Leakage Power = 31.914uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 7.792nW per mat

Finished!
