[Benchmarks] set sniper output to rundi /scratch/miz087/results/in_mix_25us_10_splash2_lu.cont_large
/scratch/miz087/results/in_mix_25us_10_splash2_lu.cont_large
[SPLASH] Benchmarks to run: lu.cont

[SPLASH] [========== Running benchmark lu.cont ==========]
[SPLASH] Setting up run directory: /scratch/miz087/results/in_mix_25us_10_splash2_lu.cont_large
[SPLASH] Running 'SNIPER_APP_LD_PRELOAD=$LD_PRELOAD; unset LD_PRELOAD; /home_masters/miz087/workplace/micro_exp/run-sniper -n 4 -m 'localhost' -d '/scratch/miz087/results/in_mix_25us_10_splash2_lu.cont_large' -sthermalstats --power -c gainestown_cache --roi --curdir=/home_masters/miz087/workplace/micro_exp/benchmarks  --  /home_masters/miz087/workplace/micro_exp/benchmarks/splash2/splash2/codes/kernels/lu/contiguous_blocks/LU -n1024 -p4':
[SPLASH] [---------- Beginning of output ----------]
[SNIPER] Start
----------BEGIN_INIT_STATS_MANAGER------------
----------END_INIT_STATS_MANAGER------------
Normal Cache Total set: 524288
now initialize a stacked dram unison cache
Executing Python script /scratch/miz087/results/in_mix_25us_10_splash2_lu.cont_large/sim.scripts.py
[SNIPER] --------------------------------------------------------------------------------
[SNIPER] Sniper using Pin frontend
[SNIPER] Running pre-ROI region in  CACHE_ONLY mode
[SNIPER] Running application ROI in DETAILED mode
[SNIPER] Running post-ROI region in FAST_FORWARD mode
[SNIPER] --------------------------------------------------------------------------------

Blocked Dense LU Factorization
     1024 by 1024 Matrix
     4 Processors
     16 by 16 Element Blocks


[HOOKS] Entering ROI
[SNIPER] Enabling performance models
[SNIPER] Setting instrumentation mode to DETAILED
[SNIPER] Disabling performance models
[SNIPER] Leaving ROI after 4118.97 seconds
[SNIPER] Simulated 2764.2M instructions, 453.4M cycles, 6.10 IPC
[SNIPER] Simulation speed 673.5 KIPS (168.4 KIPS / target core - 5939.2ns/instr)
[SNIPER] Sampling: executed 69.55% of simulated time in detailed mode
[SNIPER] Setting instrumentation mode to FAST_FORWARD
[HOOKS] Leaving ROI
                            PROCESS STATISTICS
              Total      Diagonal     Perimeter      Interior       Barrier
 Proc         Time         Time         Time           Time          Time
    0    4084531655       1108041      74886849    3791680503     216712256

                            TIMING INFORMATION
Start time                        :        284497298
Initialization finish time        :        450703583
Overall finish time               :        240331945
Total time with initialization    :        -44165353
Total time without initialization :       -210371638


 ***** [DRAM_CACHE_Result] *****

*** DRAM Total Access: 200932, miss: 17552, miss rate: 0.0873529
*** DRAM Total Access In ROI: 32564, miss: 1593, miss rate: 0.0489191
*** DRAM Remap Times: 0 invalid times, 0 total invalid_blocks, 552 migrate times, 67141 total migrate blocks.
*** DRAM Statistics: 42680029 reads, 4782188 writes, 35111822 row hits, 1929222 ACT time, 1929222 PRE time, 1106301 RD time, 96788 WR time.

 ***** [DRAM_CACHE_Result] *****

[RAMULATOR OUTPUT]

**Total Ticks: 47566725

**Ramulator Active Cycles: 3.87087e+06

**DRAM Cycles: 4.75667e+07

**Maximum Bandwidth: 0

Number of Incoming Requests: 413837

**Serving Request**
Channel_0: serving reads(23077), serving writes(3478).
Channel_1: serving reads(2682), serving writes(576).
Channel_2: serving reads(20021), serving writes(1900).
Channel_3: serving reads(7055), serving writes(900).
Channel_4: serving reads(20679), serving writes(2656).
Channel_5: serving reads(7769), serving writes(697).
Channel_6: serving reads(12455), serving writes(1549).
Channel_7: serving reads(14868), serving writes(1710).
Channel_8: serving reads(18806), serving writes(1990).
Channel_9: serving reads(9726), serving writes(928).
Channel_10: serving reads(11374), serving writes(1607).
Channel_11: serving reads(364), serving writes(140).
Channel_12: serving reads(0), serving writes(0).
Channel_13: serving reads(10760), serving writes(1097).
Channel_14: serving reads(12822), serving writes(2251).
Channel_15: serving reads(22801), serving writes(2990).
Channel_16: serving reads(12899), serving writes(1213).
Channel_17: serving reads(15844), serving writes(1173).
Channel_18: serving reads(0), serving writes(0).
Channel_19: serving reads(9400), serving writes(733).
Channel_20: serving reads(0), serving writes(0).
Channel_21: serving reads(10405), serving writes(994).
Channel_22: serving reads(10676), serving writes(1282).
Channel_23: serving reads(25132), serving writes(3921).
Channel_24: serving reads(10571), serving writes(1068).
Channel_25: serving reads(17304), serving writes(958).
Channel_26: serving reads(0), serving writes(0).
Channel_27: serving reads(9515), serving writes(1260).
Channel_28: serving reads(1202), serving writes(50).
Channel_29: serving reads(9203), serving writes(690).
Channel_30: serving reads(10984), serving writes(1437).
Channel_31: serving reads(13374), serving writes(2175).
[RAMULATOR OUTPUT]

----------[STAT_STORE_UNIT]-----------

Hot Access: 16763, Cool Access: 401096

Hits on previous hot rows: 805

Hits on previous cool rows: 67

Total remap times: 276, Total Inter-Vault remaps: 0, Total number of intervals: 330


----------[STAT_STORE_UNIT]-----------

 ***** [REF/AC_Result] *****
/*BANK*/0->0: cool access (6166), hot access (0), error acces (0).
/*BANK*/0->1: cool access (0), hot access (0), error acces (0).
/*BANK*/0->2: cool access (16057), hot access (0), error acces (0).
/*BANK*/0->3: cool access (18871), hot access (0), error acces (0).
/*BANK*/0->4: cool access (0), hot access (0), error acces (0).
/*BANK*/0->5: cool access (0), hot access (0), error acces (0).
/*BANK*/0->6: cool access (0), hot access (0), error acces (0).
/*BANK*/0->7: cool access (0), hot access (0), error acces (0).
/*BANK*/1->0: cool access (4811), hot access (0), error acces (0).
/*BANK*/1->1: cool access (0), hot access (0), error acces (0).
/*BANK*/1->2: cool access (0), hot access (0), error acces (0).
/*BANK*/1->3: cool access (0), hot access (0), error acces (0).
/*BANK*/1->4: cool access (0), hot access (0), error acces (0).
/*BANK*/1->5: cool access (0), hot access (0), error acces (0).
/*BANK*/1->6: cool access (0), hot access (0), error acces (0).
/*BANK*/1->7: cool access (0), hot access (0), error acces (0).
/*BANK*/2->0: cool access (2187), hot access (0), error acces (0).
/*BANK*/2->1: cool access (0), hot access (0), error acces (0).
/*BANK*/2->2: cool access (0), hot access (0), error acces (0).
/*BANK*/2->3: cool access (14575), hot access (0), error acces (0).
/*BANK*/2->4: cool access (17410), hot access (0), error acces (0).
/*BANK*/2->5: cool access (0), hot access (0), error acces (0).
/*BANK*/2->6: cool access (0), hot access (0), error acces (0).
/*BANK*/2->7: cool access (0), hot access (0), error acces (0).
/*BANK*/3->0: cool access (12060), hot access (0), error acces (0).
/*BANK*/3->1: cool access (0), hot access (0), error acces (0).
/*BANK*/3->2: cool access (0), hot access (0), error acces (0).
/*BANK*/3->3: cool access (0), hot access (0), error acces (0).
/*BANK*/3->4: cool access (0), hot access (0), error acces (0).
/*BANK*/3->5: cool access (0), hot access (0), error acces (0).
/*BANK*/3->6: cool access (0), hot access (0), error acces (0).
/*BANK*/3->7: cool access (0), hot access (0), error acces (0).
/*BANK*/4->0: cool access (18223), hot access (0), error acces (0).
/*BANK*/4->1: cool access (0), hot access (0), error acces (0).
/*BANK*/4->2: cool access (0), hot access (0), error acces (0).
/*BANK*/4->3: cool access (0), hot access (0), error acces (0).
/*BANK*/4->4: cool access (17680), hot access (0), error acces (0).
/*BANK*/4->5: cool access (41), hot access (0), error acces (0).
/*BANK*/4->6: cool access (0), hot access (0), error acces (0).
/*BANK*/4->7: cool access (0), hot access (0), error acces (0).
/*BANK*/5->0: cool access (1671), hot access (0), error acces (0).
/*BANK*/5->1: cool access (10339), hot access (0), error acces (0).
/*BANK*/5->2: cool access (0), hot access (0), error acces (0).
/*BANK*/5->3: cool access (0), hot access (0), error acces (0).
/*BANK*/5->4: cool access (0), hot access (0), error acces (0).
/*BANK*/5->5: cool access (511), hot access (0), error acces (0).
/*BANK*/5->6: cool access (0), hot access (0), error acces (0).
/*BANK*/5->7: cool access (0), hot access (0), error acces (0).
/*BANK*/6->0: cool access (7253), hot access (0), error acces (0).
/*BANK*/6->1: cool access (5372), hot access (0), error acces (0).
/*BANK*/6->2: cool access (8328), hot access (0), error acces (0).
/*BANK*/6->3: cool access (0), hot access (0), error acces (0).
/*BANK*/6->4: cool access (0), hot access (0), error acces (0).
/*BANK*/6->5: cool access (0), hot access (0), error acces (0).
/*BANK*/6->6: cool access (0), hot access (0), error acces (0).
/*BANK*/6->7: cool access (0), hot access (0), error acces (0).
/*BANK*/7->0: cool access (10028), hot access (0), error acces (0).
/*BANK*/7->1: cool access (3212), hot access (0), error acces (0).
/*BANK*/7->2: cool access (11445), hot access (0), error acces (0).
/*BANK*/7->3: cool access (0), hot access (0), error acces (0).
/*BANK*/7->4: cool access (0), hot access (0), error acces (0).
/*BANK*/7->5: cool access (0), hot access (0), error acces (0).
/*BANK*/7->6: cool access (0), hot access (0), error acces (0).
/*BANK*/7->7: cool access (0), hot access (0), error acces (0).
/*BANK*/8->0: cool access (0), hot access (0), error acces (0).
/*BANK*/8->1: cool access (12960), hot access (404), error acces (0).
/*BANK*/8->2: cool access (0), hot access (0), error acces (0).
/*BANK*/8->3: cool access (18678), hot access (0), error acces (0).
/*BANK*/8->4: cool access (0), hot access (0), error acces (0).
/*BANK*/8->5: cool access (0), hot access (0), error acces (0).
/*BANK*/8->6: cool access (0), hot access (0), error acces (0).
/*BANK*/8->7: cool access (0), hot access (0), error acces (0).
/*BANK*/9->0: cool access (0), hot access (0), error acces (0).
/*BANK*/9->1: cool access (0), hot access (0), error acces (0).
/*BANK*/9->2: cool access (16139), hot access (0), error acces (0).
/*BANK*/9->3: cool access (0), hot access (0), error acces (0).
/*BANK*/9->4: cool access (0), hot access (0), error acces (0).
/*BANK*/9->5: cool access (0), hot access (0), error acces (0).
/*BANK*/9->6: cool access (0), hot access (0), error acces (0).
/*BANK*/9->7: cool access (0), hot access (0), error acces (0).
/*BANK*/10->0: cool access (0), hot access (0), error acces (0).
/*BANK*/10->1: cool access (0), hot access (0), error acces (0).
/*BANK*/10->2: cool access (0), hot access (0), error acces (0).
/*BANK*/10->3: cool access (19784), hot access (0), error acces (0).
/*BANK*/10->4: cool access (0), hot access (0), error acces (0).
/*BANK*/10->5: cool access (0), hot access (0), error acces (0).
/*BANK*/10->6: cool access (21), hot access (0), error acces (0).
/*BANK*/10->7: cool access (0), hot access (0), error acces (0).
/*BANK*/11->0: cool access (0), hot access (0), error acces (0).
/*BANK*/11->1: cool access (0), hot access (0), error acces (0).
/*BANK*/11->2: cool access (0), hot access (0), error acces (0).
/*BANK*/11->3: cool access (0), hot access (0), error acces (0).
/*BANK*/11->4: cool access (535), hot access (0), error acces (0).
/*BANK*/11->5: cool access (0), hot access (0), error acces (0).
/*BANK*/11->6: cool access (0), hot access (0), error acces (0).
/*BANK*/11->7: cool access (0), hot access (0), error acces (0).
/*BANK*/12->0: cool access (0), hot access (0), error acces (0).
/*BANK*/12->1: cool access (0), hot access (0), error acces (0).
/*BANK*/12->2: cool access (0), hot access (0), error acces (0).
/*BANK*/12->3: cool access (0), hot access (0), error acces (0).
/*BANK*/12->4: cool access (0), hot access (0), error acces (0).
/*BANK*/12->5: cool access (0), hot access (0), error acces (0).
/*BANK*/12->6: cool access (0), hot access (0), error acces (0).
/*BANK*/12->7: cool access (0), hot access (0), error acces (0).
/*BANK*/13->0: cool access (16326), hot access (1292), error acces (0).
/*BANK*/13->1: cool access (0), hot access (0), error acces (0).
/*BANK*/13->2: cool access (0), hot access (0), error acces (0).
/*BANK*/13->3: cool access (0), hot access (0), error acces (0).
/*BANK*/13->4: cool access (0), hot access (0), error acces (0).
/*BANK*/13->5: cool access (0), hot access (0), error acces (0).
/*BANK*/13->6: cool access (0), hot access (0), error acces (0).
/*BANK*/13->7: cool access (513), hot access (0), error acces (0).
/*BANK*/14->0: cool access (0), hot access (0), error acces (0).
/*BANK*/14->1: cool access (16236), hot access (4492), error acces (0).
/*BANK*/14->2: cool access (0), hot access (0), error acces (0).
/*BANK*/14->3: cool access (0), hot access (0), error acces (0).
/*BANK*/14->4: cool access (0), hot access (0), error acces (0).
/*BANK*/14->5: cool access (0), hot access (0), error acces (0).
/*BANK*/14->6: cool access (0), hot access (0), error acces (0).
/*BANK*/14->7: cool access (1741), hot access (0), error acces (0).
/*BANK*/15->0: cool access (15767), hot access (2098), error acces (0).
/*BANK*/15->1: cool access (0), hot access (0), error acces (0).
/*BANK*/15->2: cool access (17095), hot access (900), error acces (0).
/*BANK*/15->3: cool access (0), hot access (0), error acces (0).
/*BANK*/15->4: cool access (0), hot access (0), error acces (0).
/*BANK*/15->5: cool access (0), hot access (0), error acces (0).
/*BANK*/15->6: cool access (0), hot access (0), error acces (0).
/*BANK*/15->7: cool access (2892), hot access (0), error acces (0).
/*BANK*/16->0: cool access (0), hot access (0), error acces (0).
/*BANK*/16->1: cool access (16631), hot access (806), error acces (0).
/*BANK*/16->2: cool access (0), hot access (0), error acces (0).
/*BANK*/16->3: cool access (3445), hot access (91), error acces (0).
/*BANK*/16->4: cool access (0), hot access (0), error acces (0).
/*BANK*/16->5: cool access (0), hot access (0), error acces (0).
/*BANK*/16->6: cool access (0), hot access (0), error acces (0).
/*BANK*/16->7: cool access (630), hot access (0), error acces (0).
/*BANK*/17->0: cool access (0), hot access (0), error acces (0).
/*BANK*/17->1: cool access (0), hot access (0), error acces (0).
/*BANK*/17->2: cool access (14695), hot access (684), error acces (0).
/*BANK*/17->3: cool access (9655), hot access (44), error acces (0).
/*BANK*/17->4: cool access (0), hot access (0), error acces (0).
/*BANK*/17->5: cool access (0), hot access (0), error acces (0).
/*BANK*/17->6: cool access (0), hot access (0), error acces (0).
/*BANK*/17->7: cool access (634), hot access (0), error acces (0).
/*BANK*/18->0: cool access (0), hot access (0), error acces (0).
/*BANK*/18->1: cool access (0), hot access (0), error acces (0).
/*BANK*/18->2: cool access (0), hot access (0), error acces (0).
/*BANK*/18->3: cool access (0), hot access (0), error acces (0).
/*BANK*/18->4: cool access (0), hot access (0), error acces (0).
/*BANK*/18->5: cool access (0), hot access (0), error acces (0).
/*BANK*/18->6: cool access (0), hot access (0), error acces (0).
/*BANK*/18->7: cool access (0), hot access (0), error acces (0).
/*BANK*/19->0: cool access (0), hot access (0), error acces (0).
/*BANK*/19->1: cool access (0), hot access (0), error acces (0).
/*BANK*/19->2: cool access (0), hot access (0), error acces (0).
/*BANK*/19->3: cool access (15510), hot access (0), error acces (0).
/*BANK*/19->4: cool access (0), hot access (0), error acces (0).
/*BANK*/19->5: cool access (0), hot access (0), error acces (0).
/*BANK*/19->6: cool access (0), hot access (0), error acces (0).
/*BANK*/19->7: cool access (0), hot access (0), error acces (0).
/*BANK*/20->0: cool access (0), hot access (0), error acces (0).
/*BANK*/20->1: cool access (0), hot access (0), error acces (0).
/*BANK*/20->2: cool access (0), hot access (0), error acces (0).
/*BANK*/20->3: cool access (0), hot access (0), error acces (0).
/*BANK*/20->4: cool access (0), hot access (0), error acces (0).
/*BANK*/20->5: cool access (0), hot access (0), error acces (0).
/*BANK*/20->6: cool access (0), hot access (0), error acces (0).
/*BANK*/20->7: cool access (0), hot access (0), error acces (0).
/*BANK*/21->0: cool access (15339), hot access (1156), error acces (0).
/*BANK*/21->1: cool access (0), hot access (0), error acces (0).
/*BANK*/21->2: cool access (0), hot access (0), error acces (0).
/*BANK*/21->3: cool access (0), hot access (0), error acces (0).
/*BANK*/21->4: cool access (0), hot access (0), error acces (0).
/*BANK*/21->5: cool access (0), hot access (0), error acces (0).
/*BANK*/21->6: cool access (0), hot access (0), error acces (0).
/*BANK*/21->7: cool access (586), hot access (0), error acces (0).
/*BANK*/22->0: cool access (0), hot access (0), error acces (0).
/*BANK*/22->1: cool access (16500), hot access (964), error acces (0).
/*BANK*/22->2: cool access (0), hot access (0), error acces (0).
/*BANK*/22->3: cool access (0), hot access (0), error acces (0).
/*BANK*/22->4: cool access (0), hot access (0), error acces (0).
/*BANK*/22->5: cool access (0), hot access (0), error acces (0).
/*BANK*/22->6: cool access (0), hot access (0), error acces (0).
/*BANK*/22->7: cool access (858), hot access (0), error acces (0).
/*BANK*/23->0: cool access (17317), hot access (3912), error acces (0).
/*BANK*/23->1: cool access (0), hot access (0), error acces (0).
/*BANK*/23->2: cool access (19079), hot access (0), error acces (0).
/*BANK*/23->3: cool access (0), hot access (0), error acces (0).
/*BANK*/23->4: cool access (0), hot access (0), error acces (0).
/*BANK*/23->5: cool access (0), hot access (0), error acces (0).
/*BANK*/23->6: cool access (0), hot access (0), error acces (0).
/*BANK*/23->7: cool access (2744), hot access (0), error acces (0).
/*BANK*/24->0: cool access (0), hot access (0), error acces (0).
/*BANK*/24->1: cool access (17113), hot access (604), error acces (566).
/*BANK*/24->2: cool access (0), hot access (0), error acces (0).
/*BANK*/24->3: cool access (0), hot access (0), error acces (0).
/*BANK*/24->4: cool access (0), hot access (0), error acces (0).
/*BANK*/24->5: cool access (0), hot access (0), error acces (0).
/*BANK*/24->6: cool access (0), hot access (0), error acces (0).
/*BANK*/24->7: cool access (336), hot access (0), error acces (0).
/*BANK*/25->0: cool access (0), hot access (0), error acces (0).
/*BANK*/25->1: cool access (0), hot access (0), error acces (0).
/*BANK*/25->2: cool access (12999), hot access (425), error acces (0).
/*BANK*/25->3: cool access (14408), hot access (130), error acces (0).
/*BANK*/25->4: cool access (0), hot access (0), error acces (0).
/*BANK*/25->5: cool access (0), hot access (0), error acces (0).
/*BANK*/25->6: cool access (0), hot access (0), error acces (0).
/*BANK*/25->7: cool access (23), hot access (0), error acces (0).
/*BANK*/26->0: cool access (0), hot access (0), error acces (0).
/*BANK*/26->1: cool access (0), hot access (0), error acces (0).
/*BANK*/26->2: cool access (0), hot access (0), error acces (0).
/*BANK*/26->3: cool access (0), hot access (0), error acces (0).
/*BANK*/26->4: cool access (0), hot access (0), error acces (0).
/*BANK*/26->5: cool access (0), hot access (0), error acces (0).
/*BANK*/26->6: cool access (0), hot access (0), error acces (0).
/*BANK*/26->7: cool access (0), hot access (0), error acces (0).
/*BANK*/27->0: cool access (0), hot access (0), error acces (0).
/*BANK*/27->1: cool access (0), hot access (0), error acces (0).
/*BANK*/27->2: cool access (0), hot access (0), error acces (0).
/*BANK*/27->3: cool access (16458), hot access (0), error acces (0).
/*BANK*/27->4: cool access (0), hot access (0), error acces (0).
/*BANK*/27->5: cool access (0), hot access (0), error acces (0).
/*BANK*/27->6: cool access (0), hot access (0), error acces (0).
/*BANK*/27->7: cool access (0), hot access (0), error acces (0).
/*BANK*/28->0: cool access (0), hot access (0), error acces (0).
/*BANK*/28->1: cool access (0), hot access (0), error acces (0).
/*BANK*/28->2: cool access (0), hot access (0), error acces (0).
/*BANK*/28->3: cool access (1843), hot access (16), error acces (0).
/*BANK*/28->4: cool access (0), hot access (0), error acces (0).
/*BANK*/28->5: cool access (0), hot access (0), error acces (0).
/*BANK*/28->6: cool access (0), hot access (0), error acces (0).
/*BANK*/28->7: cool access (0), hot access (0), error acces (0).
/*BANK*/29->0: cool access (14882), hot access (458), error acces (0).
/*BANK*/29->1: cool access (0), hot access (0), error acces (0).
/*BANK*/29->2: cool access (0), hot access (0), error acces (0).
/*BANK*/29->3: cool access (0), hot access (0), error acces (0).
/*BANK*/29->4: cool access (0), hot access (0), error acces (0).
/*BANK*/29->5: cool access (0), hot access (0), error acces (0).
/*BANK*/29->6: cool access (0), hot access (0), error acces (0).
/*BANK*/29->7: cool access (75), hot access (0), error acces (0).
/*BANK*/30->0: cool access (0), hot access (0), error acces (0).
/*BANK*/30->1: cool access (14963), hot access (1732), error acces (0).
/*BANK*/30->2: cool access (0), hot access (0), error acces (0).
/*BANK*/30->3: cool access (0), hot access (0), error acces (0).
/*BANK*/30->4: cool access (0), hot access (0), error acces (0).
/*BANK*/30->5: cool access (0), hot access (0), error acces (0).
/*BANK*/30->6: cool access (0), hot access (0), error acces (0).
/*BANK*/30->7: cool access (1928), hot access (0), error acces (0).
/*BANK*/31->0: cool access (17303), hot access (3268), error acces (0).
/*BANK*/31->1: cool access (0), hot access (0), error acces (0).
/*BANK*/31->2: cool access (0), hot access (0), error acces (0).
/*BANK*/31->3: cool access (0), hot access (0), error acces (0).
/*BANK*/31->4: cool access (0), hot access (0), error acces (0).
/*BANK*/31->5: cool access (0), hot access (0), error acces (0).
/*BANK*/31->6: cool access (0), hot access (0), error acces (0).
/*BANK*/31->7: cool access (2346), hot access (0), error acces (0).
{Summary}: 23476 Hot Accesses, 573227 Cool Accesses.

 ***** [REF/AC_Result] *****
                     Power     Energy    Energy %
  core-core        27.15 W     3.25  J     33.89%
  core-ifetch       5.08 W     0.61  J      6.34%
  core-alu          1.59 W     0.19  J      1.98%
  core-int          4.38 W     0.53  J      5.47%
  core-fp           4.23 W     0.51  J      5.28%
  core-mem          6.70 W     0.80  J      8.36%
  core-other        3.79 W     0.45  J      4.74%
  icache            3.77 W     0.45  J      4.71%
  dcache           14.01 W     1.68  J     17.48%
  l2                1.68 W     0.20  J      2.09%
  l3                3.44 W     0.41  J      4.29%
  dram              4.28 W     0.51  J      5.34%
  other             0.03 W     3.92 mJ      0.04%

  core             52.93 W     6.34  J     66.05%
  cache            22.89 W     2.74  J     28.57%
  total            80.13 W     9.60  J    100.00%
Warning: Unable to run gnuplot to create cpi stack graphs.  Maybe gnuplot is not installed?
[SNIPER] End
[SNIPER] Elapsed time: 4282.01 seconds
[SNIPER] Running McPAT
[SPLASH] [----------    End of output    ----------]
[SPLASH] Done.
/scratch/miz087/results/in_mix_25us_10_splash2_lu.cont_large
