
*** Running vivado
    with args -log top_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_top_0_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/y/works/hls/int16/hls_test/s1/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/y/xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top top_top_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22279
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2429.590 ; gain = 0.000 ; free physical = 859459 ; free virtual = 1014218
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_top_0_0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_top_0_0/synth/top_top_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top.v:12]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 19'b1000000000000000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IFM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IFM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IFM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IFM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IFM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IFM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IFM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IFM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IFM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_IFM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_IFM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OFM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OFM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OFM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OFM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OFM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OFM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OFM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OFM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OFM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OFM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_OFM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_WEIGHTS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WEIGHTS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_WEIGHTS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_WEIGHTS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WEIGHTS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WEIGHTS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WEIGHTS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WEIGHTS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WEIGHTS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_WEIGHTS_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_WEIGHTS_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_BIAS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BIAS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BIAS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BIAS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BIAS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BIAS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BIAS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BIAS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BIAS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BIAS_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_BIAS_CACHE_VALUE bound to: 4'b0011 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_IFM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_OFM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WEIGHTS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_BIAS_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_global_bias_bf' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_global_bias_bf.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_global_bias_bf_ram' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_global_bias_bf.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-3876] $readmem data file './top_global_bias_bf_ram.dat' is read successfully [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_global_bias_bf.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_global_bias_bf_ram' (1#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_global_bias_bf.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_global_bias_bf' (2#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_global_bias_bf.v:40]
INFO: [Synth 8-6157] synthesizing module 'top_ofm_bf0_0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_bf0_0.v:51]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_ofm_bf0_0_ram' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_bf0_0.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-3876] $readmem data file './top_ofm_bf0_0_ram.dat' is read successfully [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_bf0_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'top_ofm_bf0_0_ram' (3#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_bf0_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_ofm_bf0_0' (4#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_bf0_0.v:51]
INFO: [Synth 8-6157] synthesizing module 'top_ctrl_s_axi' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ctrl_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 8'b00000000 
	Parameter ADDR_GIE bound to: 8'b00000100 
	Parameter ADDR_IER bound to: 8'b00001000 
	Parameter ADDR_ISR bound to: 8'b00001100 
	Parameter ADDR_IFM_OFFSET_DATA_0 bound to: 8'b00010000 
	Parameter ADDR_IFM_OFFSET_CTRL bound to: 8'b00010100 
	Parameter ADDR_OFM_OFFSET_DATA_0 bound to: 8'b00011000 
	Parameter ADDR_OFM_OFFSET_CTRL bound to: 8'b00011100 
	Parameter ADDR_WEIGHTS_OFFSET_DATA_0 bound to: 8'b00100000 
	Parameter ADDR_WEIGHTS_OFFSET_CTRL bound to: 8'b00100100 
	Parameter ADDR_BIAS_OFFSET_DATA_0 bound to: 8'b00101000 
	Parameter ADDR_BIAS_OFFSET_CTRL bound to: 8'b00101100 
	Parameter ADDR_IFM_CH_DATA_0 bound to: 8'b00110000 
	Parameter ADDR_IFM_CH_CTRL bound to: 8'b00110100 
	Parameter ADDR_IFM_H_DATA_0 bound to: 8'b00111000 
	Parameter ADDR_IFM_H_CTRL bound to: 8'b00111100 
	Parameter ADDR_IFM_W_DATA_0 bound to: 8'b01000000 
	Parameter ADDR_IFM_W_CTRL bound to: 8'b01000100 
	Parameter ADDR_OFM_CH_DATA_0 bound to: 8'b01001000 
	Parameter ADDR_OFM_CH_CTRL bound to: 8'b01001100 
	Parameter ADDR_OFM_H_DATA_0 bound to: 8'b01010000 
	Parameter ADDR_OFM_H_CTRL bound to: 8'b01010100 
	Parameter ADDR_OFM_W_DATA_0 bound to: 8'b01011000 
	Parameter ADDR_OFM_W_CTRL bound to: 8'b01011100 
	Parameter ADDR_I_CH_DATA_0 bound to: 8'b01100000 
	Parameter ADDR_I_CH_CTRL bound to: 8'b01100100 
	Parameter ADDR_I_H_DATA_0 bound to: 8'b01101000 
	Parameter ADDR_I_H_CTRL bound to: 8'b01101100 
	Parameter ADDR_I_W_DATA_0 bound to: 8'b01110000 
	Parameter ADDR_I_W_CTRL bound to: 8'b01110100 
	Parameter ADDR_O_CH_DATA_0 bound to: 8'b01111000 
	Parameter ADDR_O_CH_CTRL bound to: 8'b01111100 
	Parameter ADDR_O_H_DATA_0 bound to: 8'b10000000 
	Parameter ADDR_O_H_CTRL bound to: 8'b10000100 
	Parameter ADDR_O_W_DATA_0 bound to: 8'b10001000 
	Parameter ADDR_O_W_CTRL bound to: 8'b10001100 
	Parameter ADDR_KER_SIZE_DATA_0 bound to: 8'b10010000 
	Parameter ADDR_KER_SIZE_CTRL bound to: 8'b10010100 
	Parameter ADDR_STRIDE_DATA_0 bound to: 8'b10011000 
	Parameter ADDR_STRIDE_CTRL bound to: 8'b10011100 
	Parameter ADDR_PADDING_DATA_0 bound to: 8'b10100000 
	Parameter ADDR_PADDING_CTRL bound to: 8'b10100100 
	Parameter ADDR_LAYER_TYPE_DATA_0 bound to: 8'b10101000 
	Parameter ADDR_LAYER_TYPE_CTRL bound to: 8'b10101100 
	Parameter ADDR_ACT_SILU_DATA_0 bound to: 8'b10110000 
	Parameter ADDR_ACT_SILU_CTRL bound to: 8'b10110100 
	Parameter ADDR_CNT_DATA_0 bound to: 8'b10111000 
	Parameter ADDR_CNT_CTRL bound to: 8'b10111100 
	Parameter ADDR_IFM_Q1_DATA_0 bound to: 8'b11000000 
	Parameter ADDR_IFM_Q1_CTRL bound to: 8'b11000100 
	Parameter ADDR_IFM_Q2_DATA_0 bound to: 8'b11001000 
	Parameter ADDR_IFM_Q2_CTRL bound to: 8'b11001100 
	Parameter ADDR_WEIGHTS_Q_DATA_0 bound to: 8'b11010000 
	Parameter ADDR_WEIGHTS_Q_CTRL bound to: 8'b11010100 
	Parameter ADDR_BIAS_Q_DATA_0 bound to: 8'b11011000 
	Parameter ADDR_BIAS_Q_CTRL bound to: 8'b11011100 
	Parameter ADDR_OFM_Q_BEFORE_ACT_DATA_0 bound to: 8'b11100000 
	Parameter ADDR_OFM_Q_BEFORE_ACT_CTRL bound to: 8'b11100100 
	Parameter ADDR_OFM_Q_AFTER_Q_DATA_0 bound to: 8'b11101000 
	Parameter ADDR_OFM_Q_AFTER_Q_CTRL bound to: 8'b11101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ctrl_s_axi.v:405]
INFO: [Synth 8-6155] done synthesizing module 'top_ctrl_s_axi' (5#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ctrl_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_ifm_m_axi' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 2 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 2 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 128 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 128 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_ifm_m_axi_write' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 2 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 128 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 7 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'top_ifm_m_axi_fifo' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_ifm_m_axi_fifo' (6#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'top_ifm_m_axi_decoder' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:694]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_ifm_m_axi_decoder' (7#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:694]
INFO: [Synth 8-6157] synthesizing module 'top_ifm_m_axi_reg_slice' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'top_ifm_m_axi_reg_slice' (8#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'top_ifm_m_axi_fifo__parameterized0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_ifm_m_axi_fifo__parameterized0' (8#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'top_ifm_m_axi_buffer' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'top_ifm_m_axi_buffer' (9#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'top_ifm_m_axi_fifo__parameterized1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DEPTH_BITS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_ifm_m_axi_fifo__parameterized1' (9#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'top_ifm_m_axi_fifo__parameterized2' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_ifm_m_axi_fifo__parameterized2' (9#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'top_ifm_m_axi_write' (10#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'top_ifm_m_axi_read' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 2 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 128 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 7 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'top_ifm_m_axi_buffer__parameterized0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'top_ifm_m_axi_buffer__parameterized0' (10#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'top_ifm_m_axi_reg_slice__parameterized0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'top_ifm_m_axi_reg_slice__parameterized0' (10#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'top_ifm_m_axi_read' (11#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'top_ifm_m_axi_throttle' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter USER_MAXREQS bound to: 2 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_ifm_m_axi_throttle' (12#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'top_ifm_m_axi' (13#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ifm_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'top_ofm_m_axi' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 2 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 2 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 128 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 128 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_ofm_m_axi_write' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 2 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 128 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 7 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'top_ofm_m_axi_fifo' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_ofm_m_axi_fifo' (14#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'top_ofm_m_axi_decoder' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:694]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_ofm_m_axi_decoder' (15#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:694]
INFO: [Synth 8-6157] synthesizing module 'top_ofm_m_axi_reg_slice' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'top_ofm_m_axi_reg_slice' (16#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'top_ofm_m_axi_fifo__parameterized0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_ofm_m_axi_fifo__parameterized0' (16#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'top_ofm_m_axi_buffer' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'top_ofm_m_axi_buffer' (17#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'top_ofm_m_axi_fifo__parameterized1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DEPTH_BITS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_ofm_m_axi_fifo__parameterized1' (17#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'top_ofm_m_axi_fifo__parameterized2' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_ofm_m_axi_fifo__parameterized2' (17#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'top_ofm_m_axi_write' (18#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'top_ofm_m_axi_read' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 2 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 128 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 7 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'top_ofm_m_axi_buffer__parameterized0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'top_ofm_m_axi_buffer__parameterized0' (18#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'top_ofm_m_axi_reg_slice__parameterized0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'top_ofm_m_axi_reg_slice__parameterized0' (18#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'top_ofm_m_axi_read' (19#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'top_ofm_m_axi_throttle' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter USER_MAXREQS bound to: 2 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_ofm_m_axi_throttle' (20#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'top_ofm_m_axi' (21#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_ofm_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'top_weights_m_axi' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 2 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 2 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 256 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 256 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_weights_m_axi_write' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 2 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 256 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 8 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'top_weights_m_axi_fifo' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_weights_m_axi_fifo' (22#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'top_weights_m_axi_decoder' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:694]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_weights_m_axi_decoder' (23#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:694]
INFO: [Synth 8-6157] synthesizing module 'top_weights_m_axi_reg_slice' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'top_weights_m_axi_reg_slice' (24#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'top_weights_m_axi_fifo__parameterized0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_weights_m_axi_fifo__parameterized0' (24#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'top_weights_m_axi_buffer' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'top_weights_m_axi_buffer' (25#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'top_weights_m_axi_fifo__parameterized1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DEPTH_BITS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_weights_m_axi_fifo__parameterized1' (25#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'top_weights_m_axi_fifo__parameterized2' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_weights_m_axi_fifo__parameterized2' (25#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'top_weights_m_axi_write' (26#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'top_weights_m_axi_read' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 2 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 256 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 8 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'top_weights_m_axi_buffer__parameterized0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'top_weights_m_axi_buffer__parameterized0' (26#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'top_weights_m_axi_reg_slice__parameterized0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'top_weights_m_axi_reg_slice__parameterized0' (26#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'top_weights_m_axi_read' (27#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'top_weights_m_axi_throttle' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter USER_MAXREQS bound to: 2 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_weights_m_axi_throttle' (28#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'top_weights_m_axi' (29#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_weights_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'top_bias_m_axi' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 2 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 2 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 256 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 256 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_bias_m_axi_write' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 2 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 256 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 8 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'top_bias_m_axi_fifo' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_bias_m_axi_fifo' (30#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'top_bias_m_axi_decoder' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:694]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_bias_m_axi_decoder' (31#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:694]
INFO: [Synth 8-6157] synthesizing module 'top_bias_m_axi_reg_slice' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'top_bias_m_axi_reg_slice' (32#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'top_bias_m_axi_fifo__parameterized0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_bias_m_axi_fifo__parameterized0' (32#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'top_bias_m_axi_buffer' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'top_bias_m_axi_buffer' (33#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'top_bias_m_axi_fifo__parameterized1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DEPTH_BITS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_bias_m_axi_fifo__parameterized1' (33#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'top_bias_m_axi_fifo__parameterized2' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_bias_m_axi_fifo__parameterized2' (33#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'top_bias_m_axi_write' (34#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'top_bias_m_axi_read' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 2 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 256 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 8 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'top_bias_m_axi_buffer__parameterized0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'top_bias_m_axi_buffer__parameterized0' (34#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'top_bias_m_axi_reg_slice__parameterized0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'top_bias_m_axi_reg_slice__parameterized0' (34#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'top_bias_m_axi_read' (35#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'top_bias_m_axi_throttle' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter USER_MAXREQS bound to: 2 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_bias_m_axi_throttle' (36#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'top_bias_m_axi' (37#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_bias_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'top_load_compute1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_compute1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_state3 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_state4 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_state5 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_state6 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_state7 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_state8 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_state9 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_state10 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_state11 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state12 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_state13 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state14 bound to: 14'b10000000000000 
INFO: [Synth 8-6157] synthesizing module 'top_load_compute1_ifm_bf0_0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_compute1_ifm_bf0_0.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6561 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_load_compute1_ifm_bf0_0_ram' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_compute1_ifm_bf0_0.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 6561 - type: integer 
INFO: [Synth 8-3876] $readmem data file './top_load_compute1_ifm_bf0_0_ram.dat' is read successfully [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_compute1_ifm_bf0_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_load_compute1_ifm_bf0_0_ram' (38#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_compute1_ifm_bf0_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_load_compute1_ifm_bf0_0' (39#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_compute1_ifm_bf0_0.v:40]
INFO: [Synth 8-6157] synthesizing module 'top_load_compute1_wbf0_0_0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_compute1_wbf0_0_0.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_load_compute1_wbf0_0_0_ram' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_compute1_wbf0_0_0.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-3876] $readmem data file './top_load_compute1_wbf0_0_0_ram.dat' is read successfully [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_compute1_wbf0_0_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_load_compute1_wbf0_0_0_ram' (40#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_compute1_wbf0_0_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_load_compute1_wbf0_0_0' (41#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_compute1_wbf0_0_0.v:40]
INFO: [Synth 8-6157] synthesizing module 'top_compute03' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_compute03.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state18 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'top_mul_8s_8s_8_1_1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_8s_8s_8_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_mul_8s_8s_8_1_1_Multiplier_3' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_8s_8s_8_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_8s_8s_8_1_1_Multiplier_3' (42#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_8s_8s_8_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_8s_8s_8_1_1' (43#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_8s_8s_8_1_1.v:16]
INFO: [Synth 8-6157] synthesizing module 'top_mul_8ns_8ns_16_1_1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_8ns_8ns_16_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_mul_8ns_8ns_16_1_1_Multiplier_2' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_8ns_8ns_16_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_8ns_8ns_16_1_1_Multiplier_2' (44#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_8ns_8ns_16_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_8ns_8ns_16_1_1' (45#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_8ns_8ns_16_1_1.v:16]
INFO: [Synth 8-6157] synthesizing module 'top_mul_7s_7s_7_1_1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_7s_7s_7_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_mul_7s_7s_7_1_1_Multiplier_4' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_7s_7s_7_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_7s_7s_7_1_1_Multiplier_4' (46#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_7s_7s_7_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_7s_7s_7_1_1' (47#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_7s_7s_7_1_1.v:16]
INFO: [Synth 8-6157] synthesizing module 'top_mul_mul_8ns_16ns_20_4_1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_8ns_16ns_20_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_mul_mul_8ns_16ns_20_4_1_DSP48_8' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_8ns_16ns_20_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_mul_8ns_16ns_20_4_1_DSP48_8' (48#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_8ns_16ns_20_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_mul_8ns_16ns_20_4_1' (49#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_8ns_16ns_20_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'top_mac_muladd_8ns_8ns_8ns_13_4_1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_8ns_8ns_8ns_13_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_8ns_8ns_8ns_13_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9' (50#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_8ns_8ns_8ns_13_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_mac_muladd_8ns_8ns_8ns_13_4_1' (51#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_8ns_8ns_8ns_13_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'top_mac_muladd_7ns_8ns_13ns_13_4_1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_7ns_8ns_13ns_13_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_mac_muladd_7ns_8ns_13ns_13_4_1_DSP48_10' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_7ns_8ns_13ns_13_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_mac_muladd_7ns_8ns_13ns_13_4_1_DSP48_10' (52#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_7ns_8ns_13ns_13_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_mac_muladd_7ns_8ns_13ns_13_4_1' (53#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_7ns_8ns_13ns_13_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'top_mul_mul_16s_16s_32_4_1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_mul_mul_16s_16s_32_4_1_DSP48_11' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_mul_16s_16s_32_4_1_DSP48_11' (54#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_mul_16s_16s_32_4_1' (55#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'top_compute03' (56#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_compute03.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_load_inputs' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_inputs.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-6157] synthesizing module 'top_load_inputs_line_buffer0_1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_inputs_line_buffer0_1.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 81 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_load_inputs_line_buffer0_1_ram' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_inputs_line_buffer0_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 81 - type: integer 
INFO: [Synth 8-3876] $readmem data file './top_load_inputs_line_buffer0_1_ram.dat' is read successfully [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_inputs_line_buffer0_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_load_inputs_line_buffer0_1_ram' (57#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_inputs_line_buffer0_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_load_inputs_line_buffer0_1' (58#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_inputs_line_buffer0_1.v:40]
INFO: [Synth 8-6157] synthesizing module 'top_load_pp0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_pp0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 16'b1000000000000000 
INFO: [Synth 8-6157] synthesizing module 'top_mac_muladd_16ns_8ns_8ns_24_4_1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_16ns_8ns_8ns_24_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_16ns_8ns_8ns_24_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0' (59#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_16ns_8ns_8ns_24_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_mac_muladd_16ns_8ns_8ns_24_4_1' (60#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_16ns_8ns_8ns_24_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'top_mul_mul_24ns_16ns_31_4_1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_24ns_16ns_31_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_mul_mul_24ns_16ns_31_4_1_DSP48_1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_24ns_16ns_31_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_mul_24ns_16ns_31_4_1_DSP48_1' (61#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_24ns_16ns_31_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_mul_24ns_16ns_31_4_1' (62#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_24ns_16ns_31_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'top_load_pp0' (63#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_pp0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_load_pp1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_pp1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'top_mul_8ns_8ns_13_1_1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_8ns_8ns_13_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_mul_8ns_8ns_13_1_1_Multiplier_0' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_8ns_8ns_13_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_8ns_8ns_13_1_1_Multiplier_0' (64#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_8ns_8ns_13_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_8ns_8ns_13_1_1' (65#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_8ns_8ns_13_1_1.v:16]
INFO: [Synth 8-6155] done synthesizing module 'top_load_pp1' (66#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_pp1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_mul_16ns_31s_31_2_1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_16ns_31s_31_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_mul_16ns_31s_31_2_1_Multiplier_1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_16ns_31s_31_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_16ns_31s_31_2_1_Multiplier_1' (67#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_16ns_31s_31_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_16ns_31s_31_2_1' (68#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_16ns_31s_31_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'top_mac_mul_sub_8ns_16s_8ns_16_4_1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_mul_sub_8ns_16s_8ns_16_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_mul_sub_8ns_16s_8ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2' (69#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_mul_sub_8ns_16s_8ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_mac_mul_sub_8ns_16s_8ns_16_4_1' (70#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_mul_sub_8ns_16s_8ns_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'top_mac_muladd_16s_16ns_31ns_31_4_1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_16s_16ns_31ns_31_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_mac_muladd_16s_16ns_31ns_31_4_1_DSP48_3' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_16s_16ns_31ns_31_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_mac_muladd_16s_16ns_31ns_31_4_1_DSP48_3' (71#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_16s_16ns_31ns_31_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_mac_muladd_16s_16ns_31ns_31_4_1' (72#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_16s_16ns_31ns_31_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'top_load_inputs' (73#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_inputs.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_compute_max4' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_compute_max4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state15 bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'top_mul_mul_8ns_16ns_24_4_1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_8ns_16ns_24_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_mul_mul_8ns_16ns_24_4_1_DSP48_4' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_8ns_16ns_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_mul_8ns_16ns_24_4_1_DSP48_4' (74#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_8ns_16ns_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_mul_8ns_16ns_24_4_1' (75#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_8ns_16ns_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'top_mul_mul_8ns_24ns_32_4_1' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_8ns_24ns_32_4_1.v:32]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_mul_mul_8ns_24ns_32_4_1_DSP48_5' (76#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_8ns_24ns_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_mul_8ns_24ns_32_4_1' (77#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_8ns_24ns_32_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6' (78#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_7ns_8ns_9ns_13_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_mac_muladd_7ns_8ns_9ns_13_4_1' (79#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_7ns_8ns_9ns_13_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'top_compute_max4' (80#1) [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_compute_max4.v:10]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state20 bound to: 16'b1000000000000000 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1152 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1152 - type: integer 
INFO: [Synth 8-3876] $readmem data file './top_load_weights_line_buffer_ram.dat' is read successfully [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_load_weights_line_buffer.v:22]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './top_compute_save0_int2fl_array_rom.dat' is read successfully [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_compute_save0_int2fl_array.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './top_compute_save0_times_rom.dat' is read successfully [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_compute_save0_times.v:21]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 40 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 40 - type: integer 
INFO: [Synth 8-3876] $readmem data file './top_compute_save0_line_buffer0_ram.dat' is read successfully [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_compute_save0_line_buffer0.v:22]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state7 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state10 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state11 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state63 bound to: 10'b1000000000 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 10 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_state3 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_state4 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_state5 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_state6 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_state7 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_state8 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_state12 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_state13 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state14 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_state15 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state16 bound to: 14'b10000000000000 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2659.074 ; gain = 229.484 ; free physical = 862130 ; free virtual = 1016904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2667.980 ; gain = 238.391 ; free physical = 862085 ; free virtual = 1016864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2667.980 ; gain = 238.391 ; free physical = 862085 ; free virtual = 1016864
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2667.980 ; gain = 0.000 ; free physical = 861742 ; free virtual = 1016521
INFO: [Netlist 29-17] Analyzing 7020 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_top_0_0/constraints/top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_top_0_0/constraints/top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.runs/top_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.runs/top_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2938.574 ; gain = 0.000 ; free physical = 863641 ; free virtual = 1018415
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  FDE => FDRE: 84 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2976.387 ; gain = 37.812 ; free physical = 863588 ; free virtual = 1018361
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 2976.387 ; gain = 546.797 ; free physical = 862995 ; free virtual = 1017769
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'top_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'top_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_ifm_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_ifm_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_ofm_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_ofm_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_weights_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_weights_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_bias_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_bias_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 2976.387 ; gain = 546.797 ; free physical = 861629 ; free virtual = 1016418
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_load_compute1_fu_1402/mul_mul_16ns_16ns_31_4_1_U570' (top_mul_mul_16ns_16ns_31_4_1) to 'inst/grp_load_compute1_fu_1402/mul_mul_16ns_16ns_31_4_1_U571'
INFO: [Synth 8-223] decloning instance 'top_fadd_32ns_32ns_32_5_full_dsp_1:/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'top_fadd_32ns_32ns_32_5_full_dsp_1:/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'top_fadd_32ns_32ns_32_5_full_dsp_1:/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'top_fadd_32ns_32ns_32_5_full_dsp_1:/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_fadd_32ns_32ns_32_5_full_dsp_1:/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'top_fadd_32ns_32ns_32_5_full_dsp_1:/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_fmul_32ns_32ns_32_4_max_dsp_1:/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'top_fmul_32ns_32ns_32_4_max_dsp_1:/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_fmul_32ns_32ns_32_4_max_dsp_1:/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'top_fmul_32ns_32ns_32_4_max_dsp_1:/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_fdiv_32ns_32ns_32_16_no_dsp_1:/top_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'top_fdiv_32ns_32ns_32_16_no_dsp_1:/top_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'top_fdiv_32ns_32ns_32_16_no_dsp_1:/top_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'top_fdiv_32ns_32ns_32_16_no_dsp_1:/top_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'top_fdiv_32ns_32ns_32_16_no_dsp_1:/top_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'top_fdiv_32ns_32ns_32_16_no_dsp_1:/top_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_fdiv_32ns_32ns_32_16_no_dsp_1:/top_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'top_fdiv_32ns_32ns_32_16_no_dsp_1:/top_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_fdiv_32ns_32ns_32_16_no_dsp_1:/top_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'top_fdiv_32ns_32ns_32_16_no_dsp_1:/top_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_ap_sitofp_4_no_dsp_32:/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'top_ap_sitofp_4_no_dsp_32:/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'top_ap_sitofp_4_no_dsp_32:/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'top_ap_sitofp_4_no_dsp_32:/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'top_ap_sitofp_4_no_dsp_32:/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'top_ap_sitofp_4_no_dsp_32:/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_ap_sitofp_4_no_dsp_32:/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'top_ap_sitofp_4_no_dsp_32:/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_ap_sitofp_4_no_dsp_32:/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_ap_sitofp_4_no_dsp_32:/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'top_ap_sitofp_4_no_dsp_32:/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_ap_sitofp_4_no_dsp_32:/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_ap_sitofp_4_no_dsp_32:/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_ap_sitofp_4_no_dsp_32:/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'top_ap_sitofp_4_no_dsp_32:/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_ap_sitofp_4_no_dsp_32:/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_ap_sitofp_4_no_dsp_32:/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_ap_sitofp_4_no_dsp_32:/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_fexp_32ns_32ns_32_10_full_dsp_1:/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'top_fexp_32ns_32ns_32_10_full_dsp_1:/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'top_fexp_32ns_32ns_32_10_full_dsp_1:/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_fexp_32ns_32ns_32_10_full_dsp_1:/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'top_fexp_32ns_32ns_32_10_full_dsp_1:/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_fexp_32ns_32ns_32_10_full_dsp_1:/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_fexp_32ns_32ns_32_10_full_dsp_1:/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_fexp_32ns_32ns_32_10_full_dsp_1:/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U241/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U242/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U243/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U244/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U245/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U246/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U247/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U248/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U249/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U250/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U261/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U262/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U283/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U284/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U287/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U288/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U289/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U290/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U305/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U306/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U307/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U308/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U309/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U310/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U311/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U312/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U313/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U314/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U321/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U322/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U323/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U324/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U325/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U326/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U333/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U334/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U347/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U348/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U351/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U352/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U353/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U354/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_7ns_8ns_13ns_13_4_1_U228/top_mac_muladd_7ns_8ns_13ns_13_4_1_DSP48_10_U/p_reg_reg' and it is trimmed from '44' to '13' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_7ns_8ns_13ns_13_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/p_reg_reg' and it is trimmed from '44' to '13' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_8ns_8ns_8ns_13_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/m_reg_reg' and it is trimmed from '43' to '13' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_8ns_8ns_8ns_13_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/a_reg_reg' and it is trimmed from '25' to '13' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_8ns_8ns_8ns_13_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_7ns_8ns_13ns_13_4_1_U228/top_mac_muladd_7ns_8ns_13ns_13_4_1_DSP48_10_U/m_reg_reg' and it is trimmed from '43' to '13' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_7ns_8ns_13ns_13_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_7ns_8ns_13ns_13_4_1_U228/top_mac_muladd_7ns_8ns_13ns_13_4_1_DSP48_10_U/a_reg_reg' and it is trimmed from '25' to '13' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_7ns_8ns_13ns_13_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/b_reg_reg' and it is trimmed from '18' to '13' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_8ns_8ns_8ns_13_4_1.v:30]
DSP Report: Generating DSP mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/a_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/p is absorbed into DSP mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/m is absorbed into DSP mac_muladd_8ns_8ns_8ns_13_4_1_U227/top_mac_muladd_8ns_8ns_8ns_13_4_1_DSP48_9_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_7ns_8ns_13ns_13_4_1_U228/top_mac_muladd_7ns_8ns_13ns_13_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (PCIN+(A2*(B:0x51)')')'.
DSP Report: register mac_muladd_7ns_8ns_13ns_13_4_1_U228/top_mac_muladd_7ns_8ns_13ns_13_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_7ns_8ns_13ns_13_4_1_U228/top_mac_muladd_7ns_8ns_13ns_13_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_7ns_8ns_13ns_13_4_1_U228/top_mac_muladd_7ns_8ns_13ns_13_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_7ns_8ns_13ns_13_4_1_U228/top_mac_muladd_7ns_8ns_13ns_13_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_7ns_8ns_13ns_13_4_1_U228/top_mac_muladd_7ns_8ns_13ns_13_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_7ns_8ns_13ns_13_4_1_U228/top_mac_muladd_7ns_8ns_13ns_13_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_7ns_8ns_13ns_13_4_1_U228/top_mac_muladd_7ns_8ns_13ns_13_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP mac_muladd_7ns_8ns_13ns_13_4_1_U228/top_mac_muladd_7ns_8ns_13ns_13_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_7ns_8ns_13ns_13_4_1_U228/top_mac_muladd_7ns_8ns_13ns_13_4_1_DSP48_10_U/p is absorbed into DSP mac_muladd_7ns_8ns_13ns_13_4_1_U228/top_mac_muladd_7ns_8ns_13ns_13_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_7ns_8ns_13ns_13_4_1_U228/top_mac_muladd_7ns_8ns_13ns_13_4_1_DSP48_10_U/m is absorbed into DSP mac_muladd_7ns_8ns_13ns_13_4_1_U228/top_mac_muladd_7ns_8ns_13ns_13_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U321/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U321/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U321/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U321/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U321/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U321/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U321/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U321/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U321/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U321/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U322/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U322/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U322/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U322/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U322/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U322/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U322/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U322/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U322/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U322/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U323/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U323/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U323/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U323/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U323/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U323/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U323/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U323/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U323/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U323/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U324/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U324/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U324/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U324/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U324/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U324/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U324/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U324/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U324/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U324/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U353/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U353/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U353/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U353/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U353/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U353/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U353/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U353/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U353/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U353/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U354/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U354/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U354/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U354/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U354/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U354/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U354/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U354/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U354/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U354/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U289/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U289/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U289/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U289/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U289/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U289/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U289/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U289/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U289/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U289/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U290/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U290/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U290/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U290/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U290/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U290/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U290/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U290/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U290/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U290/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U325/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U325/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U325/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U325/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U325/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U325/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U325/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U325/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U325/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U325/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U326/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U326/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U326/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U326/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U326/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U326/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U326/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U326/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U326/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U326/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U261/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U261/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U261/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U261/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U261/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U261/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U261/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U261/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U261/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U261/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U262/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U262/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U262/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U262/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U262/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U262/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U262/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U262/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U262/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U262/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U333/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U333/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U333/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U333/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U333/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U333/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U333/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U333/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U333/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U333/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U334/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U334/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U334/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U334/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U334/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U334/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U334/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U334/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U334/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U334/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U313/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U313/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U313/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U313/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U313/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U313/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U313/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U313/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U313/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U313/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U314/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U314/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U314/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U314/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U314/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U314/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U314/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U314/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U314/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U314/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U249/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U249/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U249/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U249/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U249/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U249/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U249/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U249/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U249/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U249/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U250/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U250/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U250/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U250/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U250/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U250/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U250/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U250/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U250/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U250/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U351/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U351/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U351/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U351/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U351/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U351/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U351/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U351/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U351/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U351/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U352/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U352/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U352/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U352/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U352/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U352/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U352/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U352/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U352/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U352/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U287/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U287/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U287/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U287/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U287/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U287/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U287/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U287/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U287/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U287/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U288/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U288/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U288/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U288/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U288/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U288/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U288/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U288/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U288/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U288/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_8ns_8ns_16_1_1_U223/top_mul_8ns_8ns_16_1_1_Multiplier_2_U/p, operation Mode is: A*B.
DSP Report: operator mul_8ns_8ns_16_1_1_U223/top_mul_8ns_8ns_16_1_1_Multiplier_2_U/p is absorbed into DSP mul_8ns_8ns_16_1_1_U223/top_mul_8ns_8ns_16_1_1_Multiplier_2_U/p.
DSP Report: Generating DSP mul_mul_8ns_16ns_20_4_1_U226/top_mul_mul_8ns_16ns_20_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_8ns_16ns_20_4_1_U226/top_mul_mul_8ns_16ns_20_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP mul_mul_8ns_16ns_20_4_1_U226/top_mul_mul_8ns_16ns_20_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mul_mul_8ns_16ns_20_4_1_U226/top_mul_mul_8ns_16ns_20_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP mul_mul_8ns_16ns_20_4_1_U226/top_mul_mul_8ns_16ns_20_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mul_mul_8ns_16ns_20_4_1_U226/top_mul_mul_8ns_16ns_20_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mul_mul_8ns_16ns_20_4_1_U226/top_mul_mul_8ns_16ns_20_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mul_mul_8ns_16ns_20_4_1_U226/top_mul_mul_8ns_16ns_20_4_1_DSP48_8_U/p_reg_tmp_reg is absorbed into DSP mul_mul_8ns_16ns_20_4_1_U226/top_mul_mul_8ns_16ns_20_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator mul_mul_8ns_16ns_20_4_1_U226/top_mul_mul_8ns_16ns_20_4_1_DSP48_8_U/p_reg_tmp0 is absorbed into DSP mul_mul_8ns_16ns_20_4_1_U226/top_mul_mul_8ns_16ns_20_4_1_DSP48_8_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U311/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U311/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U311/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U311/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U311/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U311/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U311/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U311/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U311/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U311/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U312/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U312/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U312/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U312/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U312/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U312/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U312/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U312/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U312/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U312/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U247/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U247/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U247/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U247/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U247/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U247/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U247/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U247/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U247/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U247/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U248/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U248/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U248/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U248/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U248/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U248/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U248/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U248/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U248/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U248/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U347/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U347/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U347/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U347/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U347/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U347/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U347/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U347/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U347/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U347/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U348/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U348/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U348/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U348/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U348/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U348/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U348/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U348/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U348/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U348/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U283/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U283/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U283/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U283/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U283/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U283/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U283/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U283/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U283/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U283/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U284/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U284/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U284/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U284/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U284/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U284/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U284/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U284/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U284/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U284/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U309/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U309/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U309/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U309/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U309/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U309/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U309/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U309/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U309/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U309/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U310/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U310/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U310/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U310/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U310/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U310/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U310/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U310/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U310/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U310/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U245/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U245/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U245/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U245/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U245/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U245/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U245/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U245/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U245/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U245/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U246/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U246/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U246/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U246/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U246/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U246/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U246/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U246/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U246/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U246/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U307/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U307/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U307/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U307/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U307/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U307/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U307/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U307/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U307/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U307/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U308/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U308/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U308/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U308/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U308/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U308/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U308/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U308/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U308/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U308/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U243/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U243/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U243/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U243/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U243/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U243/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U243/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U243/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U243/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U243/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U244/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U244/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U244/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U244/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U244/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U244/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U244/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U244/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U244/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U244/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U305/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U305/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U305/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U303/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U305/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U305/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U305/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U305/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U305/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U305/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U305/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U306/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U306/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U306/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U306/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U306/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U306/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U306/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U306/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U306/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U306/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U241/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U241/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U241/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U241/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U241/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U241/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U241/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U241/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U241/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U241/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U242/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U242/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U242/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U240/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U242/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U242/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U242/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U242/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U242/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U242/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U242/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U300/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U299/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U298/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U297/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U296/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U295/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U294/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U293/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U236/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U238/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U235/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U237/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U232/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U238/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U231/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U237/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U230/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U238/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U229/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U237/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U295/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U295/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U295/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U295/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U295/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U295/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U295/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U295/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U295/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U295/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U296/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U296/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U296/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U296/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U296/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U296/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U296/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U296/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U296/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U296/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U231/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U237/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U231/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U231/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U231/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U231/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U231/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U231/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U231/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U231/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U231/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U232/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U238/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U232/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U232/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U232/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U232/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U232/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U232/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U232/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U232/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U232/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U293/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U293/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U293/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U293/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U293/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U293/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U293/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U293/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U293/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U293/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U294/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U294/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U294/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U294/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U294/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U294/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U294/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U294/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U294/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U294/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U229/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U237/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U229/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U229/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U229/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U229/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U229/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U229/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U229/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U229/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U229/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U230/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U238/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U230/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U230/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U230/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U230/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U230/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U230/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U230/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U230/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U230/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U297/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U297/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U297/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U297/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U297/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U297/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U297/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U297/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U297/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U297/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U298/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U298/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U298/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U298/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U298/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U298/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U298/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U298/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U298/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U298/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U299/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U299/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U299/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U299/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U299/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U299/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U299/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U299/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U299/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U299/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U300/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U300/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U300/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U300/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U300/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U300/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U300/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U300/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U300/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U300/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U235/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U235/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U235/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U237/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U235/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U235/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U235/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U235/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U235/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U235/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U235/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U236/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U236/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U236/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U238/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U236/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U236/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U236/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U236/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U236/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U236/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U236/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U301/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U302/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U237/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U237/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U237/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U237/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U237/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U237/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U237/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U237/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U237/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U237/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U237/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U238/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U238/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U238/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U238/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U238/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U238/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U238/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U238/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U238/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U238/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U238/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U350/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U349/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U346/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U345/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U342/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U341/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U338/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U337/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U336/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U335/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U286/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U285/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U282/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U281/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U278/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U277/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U274/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U273/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U272/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U271/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U335/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U335/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U335/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U335/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U335/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U335/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U335/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U335/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U335/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U335/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U336/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U336/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U336/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U336/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U336/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U336/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U336/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U336/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U336/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U336/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U271/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U271/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U271/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U271/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U271/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U271/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U271/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U271/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U271/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U271/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U272/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U272/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U272/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U272/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U272/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U272/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U272/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U272/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U272/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U272/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U337/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U337/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U337/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U337/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U337/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U337/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U337/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U337/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U337/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U337/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U338/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U338/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U338/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U338/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U338/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U338/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U338/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U338/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U338/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U338/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U273/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U273/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U273/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U273/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U273/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U273/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U273/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U273/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U273/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U273/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U274/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U274/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U274/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U274/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U274/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U274/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U274/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U274/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U274/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U274/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U341/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U341/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U341/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U341/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U341/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U341/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U341/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U341/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U341/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U341/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U342/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U342/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U342/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U342/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U342/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U342/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U342/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U342/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U342/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U342/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U277/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U277/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U277/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U277/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U277/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U277/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U277/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U277/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U277/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U277/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U278/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U278/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U278/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U278/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U278/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U278/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U278/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U278/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U278/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U278/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U345/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U345/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U345/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U345/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U345/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U345/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U345/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U345/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U345/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U345/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U346/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U346/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U346/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U346/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U346/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U346/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U346/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U346/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U346/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U346/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U281/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U281/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U281/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U281/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U281/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U281/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U281/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U281/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U281/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U281/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U282/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U282/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U282/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U282/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U282/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U282/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U282/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U282/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U282/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U282/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U349/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U349/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U349/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U349/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U349/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U349/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U349/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U349/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U349/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U349/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U350/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U350/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U350/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U350/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U350/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U350/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U350/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U350/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U350/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U350/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U285/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U285/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U285/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U285/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U285/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U285/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U285/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U285/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U285/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U285/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U286/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U286/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U286/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U286/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U286/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U286/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U286/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U286/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U286/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U286/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U355/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U356/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U291/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U292/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U340/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U339/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U332/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U331/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U330/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U329/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U328/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U327/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U320/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U319/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U318/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U317/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U316/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U315/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U276/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U275/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U270/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U269/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U268/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U267/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U266/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U265/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U264/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U263/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg[15:0]' [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U319/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U319/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U319/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U319/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U319/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U319/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U319/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U319/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U319/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U319/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U320/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U320/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U320/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U320/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U320/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U320/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U320/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U320/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U320/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U320/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U255/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U255/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U255/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U255/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U255/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U255/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U255/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U255/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U255/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U255/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U256/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U256/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U256/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U256/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U256/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U256/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U256/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U256/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U256/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U256/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U257/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U257/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U257/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U257/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U257/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U257/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U257/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U257/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U257/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U257/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U258/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U258/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U258/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U258/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U258/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U258/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U258/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U258/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U258/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U258/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U259/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U259/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U259/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U259/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U259/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U259/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U259/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U259/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U259/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U259/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U260/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U260/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U260/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U260/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U260/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U260/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U260/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U260/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U260/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U260/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U317/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U317/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U317/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U317/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U317/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U317/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U317/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U317/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U317/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U317/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U318/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U318/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U318/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U318/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U318/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U318/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U318/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U318/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U318/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U318/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U253/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U253/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U253/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U253/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U253/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U253/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U253/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U253/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U253/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U253/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U254/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U254/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U254/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U254/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U254/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U254/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U254/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U254/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U254/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U254/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U327/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U327/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U327/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U327/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U327/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U327/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U327/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U327/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U327/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U327/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U328/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U328/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U328/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U328/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U328/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U328/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U328/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U328/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U328/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U328/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U263/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U263/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U263/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U263/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U263/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U263/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U263/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U263/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U263/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U263/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U264/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U264/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U264/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U264/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U264/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U264/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U264/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U264/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U264/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U264/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U329/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U329/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U329/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U329/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U329/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U329/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U329/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U329/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U329/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U329/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U330/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U330/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U330/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U330/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U330/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U330/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U330/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U330/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U330/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U330/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U265/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U265/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U265/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U265/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U265/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U265/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U265/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U265/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U265/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U265/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U266/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U266/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U266/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U266/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U266/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U266/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U266/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U266/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U266/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U266/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U331/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U331/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U331/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U331/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U331/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U331/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U331/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U331/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U331/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U331/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U332/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U332/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U332/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U332/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U332/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U332/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U332/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U332/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U332/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U332/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U267/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U267/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U267/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U267/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U267/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U267/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U267/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U267/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U267/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U267/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U268/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U268/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U268/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U268/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U268/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U268/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U268/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U268/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U268/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U268/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U315/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U315/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U315/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U315/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U315/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U315/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U315/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U315/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U315/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U315/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U316/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U316/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U316/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U316/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U316/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U316/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U316/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U316/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U316/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U316/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U251/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U251/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U251/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U251/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U251/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U251/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U251/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U251/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U251/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U251/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U252/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U252/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U252/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U252/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U252/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U252/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U252/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U252/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U252/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U252/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U269/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U269/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U269/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U269/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U269/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U269/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U269/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U269/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U269/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U269/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U270/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U270/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U270/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U270/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U270/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U270/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U270/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U270/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U270/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U270/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U233/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U233/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U233/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U233/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U233/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U233/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U233/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U233/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U233/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U233/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U234/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U234/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U234/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U234/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U234/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U234/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U234/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U234/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U234/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U234/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U339/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U339/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U339/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U339/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U339/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U339/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U339/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U339/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U339/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U339/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U340/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U340/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U340/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U340/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U340/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U340/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U340/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U340/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U340/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U340/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U275/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U275/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U275/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U275/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U275/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U275/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U275/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U275/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U275/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U275/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U276/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U276/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U276/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U276/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U276/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U276/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U276/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U276/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U276/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U276/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U343/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U344/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U279/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U280/top_mul_mul_16s_16s_32_4_1_DSP48_11_U/p_reg_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv15_i_i_reg_7230_reg[8] )
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_16ns_8ns_8ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_16ns_8ns_8ns_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '24' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_16ns_8ns_8ns_24_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16ns_31ns_31_4_1_U35/top_mac_muladd_16s_16ns_31ns_31_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '31' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_16s_16ns_31ns_31_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16ns_31ns_31_4_1_U35/top_mac_muladd_16s_16ns_31ns_31_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '31' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_16s_16ns_31ns_31_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mul_sub_8ns_16s_8ns_16_4_1_U34/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_mul_sub_8ns_16s_8ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mul_sub_8ns_16s_8ns_16_4_1_U33/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_mul_sub_8ns_16s_8ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mul_sub_8ns_16s_8ns_16_4_1_U34/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_mul_sub_8ns_16s_8ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mul_sub_8ns_16s_8ns_16_4_1_U33/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_mul_sub_8ns_16s_8ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mul_sub_8ns_16s_8ns_16_4_1_U33/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_mul_sub_8ns_16s_8ns_16_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mul_sub_8ns_16s_8ns_16_4_1_U33/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_mul_sub_8ns_16s_8ns_16_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mul_sub_8ns_16s_8ns_16_4_1_U34/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_mul_sub_8ns_16s_8ns_16_4_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mul_16ns_31s_31_2_1.v:17]
DSP Report: Generating DSP mac_mul_sub_8ns_16s_8ns_16_4_1_U34/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (-C+(A2*B2)'+1-1)'.
DSP Report: register mac_mul_sub_8ns_16s_8ns_16_4_1_U34/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_mul_sub_8ns_16s_8ns_16_4_1_U34/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_mul_sub_8ns_16s_8ns_16_4_1_U33/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_mul_sub_8ns_16s_8ns_16_4_1_U34/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_mul_sub_8ns_16s_8ns_16_4_1_U34/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_mul_sub_8ns_16s_8ns_16_4_1_U34/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_mul_sub_8ns_16s_8ns_16_4_1_U34/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_mul_sub_8ns_16s_8ns_16_4_1_U34/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_mul_sub_8ns_16s_8ns_16_4_1_U34/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p is absorbed into DSP mac_mul_sub_8ns_16s_8ns_16_4_1_U34/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_mul_sub_8ns_16s_8ns_16_4_1_U34/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/m is absorbed into DSP mac_mul_sub_8ns_16s_8ns_16_4_1_U34/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mac_mul_sub_8ns_16s_8ns_16_4_1_U33/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (-C+(A2*B2)'+1-1)'.
DSP Report: register mac_mul_sub_8ns_16s_8ns_16_4_1_U33/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_mul_sub_8ns_16s_8ns_16_4_1_U33/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_mul_sub_8ns_16s_8ns_16_4_1_U33/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_mul_sub_8ns_16s_8ns_16_4_1_U33/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_mul_sub_8ns_16s_8ns_16_4_1_U33/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_mul_sub_8ns_16s_8ns_16_4_1_U33/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_mul_sub_8ns_16s_8ns_16_4_1_U33/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_mul_sub_8ns_16s_8ns_16_4_1_U33/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_mul_sub_8ns_16s_8ns_16_4_1_U33/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p is absorbed into DSP mac_mul_sub_8ns_16s_8ns_16_4_1_U33/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_mul_sub_8ns_16s_8ns_16_4_1_U33/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/m is absorbed into DSP mac_mul_sub_8ns_16s_8ns_16_4_1_U33/top_mac_mul_sub_8ns_16s_8ns_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16ns_31ns_31_4_1_U35/top_mac_muladd_16s_16ns_31ns_31_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16ns_31ns_31_4_1_U35/top_mac_muladd_16s_16ns_31ns_31_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16ns_31ns_31_4_1_U35/top_mac_muladd_16s_16ns_31ns_31_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16ns_31ns_31_4_1_U35/top_mac_muladd_16s_16ns_31ns_31_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16ns_31ns_31_4_1_U35/top_mac_muladd_16s_16ns_31ns_31_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16ns_31ns_31_4_1_U35/top_mac_muladd_16s_16ns_31ns_31_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16ns_31ns_31_4_1_U35/top_mac_muladd_16s_16ns_31ns_31_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16ns_31ns_31_4_1_U35/top_mac_muladd_16s_16ns_31ns_31_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16ns_31ns_31_4_1_U35/top_mac_muladd_16s_16ns_31ns_31_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16ns_31ns_31_4_1_U35/top_mac_muladd_16s_16ns_31ns_31_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_16ns_31ns_31_4_1_U35/top_mac_muladd_16s_16ns_31ns_31_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16ns_31ns_31_4_1_U35/top_mac_muladd_16s_16ns_31ns_31_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_16ns_31ns_31_4_1_U35/top_mac_muladd_16s_16ns_31ns_31_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_load_pp0_fu_279/mul_mul_24ns_16ns_31_4_1_U2/top_mul_mul_24ns_16ns_31_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_load_pp0_fu_279/mul_mul_24ns_16ns_31_4_1_U2/top_mul_mul_24ns_16ns_31_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_load_pp0_fu_279/mul_mul_24ns_16ns_31_4_1_U2/top_mul_mul_24ns_16ns_31_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_load_pp0_fu_279/mul_mul_24ns_16ns_31_4_1_U2/top_mul_mul_24ns_16ns_31_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_load_pp0_fu_279/mul_mul_24ns_16ns_31_4_1_U2/top_mul_mul_24ns_16ns_31_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_load_pp0_fu_279/mul_mul_24ns_16ns_31_4_1_U2/top_mul_mul_24ns_16ns_31_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_load_pp0_fu_279/mul_mul_24ns_16ns_31_4_1_U2/top_mul_mul_24ns_16ns_31_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_load_pp0_fu_279/mul_mul_24ns_16ns_31_4_1_U2/top_mul_mul_24ns_16ns_31_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_load_pp0_fu_279/mul_mul_24ns_16ns_31_4_1_U2/top_mul_mul_24ns_16ns_31_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_load_pp0_fu_279/mul_mul_24ns_16ns_31_4_1_U2/top_mul_mul_24ns_16ns_31_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_load_pp0_fu_279/mul_mul_24ns_16ns_31_4_1_U2/top_mul_mul_24ns_16ns_31_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_load_pp1_fu_297/add_ln46_reg_411_reg, operation Mode is: (C'+(A2*(B:0x51))')'.
DSP Report: register grp_load_pp1_fu_297/add_ln46_reg_411_reg is absorbed into DSP grp_load_pp1_fu_297/add_ln46_reg_411_reg.
DSP Report: register grp_load_pp1_fu_297/ww_reg_201_reg is absorbed into DSP grp_load_pp1_fu_297/add_ln46_reg_411_reg.
DSP Report: register grp_load_pp1_fu_297/add_ln46_reg_411_reg is absorbed into DSP grp_load_pp1_fu_297/add_ln46_reg_411_reg.
DSP Report: register grp_load_pp1_fu_297/mul_ln46_reg_387_reg is absorbed into DSP grp_load_pp1_fu_297/add_ln46_reg_411_reg.
DSP Report: operator grp_load_pp1_fu_297/add_ln46_fu_340_p2 is absorbed into DSP grp_load_pp1_fu_297/add_ln46_reg_411_reg.
DSP Report: operator grp_load_pp1_fu_297/mul_8ns_8ns_13_1_1_U14/top_mul_8ns_8ns_13_1_1_Multiplier_0_U/p is absorbed into DSP grp_load_pp1_fu_297/add_ln46_reg_411_reg.
DSP Report: Generating DSP add_ln71_reg_613_reg, operation Mode is: (A*B+1)'.
DSP Report: register add_ln71_reg_613_reg is absorbed into DSP add_ln71_reg_613_reg.
DSP Report: operator add_ln71_fu_396_p2 is absorbed into DSP add_ln71_reg_613_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U32/top_mul_8ns_8ns_16_1_1_Multiplier_2_U/p is absorbed into DSP add_ln71_reg_613_reg.
DSP Report: Generating DSP loop_cnts_reg_608_reg, operation Mode is: (A*B)'.
DSP Report: register loop_cnts_reg_608_reg is absorbed into DSP loop_cnts_reg_608_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U32/top_mul_8ns_8ns_16_1_1_Multiplier_2_U/p is absorbed into DSP loop_cnts_reg_608_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_7ns_8ns_9ns_13_4_1_U64/top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '44' to '13' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_7ns_8ns_9ns_13_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_7ns_8ns_9ns_13_4_1_U64/top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '43' to '13' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_7ns_8ns_9ns_13_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_7ns_8ns_9ns_13_4_1_U64/top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6_U/a_reg_reg' and it is trimmed from '25' to '13' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_7ns_8ns_9ns_13_4_1.v:30]
DSP Report: Generating DSP mac_muladd_7ns_8ns_9ns_13_4_1_U64/top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x51)')')'.
DSP Report: register mac_muladd_7ns_8ns_9ns_13_4_1_U64/top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP mac_muladd_7ns_8ns_9ns_13_4_1_U64/top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_7ns_8ns_9ns_13_4_1_U64/top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP mac_muladd_7ns_8ns_9ns_13_4_1_U64/top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_7ns_8ns_9ns_13_4_1_U64/top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_7ns_8ns_9ns_13_4_1_U64/top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_7ns_8ns_9ns_13_4_1_U64/top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_7ns_8ns_9ns_13_4_1_U64/top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_7ns_8ns_9ns_13_4_1_U64/top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_7ns_8ns_9ns_13_4_1_U64/top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_7ns_8ns_9ns_13_4_1_U64/top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_7ns_8ns_9ns_13_4_1_U64/top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_7ns_8ns_9ns_13_4_1_U64/top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_7ns_8ns_9ns_13_4_1_U64/top_mac_muladd_7ns_8ns_9ns_13_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mul_8ns_8ns_16_1_1_U61/top_mul_8ns_8ns_16_1_1_Multiplier_2_U/p, operation Mode is: A*B.
DSP Report: operator mul_8ns_8ns_16_1_1_U61/top_mul_8ns_8ns_16_1_1_Multiplier_2_U/p is absorbed into DSP mul_8ns_8ns_16_1_1_U61/top_mul_8ns_8ns_16_1_1_Multiplier_2_U/p.
DSP Report: Generating DSP mul_mul_8ns_16ns_24_4_1_U62/top_mul_mul_8ns_16ns_24_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_8ns_16ns_24_4_1_U62/top_mul_mul_8ns_16ns_24_4_1_DSP48_4_U/a_reg_reg is absorbed into DSP mul_mul_8ns_16ns_24_4_1_U62/top_mul_mul_8ns_16ns_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mul_mul_8ns_16ns_24_4_1_U62/top_mul_mul_8ns_16ns_24_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mul_mul_8ns_16ns_24_4_1_U62/top_mul_mul_8ns_16ns_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mul_mul_8ns_16ns_24_4_1_U62/top_mul_mul_8ns_16ns_24_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mul_mul_8ns_16ns_24_4_1_U62/top_mul_mul_8ns_16ns_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mul_mul_8ns_16ns_24_4_1_U62/top_mul_mul_8ns_16ns_24_4_1_DSP48_4_U/p_reg_tmp_reg is absorbed into DSP mul_mul_8ns_16ns_24_4_1_U62/top_mul_mul_8ns_16ns_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mul_mul_8ns_16ns_24_4_1_U62/top_mul_mul_8ns_16ns_24_4_1_DSP48_4_U/p_reg_tmp0 is absorbed into DSP mul_mul_8ns_16ns_24_4_1_U62/top_mul_mul_8ns_16ns_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_8ns_24ns_32_4_1_U63/top_mul_mul_8ns_24ns_32_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_8ns_24ns_32_4_1_U63/top_mul_mul_8ns_24ns_32_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP mul_mul_8ns_24ns_32_4_1_U63/top_mul_mul_8ns_24ns_32_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24ns_32_4_1_U63/top_mul_mul_8ns_24ns_32_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mul_mul_8ns_24ns_32_4_1_U63/top_mul_mul_8ns_24ns_32_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24ns_32_4_1_U63/top_mul_mul_8ns_24ns_32_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mul_mul_8ns_24ns_32_4_1_U63/top_mul_mul_8ns_24ns_32_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24ns_32_4_1_U63/top_mul_mul_8ns_24ns_32_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP mul_mul_8ns_24ns_32_4_1_U63/top_mul_mul_8ns_24ns_32_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mul_mul_8ns_24ns_32_4_1_U63/top_mul_mul_8ns_24ns_32_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP mul_mul_8ns_24ns_32_4_1_U63/top_mul_mul_8ns_24ns_32_4_1_DSP48_5_U/p_reg_reg.
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP mul_mul_16ns_8ns_24_4_1_U82/top_mul_mul_16ns_8ns_24_4_1_DSP48_7_U/a_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register mul_mul_16ns_8ns_24_4_1_U82/top_mul_mul_16ns_8ns_24_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16ns_8ns_24_4_1_U82/top_mul_mul_16ns_8ns_24_4_1_DSP48_7_U/a_reg_reg.
DSP Report: register mul_mul_16ns_8ns_24_4_1_U82/top_mul_mul_16ns_8ns_24_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16ns_8ns_24_4_1_U82/top_mul_mul_16ns_8ns_24_4_1_DSP48_7_U/a_reg_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U81/top_mul_8ns_8ns_16_1_1_Multiplier_2_U/p is absorbed into DSP mul_mul_16ns_8ns_24_4_1_U82/top_mul_mul_16ns_8ns_24_4_1_DSP48_7_U/a_reg_reg.
DSP Report: Generating DSP mul_mul_16ns_8ns_24_4_1_U82/top_mul_mul_16ns_8ns_24_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A*B2)'.
DSP Report: register mul_mul_16ns_8ns_24_4_1_U82/top_mul_mul_16ns_8ns_24_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16ns_8ns_24_4_1_U82/top_mul_mul_16ns_8ns_24_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16ns_8ns_24_4_1_U82/top_mul_mul_16ns_8ns_24_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16ns_8ns_24_4_1_U82/top_mul_mul_16ns_8ns_24_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16ns_8ns_24_4_1_U82/top_mul_mul_16ns_8ns_24_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_8ns_24_4_1_U82/top_mul_mul_16ns_8ns_24_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_8ns_24_4_1_U82/top_mul_mul_16ns_8ns_24_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_8ns_24_4_1_U82/top_mul_mul_16ns_8ns_24_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16ns_16ns_31_4_1_U570/top_mul_mul_16ns_16ns_31_4_1_DSP48_12_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16ns_16ns_31_4_1_U570/top_mul_mul_16ns_16ns_31_4_1_DSP48_12_U/b_reg_reg is absorbed into DSP mul_mul_16ns_16ns_31_4_1_U570/top_mul_mul_16ns_16ns_31_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16ns_31_4_1_U570/top_mul_mul_16ns_16ns_31_4_1_DSP48_12_U/a_reg_reg is absorbed into DSP mul_mul_16ns_16ns_31_4_1_U570/top_mul_mul_16ns_16ns_31_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16ns_31_4_1_U570/top_mul_mul_16ns_16ns_31_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP mul_mul_16ns_16ns_31_4_1_U570/top_mul_mul_16ns_16ns_31_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16ns_31_4_1_U570/top_mul_mul_16ns_16ns_31_4_1_DSP48_12_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_16ns_31_4_1_U570/top_mul_mul_16ns_16ns_31_4_1_DSP48_12_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_16ns_31_4_1_U570/top_mul_mul_16ns_16ns_31_4_1_DSP48_12_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_16ns_31_4_1_U570/top_mul_mul_16ns_16ns_31_4_1_DSP48_12_U/p_reg_reg.
WARNING: [Synth 8-7129] Port m_axi_weights_AWREADY in module top_load_weights is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_weights_WREADY in module top_load_weights is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_weights_RLAST in module top_load_weights is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_weights_RID[0] in module top_load_weights is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_weights_RUSER[0] in module top_load_weights is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_weights_RRESP[1] in module top_load_weights is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_weights_RRESP[0] in module top_load_weights is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_weights_BVALID in module top_load_weights is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_weights_BRESP[1] in module top_load_weights is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_weights_BRESP[0] in module top_load_weights is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_weights_BID[0] in module top_load_weights is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_weights_BUSER[0] in module top_load_weights is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ifm_AWREADY in module top_load_inputs is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ifm_WREADY in module top_load_inputs is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ifm_RLAST in module top_load_inputs is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ifm_RID[0] in module top_load_inputs is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ifm_RUSER[0] in module top_load_inputs is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ifm_RRESP[1] in module top_load_inputs is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ifm_RRESP[0] in module top_load_inputs is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ifm_BVALID in module top_load_inputs is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ifm_BRESP[1] in module top_load_inputs is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ifm_BRESP[0] in module top_load_inputs is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ifm_BID[0] in module top_load_inputs is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ifm_BUSER[0] in module top_load_inputs is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/tmp_4_reg_2944_reg[0]' (FD) to 'grp_load_weights_fu_1739/tmp_4_reg_2944_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/tmp_4_reg_2944_reg[1]' (FD) to 'grp_load_weights_fu_1739/tmp_4_reg_2944_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/tmp_4_reg_2944_reg[2]' (FD) to 'grp_load_weights_fu_1739/tmp_4_reg_2944_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/tmp_4_reg_2944_reg[3]' (FD) to 'grp_load_weights_fu_1739/tmp_4_reg_2944_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/tmp_4_reg_2944_reg[4]' (FD) to 'grp_load_weights_fu_1739/tmp_4_reg_2944_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/tmp_4_reg_2944_reg[5]' (FD) to 'grp_load_weights_fu_1739/tmp_4_reg_2944_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/tmp_4_reg_2944_reg[6]' (FD) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[24]'
INFO: [Synth 8-3886] merging instance 'I_CH_cast_reg_2605_reg[8]' (FD) to 'ifm_ch_cast_reg_2600_reg[16]'
INFO: [Synth 8-3886] merging instance 'I_CH_cast_reg_2605_reg[9]' (FD) to 'ifm_ch_cast_reg_2600_reg[16]'
INFO: [Synth 8-3886] merging instance 'I_CH_cast_reg_2605_reg[10]' (FD) to 'ifm_ch_cast_reg_2600_reg[16]'
INFO: [Synth 8-3886] merging instance 'I_CH_cast_reg_2605_reg[11]' (FD) to 'ifm_ch_cast_reg_2600_reg[16]'
INFO: [Synth 8-3886] merging instance 'I_CH_cast_reg_2605_reg[12]' (FD) to 'ifm_ch_cast_reg_2600_reg[16]'
INFO: [Synth 8-3886] merging instance 'I_CH_cast_reg_2605_reg[13]' (FD) to 'ifm_ch_cast_reg_2600_reg[16]'
INFO: [Synth 8-3886] merging instance 'I_CH_cast_reg_2605_reg[14]' (FD) to 'ifm_ch_cast_reg_2600_reg[16]'
INFO: [Synth 8-3886] merging instance 'I_CH_cast_reg_2605_reg[15]' (FD) to 'ifm_ch_cast_reg_2600_reg[16]'
INFO: [Synth 8-3886] merging instance 'ifm_ch_cast_reg_2600_reg[16]' (FD) to 'conv351_reg_2620_reg[8]'
INFO: [Synth 8-3886] merging instance 'I_CH_cast_reg_2605_reg[16]' (FD) to 'conv351_reg_2620_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg__8' (FDRE) to 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg__7'
INFO: [Synth 8-3886] merging instance 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg__7' (FDRE) to 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg__6'
INFO: [Synth 8-3886] merging instance 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg__6' (FDRE) to 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg__5'
INFO: [Synth 8-3886] merging instance 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg__5' (FDRE) to 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg__4'
INFO: [Synth 8-3886] merging instance 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg__4' (FDRE) to 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg__3'
INFO: [Synth 8-3886] merging instance 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg__3' (FDRE) to 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg__2'
INFO: [Synth 8-3886] merging instance 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg__2' (FDRE) to 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg__1'
INFO: [Synth 8-3886] merging instance 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg__1' (FDRE) to 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg__0'
INFO: [Synth 8-3886] merging instance 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg__0' (FDRE) to 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_inputs_fu_1663/\grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_inputs_fu_1663/\grp_load_pp1_fu_297/zext_ln46_reg_382_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_inputs_fu_1663/\grp_load_pp1_fu_297/add_ln46_reg_411_reg )
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[0]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[1]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[2]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv351_reg_2620_reg[8]' (FD) to 'conv351_reg_2620_reg[9]'
INFO: [Synth 8-3886] merging instance 'conv351_reg_2620_reg[9]' (FD) to 'conv351_reg_2620_reg[10]'
INFO: [Synth 8-3886] merging instance 'conv351_reg_2620_reg[10]' (FD) to 'conv351_reg_2620_reg[11]'
INFO: [Synth 8-3886] merging instance 'conv351_reg_2620_reg[11]' (FD) to 'conv351_reg_2620_reg[12]'
INFO: [Synth 8-3886] merging instance 'conv351_reg_2620_reg[12]' (FD) to 'conv351_reg_2620_reg[13]'
INFO: [Synth 8-3886] merging instance 'conv351_reg_2620_reg[13]' (FD) to 'conv351_reg_2620_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv351_reg_2620_reg[14]' (FD) to 'conv351_reg_2620_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv351_reg_2620_reg[15] )
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[3]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[4]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[5]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[6]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[7]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[8]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[9]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[10]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[11]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[12]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[13]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[14]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[15]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[16]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[17]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[18]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[19]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[20]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[21]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[22]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/cp_num_reg_2901_reg[23]' (FDE) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[24]' (FD) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[25]' (FD) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[26]' (FD) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[27]' (FD) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[28]' (FD) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[29]' (FD) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[30]' (FD) to 'grp_load_weights_fu_1739/zext_ln104_2_reg_2906_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_weights_fu_1739/\zext_ln104_2_reg_2906_reg[31] )
INFO: [Synth 8-3886] merging instance 'grp_load_weights_fu_1739/weights_addr_reg_2915_reg[30]' (FDE) to 'grp_load_weights_fu_1739/weights_addr_reg_2915_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/ifm_addr_reg_289_reg[30]' (FDE) to 'grp_load_inputs_fu_1663/grp_load_pp0_fu_279/ifm_addr_reg_289_reg[31]'
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[47]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[46]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[45]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[44]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[43]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[42]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[41]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[40]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[39]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[38]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[37]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[36]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[35]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[34]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[33]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[32]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[31]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[30]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[29]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[28]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[27]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[26]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[25]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[24]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[23]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[22]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[21]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[20]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[19]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[18]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg[17]) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (grp_load_pp0_fu_279/mac_muladd_16ns_8ns_8ns_24_4_1_U1/top_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_0_U/p_reg_reg) is unused and will be removed from module top_load_inputs.
WARNING: [Synth 8-3332] Sequential element (grp_load_pp1_fu_297/add_ln46_reg_411_reg) is unused and will be removed from module top_load_inputs.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_weights_fu_1739/\K2_reg_2879_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_weights_fu_1739/\tmp_4_reg_2944_reg[8] )
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
DSP Report: Generating DSP bound68_reg_3093_reg, operation Mode is: (A*B)'.
DSP Report: register bound68_reg_3093_reg is absorbed into DSP bound68_reg_3093_reg.
DSP Report: operator mul_6ns_9ns_15_1_1_U698/top_mul_6ns_9ns_15_1_1_Multiplier_6_U/p is absorbed into DSP bound68_reg_3093_reg.
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tvalid in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[31] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[30] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[29] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[28] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[27] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[26] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[25] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[24] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[23] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[22] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[21] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[20] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[19] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[18] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[17] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[16] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[15] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[14] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[13] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[12] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[11] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[10] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[9] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[8] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[7] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[6] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[5] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[4] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[3] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[2] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[1] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[0] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_11_viv__parameterized5__1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'trunc_ln275_reg_3120_reg[2]' (FDE) to 'or_ln275_1_reg_3126_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln275_reg_3120_reg[3]' (FDE) to 'or_ln275_1_reg_3126_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln275_reg_3120_reg[4]' (FDE) to 'or_ln275_1_reg_3126_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln275_reg_3120_reg[0]' (FDE) to 'or_ln275_1_reg_3126_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln275_2_reg_3336_reg[2]' (FDE) to 'or_ln275_reg_3332_reg[2]'
INFO: [Synth 8-3886] merging instance 'or_ln275_2_reg_3336_reg[3]' (FDE) to 'or_ln275_reg_3332_reg[3]'
INFO: [Synth 8-3886] merging instance 'or_ln275_2_reg_3336_reg[4]' (FDE) to 'or_ln275_reg_3332_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\or_ln275_1_reg_3126_pp1_iter1_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'or_ln275_reg_3332_reg[2]' (FDE) to 'trunc_ln275_reg_3120_pp1_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'or_ln275_reg_3332_reg[3]' (FDE) to 'trunc_ln275_reg_3120_pp1_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'or_ln275_reg_3332_reg[4]' (FDE) to 'trunc_ln275_reg_3120_pp1_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'or_ln275_reg_3332_reg[1]' (FDE) to 'trunc_ln275_reg_3120_pp1_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[14]' (FDE) to 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[0]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[13]' (FDE) to 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[0]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[12]' (FDE) to 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[0]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[11]' (FDE) to 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[0]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[10]' (FDE) to 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[0]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[9]' (FDE) to 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[0]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[8]' (FDE) to 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[0]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[7]' (FDE) to 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[0]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[6]' (FDE) to 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[0]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[5]' (FDE) to 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[0]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[4]' (FDE) to 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[0]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[3]' (FDE) to 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[0]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[2]' (FDE) to 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[0]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[1]' (FDE) to 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[0]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[0]' (FDE) to 'ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp1_iter2_phi_ln275_1_reg_1189_reg[15] )
INFO: [Synth 8-3886] merging instance 'trunc_ln275_reg_3120_pp1_iter1_reg_reg[2]' (FDE) to 'or_ln275_1_reg_3126_pp1_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln275_reg_3120_pp1_iter1_reg_reg[3]' (FDE) to 'or_ln275_1_reg_3126_pp1_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln275_reg_3120_pp1_iter1_reg_reg[4]' (FDE) to 'or_ln275_1_reg_3126_pp1_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln275_reg_3120_pp1_iter1_reg_reg[0]' (FDE) to 'or_ln275_1_reg_3126_pp1_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U692/din0_buf1_reg[30]' (FDE) to 'sitofp_32s_32_6_no_dsp_1_U692/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U692/din0_buf1_reg[29]' (FDE) to 'sitofp_32s_32_6_no_dsp_1_U692/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U692/din0_buf1_reg[28]' (FDE) to 'sitofp_32s_32_6_no_dsp_1_U692/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U692/din0_buf1_reg[27]' (FDE) to 'sitofp_32s_32_6_no_dsp_1_U692/din0_buf1_reg[26]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sitofp_32s_32_6_no_dsp_1_U692/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sitofp_32s_32_6_no_dsp_1_U691/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sitofp_32s_32_6_no_dsp_1_U690/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sitofp_32ns_32_6_no_dsp_1_U689/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U684/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U683/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U682/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U681/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bound_reg_3088_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bound_reg_3088_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bound_reg_3088_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bound_reg_3088_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\or_ln275_2_reg_3336_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\or_ln275_2_reg_3336_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\or_ln275_1_reg_3126_pp1_iter49_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\or_ln275_reg_3332_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U680/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U679/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U678/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U677/ce_r_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln275_1_reg_3126_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln275_1_reg_3126_pp1_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter2_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter3_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter4_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter5_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter6_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter7_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter8_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter9_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter10_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter11_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter12_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter13_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter14_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter15_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter16_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter17_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter18_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter19_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter20_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter21_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter22_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter23_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter24_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter25_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter26_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter27_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter28_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter29_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter30_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter31_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter32_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter33_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter34_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter35_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter36_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter37_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter38_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter39_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter40_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter41_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter42_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter43_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter44_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter45_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln275_reg_3120_pp1_iter46_reg_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '2' to '1' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '2' to '1' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '2' to '1' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '2' to '1' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_9s_8ns_8ns_17_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_9s_8ns_8ns_17_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_9s_8ns_8ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_9s_8ns_8ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_9s_8ns_8ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_9s_8ns_8ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ipshared/b2ac/hdl/verilog/top_mac_muladd_9s_8ns_8ns_17_4_1.v:30]
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/m_reg_reg is absorbed into DSP mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p is absorbed into DSP mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/m is absorbed into DSP mac_muladd_9s_8ns_8ns_17_4_1_U849/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/m_reg_reg is absorbed into DSP mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p is absorbed into DSP mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/m is absorbed into DSP mac_muladd_9s_8ns_8ns_17_4_1_U850/top_mac_muladd_9s_8ns_8ns_17_4_1_DSP48_14_U/p_reg_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module top_ctrl_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module top_ctrl_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module top_ifm_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module top_ifm_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module top_ofm_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module top_ofm_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module top_weights_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module top_weights_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module top_bias_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module top_bias_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:19 . Memory (MB): peak = 2976.387 ; gain = 546.797 ; free physical = 860140 ; free virtual = 1015010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:15 ; elapsed = 00:02:29 . Memory (MB): peak = 2976.387 ; gain = 546.797 ; free physical = 859877 ; free virtual = 1014808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:08 ; elapsed = 00:03:23 . Memory (MB): peak = 2991.605 ; gain = 562.016 ; free physical = 859756 ; free virtual = 1014689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_compute_save0_fu_2163i_2_8/line_buffer0_U/top_compute_save0_line_buffer0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_compute_save0_fu_2163i_2_8/line_buffer1_U/top_compute_save0_line_buffer0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf0_0_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf0_0_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf0_0_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf0_0_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf0_1_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf0_1_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf0_1_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf0_1_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf0_2_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf0_2_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf0_2_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf0_2_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf0_3_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf0_3_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf0_3_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf0_3_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf1_0_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf1_0_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf1_0_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf1_0_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf1_1_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf1_1_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf1_1_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf1_1_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf1_2_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf1_2_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf1_2_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf1_2_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf1_3_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf1_3_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf1_3_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/ifm_bf1_3_U/top_load_compute1_ifm_bf0_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/grp_load_inputs_fu_1663/line_buffer0_1_U/top_load_inputs_line_buffer0_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/grp_load_inputs_fu_1663/line_buffer1_1_U/top_load_inputs_line_buffer0_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_load_compute1_fu_1402/grp_load_weights_fu_1739/line_buffer_U/top_load_weights_line_buffer_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/global_bias_bf_U/top_global_bias_bf_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_0_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_0_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_1_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_1_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_2_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_2_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_3_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_3_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_4_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_4_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_5_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_5_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_6_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_6_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_7_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_7_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_8_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_8_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_9_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_9_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_10_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_10_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_11_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_11_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_12_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_12_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_13_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_13_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_14_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_14_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_15_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_15_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_16_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_16_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_17_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_17_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_18_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_18_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_19_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_19_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_20_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_20_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_21_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_21_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_22_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_22_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_23_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_23_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_24_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_24_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_25_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_25_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_26_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_26_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_27_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_27_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_28_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_28_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_29_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_29_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_30_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/ofm_bf0_30_U/top_ofm_bf0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:24 ; elapsed = 00:03:50 . Memory (MB): peak = 3003.531 ; gain = 573.941 ; free physical = 858892 ; free virtual = 1013832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:44 ; elapsed = 00:04:11 . Memory (MB): peak = 3043.922 ; gain = 614.332 ; free physical = 858777 ; free virtual = 1013770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:44 ; elapsed = 00:04:11 . Memory (MB): peak = 3043.922 ; gain = 614.332 ; free physical = 858777 ; free virtual = 1013769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:56 ; elapsed = 00:04:23 . Memory (MB): peak = 3043.922 ; gain = 614.332 ; free physical = 858765 ; free virtual = 1013758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:56 ; elapsed = 00:04:23 . Memory (MB): peak = 3043.922 ; gain = 614.332 ; free physical = 858765 ; free virtual = 1013758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:00 ; elapsed = 00:04:27 . Memory (MB): peak = 3043.922 ; gain = 614.332 ; free physical = 858763 ; free virtual = 1013756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:00 ; elapsed = 00:04:28 . Memory (MB): peak = 3043.922 ; gain = 614.332 ; free physical = 858763 ; free virtual = 1013756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1079|
|2     |DSP48E1  |   219|
|26    |LUT1     |   374|
|27    |LUT2     |  2118|
|28    |LUT3     | 13029|
|29    |LUT4     |  4622|
|30    |LUT5     | 10805|
|31    |LUT6     | 14968|
|32    |MUXCY    |  3544|
|33    |MUXF7    |   889|
|34    |MUXF8    |    16|
|35    |RAM16X1S |  4096|
|36    |RAMB18E1 |     9|
|39    |RAMB36E1 |    97|
|42    |SRL16E   |   642|
|43    |SRLC32E  |    30|
|44    |XORCY    |  3116|
|45    |FDE      |    84|
|46    |FDRE     | 27345|
|47    |FDSE     |    49|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:01 ; elapsed = 00:04:28 . Memory (MB): peak = 3043.922 ; gain = 614.332 ; free physical = 858763 ; free virtual = 1013756
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 399 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:46 ; elapsed = 00:04:17 . Memory (MB): peak = 3047.832 ; gain = 309.836 ; free physical = 863585 ; free virtual = 1018578
Synthesis Optimization Complete : Time (s): cpu = 00:04:06 ; elapsed = 00:04:33 . Memory (MB): peak = 3047.832 ; gain = 618.242 ; free physical = 863599 ; free virtual = 1018578
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.832 ; gain = 0.000 ; free physical = 863535 ; free virtual = 1018513
INFO: [Netlist 29-17] Analyzing 13149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3138.008 ; gain = 0.000 ; free physical = 863421 ; free virtual = 1018399
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5196 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1016 instances
  FDE => FDRE: 84 instances
  RAM16X1S => RAM32X1S (RAMS32): 4096 instances

INFO: [Common 17-83] Releasing license: Synthesis
765 Infos, 183 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:27 ; elapsed = 00:04:54 . Memory (MB): peak = 3138.008 ; gain = 708.504 ; free physical = 863768 ; free virtual = 1018746
INFO: [Common 17-1381] The checkpoint '/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.runs/top_top_0_0_synth_1/top_top_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3170.023 ; gain = 32.016 ; free physical = 863756 ; free virtual = 1018748
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3170.023 ; gain = 0.000 ; free physical = 863675 ; free virtual = 1018748
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_top_0_0, cache-ID = 7523672d5681452b
INFO: [Coretcl 2-1174] Renamed 2600 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.runs/top_top_0_0_synth_1/top_top_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3170.023 ; gain = 0.000 ; free physical = 863660 ; free virtual = 1018748
INFO: [runtcl-4] Executing : report_utilization -file top_top_0_0_utilization_synth.rpt -pb top_top_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3170.023 ; gain = 0.000 ; free physical = 863566 ; free virtual = 1018747
INFO: [Common 17-206] Exiting Vivado at Mon Mar  6 16:49:17 2023...
