#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 11 06:15:54 2024
# Process ID: 5294
# Current directory: /home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/vivado.log
# Journal file: /home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/vivado.jou
# Running On        :eecs-digital-34
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :801.457 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33324 MB
# Swap memory       :8589 MB
# Total Virtual     :41914 MB
# Available Virtual :40797 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
blk_mem_gen_0 ddr3_mig fifo
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/blk_mem_gen_0/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ddr3_mig.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
read_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1888.137 ; gain = 387.594 ; free physical = 27985 ; free virtual = 38106
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/fifo.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ddr3_mig'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ddr3_mig'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ddr3_mig'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ddr3_mig'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ddr3_mig'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo'...
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2302.770 ; gain = 386.844 ; free physical = 27509 ; free virtual = 37693
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/blk_mem_gen_0/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top blk_mem_gen_0 -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5314
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2732.391 ; gain = 426.652 ; free physical = 26783 ; free virtual = 36968
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/blk_mem_gen_0/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 24 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 8 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     33.457774 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_8' declared at '/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/blk_mem_gen_0/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_8' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/blk_mem_gen_0/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/blk_mem_gen_0/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_RST[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_LAT_RST in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_REGCE[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[15] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[14] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[13] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[12] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[11] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[10] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[9] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[8] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[7] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[6] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[5] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[4] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[3] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[2] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[1] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[511] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[510] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[509] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[508] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[507] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.031 ; gain = 727.293 ; free physical = 26452 ; free virtual = 36638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.031 ; gain = 727.293 ; free physical = 26452 ; free virtual = 36638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.031 ; gain = 727.293 ; free physical = 26452 ; free virtual = 36638
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.031 ; gain = 0.000 ; free physical = 26452 ; free virtual = 36638
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.078 ; gain = 0.000 ; free physical = 26471 ; free virtual = 36657
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3129.078 ; gain = 0.000 ; free physical = 26471 ; free virtual = 36657
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3129.078 ; gain = 823.340 ; free physical = 26471 ; free virtual = 36657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3129.078 ; gain = 823.340 ; free physical = 26471 ; free virtual = 36657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3129.078 ; gain = 823.340 ; free physical = 26471 ; free virtual = 36657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3129.078 ; gain = 823.340 ; free physical = 26471 ; free virtual = 36658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3129.078 ; gain = 823.340 ; free physical = 26470 ; free virtual = 36657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3129.078 ; gain = 823.340 ; free physical = 26467 ; free virtual = 36654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3129.078 ; gain = 823.340 ; free physical = 26467 ; free virtual = 36654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3129.078 ; gain = 823.340 ; free physical = 26467 ; free virtual = 36654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.078 ; gain = 823.340 ; free physical = 26464 ; free virtual = 36651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.078 ; gain = 823.340 ; free physical = 26464 ; free virtual = 36651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.078 ; gain = 823.340 ; free physical = 26464 ; free virtual = 36651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.078 ; gain = 823.340 ; free physical = 26464 ; free virtual = 36651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.078 ; gain = 823.340 ; free physical = 26464 ; free virtual = 36651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.078 ; gain = 823.340 ; free physical = 26464 ; free virtual = 36651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     2|
|2     |LUT3     |    10|
|3     |LUT4     |     2|
|4     |LUT5     |    30|
|5     |LUT6     |    82|
|6     |MUXF7    |    36|
|7     |MUXF8    |    18|
|8     |RAMB18E1 |     8|
|12    |RAMB36E1 |    24|
|16    |FDRE     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.078 ; gain = 823.340 ; free physical = 26464 ; free virtual = 36651
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3129.078 ; gain = 727.293 ; free physical = 26464 ; free virtual = 36651
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.078 ; gain = 823.340 ; free physical = 26464 ; free virtual = 36651
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.078 ; gain = 0.000 ; free physical = 26717 ; free virtual = 36904
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:54]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clkb. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:57]
Finished Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.078 ; gain = 0.000 ; free physical = 26719 ; free virtual = 36906
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c77b6d5c
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.078 ; gain = 826.309 ; free physical = 26719 ; free virtual = 36906
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2849.859; main = 2556.807; forked = 446.867
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4133.562; main = 3097.066; forked = 1036.496
INFO: [Coretcl 2-1174] Renamed 66 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.078 ; gain = 0.000 ; free physical = 26719 ; free virtual = 36906
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ddr3_mig.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top ddr3_mig -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3129.078 ; gain = 0.000 ; free physical = 26462 ; free virtual = 36650
---------------------------------------------------------------------------------
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:253]
INFO: [Synth 8-11241] undeclared symbol 'dbg_sel_po_incdec', assumed default net type 'wire' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ddr3_mig_mig.v:1093]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_inc', assumed default net type 'wire' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ddr3_mig_mig.v:1097]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_stg23_sel', assumed default net type 'wire' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ddr3_mig_mig.v:1098]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_dec', assumed default net type 'wire' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ddr3_mig_mig.v:1099]
INFO: [Synth 8-6157] synthesizing module 'ddr3_mig' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ddr3_mig.v:70]
INFO: [Synth 8-6157] synthesizing module 'ddr3_mig_mig' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ddr3_mig_mig.v:75]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_tempmon' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'XADC' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143027]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143027]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_tempmon' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_iodelay_ctrl' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: DDR3_MIG_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DDR3_MIG_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75739]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75739]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_iodelay_ctrl' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_clk_ibuf' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_clk_ibuf' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_infrastructure' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter CLKFBOUT_MULT bound to: 13 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 649 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 12.304000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 13 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: double 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: double 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2199]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2199]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_infrastructure' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_memc_ui_top_std' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: DEFAULT - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: OFF - type: string 
	Parameter IODELAY_GRP0 bound to: DDR3_MIG_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DDR3_MIG_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter tCKE bound to: 20000 - type: integer 
	Parameter tFAW bound to: 40000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 12500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 20000 - type: integer 
	Parameter tRTP bound to: 20000 - type: integer 
	Parameter tWTR bound to: 20000 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110111111111111101101111011 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000000110000000001000000000011011000000000000000000000011000000000001000000010011000000010111000000000101000000010000000000001001000000010001000000010101 
	Parameter BANK_MAP bound to: 36'b000000011001000000010010000000010100 
	Parameter CAS_MAP bound to: 12'b000000010110 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000011010 
	Parameter WE_MAP bound to: 12'b000000011000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110101000000111000000000110001000000110100000000110011000000110111000000110010000000110110 
	Parameter DATA1_MAP bound to: 96'b000000101000000000100011000000100100000000100001000000100110000000100010000000100111000000100101 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter USE_CS_PORT bound to: 0 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mem_intfc' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mc' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_mach' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_cntrl' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:509]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_cntrl' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_common' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:172]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_common' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_mach' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_mach' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_compare' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_compare' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized3' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized3' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized3' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized3' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized3' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized3' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized4' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized4' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized4' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized4' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized4' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized4' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized5' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized5' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized5' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized5' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized5' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized5' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized6' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized6' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized6' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized6' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized6' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized6' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_common' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_common' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_mux' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_row_col' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_row_col' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_select' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_select' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_mux' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_mach' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
WARNING: [Synth 8-7071] port 'idle' of module 'mig_7series_v4_2_bank_mach' is unconnected for instance 'bank_mach0' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
WARNING: [Synth 8-7023] instance 'bank_mach0' of module 'mig_7series_v4_2_bank_mach' has 74 connections declared, but only 73 given [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_col_mach' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:129077]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:129077]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_col_mach' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mc' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_top' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96458]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96458]
INFO: [Synth 8-6157] synthesizing module 'OBUFT' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96846]
INFO: [Synth 8-6155] done synthesizing module 'OBUFT' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96846]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_INTERMDISABLE' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78516]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_INTERMDISABLE' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78516]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_0' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_1' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_2' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100102]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100102]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114573]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114573]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100824]
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100824]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:110]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-6157] synthesizing module 'PHASER_IN_PHY' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114436]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_IN_PHY' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114436]
INFO: [Synth 8-6157] synthesizing module 'IN_FIFO' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78141]
INFO: [Synth 8-6155] done synthesizing module 'IN_FIFO' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78141]
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114573]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114573]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100824]
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100824]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized1' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75752]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75752]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:80773]
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:80773]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized1' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized1' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2224]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2224]
INFO: [Synth 8-6157] synthesizing module 'PHY_CONTROL' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114664]
INFO: [Synth 8-6155] done synthesizing module 'PHY_CONTROL' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114664]
INFO: [Synth 8-226] default block is never used [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-6157] synthesizing module 'PHASER_REF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114648]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_REF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114648]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_mc_phy' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-7071] port 'of_data_a_full' of module 'mig_7series_v4_2_ddr_mc_phy' is unconnected for instance 'u_ddr_mc_phy' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-7023] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_2_ddr_mc_phy' has 89 connections declared, but only 88 given [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_calib_top' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:82]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_wrlvl' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:797]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_wrlvl' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:79]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_rdlvl' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:79]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2746]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_rdlvl' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_prbs_gen' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:92]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'rd_addr' is not inferred as ram due to incorrect usage [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:203]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'mem_out' is not inferred as ram due to incorrect usage [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:205]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_prbs_gen' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:92]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_init' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:89]
INFO: [Synth 8-226] default block is never used [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5273]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_init' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:89]
WARNING: [Synth 8-7071] port 'complex_oclk_prech_req' of module 'mig_7series_v4_2_ddr_phy_init' is unconnected for instance 'u_ddr_phy_init' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
WARNING: [Synth 8-7023] instance 'u_ddr_phy_init' of module 'mig_7series_v4_2_ddr_phy_init' has 131 connections declared, but only 130 given [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_wrcal' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1130]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_wrcal' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:77]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_tempmon' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_tempmon' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_calib_top' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:82]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_calib_top' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_top' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mem_intfc' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_top' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ui/mig_7series_v4_2_ui_top.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_cmd' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v:70]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_cmd' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v:70]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_wr_data' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:406]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_cnt_r' should be on the sensitivity list [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.free_rd_buf' should be on the sensitivity list [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_minus_one' should be on the sensitivity list [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_plus_one' should be on the sensitivity list [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.rd_data_buf_addr_r_lcl' should be on the sensitivity list [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:432]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_rd_data' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:140]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_top' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ui/mig_7series_v4_2_ui_top.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_memc_ui_top_std' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v:71]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:144]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:487]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_2_round_robin_arb__parameterized0 does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '13' bits. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:251]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '16' to '15' bits. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '16' to '14' bits. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:357]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_2_arb_select does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:396]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:227]
WARNING: [Synth 8-3848] Net ddr_cs_n in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:284]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_fine_cnt_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:790]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_coarse_cnt_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:791]
WARNING: [Synth 8-6014] Unused sequential element final_corse_dec_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:792]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[1] was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[0] was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[1] was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element dqs_wl_po_en_stg2_c_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:628]
WARNING: [Synth 8-6014] Unused sequential element po_en_stg2_c_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:162]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_max_reg[0] was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1116]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_index_reg[0] was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1146]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:690]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_2_ddr_phy_dqs_found_cal_hr does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:131]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2697]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:156]
WARNING: [Synth 8-6014] Unused sequential element reseed_prbs_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:157]
WARNING: [Synth 8-6014] Unused sequential element lfsr_q_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:174]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.phy_tmp_cs1_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4271]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.phy_tmp_odt_r1_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4273]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_final_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1421]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_rank_cntr_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1539]
WARNING: [Synth 8-6014] Unused sequential element cnt_pwron_cke_done_r1_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1781]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_pre_wait_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1814]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_pre_wait_done_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1815]
WARNING: [Synth 8-6014] Unused sequential element rnk_ref_cnt_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1941]
WARNING: [Synth 8-6014] Unused sequential element read_calib_int_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2720]
WARNING: [Synth 8-6014] Unused sequential element read_calib_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2727]
WARNING: [Synth 8-6014] Unused sequential element pi_dqs_found_rank_done_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2778]
WARNING: [Synth 8-6014] Unused sequential element pi_dqs_found_all_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2783]
WARNING: [Synth 8-6014] Unused sequential element complex_row0_rd_done_r1_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3339]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_wr_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3632]
WARNING: [Synth 8-6014] Unused sequential element extend_cal_pat_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3638]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_data_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3714]
WARNING: [Synth 8-6014] Unused sequential element victim_byte_cnt_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:818]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr2_r_reg[1] was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4265]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr2_r_reg[2] was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4265]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr2_r_reg[3] was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4265]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr1_r_reg[1] was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4268]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr1_r_reg[2] was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4268]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr1_r_reg[3] was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4268]
WARNING: [Synth 8-6014] Unused sequential element prech_done_r1_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1303]
WARNING: [Synth 8-6014] Unused sequential element calib_cmd_wren_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4229]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_2_ddr_phy_init does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:276]
WARNING: [Synth 8-6014] Unused sequential element rd_active_r4_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:534]
WARNING: [Synth 8-6014] Unused sequential element rd_active_r5_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:535]
WARNING: [Synth 8-6014] Unused sequential element pat1_detect_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1124]
WARNING: [Synth 8-6014] Unused sequential element early1_detect_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1125]
WARNING: [Synth 8-6014] Unused sequential element rd_mux_sel_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_2_ddr_phy_wrcal does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:155]
WARNING: [Synth 8-6014] Unused sequential element calib_complete_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:182]
WARNING: [Synth 8-6014] Unused sequential element sample_en_cnt_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:188]
WARNING: [Synth 8-6014] Unused sequential element device_temp_capture_102_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:290]
WARNING: [Synth 8-6014] Unused sequential element tempmon_sel_pi_incdec_r_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:883]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r1_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:898]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r2_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:899]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r3_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:900]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r4_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:901]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r5_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:902]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r6_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:903]
WARNING: [Synth 8-6014] Unused sequential element skip_calib_tap_off.skip_cal_tempmon_samp_en_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:2262]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_final_mux_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net fine_delay_incdec_pb in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:341]
WARNING: [Synth 8-3848] Net fine_delay_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:342]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net complex_victim_inc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:592]
WARNING: [Synth 8-3848] Net rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:588]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:616]
WARNING: [Synth 8-6014] Unused sequential element app_wdf_rdy_r_copy4_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:268]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_2_memc_ui_top_std does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v:417]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity ddr3_mig_mig does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ddr3_mig_mig.v:646]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity ddr3_mig_mig does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ddr3_mig_mig.v:642]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity ddr3_mig_mig does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/ddr3_mig_mig.v:643]
WARNING: [Synth 8-7129] Port ecc_multiple[7] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[6] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[5] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[4] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[3] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[2] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[1] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[0] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[7] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[6] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[5] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[4] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[3] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[2] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[1] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[0] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[7] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[6] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[5] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[4] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[3] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[2] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[1] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[0] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data_addr[4] in module mig_7series_v4_2_ui_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port accept in module mig_7series_v4_2_ui_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[11] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[10] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[9] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[8] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[7] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[6] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[5] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[4] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[3] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[2] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[1] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[0] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[99] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[98] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[97] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[96] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[95] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[94] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[93] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[16] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[15] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[14] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[12] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[11] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[10] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[9] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dqsfound_retry_done in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_aux_out[3] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_aux_out[2] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_aux_out[1] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_aux_out[0] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[255] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[254] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[253] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[252] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[251] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[250] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[249] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[248] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[247] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[246] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[245] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[244] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[243] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[242] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[241] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[240] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[239] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[238] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[237] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[236] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[235] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[234] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[233] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[232] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[231] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[230] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[229] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[228] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[227] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[226] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[225] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[224] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[223] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[222] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[221] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[220] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[219] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[218] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[217] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[216] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[215] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[214] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[213] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3139.078 ; gain = 10.000 ; free physical = 26413 ; free virtual = 36605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3156.891 ; gain = 27.812 ; free physical = 26413 ; free virtual = 36604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3156.891 ; gain = 27.812 ; free physical = 26413 ; free virtual = 36604
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3156.891 ; gain = 0.000 ; free physical = 26413 ; free virtual = 36605
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/constraints/ddr3_mig_ooc.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/constraints/ddr3_mig_ooc.xdc]
Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/constraints/ddr3_mig.xdc]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/constraints/ddr3_mig.xdc:334]
Finished Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/constraints/ddr3_mig.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/constraints/ddr3_mig.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddr3_mig_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddr3_mig_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3236.609 ; gain = 0.000 ; free physical = 26408 ; free virtual = 36600
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 51 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3236.609 ; gain = 0.000 ; free physical = 26408 ; free virtual = 36600
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3236.609 ; gain = 107.531 ; free physical = 26394 ; free virtual = 36585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3236.609 ; gain = 107.531 ; free physical = 26394 ; free virtual = 36585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/constraints/ddr3_mig.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/constraints/ddr3_mig.xdc, line 28).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3236.609 ; gain = 107.531 ; free physical = 26394 ; free virtual = 36585
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'xadc_supplied_temperature.tempmon_state_reg' in module 'mig_7series_v4_2_tempmon'
INFO: [Synth 8-802] inferred FSM for state register 'wl_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_wrlvl'
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr'
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
INFO: [Synth 8-802] inferred FSM for state register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                             0001 |                              000
       REQUEST_READ_TEMP |                             1000 |                              001
           WAIT_FOR_READ |                             0100 |                              010
                    READ |                             0010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xadc_supplied_temperature.tempmon_state_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WL_IDLE |                            01110 |                            00000
                 WL_INIT |                            10010 |                            00001
        WL_INIT_FINE_INC |                            01100 |                            00010
  WL_INIT_FINE_INC_WAIT1 |                            01000 |                            00011
   WL_INIT_FINE_INC_WAIT |                            01001 |                            00100
        WL_INIT_FINE_DEC |                            11001 |                            00101
  WL_INIT_FINE_DEC_WAIT1 |                            10111 |                            11001
   WL_INIT_FINE_DEC_WAIT |                            11000 |                            00110
                 WL_WAIT |                            00110 |                            01000
           WL_EDGE_CHECK |                            11011 |                            01001
              WL_DQS_CNT |                            10100 |                            01011
             WL_FINE_DEC |                            00000 |                            01110
       WL_FINE_DEC_WAIT1 |                            00001 |                            11010
        WL_FINE_DEC_WAIT |                            10001 |                            01111
            WL_CORSE_DEC |                            10110 |                            10100
       WL_CORSE_DEC_WAIT |                            11010 |                            10101
      WL_CORSE_DEC_WAIT1 |                            10101 |                            10110
        WL_2RANK_DQS_CNT |                            00010 |                            01101
            WL_DQS_CHECK |                            00011 |                            01010
             WL_FINE_INC |                            01101 |                            00111
        WL_FINE_INC_WAIT |                            10011 |                            10111
      WL_2RANK_FINAL_TAP |                            01111 |                            11000
            WL_CORSE_INC |                            01011 |                            10000
   WL_CORSE_INC_WAIT_TMP |                            10000 |                            11011
       WL_CORSE_INC_WAIT |                            01010 |                            10001
      WL_CORSE_INC_WAIT1 |                            00111 |                            10010
      WL_CORSE_INC_WAIT2 |                            00101 |                            10011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wl_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_wrlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE | 00000000000000000000000000010000000 |                           000000
       CAL1_NEW_DQS_WAIT | 00000000000000000000010000000000000 |                           000001
   CAL1_STORE_FIRST_WAIT | 00000000000000000010000000000000000 |                           000010
         CAL1_PAT_DETECT | 00000000000000100000000000000000000 |                           000011
    CAL1_DQ_IDEL_TAP_INC | 00000000000000000000000000000000100 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT | 00000000000000000000000000000001000 |                           000101
     CAL1_MPR_PAT_DETECT | 00000000000000000000000010000000000 |                           011111
         CAL1_VALID_WAIT | 10000000000000000000000000000000000 |                           011110
        CAL1_DETECT_EDGE | 00000000000001000000000000000000000 |                           001000
          CAL1_CALC_IDEL | 00000100000000000000000000000000000 |                           001011
        CAL1_CENTER_WAIT | 00000000000000000000000000000000001 |                           100010
       CAL1_IDEL_DEC_CPT | 00000000000000000000000000000000010 |                           001100
    CAL1_DQ_IDEL_TAP_DEC | 00000000000000000001000000000000000 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT | 00100000000000000000000000000000000 |                           000111
           CAL1_NEXT_DQS | 00000000000000000000000000000010000 |                           001110
          CAL1_REGL_LOAD | 00000000000000000000000000001000000 |                           011011
               CAL1_DONE | 00000000000000000000000000000100000 |                           001111
    CAL1_NEW_DQS_PREWAIT | 00000000000000000000000000100000000 |                           100000
   CAL1_MPR_NEW_DQS_WAIT | 00000000000000000000000001000000000 |                           011101
  CAL1_IDEL_DEC_CPT_WAIT | 00000000000000000000100000000000000 |                           001101
 CAL1_RD_STOP_FOR_PI_INC | 00000000000000000000000100000000000 |                           100001
       CAL1_IDEL_INC_CPT | 00000000000000000000001000000000000 |                           001001
  CAL1_IDEL_INC_CPT_WAIT | 00010000000000000000000000000000000 |                           001010
          CAL1_RDLVL_ERR | 00000000000010000000000000000000000 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                      00000000001 |                      00000000001
                    INIT |                      00000000010 |                      00000000010
                 NEUTRAL |                      00001000000 |                      00001000000
                 ONE_DEC |                      00010000000 |                      00010000000
                 TWO_DEC |                      00100000000 |                      00100000000
               THREE_DEC |                      01000000000 |                      01000000000
                FOUR_DEC |                      10000000000 |                      10000000000
                 ONE_INC |                      00000100000 |                      00000100000
                 TWO_INC |                      00000010000 |                      00000010000
               THREE_INC |                      00000001000 |                      00000001000
                FOUR_INC |                      00000000100 |                      00000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3236.609 ; gain = 107.531 ; free physical = 26395 ; free virtual = 36591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 15    
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 6     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 28    
	   3 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 35    
	   2 Input    4 Bit       Adders := 37    
	   2 Input    3 Bit       Adders := 58    
	   3 Input    3 Bit       Adders := 3     
	   4 Input    3 Bit       Adders := 3     
	   5 Input    3 Bit       Adders := 3     
	   6 Input    3 Bit       Adders := 6     
	   7 Input    3 Bit       Adders := 3     
	   8 Input    3 Bit       Adders := 2     
	   9 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 41    
	   3 Input    2 Bit       Adders := 4     
	   8 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 5     
	   3 Input    1 Bit       Adders := 1     
	   4 Input    1 Bit       Adders := 1     
	   5 Input    1 Bit       Adders := 1     
	   6 Input    1 Bit       Adders := 1     
	   7 Input    1 Bit       Adders := 1     
	   8 Input    1 Bit       Adders := 1     
	   9 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 3     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 3     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 23    
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 11    
	               12 Bit    Registers := 33    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 57    
	                5 Bit    Registers := 48    
	                4 Bit    Registers := 71    
	                3 Bit    Registers := 75    
	                2 Bit    Registers := 61    
	                1 Bit    Registers := 1656  
+---Muxes : 
	   2 Input  128 Bit        Muxes := 5     
	   4 Input  128 Bit        Muxes := 1     
	   2 Input  127 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 6     
	   2 Input   52 Bit        Muxes := 1     
	  24 Input   35 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 22    
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 12    
	   4 Input   30 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 3     
	   3 Input   16 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 8     
	   4 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 5     
	  12 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 7     
	   4 Input    9 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 18    
	   2 Input    8 Bit        Muxes := 77    
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 71    
	   3 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 81    
	   4 Input    6 Bit        Muxes := 8     
	  27 Input    6 Bit        Muxes := 4     
	   5 Input    6 Bit        Muxes := 2     
	  16 Input    6 Bit        Muxes := 1     
	  24 Input    6 Bit        Muxes := 5     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 32    
	   8 Input    5 Bit        Muxes := 2     
	  27 Input    5 Bit        Muxes := 1     
	  58 Input    5 Bit        Muxes := 1     
	  24 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 4     
	  32 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 29    
	   8 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 136   
	  27 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 93    
	   3 Input    2 Bit        Muxes := 12    
	   8 Input    2 Bit        Muxes := 4     
	  27 Input    2 Bit        Muxes := 1     
	  24 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 534   
	   3 Input    1 Bit        Muxes := 12    
	   8 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 203   
	  27 Input    1 Bit        Muxes := 27    
	   5 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 21    
	  24 Input    1 Bit        Muxes := 30    
	  10 Input    1 Bit        Muxes := 17    
	  12 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_cal1_state_r_reg[33]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_rdlvl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 3236.609 ; gain = 107.531 ; free physical = 26378 ; free virtual = 36574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|mig_7series_v4_2_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
|mig_7series_v4_2_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
+------------------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                                                            | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|ddr3_mig    | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied   | 16 x 80              | RAM32M x 14  | 
|ddr3_mig    | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14  | 
|ddr3_mig    | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14  | 
|ddr3_mig    | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14  | 
|ddr3_mig    | ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14  | 
|ddr3_mig    | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14  | 
+------------+---------------------------------------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 340 of /home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/constraints/ddr3_mig.xdc. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/constraints/ddr3_mig.xdc:340]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 3236.609 ; gain = 107.531 ; free physical = 26382 ; free virtual = 36578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 3236.609 ; gain = 107.531 ; free physical = 26384 ; free virtual = 36580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+---------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                                                            | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|ddr3_mig    | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied   | 16 x 80              | RAM32M x 14  | 
|ddr3_mig    | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14  | 
|ddr3_mig    | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14  | 
|ddr3_mig    | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14  | 
|ddr3_mig    | ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14  | 
|ddr3_mig    | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14  | 
+------------+---------------------------------------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3236.609 ; gain = 107.531 ; free physical = 26386 ; free virtual = 36582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 3236.609 ; gain = 107.531 ; free physical = 26387 ; free virtual = 36583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 3236.609 ; gain = 107.531 ; free physical = 26387 ; free virtual = 36583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3236.609 ; gain = 107.531 ; free physical = 26391 ; free virtual = 36587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3236.609 ; gain = 107.531 ; free physical = 26391 ; free virtual = 36587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3236.609 ; gain = 107.531 ; free physical = 26391 ; free virtual = 36587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3236.609 ; gain = 107.531 ; free physical = 26391 ; free virtual = 36587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ddr3_mig    | u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr3_mig    | u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr3_mig    | u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr3_mig    | u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr3_mig    | u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr3_mig    | u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr3_mig    | u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr3_mig    | u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr3_mig    | u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr3_mig    | u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr3_mig    | u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ddr3_mig    | u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_reg                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr3_mig    | u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |BUFG                  |     3|
|2     |BUFH                  |     1|
|3     |BUFIO                 |     1|
|4     |CARRY4                |   118|
|5     |IDELAYCTRL            |     1|
|6     |IDELAYE2              |    16|
|7     |IN_FIFO               |     2|
|8     |ISERDESE2             |    16|
|9     |LUT1                  |   389|
|10    |LUT2                  |   529|
|11    |LUT3                  |   854|
|12    |LUT4                  |   996|
|13    |LUT5                  |  1207|
|14    |LUT6                  |  1687|
|15    |MMCME2_ADV            |     1|
|16    |MUXF7                 |     7|
|17    |ODDR                  |     5|
|18    |OSERDESE2             |    41|
|21    |OUT_FIFO              |     4|
|23    |PHASER_IN_PHY         |     2|
|24    |PHASER_OUT_PHY        |     4|
|26    |PHASER_REF            |     1|
|27    |PHY_CONTROL           |     1|
|28    |PLLE2_ADV             |     1|
|29    |RAM32M                |   111|
|30    |SRL16E                |    16|
|31    |SRLC32E               |     1|
|32    |XADC                  |     1|
|33    |FDCE                  |     2|
|34    |FDPE                  |    77|
|35    |FDRE                  |  3884|
|36    |FDSE                  |    92|
|37    |IOBUF                 |    16|
|38    |IOBUFDS_INTERMDISABLE |     2|
|39    |OBUF                  |    22|
|40    |OBUFDS                |     1|
|41    |OBUFT                 |     2|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3236.609 ; gain = 107.531 ; free physical = 26391 ; free virtual = 36587
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 3236.609 ; gain = 27.812 ; free physical = 26391 ; free virtual = 36587
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 3236.617 ; gain = 107.531 ; free physical = 26391 ; free virtual = 36587
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3236.617 ; gain = 0.000 ; free physical = 26679 ; free virtual = 36875
INFO: [Netlist 29-17] Analyzing 295 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/constraints/ddr3_mig_ooc.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/constraints/ddr3_mig_ooc.xdc]
Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/constraints/ddr3_mig.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/constraints/ddr3_mig.xdc]
INFO: [Opt 31-138] Pushed 2 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3236.617 ; gain = 0.000 ; free physical = 26681 ; free virtual = 36877
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 111 instances

Synth Design complete | Checksum: c17053d2
INFO: [Common 17-83] Releasing license: Synthesis
244 Infos, 289 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 3236.617 ; gain = 107.539 ; free physical = 26681 ; free virtual = 36877
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2944.701; main = 2649.365; forked = 443.984
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4269.105; main = 3236.613; forked = 1032.492
INFO: [Coretcl 2-1174] Renamed 86 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3244.613 ; gain = 0.000 ; free physical = 26680 ; free virtual = 36876
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.613 ; gain = 0.000 ; free physical = 26680 ; free virtual = 36876
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3244.613 ; gain = 0.000 ; free physical = 26680 ; free virtual = 36877
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.613 ; gain = 0.000 ; free physical = 26679 ; free virtual = 36876
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.613 ; gain = 0.000 ; free physical = 26678 ; free virtual = 36875
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.613 ; gain = 0.000 ; free physical = 26676 ; free virtual = 36874
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3244.613 ; gain = 0.000 ; free physical = 26676 ; free virtual = 36874
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/fifo.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top fifo -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3244.613 ; gain = 0.000 ; free physical = 26348 ; free virtual = 36552
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fifo' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/synth/fifo.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 37 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 37 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 61 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 60 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_10' declared at '/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38305' bound to instance 'U0' of component 'fifo_generator_v13_2_10' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/synth/fifo.vhd:542]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-256] done synthesizing module 'fifo' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/synth/fifo.vhd:72]
WARNING: [Synth 8-7129] Port ALMOST_FULL_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ACK_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port VALID_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port OVERFLOW_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port UNDERFLOW_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[6] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[5] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[4] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[3] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[2] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[1] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[0] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[6] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[5] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[4] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[3] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[2] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[1] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[0] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[6] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[5] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[4] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[3] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[2] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[1] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[0] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_FF in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_WR_RST in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[5] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[4] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[3] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[2] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[1] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[0] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST in module wr_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module wr_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_EN_INTO_LOGIC in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST_INTO_LOGIC in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST_FULL_FF in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST_BUSY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EMPTY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_RD_EN in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[5] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[5] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[5] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_RST in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_RD_RST in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[5] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[4] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[3] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[2] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[1] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[0] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST in module rd_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module rd_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN_INTO_LOGIC in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_RST_INTO_LOGIC in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_RST_BUSY in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_WR_EN in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_FF in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_FULL_FB in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port FULL in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[5] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[4] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[3] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[2] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[1] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[0] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[5] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[4] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[3] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[2] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[1] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[0] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[5] in module rd_logic is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26096 ; free virtual = 36298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26096 ; free virtual = 36298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26096 ; free virtual = 36298
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3472.551 ; gain = 0.000 ; free physical = 26096 ; free virtual = 36298
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/fifo_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/fifo_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/fifo.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/fifo.xdc] for cell 'U0'
Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/fifo_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/fifo_clocks.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3472.551 ; gain = 0.000 ; free physical = 26096 ; free virtual = 36298
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3472.551 ; gain = 0.000 ; free physical = 26096 ; free virtual = 36298
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26096 ; free virtual = 36297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26096 ; free virtual = 36297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26096 ; free virtual = 36297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26096 ; free virtual = 36299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 34    
+---Registers : 
	                6 Bit    Registers := 13    
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26096 ; free virtual = 36299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26095 ; free virtual = 36298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26095 ; free virtual = 36298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26095 ; free virtual = 36298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26095 ; free virtual = 36298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26095 ; free virtual = 36298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26095 ; free virtual = 36298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26095 ; free virtual = 36298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26095 ; free virtual = 36298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26095 ; free virtual = 36298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     3|
|2     |LUT2     |    16|
|3     |LUT3     |     4|
|4     |LUT4     |    14|
|5     |LUT5     |     4|
|6     |LUT6     |     8|
|7     |RAMB36E1 |     1|
|8     |FDRE     |    82|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26095 ; free virtual = 36298
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 452 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3472.551 ; gain = 227.938 ; free physical = 26095 ; free virtual = 36298
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3472.559 ; gain = 227.938 ; free physical = 26095 ; free virtual = 36298
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3472.559 ; gain = 0.000 ; free physical = 26386 ; free virtual = 36589
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/fifo_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/fifo_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/fifo.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/fifo.xdc] for cell 'U0'
Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/fifo_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/fifo_clocks.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3472.559 ; gain = 0.000 ; free physical = 26397 ; free virtual = 36600
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 396ad9f3
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3472.559 ; gain = 227.945 ; free physical = 26397 ; free virtual = 36600
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3198.273; main = 2902.170; forked = 445.076
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4506.047; main = 3472.555; forked = 1033.492
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.555 ; gain = 0.000 ; free physical = 26396 ; free virtual = 36600
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/fifo.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:01:18 ; elapsed = 00:01:15 . Memory (MB): peak = 3480.555 ; gain = 1177.785 ; free physical = 26393 ; free virtual = 36595
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 3198.273; main = 2902.186; forked = 445.076
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 4506.047; main = 3480.559; forked = 1033.492
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26095 ; free virtual = 36298
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'cw_fast_clk_wiz' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/cw_fast_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'cw_fast_clk_wiz' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/cw_fast_clk_wiz.v:71]
WARNING: [Synth 8-7071] port 'clk_mig' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/top_level.sv:44]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/top_level.sv:44]
WARNING: [Synth 8-7023] instance 'wizard_migcam' of module 'cw_fast_clk_wiz' has 7 connections declared, but only 5 given [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/top_level.sv:44]
INFO: [Synth 8-6157] synthesizing module 'pixel_reconstruct' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/pixel_reconstruct.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'pixel_reconstruct' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/pixel_reconstruct.sv:4]
WARNING: [Synth 8-689] width (9) of port connection 'pixel_hcount_out' does not match port width (11) of module 'pixel_reconstruct' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/top_level.sv:81]
WARNING: [Synth 8-689] width (8) of port connection 'pixel_vcount_out' does not match port width (10) of module 'pixel_reconstruct' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/top_level.sv:82]
INFO: [Synth 8-6157] synthesizing module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_ycrcb' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/rgb_to_ycrcb.sv:59]
WARNING: [Synth 8-689] width (8) of port connection 'r_in' does not match port width (10) of module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/top_level.sv:96]
WARNING: [Synth 8-689] width (8) of port connection 'g_in' does not match port width (10) of module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/top_level.sv:97]
WARNING: [Synth 8-689] width (8) of port connection 'b_in' does not match port width (10) of module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/top_level.sv:98]
INFO: [Synth 8-6157] synthesizing module 'threshold' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/threshold.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'threshold' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/threshold.sv:7]
INFO: [Synth 8-6157] synthesizing module 'lab05_ssc' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/lab05_ssc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/lab05_ssc.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/lab05_ssc.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'lab05_ssc' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/lab05_ssc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 17 - type: integer 
	Parameter RAM_DEPTH bound to: 14400 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'kmeans_controller' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans_controller.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans_controller.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'kmeans_controller' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans_controller.sv:4]
WARNING: [Synth 8-689] width (14) of port connection 'num_points_in' does not match port width (15) of module 'kmeans_controller' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/top_level.sv:205]
WARNING: [Synth 8-689] width (14) of port connection 'addrb_out' does not match port width (15) of module 'kmeans_controller' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/top_level.sv:208]
INFO: [Synth 8-6157] synthesizing module 'kmeans' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans.sv:4]
INFO: [Synth 8-6157] synthesizing module 'manhattan_distance' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/manhattan_distance.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'manhattan_distance' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/manhattan_distance.sv:4]
INFO: [Synth 8-6157] synthesizing module 'comparator' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/comparator.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/comparator.sv:4]
INFO: [Synth 8-6157] synthesizing module 'center_of_mass' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/center_of_mass.sv:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/divider.sv:4]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/divider.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'center_of_mass' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/center_of_mass.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'x_in' does not match port width (11) of module 'center_of_mass' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans.sv:93]
WARNING: [Synth 8-689] width (8) of port connection 'y_in' does not match port width (10) of module 'center_of_mass' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans.sv:94]
WARNING: [Synth 8-689] width (9) of port connection 'x_out' does not match port width (11) of module 'center_of_mass' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans.sv:97]
WARNING: [Synth 8-689] width (8) of port connection 'y_out' does not match port width (10) of module 'center_of_mass' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans.sv:98]
WARNING: [Synth 8-689] width (9) of port connection 'x_in' does not match port width (11) of module 'center_of_mass' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans.sv:105]
WARNING: [Synth 8-689] width (8) of port connection 'y_in' does not match port width (10) of module 'center_of_mass' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans.sv:106]
WARNING: [Synth 8-689] width (9) of port connection 'x_out' does not match port width (11) of module 'center_of_mass' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans.sv:109]
WARNING: [Synth 8-689] width (8) of port connection 'y_out' does not match port width (10) of module 'center_of_mass' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans.sv:110]
INFO: [Synth 8-6155] done synthesizing module 'kmeans' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_receive' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/uart_receive.sv:4]
	Parameter INPUT_CLOCK_FREQ bound to: 200000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receive' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/uart_receive.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_wrapper' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/uart_wrapper.sv:4]
	Parameter INPUT_CLOCK_FREQ bound to: 200000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_transmit' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/uart_transmit.sv:4]
	Parameter INPUT_CLOCK_FREQ bound to: 200000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/uart_transmit.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmit' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/uart_transmit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/uart_wrapper.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'uart_wrapper' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/uart_wrapper.sv:4]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: rom.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'rom.mem' is read successfully [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6157] synthesizing module 'camera_registers' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/camera_registers.sv:4]
INFO: [Synth 8-6157] synthesizing module 'addr_increment' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/camera_registers.sv:233]
	Parameter ROLLOVER bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addr_increment' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/camera_registers.sv:233]
WARNING: [Synth 8-7071] port 'rollover_out' of module 'addr_increment' is unconnected for instance 'aia' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/camera_registers.sv:63]
WARNING: [Synth 8-7023] instance 'aia' of module 'addr_increment' has 6 connections declared, but only 5 given [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/camera_registers.sv:63]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/camera_registers.sv:78]
INFO: [Synth 8-6157] synthesizing module 'i2c_master' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/i2c_master.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/i2c_master.v:329]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/i2c_master.v:634]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/i2c_master.v:32]
WARNING: [Synth 8-7071] port 'm_axis_data_tdata' of module 'i2c_master' is unconnected for instance 'sccb_c' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7071] port 'm_axis_data_tvalid' of module 'i2c_master' is unconnected for instance 'sccb_c' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7071] port 'm_axis_data_tlast' of module 'i2c_master' is unconnected for instance 'sccb_c' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7071] port 'stop_on_idle' of module 'i2c_master' is unconnected for instance 'sccb_c' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7023] instance 'sccb_c' of module 'i2c_master' has 30 connections declared, but only 26 given [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/camera_registers.sv:197]
INFO: [Synth 8-6155] done synthesizing module 'camera_registers' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/camera_registers.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/top_level.sv:4]
WARNING: [Synth 8-3936] Found unconnected internal register 'cb1_reg' and it is trimmed from '22' to '20' bits. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/rgb_to_ycrcb.sv:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'cr1_reg' and it is trimmed from '22' to '20' bits. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/rgb_to_ycrcb.sv:101]
WARNING: [Synth 8-3936] Found unconnected internal register 'y1_reg' and it is trimmed from '22' to '20' bits. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/rgb_to_ycrcb.sv:92]
WARNING: [Synth 8-6014] Unused sequential element last_scl_i_reg_reg was removed.  [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/i2c_master.v:285]
WARNING: [Synth 8-3848] Net fpga_tx in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/top_level.sv:31]
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-7129] Port fpga_tx in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port fpga_rx in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26078 ; free virtual = 36281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26078 ; free virtual = 36281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26078 ; free virtual = 36281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26078 ; free virtual = 36281
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26078 ; free virtual = 36280
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26078 ; free virtual = 36280
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26092 ; free virtual = 36295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26092 ; free virtual = 36295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26092 ; free virtual = 36295
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kmeans_controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'center_of_mass'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_receive'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_wrapper'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'phy_state_reg_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'camera_registers'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WAITING |                              001 |                               00
             CALCULATING |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'kmeans_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                DIVIDING |                               01 |                              001
                    DONE |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'divider'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SUMMING |                               00 |                               00
                DIVIDING |                               01 |                               01
                    DONE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'center_of_mass'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
                    DATA |                              010 |                              010
                    STOP |                              011 |                              011
                TRANSMIT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
           SEND_C1_BYTE1 |                              001 |                              001
           SEND_C1_BYTE2 |                              010 |                              010
           SEND_C1_BYTE3 |                              011 |                              011
           SEND_C2_BYTE1 |                              100 |                              100
           SEND_C2_BYTE2 |                              101 |                              101
           SEND_C2_BYTE3 |                              110 |                              110
                  iSTATE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                     000000000001 |                            00000
        STATE_START_WAIT |                     000000000010 |                            00011
         STATE_ADDRESS_1 |                     000000000100 |                            00101
         STATE_ADDRESS_2 |                     000000001000 |                            00110
              STATE_READ |                     000000010000 |                            01010
       STATE_ACTIVE_READ |                     000000100000 |                            00010
             STATE_START |                     000001000000 |                            00100
              STATE_STOP |                     000010000000 |                            01011
           STATE_WRITE_1 |                     000100000000 |                            00111
           STATE_WRITE_2 |                     001000000000 |                            01000
           STATE_WRITE_3 |                     010000000000 |                            01001
      STATE_ACTIVE_WRITE |                     100000000000 |                            00001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          PHY_STATE_IDLE |                             0000 |                            00000
       PHY_STATE_START_1 |                             0001 |                            00100
       PHY_STATE_START_2 |                             0010 |                            00101
        PHY_STATE_ACTIVE |                             0011 |                            00001
PHY_STATE_REPEATED_START_1 |                             0100 |                            00010
PHY_STATE_REPEATED_START_2 |                             0101 |                            00011
   PHY_STATE_WRITE_BIT_1 |                             0110 |                            00110
   PHY_STATE_WRITE_BIT_2 |                             0111 |                            00111
   PHY_STATE_WRITE_BIT_3 |                             1000 |                            01000
    PHY_STATE_READ_BIT_1 |                             1001 |                            01001
    PHY_STATE_READ_BIT_2 |                             1010 |                            01010
    PHY_STATE_READ_BIT_3 |                             1011 |                            01011
    PHY_STATE_READ_BIT_4 |                             1100 |                            01100
        PHY_STATE_STOP_1 |                             1101 |                            01101
        PHY_STATE_STOP_2 |                             1110 |                            01110
        PHY_STATE_STOP_3 |                             1111 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phy_state_reg_reg' using encoding 'sequential' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     RST |                        000000001 | 00000000000000000000000000000000
               WAIT_INIT |                        000000010 | 00000000000000000000000000000001
             GET_REGPAIR |                        000000100 | 00000000000000000000000000000010
            WAIT_REGPAIR |                        000001000 | 00000000000000000000000000000011
           WRITE_REGPAIR |                        000010000 | 00000000000000000000000000000100
               ISSUE_CMD |                        000100000 | 00000000000000000000000000000101
        WRITE_REGADDR_HI |                        001000000 | 00000000000000000000000000000110
        WRITE_REGADDR_LO |                        010000000 | 00000000000000000000000000000111
           WRITE_REGDATA |                        100000000 | 00000000000000000000000000001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'camera_registers'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26088 ; free virtual = 36293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 7     
	   4 Input   20 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 2     
	   5 Input    9 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 14    
	               24 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 7     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 23    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 71    
+---RAMs : 
	             239K Bit	(14400 X 17 bit)          RAMs := 1     
	               6K Bit	(256 X 24 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 4     
	   3 Input   33 Bit        Muxes := 4     
	   3 Input   32 Bit        Muxes := 10    
	   9 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	  16 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 1     
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 23    
	   5 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 20    
	   4 Input    9 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 1     
	  12 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	  22 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 52    
	   3 Input    1 Bit        Muxes := 44    
	   5 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 6     
	  12 Input    1 Bit        Muxes := 16    
	  16 Input    1 Bit        Muxes := 9     
	   6 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP yb_reg, operation Mode is: (A*(B:0x74))'.
DSP Report: register yb_reg is absorbed into DSP yb_reg.
DSP Report: operator yb0 is absorbed into DSP yb_reg.
DSP Report: Generating DSP y10, operation Mode is: PCIN+(A*(B:0x132))'.
DSP Report: register yr_reg is absorbed into DSP y10.
DSP Report: operator yr0 is absorbed into DSP y10.
DSP Report: operator y10 is absorbed into DSP y10.
DSP Report: Generating DSP y1_reg, operation Mode is: (PCIN+((A:0x259)*B)')'.
DSP Report: register y1_reg is absorbed into DSP y1_reg.
DSP Report: register yg_reg is absorbed into DSP y1_reg.
DSP Report: operator y10 is absorbed into DSP y1_reg.
DSP Report: operator yg0 is absorbed into DSP y1_reg.
DSP Report: Generating DSP crg_reg, operation Mode is: (A*(B:0x1ad))'.
DSP Report: register crg_reg is absorbed into DSP crg_reg.
DSP Report: operator crg0 is absorbed into DSP crg_reg.
DSP Report: Generating DSP crb_reg, operation Mode is: (A*(B:0x53))'.
DSP Report: register crb_reg is absorbed into DSP crb_reg.
DSP Report: operator crb0 is absorbed into DSP crb_reg.
DSP Report: Generating DSP cbr_reg, operation Mode is: (A*(B:0xad))'.
DSP Report: register cbr_reg is absorbed into DSP cbr_reg.
DSP Report: operator cbr0 is absorbed into DSP cbr_reg.
DSP Report: Generating DSP cbg_reg, operation Mode is: (A*(B:0x153))'.
DSP Report: register cbg_reg is absorbed into DSP cbg_reg.
DSP Report: operator cbg0 is absorbed into DSP cbg_reg.
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-7129] Port fpga_tx in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port fpga_rx in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element point_memory/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'km_c/start_iteration_out_reg/Q' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans_controller.sv:37]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans_controller.sv:37]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans_controller.sv:37]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'km_c/km_valid_in_reg/Q' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans_controller.sv:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans_controller.sv:36]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/kmeans_controller.sv:36]
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module divider__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module divider__1.
WARNING: [Synth 8-3332] Sequential element (c1_com/FSM_sequential_state_reg[1]) is unused and will be removed from module kmeans.
WARNING: [Synth 8-3332] Sequential element (c1_com/FSM_sequential_state_reg[0]) is unused and will be removed from module kmeans.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (c2_com/FSM_sequential_state_reg[1]) is unused and will be removed from module kmeans.
WARNING: [Synth 8-3332] Sequential element (c2_com/FSM_sequential_state_reg[0]) is unused and will be removed from module kmeans.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'centroids_ready_reg/Q' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/top_level.sv:432]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/top_level.sv:432]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/hdl/top_level.sv:432]
WARNING: [Synth 8-3332] Sequential element (crw/sccb_c/FSM_onehot_state_reg_reg[7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (crw/sccb_c/FSM_onehot_state_reg_reg[6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (crw/sccb_c/FSM_onehot_state_reg_reg[5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (crw/sccb_c/FSM_onehot_state_reg_reg[4]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26085 ; free virtual = 36301
---------------------------------------------------------------------------------
 Sort Area is  yb_reg_0 : 0 0 : 162 685 : Used 1 time 0
 Sort Area is  yb_reg_0 : 0 1 : 226 685 : Used 1 time 0
 Sort Area is  yb_reg_0 : 0 2 : 297 685 : Used 1 time 0
 Sort Area is  cbg_reg_7 : 0 0 : 345 345 : Used 1 time 0
 Sort Area is  crg_reg_5 : 0 0 : 345 345 : Used 1 time 0
 Sort Area is  cbr_reg_8 : 0 0 : 225 225 : Used 1 time 0
 Sort Area is  crb_reg_4 : 0 0 : 162 162 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first: | BRAM_reg   | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb_to_ycrcb | (A*(B:0x74))'          | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | PCIN+(A*(B:0x132))'    | 10     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (PCIN+((A:0x259)*B)')' | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb | (A*(B:0x1ad))'         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0x53))'          | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0xad))'          | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0x153))'         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+-------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26089 ; free virtual = 36304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26089 ; free virtual = 36304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first: | BRAM_reg   | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26089 ; free virtual = 36304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26090 ; free virtual = 36306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26090 ; free virtual = 36306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26090 ; free virtual = 36306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26090 ; free virtual = 36306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26090 ; free virtual = 36306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26090 ; free virtual = 36306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | vcount_pipe_reg[3][7] | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top_level   | hcount_pipe_reg[3][8] | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|top_level   | valid_pipe_reg[3]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb_to_ycrcb | (A'*B)'     | 8      | 9      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A'*B)'     | 8      | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     5|
|2     |CARRY4    |    31|
|3     |DSP48E1   |     2|
|4     |LUT1      |    43|
|5     |LUT2      |    57|
|6     |LUT3      |    59|
|7     |LUT4      |    84|
|8     |LUT5      |    67|
|9     |LUT6      |   109|
|10    |PLLE2_ADV |     1|
|11    |RAMB18E1  |     1|
|12    |SRL16E    |    18|
|13    |FDRE      |   324|
|14    |FDSE      |     9|
|15    |IBUF      |    22|
|16    |IOBUF     |     2|
|17    |OBUF      |    40|
|18    |OBUFT     |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26090 ; free virtual = 36306
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26090 ; free virtual = 36306
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26090 ; free virtual = 36306
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26388 ; free virtual = 36603
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'ddr3_mig'. The XDC file /home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/ddr3_mig/ip/ddr3_mig/ddr3_mig/user_design/constraints/ddr3_mig.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo'. The XDC file /home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/fifo.xdc will not be read for any cell of this module.
Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Illegal DRIVE value '24' for standard 'LVCMOS33'.  4, 8, 12, 16 [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:32]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:45]
INFO: [Timing 38-2] Deriving generated clocks [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:45]
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:45]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:45]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_clocks clk_pll_i]'. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:45]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:46]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:46]
WARNING: [Vivado 12-627] No clocks matched 'clk_pixel_cw_hdmi'. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:46]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:46]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_clocks clk_pll_i]'. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:46]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_pixel_cw_hdmi'. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:47]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:47]
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:47]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:47]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_clocks clk_pixel_cw_hdmi]'. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:47]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:48]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:48]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_clocks clk_pll_i]'. [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc:48]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/xdc/top_level.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo'. The XDC file /home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/ip/fifo/ip/fifo/fifo_clocks.xdc will not be read for any cell of this module.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26393 ; free virtual = 36608
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete | Checksum: c4be5ef3
INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 100 Warnings, 17 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3488.559 ; gain = 8.004 ; free physical = 26393 ; free virtual = 36608
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3200.192; main = 2902.814; forked = 447.501
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4516.492; main = 3480.559; forked = 1035.934
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26397 ; free virtual = 36612

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2957f3177

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26397 ; free virtual = 36612

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2957f3177

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26396 ; free virtual = 36611

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2957f3177

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26396 ; free virtual = 36611
Phase 1 Initialization | Checksum: 2957f3177

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26396 ; free virtual = 36611

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2957f3177

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26396 ; free virtual = 36611

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2957f3177

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26396 ; free virtual = 36611
Phase 2 Timer Update And Timing Data Collection | Checksum: 2957f3177

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26396 ; free virtual = 36611

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2957f3177

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26396 ; free virtual = 36611
Retarget | Checksum: 2957f3177
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 25601421e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26396 ; free virtual = 36611
Constant propagation | Checksum: 25601421e
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 28b0a347a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26396 ; free virtual = 36611
Sweep | Checksum: 28b0a347a
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 2 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 28b0a347a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26396 ; free virtual = 36611
BUFG optimization | Checksum: 28b0a347a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 28b0a347a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26396 ; free virtual = 36611
Shift Register Optimization | Checksum: 28b0a347a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 200430c23

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26396 ; free virtual = 36611
Post Processing Netlist | Checksum: 200430c23
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 22383b9af

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26396 ; free virtual = 36611

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26396 ; free virtual = 36611
Phase 9.2 Verifying Netlist Connectivity | Checksum: 22383b9af

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26396 ; free virtual = 36611
Phase 9 Finalization | Checksum: 22383b9af

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26396 ; free virtual = 36611
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               2  |               2  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 22383b9af

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3488.559 ; gain = 0.000 ; free physical = 26396 ; free virtual = 36611

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 2
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1f7f0b92a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26397 ; free virtual = 36612
Ending Power Optimization Task | Checksum: 1f7f0b92a

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3607.664 ; gain = 119.105 ; free physical = 26397 ; free virtual = 36612

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 23e215739

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26395 ; free virtual = 36611
Ending Final Cleanup Task | Checksum: 23e215739

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26395 ; free virtual = 36611

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26395 ; free virtual = 36611
Ending Netlist Obfuscation Task | Checksum: 23e215739

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26395 ; free virtual = 36611
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26398 ; free virtual = 36613
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14df87829

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26398 ; free virtual = 36613
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26398 ; free virtual = 36613

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 21c6c5045

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26398 ; free virtual = 36613

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27f1e10c1

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26399 ; free virtual = 36614

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27f1e10c1

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26399 ; free virtual = 36614
Phase 1 Placer Initialization | Checksum: 27f1e10c1

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26399 ; free virtual = 36614

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2dd7ccb16

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26399 ; free virtual = 36614

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2b7a32a57

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26399 ; free virtual = 36614

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2b7a32a57

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26399 ; free virtual = 36614

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 344226301

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26416 ; free virtual = 36631

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 10 nets or LUTs. Breaked 0 LUT, combined 10 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26416 ; free virtual = 36631

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             10  |                    10  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             10  |                    10  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 29363f18d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26416 ; free virtual = 36631
Phase 2.4 Global Placement Core | Checksum: 2581d4f1e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26416 ; free virtual = 36631
Phase 2 Global Placement | Checksum: 2581d4f1e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26416 ; free virtual = 36631

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 29b5fe193

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26415 ; free virtual = 36630

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 187b23774

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26415 ; free virtual = 36630

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24e311177

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26415 ; free virtual = 36630

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17b5d3a32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26415 ; free virtual = 36630

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b67bab1b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26414 ; free virtual = 36629

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 293705e80

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26414 ; free virtual = 36629

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 27df01131

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26414 ; free virtual = 36629

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2af5097ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26414 ; free virtual = 36629

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e187bff6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26416 ; free virtual = 36632
Phase 3 Detail Placement | Checksum: 1e187bff6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26416 ; free virtual = 36632

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21e9fd7e9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.656 | TNS=-7.427 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f28a39c1

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26418 ; free virtual = 36634
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 227fc3d1a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26418 ; free virtual = 36634
Phase 4.1.1.1 BUFG Insertion | Checksum: 21e9fd7e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26418 ; free virtual = 36634

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.318. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1beffd618

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26417 ; free virtual = 36633

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26417 ; free virtual = 36633
Phase 4.1 Post Commit Optimization | Checksum: 1beffd618

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26417 ; free virtual = 36633

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1beffd618

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26417 ; free virtual = 36633

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1beffd618

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26417 ; free virtual = 36633
Phase 4.3 Placer Reporting | Checksum: 1beffd618

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26417 ; free virtual = 36633

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26417 ; free virtual = 36633

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26417 ; free virtual = 36633
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25f0adada

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26417 ; free virtual = 36633
Ending Placer Task | Checksum: 17bed1d1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26417 ; free virtual = 36633
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
Found setup timing violations => running physical optimization
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.00s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26412 ; free virtual = 36628

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.318 | TNS=-3.615 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d17e7a47

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26412 ; free virtual = 36627
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.318 | TNS=-3.615 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1d17e7a47

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26412 ; free virtual = 36627

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.318 | TNS=-3.615 |
INFO: [Physopt 32-663] Processed net km_c/addrb[10].  Re-placed instance km_c/addrb_out_reg[10]
INFO: [Physopt 32-735] Processed net km_c/addrb[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.318 | TNS=-3.485 |
INFO: [Physopt 32-663] Processed net km_c/addrb[11].  Re-placed instance km_c/addrb_out_reg[11]
INFO: [Physopt 32-735] Processed net km_c/addrb[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.318 | TNS=-3.341 |
INFO: [Physopt 32-663] Processed net km_c/addrb[12].  Re-placed instance km_c/addrb_out_reg[12]
INFO: [Physopt 32-735] Processed net km_c/addrb[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.292 | TNS=-3.245 |
INFO: [Physopt 32-663] Processed net km_c/addrb[3].  Re-placed instance km_c/addrb_out_reg[3]
INFO: [Physopt 32-735] Processed net km_c/addrb[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.292 | TNS=-3.352 |
INFO: [Physopt 32-663] Processed net km_c/addrb[7].  Re-placed instance km_c/addrb_out_reg[7]
INFO: [Physopt 32-735] Processed net km_c/addrb[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.292 | TNS=-3.449 |
INFO: [Physopt 32-663] Processed net km_c/addrb[9].  Re-placed instance km_c/addrb_out_reg[9]
INFO: [Physopt 32-735] Processed net km_c/addrb[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.230 | TNS=-3.459 |
INFO: [Physopt 32-702] Processed net km_c/addrb_out_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_camera_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out1_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out1_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out2_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out2_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out2_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net km_c/addrb_out[14]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net km_c/addrb_out[14]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.220 | TNS=-3.404 |
INFO: [Physopt 32-663] Processed net km_c/addrb[3].  Re-placed instance km_c/addrb_out_reg[3]
INFO: [Physopt 32-735] Processed net km_c/addrb[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.209 | TNS=-3.263 |
INFO: [Physopt 32-663] Processed net km_c/addrb[7].  Re-placed instance km_c/addrb_out_reg[7]
INFO: [Physopt 32-735] Processed net km_c/addrb[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-3.123 |
INFO: [Physopt 32-663] Processed net km_c/addrb_out[14]_i_1_n_0.  Re-placed instance km_c/addrb_out[14]_i_1
INFO: [Physopt 32-735] Processed net km_c/addrb_out[14]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.200 | TNS=-2.303 |
INFO: [Physopt 32-702] Processed net km_c/addrb[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out[14]_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net num_points_reg[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net num_points_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.192 | TNS=-2.143 |
INFO: [Physopt 32-702] Processed net num_points_reg[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_camera_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out1_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out1_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out2_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out[14]_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net num_points_reg[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.192 | TNS=-2.143 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26411 ; free virtual = 36626
Phase 3 Critical Path Optimization | Checksum: 1d17e7a47

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26411 ; free virtual = 36626

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.192 | TNS=-2.143 |
INFO: [Physopt 32-702] Processed net km_c/addrb[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_camera_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out1_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out1_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out2_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out2_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out2_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out[14]_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net num_points_reg[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_camera_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out1_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out1_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out2_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net km_c/addrb_out[14]_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net num_points_reg[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.192 | TNS=-2.143 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26412 ; free virtual = 36627
Phase 4 Critical Path Optimization | Checksum: 1d17e7a47

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26412 ; free virtual = 36627
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26412 ; free virtual = 36627
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.192 | TNS=-2.143 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.126  |          1.473  |            2  |              0  |                    11  |           0  |           2  |  00:00:01  |
|  Total          |          0.126  |          1.473  |            2  |              0  |                    11  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26412 ; free virtual = 36627
Ending Physical Synthesis Task | Checksum: 1aa5955de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26412 ; free virtual = 36627
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ae9af75f ConstDB: 0 ShapeSum: 427d9dd8 RouteDB: aa913336
Post Restoration Checksum: NetGraph: 41c1b351 | NumContArr: 4693f62d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 20da79eb8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 20da79eb8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 20da79eb8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f6a6ab59

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.169 | TNS=-1.985 | WHS=-0.140 | THS=-10.135|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 695
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 695
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 23b8d75bb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 23b8d75bb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 27982db81

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636
Phase 4 Initial Routing | Checksum: 27982db81

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.278 | TNS=-4.005 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 312f48027

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.278 | TNS=-3.981 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2bee8427e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636
Phase 5 Rip-up And Reroute | Checksum: 2bee8427e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26b86ef5d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.186 | TNS=-2.084 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 18a76eb8c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 18a76eb8c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636
Phase 6 Delay and Skew Optimization | Checksum: 18a76eb8c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-1.465 | WHS=0.102  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 24866b02f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636
Phase 7 Post Hold Fix | Checksum: 24866b02f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 24866b02f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-1.465 | WHS=0.102  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 24866b02f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.149087 %
  Global Horizontal Routing Utilization  = 0.184409 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 25%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 9 Route finalize | Checksum: 24866b02f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 24866b02f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 30fcc0027

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26421 ; free virtual = 36636
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.150. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 195dc2851

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26423 ; free virtual = 36638
Phase 12 Incr Placement Change | Checksum: 195dc2851

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26423 ; free virtual = 36638

Phase 13 Build RT Design
Checksum: PlaceDB: 43cc8910 ConstDB: 0 ShapeSum: fcd07635 RouteDB: 553f290c
Post Restoration Checksum: NetGraph: de286847 | NumContArr: 516125fc | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 2b4db837d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26423 ; free virtual = 36638

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 2b4db837d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26423 ; free virtual = 36638

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 19c9993b8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26423 ; free virtual = 36638
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 165ed0019

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26423 ; free virtual = 36638
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.219 | TNS=-2.504 | WHS=-0.140 | THS=-10.140|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.14813 %
  Global Horizontal Routing Utilization  = 0.182457 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9
  Number of Partially Routed Nets     = 6
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 19568c7ed

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26423 ; free virtual = 36638

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 19568c7ed

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26423 ; free virtual = 36638

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 2323e427f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26423 ; free virtual = 36638
Phase 16 Initial Routing | Checksum: 2323e427f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26423 ; free virtual = 36638
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+====================+=========================+
| Launch Setup Clock | Launch Hold Clock  | Pin                     |
+====================+====================+=========================+
| clk_camera_cw_fast | clk_camera_cw_fast | km_c/addrb_out_reg[7]/D |
+--------------------+--------------------+-------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.242 | TNS=-3.033 | WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 2fbd8f579

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26423 ; free virtual = 36638

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.242 | TNS=-3.033 | WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 24a79cd18

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26423 ; free virtual = 36639
Phase 17 Rip-up And Reroute | Checksum: 24a79cd18

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26423 ; free virtual = 36639

Phase 18 Delay and Skew Optimization

Phase 18.1 Delay CleanUp

Phase 18.1.1 Update Timing
Phase 18.1.1 Update Timing | Checksum: 26dc55dd0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26424 ; free virtual = 36639
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.150 | TNS=-1.442 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 18.1 Delay CleanUp | Checksum: 199e9aad9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26424 ; free virtual = 36639

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 199e9aad9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26424 ; free virtual = 36639
Phase 18 Delay and Skew Optimization | Checksum: 199e9aad9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26424 ; free virtual = 36639

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.138 | TNS=-1.310 | WHS=0.102  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 2745f1dea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26424 ; free virtual = 36639
Phase 19 Post Hold Fix | Checksum: 2745f1dea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26424 ; free virtual = 36639

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 2745f1dea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26424 ; free virtual = 36639
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.138 | TNS=-1.310 | WHS=0.102  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 2745f1dea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26424 ; free virtual = 36639

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.148848 %
  Global Horizontal Routing Utilization  = 0.184019 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 25%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 21 Route finalize | Checksum: 2745f1dea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26424 ; free virtual = 36639

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 2745f1dea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26424 ; free virtual = 36639

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 25633dc6c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26424 ; free virtual = 36639

Phase 24 Post Process Routing
Phase 24 Post Process Routing | Checksum: 25633dc6c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26424 ; free virtual = 36639

Phase 25 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.136 | TNS=-1.292 | WHS=0.104  | THS=0.000  |

Phase 25 Post Router Timing | Checksum: 1ce6a6ace

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26424 ; free virtual = 36639
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 8 secs

Phase 26 Post-Route Event Processing
Phase 26 Post-Route Event Processing | Checksum: 1e4550e4e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26424 ; free virtual = 36639
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1e4550e4e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26424 ; free virtual = 36639

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26424 ; free virtual = 36639
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/9e4b5af6b46a4cca81cf371d60edf208/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14013472 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 3607.664 ; gain = 0.000 ; free physical = 26412 ; free virtual = 36628
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 06:18:25 2024...
