NUM_CU ,64,
NUM_CU_CLUSTERS ,1,
NUM_CU_PER_CLUSTER ,64,
NUM_SE_PER_CLUSTER ,4,
TPU_EN ,1,
CHIPLET_MODE_EN ,0,
INT8_DL_MACS_PER_CU,2048,
FP16_DL_MACS_PER_CU ,1024,
FP32_DL_MACS_PER_CU ,256,
FP64_DL_MACS_PER_CU ,0,
DL_INSTR_LARGE_BLOCK , 32x32x32x1,
DL_INSTR_SMALL_BLOCK , 32x4x32x1,
DL_OTHER_INSTR_BLOCK , 32x32x4x1; 32x32x8x1,
ALU_SPEEDUP_PER_CU ,4, 4x speedup per CU from tensor ALUs compared to vega64
CU_SPEEDUP ,2, 2x speedup from more CUs
LEGACY_INT8_MACS_PER_CU ,32,
LEGACY_FP16_MACS_PER_CU ,32,
LEGACY_FP32_MACS_PER_CU ,32,
ARCH_VGPR_SIZE_PER_CU ,4194304, bytes
ACCUM_VGPR_SIZE_PER_CU ,0, bytes
TOTAL_VGPR_SIZE_PER_CU ,4194304, bytes
ARCH_VGPR_RD_PORTS_PER_CU ,16,
ARCH_VGPR_RD_BW_PER_CU ,64, bytes/cc
ARCH_VGPR_WR_PORTS_PER_CU ,16,
ARCH_VGPR_WR_BW_PER_CU ,64, bytes/cc
VGPR_RD_BW ,1024, bytes/cc
VGPR_WR_BW ,1024, bytes/cc
LDS_BW ,0, bytes/cc
LDS_SIZE ,0, bytes
L1_BW ,0, bytes/cc
L1_SIZE ,0, bytes
L1_CACHE_LINE_SIZE ,0, bytes
L2_READ_BUSES_PER_SE ,1,
L2_READ_BUS_WIDTH ,512, bytes/cc
L2_WRITE_BUSES_PER_SE ,1,
L2_WRITE_BUS_WIDTH ,512, bytes/cc
L2_ACCUMULATE_BUSES_PER_SE ,1,
L2_ACCUMULATE_BUS_WIDTH ,512, bytes/cc
L2_SIZE ,16777216, bytes
L2_CACHE_LINE_SIZE ,128, bytes
L2_HIT_LATENCY ,0, cycles
L2_MISS_LATENCY ,520,
L2_REPEATER_LATENCY,2,cycles
L2_DF_BW ,2048, bytes/cc
STACKED_MEM_BW ,0, bytes/cc
HBM_FREQ ,2.4, GHz
HBM_BUS_WIDTH ,4096, bits
HBM_EFFICIENCY ,0.9,
GPU_FREQ ,1.775, GHz
L3_SIZE ,0, bytes
L3_BW ,0, bytes/cc
NUM_GMI_LINKS ,0,
GMI_LINK_BW ,0, GB/s
GMI_EFFICIENCY_CU ,0,
GMI_EFFICIENCY_SDMA ,0,
INST_FETCH_BUBBLE ,0, cycles
