// Seed: 1249876353
`resetall `timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    output logic id_6,
    output id_7
);
  logic id_8;
  type_0 id_9 (
      id_7,
      id_5,
      id_1(id_4, 1, id_8)
  );
  logic id_10;
endmodule
