/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* CK */
.set CK__0__DR, CYREG_GPIO_PRT0_DR
.set CK__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CK__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CK__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CK__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CK__0__HSIOM_MASK, 0x0000000F
.set CK__0__HSIOM_SHIFT, 0
.set CK__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CK__0__INTR, CYREG_GPIO_PRT0_INTR
.set CK__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CK__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CK__0__MASK, 0x01
.set CK__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CK__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CK__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CK__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CK__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CK__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CK__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CK__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CK__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CK__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CK__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CK__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CK__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CK__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CK__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CK__0__PC, CYREG_GPIO_PRT0_PC
.set CK__0__PC2, CYREG_GPIO_PRT0_PC2
.set CK__0__PORT, 0
.set CK__0__PS, CYREG_GPIO_PRT0_PS
.set CK__0__SHIFT, 0
.set CK__DR, CYREG_GPIO_PRT0_DR
.set CK__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CK__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CK__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CK__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CK__INTR, CYREG_GPIO_PRT0_INTR
.set CK__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CK__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CK__MASK, 0x01
.set CK__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CK__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CK__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CK__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CK__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CK__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CK__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CK__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CK__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CK__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CK__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CK__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CK__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CK__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CK__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CK__PC, CYREG_GPIO_PRT0_PC
.set CK__PC2, CYREG_GPIO_PRT0_PC2
.set CK__PORT, 0
.set CK__PS, CYREG_GPIO_PRT0_PS
.set CK__SHIFT, 0

/* D0 */
.set D0__0__DR, CYREG_GPIO_PRT0_DR
.set D0__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set D0__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set D0__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set D0__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set D0__0__HSIOM_MASK, 0x000000F0
.set D0__0__HSIOM_SHIFT, 4
.set D0__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set D0__0__INTR, CYREG_GPIO_PRT0_INTR
.set D0__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set D0__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set D0__0__MASK, 0x02
.set D0__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D0__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D0__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D0__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D0__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D0__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D0__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D0__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D0__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D0__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D0__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D0__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D0__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D0__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D0__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D0__0__PC, CYREG_GPIO_PRT0_PC
.set D0__0__PC2, CYREG_GPIO_PRT0_PC2
.set D0__0__PORT, 0
.set D0__0__PS, CYREG_GPIO_PRT0_PS
.set D0__0__SHIFT, 1
.set D0__DR, CYREG_GPIO_PRT0_DR
.set D0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set D0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set D0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set D0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set D0__INTR, CYREG_GPIO_PRT0_INTR
.set D0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set D0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set D0__MASK, 0x02
.set D0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D0__PC, CYREG_GPIO_PRT0_PC
.set D0__PC2, CYREG_GPIO_PRT0_PC2
.set D0__PORT, 0
.set D0__PS, CYREG_GPIO_PRT0_PS
.set D0__SHIFT, 1

/* D1 */
.set D1__0__DR, CYREG_GPIO_PRT0_DR
.set D1__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set D1__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set D1__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set D1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set D1__0__HSIOM_MASK, 0x00000F00
.set D1__0__HSIOM_SHIFT, 8
.set D1__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set D1__0__INTR, CYREG_GPIO_PRT0_INTR
.set D1__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set D1__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set D1__0__MASK, 0x04
.set D1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D1__0__PC, CYREG_GPIO_PRT0_PC
.set D1__0__PC2, CYREG_GPIO_PRT0_PC2
.set D1__0__PORT, 0
.set D1__0__PS, CYREG_GPIO_PRT0_PS
.set D1__0__SHIFT, 2
.set D1__DR, CYREG_GPIO_PRT0_DR
.set D1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set D1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set D1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set D1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set D1__INTR, CYREG_GPIO_PRT0_INTR
.set D1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set D1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set D1__MASK, 0x04
.set D1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D1__PC, CYREG_GPIO_PRT0_PC
.set D1__PC2, CYREG_GPIO_PRT0_PC2
.set D1__PORT, 0
.set D1__PS, CYREG_GPIO_PRT0_PS
.set D1__SHIFT, 2

/* D2 */
.set D2__0__DR, CYREG_GPIO_PRT0_DR
.set D2__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set D2__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set D2__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set D2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set D2__0__HSIOM_MASK, 0x0000F000
.set D2__0__HSIOM_SHIFT, 12
.set D2__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set D2__0__INTR, CYREG_GPIO_PRT0_INTR
.set D2__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set D2__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set D2__0__MASK, 0x08
.set D2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D2__0__PC, CYREG_GPIO_PRT0_PC
.set D2__0__PC2, CYREG_GPIO_PRT0_PC2
.set D2__0__PORT, 0
.set D2__0__PS, CYREG_GPIO_PRT0_PS
.set D2__0__SHIFT, 3
.set D2__DR, CYREG_GPIO_PRT0_DR
.set D2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set D2__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set D2__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set D2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set D2__INTR, CYREG_GPIO_PRT0_INTR
.set D2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set D2__INTSTAT, CYREG_GPIO_PRT0_INTR
.set D2__MASK, 0x08
.set D2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D2__PC, CYREG_GPIO_PRT0_PC
.set D2__PC2, CYREG_GPIO_PRT0_PC2
.set D2__PORT, 0
.set D2__PS, CYREG_GPIO_PRT0_PS
.set D2__SHIFT, 3

/* D3 */
.set D3__0__DR, CYREG_GPIO_PRT0_DR
.set D3__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set D3__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set D3__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set D3__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set D3__0__HSIOM_MASK, 0x000F0000
.set D3__0__HSIOM_SHIFT, 16
.set D3__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set D3__0__INTR, CYREG_GPIO_PRT0_INTR
.set D3__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set D3__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set D3__0__MASK, 0x10
.set D3__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D3__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D3__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D3__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D3__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D3__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D3__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D3__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D3__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D3__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D3__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D3__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D3__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D3__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D3__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D3__0__PC, CYREG_GPIO_PRT0_PC
.set D3__0__PC2, CYREG_GPIO_PRT0_PC2
.set D3__0__PORT, 0
.set D3__0__PS, CYREG_GPIO_PRT0_PS
.set D3__0__SHIFT, 4
.set D3__DR, CYREG_GPIO_PRT0_DR
.set D3__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set D3__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set D3__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set D3__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set D3__INTR, CYREG_GPIO_PRT0_INTR
.set D3__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set D3__INTSTAT, CYREG_GPIO_PRT0_INTR
.set D3__MASK, 0x10
.set D3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D3__PC, CYREG_GPIO_PRT0_PC
.set D3__PC2, CYREG_GPIO_PRT0_PC2
.set D3__PORT, 0
.set D3__PS, CYREG_GPIO_PRT0_PS
.set D3__SHIFT, 4

/* D4 */
.set D4__0__DR, CYREG_GPIO_PRT0_DR
.set D4__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set D4__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set D4__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set D4__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set D4__0__HSIOM_MASK, 0x00F00000
.set D4__0__HSIOM_SHIFT, 20
.set D4__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set D4__0__INTR, CYREG_GPIO_PRT0_INTR
.set D4__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set D4__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set D4__0__MASK, 0x20
.set D4__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D4__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D4__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D4__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D4__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D4__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D4__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D4__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D4__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D4__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D4__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D4__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D4__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D4__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D4__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D4__0__PC, CYREG_GPIO_PRT0_PC
.set D4__0__PC2, CYREG_GPIO_PRT0_PC2
.set D4__0__PORT, 0
.set D4__0__PS, CYREG_GPIO_PRT0_PS
.set D4__0__SHIFT, 5
.set D4__DR, CYREG_GPIO_PRT0_DR
.set D4__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set D4__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set D4__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set D4__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set D4__INTR, CYREG_GPIO_PRT0_INTR
.set D4__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set D4__INTSTAT, CYREG_GPIO_PRT0_INTR
.set D4__MASK, 0x20
.set D4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D4__PC, CYREG_GPIO_PRT0_PC
.set D4__PC2, CYREG_GPIO_PRT0_PC2
.set D4__PORT, 0
.set D4__PS, CYREG_GPIO_PRT0_PS
.set D4__SHIFT, 5

/* D5 */
.set D5__0__DR, CYREG_GPIO_PRT1_DR
.set D5__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set D5__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set D5__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set D5__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set D5__0__HSIOM_MASK, 0x0000000F
.set D5__0__HSIOM_SHIFT, 0
.set D5__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set D5__0__INTR, CYREG_GPIO_PRT1_INTR
.set D5__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set D5__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set D5__0__MASK, 0x01
.set D5__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set D5__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set D5__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set D5__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set D5__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set D5__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set D5__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set D5__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set D5__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set D5__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set D5__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set D5__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set D5__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set D5__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set D5__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set D5__0__PC, CYREG_GPIO_PRT1_PC
.set D5__0__PC2, CYREG_GPIO_PRT1_PC2
.set D5__0__PORT, 1
.set D5__0__PS, CYREG_GPIO_PRT1_PS
.set D5__0__SHIFT, 0
.set D5__DR, CYREG_GPIO_PRT1_DR
.set D5__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set D5__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set D5__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set D5__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set D5__INTR, CYREG_GPIO_PRT1_INTR
.set D5__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set D5__INTSTAT, CYREG_GPIO_PRT1_INTR
.set D5__MASK, 0x01
.set D5__PA__CFG0, CYREG_UDB_PA1_CFG0
.set D5__PA__CFG1, CYREG_UDB_PA1_CFG1
.set D5__PA__CFG10, CYREG_UDB_PA1_CFG10
.set D5__PA__CFG11, CYREG_UDB_PA1_CFG11
.set D5__PA__CFG12, CYREG_UDB_PA1_CFG12
.set D5__PA__CFG13, CYREG_UDB_PA1_CFG13
.set D5__PA__CFG14, CYREG_UDB_PA1_CFG14
.set D5__PA__CFG2, CYREG_UDB_PA1_CFG2
.set D5__PA__CFG3, CYREG_UDB_PA1_CFG3
.set D5__PA__CFG4, CYREG_UDB_PA1_CFG4
.set D5__PA__CFG5, CYREG_UDB_PA1_CFG5
.set D5__PA__CFG6, CYREG_UDB_PA1_CFG6
.set D5__PA__CFG7, CYREG_UDB_PA1_CFG7
.set D5__PA__CFG8, CYREG_UDB_PA1_CFG8
.set D5__PA__CFG9, CYREG_UDB_PA1_CFG9
.set D5__PC, CYREG_GPIO_PRT1_PC
.set D5__PC2, CYREG_GPIO_PRT1_PC2
.set D5__PORT, 1
.set D5__PS, CYREG_GPIO_PRT1_PS
.set D5__SHIFT, 0

/* D6 */
.set D6__0__DR, CYREG_GPIO_PRT1_DR
.set D6__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set D6__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set D6__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set D6__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set D6__0__HSIOM_MASK, 0x000000F0
.set D6__0__HSIOM_SHIFT, 4
.set D6__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set D6__0__INTR, CYREG_GPIO_PRT1_INTR
.set D6__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set D6__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set D6__0__MASK, 0x02
.set D6__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set D6__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set D6__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set D6__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set D6__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set D6__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set D6__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set D6__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set D6__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set D6__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set D6__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set D6__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set D6__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set D6__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set D6__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set D6__0__PC, CYREG_GPIO_PRT1_PC
.set D6__0__PC2, CYREG_GPIO_PRT1_PC2
.set D6__0__PORT, 1
.set D6__0__PS, CYREG_GPIO_PRT1_PS
.set D6__0__SHIFT, 1
.set D6__DR, CYREG_GPIO_PRT1_DR
.set D6__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set D6__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set D6__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set D6__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set D6__INTR, CYREG_GPIO_PRT1_INTR
.set D6__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set D6__INTSTAT, CYREG_GPIO_PRT1_INTR
.set D6__MASK, 0x02
.set D6__PA__CFG0, CYREG_UDB_PA1_CFG0
.set D6__PA__CFG1, CYREG_UDB_PA1_CFG1
.set D6__PA__CFG10, CYREG_UDB_PA1_CFG10
.set D6__PA__CFG11, CYREG_UDB_PA1_CFG11
.set D6__PA__CFG12, CYREG_UDB_PA1_CFG12
.set D6__PA__CFG13, CYREG_UDB_PA1_CFG13
.set D6__PA__CFG14, CYREG_UDB_PA1_CFG14
.set D6__PA__CFG2, CYREG_UDB_PA1_CFG2
.set D6__PA__CFG3, CYREG_UDB_PA1_CFG3
.set D6__PA__CFG4, CYREG_UDB_PA1_CFG4
.set D6__PA__CFG5, CYREG_UDB_PA1_CFG5
.set D6__PA__CFG6, CYREG_UDB_PA1_CFG6
.set D6__PA__CFG7, CYREG_UDB_PA1_CFG7
.set D6__PA__CFG8, CYREG_UDB_PA1_CFG8
.set D6__PA__CFG9, CYREG_UDB_PA1_CFG9
.set D6__PC, CYREG_GPIO_PRT1_PC
.set D6__PC2, CYREG_GPIO_PRT1_PC2
.set D6__PORT, 1
.set D6__PS, CYREG_GPIO_PRT1_PS
.set D6__SHIFT, 1

/* D7 */
.set D7__0__DR, CYREG_GPIO_PRT1_DR
.set D7__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set D7__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set D7__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set D7__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set D7__0__HSIOM_MASK, 0x00000F00
.set D7__0__HSIOM_SHIFT, 8
.set D7__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set D7__0__INTR, CYREG_GPIO_PRT1_INTR
.set D7__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set D7__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set D7__0__MASK, 0x04
.set D7__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set D7__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set D7__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set D7__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set D7__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set D7__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set D7__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set D7__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set D7__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set D7__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set D7__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set D7__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set D7__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set D7__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set D7__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set D7__0__PC, CYREG_GPIO_PRT1_PC
.set D7__0__PC2, CYREG_GPIO_PRT1_PC2
.set D7__0__PORT, 1
.set D7__0__PS, CYREG_GPIO_PRT1_PS
.set D7__0__SHIFT, 2
.set D7__DR, CYREG_GPIO_PRT1_DR
.set D7__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set D7__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set D7__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set D7__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set D7__INTR, CYREG_GPIO_PRT1_INTR
.set D7__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set D7__INTSTAT, CYREG_GPIO_PRT1_INTR
.set D7__MASK, 0x04
.set D7__PA__CFG0, CYREG_UDB_PA1_CFG0
.set D7__PA__CFG1, CYREG_UDB_PA1_CFG1
.set D7__PA__CFG10, CYREG_UDB_PA1_CFG10
.set D7__PA__CFG11, CYREG_UDB_PA1_CFG11
.set D7__PA__CFG12, CYREG_UDB_PA1_CFG12
.set D7__PA__CFG13, CYREG_UDB_PA1_CFG13
.set D7__PA__CFG14, CYREG_UDB_PA1_CFG14
.set D7__PA__CFG2, CYREG_UDB_PA1_CFG2
.set D7__PA__CFG3, CYREG_UDB_PA1_CFG3
.set D7__PA__CFG4, CYREG_UDB_PA1_CFG4
.set D7__PA__CFG5, CYREG_UDB_PA1_CFG5
.set D7__PA__CFG6, CYREG_UDB_PA1_CFG6
.set D7__PA__CFG7, CYREG_UDB_PA1_CFG7
.set D7__PA__CFG8, CYREG_UDB_PA1_CFG8
.set D7__PA__CFG9, CYREG_UDB_PA1_CFG9
.set D7__PC, CYREG_GPIO_PRT1_PC
.set D7__PC2, CYREG_GPIO_PRT1_PC2
.set D7__PORT, 1
.set D7__PS, CYREG_GPIO_PRT1_PS
.set D7__SHIFT, 2

/* OE */
.set OE__0__DR, CYREG_GPIO_PRT1_DR
.set OE__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set OE__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set OE__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set OE__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set OE__0__HSIOM_MASK, 0x0000F000
.set OE__0__HSIOM_SHIFT, 12
.set OE__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set OE__0__INTR, CYREG_GPIO_PRT1_INTR
.set OE__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set OE__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set OE__0__MASK, 0x08
.set OE__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OE__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OE__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OE__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OE__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OE__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OE__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OE__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OE__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OE__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OE__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OE__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OE__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OE__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OE__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OE__0__PC, CYREG_GPIO_PRT1_PC
.set OE__0__PC2, CYREG_GPIO_PRT1_PC2
.set OE__0__PORT, 1
.set OE__0__PS, CYREG_GPIO_PRT1_PS
.set OE__0__SHIFT, 3
.set OE__DR, CYREG_GPIO_PRT1_DR
.set OE__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set OE__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set OE__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set OE__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set OE__INTR, CYREG_GPIO_PRT1_INTR
.set OE__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set OE__INTSTAT, CYREG_GPIO_PRT1_INTR
.set OE__MASK, 0x08
.set OE__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OE__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OE__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OE__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OE__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OE__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OE__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OE__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OE__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OE__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OE__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OE__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OE__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OE__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OE__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OE__PC, CYREG_GPIO_PRT1_PC
.set OE__PC2, CYREG_GPIO_PRT1_PC2
.set OE__PORT, 1
.set OE__PS, CYREG_GPIO_PRT1_PS
.set OE__SHIFT, 3

/* Q0 */
.set Q0__0__DR, CYREG_GPIO_PRT1_DR
.set Q0__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Q0__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Q0__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Q0__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Q0__0__HSIOM_MASK, 0x000F0000
.set Q0__0__HSIOM_SHIFT, 16
.set Q0__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q0__0__INTR, CYREG_GPIO_PRT1_INTR
.set Q0__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q0__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Q0__0__MASK, 0x10
.set Q0__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Q0__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Q0__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Q0__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Q0__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Q0__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Q0__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Q0__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Q0__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Q0__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Q0__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Q0__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Q0__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Q0__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Q0__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Q0__0__PC, CYREG_GPIO_PRT1_PC
.set Q0__0__PC2, CYREG_GPIO_PRT1_PC2
.set Q0__0__PORT, 1
.set Q0__0__PS, CYREG_GPIO_PRT1_PS
.set Q0__0__SHIFT, 4
.set Q0__DR, CYREG_GPIO_PRT1_DR
.set Q0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Q0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Q0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Q0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q0__INTR, CYREG_GPIO_PRT1_INTR
.set Q0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Q0__MASK, 0x10
.set Q0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Q0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Q0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Q0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Q0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Q0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Q0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Q0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Q0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Q0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Q0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Q0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Q0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Q0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Q0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Q0__PC, CYREG_GPIO_PRT1_PC
.set Q0__PC2, CYREG_GPIO_PRT1_PC2
.set Q0__PORT, 1
.set Q0__PS, CYREG_GPIO_PRT1_PS
.set Q0__SHIFT, 4

/* Q1 */
.set Q1__0__DR, CYREG_GPIO_PRT1_DR
.set Q1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Q1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Q1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Q1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Q1__0__HSIOM_MASK, 0x00F00000
.set Q1__0__HSIOM_SHIFT, 20
.set Q1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q1__0__INTR, CYREG_GPIO_PRT1_INTR
.set Q1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Q1__0__MASK, 0x20
.set Q1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Q1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Q1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Q1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Q1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Q1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Q1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Q1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Q1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Q1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Q1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Q1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Q1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Q1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Q1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Q1__0__PC, CYREG_GPIO_PRT1_PC
.set Q1__0__PC2, CYREG_GPIO_PRT1_PC2
.set Q1__0__PORT, 1
.set Q1__0__PS, CYREG_GPIO_PRT1_PS
.set Q1__0__SHIFT, 5
.set Q1__DR, CYREG_GPIO_PRT1_DR
.set Q1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Q1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Q1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Q1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q1__INTR, CYREG_GPIO_PRT1_INTR
.set Q1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Q1__MASK, 0x20
.set Q1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Q1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Q1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Q1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Q1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Q1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Q1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Q1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Q1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Q1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Q1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Q1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Q1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Q1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Q1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Q1__PC, CYREG_GPIO_PRT1_PC
.set Q1__PC2, CYREG_GPIO_PRT1_PC2
.set Q1__PORT, 1
.set Q1__PS, CYREG_GPIO_PRT1_PS
.set Q1__SHIFT, 5

/* Q2 */
.set Q2__0__DR, CYREG_GPIO_PRT1_DR
.set Q2__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Q2__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Q2__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Q2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Q2__0__HSIOM_MASK, 0x0F000000
.set Q2__0__HSIOM_SHIFT, 24
.set Q2__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q2__0__INTR, CYREG_GPIO_PRT1_INTR
.set Q2__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q2__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Q2__0__MASK, 0x40
.set Q2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Q2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Q2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Q2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Q2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Q2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Q2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Q2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Q2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Q2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Q2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Q2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Q2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Q2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Q2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Q2__0__PC, CYREG_GPIO_PRT1_PC
.set Q2__0__PC2, CYREG_GPIO_PRT1_PC2
.set Q2__0__PORT, 1
.set Q2__0__PS, CYREG_GPIO_PRT1_PS
.set Q2__0__SHIFT, 6
.set Q2__DR, CYREG_GPIO_PRT1_DR
.set Q2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Q2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Q2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Q2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q2__INTR, CYREG_GPIO_PRT1_INTR
.set Q2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Q2__MASK, 0x40
.set Q2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Q2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Q2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Q2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Q2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Q2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Q2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Q2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Q2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Q2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Q2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Q2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Q2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Q2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Q2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Q2__PC, CYREG_GPIO_PRT1_PC
.set Q2__PC2, CYREG_GPIO_PRT1_PC2
.set Q2__PORT, 1
.set Q2__PS, CYREG_GPIO_PRT1_PS
.set Q2__SHIFT, 6

/* Q3 */
.set Q3__0__DR, CYREG_GPIO_PRT1_DR
.set Q3__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Q3__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Q3__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Q3__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Q3__0__HSIOM_MASK, 0xF0000000
.set Q3__0__HSIOM_SHIFT, 28
.set Q3__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q3__0__INTR, CYREG_GPIO_PRT1_INTR
.set Q3__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q3__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Q3__0__MASK, 0x80
.set Q3__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Q3__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Q3__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Q3__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Q3__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Q3__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Q3__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Q3__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Q3__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Q3__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Q3__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Q3__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Q3__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Q3__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Q3__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Q3__0__PC, CYREG_GPIO_PRT1_PC
.set Q3__0__PC2, CYREG_GPIO_PRT1_PC2
.set Q3__0__PORT, 1
.set Q3__0__PS, CYREG_GPIO_PRT1_PS
.set Q3__0__SHIFT, 7
.set Q3__DR, CYREG_GPIO_PRT1_DR
.set Q3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Q3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Q3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Q3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q3__INTR, CYREG_GPIO_PRT1_INTR
.set Q3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Q3__MASK, 0x80
.set Q3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Q3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Q3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Q3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Q3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Q3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Q3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Q3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Q3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Q3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Q3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Q3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Q3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Q3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Q3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Q3__PC, CYREG_GPIO_PRT1_PC
.set Q3__PC2, CYREG_GPIO_PRT1_PC2
.set Q3__PORT, 1
.set Q3__PS, CYREG_GPIO_PRT1_PS
.set Q3__SHIFT, 7

/* Q4 */
.set Q4__0__DR, CYREG_GPIO_PRT2_DR
.set Q4__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Q4__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Q4__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Q4__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Q4__0__HSIOM_MASK, 0x0000000F
.set Q4__0__HSIOM_SHIFT, 0
.set Q4__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Q4__0__INTR, CYREG_GPIO_PRT2_INTR
.set Q4__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Q4__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Q4__0__MASK, 0x01
.set Q4__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Q4__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Q4__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Q4__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Q4__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Q4__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Q4__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Q4__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Q4__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Q4__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Q4__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Q4__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Q4__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Q4__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Q4__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Q4__0__PC, CYREG_GPIO_PRT2_PC
.set Q4__0__PC2, CYREG_GPIO_PRT2_PC2
.set Q4__0__PORT, 2
.set Q4__0__PS, CYREG_GPIO_PRT2_PS
.set Q4__0__SHIFT, 0
.set Q4__DR, CYREG_GPIO_PRT2_DR
.set Q4__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Q4__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Q4__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Q4__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Q4__INTR, CYREG_GPIO_PRT2_INTR
.set Q4__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Q4__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Q4__MASK, 0x01
.set Q4__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Q4__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Q4__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Q4__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Q4__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Q4__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Q4__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Q4__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Q4__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Q4__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Q4__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Q4__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Q4__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Q4__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Q4__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Q4__PC, CYREG_GPIO_PRT2_PC
.set Q4__PC2, CYREG_GPIO_PRT2_PC2
.set Q4__PORT, 2
.set Q4__PS, CYREG_GPIO_PRT2_PS
.set Q4__SHIFT, 0

/* Q5 */
.set Q5__0__DR, CYREG_GPIO_PRT2_DR
.set Q5__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Q5__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Q5__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Q5__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Q5__0__HSIOM_MASK, 0x000000F0
.set Q5__0__HSIOM_SHIFT, 4
.set Q5__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Q5__0__INTR, CYREG_GPIO_PRT2_INTR
.set Q5__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Q5__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Q5__0__MASK, 0x02
.set Q5__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Q5__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Q5__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Q5__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Q5__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Q5__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Q5__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Q5__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Q5__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Q5__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Q5__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Q5__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Q5__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Q5__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Q5__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Q5__0__PC, CYREG_GPIO_PRT2_PC
.set Q5__0__PC2, CYREG_GPIO_PRT2_PC2
.set Q5__0__PORT, 2
.set Q5__0__PS, CYREG_GPIO_PRT2_PS
.set Q5__0__SHIFT, 1
.set Q5__DR, CYREG_GPIO_PRT2_DR
.set Q5__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Q5__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Q5__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Q5__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Q5__INTR, CYREG_GPIO_PRT2_INTR
.set Q5__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Q5__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Q5__MASK, 0x02
.set Q5__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Q5__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Q5__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Q5__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Q5__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Q5__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Q5__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Q5__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Q5__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Q5__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Q5__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Q5__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Q5__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Q5__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Q5__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Q5__PC, CYREG_GPIO_PRT2_PC
.set Q5__PC2, CYREG_GPIO_PRT2_PC2
.set Q5__PORT, 2
.set Q5__PS, CYREG_GPIO_PRT2_PS
.set Q5__SHIFT, 1

/* Q6 */
.set Q6__0__DR, CYREG_GPIO_PRT2_DR
.set Q6__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Q6__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Q6__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Q6__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Q6__0__HSIOM_MASK, 0x00000F00
.set Q6__0__HSIOM_SHIFT, 8
.set Q6__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Q6__0__INTR, CYREG_GPIO_PRT2_INTR
.set Q6__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Q6__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Q6__0__MASK, 0x04
.set Q6__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Q6__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Q6__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Q6__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Q6__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Q6__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Q6__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Q6__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Q6__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Q6__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Q6__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Q6__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Q6__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Q6__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Q6__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Q6__0__PC, CYREG_GPIO_PRT2_PC
.set Q6__0__PC2, CYREG_GPIO_PRT2_PC2
.set Q6__0__PORT, 2
.set Q6__0__PS, CYREG_GPIO_PRT2_PS
.set Q6__0__SHIFT, 2
.set Q6__DR, CYREG_GPIO_PRT2_DR
.set Q6__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Q6__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Q6__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Q6__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Q6__INTR, CYREG_GPIO_PRT2_INTR
.set Q6__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Q6__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Q6__MASK, 0x04
.set Q6__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Q6__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Q6__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Q6__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Q6__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Q6__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Q6__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Q6__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Q6__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Q6__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Q6__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Q6__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Q6__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Q6__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Q6__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Q6__PC, CYREG_GPIO_PRT2_PC
.set Q6__PC2, CYREG_GPIO_PRT2_PC2
.set Q6__PORT, 2
.set Q6__PS, CYREG_GPIO_PRT2_PS
.set Q6__SHIFT, 2

/* Q7 */
.set Q7__0__DR, CYREG_GPIO_PRT2_DR
.set Q7__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Q7__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Q7__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Q7__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Q7__0__HSIOM_MASK, 0x0000F000
.set Q7__0__HSIOM_SHIFT, 12
.set Q7__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Q7__0__INTR, CYREG_GPIO_PRT2_INTR
.set Q7__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Q7__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Q7__0__MASK, 0x08
.set Q7__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Q7__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Q7__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Q7__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Q7__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Q7__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Q7__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Q7__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Q7__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Q7__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Q7__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Q7__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Q7__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Q7__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Q7__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Q7__0__PC, CYREG_GPIO_PRT2_PC
.set Q7__0__PC2, CYREG_GPIO_PRT2_PC2
.set Q7__0__PORT, 2
.set Q7__0__PS, CYREG_GPIO_PRT2_PS
.set Q7__0__SHIFT, 3
.set Q7__DR, CYREG_GPIO_PRT2_DR
.set Q7__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Q7__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Q7__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Q7__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Q7__INTR, CYREG_GPIO_PRT2_INTR
.set Q7__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Q7__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Q7__MASK, 0x08
.set Q7__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Q7__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Q7__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Q7__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Q7__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Q7__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Q7__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Q7__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Q7__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Q7__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Q7__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Q7__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Q7__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Q7__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Q7__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Q7__PC, CYREG_GPIO_PRT2_PC
.set Q7__PC2, CYREG_GPIO_PRT2_PC2
.set Q7__PORT, 2
.set Q7__PS, CYREG_GPIO_PRT2_PS
.set Q7__SHIFT, 3

/* LED_OK */
.set LED_OK__0__DR, CYREG_GPIO_PRT3_DR
.set LED_OK__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_OK__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_OK__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_OK__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED_OK__0__HSIOM_MASK, 0x0F000000
.set LED_OK__0__HSIOM_SHIFT, 24
.set LED_OK__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_OK__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED_OK__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_OK__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_OK__0__MASK, 0x40
.set LED_OK__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_OK__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_OK__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_OK__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_OK__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_OK__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_OK__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_OK__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_OK__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_OK__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_OK__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_OK__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_OK__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_OK__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_OK__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_OK__0__PC, CYREG_GPIO_PRT3_PC
.set LED_OK__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED_OK__0__PORT, 3
.set LED_OK__0__PS, CYREG_GPIO_PRT3_PS
.set LED_OK__0__SHIFT, 6
.set LED_OK__DR, CYREG_GPIO_PRT3_DR
.set LED_OK__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_OK__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_OK__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_OK__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_OK__INTR, CYREG_GPIO_PRT3_INTR
.set LED_OK__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_OK__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_OK__MASK, 0x40
.set LED_OK__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_OK__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_OK__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_OK__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_OK__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_OK__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_OK__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_OK__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_OK__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_OK__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_OK__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_OK__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_OK__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_OK__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_OK__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_OK__PC, CYREG_GPIO_PRT3_PC
.set LED_OK__PC2, CYREG_GPIO_PRT3_PC2
.set LED_OK__PORT, 3
.set LED_OK__PS, CYREG_GPIO_PRT3_PS
.set LED_OK__SHIFT, 6

/* LED_FAIL */
.set LED_FAIL__0__DR, CYREG_GPIO_PRT2_DR
.set LED_FAIL__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED_FAIL__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED_FAIL__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED_FAIL__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED_FAIL__0__HSIOM_MASK, 0x0F000000
.set LED_FAIL__0__HSIOM_SHIFT, 24
.set LED_FAIL__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_FAIL__0__INTR, CYREG_GPIO_PRT2_INTR
.set LED_FAIL__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_FAIL__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED_FAIL__0__MASK, 0x40
.set LED_FAIL__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_FAIL__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_FAIL__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_FAIL__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_FAIL__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_FAIL__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_FAIL__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_FAIL__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_FAIL__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_FAIL__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_FAIL__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_FAIL__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_FAIL__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_FAIL__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_FAIL__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_FAIL__0__PC, CYREG_GPIO_PRT2_PC
.set LED_FAIL__0__PC2, CYREG_GPIO_PRT2_PC2
.set LED_FAIL__0__PORT, 2
.set LED_FAIL__0__PS, CYREG_GPIO_PRT2_PS
.set LED_FAIL__0__SHIFT, 6
.set LED_FAIL__DR, CYREG_GPIO_PRT2_DR
.set LED_FAIL__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED_FAIL__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED_FAIL__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED_FAIL__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_FAIL__INTR, CYREG_GPIO_PRT2_INTR
.set LED_FAIL__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_FAIL__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED_FAIL__MASK, 0x40
.set LED_FAIL__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_FAIL__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_FAIL__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_FAIL__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_FAIL__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_FAIL__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_FAIL__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_FAIL__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_FAIL__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_FAIL__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_FAIL__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_FAIL__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_FAIL__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_FAIL__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_FAIL__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_FAIL__PC, CYREG_GPIO_PRT2_PC
.set LED_FAIL__PC2, CYREG_GPIO_PRT2_PC2
.set LED_FAIL__PORT, 2
.set LED_FAIL__PS, CYREG_GPIO_PRT2_PS
.set LED_FAIL__SHIFT, 6

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x1A1711AA
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 21
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8bless_VERSION, 2
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
