# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../ControlUnit/ControlUnit.srcs/sources_1/new/CU_Decoder.vhd" \
"../../../../../Pipelining/Pipelining.srcs/sources_1/new/Decoder.vhd" \
"../../../../../Pipelining/Pipelining.srcs/sources_1/new/Pipelining_Controller.vhd" \
"../../../../../RegisterFile/RegFile.srcs/sources_1/new/RegFile.vhd" \
"../../../../../Pipelining/Pipelining.srcs/sources_1/new/Pipelining_Forwarder.vhd" \
"../../../../../Pipelining/Pipelining.srcs/sources_1/new/Pipelining_ExecutionStage.vhd" \
"../../../../../ControlUnit/ControlUnit.srcs/sources_1/new/CU_RAMAddressController.vhd" \
"../../../../../ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU.vhd" \
"../../../../../ControlUnit/ControlUnit.srcs/sources_1/new/CU_ImmediateManipulator.vhd" \
"../../../../../ControlUnit/ControlUnit.srcs/sources_1/new/CU_JumpDestinationSelector.vhd" \
"../../../../../ControlUnit/ControlUnit.srcs/sources_1/new/FlagUnpacker.vhd" \
"../../../../../ControlUnit/ControlUnit.srcs/sources_1/new/CU_JumpController.vhd" \
"../../../../../ControlUnit/ControlUnit.srcs/sources_1/new/CU_WriteSelector.vhd" \
"../../../../../Pipelining/Pipelining.srcs/sources_1/new/Pipelining_WriteBackStage.vhd" \
"../../../../Integration.srcs/sources_1/new/IROM.vhd" \
"../../../../Integration.srcs/sources_1/new/RAM_Placeholder.vhd" \
"../../../../../ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU_FLAG_PACKER.vhd" \
"../../../../../RegisterFile/RegFile.srcs/sources_1/new/ProgramCounter.vhd" \
"../../../../Integration.ip_user_files/bd/main/ip/main_Pipelining_Controller_0_0/sim/main_Pipelining_Controller_0_0.vhd" \
"../../../../Integration.ip_user_files/bd/main/ip/main_CU_Decoder_0_0/sim/main_CU_Decoder_0_0.vhd" \
"../../../../Integration.ip_user_files/bd/main/ip/main_Decoder_0_0/sim/main_Decoder_0_0.vhd" \
"../../../../Integration.ip_user_files/bd/main/ip/main_RegFile_0_0/sim/main_RegFile_0_0.vhd" \
"../../../../Integration.ip_user_files/bd/main/ip/main_Pipelining_Forwarder_0_0/sim/main_Pipelining_Forwarder_0_0.vhd" \
"../../../../Integration.ip_user_files/bd/main/ip/main_Pipelining_Execution_0_0/sim/main_Pipelining_Execution_0_0.vhd" \
"../../../../Integration.ip_user_files/bd/main/ip/main_CU_RAMAddressControl_0_0/sim/main_CU_RAMAddressControl_0_0.vhd" \
"../../../../Integration.ip_user_files/bd/main/ip/main_ALU_0_0/sim/main_ALU_0_0.vhd" \
"../../../../Integration.ip_user_files/bd/main/ip/main_CU_ImmediateManipula_0_0/sim/main_CU_ImmediateManipula_0_0.vhd" \
"../../../../Integration.ip_user_files/bd/main/ip/main_CU_JumpDestinationSe_0_0/sim/main_CU_JumpDestinationSe_0_0.vhd" \
"../../../../Integration.ip_user_files/bd/main/ip/main_CU_JumpController_0_0/sim/main_CU_JumpController_0_0.vhd" \
"../../../../Integration.ip_user_files/bd/main/ip/main_CU_WriteSelector_0_0/sim/main_CU_WriteSelector_0_0.vhd" \
"../../../../Integration.ip_user_files/bd/main/ip/main_Pipelining_WriteBack_0_0/sim/main_Pipelining_WriteBack_0_0.vhd" \
"../../../../Integration.ip_user_files/bd/main/ip/main_IROM_0_1/sim/main_IROM_0_1.vhd" \
"../../../../Integration.ip_user_files/bd/main/ip/main_RAM_Placeholder_0_0/sim/main_RAM_Placeholder_0_0.vhd" \
"../../../../Integration.ip_user_files/bd/main/ip/main_ALU_FLAG_PACKER_0_1/sim/main_ALU_FLAG_PACKER_0_1.vhd" \
"../../../../Integration.ip_user_files/bd/main/ip/main_ProgramCounter_0_1/sim/main_ProgramCounter_0_1.vhd" \
"../../../../Integration.ip_user_files/bd/main/sim/main.vhd" \
"../../../../Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd" \
"../../../../Integration.srcs/sim_1/new/mainSim.vhd" \

# Do not sort compile order
nosort
