read -sv run_verilog_mid/adder_32b_10_91_fc70fc642c65730ff68e76253ff807a8.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_91_fc70fc642c65730ff68e76253ff807a8_yosys.v
