/* Generated by Yosys 0.55 (git sha1 60f126cd00c94892782470192d6c9f7abebe7c05, clang++ 17.0.0 -fPIC -O3) */

module spi_controller(pclk_i, presetn_i, psel_i, penable_i, pwrite_i, paddr_i, pwdata_i, prdata_o, pready_o, pslverr_o, spi_clk_o, spi_mosi_o, spi_miso_i, spi_csn_o, spi_irq_o);
  wire _0000_;
  wire _0001_;
  wire [15:0] _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire _0891_;
  wire _0892_;
  wire _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire _0906_;
  wire _0907_;
  wire _0908_;
  wire _0909_;
  wire _0910_;
  wire _0911_;
  wire _0912_;
  wire _0913_;
  wire _0914_;
  wire _0915_;
  wire _0916_;
  wire _0917_;
  wire _0918_;
  wire _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire _0923_;
  wire _0924_;
  wire _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire _0930_;
  wire _0931_;
  wire _0932_;
  wire _0933_;
  wire _0934_;
  wire _0935_;
  wire _0936_;
  wire _0937_;
  wire _0938_;
  wire _0939_;
  wire _0940_;
  wire _0941_;
  wire _0942_;
  wire _0943_;
  wire _0944_;
  wire _0945_;
  wire _0946_;
  wire _0947_;
  wire _0948_;
  wire _0949_;
  wire _0950_;
  wire _0951_;
  wire _0952_;
  wire _0953_;
  wire _0954_;
  wire _0955_;
  wire _0956_;
  wire _0957_;
  wire _0958_;
  wire _0959_;
  wire _0960_;
  wire _0961_;
  wire _0962_;
  wire _0963_;
  wire _0964_;
  wire _0965_;
  wire _0966_;
  wire _0967_;
  wire _0968_;
  wire _0969_;
  wire _0970_;
  wire _0971_;
  wire _0972_;
  wire _0973_;
  wire _0974_;
  wire _0975_;
  wire _0976_;
  wire _0977_;
  wire _0978_;
  wire _0979_;
  wire _0980_;
  wire _0981_;
  wire _0982_;
  wire _0983_;
  wire _0984_;
  wire _0985_;
  wire _0986_;
  wire _0987_;
  wire _0988_;
  wire _0989_;
  wire _0990_;
  wire _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire _0998_;
  wire _0999_;
  wire _1000_;
  wire _1001_;
  wire _1002_;
  wire _1003_;
  wire _1004_;
  wire _1005_;
  wire _1006_;
  wire _1007_;
  wire _1008_;
  wire _1009_;
  wire _1010_;
  wire _1011_;
  wire _1012_;
  wire _1013_;
  wire _1014_;
  wire _1015_;
  wire _1016_;
  wire _1017_;
  wire _1018_;
  wire _1019_;
  wire _1020_;
  wire _1021_;
  wire _1022_;
  wire _1023_;
  wire _1024_;
  wire _1025_;
  wire _1026_;
  wire _1027_;
  wire _1028_;
  wire _1029_;
  wire _1030_;
  wire _1031_;
  wire _1032_;
  wire _1033_;
  wire _1034_;
  wire _1035_;
  wire _1036_;
  wire _1037_;
  wire _1038_;
  wire _1039_;
  wire _1040_;
  wire _1041_;
  wire _1042_;
  wire _1043_;
  wire _1044_;
  wire _1045_;
  wire _1046_;
  wire _1047_;
  wire _1048_;
  wire _1049_;
  wire _1050_;
  wire _1051_;
  wire _1052_;
  wire _1053_;
  wire _1054_;
  wire _1055_;
  wire _1056_;
  wire _1057_;
  wire _1058_;
  wire _1059_;
  wire _1060_;
  wire _1061_;
  wire _1062_;
  wire _1063_;
  wire _1064_;
  wire _1065_;
  wire _1066_;
  wire _1067_;
  wire _1068_;
  wire _1069_;
  wire _1070_;
  wire _1071_;
  wire _1072_;
  wire _1073_;
  wire _1074_;
  wire _1075_;
  wire _1076_;
  wire [4:0] _1077_;
  wire [4:0] _1078_;
  wire auto_retry_enabled;
  reg [31:0] baud_reg;
  wire [3:0] cs_output;
  reg [31:0] ctrl_reg;
  wire error_recovery_mode;
  wire fifo_clk_gated;
  reg [31:0] fifo_reg;
  reg [31:0] int_reg;
  wire [3:0] max_retries;
  reg [31:0] mode_reg;
  input [7:0] paddr_i;
  wire [7:0] paddr_i;
  input pclk_i;
  wire pclk_i;
  input penable_i;
  wire penable_i;
  wire power_down_mode;
  output [31:0] prdata_o;
  wire [31:0] prdata_o;
  output pready_o;
  wire pready_o;
  input presetn_i;
  wire presetn_i;
  input psel_i;
  wire psel_i;
  output pslverr_o;
  wire pslverr_o;
  input [31:0] pwdata_i;
  wire [31:0] pwdata_i;
  input pwrite_i;
  wire pwrite_i;
  wire \rx_fifo.clk_i ;
  reg [4:0] \rx_fifo.count ;
  wire [31:0] \rx_fifo.data_i ;
  wire [31:0] \rx_fifo.data_o ;
  wire [31:0] \rx_fifo.fifo_mem[0] ;
  wire [31:0] \rx_fifo.fifo_mem[10] ;
  wire [31:0] \rx_fifo.fifo_mem[11] ;
  wire [31:0] \rx_fifo.fifo_mem[12] ;
  wire [31:0] \rx_fifo.fifo_mem[13] ;
  wire [31:0] \rx_fifo.fifo_mem[14] ;
  wire [31:0] \rx_fifo.fifo_mem[15] ;
  wire [31:0] \rx_fifo.fifo_mem[1] ;
  wire [31:0] \rx_fifo.fifo_mem[2] ;
  wire [31:0] \rx_fifo.fifo_mem[3] ;
  wire [31:0] \rx_fifo.fifo_mem[4] ;
  wire [31:0] \rx_fifo.fifo_mem[5] ;
  wire [31:0] \rx_fifo.fifo_mem[6] ;
  wire [31:0] \rx_fifo.fifo_mem[7] ;
  wire [31:0] \rx_fifo.fifo_mem[8] ;
  wire [31:0] \rx_fifo.fifo_mem[9] ;
  wire [4:0] \rx_fifo.level_o ;
  reg [3:0] \rx_fifo.rd_ptr ;
  wire \rx_fifo.reset_n_i ;
  reg [3:0] \rx_fifo.wr_ptr ;
  wire [31:0] rx_fifo_data;
  wire [4:0] rx_fifo_level;
  wire [3:0] slave_select;
  wire spi_clk_gated;
  output spi_clk_o;
  wire spi_clk_o;
  output [3:0] spi_csn_o;
  wire [3:0] spi_csn_o;
  wire [15:0] \spi_engine.baud_div_i ;
  reg [2:0] \spi_engine.bit_counter ;
  reg [15:0] \spi_engine.clk_counter ;
  wire \spi_engine.clk_i ;
  wire \spi_engine.cpha ;
  wire \spi_engine.cpol ;
  reg [7:0] \spi_engine.cs_delay_counter ;
  wire [7:0] \spi_engine.cs_delay_i ;
  wire \spi_engine.cs_enable_i ;
  reg [2:0] \spi_engine.current_state ;
  wire \spi_engine.enable_i ;
  wire \spi_engine.loopback_i ;
  wire [1:0] \spi_engine.mode_i ;
  wire [2:0] \spi_engine.next_state ;
  wire \spi_engine.reset_n_i ;
  wire [7:0] \spi_engine.rx_data_o ;
  wire \spi_engine.rx_enable_i ;
  reg [7:0] \spi_engine.rx_shift_reg ;
  reg \spi_engine.spi_clk_internal ;
  wire \spi_engine.spi_clk_o ;
  wire \spi_engine.spi_miso_i ;
  wire \spi_engine.spi_mosi_o ;
  wire \spi_engine.tx_enable_i ;
  reg [7:0] \spi_engine.tx_shift_reg ;
  output spi_irq_o;
  reg spi_irq_o;
  input spi_miso_i;
  wire spi_miso_i;
  output spi_mosi_o;
  wire spi_mosi_o;
  wire [7:0] spi_rx_data;
  reg spi_timeout;
  wire [6:0] stat_reg;
  reg [15:0] timeout_counter;
  wire \tx_fifo.clk_i ;
  reg [4:0] \tx_fifo.count ;
  wire [31:0] \tx_fifo.data_i ;
  wire [31:0] \tx_fifo.fifo_mem[0] ;
  wire [31:0] \tx_fifo.fifo_mem[10] ;
  wire [31:0] \tx_fifo.fifo_mem[11] ;
  wire [31:0] \tx_fifo.fifo_mem[12] ;
  wire [31:0] \tx_fifo.fifo_mem[13] ;
  wire [31:0] \tx_fifo.fifo_mem[14] ;
  wire [31:0] \tx_fifo.fifo_mem[15] ;
  wire [31:0] \tx_fifo.fifo_mem[1] ;
  wire [31:0] \tx_fifo.fifo_mem[2] ;
  wire [31:0] \tx_fifo.fifo_mem[3] ;
  wire [31:0] \tx_fifo.fifo_mem[4] ;
  wire [31:0] \tx_fifo.fifo_mem[5] ;
  wire [31:0] \tx_fifo.fifo_mem[6] ;
  wire [31:0] \tx_fifo.fifo_mem[7] ;
  wire [31:0] \tx_fifo.fifo_mem[8] ;
  wire [31:0] \tx_fifo.fifo_mem[9] ;
  wire \tx_fifo.full_o ;
  wire [4:0] \tx_fifo.level_o ;
  reg [3:0] \tx_fifo.rd_ptr ;
  wire \tx_fifo.reset_n_i ;
  wire \tx_fifo.wr_i ;
  reg [3:0] \tx_fifo.wr_ptr ;
  wire tx_fifo_full;
  wire [4:0] tx_fifo_level;
  wire tx_fifo_overflow;
  reg tx_fifo_wr;
  wire [31:0] txdata_reg;
  assign _0800_ = ~(\tx_fifo.count [2] | \tx_fifo.count [3]);
  assign _0801_ = ~(\tx_fifo.count [0] | \tx_fifo.count [1]);
  assign _0802_ = ~(_0801_ & _0800_);
  assign _0803_ = ~(_0802_ | \tx_fifo.count [4]);
  assign _0804_ = \spi_engine.current_state [1] | \spi_engine.current_state [2];
  assign _0805_ = ~(_0804_ | \spi_engine.current_state [0]);
  assign _0016_ = _0805_ & ~(_0803_);
  assign _0806_ = paddr_i[6] | paddr_i[7];
  assign _0807_ = paddr_i[4] | paddr_i[5];
  assign _0808_ = _0807_ | _0806_;
  assign _0809_ = ~paddr_i[2];
  assign _0810_ = paddr_i[0] | paddr_i[1];
  assign _0811_ = _0810_ | ~(paddr_i[3]);
  assign _0812_ = _0811_ | _0809_;
  assign _0813_ = _0812_ | _0808_;
  assign _0814_ = ~(psel_i & penable_i);
  assign _0815_ = _0814_ | pwrite_i;
  assign _0816_ = ~(_0815_ | _0813_);
  assign _0817_ = ~(\rx_fifo.count [2] | \rx_fifo.count [3]);
  assign _0818_ = ~(\rx_fifo.count [0] | \rx_fifo.count [1]);
  assign _0819_ = ~(_0818_ & _0817_);
  assign _0820_ = ~(_0819_ | \rx_fifo.count [4]);
  assign _0018_ = _0816_ & ~(_0820_);
  assign _1078_[0] = ~\tx_fifo.count [0];
  assign _0821_ = \tx_fifo.count [4] & ~(_0802_);
  assign _0017_ = tx_fifo_wr & ~(_0821_);
  assign _0822_ = \spi_engine.current_state [1] | ~(\spi_engine.current_state [2]);
  assign _0823_ = _0822_ | \spi_engine.current_state [0];
  assign _0824_ = \spi_engine.clk_counter [4] | \spi_engine.clk_counter [5];
  assign _0825_ = \spi_engine.clk_counter [6] | \spi_engine.clk_counter [7];
  assign _0826_ = _0825_ | _0824_;
  assign _0827_ = \spi_engine.clk_counter [0] | \spi_engine.clk_counter [1];
  assign _0828_ = \spi_engine.clk_counter [2] | \spi_engine.clk_counter [3];
  assign _0829_ = _0828_ | _0827_;
  assign _0830_ = _0829_ | _0826_;
  assign _0831_ = \spi_engine.clk_counter [12] | \spi_engine.clk_counter [13];
  assign _0832_ = \spi_engine.clk_counter [14] | \spi_engine.clk_counter [15];
  assign _0833_ = _0832_ | _0831_;
  assign _0834_ = \spi_engine.clk_counter [8] | \spi_engine.clk_counter [9];
  assign _0835_ = \spi_engine.clk_counter [10] | \spi_engine.clk_counter [11];
  assign _0836_ = _0835_ | _0834_;
  assign _0837_ = _0836_ | _0833_;
  assign _0838_ = _0837_ | _0830_;
  assign _0839_ = mode_reg[1] ^ \spi_engine.spi_clk_internal ;
  assign _0840_ = _0839_ | _0838_;
  assign _0841_ = _0840_ | _0823_;
  assign _0842_ = \rx_fifo.count [4] & ~(_0819_);
  assign _0843_ = _0842_ | ~(ctrl_reg[2]);
  assign _0019_ = ~(_0843_ | _0841_);
  assign _1077_[0] = ~\rx_fifo.count [0];
  assign _0844_ = pwrite_i & ~(_0814_);
  assign _0845_ = paddr_i[5] | ~(paddr_i[4]);
  assign _0846_ = _0845_ | _0806_;
  assign _0847_ = _0846_ | _0812_;
  assign _0010_ = _0844_ & ~(_0847_);
  assign _0848_ = _0809_ & ~(_0811_);
  assign _0849_ = _0846_ | ~(_0848_);
  assign _0011_ = _0844_ & ~(_0849_);
  assign _0009_ = _0019_ ^ _0018_;
  assign _0850_ = \spi_engine.current_state [2] | ~(\spi_engine.current_state [1]);
  assign \spi_engine.next_state [2] = \spi_engine.current_state [0] & ~(_0850_);
  assign _0851_ = \spi_engine.next_state [2] & ~(_0838_);
  assign _0852_ = ~(_0839_ ^ mode_reg[0]);
  assign _0853_ = _0852_ & _0851_;
  assign _0854_ = ~ctrl_reg[1];
  assign _0855_ = _0016_ & ~(_0854_);
  assign _0008_ = _0855_ | _0853_;
  assign _0007_ = ~(\spi_engine.current_state [0] | \spi_engine.current_state [2]);
  assign _0856_ = ~_0805_;
  assign _0006_ = _0853_ | ~(_0856_);
  assign _0857_ = _0007_ & \spi_engine.current_state [1];
  assign _0858_ = \spi_engine.cs_delay_counter [7] | ~(mode_reg[15]);
  assign _0859_ = mode_reg[15] | ~(\spi_engine.cs_delay_counter [7]);
  assign _0860_ = \spi_engine.cs_delay_counter [6] & ~(mode_reg[14]);
  assign _0861_ = _0859_ & ~(_0860_);
  assign _0862_ = \spi_engine.cs_delay_counter [5] & ~(mode_reg[13]);
  assign _0863_ = \spi_engine.cs_delay_counter [5] | ~(mode_reg[13]);
  assign _0864_ = mode_reg[12] | ~(\spi_engine.cs_delay_counter [4]);
  assign _0865_ = \spi_engine.cs_delay_counter [3] & ~(mode_reg[11]);
  assign _0866_ = \spi_engine.cs_delay_counter [2] | ~(mode_reg[10]);
  assign _0867_ = mode_reg[8] & ~(\spi_engine.cs_delay_counter [0]);
  assign _0868_ = \spi_engine.cs_delay_counter [1] | ~(mode_reg[9]);
  assign _0869_ = _0867_ | ~(_0868_);
  assign _0870_ = \spi_engine.cs_delay_counter [2] & ~(mode_reg[10]);
  assign _0871_ = \spi_engine.cs_delay_counter [1] & ~(mode_reg[9]);
  assign _0872_ = _0871_ | _0870_;
  assign _0873_ = _0869_ & ~(_0872_);
  assign _0874_ = _0866_ & ~(_0873_);
  assign _0875_ = _0874_ | _0865_;
  assign _0876_ = mode_reg[12] & ~(\spi_engine.cs_delay_counter [4]);
  assign _0877_ = mode_reg[11] & ~(\spi_engine.cs_delay_counter [3]);
  assign _0878_ = _0877_ | _0876_;
  assign _0879_ = _0875_ & ~(_0878_);
  assign _0880_ = _0864_ & ~(_0879_);
  assign _0881_ = _0863_ & ~(_0880_);
  assign _0882_ = _0881_ | _0862_;
  assign _0883_ = mode_reg[14] & ~(\spi_engine.cs_delay_counter [6]);
  assign _0884_ = _0882_ & ~(_0883_);
  assign _0885_ = _0861_ & ~(_0884_);
  assign _0886_ = _0858_ & ~(_0885_);
  assign _0887_ = _0857_ & ~(_0886_);
  assign _0888_ = \spi_engine.bit_counter [0] & \spi_engine.bit_counter [1];
  assign _0889_ = ~(_0888_ & \spi_engine.bit_counter [2]);
  assign _0890_ = _0889_ | _0838_;
  assign _0891_ = _0852_ & ~(_0890_);
  assign _0892_ = \spi_engine.next_state [2] & ~(_0891_);
  assign _0893_ = _0840_ & ~(_0823_);
  assign _0894_ = ctrl_reg[0] & ctrl_reg[1];
  assign _0895_ = _0894_ & ~(_0803_);
  assign _0896_ = ~(_0895_ | _0856_);
  assign _0897_ = _0896_ | _0893_;
  assign _0898_ = ~(_0897_ | _0892_);
  assign _0015_ = _0898_ & ~(_0887_);
  assign _0899_ = ~baud_reg[12];
  assign _0900_ = baud_reg[8] | baud_reg[9];
  assign _0901_ = baud_reg[10] | baud_reg[11];
  assign _0902_ = ~(_0901_ | _0900_);
  assign _0903_ = ~(baud_reg[6] | baud_reg[7]);
  assign _0904_ = baud_reg[4] | baud_reg[5];
  assign _0905_ = _0903_ & ~(_0904_);
  assign _0906_ = baud_reg[1] | baud_reg[0];
  assign _0907_ = baud_reg[2] | baud_reg[3];
  assign _0908_ = _0907_ | _0906_;
  assign _0909_ = _0905_ & ~(_0908_);
  assign _0910_ = ~(_0909_ & _0902_);
  assign _0911_ = _0899_ & ~(_0910_);
  assign _0912_ = _0911_ & ~(baud_reg[13]);
  assign _0913_ = _0912_ & ~(baud_reg[14]);
  assign _0914_ = _0913_ & ~(baud_reg[15]);
  assign _0915_ = ~(_0912_ ^ baud_reg[14]);
  assign _0916_ = _0915_ ^ \spi_engine.clk_counter [14];
  assign _0917_ = ~\spi_engine.clk_counter [15];
  assign _0918_ = ~(_0913_ ^ baud_reg[15]);
  assign _0919_ = _0918_ ^ _0917_;
  assign _0920_ = _0916_ & ~(_0919_);
  assign _0921_ = ~(_0911_ ^ baud_reg[13]);
  assign _0922_ = _0921_ | \spi_engine.clk_counter [13];
  assign _0923_ = ~\spi_engine.clk_counter [12];
  assign _0924_ = _0910_ ^ baud_reg[12];
  assign _0925_ = _0924_ ^ _0923_;
  assign _0926_ = ~(_0921_ & \spi_engine.clk_counter [13]);
  assign _0927_ = _0926_ & ~(_0925_);
  assign _0928_ = _0927_ & _0922_;
  assign _0929_ = ~(_0928_ & _0920_);
  assign _0930_ = ~\spi_engine.clk_counter [10];
  assign _0931_ = _0909_ & ~(_0900_);
  assign _0932_ = ~(_0931_ ^ baud_reg[10]);
  assign _0933_ = _0932_ ^ _0930_;
  assign _0934_ = ~\spi_engine.clk_counter [11];
  assign _0935_ = _0931_ & ~(baud_reg[10]);
  assign _0936_ = baud_reg[11] & ~(_0935_);
  assign _0937_ = _0910_ & ~(_0936_);
  assign _0938_ = _0937_ ^ _0934_;
  assign _0939_ = _0938_ | _0933_;
  assign _0940_ = ~baud_reg[8];
  assign _0941_ = ~(baud_reg[1] | baud_reg[0]);
  assign _0942_ = _0941_ & ~(_0907_);
  assign _0943_ = ~(_0942_ & _0905_);
  assign _0944_ = _0940_ & ~(_0943_);
  assign _0945_ = ~(_0944_ ^ baud_reg[9]);
  assign _0946_ = ~(_0945_ & \spi_engine.clk_counter [9]);
  assign _0947_ = ~\spi_engine.clk_counter [8];
  assign _0948_ = _0909_ ^ _0940_;
  assign _0949_ = _0948_ & ~(_0947_);
  assign _0950_ = _0945_ | \spi_engine.clk_counter [9];
  assign _0951_ = _0950_ & _0949_;
  assign _0952_ = _0946_ & ~(_0951_);
  assign _0953_ = _0952_ | _0939_;
  assign _0954_ = _0937_ & ~(_0934_);
  assign _0955_ = ~(_0932_ & \spi_engine.clk_counter [10]);
  assign _0956_ = ~(_0938_ | _0955_);
  assign _0957_ = _0956_ | _0954_;
  assign _0958_ = _0953_ & ~(_0957_);
  assign _0959_ = _0958_ | _0929_;
  assign _0960_ = ~(_0924_ & \spi_engine.clk_counter [12]);
  assign _0961_ = _0922_ & ~(_0960_);
  assign _0962_ = _0926_ & ~(_0961_);
  assign _0963_ = _0920_ & ~(_0962_);
  assign _0964_ = _0918_ & ~(_0917_);
  assign _0965_ = ~(_0915_ & \spi_engine.clk_counter [14]);
  assign _0966_ = ~(_0919_ | _0965_);
  assign _0967_ = _0966_ | _0964_;
  assign _0968_ = _0967_ | _0963_;
  assign _0969_ = _0959_ & ~(_0968_);
  assign _0970_ = _0942_ & ~(_0904_);
  assign _0971_ = _0970_ & ~(baud_reg[6]);
  assign _0972_ = baud_reg[7] & ~(_0971_);
  assign _0973_ = _0943_ & ~(_0972_);
  assign _0974_ = ~(_0973_ & \spi_engine.clk_counter [7]);
  assign _0975_ = ~(_0970_ ^ baud_reg[6]);
  assign _0976_ = ~\spi_engine.clk_counter [6];
  assign _0977_ = _0942_ & ~(baud_reg[4]);
  assign _0978_ = ~(_0977_ ^ baud_reg[5]);
  assign _0979_ = _0978_ | \spi_engine.clk_counter [5];
  assign _0980_ = _0979_ & ~(_0976_);
  assign _0981_ = _0980_ | _0975_;
  assign _0982_ = _0976_ & ~(_0979_);
  assign _0983_ = _0981_ & ~(_0982_);
  assign _0984_ = _0974_ & ~(_0983_);
  assign _0985_ = _0975_ & ~(_0976_);
  assign _0986_ = ~(_0978_ & \spi_engine.clk_counter [5]);
  assign _0987_ = _0908_ ^ baud_reg[4];
  assign _0988_ = ~(_0987_ & \spi_engine.clk_counter [4]);
  assign _0989_ = ~(_0988_ & _0986_);
  assign _0990_ = _0989_ | _0985_;
  assign _0991_ = ~(\spi_engine.clk_counter [0] & \spi_engine.clk_counter [1]);
  assign _0992_ = baud_reg[0] | ~(\spi_engine.clk_counter [0]);
  assign _0993_ = \spi_engine.clk_counter [1] | ~(baud_reg[1]);
  assign _0994_ = _0992_ & ~(_0993_);
  assign _0995_ = _0994_ | _0941_;
  assign _0996_ = ~(_0995_ & _0991_);
  assign _0997_ = ~baud_reg[2];
  assign _0998_ = _0941_ ^ _0997_;
  assign _0999_ = _0998_ | \spi_engine.clk_counter [2];
  assign _1000_ = ~(_0999_ & _0996_);
  assign _1001_ = ~\spi_engine.clk_counter [3];
  assign _1002_ = _0997_ & ~(_0906_);
  assign _1003_ = ~(_1002_ ^ baud_reg[3]);
  assign _1004_ = _1003_ & ~(_1001_);
  assign _1005_ = ~\spi_engine.clk_counter [2];
  assign _1006_ = _0998_ & ~(_1005_);
  assign _1007_ = _1006_ | _1004_;
  assign _1008_ = _1000_ & ~(_1007_);
  assign _1009_ = _1001_ & ~(_1003_);
  assign _1010_ = ~\spi_engine.clk_counter [4];
  assign _1011_ = _1010_ & ~(_0987_);
  assign _1012_ = _1011_ | _1009_;
  assign _1013_ = _1012_ | _1008_;
  assign _1014_ = ~(_1013_ & _0974_);
  assign _1015_ = _1014_ | _0990_;
  assign _1016_ = _0948_ ^ _0947_;
  assign _1017_ = _1016_ | ~(_0946_);
  assign _1018_ = _0973_ | \spi_engine.clk_counter [7];
  assign _1019_ = ~(_1018_ & _0950_);
  assign _1020_ = _1019_ | _1017_;
  assign _1021_ = _1015_ & ~(_1020_);
  assign _1022_ = _1021_ & ~(_0939_);
  assign _1023_ = _1022_ & ~(_0984_);
  assign _1024_ = _1023_ & ~(_0929_);
  assign _1025_ = _0969_ & ~(_1024_);
  assign _1026_ = _1025_ | _0914_;
  assign _1027_ = ctrl_reg[0] & ~(_0805_);
  assign _0005_ = ~(_1027_ & _1026_);
  assign _0004_ = _0017_ ^ _0016_;
  assign _1028_ = paddr_i[2] | paddr_i[3];
  assign _1029_ = _1028_ | _0810_;
  assign _1030_ = _1029_ | _0808_;
  assign _0014_ = _0844_ & ~(_1030_);
  assign _1031_ = _1029_ | _0846_;
  assign _0013_ = _0844_ & ~(_1031_);
  assign _1032_ = paddr_i[3] | ~(paddr_i[2]);
  assign _1033_ = _1032_ | _0810_;
  assign _1034_ = _1033_ | _0846_;
  assign _0012_ = _0844_ & ~(_1034_);
  assign _1035_ = _0808_ | ~(_0844_);
  assign _0003_ = _0848_ & ~(_1035_);
  assign _1036_ = _0821_ & tx_fifo_wr;
  assign _1037_ = ~(_1036_ | spi_timeout);
  assign _1038_ = _0820_ & _0816_;
  assign _1039_ = _1037_ & ~(_1038_);
  assign _1040_ = int_reg[3] & ~(_1039_);
  assign _1041_ = int_reg[2] & ~(_0841_);
  assign _1042_ = _0803_ & int_reg[0];
  assign _1043_ = _0842_ & int_reg[1];
  assign _1044_ = _1043_ | _1042_;
  assign _1045_ = _1044_ | _1041_;
  assign _0000_ = _1045_ | _1040_;
  assign _0064_ = _0851_ & ~(_0852_);
  assign \spi_engine.spi_miso_i  = ctrl_reg[5] ? \spi_engine.tx_shift_reg [7] : spi_miso_i;
  assign _1046_ = _0805_ & ctrl_reg[7];
  assign _1047_ = ~(_1046_ & _0803_);
  assign _1048_ = _0820_ & ~(_1047_);
  assign \spi_engine.clk_i  = pclk_i & ~(_1048_);
  assign _1049_ = _0805_ | ~(ctrl_reg[3]);
  assign spi_csn_o[0] = _1049_ | ~(ctrl_reg[8]);
  assign spi_csn_o[1] = _1049_ | ~(ctrl_reg[9]);
  assign spi_csn_o[2] = _1049_ | ~(ctrl_reg[10]);
  assign spi_csn_o[3] = _1049_ | ~(ctrl_reg[11]);
  assign _0002_[0] = _1027_ & ~(timeout_counter[0]);
  assign _1050_ = ~(timeout_counter[0] ^ timeout_counter[1]);
  assign _0002_[1] = _1027_ & ~(_1050_);
  assign _1051_ = ~(timeout_counter[0] & timeout_counter[1]);
  assign _1052_ = _1051_ ^ timeout_counter[2];
  assign _0002_[2] = _1027_ & ~(_1052_);
  assign _1053_ = _1051_ | ~(timeout_counter[2]);
  assign _1054_ = _1053_ ^ timeout_counter[3];
  assign _0002_[3] = _1027_ & ~(_1054_);
  assign _1055_ = _1053_ | ~(timeout_counter[3]);
  assign _1056_ = _1055_ ^ timeout_counter[4];
  assign _0002_[4] = _1027_ & ~(_1056_);
  assign _1057_ = _1055_ | ~(timeout_counter[4]);
  assign _1058_ = _1057_ ^ timeout_counter[5];
  assign _0002_[5] = _1027_ & ~(_1058_);
  assign _1059_ = _1057_ | ~(timeout_counter[5]);
  assign _1060_ = _1059_ ^ timeout_counter[6];
  assign _0002_[6] = _1027_ & ~(_1060_);
  assign _1061_ = _1059_ | ~(timeout_counter[6]);
  assign _1062_ = _1061_ | ~(timeout_counter[7]);
  assign _1063_ = ~_1027_;
  assign _1064_ = _1061_ & ~(timeout_counter[7]);
  assign _1065_ = _1064_ | _1063_;
  assign _0002_[7] = _1062_ & ~(_1065_);
  assign _1066_ = ~(timeout_counter[7] & timeout_counter[6]);
  assign _1067_ = ~(timeout_counter[4] & timeout_counter[5]);
  assign _1068_ = _1067_ | _1066_;
  assign _1069_ = _1068_ | _1055_;
  assign _1070_ = _1069_ ^ timeout_counter[8];
  assign _0002_[8] = _1027_ & ~(_1070_);
  assign _1071_ = ~timeout_counter[9];
  assign _1072_ = timeout_counter[8] & ~(_1069_);
  assign _1073_ = _1072_ ^ _1071_;
  assign _0002_[9] = _1027_ & ~(_1073_);
  assign _1074_ = ~timeout_counter[10];
  assign _1075_ = _1072_ & ~(_1071_);
  assign _1076_ = _1075_ ^ _1074_;
  assign _0002_[10] = _1027_ & ~(_1076_);
  assign _0105_ = ~timeout_counter[11];
  assign _0106_ = _1075_ & ~(_1074_);
  assign _0107_ = _0106_ ^ _0105_;
  assign _0002_[11] = _1027_ & ~(_0107_);
  assign _0108_ = ~timeout_counter[12];
  assign _0109_ = _0106_ & ~(_0105_);
  assign _0110_ = _0109_ ^ _0108_;
  assign _0002_[12] = _1027_ & ~(_0110_);
  assign _0111_ = ~timeout_counter[13];
  assign _0112_ = _0109_ & ~(_0108_);
  assign _0113_ = _0112_ ^ _0111_;
  assign _0002_[13] = _1027_ & ~(_0113_);
  assign _0114_ = ~(timeout_counter[8] & timeout_counter[9]);
  assign _0115_ = ~(timeout_counter[11] & timeout_counter[10]);
  assign _0116_ = _0115_ | _0114_;
  assign _0117_ = _0116_ | _1062_;
  assign _0118_ = ~(timeout_counter[12] & timeout_counter[13]);
  assign _0119_ = _0118_ | _0117_;
  assign _0120_ = _0119_ & ~(timeout_counter[14]);
  assign _0121_ = timeout_counter[14] & ~(_0119_);
  assign _0122_ = _1027_ & ~(_0121_);
  assign _0002_[14] = _0122_ & ~(_0120_);
  assign _0123_ = _0121_ | timeout_counter[15];
  assign _0124_ = timeout_counter[8] & ~(_1062_);
  assign _0125_ = ~(_0124_ & timeout_counter[9]);
  assign _0126_ = _0115_ | _0125_;
  assign _0127_ = _0126_ | _0108_;
  assign _0128_ = ~(timeout_counter[14] & timeout_counter[15]);
  assign _0129_ = _0128_ | _0111_;
  assign _0130_ = _0129_ | _0127_;
  assign _0131_ = ~(_0130_ & _1027_);
  assign _0002_[15] = _0123_ & ~(_0131_);
  assign _0069_ = ~\tx_fifo.rd_ptr [0];
  assign _0070_ = \tx_fifo.rd_ptr [1] ^ \tx_fifo.rd_ptr [0];
  assign _0132_ = \tx_fifo.rd_ptr [1] & \tx_fifo.rd_ptr [0];
  assign _0071_ = _0132_ ^ \tx_fifo.rd_ptr [2];
  assign _0133_ = ~\tx_fifo.rd_ptr [2];
  assign _0134_ = _0132_ & ~(_0133_);
  assign _0072_ = _0134_ ^ \tx_fifo.rd_ptr [3];
  assign _0065_ = ~\tx_fifo.wr_ptr [0];
  assign _0135_ = \tx_fifo.wr_ptr [0] & ~(\tx_fifo.wr_ptr [1]);
  assign _0136_ = \tx_fifo.wr_ptr [1] & ~(\tx_fifo.wr_ptr [0]);
  assign _0066_ = _0136_ | _0135_;
  assign _0137_ = \tx_fifo.wr_ptr [1] & \tx_fifo.wr_ptr [0];
  assign _0067_ = _0137_ ^ \tx_fifo.wr_ptr [2];
  assign _0138_ = _0137_ & \tx_fifo.wr_ptr [2];
  assign _0068_ = _0138_ ^ \tx_fifo.wr_ptr [3];
  assign _0024_ = ~\rx_fifo.rd_ptr [0];
  assign _0025_ = \rx_fifo.rd_ptr [1] ^ \rx_fifo.rd_ptr [0];
  assign _0139_ = \rx_fifo.rd_ptr [1] & \rx_fifo.rd_ptr [0];
  assign _0026_ = _0139_ ^ \rx_fifo.rd_ptr [2];
  assign _0140_ = ~\rx_fifo.rd_ptr [2];
  assign _0141_ = _0139_ & ~(_0140_);
  assign _0027_ = _0141_ ^ \rx_fifo.rd_ptr [3];
  assign _0020_ = ~\rx_fifo.wr_ptr [0];
  assign _0142_ = \rx_fifo.wr_ptr [1] & ~(\rx_fifo.wr_ptr [0]);
  assign _0143_ = \rx_fifo.wr_ptr [0] & ~(\rx_fifo.wr_ptr [1]);
  assign _0021_ = _0143_ | _0142_;
  assign _0144_ = \rx_fifo.wr_ptr [0] & \rx_fifo.wr_ptr [1];
  assign _0022_ = _0144_ ^ \rx_fifo.wr_ptr [2];
  assign _0145_ = ~\rx_fifo.wr_ptr [2];
  assign _0146_ = _0144_ & ~(_0145_);
  assign _0023_ = _0146_ ^ \rx_fifo.wr_ptr [3];
  assign _0147_ = ~\spi_engine.spi_clk_internal ;
  assign _0055_ = _1027_ ? _0147_ : mode_reg[1];
  assign _0148_ = _1026_ & ~(_1063_);
  assign _0031_ = _0148_ & ~(\spi_engine.clk_counter [0]);
  assign _0149_ = ~(_0991_ & _0827_);
  assign _0038_ = _0148_ & ~(_0149_);
  assign _0150_ = _0991_ ^ \spi_engine.clk_counter [2];
  assign _0039_ = _0148_ & ~(_0150_);
  assign _0151_ = _0991_ | _1005_;
  assign _0152_ = _0151_ ^ \spi_engine.clk_counter [3];
  assign _0040_ = _0148_ & ~(_0152_);
  assign _0153_ = _0151_ | _1001_;
  assign _0154_ = _0153_ ^ \spi_engine.clk_counter [4];
  assign _0041_ = _0148_ & ~(_0154_);
  assign _0155_ = _0153_ | _1010_;
  assign _0156_ = _0155_ ^ \spi_engine.clk_counter [5];
  assign _0042_ = _0148_ & ~(_0156_);
  assign _0157_ = _0155_ | ~(\spi_engine.clk_counter [5]);
  assign _0158_ = _0157_ ^ \spi_engine.clk_counter [6];
  assign _0043_ = _0148_ & ~(_0158_);
  assign _0159_ = _0157_ | _0976_;
  assign _0160_ = _0159_ ^ \spi_engine.clk_counter [7];
  assign _0044_ = _0148_ & ~(_0160_);
  assign _0161_ = _0159_ | ~(\spi_engine.clk_counter [7]);
  assign _0162_ = _0161_ ^ \spi_engine.clk_counter [8];
  assign _0045_ = _0148_ & ~(_0162_);
  assign _0163_ = _0161_ | _0947_;
  assign _0164_ = _0163_ ^ \spi_engine.clk_counter [9];
  assign _0046_ = _0148_ & ~(_0164_);
  assign _0165_ = _0163_ | ~(\spi_engine.clk_counter [9]);
  assign _0166_ = _0165_ ^ \spi_engine.clk_counter [10];
  assign _0032_ = _0148_ & ~(_0166_);
  assign _0167_ = _0165_ | _0930_;
  assign _0168_ = _0167_ ^ \spi_engine.clk_counter [11];
  assign _0033_ = _0148_ & ~(_0168_);
  assign _0169_ = _0167_ | _0934_;
  assign _0170_ = _0169_ ^ \spi_engine.clk_counter [12];
  assign _0034_ = _0148_ & ~(_0170_);
  assign _0171_ = _0169_ | _0923_;
  assign _0172_ = _0171_ ^ \spi_engine.clk_counter [13];
  assign _0035_ = _0148_ & ~(_0172_);
  assign _0173_ = ~\spi_engine.clk_counter [14];
  assign _0174_ = \spi_engine.clk_counter [13] & ~(_0171_);
  assign _0175_ = _0174_ ^ _0173_;
  assign _0036_ = _0148_ & ~(_0175_);
  assign _0176_ = _0174_ & ~(_0173_);
  assign _0177_ = _0176_ ^ _0917_;
  assign _0037_ = _0148_ & ~(_0177_);
  assign _0028_ = ~(_0805_ | \spi_engine.bit_counter [0]);
  assign _0178_ = \spi_engine.bit_counter [0] ^ \spi_engine.bit_counter [1];
  assign _0029_ = _0178_ & ~(_0805_);
  assign _0179_ = _0888_ ^ \spi_engine.bit_counter [2];
  assign _0030_ = _0179_ & ~(_0805_);
  assign _0047_ = ~(_0805_ | \spi_engine.cs_delay_counter [0]);
  assign _0180_ = \spi_engine.cs_delay_counter [1] ^ \spi_engine.cs_delay_counter [0];
  assign _0048_ = _0180_ & ~(_0805_);
  assign _0181_ = \spi_engine.cs_delay_counter [1] & \spi_engine.cs_delay_counter [0];
  assign _0182_ = _0181_ ^ \spi_engine.cs_delay_counter [2];
  assign _0049_ = _0182_ & ~(_0805_);
  assign _0183_ = ~\spi_engine.cs_delay_counter [3];
  assign _0184_ = _0181_ & \spi_engine.cs_delay_counter [2];
  assign _0185_ = _0184_ ^ _0183_;
  assign _0050_ = _0856_ & ~(_0185_);
  assign _0186_ = ~\spi_engine.cs_delay_counter [4];
  assign _0187_ = _0184_ & ~(_0183_);
  assign _0188_ = _0187_ ^ _0186_;
  assign _0051_ = _0856_ & ~(_0188_);
  assign _0189_ = ~\spi_engine.cs_delay_counter [5];
  assign _0190_ = _0187_ & ~(_0186_);
  assign _0191_ = _0190_ ^ _0189_;
  assign _0052_ = _0856_ & ~(_0191_);
  assign _0192_ = _0190_ & ~(_0189_);
  assign _0193_ = ~(_0192_ ^ \spi_engine.cs_delay_counter [6]);
  assign _0053_ = _0856_ & ~(_0193_);
  assign _0194_ = ~(_0192_ & \spi_engine.cs_delay_counter [6]);
  assign _0195_ = _0194_ ^ \spi_engine.cs_delay_counter [7];
  assign _0054_ = _0856_ & ~(_0195_);
  assign _0196_ = ~\tx_fifo.rd_ptr [1];
  assign _0197_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[13] [0] : \tx_fifo.fifo_mem[12] [0];
  assign _0198_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[15] [0] : \tx_fifo.fifo_mem[14] [0];
  assign _0199_ = _0196_ ? _0197_ : _0198_;
  assign _0200_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[9] [0] : \tx_fifo.fifo_mem[8] [0];
  assign _0201_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[11] [0] : \tx_fifo.fifo_mem[10] [0];
  assign _0202_ = _0196_ ? _0200_ : _0201_;
  assign _0203_ = \tx_fifo.rd_ptr [2] ? _0199_ : _0202_;
  assign _0204_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[5] [0] : \tx_fifo.fifo_mem[4] [0];
  assign _0205_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[7] [0] : \tx_fifo.fifo_mem[6] [0];
  assign _0206_ = _0196_ ? _0204_ : _0205_;
  assign _0207_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[1] [0] : \tx_fifo.fifo_mem[0] [0];
  assign _0208_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[3] [0] : \tx_fifo.fifo_mem[2] [0];
  assign _0209_ = _0196_ ? _0207_ : _0208_;
  assign _0210_ = \tx_fifo.rd_ptr [2] ? _0206_ : _0209_;
  assign _0211_ = \tx_fifo.rd_ptr [3] ? _0203_ : _0210_;
  assign _0056_ = _0211_ & _0855_;
  assign _0212_ = ~\tx_fifo.rd_ptr [3];
  assign _0213_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[1] [1] : \tx_fifo.fifo_mem[0] [1];
  assign _0214_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[3] [1] : \tx_fifo.fifo_mem[2] [1];
  assign _0215_ = _0196_ ? _0213_ : _0214_;
  assign _0216_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[5] [1] : \tx_fifo.fifo_mem[4] [1];
  assign _0217_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[7] [1] : \tx_fifo.fifo_mem[6] [1];
  assign _0218_ = _0196_ ? _0216_ : _0217_;
  assign _0219_ = _0133_ ? _0215_ : _0218_;
  assign _0220_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[9] [1] : \tx_fifo.fifo_mem[8] [1];
  assign _0221_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[11] [1] : \tx_fifo.fifo_mem[10] [1];
  assign _0222_ = _0196_ ? _0220_ : _0221_;
  assign _0223_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[13] [1] : \tx_fifo.fifo_mem[12] [1];
  assign _0224_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[15] [1] : \tx_fifo.fifo_mem[14] [1];
  assign _0225_ = _0196_ ? _0223_ : _0224_;
  assign _0226_ = _0133_ ? _0222_ : _0225_;
  assign _0227_ = _0212_ ? _0219_ : _0226_;
  assign _0057_ = _0855_ ? _0227_ : \spi_engine.tx_shift_reg [0];
  assign _0228_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[1] [2] : \tx_fifo.fifo_mem[0] [2];
  assign _0229_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[3] [2] : \tx_fifo.fifo_mem[2] [2];
  assign _0230_ = _0196_ ? _0228_ : _0229_;
  assign _0231_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[5] [2] : \tx_fifo.fifo_mem[4] [2];
  assign _0232_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[7] [2] : \tx_fifo.fifo_mem[6] [2];
  assign _0233_ = _0196_ ? _0231_ : _0232_;
  assign _0234_ = _0133_ ? _0230_ : _0233_;
  assign _0235_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[9] [2] : \tx_fifo.fifo_mem[8] [2];
  assign _0236_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[11] [2] : \tx_fifo.fifo_mem[10] [2];
  assign _0237_ = _0196_ ? _0235_ : _0236_;
  assign _0238_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[13] [2] : \tx_fifo.fifo_mem[12] [2];
  assign _0239_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[15] [2] : \tx_fifo.fifo_mem[14] [2];
  assign _0240_ = _0196_ ? _0238_ : _0239_;
  assign _0241_ = _0133_ ? _0237_ : _0240_;
  assign _0242_ = _0212_ ? _0234_ : _0241_;
  assign _0058_ = _0855_ ? _0242_ : \spi_engine.tx_shift_reg [1];
  assign _0243_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[1] [3] : \tx_fifo.fifo_mem[0] [3];
  assign _0244_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[3] [3] : \tx_fifo.fifo_mem[2] [3];
  assign _0245_ = _0196_ ? _0243_ : _0244_;
  assign _0246_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[5] [3] : \tx_fifo.fifo_mem[4] [3];
  assign _0247_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[7] [3] : \tx_fifo.fifo_mem[6] [3];
  assign _0248_ = _0196_ ? _0246_ : _0247_;
  assign _0249_ = _0133_ ? _0245_ : _0248_;
  assign _0250_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[9] [3] : \tx_fifo.fifo_mem[8] [3];
  assign _0251_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[11] [3] : \tx_fifo.fifo_mem[10] [3];
  assign _0252_ = _0196_ ? _0250_ : _0251_;
  assign _0253_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[13] [3] : \tx_fifo.fifo_mem[12] [3];
  assign _0254_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[15] [3] : \tx_fifo.fifo_mem[14] [3];
  assign _0255_ = _0196_ ? _0253_ : _0254_;
  assign _0256_ = _0133_ ? _0252_ : _0255_;
  assign _0257_ = _0212_ ? _0249_ : _0256_;
  assign _0059_ = _0855_ ? _0257_ : \spi_engine.tx_shift_reg [2];
  assign _0258_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[1] [4] : \tx_fifo.fifo_mem[0] [4];
  assign _0259_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[3] [4] : \tx_fifo.fifo_mem[2] [4];
  assign _0260_ = _0196_ ? _0258_ : _0259_;
  assign _0261_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[5] [4] : \tx_fifo.fifo_mem[4] [4];
  assign _0262_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[7] [4] : \tx_fifo.fifo_mem[6] [4];
  assign _0263_ = _0196_ ? _0261_ : _0262_;
  assign _0264_ = _0133_ ? _0260_ : _0263_;
  assign _0265_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[13] [4] : \tx_fifo.fifo_mem[12] [4];
  assign _0266_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[15] [4] : \tx_fifo.fifo_mem[14] [4];
  assign _0267_ = _0196_ ? _0265_ : _0266_;
  assign _0268_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[9] [4] : \tx_fifo.fifo_mem[8] [4];
  assign _0269_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[11] [4] : \tx_fifo.fifo_mem[10] [4];
  assign _0270_ = _0196_ ? _0268_ : _0269_;
  assign _0271_ = \tx_fifo.rd_ptr [2] ? _0267_ : _0270_;
  assign _0272_ = _0212_ ? _0264_ : _0271_;
  assign _0060_ = _0855_ ? _0272_ : \spi_engine.tx_shift_reg [3];
  assign _0273_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[5] [5] : \tx_fifo.fifo_mem[4] [5];
  assign _0274_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[7] [5] : \tx_fifo.fifo_mem[6] [5];
  assign _0275_ = _0196_ ? _0273_ : _0274_;
  assign _0276_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[1] [5] : \tx_fifo.fifo_mem[0] [5];
  assign _0277_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[3] [5] : \tx_fifo.fifo_mem[2] [5];
  assign _0278_ = _0196_ ? _0276_ : _0277_;
  assign _0279_ = \tx_fifo.rd_ptr [2] ? _0275_ : _0278_;
  assign _0280_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[9] [5] : \tx_fifo.fifo_mem[8] [5];
  assign _0281_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[11] [5] : \tx_fifo.fifo_mem[10] [5];
  assign _0282_ = _0196_ ? _0280_ : _0281_;
  assign _0283_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[13] [5] : \tx_fifo.fifo_mem[12] [5];
  assign _0284_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[15] [5] : \tx_fifo.fifo_mem[14] [5];
  assign _0285_ = _0196_ ? _0283_ : _0284_;
  assign _0286_ = _0133_ ? _0282_ : _0285_;
  assign _0287_ = _0212_ ? _0279_ : _0286_;
  assign _0061_ = _0855_ ? _0287_ : \spi_engine.tx_shift_reg [4];
  assign _0288_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[1] [6] : \tx_fifo.fifo_mem[0] [6];
  assign _0289_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[3] [6] : \tx_fifo.fifo_mem[2] [6];
  assign _0290_ = _0196_ ? _0288_ : _0289_;
  assign _0291_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[5] [6] : \tx_fifo.fifo_mem[4] [6];
  assign _0292_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[7] [6] : \tx_fifo.fifo_mem[6] [6];
  assign _0293_ = _0196_ ? _0291_ : _0292_;
  assign _0294_ = _0133_ ? _0290_ : _0293_;
  assign _0295_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[9] [6] : \tx_fifo.fifo_mem[8] [6];
  assign _0296_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[11] [6] : \tx_fifo.fifo_mem[10] [6];
  assign _0297_ = _0196_ ? _0295_ : _0296_;
  assign _0298_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[13] [6] : \tx_fifo.fifo_mem[12] [6];
  assign _0299_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[15] [6] : \tx_fifo.fifo_mem[14] [6];
  assign _0300_ = _0196_ ? _0298_ : _0299_;
  assign _0301_ = _0133_ ? _0297_ : _0300_;
  assign _0302_ = _0212_ ? _0294_ : _0301_;
  assign _0062_ = _0855_ ? _0302_ : \spi_engine.tx_shift_reg [5];
  assign _0303_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[1] [7] : \tx_fifo.fifo_mem[0] [7];
  assign _0304_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[3] [7] : \tx_fifo.fifo_mem[2] [7];
  assign _0305_ = _0196_ ? _0303_ : _0304_;
  assign _0306_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[5] [7] : \tx_fifo.fifo_mem[4] [7];
  assign _0307_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[7] [7] : \tx_fifo.fifo_mem[6] [7];
  assign _0308_ = _0196_ ? _0306_ : _0307_;
  assign _0309_ = _0133_ ? _0305_ : _0308_;
  assign _0310_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[9] [7] : \tx_fifo.fifo_mem[8] [7];
  assign _0311_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[11] [7] : \tx_fifo.fifo_mem[10] [7];
  assign _0312_ = _0196_ ? _0310_ : _0311_;
  assign _0313_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[13] [7] : \tx_fifo.fifo_mem[12] [7];
  assign _0314_ = \tx_fifo.rd_ptr [0] ? \tx_fifo.fifo_mem[15] [7] : \tx_fifo.fifo_mem[14] [7];
  assign _0315_ = _0196_ ? _0313_ : _0314_;
  assign _0316_ = _0133_ ? _0312_ : _0315_;
  assign _0317_ = _0212_ ? _0309_ : _0316_;
  assign _0063_ = _0855_ ? _0317_ : \spi_engine.tx_shift_reg [6];
  assign _0318_ = ~\rx_fifo.rd_ptr [3];
  assign _0319_ = ~\rx_fifo.rd_ptr [1];
  assign _0320_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[5] [0] : \rx_fifo.fifo_mem[4] [0];
  assign _0321_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[7] [0] : \rx_fifo.fifo_mem[6] [0];
  assign _0322_ = _0319_ ? _0320_ : _0321_;
  assign _0323_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[1] [0] : \rx_fifo.fifo_mem[0] [0];
  assign _0324_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[3] [0] : \rx_fifo.fifo_mem[2] [0];
  assign _0325_ = _0319_ ? _0323_ : _0324_;
  assign _0326_ = \rx_fifo.rd_ptr [2] ? _0322_ : _0325_;
  assign _0327_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[9] [0] : \rx_fifo.fifo_mem[8] [0];
  assign _0328_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[11] [0] : \rx_fifo.fifo_mem[10] [0];
  assign _0329_ = _0319_ ? _0327_ : _0328_;
  assign _0330_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[13] [0] : \rx_fifo.fifo_mem[12] [0];
  assign _0331_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[15] [0] : \rx_fifo.fifo_mem[14] [0];
  assign _0332_ = _0319_ ? _0330_ : _0331_;
  assign _0333_ = _0140_ ? _0329_ : _0332_;
  assign _0334_ = _0318_ ? _0326_ : _0333_;
  assign _0335_ = _0334_ & ~(_0813_);
  assign _0336_ = mode_reg[0] & ~(_0847_);
  assign _0337_ = int_reg[0] & ~(_0849_);
  assign _0338_ = _0337_ | _0336_;
  assign _0339_ = baud_reg[0] & ~(_1031_);
  assign _0340_ = fifo_reg[0] & ~(_1034_);
  assign _0341_ = _0340_ | _0339_;
  assign _0342_ = ctrl_reg[0] & ~(_1030_);
  assign _0343_ = _1033_ | _0808_;
  assign _0344_ = _0821_ & ~(_0343_);
  assign _0345_ = _0344_ | _0342_;
  assign _0346_ = _0345_ | _0341_;
  assign _0347_ = _0346_ | _0338_;
  assign prdata_o[0] = _0347_ | _0335_;
  assign _0348_ = mode_reg[1] & ~(_0847_);
  assign _0349_ = int_reg[1] & ~(_0849_);
  assign _0350_ = _0349_ | _0348_;
  assign _0351_ = baud_reg[1] & ~(_1031_);
  assign _0352_ = fifo_reg[1] & ~(_1034_);
  assign _0353_ = _0352_ | _0351_;
  assign _0354_ = _0353_ | _0350_;
  assign _0355_ = ctrl_reg[1] & ~(_1030_);
  assign _0356_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[5] [1] : \rx_fifo.fifo_mem[4] [1];
  assign _0357_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[7] [1] : \rx_fifo.fifo_mem[6] [1];
  assign _0358_ = _0319_ ? _0356_ : _0357_;
  assign _0359_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[1] [1] : \rx_fifo.fifo_mem[0] [1];
  assign _0360_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[3] [1] : \rx_fifo.fifo_mem[2] [1];
  assign _0361_ = _0319_ ? _0359_ : _0360_;
  assign _0362_ = \rx_fifo.rd_ptr [2] ? _0358_ : _0361_;
  assign _0363_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[13] [1] : \rx_fifo.fifo_mem[12] [1];
  assign _0364_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[15] [1] : \rx_fifo.fifo_mem[14] [1];
  assign _0365_ = _0319_ ? _0363_ : _0364_;
  assign _0366_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[9] [1] : \rx_fifo.fifo_mem[8] [1];
  assign _0367_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[11] [1] : \rx_fifo.fifo_mem[10] [1];
  assign _0368_ = _0319_ ? _0366_ : _0367_;
  assign _0369_ = \rx_fifo.rd_ptr [2] ? _0365_ : _0368_;
  assign _0370_ = _0318_ ? _0362_ : _0369_;
  assign _0371_ = _0370_ & ~(_0813_);
  assign _0372_ = _0820_ & ~(_0343_);
  assign _0373_ = _0372_ | _0371_;
  assign _0374_ = _0373_ | _0355_;
  assign prdata_o[1] = _0374_ | _0354_;
  assign _0375_ = int_reg[2] & ~(_0849_);
  assign _0376_ = mode_reg[2] & ~(_0847_);
  assign _0377_ = _0376_ | _0375_;
  assign _0378_ = fifo_reg[2] & ~(_1034_);
  assign _0379_ = baud_reg[2] & ~(_1031_);
  assign _0380_ = _0379_ | _0378_;
  assign _0381_ = _0380_ | _0377_;
  assign _0382_ = ctrl_reg[2] & ~(_1030_);
  assign _0383_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[5] [2] : \rx_fifo.fifo_mem[4] [2];
  assign _0384_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[7] [2] : \rx_fifo.fifo_mem[6] [2];
  assign _0385_ = _0319_ ? _0383_ : _0384_;
  assign _0386_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[1] [2] : \rx_fifo.fifo_mem[0] [2];
  assign _0387_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[3] [2] : \rx_fifo.fifo_mem[2] [2];
  assign _0388_ = _0319_ ? _0386_ : _0387_;
  assign _0389_ = \rx_fifo.rd_ptr [2] ? _0385_ : _0388_;
  assign _0390_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[13] [2] : \rx_fifo.fifo_mem[12] [2];
  assign _0391_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[15] [2] : \rx_fifo.fifo_mem[14] [2];
  assign _0392_ = _0319_ ? _0390_ : _0391_;
  assign _0393_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[9] [2] : \rx_fifo.fifo_mem[8] [2];
  assign _0394_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[11] [2] : \rx_fifo.fifo_mem[10] [2];
  assign _0395_ = _0319_ ? _0393_ : _0394_;
  assign _0396_ = \rx_fifo.rd_ptr [2] ? _0392_ : _0395_;
  assign _0397_ = _0318_ ? _0389_ : _0396_;
  assign _0398_ = _0397_ & ~(_0813_);
  assign _0399_ = _0856_ & ~(_0343_);
  assign _0400_ = _0399_ | _0398_;
  assign _0401_ = _0400_ | _0382_;
  assign prdata_o[2] = _0401_ | _0381_;
  assign _0402_ = mode_reg[3] & ~(_0847_);
  assign _0403_ = int_reg[3] & ~(_0849_);
  assign _0404_ = _0403_ | _0402_;
  assign _0405_ = baud_reg[3] & ~(_1031_);
  assign _0406_ = fifo_reg[3] & ~(_1034_);
  assign _0407_ = _0406_ | _0405_;
  assign _0408_ = _0407_ | _0404_;
  assign _0409_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[5] [3] : \rx_fifo.fifo_mem[4] [3];
  assign _0410_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[7] [3] : \rx_fifo.fifo_mem[6] [3];
  assign _0411_ = _0319_ ? _0409_ : _0410_;
  assign _0412_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[1] [3] : \rx_fifo.fifo_mem[0] [3];
  assign _0413_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[3] [3] : \rx_fifo.fifo_mem[2] [3];
  assign _0414_ = _0319_ ? _0412_ : _0413_;
  assign _0415_ = \rx_fifo.rd_ptr [2] ? _0411_ : _0414_;
  assign _0416_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[13] [3] : \rx_fifo.fifo_mem[12] [3];
  assign _0417_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[15] [3] : \rx_fifo.fifo_mem[14] [3];
  assign _0418_ = _0319_ ? _0416_ : _0417_;
  assign _0419_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[9] [3] : \rx_fifo.fifo_mem[8] [3];
  assign _0420_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[11] [3] : \rx_fifo.fifo_mem[10] [3];
  assign _0421_ = _0319_ ? _0419_ : _0420_;
  assign _0422_ = \rx_fifo.rd_ptr [2] ? _0418_ : _0421_;
  assign _0423_ = _0318_ ? _0415_ : _0422_;
  assign _0424_ = _0423_ & ~(_0813_);
  assign _0425_ = ctrl_reg[3] & ~(_1030_);
  assign _0426_ = _0425_ | _0424_;
  assign prdata_o[3] = _0426_ | _0408_;
  assign _0427_ = mode_reg[4] & ~(_0847_);
  assign _0428_ = int_reg[4] & ~(_0849_);
  assign _0429_ = _0428_ | _0427_;
  assign _0430_ = baud_reg[4] & ~(_1031_);
  assign _0431_ = fifo_reg[4] & ~(_1034_);
  assign _0432_ = _0431_ | _0430_;
  assign _0433_ = _0432_ | _0429_;
  assign _0434_ = ctrl_reg[4] & ~(_1030_);
  assign _0435_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[1] [4] : \rx_fifo.fifo_mem[0] [4];
  assign _0436_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[3] [4] : \rx_fifo.fifo_mem[2] [4];
  assign _0437_ = _0319_ ? _0435_ : _0436_;
  assign _0438_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[5] [4] : \rx_fifo.fifo_mem[4] [4];
  assign _0439_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[7] [4] : \rx_fifo.fifo_mem[6] [4];
  assign _0440_ = _0319_ ? _0438_ : _0439_;
  assign _0441_ = _0140_ ? _0437_ : _0440_;
  assign _0442_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[13] [4] : \rx_fifo.fifo_mem[12] [4];
  assign _0443_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[15] [4] : \rx_fifo.fifo_mem[14] [4];
  assign _0444_ = _0319_ ? _0442_ : _0443_;
  assign _0445_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[9] [4] : \rx_fifo.fifo_mem[8] [4];
  assign _0446_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[11] [4] : \rx_fifo.fifo_mem[10] [4];
  assign _0447_ = _0319_ ? _0445_ : _0446_;
  assign _0448_ = \rx_fifo.rd_ptr [2] ? _0444_ : _0447_;
  assign _0449_ = _0318_ ? _0441_ : _0448_;
  assign _0450_ = _0449_ & ~(_0813_);
  assign _0451_ = _1036_ & ~(_0343_);
  assign _0452_ = _0451_ | _0450_;
  assign _0453_ = _0452_ | _0434_;
  assign prdata_o[4] = _0453_ | _0433_;
  assign _0454_ = mode_reg[5] & ~(_0847_);
  assign _0455_ = int_reg[5] & ~(_0849_);
  assign _0456_ = _0455_ | _0454_;
  assign _0457_ = fifo_reg[5] & ~(_1034_);
  assign _0458_ = baud_reg[5] & ~(_1031_);
  assign _0459_ = _0458_ | _0457_;
  assign _0460_ = _0459_ | _0456_;
  assign _0461_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[5] [5] : \rx_fifo.fifo_mem[4] [5];
  assign _0462_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[7] [5] : \rx_fifo.fifo_mem[6] [5];
  assign _0463_ = _0319_ ? _0461_ : _0462_;
  assign _0464_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[1] [5] : \rx_fifo.fifo_mem[0] [5];
  assign _0465_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[3] [5] : \rx_fifo.fifo_mem[2] [5];
  assign _0466_ = _0319_ ? _0464_ : _0465_;
  assign _0467_ = \rx_fifo.rd_ptr [2] ? _0463_ : _0466_;
  assign _0468_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[13] [5] : \rx_fifo.fifo_mem[12] [5];
  assign _0469_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[15] [5] : \rx_fifo.fifo_mem[14] [5];
  assign _0470_ = _0319_ ? _0468_ : _0469_;
  assign _0471_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[9] [5] : \rx_fifo.fifo_mem[8] [5];
  assign _0472_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[11] [5] : \rx_fifo.fifo_mem[10] [5];
  assign _0473_ = _0319_ ? _0471_ : _0472_;
  assign _0474_ = \rx_fifo.rd_ptr [2] ? _0470_ : _0473_;
  assign _0475_ = _0318_ ? _0467_ : _0474_;
  assign _0476_ = _0475_ & ~(_0813_);
  assign _0477_ = ctrl_reg[5] & ~(_1030_);
  assign _0478_ = _0477_ | _0476_;
  assign prdata_o[5] = _0478_ | _0460_;
  assign _0479_ = int_reg[6] & ~(_0849_);
  assign _0480_ = mode_reg[6] & ~(_0847_);
  assign _0481_ = _0480_ | _0479_;
  assign _0482_ = baud_reg[6] & ~(_1031_);
  assign _0483_ = fifo_reg[6] & ~(_1034_);
  assign _0484_ = _0483_ | _0482_;
  assign _0485_ = _0484_ | _0481_;
  assign _0486_ = ctrl_reg[6] & ~(_1030_);
  assign _0487_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[5] [6] : \rx_fifo.fifo_mem[4] [6];
  assign _0488_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[7] [6] : \rx_fifo.fifo_mem[6] [6];
  assign _0489_ = _0319_ ? _0487_ : _0488_;
  assign _0490_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[1] [6] : \rx_fifo.fifo_mem[0] [6];
  assign _0491_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[3] [6] : \rx_fifo.fifo_mem[2] [6];
  assign _0492_ = _0319_ ? _0490_ : _0491_;
  assign _0493_ = \rx_fifo.rd_ptr [2] ? _0489_ : _0492_;
  assign _0494_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[13] [6] : \rx_fifo.fifo_mem[12] [6];
  assign _0495_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[15] [6] : \rx_fifo.fifo_mem[14] [6];
  assign _0496_ = _0319_ ? _0494_ : _0495_;
  assign _0497_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[9] [6] : \rx_fifo.fifo_mem[8] [6];
  assign _0498_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[11] [6] : \rx_fifo.fifo_mem[10] [6];
  assign _0499_ = _0319_ ? _0497_ : _0498_;
  assign _0500_ = \rx_fifo.rd_ptr [2] ? _0496_ : _0499_;
  assign _0501_ = _0318_ ? _0493_ : _0500_;
  assign _0502_ = _0501_ & ~(_0813_);
  assign _0503_ = spi_timeout & ~(_0343_);
  assign _0504_ = _0503_ | _0502_;
  assign _0505_ = _0504_ | _0486_;
  assign prdata_o[6] = _0505_ | _0485_;
  assign _0506_ = int_reg[7] & ~(_0849_);
  assign _0507_ = mode_reg[7] & ~(_0847_);
  assign _0508_ = _0507_ | _0506_;
  assign _0509_ = baud_reg[7] & ~(_1031_);
  assign _0510_ = fifo_reg[7] & ~(_1034_);
  assign _0511_ = _0510_ | _0509_;
  assign _0512_ = _0511_ | _0508_;
  assign _0513_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[13] [7] : \rx_fifo.fifo_mem[12] [7];
  assign _0514_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[15] [7] : \rx_fifo.fifo_mem[14] [7];
  assign _0515_ = _0319_ ? _0513_ : _0514_;
  assign _0516_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[9] [7] : \rx_fifo.fifo_mem[8] [7];
  assign _0517_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[11] [7] : \rx_fifo.fifo_mem[10] [7];
  assign _0518_ = _0319_ ? _0516_ : _0517_;
  assign _0519_ = \rx_fifo.rd_ptr [2] ? _0515_ : _0518_;
  assign _0520_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[5] [7] : \rx_fifo.fifo_mem[4] [7];
  assign _0521_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[7] [7] : \rx_fifo.fifo_mem[6] [7];
  assign _0522_ = _0319_ ? _0520_ : _0521_;
  assign _0523_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[1] [7] : \rx_fifo.fifo_mem[0] [7];
  assign _0524_ = \rx_fifo.rd_ptr [0] ? \rx_fifo.fifo_mem[3] [7] : \rx_fifo.fifo_mem[2] [7];
  assign _0525_ = _0319_ ? _0523_ : _0524_;
  assign _0526_ = \rx_fifo.rd_ptr [2] ? _0522_ : _0525_;
  assign _0527_ = \rx_fifo.rd_ptr [3] ? _0519_ : _0526_;
  assign _0528_ = _0527_ & ~(_0813_);
  assign _0529_ = ctrl_reg[7] & ~(_1030_);
  assign _0530_ = _0529_ | _0528_;
  assign prdata_o[7] = _0530_ | _0512_;
  assign _0531_ = mode_reg[8] & ~(_0847_);
  assign _0532_ = int_reg[8] & ~(_0849_);
  assign _0533_ = _0532_ | _0531_;
  assign _0534_ = ctrl_reg[8] & ~(_1030_);
  assign _0535_ = \tx_fifo.count [0] & ~(_0343_);
  assign _0536_ = _0535_ | _0534_;
  assign _0537_ = fifo_reg[8] & ~(_1034_);
  assign _0538_ = baud_reg[8] & ~(_1031_);
  assign _0539_ = _0538_ | _0537_;
  assign _0540_ = _0539_ | _0536_;
  assign prdata_o[8] = _0540_ | _0533_;
  assign _0541_ = mode_reg[9] & ~(_0847_);
  assign _0542_ = int_reg[9] & ~(_0849_);
  assign _0543_ = _0542_ | _0541_;
  assign _0544_ = \tx_fifo.count [1] & ~(_0343_);
  assign _0545_ = ctrl_reg[9] & ~(_1030_);
  assign _0546_ = _0545_ | _0544_;
  assign _0547_ = fifo_reg[9] & ~(_1034_);
  assign _0548_ = baud_reg[9] & ~(_1031_);
  assign _0549_ = _0548_ | _0547_;
  assign _0550_ = _0549_ | _0546_;
  assign prdata_o[9] = _0550_ | _0543_;
  assign _0551_ = mode_reg[10] & ~(_0847_);
  assign _0552_ = int_reg[10] & ~(_0849_);
  assign _0553_ = _0552_ | _0551_;
  assign _0554_ = fifo_reg[10] & ~(_1034_);
  assign _0555_ = ctrl_reg[10] & ~(_1030_);
  assign _0556_ = _0555_ | _0554_;
  assign _0557_ = baud_reg[10] & ~(_1031_);
  assign _0558_ = \tx_fifo.count [2] & ~(_0343_);
  assign _0559_ = _0558_ | _0557_;
  assign _0560_ = _0559_ | _0556_;
  assign prdata_o[10] = _0560_ | _0553_;
  assign _0561_ = mode_reg[11] & ~(_0847_);
  assign _0562_ = int_reg[11] & ~(_0849_);
  assign _0563_ = _0562_ | _0561_;
  assign _0564_ = fifo_reg[11] & ~(_1034_);
  assign _0565_ = ctrl_reg[11] & ~(_1030_);
  assign _0566_ = _0565_ | _0564_;
  assign _0567_ = baud_reg[11] & ~(_1031_);
  assign _0568_ = \tx_fifo.count [3] & ~(_0343_);
  assign _0569_ = _0568_ | _0567_;
  assign _0570_ = _0569_ | _0566_;
  assign prdata_o[11] = _0570_ | _0563_;
  assign _0571_ = mode_reg[12] & ~(_0847_);
  assign _0572_ = int_reg[12] & ~(_0849_);
  assign _0573_ = _0572_ | _0571_;
  assign _0574_ = \tx_fifo.count [4] & ~(_0343_);
  assign _0575_ = ctrl_reg[12] & ~(_1030_);
  assign _0576_ = _0575_ | _0574_;
  assign _0577_ = fifo_reg[12] & ~(_1034_);
  assign _0578_ = baud_reg[12] & ~(_1031_);
  assign _0579_ = _0578_ | _0577_;
  assign _0580_ = _0579_ | _0576_;
  assign prdata_o[12] = _0580_ | _0573_;
  assign _0581_ = mode_reg[13] & ~(_0847_);
  assign _0582_ = int_reg[13] & ~(_0849_);
  assign _0583_ = _0582_ | _0581_;
  assign _0584_ = fifo_reg[13] & ~(_1034_);
  assign _0585_ = \rx_fifo.count [0] & ~(_0343_);
  assign _0586_ = _0585_ | _0584_;
  assign _0587_ = baud_reg[13] & ~(_1031_);
  assign _0588_ = ctrl_reg[13] & ~(_1030_);
  assign _0589_ = _0588_ | _0587_;
  assign _0590_ = _0589_ | _0586_;
  assign prdata_o[13] = _0590_ | _0583_;
  assign _0591_ = mode_reg[14] & ~(_0847_);
  assign _0592_ = int_reg[14] & ~(_0849_);
  assign _0593_ = _0592_ | _0591_;
  assign _0594_ = \rx_fifo.count [1] & ~(_0343_);
  assign _0595_ = ctrl_reg[14] & ~(_1030_);
  assign _0596_ = _0595_ | _0594_;
  assign _0597_ = fifo_reg[14] & ~(_1034_);
  assign _0598_ = baud_reg[14] & ~(_1031_);
  assign _0599_ = _0598_ | _0597_;
  assign _0600_ = _0599_ | _0596_;
  assign prdata_o[14] = _0600_ | _0593_;
  assign _0601_ = mode_reg[15] & ~(_0847_);
  assign _0602_ = int_reg[15] & ~(_0849_);
  assign _0603_ = _0602_ | _0601_;
  assign _0604_ = fifo_reg[15] & ~(_1034_);
  assign _0605_ = \rx_fifo.count [2] & ~(_0343_);
  assign _0606_ = _0605_ | _0604_;
  assign _0607_ = baud_reg[15] & ~(_1031_);
  assign _0608_ = ctrl_reg[15] & ~(_1030_);
  assign _0609_ = _0608_ | _0607_;
  assign _0610_ = _0609_ | _0606_;
  assign prdata_o[15] = _0610_ | _0603_;
  assign _0611_ = mode_reg[16] & ~(_0847_);
  assign _0612_ = int_reg[16] & ~(_0849_);
  assign _0613_ = _0612_ | _0611_;
  assign _0614_ = ctrl_reg[16] & ~(_1030_);
  assign _0615_ = \rx_fifo.count [3] & ~(_0343_);
  assign _0616_ = _0615_ | _0614_;
  assign _0617_ = fifo_reg[16] & ~(_1034_);
  assign _0618_ = baud_reg[16] & ~(_1031_);
  assign _0619_ = _0618_ | _0617_;
  assign _0620_ = _0619_ | _0616_;
  assign prdata_o[16] = _0620_ | _0613_;
  assign _0621_ = mode_reg[17] & ~(_0847_);
  assign _0622_ = int_reg[17] & ~(_0849_);
  assign _0623_ = _0622_ | _0621_;
  assign _0624_ = \rx_fifo.count [4] & ~(_0343_);
  assign _0625_ = ctrl_reg[17] & ~(_1030_);
  assign _0626_ = _0625_ | _0624_;
  assign _0627_ = fifo_reg[17] & ~(_1034_);
  assign _0628_ = baud_reg[17] & ~(_1031_);
  assign _0629_ = _0628_ | _0627_;
  assign _0630_ = _0629_ | _0626_;
  assign prdata_o[17] = _0630_ | _0623_;
  assign _0631_ = mode_reg[18] & ~(_0847_);
  assign _0632_ = int_reg[18] & ~(_0849_);
  assign _0633_ = _0632_ | _0631_;
  assign _0634_ = fifo_reg[18] & ~(_1034_);
  assign _0635_ = ctrl_reg[18] & ~(_1030_);
  assign _0636_ = baud_reg[18] & ~(_1031_);
  assign _0637_ = _0636_ | _0635_;
  assign _0638_ = _0637_ | _0634_;
  assign prdata_o[18] = _0638_ | _0633_;
  assign _0639_ = fifo_reg[19] & ~(_1034_);
  assign _0640_ = ctrl_reg[19] & ~(_1030_);
  assign _0641_ = baud_reg[19] & ~(_1031_);
  assign _0642_ = _0641_ | _0640_;
  assign _0643_ = _0642_ | _0639_;
  assign _0644_ = mode_reg[19] & ~(_0847_);
  assign _0645_ = int_reg[19] & ~(_0849_);
  assign _0646_ = _0645_ | _0644_;
  assign prdata_o[19] = _0646_ | _0643_;
  assign _0647_ = fifo_reg[20] & ~(_1034_);
  assign _0648_ = ctrl_reg[20] & ~(_1030_);
  assign _0649_ = baud_reg[20] & ~(_1031_);
  assign _0650_ = _0649_ | _0648_;
  assign _0651_ = _0650_ | _0647_;
  assign _0652_ = mode_reg[20] & ~(_0847_);
  assign _0653_ = int_reg[20] & ~(_0849_);
  assign _0654_ = _0653_ | _0652_;
  assign prdata_o[20] = _0654_ | _0651_;
  assign _0655_ = mode_reg[21] & ~(_0847_);
  assign _0656_ = int_reg[21] & ~(_0849_);
  assign _0657_ = _0656_ | _0655_;
  assign _0658_ = fifo_reg[21] & ~(_1034_);
  assign _0659_ = ctrl_reg[21] & ~(_1030_);
  assign _0660_ = baud_reg[21] & ~(_1031_);
  assign _0661_ = _0660_ | _0659_;
  assign _0662_ = _0661_ | _0658_;
  assign prdata_o[21] = _0662_ | _0657_;
  assign _0663_ = mode_reg[22] & ~(_0847_);
  assign _0664_ = int_reg[22] & ~(_0849_);
  assign _0665_ = _0664_ | _0663_;
  assign _0666_ = fifo_reg[22] & ~(_1034_);
  assign _0667_ = ctrl_reg[22] & ~(_1030_);
  assign _0668_ = baud_reg[22] & ~(_1031_);
  assign _0669_ = _0668_ | _0667_;
  assign _0670_ = _0669_ | _0666_;
  assign prdata_o[22] = _0670_ | _0665_;
  assign _0671_ = mode_reg[23] & ~(_0847_);
  assign _0672_ = int_reg[23] & ~(_0849_);
  assign _0673_ = _0672_ | _0671_;
  assign _0674_ = fifo_reg[23] & ~(_1034_);
  assign _0675_ = ctrl_reg[23] & ~(_1030_);
  assign _0676_ = baud_reg[23] & ~(_1031_);
  assign _0677_ = _0676_ | _0675_;
  assign _0678_ = _0677_ | _0674_;
  assign prdata_o[23] = _0678_ | _0673_;
  assign _0679_ = mode_reg[24] & ~(_0847_);
  assign _0680_ = int_reg[24] & ~(_0849_);
  assign _0681_ = _0680_ | _0679_;
  assign _0682_ = fifo_reg[24] & ~(_1034_);
  assign _0683_ = ctrl_reg[24] & ~(_1030_);
  assign _0684_ = baud_reg[24] & ~(_1031_);
  assign _0685_ = _0684_ | _0683_;
  assign _0686_ = _0685_ | _0682_;
  assign prdata_o[24] = _0686_ | _0681_;
  assign _0687_ = fifo_reg[25] & ~(_1034_);
  assign _0688_ = ctrl_reg[25] & ~(_1030_);
  assign _0689_ = baud_reg[25] & ~(_1031_);
  assign _0690_ = _0689_ | _0688_;
  assign _0691_ = _0690_ | _0687_;
  assign _0692_ = mode_reg[25] & ~(_0847_);
  assign _0693_ = int_reg[25] & ~(_0849_);
  assign _0694_ = _0693_ | _0692_;
  assign prdata_o[25] = _0694_ | _0691_;
  assign _0695_ = fifo_reg[26] & ~(_1034_);
  assign _0696_ = ctrl_reg[26] & ~(_1030_);
  assign _0697_ = baud_reg[26] & ~(_1031_);
  assign _0698_ = _0697_ | _0696_;
  assign _0699_ = _0698_ | _0695_;
  assign _0700_ = mode_reg[26] & ~(_0847_);
  assign _0701_ = int_reg[26] & ~(_0849_);
  assign _0702_ = _0701_ | _0700_;
  assign prdata_o[26] = _0702_ | _0699_;
  assign _0703_ = mode_reg[27] & ~(_0847_);
  assign _0704_ = int_reg[27] & ~(_0849_);
  assign _0705_ = _0704_ | _0703_;
  assign _0706_ = fifo_reg[27] & ~(_1034_);
  assign _0707_ = ctrl_reg[27] & ~(_1030_);
  assign _0708_ = baud_reg[27] & ~(_1031_);
  assign _0709_ = _0708_ | _0707_;
  assign _0710_ = _0709_ | _0706_;
  assign prdata_o[27] = _0710_ | _0705_;
  assign _0711_ = mode_reg[28] & ~(_0847_);
  assign _0712_ = int_reg[28] & ~(_0849_);
  assign _0713_ = _0712_ | _0711_;
  assign _0714_ = fifo_reg[28] & ~(_1034_);
  assign _0715_ = ctrl_reg[28] & ~(_1030_);
  assign _0716_ = baud_reg[28] & ~(_1031_);
  assign _0717_ = _0716_ | _0715_;
  assign _0718_ = _0717_ | _0714_;
  assign prdata_o[28] = _0718_ | _0713_;
  assign _0719_ = fifo_reg[29] & ~(_1034_);
  assign _0720_ = ctrl_reg[29] & ~(_1030_);
  assign _0721_ = baud_reg[29] & ~(_1031_);
  assign _0722_ = _0721_ | _0720_;
  assign _0723_ = _0722_ | _0719_;
  assign _0724_ = mode_reg[29] & ~(_0847_);
  assign _0725_ = int_reg[29] & ~(_0849_);
  assign _0726_ = _0725_ | _0724_;
  assign prdata_o[29] = _0726_ | _0723_;
  assign _0727_ = mode_reg[30] & ~(_0847_);
  assign _0728_ = int_reg[30] & ~(_0849_);
  assign _0729_ = _0728_ | _0727_;
  assign _0730_ = fifo_reg[30] & ~(_1034_);
  assign _0731_ = ctrl_reg[30] & ~(_1030_);
  assign _0732_ = baud_reg[30] & ~(_1031_);
  assign _0733_ = _0732_ | _0731_;
  assign _0734_ = _0733_ | _0730_;
  assign prdata_o[30] = _0734_ | _0729_;
  assign _0735_ = mode_reg[31] & ~(_0847_);
  assign _0736_ = int_reg[31] & ~(_0849_);
  assign _0737_ = _0736_ | _0735_;
  assign _0738_ = fifo_reg[31] & ~(_1034_);
  assign _0739_ = ctrl_reg[31] & ~(_1030_);
  assign _0740_ = baud_reg[31] & ~(_1031_);
  assign _0741_ = _0740_ | _0739_;
  assign _0742_ = _0741_ | _0738_;
  assign prdata_o[31] = _0742_ | _0737_;
  assign _0743_ = \spi_engine.current_state [0] & ~(_0804_);
  assign _0744_ = mode_reg[12] | mode_reg[13];
  assign _0745_ = mode_reg[14] | mode_reg[15];
  assign _0746_ = _0745_ | _0744_;
  assign _0747_ = mode_reg[9] | mode_reg[8];
  assign _0748_ = mode_reg[11] | mode_reg[10];
  assign _0749_ = _0748_ | _0747_;
  assign _0750_ = _0749_ | _0746_;
  assign _0751_ = _0743_ & ~(_0750_);
  assign \spi_engine.next_state [0] = _0751_ | _0007_;
  assign \spi_engine.next_state [1] = _0743_ | _0857_;
  assign _0752_ = ~_0137_;
  assign _0753_ = \tx_fifo.wr_ptr [2] | \tx_fifo.wr_ptr [3];
  assign _0754_ = _0017_ & ~(_0753_);
  assign _0098_ = _0754_ & ~(_0752_);
  assign _0755_ = ~(\tx_fifo.wr_ptr [1] | \tx_fifo.wr_ptr [0]);
  assign _0756_ = ~_0755_;
  assign _0757_ = \tx_fifo.wr_ptr [3] | ~(\tx_fifo.wr_ptr [2]);
  assign _0758_ = _0017_ & ~(_0757_);
  assign _0099_ = _0758_ & ~(_0756_);
  assign _0097_ = _0754_ & _0136_;
  assign _0100_ = _0758_ & _0135_;
  assign _0101_ = _0758_ & _0136_;
  assign _0001_ = _1027_ & ~(_0130_);
  assign _0759_ = \tx_fifo.wr_ptr [3] & ~(\tx_fifo.wr_ptr [2]);
  assign _0760_ = ~(_0759_ & _0017_);
  assign _0090_ = _0136_ & ~(_0760_);
  assign _0761_ = \tx_fifo.wr_ptr [2] & \tx_fifo.wr_ptr [3];
  assign _0762_ = ~(_0761_ & _0017_);
  assign _0093_ = _0135_ & ~(_0762_);
  assign _0096_ = _0754_ & _0135_;
  assign _0102_ = _0758_ & ~(_0752_);
  assign _0103_ = _0755_ & ~(_0760_);
  assign _0104_ = _0135_ & ~(_0760_);
  assign _0091_ = _0137_ & ~(_0760_);
  assign _0092_ = _0755_ & ~(_0762_);
  assign _0763_ = ~(_0019_ & \rx_fifo.wr_ptr [3]);
  assign _0764_ = _0145_ & ~(_0763_);
  assign _0088_ = _0764_ & _0143_;
  assign _0094_ = _0136_ & ~(_0762_);
  assign _0095_ = _0137_ & ~(_0762_);
  assign _0074_ = _0764_ & _0142_;
  assign _0075_ = _0764_ & _0144_;
  assign _0765_ = \rx_fifo.wr_ptr [2] & ~(_0763_);
  assign _0079_ = _0765_ & _0144_;
  assign _0089_ = _0754_ & ~(_0756_);
  assign _0078_ = _0765_ & _0142_;
  assign _0766_ = ~(\rx_fifo.wr_ptr [0] | \rx_fifo.wr_ptr [1]);
  assign _0767_ = ~_0766_;
  assign _0076_ = _0765_ & ~(_0767_);
  assign _0077_ = _0765_ & _0143_;
  assign _0087_ = _0764_ & ~(_0767_);
  assign _0768_ = \rx_fifo.wr_ptr [2] & ~(\rx_fifo.wr_ptr [3]);
  assign _0769_ = ~(_0768_ & _0019_);
  assign _0086_ = _0144_ & ~(_0769_);
  assign _0085_ = _0142_ & ~(_0769_);
  assign _0084_ = _0143_ & ~(_0769_);
  assign _0083_ = _0766_ & ~(_0769_);
  assign _0770_ = \rx_fifo.wr_ptr [3] | \rx_fifo.wr_ptr [2];
  assign _0771_ = _0770_ | ~(_0019_);
  assign _0082_ = _0144_ & ~(_0771_);
  assign _0081_ = _0142_ & ~(_0771_);
  assign _0080_ = _0143_ & ~(_0771_);
  assign _0073_ = _0766_ & ~(_0771_);
  assign _0772_ = _0016_ & ~(_0017_);
  assign _0773_ = _0772_ ^ \tx_fifo.count [1];
  assign _1078_[1] = _0773_ ^ \tx_fifo.count [0];
  assign _0774_ = ~(_0772_ & \tx_fifo.count [1]);
  assign _0775_ = ~(_0773_ & \tx_fifo.count [0]);
  assign _0776_ = ~(_0775_ & _0774_);
  assign _0777_ = _0772_ ^ \tx_fifo.count [2];
  assign _1078_[2] = _0777_ ^ _0776_;
  assign _0778_ = ~(_0772_ & \tx_fifo.count [2]);
  assign _0779_ = _0777_ & _0776_;
  assign _0780_ = _0778_ & ~(_0779_);
  assign _0781_ = ~(_0772_ ^ \tx_fifo.count [3]);
  assign _1078_[3] = _0781_ ^ _0780_;
  assign _0782_ = \tx_fifo.count [3] & ~(_0772_);
  assign _0783_ = _0772_ & _0800_;
  assign _0784_ = _0779_ ? _0782_ : _0783_;
  assign _1078_[4] = _0784_ ^ \tx_fifo.count [4];
  assign _0785_ = _0018_ & ~(_0019_);
  assign _0786_ = ~(_0785_ ^ \rx_fifo.count [1]);
  assign _1077_[1] = _0786_ ^ _1077_[0];
  assign _0787_ = _0785_ & \rx_fifo.count [1];
  assign _0788_ = \rx_fifo.count [0] & ~(_0786_);
  assign _0789_ = ~(_0788_ | _0787_);
  assign _0790_ = _0785_ ^ \rx_fifo.count [2];
  assign _1077_[2] = ~(_0790_ ^ _0789_);
  assign _0791_ = ~(_0785_ & \rx_fifo.count [2]);
  assign _0792_ = _0790_ & ~(_0789_);
  assign _0793_ = _0791_ & ~(_0792_);
  assign _0794_ = ~\rx_fifo.count [3];
  assign _0795_ = _0785_ ^ _0794_;
  assign _1077_[3] = _0795_ ^ _0793_;
  assign _0796_ = _0785_ & _0817_;
  assign _0797_ = _0785_ | _0794_;
  assign _0798_ = \rx_fifo.count [2] & ~(_0797_);
  assign _0799_ = _0789_ ? _0796_ : _0798_;
  assign _1077_[4] = _0799_ ^ \rx_fifo.count [4];
  reg \rx_fifo.fifo_mem_reg[14][0] ;
  always @(posedge pclk_i)
    if (_0078_) \rx_fifo.fifo_mem_reg[14][0]  <= \spi_engine.rx_shift_reg [0];
  assign \rx_fifo.fifo_mem[14] [0] = \rx_fifo.fifo_mem_reg[14][0] ;
  reg \rx_fifo.fifo_mem_reg[14][1] ;
  always @(posedge pclk_i)
    if (_0078_) \rx_fifo.fifo_mem_reg[14][1]  <= \spi_engine.rx_shift_reg [1];
  assign \rx_fifo.fifo_mem[14] [1] = \rx_fifo.fifo_mem_reg[14][1] ;
  reg \rx_fifo.fifo_mem_reg[14][2] ;
  always @(posedge pclk_i)
    if (_0078_) \rx_fifo.fifo_mem_reg[14][2]  <= \spi_engine.rx_shift_reg [2];
  assign \rx_fifo.fifo_mem[14] [2] = \rx_fifo.fifo_mem_reg[14][2] ;
  reg \rx_fifo.fifo_mem_reg[14][3] ;
  always @(posedge pclk_i)
    if (_0078_) \rx_fifo.fifo_mem_reg[14][3]  <= \spi_engine.rx_shift_reg [3];
  assign \rx_fifo.fifo_mem[14] [3] = \rx_fifo.fifo_mem_reg[14][3] ;
  reg \rx_fifo.fifo_mem_reg[14][4] ;
  always @(posedge pclk_i)
    if (_0078_) \rx_fifo.fifo_mem_reg[14][4]  <= \spi_engine.rx_shift_reg [4];
  assign \rx_fifo.fifo_mem[14] [4] = \rx_fifo.fifo_mem_reg[14][4] ;
  reg \rx_fifo.fifo_mem_reg[14][5] ;
  always @(posedge pclk_i)
    if (_0078_) \rx_fifo.fifo_mem_reg[14][5]  <= \spi_engine.rx_shift_reg [5];
  assign \rx_fifo.fifo_mem[14] [5] = \rx_fifo.fifo_mem_reg[14][5] ;
  reg \rx_fifo.fifo_mem_reg[14][6] ;
  always @(posedge pclk_i)
    if (_0078_) \rx_fifo.fifo_mem_reg[14][6]  <= \spi_engine.rx_shift_reg [6];
  assign \rx_fifo.fifo_mem[14] [6] = \rx_fifo.fifo_mem_reg[14][6] ;
  reg \rx_fifo.fifo_mem_reg[14][7] ;
  always @(posedge pclk_i)
    if (_0078_) \rx_fifo.fifo_mem_reg[14][7]  <= \spi_engine.rx_shift_reg [7];
  assign \rx_fifo.fifo_mem[14] [7] = \rx_fifo.fifo_mem_reg[14][7] ;
  reg \tx_fifo.fifo_mem_reg[14][0] ;
  always @(posedge pclk_i)
    if (_0094_) \tx_fifo.fifo_mem_reg[14][0]  <= txdata_reg[0];
  assign \tx_fifo.fifo_mem[14] [0] = \tx_fifo.fifo_mem_reg[14][0] ;
  reg \tx_fifo.fifo_mem_reg[14][1] ;
  always @(posedge pclk_i)
    if (_0094_) \tx_fifo.fifo_mem_reg[14][1]  <= txdata_reg[1];
  assign \tx_fifo.fifo_mem[14] [1] = \tx_fifo.fifo_mem_reg[14][1] ;
  reg \tx_fifo.fifo_mem_reg[14][2] ;
  always @(posedge pclk_i)
    if (_0094_) \tx_fifo.fifo_mem_reg[14][2]  <= txdata_reg[2];
  assign \tx_fifo.fifo_mem[14] [2] = \tx_fifo.fifo_mem_reg[14][2] ;
  reg \tx_fifo.fifo_mem_reg[14][3] ;
  always @(posedge pclk_i)
    if (_0094_) \tx_fifo.fifo_mem_reg[14][3]  <= txdata_reg[3];
  assign \tx_fifo.fifo_mem[14] [3] = \tx_fifo.fifo_mem_reg[14][3] ;
  reg \tx_fifo.fifo_mem_reg[14][4] ;
  always @(posedge pclk_i)
    if (_0094_) \tx_fifo.fifo_mem_reg[14][4]  <= txdata_reg[4];
  assign \tx_fifo.fifo_mem[14] [4] = \tx_fifo.fifo_mem_reg[14][4] ;
  reg \tx_fifo.fifo_mem_reg[14][5] ;
  always @(posedge pclk_i)
    if (_0094_) \tx_fifo.fifo_mem_reg[14][5]  <= txdata_reg[5];
  assign \tx_fifo.fifo_mem[14] [5] = \tx_fifo.fifo_mem_reg[14][5] ;
  reg \tx_fifo.fifo_mem_reg[14][6] ;
  always @(posedge pclk_i)
    if (_0094_) \tx_fifo.fifo_mem_reg[14][6]  <= txdata_reg[6];
  assign \tx_fifo.fifo_mem[14] [6] = \tx_fifo.fifo_mem_reg[14][6] ;
  reg \tx_fifo.fifo_mem_reg[14][7] ;
  always @(posedge pclk_i)
    if (_0094_) \tx_fifo.fifo_mem_reg[14][7]  <= txdata_reg[7];
  assign \tx_fifo.fifo_mem[14] [7] = \tx_fifo.fifo_mem_reg[14][7] ;
  reg \tx_fifo.fifo_mem_reg[13][0] ;
  always @(posedge pclk_i)
    if (_0093_) \tx_fifo.fifo_mem_reg[13][0]  <= txdata_reg[0];
  assign \tx_fifo.fifo_mem[13] [0] = \tx_fifo.fifo_mem_reg[13][0] ;
  reg \tx_fifo.fifo_mem_reg[13][1] ;
  always @(posedge pclk_i)
    if (_0093_) \tx_fifo.fifo_mem_reg[13][1]  <= txdata_reg[1];
  assign \tx_fifo.fifo_mem[13] [1] = \tx_fifo.fifo_mem_reg[13][1] ;
  reg \tx_fifo.fifo_mem_reg[13][2] ;
  always @(posedge pclk_i)
    if (_0093_) \tx_fifo.fifo_mem_reg[13][2]  <= txdata_reg[2];
  assign \tx_fifo.fifo_mem[13] [2] = \tx_fifo.fifo_mem_reg[13][2] ;
  reg \tx_fifo.fifo_mem_reg[13][3] ;
  always @(posedge pclk_i)
    if (_0093_) \tx_fifo.fifo_mem_reg[13][3]  <= txdata_reg[3];
  assign \tx_fifo.fifo_mem[13] [3] = \tx_fifo.fifo_mem_reg[13][3] ;
  reg \tx_fifo.fifo_mem_reg[13][4] ;
  always @(posedge pclk_i)
    if (_0093_) \tx_fifo.fifo_mem_reg[13][4]  <= txdata_reg[4];
  assign \tx_fifo.fifo_mem[13] [4] = \tx_fifo.fifo_mem_reg[13][4] ;
  reg \tx_fifo.fifo_mem_reg[13][5] ;
  always @(posedge pclk_i)
    if (_0093_) \tx_fifo.fifo_mem_reg[13][5]  <= txdata_reg[5];
  assign \tx_fifo.fifo_mem[13] [5] = \tx_fifo.fifo_mem_reg[13][5] ;
  reg \tx_fifo.fifo_mem_reg[13][6] ;
  always @(posedge pclk_i)
    if (_0093_) \tx_fifo.fifo_mem_reg[13][6]  <= txdata_reg[6];
  assign \tx_fifo.fifo_mem[13] [6] = \tx_fifo.fifo_mem_reg[13][6] ;
  reg \tx_fifo.fifo_mem_reg[13][7] ;
  always @(posedge pclk_i)
    if (_0093_) \tx_fifo.fifo_mem_reg[13][7]  <= txdata_reg[7];
  assign \tx_fifo.fifo_mem[13] [7] = \tx_fifo.fifo_mem_reg[13][7] ;
  reg \rx_fifo.fifo_mem_reg[15][0] ;
  always @(posedge pclk_i)
    if (_0079_) \rx_fifo.fifo_mem_reg[15][0]  <= \spi_engine.rx_shift_reg [0];
  assign \rx_fifo.fifo_mem[15] [0] = \rx_fifo.fifo_mem_reg[15][0] ;
  reg \rx_fifo.fifo_mem_reg[15][1] ;
  always @(posedge pclk_i)
    if (_0079_) \rx_fifo.fifo_mem_reg[15][1]  <= \spi_engine.rx_shift_reg [1];
  assign \rx_fifo.fifo_mem[15] [1] = \rx_fifo.fifo_mem_reg[15][1] ;
  reg \rx_fifo.fifo_mem_reg[15][2] ;
  always @(posedge pclk_i)
    if (_0079_) \rx_fifo.fifo_mem_reg[15][2]  <= \spi_engine.rx_shift_reg [2];
  assign \rx_fifo.fifo_mem[15] [2] = \rx_fifo.fifo_mem_reg[15][2] ;
  reg \rx_fifo.fifo_mem_reg[15][3] ;
  always @(posedge pclk_i)
    if (_0079_) \rx_fifo.fifo_mem_reg[15][3]  <= \spi_engine.rx_shift_reg [3];
  assign \rx_fifo.fifo_mem[15] [3] = \rx_fifo.fifo_mem_reg[15][3] ;
  reg \rx_fifo.fifo_mem_reg[15][4] ;
  always @(posedge pclk_i)
    if (_0079_) \rx_fifo.fifo_mem_reg[15][4]  <= \spi_engine.rx_shift_reg [4];
  assign \rx_fifo.fifo_mem[15] [4] = \rx_fifo.fifo_mem_reg[15][4] ;
  reg \rx_fifo.fifo_mem_reg[15][5] ;
  always @(posedge pclk_i)
    if (_0079_) \rx_fifo.fifo_mem_reg[15][5]  <= \spi_engine.rx_shift_reg [5];
  assign \rx_fifo.fifo_mem[15] [5] = \rx_fifo.fifo_mem_reg[15][5] ;
  reg \rx_fifo.fifo_mem_reg[15][6] ;
  always @(posedge pclk_i)
    if (_0079_) \rx_fifo.fifo_mem_reg[15][6]  <= \spi_engine.rx_shift_reg [6];
  assign \rx_fifo.fifo_mem[15] [6] = \rx_fifo.fifo_mem_reg[15][6] ;
  reg \rx_fifo.fifo_mem_reg[15][7] ;
  always @(posedge pclk_i)
    if (_0079_) \rx_fifo.fifo_mem_reg[15][7]  <= \spi_engine.rx_shift_reg [7];
  assign \rx_fifo.fifo_mem[15] [7] = \rx_fifo.fifo_mem_reg[15][7] ;
  reg \tx_fifo.fifo_mem_reg[12][0] ;
  always @(posedge pclk_i)
    if (_0092_) \tx_fifo.fifo_mem_reg[12][0]  <= txdata_reg[0];
  assign \tx_fifo.fifo_mem[12] [0] = \tx_fifo.fifo_mem_reg[12][0] ;
  reg \tx_fifo.fifo_mem_reg[12][1] ;
  always @(posedge pclk_i)
    if (_0092_) \tx_fifo.fifo_mem_reg[12][1]  <= txdata_reg[1];
  assign \tx_fifo.fifo_mem[12] [1] = \tx_fifo.fifo_mem_reg[12][1] ;
  reg \tx_fifo.fifo_mem_reg[12][2] ;
  always @(posedge pclk_i)
    if (_0092_) \tx_fifo.fifo_mem_reg[12][2]  <= txdata_reg[2];
  assign \tx_fifo.fifo_mem[12] [2] = \tx_fifo.fifo_mem_reg[12][2] ;
  reg \tx_fifo.fifo_mem_reg[12][3] ;
  always @(posedge pclk_i)
    if (_0092_) \tx_fifo.fifo_mem_reg[12][3]  <= txdata_reg[3];
  assign \tx_fifo.fifo_mem[12] [3] = \tx_fifo.fifo_mem_reg[12][3] ;
  reg \tx_fifo.fifo_mem_reg[12][4] ;
  always @(posedge pclk_i)
    if (_0092_) \tx_fifo.fifo_mem_reg[12][4]  <= txdata_reg[4];
  assign \tx_fifo.fifo_mem[12] [4] = \tx_fifo.fifo_mem_reg[12][4] ;
  reg \tx_fifo.fifo_mem_reg[12][5] ;
  always @(posedge pclk_i)
    if (_0092_) \tx_fifo.fifo_mem_reg[12][5]  <= txdata_reg[5];
  assign \tx_fifo.fifo_mem[12] [5] = \tx_fifo.fifo_mem_reg[12][5] ;
  reg \tx_fifo.fifo_mem_reg[12][6] ;
  always @(posedge pclk_i)
    if (_0092_) \tx_fifo.fifo_mem_reg[12][6]  <= txdata_reg[6];
  assign \tx_fifo.fifo_mem[12] [6] = \tx_fifo.fifo_mem_reg[12][6] ;
  reg \tx_fifo.fifo_mem_reg[12][7] ;
  always @(posedge pclk_i)
    if (_0092_) \tx_fifo.fifo_mem_reg[12][7]  <= txdata_reg[7];
  assign \tx_fifo.fifo_mem[12] [7] = \tx_fifo.fifo_mem_reg[12][7] ;
  reg \tx_fifo.fifo_mem_reg[7][0] ;
  always @(posedge pclk_i)
    if (_0102_) \tx_fifo.fifo_mem_reg[7][0]  <= txdata_reg[0];
  assign \tx_fifo.fifo_mem[7] [0] = \tx_fifo.fifo_mem_reg[7][0] ;
  reg \tx_fifo.fifo_mem_reg[7][1] ;
  always @(posedge pclk_i)
    if (_0102_) \tx_fifo.fifo_mem_reg[7][1]  <= txdata_reg[1];
  assign \tx_fifo.fifo_mem[7] [1] = \tx_fifo.fifo_mem_reg[7][1] ;
  reg \tx_fifo.fifo_mem_reg[7][2] ;
  always @(posedge pclk_i)
    if (_0102_) \tx_fifo.fifo_mem_reg[7][2]  <= txdata_reg[2];
  assign \tx_fifo.fifo_mem[7] [2] = \tx_fifo.fifo_mem_reg[7][2] ;
  reg \tx_fifo.fifo_mem_reg[7][3] ;
  always @(posedge pclk_i)
    if (_0102_) \tx_fifo.fifo_mem_reg[7][3]  <= txdata_reg[3];
  assign \tx_fifo.fifo_mem[7] [3] = \tx_fifo.fifo_mem_reg[7][3] ;
  reg \tx_fifo.fifo_mem_reg[7][4] ;
  always @(posedge pclk_i)
    if (_0102_) \tx_fifo.fifo_mem_reg[7][4]  <= txdata_reg[4];
  assign \tx_fifo.fifo_mem[7] [4] = \tx_fifo.fifo_mem_reg[7][4] ;
  reg \tx_fifo.fifo_mem_reg[7][5] ;
  always @(posedge pclk_i)
    if (_0102_) \tx_fifo.fifo_mem_reg[7][5]  <= txdata_reg[5];
  assign \tx_fifo.fifo_mem[7] [5] = \tx_fifo.fifo_mem_reg[7][5] ;
  reg \tx_fifo.fifo_mem_reg[7][6] ;
  always @(posedge pclk_i)
    if (_0102_) \tx_fifo.fifo_mem_reg[7][6]  <= txdata_reg[6];
  assign \tx_fifo.fifo_mem[7] [6] = \tx_fifo.fifo_mem_reg[7][6] ;
  reg \tx_fifo.fifo_mem_reg[7][7] ;
  always @(posedge pclk_i)
    if (_0102_) \tx_fifo.fifo_mem_reg[7][7]  <= txdata_reg[7];
  assign \tx_fifo.fifo_mem[7] [7] = \tx_fifo.fifo_mem_reg[7][7] ;
  reg \tx_fifo.fifo_mem_reg[6][0] ;
  always @(posedge pclk_i)
    if (_0101_) \tx_fifo.fifo_mem_reg[6][0]  <= txdata_reg[0];
  assign \tx_fifo.fifo_mem[6] [0] = \tx_fifo.fifo_mem_reg[6][0] ;
  reg \tx_fifo.fifo_mem_reg[6][1] ;
  always @(posedge pclk_i)
    if (_0101_) \tx_fifo.fifo_mem_reg[6][1]  <= txdata_reg[1];
  assign \tx_fifo.fifo_mem[6] [1] = \tx_fifo.fifo_mem_reg[6][1] ;
  reg \tx_fifo.fifo_mem_reg[6][2] ;
  always @(posedge pclk_i)
    if (_0101_) \tx_fifo.fifo_mem_reg[6][2]  <= txdata_reg[2];
  assign \tx_fifo.fifo_mem[6] [2] = \tx_fifo.fifo_mem_reg[6][2] ;
  reg \tx_fifo.fifo_mem_reg[6][3] ;
  always @(posedge pclk_i)
    if (_0101_) \tx_fifo.fifo_mem_reg[6][3]  <= txdata_reg[3];
  assign \tx_fifo.fifo_mem[6] [3] = \tx_fifo.fifo_mem_reg[6][3] ;
  reg \tx_fifo.fifo_mem_reg[6][4] ;
  always @(posedge pclk_i)
    if (_0101_) \tx_fifo.fifo_mem_reg[6][4]  <= txdata_reg[4];
  assign \tx_fifo.fifo_mem[6] [4] = \tx_fifo.fifo_mem_reg[6][4] ;
  reg \tx_fifo.fifo_mem_reg[6][5] ;
  always @(posedge pclk_i)
    if (_0101_) \tx_fifo.fifo_mem_reg[6][5]  <= txdata_reg[5];
  assign \tx_fifo.fifo_mem[6] [5] = \tx_fifo.fifo_mem_reg[6][5] ;
  reg \tx_fifo.fifo_mem_reg[6][6] ;
  always @(posedge pclk_i)
    if (_0101_) \tx_fifo.fifo_mem_reg[6][6]  <= txdata_reg[6];
  assign \tx_fifo.fifo_mem[6] [6] = \tx_fifo.fifo_mem_reg[6][6] ;
  reg \tx_fifo.fifo_mem_reg[6][7] ;
  always @(posedge pclk_i)
    if (_0101_) \tx_fifo.fifo_mem_reg[6][7]  <= txdata_reg[7];
  assign \tx_fifo.fifo_mem[6] [7] = \tx_fifo.fifo_mem_reg[6][7] ;
  reg \tx_fifo.fifo_mem_reg[5][0] ;
  always @(posedge pclk_i)
    if (_0100_) \tx_fifo.fifo_mem_reg[5][0]  <= txdata_reg[0];
  assign \tx_fifo.fifo_mem[5] [0] = \tx_fifo.fifo_mem_reg[5][0] ;
  reg \tx_fifo.fifo_mem_reg[5][1] ;
  always @(posedge pclk_i)
    if (_0100_) \tx_fifo.fifo_mem_reg[5][1]  <= txdata_reg[1];
  assign \tx_fifo.fifo_mem[5] [1] = \tx_fifo.fifo_mem_reg[5][1] ;
  reg \tx_fifo.fifo_mem_reg[5][2] ;
  always @(posedge pclk_i)
    if (_0100_) \tx_fifo.fifo_mem_reg[5][2]  <= txdata_reg[2];
  assign \tx_fifo.fifo_mem[5] [2] = \tx_fifo.fifo_mem_reg[5][2] ;
  reg \tx_fifo.fifo_mem_reg[5][3] ;
  always @(posedge pclk_i)
    if (_0100_) \tx_fifo.fifo_mem_reg[5][3]  <= txdata_reg[3];
  assign \tx_fifo.fifo_mem[5] [3] = \tx_fifo.fifo_mem_reg[5][3] ;
  reg \tx_fifo.fifo_mem_reg[5][4] ;
  always @(posedge pclk_i)
    if (_0100_) \tx_fifo.fifo_mem_reg[5][4]  <= txdata_reg[4];
  assign \tx_fifo.fifo_mem[5] [4] = \tx_fifo.fifo_mem_reg[5][4] ;
  reg \tx_fifo.fifo_mem_reg[5][5] ;
  always @(posedge pclk_i)
    if (_0100_) \tx_fifo.fifo_mem_reg[5][5]  <= txdata_reg[5];
  assign \tx_fifo.fifo_mem[5] [5] = \tx_fifo.fifo_mem_reg[5][5] ;
  reg \tx_fifo.fifo_mem_reg[5][6] ;
  always @(posedge pclk_i)
    if (_0100_) \tx_fifo.fifo_mem_reg[5][6]  <= txdata_reg[6];
  assign \tx_fifo.fifo_mem[5] [6] = \tx_fifo.fifo_mem_reg[5][6] ;
  reg \tx_fifo.fifo_mem_reg[5][7] ;
  always @(posedge pclk_i)
    if (_0100_) \tx_fifo.fifo_mem_reg[5][7]  <= txdata_reg[7];
  assign \tx_fifo.fifo_mem[5] [7] = \tx_fifo.fifo_mem_reg[5][7] ;
  reg \tx_fifo.fifo_mem_reg[4][0] ;
  always @(posedge pclk_i)
    if (_0099_) \tx_fifo.fifo_mem_reg[4][0]  <= txdata_reg[0];
  assign \tx_fifo.fifo_mem[4] [0] = \tx_fifo.fifo_mem_reg[4][0] ;
  reg \tx_fifo.fifo_mem_reg[4][1] ;
  always @(posedge pclk_i)
    if (_0099_) \tx_fifo.fifo_mem_reg[4][1]  <= txdata_reg[1];
  assign \tx_fifo.fifo_mem[4] [1] = \tx_fifo.fifo_mem_reg[4][1] ;
  reg \tx_fifo.fifo_mem_reg[4][2] ;
  always @(posedge pclk_i)
    if (_0099_) \tx_fifo.fifo_mem_reg[4][2]  <= txdata_reg[2];
  assign \tx_fifo.fifo_mem[4] [2] = \tx_fifo.fifo_mem_reg[4][2] ;
  reg \tx_fifo.fifo_mem_reg[4][3] ;
  always @(posedge pclk_i)
    if (_0099_) \tx_fifo.fifo_mem_reg[4][3]  <= txdata_reg[3];
  assign \tx_fifo.fifo_mem[4] [3] = \tx_fifo.fifo_mem_reg[4][3] ;
  reg \tx_fifo.fifo_mem_reg[4][4] ;
  always @(posedge pclk_i)
    if (_0099_) \tx_fifo.fifo_mem_reg[4][4]  <= txdata_reg[4];
  assign \tx_fifo.fifo_mem[4] [4] = \tx_fifo.fifo_mem_reg[4][4] ;
  reg \tx_fifo.fifo_mem_reg[4][5] ;
  always @(posedge pclk_i)
    if (_0099_) \tx_fifo.fifo_mem_reg[4][5]  <= txdata_reg[5];
  assign \tx_fifo.fifo_mem[4] [5] = \tx_fifo.fifo_mem_reg[4][5] ;
  reg \tx_fifo.fifo_mem_reg[4][6] ;
  always @(posedge pclk_i)
    if (_0099_) \tx_fifo.fifo_mem_reg[4][6]  <= txdata_reg[6];
  assign \tx_fifo.fifo_mem[4] [6] = \tx_fifo.fifo_mem_reg[4][6] ;
  reg \tx_fifo.fifo_mem_reg[4][7] ;
  always @(posedge pclk_i)
    if (_0099_) \tx_fifo.fifo_mem_reg[4][7]  <= txdata_reg[7];
  assign \tx_fifo.fifo_mem[4] [7] = \tx_fifo.fifo_mem_reg[4][7] ;
  reg \tx_fifo.fifo_mem_reg[1][0] ;
  always @(posedge pclk_i)
    if (_0096_) \tx_fifo.fifo_mem_reg[1][0]  <= txdata_reg[0];
  assign \tx_fifo.fifo_mem[1] [0] = \tx_fifo.fifo_mem_reg[1][0] ;
  reg \tx_fifo.fifo_mem_reg[1][1] ;
  always @(posedge pclk_i)
    if (_0096_) \tx_fifo.fifo_mem_reg[1][1]  <= txdata_reg[1];
  assign \tx_fifo.fifo_mem[1] [1] = \tx_fifo.fifo_mem_reg[1][1] ;
  reg \tx_fifo.fifo_mem_reg[1][2] ;
  always @(posedge pclk_i)
    if (_0096_) \tx_fifo.fifo_mem_reg[1][2]  <= txdata_reg[2];
  assign \tx_fifo.fifo_mem[1] [2] = \tx_fifo.fifo_mem_reg[1][2] ;
  reg \tx_fifo.fifo_mem_reg[1][3] ;
  always @(posedge pclk_i)
    if (_0096_) \tx_fifo.fifo_mem_reg[1][3]  <= txdata_reg[3];
  assign \tx_fifo.fifo_mem[1] [3] = \tx_fifo.fifo_mem_reg[1][3] ;
  reg \tx_fifo.fifo_mem_reg[1][4] ;
  always @(posedge pclk_i)
    if (_0096_) \tx_fifo.fifo_mem_reg[1][4]  <= txdata_reg[4];
  assign \tx_fifo.fifo_mem[1] [4] = \tx_fifo.fifo_mem_reg[1][4] ;
  reg \tx_fifo.fifo_mem_reg[1][5] ;
  always @(posedge pclk_i)
    if (_0096_) \tx_fifo.fifo_mem_reg[1][5]  <= txdata_reg[5];
  assign \tx_fifo.fifo_mem[1] [5] = \tx_fifo.fifo_mem_reg[1][5] ;
  reg \tx_fifo.fifo_mem_reg[1][6] ;
  always @(posedge pclk_i)
    if (_0096_) \tx_fifo.fifo_mem_reg[1][6]  <= txdata_reg[6];
  assign \tx_fifo.fifo_mem[1] [6] = \tx_fifo.fifo_mem_reg[1][6] ;
  reg \tx_fifo.fifo_mem_reg[1][7] ;
  always @(posedge pclk_i)
    if (_0096_) \tx_fifo.fifo_mem_reg[1][7]  <= txdata_reg[7];
  assign \tx_fifo.fifo_mem[1] [7] = \tx_fifo.fifo_mem_reg[1][7] ;
  reg \tx_fifo.fifo_mem_reg[11][0] ;
  always @(posedge pclk_i)
    if (_0091_) \tx_fifo.fifo_mem_reg[11][0]  <= txdata_reg[0];
  assign \tx_fifo.fifo_mem[11] [0] = \tx_fifo.fifo_mem_reg[11][0] ;
  reg \tx_fifo.fifo_mem_reg[11][1] ;
  always @(posedge pclk_i)
    if (_0091_) \tx_fifo.fifo_mem_reg[11][1]  <= txdata_reg[1];
  assign \tx_fifo.fifo_mem[11] [1] = \tx_fifo.fifo_mem_reg[11][1] ;
  reg \tx_fifo.fifo_mem_reg[11][2] ;
  always @(posedge pclk_i)
    if (_0091_) \tx_fifo.fifo_mem_reg[11][2]  <= txdata_reg[2];
  assign \tx_fifo.fifo_mem[11] [2] = \tx_fifo.fifo_mem_reg[11][2] ;
  reg \tx_fifo.fifo_mem_reg[11][3] ;
  always @(posedge pclk_i)
    if (_0091_) \tx_fifo.fifo_mem_reg[11][3]  <= txdata_reg[3];
  assign \tx_fifo.fifo_mem[11] [3] = \tx_fifo.fifo_mem_reg[11][3] ;
  reg \tx_fifo.fifo_mem_reg[11][4] ;
  always @(posedge pclk_i)
    if (_0091_) \tx_fifo.fifo_mem_reg[11][4]  <= txdata_reg[4];
  assign \tx_fifo.fifo_mem[11] [4] = \tx_fifo.fifo_mem_reg[11][4] ;
  reg \tx_fifo.fifo_mem_reg[11][5] ;
  always @(posedge pclk_i)
    if (_0091_) \tx_fifo.fifo_mem_reg[11][5]  <= txdata_reg[5];
  assign \tx_fifo.fifo_mem[11] [5] = \tx_fifo.fifo_mem_reg[11][5] ;
  reg \tx_fifo.fifo_mem_reg[11][6] ;
  always @(posedge pclk_i)
    if (_0091_) \tx_fifo.fifo_mem_reg[11][6]  <= txdata_reg[6];
  assign \tx_fifo.fifo_mem[11] [6] = \tx_fifo.fifo_mem_reg[11][6] ;
  reg \tx_fifo.fifo_mem_reg[11][7] ;
  always @(posedge pclk_i)
    if (_0091_) \tx_fifo.fifo_mem_reg[11][7]  <= txdata_reg[7];
  assign \tx_fifo.fifo_mem[11] [7] = \tx_fifo.fifo_mem_reg[11][7] ;
  reg \tx_fifo.fifo_mem_reg[3][0] ;
  always @(posedge pclk_i)
    if (_0098_) \tx_fifo.fifo_mem_reg[3][0]  <= txdata_reg[0];
  assign \tx_fifo.fifo_mem[3] [0] = \tx_fifo.fifo_mem_reg[3][0] ;
  reg \tx_fifo.fifo_mem_reg[3][1] ;
  always @(posedge pclk_i)
    if (_0098_) \tx_fifo.fifo_mem_reg[3][1]  <= txdata_reg[1];
  assign \tx_fifo.fifo_mem[3] [1] = \tx_fifo.fifo_mem_reg[3][1] ;
  reg \tx_fifo.fifo_mem_reg[3][2] ;
  always @(posedge pclk_i)
    if (_0098_) \tx_fifo.fifo_mem_reg[3][2]  <= txdata_reg[2];
  assign \tx_fifo.fifo_mem[3] [2] = \tx_fifo.fifo_mem_reg[3][2] ;
  reg \tx_fifo.fifo_mem_reg[3][3] ;
  always @(posedge pclk_i)
    if (_0098_) \tx_fifo.fifo_mem_reg[3][3]  <= txdata_reg[3];
  assign \tx_fifo.fifo_mem[3] [3] = \tx_fifo.fifo_mem_reg[3][3] ;
  reg \tx_fifo.fifo_mem_reg[3][4] ;
  always @(posedge pclk_i)
    if (_0098_) \tx_fifo.fifo_mem_reg[3][4]  <= txdata_reg[4];
  assign \tx_fifo.fifo_mem[3] [4] = \tx_fifo.fifo_mem_reg[3][4] ;
  reg \tx_fifo.fifo_mem_reg[3][5] ;
  always @(posedge pclk_i)
    if (_0098_) \tx_fifo.fifo_mem_reg[3][5]  <= txdata_reg[5];
  assign \tx_fifo.fifo_mem[3] [5] = \tx_fifo.fifo_mem_reg[3][5] ;
  reg \tx_fifo.fifo_mem_reg[3][6] ;
  always @(posedge pclk_i)
    if (_0098_) \tx_fifo.fifo_mem_reg[3][6]  <= txdata_reg[6];
  assign \tx_fifo.fifo_mem[3] [6] = \tx_fifo.fifo_mem_reg[3][6] ;
  reg \tx_fifo.fifo_mem_reg[3][7] ;
  always @(posedge pclk_i)
    if (_0098_) \tx_fifo.fifo_mem_reg[3][7]  <= txdata_reg[7];
  assign \tx_fifo.fifo_mem[3] [7] = \tx_fifo.fifo_mem_reg[3][7] ;
  reg \tx_fifo.fifo_mem_reg[10][0] ;
  always @(posedge pclk_i)
    if (_0090_) \tx_fifo.fifo_mem_reg[10][0]  <= txdata_reg[0];
  assign \tx_fifo.fifo_mem[10] [0] = \tx_fifo.fifo_mem_reg[10][0] ;
  reg \tx_fifo.fifo_mem_reg[10][1] ;
  always @(posedge pclk_i)
    if (_0090_) \tx_fifo.fifo_mem_reg[10][1]  <= txdata_reg[1];
  assign \tx_fifo.fifo_mem[10] [1] = \tx_fifo.fifo_mem_reg[10][1] ;
  reg \tx_fifo.fifo_mem_reg[10][2] ;
  always @(posedge pclk_i)
    if (_0090_) \tx_fifo.fifo_mem_reg[10][2]  <= txdata_reg[2];
  assign \tx_fifo.fifo_mem[10] [2] = \tx_fifo.fifo_mem_reg[10][2] ;
  reg \tx_fifo.fifo_mem_reg[10][3] ;
  always @(posedge pclk_i)
    if (_0090_) \tx_fifo.fifo_mem_reg[10][3]  <= txdata_reg[3];
  assign \tx_fifo.fifo_mem[10] [3] = \tx_fifo.fifo_mem_reg[10][3] ;
  reg \tx_fifo.fifo_mem_reg[10][4] ;
  always @(posedge pclk_i)
    if (_0090_) \tx_fifo.fifo_mem_reg[10][4]  <= txdata_reg[4];
  assign \tx_fifo.fifo_mem[10] [4] = \tx_fifo.fifo_mem_reg[10][4] ;
  reg \tx_fifo.fifo_mem_reg[10][5] ;
  always @(posedge pclk_i)
    if (_0090_) \tx_fifo.fifo_mem_reg[10][5]  <= txdata_reg[5];
  assign \tx_fifo.fifo_mem[10] [5] = \tx_fifo.fifo_mem_reg[10][5] ;
  reg \tx_fifo.fifo_mem_reg[10][6] ;
  always @(posedge pclk_i)
    if (_0090_) \tx_fifo.fifo_mem_reg[10][6]  <= txdata_reg[6];
  assign \tx_fifo.fifo_mem[10] [6] = \tx_fifo.fifo_mem_reg[10][6] ;
  reg \tx_fifo.fifo_mem_reg[10][7] ;
  always @(posedge pclk_i)
    if (_0090_) \tx_fifo.fifo_mem_reg[10][7]  <= txdata_reg[7];
  assign \tx_fifo.fifo_mem[10] [7] = \tx_fifo.fifo_mem_reg[10][7] ;
  reg \tx_fifo.fifo_mem_reg[0][0] ;
  always @(posedge pclk_i)
    if (_0089_) \tx_fifo.fifo_mem_reg[0][0]  <= txdata_reg[0];
  assign \tx_fifo.fifo_mem[0] [0] = \tx_fifo.fifo_mem_reg[0][0] ;
  reg \tx_fifo.fifo_mem_reg[0][1] ;
  always @(posedge pclk_i)
    if (_0089_) \tx_fifo.fifo_mem_reg[0][1]  <= txdata_reg[1];
  assign \tx_fifo.fifo_mem[0] [1] = \tx_fifo.fifo_mem_reg[0][1] ;
  reg \tx_fifo.fifo_mem_reg[0][2] ;
  always @(posedge pclk_i)
    if (_0089_) \tx_fifo.fifo_mem_reg[0][2]  <= txdata_reg[2];
  assign \tx_fifo.fifo_mem[0] [2] = \tx_fifo.fifo_mem_reg[0][2] ;
  reg \tx_fifo.fifo_mem_reg[0][3] ;
  always @(posedge pclk_i)
    if (_0089_) \tx_fifo.fifo_mem_reg[0][3]  <= txdata_reg[3];
  assign \tx_fifo.fifo_mem[0] [3] = \tx_fifo.fifo_mem_reg[0][3] ;
  reg \tx_fifo.fifo_mem_reg[0][4] ;
  always @(posedge pclk_i)
    if (_0089_) \tx_fifo.fifo_mem_reg[0][4]  <= txdata_reg[4];
  assign \tx_fifo.fifo_mem[0] [4] = \tx_fifo.fifo_mem_reg[0][4] ;
  reg \tx_fifo.fifo_mem_reg[0][5] ;
  always @(posedge pclk_i)
    if (_0089_) \tx_fifo.fifo_mem_reg[0][5]  <= txdata_reg[5];
  assign \tx_fifo.fifo_mem[0] [5] = \tx_fifo.fifo_mem_reg[0][5] ;
  reg \tx_fifo.fifo_mem_reg[0][6] ;
  always @(posedge pclk_i)
    if (_0089_) \tx_fifo.fifo_mem_reg[0][6]  <= txdata_reg[6];
  assign \tx_fifo.fifo_mem[0] [6] = \tx_fifo.fifo_mem_reg[0][6] ;
  reg \tx_fifo.fifo_mem_reg[0][7] ;
  always @(posedge pclk_i)
    if (_0089_) \tx_fifo.fifo_mem_reg[0][7]  <= txdata_reg[7];
  assign \tx_fifo.fifo_mem[0] [7] = \tx_fifo.fifo_mem_reg[0][7] ;
  reg \tx_fifo.fifo_mem_reg[8][0] ;
  always @(posedge pclk_i)
    if (_0103_) \tx_fifo.fifo_mem_reg[8][0]  <= txdata_reg[0];
  assign \tx_fifo.fifo_mem[8] [0] = \tx_fifo.fifo_mem_reg[8][0] ;
  reg \tx_fifo.fifo_mem_reg[8][1] ;
  always @(posedge pclk_i)
    if (_0103_) \tx_fifo.fifo_mem_reg[8][1]  <= txdata_reg[1];
  assign \tx_fifo.fifo_mem[8] [1] = \tx_fifo.fifo_mem_reg[8][1] ;
  reg \tx_fifo.fifo_mem_reg[8][2] ;
  always @(posedge pclk_i)
    if (_0103_) \tx_fifo.fifo_mem_reg[8][2]  <= txdata_reg[2];
  assign \tx_fifo.fifo_mem[8] [2] = \tx_fifo.fifo_mem_reg[8][2] ;
  reg \tx_fifo.fifo_mem_reg[8][3] ;
  always @(posedge pclk_i)
    if (_0103_) \tx_fifo.fifo_mem_reg[8][3]  <= txdata_reg[3];
  assign \tx_fifo.fifo_mem[8] [3] = \tx_fifo.fifo_mem_reg[8][3] ;
  reg \tx_fifo.fifo_mem_reg[8][4] ;
  always @(posedge pclk_i)
    if (_0103_) \tx_fifo.fifo_mem_reg[8][4]  <= txdata_reg[4];
  assign \tx_fifo.fifo_mem[8] [4] = \tx_fifo.fifo_mem_reg[8][4] ;
  reg \tx_fifo.fifo_mem_reg[8][5] ;
  always @(posedge pclk_i)
    if (_0103_) \tx_fifo.fifo_mem_reg[8][5]  <= txdata_reg[5];
  assign \tx_fifo.fifo_mem[8] [5] = \tx_fifo.fifo_mem_reg[8][5] ;
  reg \tx_fifo.fifo_mem_reg[8][6] ;
  always @(posedge pclk_i)
    if (_0103_) \tx_fifo.fifo_mem_reg[8][6]  <= txdata_reg[6];
  assign \tx_fifo.fifo_mem[8] [6] = \tx_fifo.fifo_mem_reg[8][6] ;
  reg \tx_fifo.fifo_mem_reg[8][7] ;
  always @(posedge pclk_i)
    if (_0103_) \tx_fifo.fifo_mem_reg[8][7]  <= txdata_reg[7];
  assign \tx_fifo.fifo_mem[8] [7] = \tx_fifo.fifo_mem_reg[8][7] ;
  reg \tx_fifo.fifo_mem_reg[2][0] ;
  always @(posedge pclk_i)
    if (_0097_) \tx_fifo.fifo_mem_reg[2][0]  <= txdata_reg[0];
  assign \tx_fifo.fifo_mem[2] [0] = \tx_fifo.fifo_mem_reg[2][0] ;
  reg \tx_fifo.fifo_mem_reg[2][1] ;
  always @(posedge pclk_i)
    if (_0097_) \tx_fifo.fifo_mem_reg[2][1]  <= txdata_reg[1];
  assign \tx_fifo.fifo_mem[2] [1] = \tx_fifo.fifo_mem_reg[2][1] ;
  reg \tx_fifo.fifo_mem_reg[2][2] ;
  always @(posedge pclk_i)
    if (_0097_) \tx_fifo.fifo_mem_reg[2][2]  <= txdata_reg[2];
  assign \tx_fifo.fifo_mem[2] [2] = \tx_fifo.fifo_mem_reg[2][2] ;
  reg \tx_fifo.fifo_mem_reg[2][3] ;
  always @(posedge pclk_i)
    if (_0097_) \tx_fifo.fifo_mem_reg[2][3]  <= txdata_reg[3];
  assign \tx_fifo.fifo_mem[2] [3] = \tx_fifo.fifo_mem_reg[2][3] ;
  reg \tx_fifo.fifo_mem_reg[2][4] ;
  always @(posedge pclk_i)
    if (_0097_) \tx_fifo.fifo_mem_reg[2][4]  <= txdata_reg[4];
  assign \tx_fifo.fifo_mem[2] [4] = \tx_fifo.fifo_mem_reg[2][4] ;
  reg \tx_fifo.fifo_mem_reg[2][5] ;
  always @(posedge pclk_i)
    if (_0097_) \tx_fifo.fifo_mem_reg[2][5]  <= txdata_reg[5];
  assign \tx_fifo.fifo_mem[2] [5] = \tx_fifo.fifo_mem_reg[2][5] ;
  reg \tx_fifo.fifo_mem_reg[2][6] ;
  always @(posedge pclk_i)
    if (_0097_) \tx_fifo.fifo_mem_reg[2][6]  <= txdata_reg[6];
  assign \tx_fifo.fifo_mem[2] [6] = \tx_fifo.fifo_mem_reg[2][6] ;
  reg \tx_fifo.fifo_mem_reg[2][7] ;
  always @(posedge pclk_i)
    if (_0097_) \tx_fifo.fifo_mem_reg[2][7]  <= txdata_reg[7];
  assign \tx_fifo.fifo_mem[2] [7] = \tx_fifo.fifo_mem_reg[2][7] ;
  reg \rx_fifo.fifo_mem_reg[13][0] ;
  always @(posedge pclk_i)
    if (_0077_) \rx_fifo.fifo_mem_reg[13][0]  <= \spi_engine.rx_shift_reg [0];
  assign \rx_fifo.fifo_mem[13] [0] = \rx_fifo.fifo_mem_reg[13][0] ;
  reg \rx_fifo.fifo_mem_reg[13][1] ;
  always @(posedge pclk_i)
    if (_0077_) \rx_fifo.fifo_mem_reg[13][1]  <= \spi_engine.rx_shift_reg [1];
  assign \rx_fifo.fifo_mem[13] [1] = \rx_fifo.fifo_mem_reg[13][1] ;
  reg \rx_fifo.fifo_mem_reg[13][2] ;
  always @(posedge pclk_i)
    if (_0077_) \rx_fifo.fifo_mem_reg[13][2]  <= \spi_engine.rx_shift_reg [2];
  assign \rx_fifo.fifo_mem[13] [2] = \rx_fifo.fifo_mem_reg[13][2] ;
  reg \rx_fifo.fifo_mem_reg[13][3] ;
  always @(posedge pclk_i)
    if (_0077_) \rx_fifo.fifo_mem_reg[13][3]  <= \spi_engine.rx_shift_reg [3];
  assign \rx_fifo.fifo_mem[13] [3] = \rx_fifo.fifo_mem_reg[13][3] ;
  reg \rx_fifo.fifo_mem_reg[13][4] ;
  always @(posedge pclk_i)
    if (_0077_) \rx_fifo.fifo_mem_reg[13][4]  <= \spi_engine.rx_shift_reg [4];
  assign \rx_fifo.fifo_mem[13] [4] = \rx_fifo.fifo_mem_reg[13][4] ;
  reg \rx_fifo.fifo_mem_reg[13][5] ;
  always @(posedge pclk_i)
    if (_0077_) \rx_fifo.fifo_mem_reg[13][5]  <= \spi_engine.rx_shift_reg [5];
  assign \rx_fifo.fifo_mem[13] [5] = \rx_fifo.fifo_mem_reg[13][5] ;
  reg \rx_fifo.fifo_mem_reg[13][6] ;
  always @(posedge pclk_i)
    if (_0077_) \rx_fifo.fifo_mem_reg[13][6]  <= \spi_engine.rx_shift_reg [6];
  assign \rx_fifo.fifo_mem[13] [6] = \rx_fifo.fifo_mem_reg[13][6] ;
  reg \rx_fifo.fifo_mem_reg[13][7] ;
  always @(posedge pclk_i)
    if (_0077_) \rx_fifo.fifo_mem_reg[13][7]  <= \spi_engine.rx_shift_reg [7];
  assign \rx_fifo.fifo_mem[13] [7] = \rx_fifo.fifo_mem_reg[13][7] ;
  reg \tx_fifo.fifo_mem_reg[15][0] ;
  always @(posedge pclk_i)
    if (_0095_) \tx_fifo.fifo_mem_reg[15][0]  <= txdata_reg[0];
  assign \tx_fifo.fifo_mem[15] [0] = \tx_fifo.fifo_mem_reg[15][0] ;
  reg \tx_fifo.fifo_mem_reg[15][1] ;
  always @(posedge pclk_i)
    if (_0095_) \tx_fifo.fifo_mem_reg[15][1]  <= txdata_reg[1];
  assign \tx_fifo.fifo_mem[15] [1] = \tx_fifo.fifo_mem_reg[15][1] ;
  reg \tx_fifo.fifo_mem_reg[15][2] ;
  always @(posedge pclk_i)
    if (_0095_) \tx_fifo.fifo_mem_reg[15][2]  <= txdata_reg[2];
  assign \tx_fifo.fifo_mem[15] [2] = \tx_fifo.fifo_mem_reg[15][2] ;
  reg \tx_fifo.fifo_mem_reg[15][3] ;
  always @(posedge pclk_i)
    if (_0095_) \tx_fifo.fifo_mem_reg[15][3]  <= txdata_reg[3];
  assign \tx_fifo.fifo_mem[15] [3] = \tx_fifo.fifo_mem_reg[15][3] ;
  reg \tx_fifo.fifo_mem_reg[15][4] ;
  always @(posedge pclk_i)
    if (_0095_) \tx_fifo.fifo_mem_reg[15][4]  <= txdata_reg[4];
  assign \tx_fifo.fifo_mem[15] [4] = \tx_fifo.fifo_mem_reg[15][4] ;
  reg \tx_fifo.fifo_mem_reg[15][5] ;
  always @(posedge pclk_i)
    if (_0095_) \tx_fifo.fifo_mem_reg[15][5]  <= txdata_reg[5];
  assign \tx_fifo.fifo_mem[15] [5] = \tx_fifo.fifo_mem_reg[15][5] ;
  reg \tx_fifo.fifo_mem_reg[15][6] ;
  always @(posedge pclk_i)
    if (_0095_) \tx_fifo.fifo_mem_reg[15][6]  <= txdata_reg[6];
  assign \tx_fifo.fifo_mem[15] [6] = \tx_fifo.fifo_mem_reg[15][6] ;
  reg \tx_fifo.fifo_mem_reg[15][7] ;
  always @(posedge pclk_i)
    if (_0095_) \tx_fifo.fifo_mem_reg[15][7]  <= txdata_reg[7];
  assign \tx_fifo.fifo_mem[15] [7] = \tx_fifo.fifo_mem_reg[15][7] ;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) spi_irq_o <= 1'h0;
    else spi_irq_o <= _0000_;
  reg \rx_fifo.fifo_mem_reg[1][0] ;
  always @(posedge pclk_i)
    if (_0080_) \rx_fifo.fifo_mem_reg[1][0]  <= \spi_engine.rx_shift_reg [0];
  assign \rx_fifo.fifo_mem[1] [0] = \rx_fifo.fifo_mem_reg[1][0] ;
  reg \rx_fifo.fifo_mem_reg[1][1] ;
  always @(posedge pclk_i)
    if (_0080_) \rx_fifo.fifo_mem_reg[1][1]  <= \spi_engine.rx_shift_reg [1];
  assign \rx_fifo.fifo_mem[1] [1] = \rx_fifo.fifo_mem_reg[1][1] ;
  reg \rx_fifo.fifo_mem_reg[1][2] ;
  always @(posedge pclk_i)
    if (_0080_) \rx_fifo.fifo_mem_reg[1][2]  <= \spi_engine.rx_shift_reg [2];
  assign \rx_fifo.fifo_mem[1] [2] = \rx_fifo.fifo_mem_reg[1][2] ;
  reg \rx_fifo.fifo_mem_reg[1][3] ;
  always @(posedge pclk_i)
    if (_0080_) \rx_fifo.fifo_mem_reg[1][3]  <= \spi_engine.rx_shift_reg [3];
  assign \rx_fifo.fifo_mem[1] [3] = \rx_fifo.fifo_mem_reg[1][3] ;
  reg \rx_fifo.fifo_mem_reg[1][4] ;
  always @(posedge pclk_i)
    if (_0080_) \rx_fifo.fifo_mem_reg[1][4]  <= \spi_engine.rx_shift_reg [4];
  assign \rx_fifo.fifo_mem[1] [4] = \rx_fifo.fifo_mem_reg[1][4] ;
  reg \rx_fifo.fifo_mem_reg[1][5] ;
  always @(posedge pclk_i)
    if (_0080_) \rx_fifo.fifo_mem_reg[1][5]  <= \spi_engine.rx_shift_reg [5];
  assign \rx_fifo.fifo_mem[1] [5] = \rx_fifo.fifo_mem_reg[1][5] ;
  reg \rx_fifo.fifo_mem_reg[1][6] ;
  always @(posedge pclk_i)
    if (_0080_) \rx_fifo.fifo_mem_reg[1][6]  <= \spi_engine.rx_shift_reg [6];
  assign \rx_fifo.fifo_mem[1] [6] = \rx_fifo.fifo_mem_reg[1][6] ;
  reg \rx_fifo.fifo_mem_reg[1][7] ;
  always @(posedge pclk_i)
    if (_0080_) \rx_fifo.fifo_mem_reg[1][7]  <= \spi_engine.rx_shift_reg [7];
  assign \rx_fifo.fifo_mem[1] [7] = \rx_fifo.fifo_mem_reg[1][7] ;
  reg \rx_fifo.fifo_mem_reg[12][0] ;
  always @(posedge pclk_i)
    if (_0076_) \rx_fifo.fifo_mem_reg[12][0]  <= \spi_engine.rx_shift_reg [0];
  assign \rx_fifo.fifo_mem[12] [0] = \rx_fifo.fifo_mem_reg[12][0] ;
  reg \rx_fifo.fifo_mem_reg[12][1] ;
  always @(posedge pclk_i)
    if (_0076_) \rx_fifo.fifo_mem_reg[12][1]  <= \spi_engine.rx_shift_reg [1];
  assign \rx_fifo.fifo_mem[12] [1] = \rx_fifo.fifo_mem_reg[12][1] ;
  reg \rx_fifo.fifo_mem_reg[12][2] ;
  always @(posedge pclk_i)
    if (_0076_) \rx_fifo.fifo_mem_reg[12][2]  <= \spi_engine.rx_shift_reg [2];
  assign \rx_fifo.fifo_mem[12] [2] = \rx_fifo.fifo_mem_reg[12][2] ;
  reg \rx_fifo.fifo_mem_reg[12][3] ;
  always @(posedge pclk_i)
    if (_0076_) \rx_fifo.fifo_mem_reg[12][3]  <= \spi_engine.rx_shift_reg [3];
  assign \rx_fifo.fifo_mem[12] [3] = \rx_fifo.fifo_mem_reg[12][3] ;
  reg \rx_fifo.fifo_mem_reg[12][4] ;
  always @(posedge pclk_i)
    if (_0076_) \rx_fifo.fifo_mem_reg[12][4]  <= \spi_engine.rx_shift_reg [4];
  assign \rx_fifo.fifo_mem[12] [4] = \rx_fifo.fifo_mem_reg[12][4] ;
  reg \rx_fifo.fifo_mem_reg[12][5] ;
  always @(posedge pclk_i)
    if (_0076_) \rx_fifo.fifo_mem_reg[12][5]  <= \spi_engine.rx_shift_reg [5];
  assign \rx_fifo.fifo_mem[12] [5] = \rx_fifo.fifo_mem_reg[12][5] ;
  reg \rx_fifo.fifo_mem_reg[12][6] ;
  always @(posedge pclk_i)
    if (_0076_) \rx_fifo.fifo_mem_reg[12][6]  <= \spi_engine.rx_shift_reg [6];
  assign \rx_fifo.fifo_mem[12] [6] = \rx_fifo.fifo_mem_reg[12][6] ;
  reg \rx_fifo.fifo_mem_reg[12][7] ;
  always @(posedge pclk_i)
    if (_0076_) \rx_fifo.fifo_mem_reg[12][7]  <= \spi_engine.rx_shift_reg [7];
  assign \rx_fifo.fifo_mem[12] [7] = \rx_fifo.fifo_mem_reg[12][7] ;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) spi_timeout <= 1'h0;
    else spi_timeout <= _0001_;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) timeout_counter[0] <= 1'h0;
    else timeout_counter[0] <= _0002_[0];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) timeout_counter[1] <= 1'h0;
    else timeout_counter[1] <= _0002_[1];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) timeout_counter[2] <= 1'h0;
    else timeout_counter[2] <= _0002_[2];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) timeout_counter[3] <= 1'h0;
    else timeout_counter[3] <= _0002_[3];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) timeout_counter[4] <= 1'h0;
    else timeout_counter[4] <= _0002_[4];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) timeout_counter[5] <= 1'h0;
    else timeout_counter[5] <= _0002_[5];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) timeout_counter[6] <= 1'h0;
    else timeout_counter[6] <= _0002_[6];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) timeout_counter[7] <= 1'h0;
    else timeout_counter[7] <= _0002_[7];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) timeout_counter[8] <= 1'h0;
    else timeout_counter[8] <= _0002_[8];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) timeout_counter[9] <= 1'h0;
    else timeout_counter[9] <= _0002_[9];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) timeout_counter[10] <= 1'h0;
    else timeout_counter[10] <= _0002_[10];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) timeout_counter[11] <= 1'h0;
    else timeout_counter[11] <= _0002_[11];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) timeout_counter[12] <= 1'h0;
    else timeout_counter[12] <= _0002_[12];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) timeout_counter[13] <= 1'h0;
    else timeout_counter[13] <= _0002_[13];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) timeout_counter[14] <= 1'h0;
    else timeout_counter[14] <= _0002_[14];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) timeout_counter[15] <= 1'h0;
    else timeout_counter[15] <= _0002_[15];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \tx_fifo.wr_ptr [0] <= 1'h0;
    else if (_0017_) \tx_fifo.wr_ptr [0] <= _0065_;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \tx_fifo.wr_ptr [1] <= 1'h0;
    else if (_0017_) \tx_fifo.wr_ptr [1] <= _0066_;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \tx_fifo.wr_ptr [2] <= 1'h0;
    else if (_0017_) \tx_fifo.wr_ptr [2] <= _0067_;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \tx_fifo.wr_ptr [3] <= 1'h0;
    else if (_0017_) \tx_fifo.wr_ptr [3] <= _0068_;
  reg \txdata_reg_reg[0] ;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \txdata_reg_reg[0]  <= 1'h0;
    else if (_0003_) \txdata_reg_reg[0]  <= pwdata_i[0];
  assign txdata_reg[0] = \txdata_reg_reg[0] ;
  reg \txdata_reg_reg[1] ;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \txdata_reg_reg[1]  <= 1'h0;
    else if (_0003_) \txdata_reg_reg[1]  <= pwdata_i[1];
  assign txdata_reg[1] = \txdata_reg_reg[1] ;
  reg \txdata_reg_reg[2] ;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \txdata_reg_reg[2]  <= 1'h0;
    else if (_0003_) \txdata_reg_reg[2]  <= pwdata_i[2];
  assign txdata_reg[2] = \txdata_reg_reg[2] ;
  reg \txdata_reg_reg[3] ;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \txdata_reg_reg[3]  <= 1'h0;
    else if (_0003_) \txdata_reg_reg[3]  <= pwdata_i[3];
  assign txdata_reg[3] = \txdata_reg_reg[3] ;
  reg \txdata_reg_reg[4] ;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \txdata_reg_reg[4]  <= 1'h0;
    else if (_0003_) \txdata_reg_reg[4]  <= pwdata_i[4];
  assign txdata_reg[4] = \txdata_reg_reg[4] ;
  reg \txdata_reg_reg[5] ;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \txdata_reg_reg[5]  <= 1'h0;
    else if (_0003_) \txdata_reg_reg[5]  <= pwdata_i[5];
  assign txdata_reg[5] = \txdata_reg_reg[5] ;
  reg \txdata_reg_reg[6] ;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \txdata_reg_reg[6]  <= 1'h0;
    else if (_0003_) \txdata_reg_reg[6]  <= pwdata_i[6];
  assign txdata_reg[6] = \txdata_reg_reg[6] ;
  reg \txdata_reg_reg[7] ;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \txdata_reg_reg[7]  <= 1'h0;
    else if (_0003_) \txdata_reg_reg[7]  <= pwdata_i[7];
  assign txdata_reg[7] = \txdata_reg_reg[7] ;
  always @(posedge pclk_i)
    if (presetn_i) tx_fifo_wr <= _0003_;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[0] <= 1'h0;
    else if (_0014_) ctrl_reg[0] <= pwdata_i[0];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[1] <= 1'h0;
    else if (_0014_) ctrl_reg[1] <= pwdata_i[1];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[2] <= 1'h0;
    else if (_0014_) ctrl_reg[2] <= pwdata_i[2];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[3] <= 1'h0;
    else if (_0014_) ctrl_reg[3] <= pwdata_i[3];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[4] <= 1'h0;
    else if (_0014_) ctrl_reg[4] <= pwdata_i[4];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[5] <= 1'h0;
    else if (_0014_) ctrl_reg[5] <= pwdata_i[5];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[6] <= 1'h0;
    else if (_0014_) ctrl_reg[6] <= pwdata_i[6];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[7] <= 1'h0;
    else if (_0014_) ctrl_reg[7] <= pwdata_i[7];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[8] <= 1'h0;
    else if (_0014_) ctrl_reg[8] <= pwdata_i[8];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[9] <= 1'h0;
    else if (_0014_) ctrl_reg[9] <= pwdata_i[9];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[10] <= 1'h0;
    else if (_0014_) ctrl_reg[10] <= pwdata_i[10];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[11] <= 1'h0;
    else if (_0014_) ctrl_reg[11] <= pwdata_i[11];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[12] <= 1'h0;
    else if (_0014_) ctrl_reg[12] <= pwdata_i[12];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[13] <= 1'h0;
    else if (_0014_) ctrl_reg[13] <= pwdata_i[13];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[14] <= 1'h0;
    else if (_0014_) ctrl_reg[14] <= pwdata_i[14];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[15] <= 1'h0;
    else if (_0014_) ctrl_reg[15] <= pwdata_i[15];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[16] <= 1'h0;
    else if (_0014_) ctrl_reg[16] <= pwdata_i[16];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[17] <= 1'h0;
    else if (_0014_) ctrl_reg[17] <= pwdata_i[17];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[18] <= 1'h0;
    else if (_0014_) ctrl_reg[18] <= pwdata_i[18];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[19] <= 1'h0;
    else if (_0014_) ctrl_reg[19] <= pwdata_i[19];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[20] <= 1'h0;
    else if (_0014_) ctrl_reg[20] <= pwdata_i[20];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[21] <= 1'h0;
    else if (_0014_) ctrl_reg[21] <= pwdata_i[21];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[22] <= 1'h0;
    else if (_0014_) ctrl_reg[22] <= pwdata_i[22];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[23] <= 1'h0;
    else if (_0014_) ctrl_reg[23] <= pwdata_i[23];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[24] <= 1'h0;
    else if (_0014_) ctrl_reg[24] <= pwdata_i[24];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[25] <= 1'h0;
    else if (_0014_) ctrl_reg[25] <= pwdata_i[25];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[26] <= 1'h0;
    else if (_0014_) ctrl_reg[26] <= pwdata_i[26];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[27] <= 1'h0;
    else if (_0014_) ctrl_reg[27] <= pwdata_i[27];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[28] <= 1'h0;
    else if (_0014_) ctrl_reg[28] <= pwdata_i[28];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[29] <= 1'h0;
    else if (_0014_) ctrl_reg[29] <= pwdata_i[29];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[30] <= 1'h0;
    else if (_0014_) ctrl_reg[30] <= pwdata_i[30];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) ctrl_reg[31] <= 1'h0;
    else if (_0014_) ctrl_reg[31] <= pwdata_i[31];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[0] <= 1'h0;
    else if (_0013_) baud_reg[0] <= pwdata_i[0];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[1] <= 1'h1;
    else if (_0013_) baud_reg[1] <= pwdata_i[1];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[2] <= 1'h0;
    else if (_0013_) baud_reg[2] <= pwdata_i[2];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[3] <= 1'h1;
    else if (_0013_) baud_reg[3] <= pwdata_i[3];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[4] <= 1'h0;
    else if (_0013_) baud_reg[4] <= pwdata_i[4];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[5] <= 1'h0;
    else if (_0013_) baud_reg[5] <= pwdata_i[5];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[6] <= 1'h0;
    else if (_0013_) baud_reg[6] <= pwdata_i[6];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[7] <= 1'h0;
    else if (_0013_) baud_reg[7] <= pwdata_i[7];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[8] <= 1'h0;
    else if (_0013_) baud_reg[8] <= pwdata_i[8];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[9] <= 1'h0;
    else if (_0013_) baud_reg[9] <= pwdata_i[9];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[10] <= 1'h0;
    else if (_0013_) baud_reg[10] <= pwdata_i[10];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[11] <= 1'h0;
    else if (_0013_) baud_reg[11] <= pwdata_i[11];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[12] <= 1'h0;
    else if (_0013_) baud_reg[12] <= pwdata_i[12];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[13] <= 1'h0;
    else if (_0013_) baud_reg[13] <= pwdata_i[13];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[14] <= 1'h0;
    else if (_0013_) baud_reg[14] <= pwdata_i[14];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[15] <= 1'h0;
    else if (_0013_) baud_reg[15] <= pwdata_i[15];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[16] <= 1'h0;
    else if (_0013_) baud_reg[16] <= pwdata_i[16];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[17] <= 1'h0;
    else if (_0013_) baud_reg[17] <= pwdata_i[17];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[18] <= 1'h0;
    else if (_0013_) baud_reg[18] <= pwdata_i[18];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[19] <= 1'h0;
    else if (_0013_) baud_reg[19] <= pwdata_i[19];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[20] <= 1'h0;
    else if (_0013_) baud_reg[20] <= pwdata_i[20];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[21] <= 1'h0;
    else if (_0013_) baud_reg[21] <= pwdata_i[21];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[22] <= 1'h0;
    else if (_0013_) baud_reg[22] <= pwdata_i[22];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[23] <= 1'h0;
    else if (_0013_) baud_reg[23] <= pwdata_i[23];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[24] <= 1'h0;
    else if (_0013_) baud_reg[24] <= pwdata_i[24];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[25] <= 1'h0;
    else if (_0013_) baud_reg[25] <= pwdata_i[25];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[26] <= 1'h0;
    else if (_0013_) baud_reg[26] <= pwdata_i[26];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[27] <= 1'h0;
    else if (_0013_) baud_reg[27] <= pwdata_i[27];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[28] <= 1'h0;
    else if (_0013_) baud_reg[28] <= pwdata_i[28];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[29] <= 1'h0;
    else if (_0013_) baud_reg[29] <= pwdata_i[29];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[30] <= 1'h0;
    else if (_0013_) baud_reg[30] <= pwdata_i[30];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) baud_reg[31] <= 1'h0;
    else if (_0013_) baud_reg[31] <= pwdata_i[31];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[0] <= 1'h0;
    else if (_0012_) fifo_reg[0] <= pwdata_i[0];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[1] <= 1'h0;
    else if (_0012_) fifo_reg[1] <= pwdata_i[1];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[2] <= 1'h0;
    else if (_0012_) fifo_reg[2] <= pwdata_i[2];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[3] <= 1'h0;
    else if (_0012_) fifo_reg[3] <= pwdata_i[3];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[4] <= 1'h1;
    else if (_0012_) fifo_reg[4] <= pwdata_i[4];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[5] <= 1'h0;
    else if (_0012_) fifo_reg[5] <= pwdata_i[5];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[6] <= 1'h0;
    else if (_0012_) fifo_reg[6] <= pwdata_i[6];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[7] <= 1'h0;
    else if (_0012_) fifo_reg[7] <= pwdata_i[7];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[8] <= 1'h0;
    else if (_0012_) fifo_reg[8] <= pwdata_i[8];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[9] <= 1'h0;
    else if (_0012_) fifo_reg[9] <= pwdata_i[9];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[10] <= 1'h0;
    else if (_0012_) fifo_reg[10] <= pwdata_i[10];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[11] <= 1'h0;
    else if (_0012_) fifo_reg[11] <= pwdata_i[11];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[12] <= 1'h0;
    else if (_0012_) fifo_reg[12] <= pwdata_i[12];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[13] <= 1'h0;
    else if (_0012_) fifo_reg[13] <= pwdata_i[13];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[14] <= 1'h0;
    else if (_0012_) fifo_reg[14] <= pwdata_i[14];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[15] <= 1'h0;
    else if (_0012_) fifo_reg[15] <= pwdata_i[15];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[16] <= 1'h0;
    else if (_0012_) fifo_reg[16] <= pwdata_i[16];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[17] <= 1'h0;
    else if (_0012_) fifo_reg[17] <= pwdata_i[17];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[18] <= 1'h0;
    else if (_0012_) fifo_reg[18] <= pwdata_i[18];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[19] <= 1'h0;
    else if (_0012_) fifo_reg[19] <= pwdata_i[19];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[20] <= 1'h0;
    else if (_0012_) fifo_reg[20] <= pwdata_i[20];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[21] <= 1'h0;
    else if (_0012_) fifo_reg[21] <= pwdata_i[21];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[22] <= 1'h0;
    else if (_0012_) fifo_reg[22] <= pwdata_i[22];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[23] <= 1'h0;
    else if (_0012_) fifo_reg[23] <= pwdata_i[23];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[24] <= 1'h0;
    else if (_0012_) fifo_reg[24] <= pwdata_i[24];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[25] <= 1'h0;
    else if (_0012_) fifo_reg[25] <= pwdata_i[25];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[26] <= 1'h0;
    else if (_0012_) fifo_reg[26] <= pwdata_i[26];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[27] <= 1'h0;
    else if (_0012_) fifo_reg[27] <= pwdata_i[27];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[28] <= 1'h0;
    else if (_0012_) fifo_reg[28] <= pwdata_i[28];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[29] <= 1'h0;
    else if (_0012_) fifo_reg[29] <= pwdata_i[29];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[30] <= 1'h0;
    else if (_0012_) fifo_reg[30] <= pwdata_i[30];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) fifo_reg[31] <= 1'h0;
    else if (_0012_) fifo_reg[31] <= pwdata_i[31];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[0] <= 1'h0;
    else if (_0011_) int_reg[0] <= pwdata_i[0];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[1] <= 1'h0;
    else if (_0011_) int_reg[1] <= pwdata_i[1];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[2] <= 1'h0;
    else if (_0011_) int_reg[2] <= pwdata_i[2];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[3] <= 1'h0;
    else if (_0011_) int_reg[3] <= pwdata_i[3];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[4] <= 1'h0;
    else if (_0011_) int_reg[4] <= pwdata_i[4];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[5] <= 1'h0;
    else if (_0011_) int_reg[5] <= pwdata_i[5];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[6] <= 1'h0;
    else if (_0011_) int_reg[6] <= pwdata_i[6];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[7] <= 1'h0;
    else if (_0011_) int_reg[7] <= pwdata_i[7];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[8] <= 1'h0;
    else if (_0011_) int_reg[8] <= pwdata_i[8];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[9] <= 1'h0;
    else if (_0011_) int_reg[9] <= pwdata_i[9];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[10] <= 1'h0;
    else if (_0011_) int_reg[10] <= pwdata_i[10];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[11] <= 1'h0;
    else if (_0011_) int_reg[11] <= pwdata_i[11];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[12] <= 1'h0;
    else if (_0011_) int_reg[12] <= pwdata_i[12];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[13] <= 1'h0;
    else if (_0011_) int_reg[13] <= pwdata_i[13];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[14] <= 1'h0;
    else if (_0011_) int_reg[14] <= pwdata_i[14];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[15] <= 1'h0;
    else if (_0011_) int_reg[15] <= pwdata_i[15];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[16] <= 1'h0;
    else if (_0011_) int_reg[16] <= pwdata_i[16];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[17] <= 1'h0;
    else if (_0011_) int_reg[17] <= pwdata_i[17];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[18] <= 1'h0;
    else if (_0011_) int_reg[18] <= pwdata_i[18];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[19] <= 1'h0;
    else if (_0011_) int_reg[19] <= pwdata_i[19];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[20] <= 1'h0;
    else if (_0011_) int_reg[20] <= pwdata_i[20];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[21] <= 1'h0;
    else if (_0011_) int_reg[21] <= pwdata_i[21];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[22] <= 1'h0;
    else if (_0011_) int_reg[22] <= pwdata_i[22];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[23] <= 1'h0;
    else if (_0011_) int_reg[23] <= pwdata_i[23];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[24] <= 1'h0;
    else if (_0011_) int_reg[24] <= pwdata_i[24];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[25] <= 1'h0;
    else if (_0011_) int_reg[25] <= pwdata_i[25];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[26] <= 1'h0;
    else if (_0011_) int_reg[26] <= pwdata_i[26];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[27] <= 1'h0;
    else if (_0011_) int_reg[27] <= pwdata_i[27];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[28] <= 1'h0;
    else if (_0011_) int_reg[28] <= pwdata_i[28];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[29] <= 1'h0;
    else if (_0011_) int_reg[29] <= pwdata_i[29];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[30] <= 1'h0;
    else if (_0011_) int_reg[30] <= pwdata_i[30];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) int_reg[31] <= 1'h0;
    else if (_0011_) int_reg[31] <= pwdata_i[31];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \tx_fifo.count [0] <= 1'h0;
    else if (_0004_) \tx_fifo.count [0] <= _1078_[0];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \tx_fifo.count [1] <= 1'h0;
    else if (_0004_) \tx_fifo.count [1] <= _1078_[1];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \tx_fifo.count [2] <= 1'h0;
    else if (_0004_) \tx_fifo.count [2] <= _1078_[2];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \tx_fifo.count [3] <= 1'h0;
    else if (_0004_) \tx_fifo.count [3] <= _1078_[3];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \tx_fifo.count [4] <= 1'h0;
    else if (_0004_) \tx_fifo.count [4] <= _1078_[4];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \tx_fifo.rd_ptr [0] <= 1'h0;
    else if (_0016_) \tx_fifo.rd_ptr [0] <= _0069_;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \tx_fifo.rd_ptr [1] <= 1'h0;
    else if (_0016_) \tx_fifo.rd_ptr [1] <= _0070_;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \tx_fifo.rd_ptr [2] <= 1'h0;
    else if (_0016_) \tx_fifo.rd_ptr [2] <= _0071_;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \tx_fifo.rd_ptr [3] <= 1'h0;
    else if (_0016_) \tx_fifo.rd_ptr [3] <= _0072_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.spi_clk_internal  <= mode_reg[1];
    else if (_0005_) \spi_engine.spi_clk_internal  <= _0055_;
  reg \rx_fifo.fifo_mem_reg[11][0] ;
  always @(posedge pclk_i)
    if (_0075_) \rx_fifo.fifo_mem_reg[11][0]  <= \spi_engine.rx_shift_reg [0];
  assign \rx_fifo.fifo_mem[11] [0] = \rx_fifo.fifo_mem_reg[11][0] ;
  reg \rx_fifo.fifo_mem_reg[11][1] ;
  always @(posedge pclk_i)
    if (_0075_) \rx_fifo.fifo_mem_reg[11][1]  <= \spi_engine.rx_shift_reg [1];
  assign \rx_fifo.fifo_mem[11] [1] = \rx_fifo.fifo_mem_reg[11][1] ;
  reg \rx_fifo.fifo_mem_reg[11][2] ;
  always @(posedge pclk_i)
    if (_0075_) \rx_fifo.fifo_mem_reg[11][2]  <= \spi_engine.rx_shift_reg [2];
  assign \rx_fifo.fifo_mem[11] [2] = \rx_fifo.fifo_mem_reg[11][2] ;
  reg \rx_fifo.fifo_mem_reg[11][3] ;
  always @(posedge pclk_i)
    if (_0075_) \rx_fifo.fifo_mem_reg[11][3]  <= \spi_engine.rx_shift_reg [3];
  assign \rx_fifo.fifo_mem[11] [3] = \rx_fifo.fifo_mem_reg[11][3] ;
  reg \rx_fifo.fifo_mem_reg[11][4] ;
  always @(posedge pclk_i)
    if (_0075_) \rx_fifo.fifo_mem_reg[11][4]  <= \spi_engine.rx_shift_reg [4];
  assign \rx_fifo.fifo_mem[11] [4] = \rx_fifo.fifo_mem_reg[11][4] ;
  reg \rx_fifo.fifo_mem_reg[11][5] ;
  always @(posedge pclk_i)
    if (_0075_) \rx_fifo.fifo_mem_reg[11][5]  <= \spi_engine.rx_shift_reg [5];
  assign \rx_fifo.fifo_mem[11] [5] = \rx_fifo.fifo_mem_reg[11][5] ;
  reg \rx_fifo.fifo_mem_reg[11][6] ;
  always @(posedge pclk_i)
    if (_0075_) \rx_fifo.fifo_mem_reg[11][6]  <= \spi_engine.rx_shift_reg [6];
  assign \rx_fifo.fifo_mem[11] [6] = \rx_fifo.fifo_mem_reg[11][6] ;
  reg \rx_fifo.fifo_mem_reg[11][7] ;
  always @(posedge pclk_i)
    if (_0075_) \rx_fifo.fifo_mem_reg[11][7]  <= \spi_engine.rx_shift_reg [7];
  assign \rx_fifo.fifo_mem[11] [7] = \rx_fifo.fifo_mem_reg[11][7] ;
  reg \rx_fifo.fifo_mem_reg[2][0] ;
  always @(posedge pclk_i)
    if (_0081_) \rx_fifo.fifo_mem_reg[2][0]  <= \spi_engine.rx_shift_reg [0];
  assign \rx_fifo.fifo_mem[2] [0] = \rx_fifo.fifo_mem_reg[2][0] ;
  reg \rx_fifo.fifo_mem_reg[2][1] ;
  always @(posedge pclk_i)
    if (_0081_) \rx_fifo.fifo_mem_reg[2][1]  <= \spi_engine.rx_shift_reg [1];
  assign \rx_fifo.fifo_mem[2] [1] = \rx_fifo.fifo_mem_reg[2][1] ;
  reg \rx_fifo.fifo_mem_reg[2][2] ;
  always @(posedge pclk_i)
    if (_0081_) \rx_fifo.fifo_mem_reg[2][2]  <= \spi_engine.rx_shift_reg [2];
  assign \rx_fifo.fifo_mem[2] [2] = \rx_fifo.fifo_mem_reg[2][2] ;
  reg \rx_fifo.fifo_mem_reg[2][3] ;
  always @(posedge pclk_i)
    if (_0081_) \rx_fifo.fifo_mem_reg[2][3]  <= \spi_engine.rx_shift_reg [3];
  assign \rx_fifo.fifo_mem[2] [3] = \rx_fifo.fifo_mem_reg[2][3] ;
  reg \rx_fifo.fifo_mem_reg[2][4] ;
  always @(posedge pclk_i)
    if (_0081_) \rx_fifo.fifo_mem_reg[2][4]  <= \spi_engine.rx_shift_reg [4];
  assign \rx_fifo.fifo_mem[2] [4] = \rx_fifo.fifo_mem_reg[2][4] ;
  reg \rx_fifo.fifo_mem_reg[2][5] ;
  always @(posedge pclk_i)
    if (_0081_) \rx_fifo.fifo_mem_reg[2][5]  <= \spi_engine.rx_shift_reg [5];
  assign \rx_fifo.fifo_mem[2] [5] = \rx_fifo.fifo_mem_reg[2][5] ;
  reg \rx_fifo.fifo_mem_reg[2][6] ;
  always @(posedge pclk_i)
    if (_0081_) \rx_fifo.fifo_mem_reg[2][6]  <= \spi_engine.rx_shift_reg [6];
  assign \rx_fifo.fifo_mem[2] [6] = \rx_fifo.fifo_mem_reg[2][6] ;
  reg \rx_fifo.fifo_mem_reg[2][7] ;
  always @(posedge pclk_i)
    if (_0081_) \rx_fifo.fifo_mem_reg[2][7]  <= \spi_engine.rx_shift_reg [7];
  assign \rx_fifo.fifo_mem[2] [7] = \rx_fifo.fifo_mem_reg[2][7] ;
  reg \rx_fifo.fifo_mem_reg[3][0] ;
  always @(posedge pclk_i)
    if (_0082_) \rx_fifo.fifo_mem_reg[3][0]  <= \spi_engine.rx_shift_reg [0];
  assign \rx_fifo.fifo_mem[3] [0] = \rx_fifo.fifo_mem_reg[3][0] ;
  reg \rx_fifo.fifo_mem_reg[3][1] ;
  always @(posedge pclk_i)
    if (_0082_) \rx_fifo.fifo_mem_reg[3][1]  <= \spi_engine.rx_shift_reg [1];
  assign \rx_fifo.fifo_mem[3] [1] = \rx_fifo.fifo_mem_reg[3][1] ;
  reg \rx_fifo.fifo_mem_reg[3][2] ;
  always @(posedge pclk_i)
    if (_0082_) \rx_fifo.fifo_mem_reg[3][2]  <= \spi_engine.rx_shift_reg [2];
  assign \rx_fifo.fifo_mem[3] [2] = \rx_fifo.fifo_mem_reg[3][2] ;
  reg \rx_fifo.fifo_mem_reg[3][3] ;
  always @(posedge pclk_i)
    if (_0082_) \rx_fifo.fifo_mem_reg[3][3]  <= \spi_engine.rx_shift_reg [3];
  assign \rx_fifo.fifo_mem[3] [3] = \rx_fifo.fifo_mem_reg[3][3] ;
  reg \rx_fifo.fifo_mem_reg[3][4] ;
  always @(posedge pclk_i)
    if (_0082_) \rx_fifo.fifo_mem_reg[3][4]  <= \spi_engine.rx_shift_reg [4];
  assign \rx_fifo.fifo_mem[3] [4] = \rx_fifo.fifo_mem_reg[3][4] ;
  reg \rx_fifo.fifo_mem_reg[3][5] ;
  always @(posedge pclk_i)
    if (_0082_) \rx_fifo.fifo_mem_reg[3][5]  <= \spi_engine.rx_shift_reg [5];
  assign \rx_fifo.fifo_mem[3] [5] = \rx_fifo.fifo_mem_reg[3][5] ;
  reg \rx_fifo.fifo_mem_reg[3][6] ;
  always @(posedge pclk_i)
    if (_0082_) \rx_fifo.fifo_mem_reg[3][6]  <= \spi_engine.rx_shift_reg [6];
  assign \rx_fifo.fifo_mem[3] [6] = \rx_fifo.fifo_mem_reg[3][6] ;
  reg \rx_fifo.fifo_mem_reg[3][7] ;
  always @(posedge pclk_i)
    if (_0082_) \rx_fifo.fifo_mem_reg[3][7]  <= \spi_engine.rx_shift_reg [7];
  assign \rx_fifo.fifo_mem[3] [7] = \rx_fifo.fifo_mem_reg[3][7] ;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[0] <= 1'h0;
    else if (_0010_) mode_reg[0] <= pwdata_i[0];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[1] <= 1'h0;
    else if (_0010_) mode_reg[1] <= pwdata_i[1];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[2] <= 1'h0;
    else if (_0010_) mode_reg[2] <= pwdata_i[2];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[3] <= 1'h0;
    else if (_0010_) mode_reg[3] <= pwdata_i[3];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[4] <= 1'h0;
    else if (_0010_) mode_reg[4] <= pwdata_i[4];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[5] <= 1'h0;
    else if (_0010_) mode_reg[5] <= pwdata_i[5];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[6] <= 1'h0;
    else if (_0010_) mode_reg[6] <= pwdata_i[6];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[7] <= 1'h0;
    else if (_0010_) mode_reg[7] <= pwdata_i[7];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[8] <= 1'h0;
    else if (_0010_) mode_reg[8] <= pwdata_i[8];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[9] <= 1'h0;
    else if (_0010_) mode_reg[9] <= pwdata_i[9];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[10] <= 1'h0;
    else if (_0010_) mode_reg[10] <= pwdata_i[10];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[11] <= 1'h0;
    else if (_0010_) mode_reg[11] <= pwdata_i[11];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[12] <= 1'h0;
    else if (_0010_) mode_reg[12] <= pwdata_i[12];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[13] <= 1'h0;
    else if (_0010_) mode_reg[13] <= pwdata_i[13];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[14] <= 1'h0;
    else if (_0010_) mode_reg[14] <= pwdata_i[14];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[15] <= 1'h0;
    else if (_0010_) mode_reg[15] <= pwdata_i[15];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[16] <= 1'h0;
    else if (_0010_) mode_reg[16] <= pwdata_i[16];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[17] <= 1'h0;
    else if (_0010_) mode_reg[17] <= pwdata_i[17];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[18] <= 1'h0;
    else if (_0010_) mode_reg[18] <= pwdata_i[18];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[19] <= 1'h0;
    else if (_0010_) mode_reg[19] <= pwdata_i[19];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[20] <= 1'h0;
    else if (_0010_) mode_reg[20] <= pwdata_i[20];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[21] <= 1'h0;
    else if (_0010_) mode_reg[21] <= pwdata_i[21];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[22] <= 1'h0;
    else if (_0010_) mode_reg[22] <= pwdata_i[22];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[23] <= 1'h0;
    else if (_0010_) mode_reg[23] <= pwdata_i[23];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[24] <= 1'h0;
    else if (_0010_) mode_reg[24] <= pwdata_i[24];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[25] <= 1'h0;
    else if (_0010_) mode_reg[25] <= pwdata_i[25];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[26] <= 1'h0;
    else if (_0010_) mode_reg[26] <= pwdata_i[26];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[27] <= 1'h0;
    else if (_0010_) mode_reg[27] <= pwdata_i[27];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[28] <= 1'h0;
    else if (_0010_) mode_reg[28] <= pwdata_i[28];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[29] <= 1'h0;
    else if (_0010_) mode_reg[29] <= pwdata_i[29];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[30] <= 1'h0;
    else if (_0010_) mode_reg[30] <= pwdata_i[30];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) mode_reg[31] <= 1'h0;
    else if (_0010_) mode_reg[31] <= pwdata_i[31];
  reg \rx_fifo.fifo_mem_reg[0][0] ;
  always @(posedge pclk_i)
    if (_0073_) \rx_fifo.fifo_mem_reg[0][0]  <= \spi_engine.rx_shift_reg [0];
  assign \rx_fifo.fifo_mem[0] [0] = \rx_fifo.fifo_mem_reg[0][0] ;
  reg \rx_fifo.fifo_mem_reg[0][1] ;
  always @(posedge pclk_i)
    if (_0073_) \rx_fifo.fifo_mem_reg[0][1]  <= \spi_engine.rx_shift_reg [1];
  assign \rx_fifo.fifo_mem[0] [1] = \rx_fifo.fifo_mem_reg[0][1] ;
  reg \rx_fifo.fifo_mem_reg[0][2] ;
  always @(posedge pclk_i)
    if (_0073_) \rx_fifo.fifo_mem_reg[0][2]  <= \spi_engine.rx_shift_reg [2];
  assign \rx_fifo.fifo_mem[0] [2] = \rx_fifo.fifo_mem_reg[0][2] ;
  reg \rx_fifo.fifo_mem_reg[0][3] ;
  always @(posedge pclk_i)
    if (_0073_) \rx_fifo.fifo_mem_reg[0][3]  <= \spi_engine.rx_shift_reg [3];
  assign \rx_fifo.fifo_mem[0] [3] = \rx_fifo.fifo_mem_reg[0][3] ;
  reg \rx_fifo.fifo_mem_reg[0][4] ;
  always @(posedge pclk_i)
    if (_0073_) \rx_fifo.fifo_mem_reg[0][4]  <= \spi_engine.rx_shift_reg [4];
  assign \rx_fifo.fifo_mem[0] [4] = \rx_fifo.fifo_mem_reg[0][4] ;
  reg \rx_fifo.fifo_mem_reg[0][5] ;
  always @(posedge pclk_i)
    if (_0073_) \rx_fifo.fifo_mem_reg[0][5]  <= \spi_engine.rx_shift_reg [5];
  assign \rx_fifo.fifo_mem[0] [5] = \rx_fifo.fifo_mem_reg[0][5] ;
  reg \rx_fifo.fifo_mem_reg[0][6] ;
  always @(posedge pclk_i)
    if (_0073_) \rx_fifo.fifo_mem_reg[0][6]  <= \spi_engine.rx_shift_reg [6];
  assign \rx_fifo.fifo_mem[0] [6] = \rx_fifo.fifo_mem_reg[0][6] ;
  reg \rx_fifo.fifo_mem_reg[0][7] ;
  always @(posedge pclk_i)
    if (_0073_) \rx_fifo.fifo_mem_reg[0][7]  <= \spi_engine.rx_shift_reg [7];
  assign \rx_fifo.fifo_mem[0] [7] = \rx_fifo.fifo_mem_reg[0][7] ;
  reg \rx_fifo.fifo_mem_reg[10][0] ;
  always @(posedge pclk_i)
    if (_0074_) \rx_fifo.fifo_mem_reg[10][0]  <= \spi_engine.rx_shift_reg [0];
  assign \rx_fifo.fifo_mem[10] [0] = \rx_fifo.fifo_mem_reg[10][0] ;
  reg \rx_fifo.fifo_mem_reg[10][1] ;
  always @(posedge pclk_i)
    if (_0074_) \rx_fifo.fifo_mem_reg[10][1]  <= \spi_engine.rx_shift_reg [1];
  assign \rx_fifo.fifo_mem[10] [1] = \rx_fifo.fifo_mem_reg[10][1] ;
  reg \rx_fifo.fifo_mem_reg[10][2] ;
  always @(posedge pclk_i)
    if (_0074_) \rx_fifo.fifo_mem_reg[10][2]  <= \spi_engine.rx_shift_reg [2];
  assign \rx_fifo.fifo_mem[10] [2] = \rx_fifo.fifo_mem_reg[10][2] ;
  reg \rx_fifo.fifo_mem_reg[10][3] ;
  always @(posedge pclk_i)
    if (_0074_) \rx_fifo.fifo_mem_reg[10][3]  <= \spi_engine.rx_shift_reg [3];
  assign \rx_fifo.fifo_mem[10] [3] = \rx_fifo.fifo_mem_reg[10][3] ;
  reg \rx_fifo.fifo_mem_reg[10][4] ;
  always @(posedge pclk_i)
    if (_0074_) \rx_fifo.fifo_mem_reg[10][4]  <= \spi_engine.rx_shift_reg [4];
  assign \rx_fifo.fifo_mem[10] [4] = \rx_fifo.fifo_mem_reg[10][4] ;
  reg \rx_fifo.fifo_mem_reg[10][5] ;
  always @(posedge pclk_i)
    if (_0074_) \rx_fifo.fifo_mem_reg[10][5]  <= \spi_engine.rx_shift_reg [5];
  assign \rx_fifo.fifo_mem[10] [5] = \rx_fifo.fifo_mem_reg[10][5] ;
  reg \rx_fifo.fifo_mem_reg[10][6] ;
  always @(posedge pclk_i)
    if (_0074_) \rx_fifo.fifo_mem_reg[10][6]  <= \spi_engine.rx_shift_reg [6];
  assign \rx_fifo.fifo_mem[10] [6] = \rx_fifo.fifo_mem_reg[10][6] ;
  reg \rx_fifo.fifo_mem_reg[10][7] ;
  always @(posedge pclk_i)
    if (_0074_) \rx_fifo.fifo_mem_reg[10][7]  <= \spi_engine.rx_shift_reg [7];
  assign \rx_fifo.fifo_mem[10] [7] = \rx_fifo.fifo_mem_reg[10][7] ;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \rx_fifo.count [0] <= 1'h0;
    else if (_0009_) \rx_fifo.count [0] <= _1077_[0];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \rx_fifo.count [1] <= 1'h0;
    else if (_0009_) \rx_fifo.count [1] <= _1077_[1];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \rx_fifo.count [2] <= 1'h0;
    else if (_0009_) \rx_fifo.count [2] <= _1077_[2];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \rx_fifo.count [3] <= 1'h0;
    else if (_0009_) \rx_fifo.count [3] <= _1077_[3];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \rx_fifo.count [4] <= 1'h0;
    else if (_0009_) \rx_fifo.count [4] <= _1077_[4];
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \rx_fifo.rd_ptr [0] <= 1'h0;
    else if (_0018_) \rx_fifo.rd_ptr [0] <= _0024_;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \rx_fifo.rd_ptr [1] <= 1'h0;
    else if (_0018_) \rx_fifo.rd_ptr [1] <= _0025_;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \rx_fifo.rd_ptr [2] <= 1'h0;
    else if (_0018_) \rx_fifo.rd_ptr [2] <= _0026_;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \rx_fifo.rd_ptr [3] <= 1'h0;
    else if (_0018_) \rx_fifo.rd_ptr [3] <= _0027_;
  reg \rx_fifo.fifo_mem_reg[4][0] ;
  always @(posedge pclk_i)
    if (_0083_) \rx_fifo.fifo_mem_reg[4][0]  <= \spi_engine.rx_shift_reg [0];
  assign \rx_fifo.fifo_mem[4] [0] = \rx_fifo.fifo_mem_reg[4][0] ;
  reg \rx_fifo.fifo_mem_reg[4][1] ;
  always @(posedge pclk_i)
    if (_0083_) \rx_fifo.fifo_mem_reg[4][1]  <= \spi_engine.rx_shift_reg [1];
  assign \rx_fifo.fifo_mem[4] [1] = \rx_fifo.fifo_mem_reg[4][1] ;
  reg \rx_fifo.fifo_mem_reg[4][2] ;
  always @(posedge pclk_i)
    if (_0083_) \rx_fifo.fifo_mem_reg[4][2]  <= \spi_engine.rx_shift_reg [2];
  assign \rx_fifo.fifo_mem[4] [2] = \rx_fifo.fifo_mem_reg[4][2] ;
  reg \rx_fifo.fifo_mem_reg[4][3] ;
  always @(posedge pclk_i)
    if (_0083_) \rx_fifo.fifo_mem_reg[4][3]  <= \spi_engine.rx_shift_reg [3];
  assign \rx_fifo.fifo_mem[4] [3] = \rx_fifo.fifo_mem_reg[4][3] ;
  reg \rx_fifo.fifo_mem_reg[4][4] ;
  always @(posedge pclk_i)
    if (_0083_) \rx_fifo.fifo_mem_reg[4][4]  <= \spi_engine.rx_shift_reg [4];
  assign \rx_fifo.fifo_mem[4] [4] = \rx_fifo.fifo_mem_reg[4][4] ;
  reg \rx_fifo.fifo_mem_reg[4][5] ;
  always @(posedge pclk_i)
    if (_0083_) \rx_fifo.fifo_mem_reg[4][5]  <= \spi_engine.rx_shift_reg [5];
  assign \rx_fifo.fifo_mem[4] [5] = \rx_fifo.fifo_mem_reg[4][5] ;
  reg \rx_fifo.fifo_mem_reg[4][6] ;
  always @(posedge pclk_i)
    if (_0083_) \rx_fifo.fifo_mem_reg[4][6]  <= \spi_engine.rx_shift_reg [6];
  assign \rx_fifo.fifo_mem[4] [6] = \rx_fifo.fifo_mem_reg[4][6] ;
  reg \rx_fifo.fifo_mem_reg[4][7] ;
  always @(posedge pclk_i)
    if (_0083_) \rx_fifo.fifo_mem_reg[4][7]  <= \spi_engine.rx_shift_reg [7];
  assign \rx_fifo.fifo_mem[4] [7] = \rx_fifo.fifo_mem_reg[4][7] ;
  reg \rx_fifo.fifo_mem_reg[5][0] ;
  always @(posedge pclk_i)
    if (_0084_) \rx_fifo.fifo_mem_reg[5][0]  <= \spi_engine.rx_shift_reg [0];
  assign \rx_fifo.fifo_mem[5] [0] = \rx_fifo.fifo_mem_reg[5][0] ;
  reg \rx_fifo.fifo_mem_reg[5][1] ;
  always @(posedge pclk_i)
    if (_0084_) \rx_fifo.fifo_mem_reg[5][1]  <= \spi_engine.rx_shift_reg [1];
  assign \rx_fifo.fifo_mem[5] [1] = \rx_fifo.fifo_mem_reg[5][1] ;
  reg \rx_fifo.fifo_mem_reg[5][2] ;
  always @(posedge pclk_i)
    if (_0084_) \rx_fifo.fifo_mem_reg[5][2]  <= \spi_engine.rx_shift_reg [2];
  assign \rx_fifo.fifo_mem[5] [2] = \rx_fifo.fifo_mem_reg[5][2] ;
  reg \rx_fifo.fifo_mem_reg[5][3] ;
  always @(posedge pclk_i)
    if (_0084_) \rx_fifo.fifo_mem_reg[5][3]  <= \spi_engine.rx_shift_reg [3];
  assign \rx_fifo.fifo_mem[5] [3] = \rx_fifo.fifo_mem_reg[5][3] ;
  reg \rx_fifo.fifo_mem_reg[5][4] ;
  always @(posedge pclk_i)
    if (_0084_) \rx_fifo.fifo_mem_reg[5][4]  <= \spi_engine.rx_shift_reg [4];
  assign \rx_fifo.fifo_mem[5] [4] = \rx_fifo.fifo_mem_reg[5][4] ;
  reg \rx_fifo.fifo_mem_reg[5][5] ;
  always @(posedge pclk_i)
    if (_0084_) \rx_fifo.fifo_mem_reg[5][5]  <= \spi_engine.rx_shift_reg [5];
  assign \rx_fifo.fifo_mem[5] [5] = \rx_fifo.fifo_mem_reg[5][5] ;
  reg \rx_fifo.fifo_mem_reg[5][6] ;
  always @(posedge pclk_i)
    if (_0084_) \rx_fifo.fifo_mem_reg[5][6]  <= \spi_engine.rx_shift_reg [6];
  assign \rx_fifo.fifo_mem[5] [6] = \rx_fifo.fifo_mem_reg[5][6] ;
  reg \rx_fifo.fifo_mem_reg[5][7] ;
  always @(posedge pclk_i)
    if (_0084_) \rx_fifo.fifo_mem_reg[5][7]  <= \spi_engine.rx_shift_reg [7];
  assign \rx_fifo.fifo_mem[5] [7] = \rx_fifo.fifo_mem_reg[5][7] ;
  reg \rx_fifo.fifo_mem_reg[6][0] ;
  always @(posedge pclk_i)
    if (_0085_) \rx_fifo.fifo_mem_reg[6][0]  <= \spi_engine.rx_shift_reg [0];
  assign \rx_fifo.fifo_mem[6] [0] = \rx_fifo.fifo_mem_reg[6][0] ;
  reg \rx_fifo.fifo_mem_reg[6][1] ;
  always @(posedge pclk_i)
    if (_0085_) \rx_fifo.fifo_mem_reg[6][1]  <= \spi_engine.rx_shift_reg [1];
  assign \rx_fifo.fifo_mem[6] [1] = \rx_fifo.fifo_mem_reg[6][1] ;
  reg \rx_fifo.fifo_mem_reg[6][2] ;
  always @(posedge pclk_i)
    if (_0085_) \rx_fifo.fifo_mem_reg[6][2]  <= \spi_engine.rx_shift_reg [2];
  assign \rx_fifo.fifo_mem[6] [2] = \rx_fifo.fifo_mem_reg[6][2] ;
  reg \rx_fifo.fifo_mem_reg[6][3] ;
  always @(posedge pclk_i)
    if (_0085_) \rx_fifo.fifo_mem_reg[6][3]  <= \spi_engine.rx_shift_reg [3];
  assign \rx_fifo.fifo_mem[6] [3] = \rx_fifo.fifo_mem_reg[6][3] ;
  reg \rx_fifo.fifo_mem_reg[6][4] ;
  always @(posedge pclk_i)
    if (_0085_) \rx_fifo.fifo_mem_reg[6][4]  <= \spi_engine.rx_shift_reg [4];
  assign \rx_fifo.fifo_mem[6] [4] = \rx_fifo.fifo_mem_reg[6][4] ;
  reg \rx_fifo.fifo_mem_reg[6][5] ;
  always @(posedge pclk_i)
    if (_0085_) \rx_fifo.fifo_mem_reg[6][5]  <= \spi_engine.rx_shift_reg [5];
  assign \rx_fifo.fifo_mem[6] [5] = \rx_fifo.fifo_mem_reg[6][5] ;
  reg \rx_fifo.fifo_mem_reg[6][6] ;
  always @(posedge pclk_i)
    if (_0085_) \rx_fifo.fifo_mem_reg[6][6]  <= \spi_engine.rx_shift_reg [6];
  assign \rx_fifo.fifo_mem[6] [6] = \rx_fifo.fifo_mem_reg[6][6] ;
  reg \rx_fifo.fifo_mem_reg[6][7] ;
  always @(posedge pclk_i)
    if (_0085_) \rx_fifo.fifo_mem_reg[6][7]  <= \spi_engine.rx_shift_reg [7];
  assign \rx_fifo.fifo_mem[6] [7] = \rx_fifo.fifo_mem_reg[6][7] ;
  reg \rx_fifo.fifo_mem_reg[7][0] ;
  always @(posedge pclk_i)
    if (_0086_) \rx_fifo.fifo_mem_reg[7][0]  <= \spi_engine.rx_shift_reg [0];
  assign \rx_fifo.fifo_mem[7] [0] = \rx_fifo.fifo_mem_reg[7][0] ;
  reg \rx_fifo.fifo_mem_reg[7][1] ;
  always @(posedge pclk_i)
    if (_0086_) \rx_fifo.fifo_mem_reg[7][1]  <= \spi_engine.rx_shift_reg [1];
  assign \rx_fifo.fifo_mem[7] [1] = \rx_fifo.fifo_mem_reg[7][1] ;
  reg \rx_fifo.fifo_mem_reg[7][2] ;
  always @(posedge pclk_i)
    if (_0086_) \rx_fifo.fifo_mem_reg[7][2]  <= \spi_engine.rx_shift_reg [2];
  assign \rx_fifo.fifo_mem[7] [2] = \rx_fifo.fifo_mem_reg[7][2] ;
  reg \rx_fifo.fifo_mem_reg[7][3] ;
  always @(posedge pclk_i)
    if (_0086_) \rx_fifo.fifo_mem_reg[7][3]  <= \spi_engine.rx_shift_reg [3];
  assign \rx_fifo.fifo_mem[7] [3] = \rx_fifo.fifo_mem_reg[7][3] ;
  reg \rx_fifo.fifo_mem_reg[7][4] ;
  always @(posedge pclk_i)
    if (_0086_) \rx_fifo.fifo_mem_reg[7][4]  <= \spi_engine.rx_shift_reg [4];
  assign \rx_fifo.fifo_mem[7] [4] = \rx_fifo.fifo_mem_reg[7][4] ;
  reg \rx_fifo.fifo_mem_reg[7][5] ;
  always @(posedge pclk_i)
    if (_0086_) \rx_fifo.fifo_mem_reg[7][5]  <= \spi_engine.rx_shift_reg [5];
  assign \rx_fifo.fifo_mem[7] [5] = \rx_fifo.fifo_mem_reg[7][5] ;
  reg \rx_fifo.fifo_mem_reg[7][6] ;
  always @(posedge pclk_i)
    if (_0086_) \rx_fifo.fifo_mem_reg[7][6]  <= \spi_engine.rx_shift_reg [6];
  assign \rx_fifo.fifo_mem[7] [6] = \rx_fifo.fifo_mem_reg[7][6] ;
  reg \rx_fifo.fifo_mem_reg[7][7] ;
  always @(posedge pclk_i)
    if (_0086_) \rx_fifo.fifo_mem_reg[7][7]  <= \spi_engine.rx_shift_reg [7];
  assign \rx_fifo.fifo_mem[7] [7] = \rx_fifo.fifo_mem_reg[7][7] ;
  reg \tx_fifo.fifo_mem_reg[9][0] ;
  always @(posedge pclk_i)
    if (_0104_) \tx_fifo.fifo_mem_reg[9][0]  <= txdata_reg[0];
  assign \tx_fifo.fifo_mem[9] [0] = \tx_fifo.fifo_mem_reg[9][0] ;
  reg \tx_fifo.fifo_mem_reg[9][1] ;
  always @(posedge pclk_i)
    if (_0104_) \tx_fifo.fifo_mem_reg[9][1]  <= txdata_reg[1];
  assign \tx_fifo.fifo_mem[9] [1] = \tx_fifo.fifo_mem_reg[9][1] ;
  reg \tx_fifo.fifo_mem_reg[9][2] ;
  always @(posedge pclk_i)
    if (_0104_) \tx_fifo.fifo_mem_reg[9][2]  <= txdata_reg[2];
  assign \tx_fifo.fifo_mem[9] [2] = \tx_fifo.fifo_mem_reg[9][2] ;
  reg \tx_fifo.fifo_mem_reg[9][3] ;
  always @(posedge pclk_i)
    if (_0104_) \tx_fifo.fifo_mem_reg[9][3]  <= txdata_reg[3];
  assign \tx_fifo.fifo_mem[9] [3] = \tx_fifo.fifo_mem_reg[9][3] ;
  reg \tx_fifo.fifo_mem_reg[9][4] ;
  always @(posedge pclk_i)
    if (_0104_) \tx_fifo.fifo_mem_reg[9][4]  <= txdata_reg[4];
  assign \tx_fifo.fifo_mem[9] [4] = \tx_fifo.fifo_mem_reg[9][4] ;
  reg \tx_fifo.fifo_mem_reg[9][5] ;
  always @(posedge pclk_i)
    if (_0104_) \tx_fifo.fifo_mem_reg[9][5]  <= txdata_reg[5];
  assign \tx_fifo.fifo_mem[9] [5] = \tx_fifo.fifo_mem_reg[9][5] ;
  reg \tx_fifo.fifo_mem_reg[9][6] ;
  always @(posedge pclk_i)
    if (_0104_) \tx_fifo.fifo_mem_reg[9][6]  <= txdata_reg[6];
  assign \tx_fifo.fifo_mem[9] [6] = \tx_fifo.fifo_mem_reg[9][6] ;
  reg \tx_fifo.fifo_mem_reg[9][7] ;
  always @(posedge pclk_i)
    if (_0104_) \tx_fifo.fifo_mem_reg[9][7]  <= txdata_reg[7];
  assign \tx_fifo.fifo_mem[9] [7] = \tx_fifo.fifo_mem_reg[9][7] ;
  reg \rx_fifo.fifo_mem_reg[8][0] ;
  always @(posedge pclk_i)
    if (_0087_) \rx_fifo.fifo_mem_reg[8][0]  <= \spi_engine.rx_shift_reg [0];
  assign \rx_fifo.fifo_mem[8] [0] = \rx_fifo.fifo_mem_reg[8][0] ;
  reg \rx_fifo.fifo_mem_reg[8][1] ;
  always @(posedge pclk_i)
    if (_0087_) \rx_fifo.fifo_mem_reg[8][1]  <= \spi_engine.rx_shift_reg [1];
  assign \rx_fifo.fifo_mem[8] [1] = \rx_fifo.fifo_mem_reg[8][1] ;
  reg \rx_fifo.fifo_mem_reg[8][2] ;
  always @(posedge pclk_i)
    if (_0087_) \rx_fifo.fifo_mem_reg[8][2]  <= \spi_engine.rx_shift_reg [2];
  assign \rx_fifo.fifo_mem[8] [2] = \rx_fifo.fifo_mem_reg[8][2] ;
  reg \rx_fifo.fifo_mem_reg[8][3] ;
  always @(posedge pclk_i)
    if (_0087_) \rx_fifo.fifo_mem_reg[8][3]  <= \spi_engine.rx_shift_reg [3];
  assign \rx_fifo.fifo_mem[8] [3] = \rx_fifo.fifo_mem_reg[8][3] ;
  reg \rx_fifo.fifo_mem_reg[8][4] ;
  always @(posedge pclk_i)
    if (_0087_) \rx_fifo.fifo_mem_reg[8][4]  <= \spi_engine.rx_shift_reg [4];
  assign \rx_fifo.fifo_mem[8] [4] = \rx_fifo.fifo_mem_reg[8][4] ;
  reg \rx_fifo.fifo_mem_reg[8][5] ;
  always @(posedge pclk_i)
    if (_0087_) \rx_fifo.fifo_mem_reg[8][5]  <= \spi_engine.rx_shift_reg [5];
  assign \rx_fifo.fifo_mem[8] [5] = \rx_fifo.fifo_mem_reg[8][5] ;
  reg \rx_fifo.fifo_mem_reg[8][6] ;
  always @(posedge pclk_i)
    if (_0087_) \rx_fifo.fifo_mem_reg[8][6]  <= \spi_engine.rx_shift_reg [6];
  assign \rx_fifo.fifo_mem[8] [6] = \rx_fifo.fifo_mem_reg[8][6] ;
  reg \rx_fifo.fifo_mem_reg[8][7] ;
  always @(posedge pclk_i)
    if (_0087_) \rx_fifo.fifo_mem_reg[8][7]  <= \spi_engine.rx_shift_reg [7];
  assign \rx_fifo.fifo_mem[8] [7] = \rx_fifo.fifo_mem_reg[8][7] ;
  reg \rx_fifo.fifo_mem_reg[9][0] ;
  always @(posedge pclk_i)
    if (_0088_) \rx_fifo.fifo_mem_reg[9][0]  <= \spi_engine.rx_shift_reg [0];
  assign \rx_fifo.fifo_mem[9] [0] = \rx_fifo.fifo_mem_reg[9][0] ;
  reg \rx_fifo.fifo_mem_reg[9][1] ;
  always @(posedge pclk_i)
    if (_0088_) \rx_fifo.fifo_mem_reg[9][1]  <= \spi_engine.rx_shift_reg [1];
  assign \rx_fifo.fifo_mem[9] [1] = \rx_fifo.fifo_mem_reg[9][1] ;
  reg \rx_fifo.fifo_mem_reg[9][2] ;
  always @(posedge pclk_i)
    if (_0088_) \rx_fifo.fifo_mem_reg[9][2]  <= \spi_engine.rx_shift_reg [2];
  assign \rx_fifo.fifo_mem[9] [2] = \rx_fifo.fifo_mem_reg[9][2] ;
  reg \rx_fifo.fifo_mem_reg[9][3] ;
  always @(posedge pclk_i)
    if (_0088_) \rx_fifo.fifo_mem_reg[9][3]  <= \spi_engine.rx_shift_reg [3];
  assign \rx_fifo.fifo_mem[9] [3] = \rx_fifo.fifo_mem_reg[9][3] ;
  reg \rx_fifo.fifo_mem_reg[9][4] ;
  always @(posedge pclk_i)
    if (_0088_) \rx_fifo.fifo_mem_reg[9][4]  <= \spi_engine.rx_shift_reg [4];
  assign \rx_fifo.fifo_mem[9] [4] = \rx_fifo.fifo_mem_reg[9][4] ;
  reg \rx_fifo.fifo_mem_reg[9][5] ;
  always @(posedge pclk_i)
    if (_0088_) \rx_fifo.fifo_mem_reg[9][5]  <= \spi_engine.rx_shift_reg [5];
  assign \rx_fifo.fifo_mem[9] [5] = \rx_fifo.fifo_mem_reg[9][5] ;
  reg \rx_fifo.fifo_mem_reg[9][6] ;
  always @(posedge pclk_i)
    if (_0088_) \rx_fifo.fifo_mem_reg[9][6]  <= \spi_engine.rx_shift_reg [6];
  assign \rx_fifo.fifo_mem[9] [6] = \rx_fifo.fifo_mem_reg[9][6] ;
  reg \rx_fifo.fifo_mem_reg[9][7] ;
  always @(posedge pclk_i)
    if (_0088_) \rx_fifo.fifo_mem_reg[9][7]  <= \spi_engine.rx_shift_reg [7];
  assign \rx_fifo.fifo_mem[9] [7] = \rx_fifo.fifo_mem_reg[9][7] ;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.cs_delay_counter [0] <= 1'h0;
    else if (_0007_) \spi_engine.cs_delay_counter [0] <= _0047_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.cs_delay_counter [1] <= 1'h0;
    else if (_0007_) \spi_engine.cs_delay_counter [1] <= _0048_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.cs_delay_counter [2] <= 1'h0;
    else if (_0007_) \spi_engine.cs_delay_counter [2] <= _0049_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.cs_delay_counter [3] <= 1'h0;
    else if (_0007_) \spi_engine.cs_delay_counter [3] <= _0050_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.cs_delay_counter [4] <= 1'h0;
    else if (_0007_) \spi_engine.cs_delay_counter [4] <= _0051_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.cs_delay_counter [5] <= 1'h0;
    else if (_0007_) \spi_engine.cs_delay_counter [5] <= _0052_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.cs_delay_counter [6] <= 1'h0;
    else if (_0007_) \spi_engine.cs_delay_counter [6] <= _0053_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.cs_delay_counter [7] <= 1'h0;
    else if (_0007_) \spi_engine.cs_delay_counter [7] <= _0054_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.clk_counter [0] <= 1'h0;
    else \spi_engine.clk_counter [0] <= _0031_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.clk_counter [1] <= 1'h0;
    else \spi_engine.clk_counter [1] <= _0038_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.clk_counter [2] <= 1'h0;
    else \spi_engine.clk_counter [2] <= _0039_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.clk_counter [3] <= 1'h0;
    else \spi_engine.clk_counter [3] <= _0040_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.clk_counter [4] <= 1'h0;
    else \spi_engine.clk_counter [4] <= _0041_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.clk_counter [5] <= 1'h0;
    else \spi_engine.clk_counter [5] <= _0042_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.clk_counter [6] <= 1'h0;
    else \spi_engine.clk_counter [6] <= _0043_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.clk_counter [7] <= 1'h0;
    else \spi_engine.clk_counter [7] <= _0044_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.clk_counter [8] <= 1'h0;
    else \spi_engine.clk_counter [8] <= _0045_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.clk_counter [9] <= 1'h0;
    else \spi_engine.clk_counter [9] <= _0046_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.clk_counter [10] <= 1'h0;
    else \spi_engine.clk_counter [10] <= _0032_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.clk_counter [11] <= 1'h0;
    else \spi_engine.clk_counter [11] <= _0033_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.clk_counter [12] <= 1'h0;
    else \spi_engine.clk_counter [12] <= _0034_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.clk_counter [13] <= 1'h0;
    else \spi_engine.clk_counter [13] <= _0035_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.clk_counter [14] <= 1'h0;
    else \spi_engine.clk_counter [14] <= _0036_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.clk_counter [15] <= 1'h0;
    else \spi_engine.clk_counter [15] <= _0037_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.tx_shift_reg [0] <= 1'h0;
    else if (_0008_) \spi_engine.tx_shift_reg [0] <= _0056_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.tx_shift_reg [1] <= 1'h0;
    else if (_0008_) \spi_engine.tx_shift_reg [1] <= _0057_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.tx_shift_reg [2] <= 1'h0;
    else if (_0008_) \spi_engine.tx_shift_reg [2] <= _0058_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.tx_shift_reg [3] <= 1'h0;
    else if (_0008_) \spi_engine.tx_shift_reg [3] <= _0059_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.tx_shift_reg [4] <= 1'h0;
    else if (_0008_) \spi_engine.tx_shift_reg [4] <= _0060_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.tx_shift_reg [5] <= 1'h0;
    else if (_0008_) \spi_engine.tx_shift_reg [5] <= _0061_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.tx_shift_reg [6] <= 1'h0;
    else if (_0008_) \spi_engine.tx_shift_reg [6] <= _0062_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.tx_shift_reg [7] <= 1'h0;
    else if (_0008_) \spi_engine.tx_shift_reg [7] <= _0063_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.rx_shift_reg [0] <= 1'h0;
    else if (_0064_) \spi_engine.rx_shift_reg [0] <= \spi_engine.spi_miso_i ;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.rx_shift_reg [1] <= 1'h0;
    else if (_0064_) \spi_engine.rx_shift_reg [1] <= \spi_engine.rx_shift_reg [0];
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.rx_shift_reg [2] <= 1'h0;
    else if (_0064_) \spi_engine.rx_shift_reg [2] <= \spi_engine.rx_shift_reg [1];
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.rx_shift_reg [3] <= 1'h0;
    else if (_0064_) \spi_engine.rx_shift_reg [3] <= \spi_engine.rx_shift_reg [2];
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.rx_shift_reg [4] <= 1'h0;
    else if (_0064_) \spi_engine.rx_shift_reg [4] <= \spi_engine.rx_shift_reg [3];
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.rx_shift_reg [5] <= 1'h0;
    else if (_0064_) \spi_engine.rx_shift_reg [5] <= \spi_engine.rx_shift_reg [4];
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.rx_shift_reg [6] <= 1'h0;
    else if (_0064_) \spi_engine.rx_shift_reg [6] <= \spi_engine.rx_shift_reg [5];
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.rx_shift_reg [7] <= 1'h0;
    else if (_0064_) \spi_engine.rx_shift_reg [7] <= \spi_engine.rx_shift_reg [6];
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.bit_counter [0] <= 1'h0;
    else if (_0006_) \spi_engine.bit_counter [0] <= _0028_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.bit_counter [1] <= 1'h0;
    else if (_0006_) \spi_engine.bit_counter [1] <= _0029_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.bit_counter [2] <= 1'h0;
    else if (_0006_) \spi_engine.bit_counter [2] <= _0030_;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \rx_fifo.wr_ptr [0] <= 1'h0;
    else if (_0019_) \rx_fifo.wr_ptr [0] <= _0020_;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \rx_fifo.wr_ptr [1] <= 1'h0;
    else if (_0019_) \rx_fifo.wr_ptr [1] <= _0021_;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \rx_fifo.wr_ptr [2] <= 1'h0;
    else if (_0019_) \rx_fifo.wr_ptr [2] <= _0022_;
  always @(posedge pclk_i, negedge presetn_i)
    if (!presetn_i) \rx_fifo.wr_ptr [3] <= 1'h0;
    else if (_0019_) \rx_fifo.wr_ptr [3] <= _0023_;
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.current_state [0] <= 1'h0;
    else if (_0015_) \spi_engine.current_state [0] <= \spi_engine.next_state [0];
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.current_state [1] <= 1'h0;
    else if (_0015_) \spi_engine.current_state [1] <= \spi_engine.next_state [1];
  always @(posedge \spi_engine.clk_i , negedge presetn_i)
    if (!presetn_i) \spi_engine.current_state [2] <= 1'h0;
    else if (_0015_) \spi_engine.current_state [2] <= \spi_engine.next_state [2];
  assign auto_retry_enabled = ctrl_reg[13];
  assign cs_output = spi_csn_o;
  assign error_recovery_mode = ctrl_reg[12];
  assign fifo_clk_gated = pclk_i;
  assign max_retries = ctrl_reg[19:16];
  assign power_down_mode = ctrl_reg[7];
  assign pready_o = 1'h1;
  assign pslverr_o = 1'h0;
  assign \rx_fifo.clk_i  = pclk_i;
  assign \rx_fifo.data_i  = { 24'h000000, \spi_engine.rx_shift_reg  };
  assign \rx_fifo.data_o [31:8] = 24'h000000;
  assign \rx_fifo.fifo_mem[0] [31:8] = 24'h000000;
  assign \rx_fifo.fifo_mem[10] [31:8] = 24'h000000;
  assign \rx_fifo.fifo_mem[11] [31:8] = 24'h000000;
  assign \rx_fifo.fifo_mem[12] [31:8] = 24'h000000;
  assign \rx_fifo.fifo_mem[13] [31:8] = 24'h000000;
  assign \rx_fifo.fifo_mem[14] [31:8] = 24'h000000;
  assign \rx_fifo.fifo_mem[15] [31:8] = 24'h000000;
  assign \rx_fifo.fifo_mem[1] [31:8] = 24'h000000;
  assign \rx_fifo.fifo_mem[2] [31:8] = 24'h000000;
  assign \rx_fifo.fifo_mem[3] [31:8] = 24'h000000;
  assign \rx_fifo.fifo_mem[4] [31:8] = 24'h000000;
  assign \rx_fifo.fifo_mem[5] [31:8] = 24'h000000;
  assign \rx_fifo.fifo_mem[6] [31:8] = 24'h000000;
  assign \rx_fifo.fifo_mem[7] [31:8] = 24'h000000;
  assign \rx_fifo.fifo_mem[8] [31:8] = 24'h000000;
  assign \rx_fifo.fifo_mem[9] [31:8] = 24'h000000;
  assign \rx_fifo.level_o  = \rx_fifo.count ;
  assign \rx_fifo.reset_n_i  = presetn_i;
  assign rx_fifo_data = { 24'h000000, \rx_fifo.data_o [7:0] };
  assign rx_fifo_level = \rx_fifo.count ;
  assign slave_select = ctrl_reg[11:8];
  assign spi_clk_gated = \spi_engine.clk_i ;
  assign spi_clk_o = \spi_engine.spi_clk_internal ;
  assign \spi_engine.baud_div_i  = baud_reg[15:0];
  assign \spi_engine.cpha  = mode_reg[0];
  assign \spi_engine.cpol  = mode_reg[1];
  assign \spi_engine.cs_delay_i  = mode_reg[15:8];
  assign \spi_engine.cs_enable_i  = ctrl_reg[3];
  assign \spi_engine.enable_i  = ctrl_reg[0];
  assign \spi_engine.loopback_i  = ctrl_reg[5];
  assign \spi_engine.mode_i  = mode_reg[1:0];
  assign \spi_engine.reset_n_i  = presetn_i;
  assign \spi_engine.rx_data_o  = \spi_engine.rx_shift_reg ;
  assign \spi_engine.rx_enable_i  = ctrl_reg[2];
  assign \spi_engine.spi_clk_o  = \spi_engine.spi_clk_internal ;
  assign \spi_engine.spi_mosi_o  = \spi_engine.tx_shift_reg [7];
  assign \spi_engine.tx_enable_i  = ctrl_reg[1];
  assign spi_mosi_o = \spi_engine.tx_shift_reg [7];
  assign spi_rx_data = \spi_engine.rx_shift_reg ;
  assign { stat_reg[6], stat_reg[3] } = { spi_timeout, 1'h0 };
  assign \tx_fifo.clk_i  = pclk_i;
  assign \tx_fifo.data_i [7:0] = txdata_reg[7:0];
  assign \tx_fifo.full_o  = stat_reg[0];
  assign \tx_fifo.level_o  = \tx_fifo.count ;
  assign \tx_fifo.reset_n_i  = presetn_i;
  assign \tx_fifo.wr_i  = tx_fifo_wr;
  assign tx_fifo_full = stat_reg[0];
  assign tx_fifo_level = \tx_fifo.count ;
  assign tx_fifo_overflow = stat_reg[4];
  assign txdata_reg[31:8] = \tx_fifo.data_i [31:8];
endmodule
