// Seed: 1588714857
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  supply0 id_3;
  tri1 id_4;
  wor id_5 = 1;
  wire id_6;
  wire id_7;
  assign id_5 = 1'b0 + id_3;
  assign id_4 = 1'd0;
  tri0 id_8;
  assign id_8 = (id_4) & id_5;
endmodule
module module_1;
  wire id_1 = id_1;
  module_0(
      id_1, id_1
  );
endmodule
module module_2 (
    output tri1 id_0,
    input wand id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    output uwire id_6,
    input tri1 id_7,
    input wire id_8,
    input wor id_9,
    input tri0 id_10,
    output tri1 id_11,
    input wand id_12,
    input tri0 id_13
);
  wire id_15;
  module_0(
      id_15, id_15
  );
endmodule
