;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #0, -10
	SUB @127, 102
	SUB #0, -10
	CMP 0, 10
	SUB -207, <-120
	JMP -807, @-60
	SUB -207, <-120
	JMN 12, <10
	SUB @127, 106
	MOV -7, <-20
	MOV -7, <-20
	JMN 0, -10
	SUB @121, 106
	JMN 1, @-101
	SUB -1, <-20
	SUB @121, 106
	DJN <121, 106
	SUB #100, 90
	MOV #0, -40
	SPL -121
	SPL -121
	SUB 1, <-101
	SUB @127, 106
	MOV -7, <-20
	JMN 1, @-101
	SUB @-27, 0
	ADD -807, <-60
	MOV -1, <-20
	SPL -121
	SPL @300, 90
	SPL 0, <402
	ADD #710, 30
	SPL -121, 700
	SPL @300, 90
	SPL @300, 96
	MOV -7, <-20
	DJN 0, <402
	DJN 0, <402
	DJN 0, <402
	DJN 0, <402
	SPL 0, <402
	SUB @121, 106
	DJN 1, <-120
	SPL 0, <402
