// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module preProcessStream (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        xStreamIn_V_V_TDATA,
        xStreamIn_V_V_TVALID,
        xStreamIn_V_V_TREADY,
        yStreamIn_V_V_TDATA,
        yStreamIn_V_V_TVALID,
        yStreamIn_V_V_TREADY,
        polStreamIn_V_V_TDATA,
        polStreamIn_V_V_TVALID,
        polStreamIn_V_V_TREADY,
        tsStreamIn_V_V_TDATA,
        tsStreamIn_V_V_TVALID,
        tsStreamIn_V_V_TREADY,
        xStreamOut_V_V_din,
        xStreamOut_V_V_full_n,
        xStreamOut_V_V_write,
        yStreamOut_V_V_din,
        yStreamOut_V_V_full_n,
        yStreamOut_V_V_write,
        polStreamOut_V_V_din,
        polStreamOut_V_V_full_n,
        polStreamOut_V_V_write,
        idxStreamOut_V_V_din,
        idxStreamOut_V_V_full_n,
        idxStreamOut_V_V_write,
        tsStreamOut_V_V_din,
        tsStreamOut_V_V_full_n,
        tsStreamOut_V_V_write,
        packetEventDataStrea_din,
        packetEventDataStrea_full_n,
        packetEventDataStrea_write,
        glConfig_V_dout,
        glConfig_V_empty_n,
        glConfig_V_read,
        glConfig_V_out_din,
        glConfig_V_out_full_n,
        glConfig_V_out_write,
        glStatus_currentAreaCntThr_out_din,
        glStatus_currentAreaCntThr_out_full_n,
        glStatus_currentAreaCntThr_out_write,
        glStatus_inEventsNum_out_din,
        glStatus_inEventsNum_out_full_n,
        glStatus_inEventsNum_out_write
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] xStreamIn_V_V_TDATA;
input   xStreamIn_V_V_TVALID;
output   xStreamIn_V_V_TREADY;
input  [15:0] yStreamIn_V_V_TDATA;
input   yStreamIn_V_V_TVALID;
output   yStreamIn_V_V_TREADY;
input  [7:0] polStreamIn_V_V_TDATA;
input   polStreamIn_V_V_TVALID;
output   polStreamIn_V_V_TREADY;
input  [63:0] tsStreamIn_V_V_TDATA;
input   tsStreamIn_V_V_TVALID;
output   tsStreamIn_V_V_TREADY;
output  [9:0] xStreamOut_V_V_din;
input   xStreamOut_V_V_full_n;
output   xStreamOut_V_V_write;
output  [9:0] yStreamOut_V_V_din;
input   yStreamOut_V_V_full_n;
output   yStreamOut_V_V_write;
output  [0:0] polStreamOut_V_V_din;
input   polStreamOut_V_V_full_n;
output   polStreamOut_V_V_write;
output  [1:0] idxStreamOut_V_V_din;
input   idxStreamOut_V_V_full_n;
output   idxStreamOut_V_V_write;
output  [31:0] tsStreamOut_V_V_din;
input   tsStreamOut_V_V_full_n;
output   tsStreamOut_V_V_write;
output  [95:0] packetEventDataStrea_din;
input   packetEventDataStrea_full_n;
output   packetEventDataStrea_write;
input  [31:0] glConfig_V_dout;
input   glConfig_V_empty_n;
output   glConfig_V_read;
output  [31:0] glConfig_V_out_din;
input   glConfig_V_out_full_n;
output   glConfig_V_out_write;
output  [15:0] glStatus_currentAreaCntThr_out_din;
input   glStatus_currentAreaCntThr_out_full_n;
output   glStatus_currentAreaCntThr_out_write;
output  [63:0] glStatus_inEventsNum_out_din;
input   glStatus_inEventsNum_out_full_n;
output   glStatus_inEventsNum_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg xStreamOut_V_V_write;
reg yStreamOut_V_V_write;
reg polStreamOut_V_V_write;
reg idxStreamOut_V_V_write;
reg tsStreamOut_V_V_write;
reg packetEventDataStrea_write;
reg glConfig_V_read;
reg glConfig_V_out_write;
reg glStatus_currentAreaCntThr_out_write;
reg glStatus_inEventsNum_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [15:0] xStreamIn_V_V_0_data_out;
wire    xStreamIn_V_V_0_vld_in;
wire    xStreamIn_V_V_0_vld_out;
wire    xStreamIn_V_V_0_ack_in;
reg    xStreamIn_V_V_0_ack_out;
reg   [15:0] xStreamIn_V_V_0_payload_A;
reg   [15:0] xStreamIn_V_V_0_payload_B;
reg    xStreamIn_V_V_0_sel_rd;
reg    xStreamIn_V_V_0_sel_wr;
wire    xStreamIn_V_V_0_sel;
wire    xStreamIn_V_V_0_load_A;
wire    xStreamIn_V_V_0_load_B;
reg   [1:0] xStreamIn_V_V_0_state;
wire    xStreamIn_V_V_0_state_cmp_full;
reg   [15:0] yStreamIn_V_V_0_data_out;
wire    yStreamIn_V_V_0_vld_in;
wire    yStreamIn_V_V_0_vld_out;
wire    yStreamIn_V_V_0_ack_in;
reg    yStreamIn_V_V_0_ack_out;
reg   [15:0] yStreamIn_V_V_0_payload_A;
reg   [15:0] yStreamIn_V_V_0_payload_B;
reg    yStreamIn_V_V_0_sel_rd;
reg    yStreamIn_V_V_0_sel_wr;
wire    yStreamIn_V_V_0_sel;
wire    yStreamIn_V_V_0_load_A;
wire    yStreamIn_V_V_0_load_B;
reg   [1:0] yStreamIn_V_V_0_state;
wire    yStreamIn_V_V_0_state_cmp_full;
reg   [7:0] polStreamIn_V_V_0_data_out;
wire    polStreamIn_V_V_0_vld_in;
wire    polStreamIn_V_V_0_vld_out;
wire    polStreamIn_V_V_0_ack_in;
reg    polStreamIn_V_V_0_ack_out;
reg   [7:0] polStreamIn_V_V_0_payload_A;
reg   [7:0] polStreamIn_V_V_0_payload_B;
reg    polStreamIn_V_V_0_sel_rd;
reg    polStreamIn_V_V_0_sel_wr;
wire    polStreamIn_V_V_0_sel;
wire    polStreamIn_V_V_0_load_A;
wire    polStreamIn_V_V_0_load_B;
reg   [1:0] polStreamIn_V_V_0_state;
wire    polStreamIn_V_V_0_state_cmp_full;
reg   [63:0] tsStreamIn_V_V_0_data_out;
wire    tsStreamIn_V_V_0_vld_in;
wire    tsStreamIn_V_V_0_vld_out;
wire    tsStreamIn_V_V_0_ack_in;
reg    tsStreamIn_V_V_0_ack_out;
reg   [63:0] tsStreamIn_V_V_0_payload_A;
reg   [63:0] tsStreamIn_V_V_0_payload_B;
reg    tsStreamIn_V_V_0_sel_rd;
reg    tsStreamIn_V_V_0_sel_wr;
wire    tsStreamIn_V_V_0_sel;
wire    tsStreamIn_V_V_0_load_A;
wire    tsStreamIn_V_V_0_load_B;
reg   [1:0] tsStreamIn_V_V_0_state;
wire    tsStreamIn_V_V_0_state_cmp_full;
reg   [15:0] glSFASTAreaCntThr;
reg   [0:0] areaCountExceeded_V;
reg   [1:0] sliceIdxReg_V;
reg   [31:0] currentTsHW;
wire   [4:0] areaEventRegs_0_address0;
reg    areaEventRegs_0_ce0;
wire   [15:0] areaEventRegs_0_q0;
reg   [4:0] areaEventRegs_0_address1;
reg    areaEventRegs_0_ce1;
reg    areaEventRegs_0_we1;
reg   [15:0] areaEventRegs_0_d1;
wire   [4:0] areaEventRegs_1_address0;
reg    areaEventRegs_1_ce0;
wire   [15:0] areaEventRegs_1_q0;
reg   [4:0] areaEventRegs_1_address1;
reg    areaEventRegs_1_ce1;
reg    areaEventRegs_1_we1;
reg   [15:0] areaEventRegs_1_d1;
wire   [4:0] areaEventRegs_2_address0;
reg    areaEventRegs_2_ce0;
wire   [15:0] areaEventRegs_2_q0;
reg   [4:0] areaEventRegs_2_address1;
reg    areaEventRegs_2_ce1;
reg    areaEventRegs_2_we1;
reg   [15:0] areaEventRegs_2_d1;
wire   [4:0] areaEventRegs_3_address0;
reg    areaEventRegs_3_ce0;
wire   [15:0] areaEventRegs_3_q0;
reg   [4:0] areaEventRegs_3_address1;
reg    areaEventRegs_3_ce1;
reg    areaEventRegs_3_we1;
reg   [15:0] areaEventRegs_3_d1;
wire   [4:0] areaEventRegs_4_address0;
reg    areaEventRegs_4_ce0;
wire   [15:0] areaEventRegs_4_q0;
reg   [4:0] areaEventRegs_4_address1;
reg    areaEventRegs_4_ce1;
reg    areaEventRegs_4_we1;
reg   [15:0] areaEventRegs_4_d1;
wire   [4:0] areaEventRegs_5_address0;
reg    areaEventRegs_5_ce0;
wire   [15:0] areaEventRegs_5_q0;
reg   [4:0] areaEventRegs_5_address1;
reg    areaEventRegs_5_ce1;
reg    areaEventRegs_5_we1;
reg   [15:0] areaEventRegs_5_d1;
wire   [4:0] areaEventRegs_6_address0;
reg    areaEventRegs_6_ce0;
wire   [15:0] areaEventRegs_6_q0;
reg   [4:0] areaEventRegs_6_address1;
reg    areaEventRegs_6_ce1;
reg    areaEventRegs_6_we1;
reg   [15:0] areaEventRegs_6_d1;
wire   [4:0] areaEventRegs_7_address0;
reg    areaEventRegs_7_ce0;
wire   [15:0] areaEventRegs_7_q0;
reg   [4:0] areaEventRegs_7_address1;
reg    areaEventRegs_7_ce1;
reg    areaEventRegs_7_we1;
reg   [15:0] areaEventRegs_7_d1;
wire   [4:0] areaEventRegs_8_address0;
reg    areaEventRegs_8_ce0;
wire   [15:0] areaEventRegs_8_q0;
reg   [4:0] areaEventRegs_8_address1;
reg    areaEventRegs_8_ce1;
reg    areaEventRegs_8_we1;
reg   [15:0] areaEventRegs_8_d1;
wire   [4:0] areaEventRegs_9_address0;
reg    areaEventRegs_9_ce0;
wire   [15:0] areaEventRegs_9_q0;
reg   [4:0] areaEventRegs_9_address1;
reg    areaEventRegs_9_ce1;
reg    areaEventRegs_9_we1;
reg   [15:0] areaEventRegs_9_d1;
wire   [4:0] areaEventRegs_10_address0;
reg    areaEventRegs_10_ce0;
wire   [15:0] areaEventRegs_10_q0;
reg   [4:0] areaEventRegs_10_address1;
reg    areaEventRegs_10_ce1;
reg    areaEventRegs_10_we1;
reg   [15:0] areaEventRegs_10_d1;
wire   [4:0] areaEventRegs_11_address0;
reg    areaEventRegs_11_ce0;
wire   [15:0] areaEventRegs_11_q0;
reg   [4:0] areaEventRegs_11_address1;
reg    areaEventRegs_11_ce1;
reg    areaEventRegs_11_we1;
reg   [15:0] areaEventRegs_11_d1;
wire   [4:0] areaEventRegs_12_address0;
reg    areaEventRegs_12_ce0;
wire   [15:0] areaEventRegs_12_q0;
reg   [4:0] areaEventRegs_12_address1;
reg    areaEventRegs_12_ce1;
reg    areaEventRegs_12_we1;
reg   [15:0] areaEventRegs_12_d1;
wire   [4:0] areaEventRegs_13_address0;
reg    areaEventRegs_13_ce0;
wire   [15:0] areaEventRegs_13_q0;
reg   [4:0] areaEventRegs_13_address1;
reg    areaEventRegs_13_ce1;
reg    areaEventRegs_13_we1;
reg   [15:0] areaEventRegs_13_d1;
wire   [4:0] areaEventRegs_14_address0;
reg    areaEventRegs_14_ce0;
wire   [15:0] areaEventRegs_14_q0;
reg   [4:0] areaEventRegs_14_address1;
reg    areaEventRegs_14_ce1;
reg    areaEventRegs_14_we1;
reg   [15:0] areaEventRegs_14_d1;
wire   [4:0] areaEventRegs_15_address0;
reg    areaEventRegs_15_ce0;
wire   [15:0] areaEventRegs_15_q0;
reg   [4:0] areaEventRegs_15_address1;
reg    areaEventRegs_15_ce1;
reg    areaEventRegs_15_we1;
reg   [15:0] areaEventRegs_15_d1;
wire   [4:0] areaEventRegs_16_address0;
reg    areaEventRegs_16_ce0;
wire   [15:0] areaEventRegs_16_q0;
reg   [4:0] areaEventRegs_16_address1;
reg    areaEventRegs_16_ce1;
reg    areaEventRegs_16_we1;
reg   [15:0] areaEventRegs_16_d1;
wire   [4:0] areaEventRegs_17_address0;
reg    areaEventRegs_17_ce0;
wire   [15:0] areaEventRegs_17_q0;
reg   [4:0] areaEventRegs_17_address1;
reg    areaEventRegs_17_ce1;
reg    areaEventRegs_17_we1;
reg   [15:0] areaEventRegs_17_d1;
wire   [4:0] areaEventRegs_18_address0;
reg    areaEventRegs_18_ce0;
wire   [15:0] areaEventRegs_18_q0;
reg   [4:0] areaEventRegs_18_address1;
reg    areaEventRegs_18_ce1;
reg    areaEventRegs_18_we1;
reg   [15:0] areaEventRegs_18_d1;
wire   [4:0] areaEventRegs_19_address0;
reg    areaEventRegs_19_ce0;
wire   [15:0] areaEventRegs_19_q0;
reg   [4:0] areaEventRegs_19_address1;
reg    areaEventRegs_19_ce1;
reg    areaEventRegs_19_we1;
reg   [15:0] areaEventRegs_19_d1;
wire   [4:0] areaEventRegs_20_address0;
reg    areaEventRegs_20_ce0;
wire   [15:0] areaEventRegs_20_q0;
reg   [4:0] areaEventRegs_20_address1;
reg    areaEventRegs_20_ce1;
reg    areaEventRegs_20_we1;
reg   [15:0] areaEventRegs_20_d1;
wire   [4:0] areaEventRegs_21_address0;
reg    areaEventRegs_21_ce0;
wire   [15:0] areaEventRegs_21_q0;
reg   [4:0] areaEventRegs_21_address1;
reg    areaEventRegs_21_ce1;
reg    areaEventRegs_21_we1;
reg   [15:0] areaEventRegs_21_d1;
wire   [4:0] areaEventRegs_22_address0;
reg    areaEventRegs_22_ce0;
wire   [15:0] areaEventRegs_22_q0;
reg   [4:0] areaEventRegs_22_address1;
reg    areaEventRegs_22_ce1;
reg    areaEventRegs_22_we1;
reg   [15:0] areaEventRegs_22_d1;
wire   [4:0] areaEventRegs_23_address0;
reg    areaEventRegs_23_ce0;
wire   [15:0] areaEventRegs_23_q0;
reg   [4:0] areaEventRegs_23_address1;
reg    areaEventRegs_23_ce1;
reg    areaEventRegs_23_we1;
reg   [15:0] areaEventRegs_23_d1;
wire   [4:0] areaEventRegs_24_address0;
reg    areaEventRegs_24_ce0;
wire   [15:0] areaEventRegs_24_q0;
reg   [4:0] areaEventRegs_24_address1;
reg    areaEventRegs_24_ce1;
reg    areaEventRegs_24_we1;
reg   [15:0] areaEventRegs_24_d1;
wire   [4:0] areaEventRegs_25_address0;
reg    areaEventRegs_25_ce0;
wire   [15:0] areaEventRegs_25_q0;
reg   [4:0] areaEventRegs_25_address1;
reg    areaEventRegs_25_ce1;
reg    areaEventRegs_25_we1;
reg   [15:0] areaEventRegs_25_d1;
wire   [4:0] areaEventRegs_26_address0;
reg    areaEventRegs_26_ce0;
wire   [15:0] areaEventRegs_26_q0;
reg   [4:0] areaEventRegs_26_address1;
reg    areaEventRegs_26_ce1;
reg    areaEventRegs_26_we1;
reg   [15:0] areaEventRegs_26_d1;
wire   [4:0] areaEventRegs_27_address0;
reg    areaEventRegs_27_ce0;
wire   [15:0] areaEventRegs_27_q0;
reg   [4:0] areaEventRegs_27_address1;
reg    areaEventRegs_27_ce1;
reg    areaEventRegs_27_we1;
reg   [15:0] areaEventRegs_27_d1;
wire   [4:0] areaEventRegs_28_address0;
reg    areaEventRegs_28_ce0;
wire   [15:0] areaEventRegs_28_q0;
reg   [4:0] areaEventRegs_28_address1;
reg    areaEventRegs_28_ce1;
reg    areaEventRegs_28_we1;
reg   [15:0] areaEventRegs_28_d1;
wire   [4:0] areaEventRegs_29_address0;
reg    areaEventRegs_29_ce0;
wire   [15:0] areaEventRegs_29_q0;
reg   [4:0] areaEventRegs_29_address1;
reg    areaEventRegs_29_ce1;
reg    areaEventRegs_29_we1;
reg   [15:0] areaEventRegs_29_d1;
wire   [4:0] areaEventRegs_30_address0;
reg    areaEventRegs_30_ce0;
wire   [15:0] areaEventRegs_30_q0;
reg   [4:0] areaEventRegs_30_address1;
reg    areaEventRegs_30_ce1;
reg    areaEventRegs_30_we1;
reg   [15:0] areaEventRegs_30_d1;
wire   [4:0] areaEventRegs_31_address0;
reg    areaEventRegs_31_ce0;
wire   [15:0] areaEventRegs_31_q0;
reg   [4:0] areaEventRegs_31_address1;
reg    areaEventRegs_31_ce1;
reg    areaEventRegs_31_we1;
reg   [15:0] areaEventRegs_31_d1;
reg   [63:0] inEventsNum;
reg    xStreamIn_V_V_TDATA_blk_n;
wire    ap_CS_fsm_state2;
reg    yStreamIn_V_V_TDATA_blk_n;
reg    polStreamIn_V_V_TDATA_blk_n;
reg    tsStreamIn_V_V_TDATA_blk_n;
reg    xStreamOut_V_V_blk_n;
wire    ap_CS_fsm_state7;
reg    yStreamOut_V_V_blk_n;
reg    polStreamOut_V_V_blk_n;
reg    idxStreamOut_V_V_blk_n;
reg    tsStreamOut_V_V_blk_n;
reg    packetEventDataStrea_blk_n;
reg    glConfig_V_blk_n;
reg    glConfig_V_out_blk_n;
reg    glStatus_currentAreaCntThr_out_blk_n;
reg    glStatus_inEventsNum_out_blk_n;
reg   [31:0] p_Val2_s_reg_1546;
reg    ap_block_state1;
reg   [0:0] tmp_146_reg_1551;
reg   [15:0] tmp_V_18_reg_1555;
reg    ap_block_state2;
reg   [15:0] tmp_V_19_reg_1563;
reg   [63:0] tmp_V_20_reg_1572;
wire   [0:0] tmp_V_15_fu_1181_p1;
reg   [0:0] tmp_V_15_reg_1580;
reg   [15:0] glSFASTAreaCntThr_lo_reg_1586;
wire    ap_CS_fsm_state3;
wire   [0:0] areaCountExceeded_V_s_load_fu_1210_p1;
reg   [0:0] areaCountExceeded_V_s_reg_1592;
wire   [0:0] tmp_i_i_fu_1235_p2;
reg   [0:0] tmp_i_i_reg_1601;
wire   [1:0] tmp_34_i_i_fu_1241_p2;
reg   [1:0] tmp_34_i_i_reg_1605;
wire   [5:0] areaX_fu_1268_p2;
wire    ap_CS_fsm_state4;
reg   [4:0] areaEventRegs_0_addr_1_reg_1618;
wire    ap_CS_fsm_state5;
reg   [4:0] areaEventRegs_1_addr_1_reg_1624;
reg   [4:0] areaEventRegs_2_addr_1_reg_1630;
reg   [4:0] areaEventRegs_3_addr_1_reg_1636;
reg   [4:0] areaEventRegs_4_addr_1_reg_1642;
reg   [4:0] areaEventRegs_5_addr_1_reg_1648;
reg   [4:0] areaEventRegs_6_addr_1_reg_1654;
reg   [4:0] areaEventRegs_7_addr_1_reg_1660;
reg   [4:0] areaEventRegs_8_addr_1_reg_1666;
reg   [4:0] areaEventRegs_9_addr_1_reg_1672;
reg   [4:0] areaEventRegs_10_add_1_reg_1678;
reg   [4:0] areaEventRegs_11_add_1_reg_1684;
reg   [4:0] areaEventRegs_12_add_1_reg_1690;
reg   [4:0] areaEventRegs_13_add_1_reg_1696;
reg   [4:0] areaEventRegs_14_add_1_reg_1702;
reg   [4:0] areaEventRegs_15_add_1_reg_1708;
reg   [4:0] areaEventRegs_16_add_1_reg_1714;
reg   [4:0] areaEventRegs_17_add_1_reg_1720;
reg   [4:0] areaEventRegs_18_add_1_reg_1726;
reg   [4:0] areaEventRegs_19_add_1_reg_1732;
reg   [4:0] areaEventRegs_20_add_1_reg_1738;
reg   [4:0] areaEventRegs_21_add_1_reg_1744;
reg   [4:0] areaEventRegs_22_add_1_reg_1750;
reg   [4:0] areaEventRegs_23_add_1_reg_1756;
reg   [4:0] areaEventRegs_24_add_1_reg_1762;
reg   [4:0] areaEventRegs_25_add_1_reg_1768;
reg   [4:0] areaEventRegs_26_add_1_reg_1774;
reg   [4:0] areaEventRegs_27_add_1_reg_1780;
reg   [4:0] areaEventRegs_28_add_1_reg_1786;
reg   [4:0] areaEventRegs_29_add_1_reg_1792;
reg   [4:0] areaEventRegs_30_add_1_reg_1798;
reg   [4:0] areaEventRegs_31_add_1_reg_1804;
reg   [4:0] r_V_11_t_i_i_reg_1810;
wire    ap_CS_fsm_state6;
wire   [15:0] c_1_fu_1425_p2;
reg   [15:0] c_1_reg_1814;
reg   [5:0] areaX_i_i_reg_1142;
wire   [0:0] exitcond1_i_i_fu_1262_p2;
reg   [1:0] tmp_V_17_reg_1153;
wire   [63:0] tmp_38_i_i_fu_1274_p1;
wire   [63:0] tmp_37_i_i_fu_1310_p1;
reg    ap_block_state7;
wire   [63:0] glStatus_inEventsNum_fu_1533_p2;
wire   [0:0] rev_fu_1435_p2;
wire   [31:0] tmp_147_fu_1253_p1;
wire   [64:0] lhs_V_fu_1222_p1;
wire   [64:0] rhs_V_fu_1225_p1;
wire   [64:0] r_V_fu_1229_p2;
wire   [11:0] grp_fu_1164_p4;
wire   [4:0] c_fu_1355_p33;
wire   [15:0] c_fu_1355_p34;
wire   [0:0] ult_fu_1431_p2;
wire   [62:0] tmp_148_fu_1447_p1;
wire   [11:0] tmp_150_fu_1471_p4;
wire   [0:0] icmp_fu_1460_p2;
wire   [0:0] phitmp1_i_i_fu_1466_p2;
wire   [0:0] icmp1_fu_1480_p2;
wire   [0:0] phitmp3_i_i_fu_1486_p2;
wire   [0:0] tmp5_fu_1497_p2;
wire   [0:0] tmp_fu_1491_p2;
wire   [0:0] or_cond2_i_i_fu_1503_p2;
wire   [31:0] tmp_151_fu_1509_p1;
reg   [6:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 xStreamIn_V_V_0_sel_rd = 1'b0;
#0 xStreamIn_V_V_0_sel_wr = 1'b0;
#0 xStreamIn_V_V_0_state = 2'd0;
#0 yStreamIn_V_V_0_sel_rd = 1'b0;
#0 yStreamIn_V_V_0_sel_wr = 1'b0;
#0 yStreamIn_V_V_0_state = 2'd0;
#0 polStreamIn_V_V_0_sel_rd = 1'b0;
#0 polStreamIn_V_V_0_sel_wr = 1'b0;
#0 polStreamIn_V_V_0_state = 2'd0;
#0 tsStreamIn_V_V_0_sel_rd = 1'b0;
#0 tsStreamIn_V_V_0_sel_wr = 1'b0;
#0 tsStreamIn_V_V_0_state = 2'd0;
#0 glSFASTAreaCntThr = 16'd700;
#0 areaCountExceeded_V = 1'd0;
#0 sliceIdxReg_V = 2'd0;
#0 currentTsHW = 32'd0;
#0 inEventsNum = 64'd0;
end

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_0_address0),
    .ce0(areaEventRegs_0_ce0),
    .q0(areaEventRegs_0_q0),
    .address1(areaEventRegs_0_address1),
    .ce1(areaEventRegs_0_ce1),
    .we1(areaEventRegs_0_we1),
    .d1(areaEventRegs_0_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_1_address0),
    .ce0(areaEventRegs_1_ce0),
    .q0(areaEventRegs_1_q0),
    .address1(areaEventRegs_1_address1),
    .ce1(areaEventRegs_1_ce1),
    .we1(areaEventRegs_1_we1),
    .d1(areaEventRegs_1_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_2_address0),
    .ce0(areaEventRegs_2_ce0),
    .q0(areaEventRegs_2_q0),
    .address1(areaEventRegs_2_address1),
    .ce1(areaEventRegs_2_ce1),
    .we1(areaEventRegs_2_we1),
    .d1(areaEventRegs_2_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_3_address0),
    .ce0(areaEventRegs_3_ce0),
    .q0(areaEventRegs_3_q0),
    .address1(areaEventRegs_3_address1),
    .ce1(areaEventRegs_3_ce1),
    .we1(areaEventRegs_3_we1),
    .d1(areaEventRegs_3_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_4_address0),
    .ce0(areaEventRegs_4_ce0),
    .q0(areaEventRegs_4_q0),
    .address1(areaEventRegs_4_address1),
    .ce1(areaEventRegs_4_ce1),
    .we1(areaEventRegs_4_we1),
    .d1(areaEventRegs_4_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_5_address0),
    .ce0(areaEventRegs_5_ce0),
    .q0(areaEventRegs_5_q0),
    .address1(areaEventRegs_5_address1),
    .ce1(areaEventRegs_5_ce1),
    .we1(areaEventRegs_5_we1),
    .d1(areaEventRegs_5_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_6_address0),
    .ce0(areaEventRegs_6_ce0),
    .q0(areaEventRegs_6_q0),
    .address1(areaEventRegs_6_address1),
    .ce1(areaEventRegs_6_ce1),
    .we1(areaEventRegs_6_we1),
    .d1(areaEventRegs_6_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_7_address0),
    .ce0(areaEventRegs_7_ce0),
    .q0(areaEventRegs_7_q0),
    .address1(areaEventRegs_7_address1),
    .ce1(areaEventRegs_7_ce1),
    .we1(areaEventRegs_7_we1),
    .d1(areaEventRegs_7_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_8_address0),
    .ce0(areaEventRegs_8_ce0),
    .q0(areaEventRegs_8_q0),
    .address1(areaEventRegs_8_address1),
    .ce1(areaEventRegs_8_ce1),
    .we1(areaEventRegs_8_we1),
    .d1(areaEventRegs_8_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_9_address0),
    .ce0(areaEventRegs_9_ce0),
    .q0(areaEventRegs_9_q0),
    .address1(areaEventRegs_9_address1),
    .ce1(areaEventRegs_9_ce1),
    .we1(areaEventRegs_9_we1),
    .d1(areaEventRegs_9_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_10_address0),
    .ce0(areaEventRegs_10_ce0),
    .q0(areaEventRegs_10_q0),
    .address1(areaEventRegs_10_address1),
    .ce1(areaEventRegs_10_ce1),
    .we1(areaEventRegs_10_we1),
    .d1(areaEventRegs_10_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_11_address0),
    .ce0(areaEventRegs_11_ce0),
    .q0(areaEventRegs_11_q0),
    .address1(areaEventRegs_11_address1),
    .ce1(areaEventRegs_11_ce1),
    .we1(areaEventRegs_11_we1),
    .d1(areaEventRegs_11_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_12_address0),
    .ce0(areaEventRegs_12_ce0),
    .q0(areaEventRegs_12_q0),
    .address1(areaEventRegs_12_address1),
    .ce1(areaEventRegs_12_ce1),
    .we1(areaEventRegs_12_we1),
    .d1(areaEventRegs_12_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_13_address0),
    .ce0(areaEventRegs_13_ce0),
    .q0(areaEventRegs_13_q0),
    .address1(areaEventRegs_13_address1),
    .ce1(areaEventRegs_13_ce1),
    .we1(areaEventRegs_13_we1),
    .d1(areaEventRegs_13_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_14_address0),
    .ce0(areaEventRegs_14_ce0),
    .q0(areaEventRegs_14_q0),
    .address1(areaEventRegs_14_address1),
    .ce1(areaEventRegs_14_ce1),
    .we1(areaEventRegs_14_we1),
    .d1(areaEventRegs_14_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_15_address0),
    .ce0(areaEventRegs_15_ce0),
    .q0(areaEventRegs_15_q0),
    .address1(areaEventRegs_15_address1),
    .ce1(areaEventRegs_15_ce1),
    .we1(areaEventRegs_15_we1),
    .d1(areaEventRegs_15_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_16_address0),
    .ce0(areaEventRegs_16_ce0),
    .q0(areaEventRegs_16_q0),
    .address1(areaEventRegs_16_address1),
    .ce1(areaEventRegs_16_ce1),
    .we1(areaEventRegs_16_we1),
    .d1(areaEventRegs_16_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_17_address0),
    .ce0(areaEventRegs_17_ce0),
    .q0(areaEventRegs_17_q0),
    .address1(areaEventRegs_17_address1),
    .ce1(areaEventRegs_17_ce1),
    .we1(areaEventRegs_17_we1),
    .d1(areaEventRegs_17_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_18_address0),
    .ce0(areaEventRegs_18_ce0),
    .q0(areaEventRegs_18_q0),
    .address1(areaEventRegs_18_address1),
    .ce1(areaEventRegs_18_ce1),
    .we1(areaEventRegs_18_we1),
    .d1(areaEventRegs_18_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_19_address0),
    .ce0(areaEventRegs_19_ce0),
    .q0(areaEventRegs_19_q0),
    .address1(areaEventRegs_19_address1),
    .ce1(areaEventRegs_19_ce1),
    .we1(areaEventRegs_19_we1),
    .d1(areaEventRegs_19_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_20_address0),
    .ce0(areaEventRegs_20_ce0),
    .q0(areaEventRegs_20_q0),
    .address1(areaEventRegs_20_address1),
    .ce1(areaEventRegs_20_ce1),
    .we1(areaEventRegs_20_we1),
    .d1(areaEventRegs_20_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_21_address0),
    .ce0(areaEventRegs_21_ce0),
    .q0(areaEventRegs_21_q0),
    .address1(areaEventRegs_21_address1),
    .ce1(areaEventRegs_21_ce1),
    .we1(areaEventRegs_21_we1),
    .d1(areaEventRegs_21_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_22_address0),
    .ce0(areaEventRegs_22_ce0),
    .q0(areaEventRegs_22_q0),
    .address1(areaEventRegs_22_address1),
    .ce1(areaEventRegs_22_ce1),
    .we1(areaEventRegs_22_we1),
    .d1(areaEventRegs_22_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_23_address0),
    .ce0(areaEventRegs_23_ce0),
    .q0(areaEventRegs_23_q0),
    .address1(areaEventRegs_23_address1),
    .ce1(areaEventRegs_23_ce1),
    .we1(areaEventRegs_23_we1),
    .d1(areaEventRegs_23_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_24_address0),
    .ce0(areaEventRegs_24_ce0),
    .q0(areaEventRegs_24_q0),
    .address1(areaEventRegs_24_address1),
    .ce1(areaEventRegs_24_ce1),
    .we1(areaEventRegs_24_we1),
    .d1(areaEventRegs_24_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_25_address0),
    .ce0(areaEventRegs_25_ce0),
    .q0(areaEventRegs_25_q0),
    .address1(areaEventRegs_25_address1),
    .ce1(areaEventRegs_25_ce1),
    .we1(areaEventRegs_25_we1),
    .d1(areaEventRegs_25_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_26_address0),
    .ce0(areaEventRegs_26_ce0),
    .q0(areaEventRegs_26_q0),
    .address1(areaEventRegs_26_address1),
    .ce1(areaEventRegs_26_ce1),
    .we1(areaEventRegs_26_we1),
    .d1(areaEventRegs_26_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_27_address0),
    .ce0(areaEventRegs_27_ce0),
    .q0(areaEventRegs_27_q0),
    .address1(areaEventRegs_27_address1),
    .ce1(areaEventRegs_27_ce1),
    .we1(areaEventRegs_27_we1),
    .d1(areaEventRegs_27_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_28_address0),
    .ce0(areaEventRegs_28_ce0),
    .q0(areaEventRegs_28_q0),
    .address1(areaEventRegs_28_address1),
    .ce1(areaEventRegs_28_ce1),
    .we1(areaEventRegs_28_we1),
    .d1(areaEventRegs_28_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_29_address0),
    .ce0(areaEventRegs_29_ce0),
    .q0(areaEventRegs_29_q0),
    .address1(areaEventRegs_29_address1),
    .ce1(areaEventRegs_29_ce1),
    .we1(areaEventRegs_29_we1),
    .d1(areaEventRegs_29_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_30_address0),
    .ce0(areaEventRegs_30_ce0),
    .q0(areaEventRegs_30_q0),
    .address1(areaEventRegs_30_address1),
    .ce1(areaEventRegs_30_ce1),
    .we1(areaEventRegs_30_we1),
    .d1(areaEventRegs_30_d1)
);

preProcessStream_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
areaEventRegs_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(areaEventRegs_31_address0),
    .ce0(areaEventRegs_31_ce0),
    .q0(areaEventRegs_31_q0),
    .address1(areaEventRegs_31_address1),
    .ce1(areaEventRegs_31_ce1),
    .we1(areaEventRegs_31_we1),
    .d1(areaEventRegs_31_d1)
);

SFAST_process_datHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
SFAST_process_datHfu_U3(
    .din0(areaEventRegs_0_q0),
    .din1(areaEventRegs_1_q0),
    .din2(areaEventRegs_2_q0),
    .din3(areaEventRegs_3_q0),
    .din4(areaEventRegs_4_q0),
    .din5(areaEventRegs_5_q0),
    .din6(areaEventRegs_6_q0),
    .din7(areaEventRegs_7_q0),
    .din8(areaEventRegs_8_q0),
    .din9(areaEventRegs_9_q0),
    .din10(areaEventRegs_10_q0),
    .din11(areaEventRegs_11_q0),
    .din12(areaEventRegs_12_q0),
    .din13(areaEventRegs_13_q0),
    .din14(areaEventRegs_14_q0),
    .din15(areaEventRegs_15_q0),
    .din16(areaEventRegs_16_q0),
    .din17(areaEventRegs_17_q0),
    .din18(areaEventRegs_18_q0),
    .din19(areaEventRegs_19_q0),
    .din20(areaEventRegs_20_q0),
    .din21(areaEventRegs_21_q0),
    .din22(areaEventRegs_22_q0),
    .din23(areaEventRegs_23_q0),
    .din24(areaEventRegs_24_q0),
    .din25(areaEventRegs_25_q0),
    .din26(areaEventRegs_26_q0),
    .din27(areaEventRegs_27_q0),
    .din28(areaEventRegs_28_q0),
    .din29(areaEventRegs_29_q0),
    .din30(areaEventRegs_30_q0),
    .din31(areaEventRegs_31_q0),
    .din32(c_fu_1355_p33),
    .dout(c_fu_1355_p34)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        polStreamIn_V_V_0_sel_rd <= 1'b0;
    end else begin
        if (((polStreamIn_V_V_0_ack_out == 1'b1) & (polStreamIn_V_V_0_vld_out == 1'b1))) begin
            polStreamIn_V_V_0_sel_rd <= ~polStreamIn_V_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        polStreamIn_V_V_0_sel_wr <= 1'b0;
    end else begin
        if (((polStreamIn_V_V_0_ack_in == 1'b1) & (polStreamIn_V_V_0_vld_in == 1'b1))) begin
            polStreamIn_V_V_0_sel_wr <= ~polStreamIn_V_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        polStreamIn_V_V_0_state <= 2'd0;
    end else begin
        if ((((polStreamIn_V_V_0_state == 2'd2) & (polStreamIn_V_V_0_vld_in == 1'b0)) | ((polStreamIn_V_V_0_state == 2'd3) & (polStreamIn_V_V_0_vld_in == 1'b0) & (polStreamIn_V_V_0_ack_out == 1'b1)))) begin
            polStreamIn_V_V_0_state <= 2'd2;
        end else if ((((polStreamIn_V_V_0_state == 2'd1) & (polStreamIn_V_V_0_ack_out == 1'b0)) | ((polStreamIn_V_V_0_state == 2'd3) & (polStreamIn_V_V_0_ack_out == 1'b0) & (polStreamIn_V_V_0_vld_in == 1'b1)))) begin
            polStreamIn_V_V_0_state <= 2'd1;
        end else if (((~((polStreamIn_V_V_0_vld_in == 1'b0) & (polStreamIn_V_V_0_ack_out == 1'b1)) & ~((polStreamIn_V_V_0_ack_out == 1'b0) & (polStreamIn_V_V_0_vld_in == 1'b1)) & (polStreamIn_V_V_0_state == 2'd3)) | ((polStreamIn_V_V_0_state == 2'd1) & (polStreamIn_V_V_0_ack_out == 1'b1)) | ((polStreamIn_V_V_0_state == 2'd2) & (polStreamIn_V_V_0_vld_in == 1'b1)))) begin
            polStreamIn_V_V_0_state <= 2'd3;
        end else begin
            polStreamIn_V_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tsStreamIn_V_V_0_sel_rd <= 1'b0;
    end else begin
        if (((tsStreamIn_V_V_0_ack_out == 1'b1) & (tsStreamIn_V_V_0_vld_out == 1'b1))) begin
            tsStreamIn_V_V_0_sel_rd <= ~tsStreamIn_V_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tsStreamIn_V_V_0_sel_wr <= 1'b0;
    end else begin
        if (((tsStreamIn_V_V_0_ack_in == 1'b1) & (tsStreamIn_V_V_0_vld_in == 1'b1))) begin
            tsStreamIn_V_V_0_sel_wr <= ~tsStreamIn_V_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tsStreamIn_V_V_0_state <= 2'd0;
    end else begin
        if ((((tsStreamIn_V_V_0_state == 2'd2) & (tsStreamIn_V_V_0_vld_in == 1'b0)) | ((tsStreamIn_V_V_0_state == 2'd3) & (tsStreamIn_V_V_0_vld_in == 1'b0) & (tsStreamIn_V_V_0_ack_out == 1'b1)))) begin
            tsStreamIn_V_V_0_state <= 2'd2;
        end else if ((((tsStreamIn_V_V_0_state == 2'd1) & (tsStreamIn_V_V_0_ack_out == 1'b0)) | ((tsStreamIn_V_V_0_state == 2'd3) & (tsStreamIn_V_V_0_ack_out == 1'b0) & (tsStreamIn_V_V_0_vld_in == 1'b1)))) begin
            tsStreamIn_V_V_0_state <= 2'd1;
        end else if (((~((tsStreamIn_V_V_0_vld_in == 1'b0) & (tsStreamIn_V_V_0_ack_out == 1'b1)) & ~((tsStreamIn_V_V_0_ack_out == 1'b0) & (tsStreamIn_V_V_0_vld_in == 1'b1)) & (tsStreamIn_V_V_0_state == 2'd3)) | ((tsStreamIn_V_V_0_state == 2'd1) & (tsStreamIn_V_V_0_ack_out == 1'b1)) | ((tsStreamIn_V_V_0_state == 2'd2) & (tsStreamIn_V_V_0_vld_in == 1'b1)))) begin
            tsStreamIn_V_V_0_state <= 2'd3;
        end else begin
            tsStreamIn_V_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        xStreamIn_V_V_0_sel_rd <= 1'b0;
    end else begin
        if (((xStreamIn_V_V_0_ack_out == 1'b1) & (xStreamIn_V_V_0_vld_out == 1'b1))) begin
            xStreamIn_V_V_0_sel_rd <= ~xStreamIn_V_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        xStreamIn_V_V_0_sel_wr <= 1'b0;
    end else begin
        if (((xStreamIn_V_V_0_ack_in == 1'b1) & (xStreamIn_V_V_0_vld_in == 1'b1))) begin
            xStreamIn_V_V_0_sel_wr <= ~xStreamIn_V_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        xStreamIn_V_V_0_state <= 2'd0;
    end else begin
        if ((((xStreamIn_V_V_0_state == 2'd2) & (xStreamIn_V_V_0_vld_in == 1'b0)) | ((xStreamIn_V_V_0_state == 2'd3) & (xStreamIn_V_V_0_vld_in == 1'b0) & (xStreamIn_V_V_0_ack_out == 1'b1)))) begin
            xStreamIn_V_V_0_state <= 2'd2;
        end else if ((((xStreamIn_V_V_0_state == 2'd1) & (xStreamIn_V_V_0_ack_out == 1'b0)) | ((xStreamIn_V_V_0_state == 2'd3) & (xStreamIn_V_V_0_ack_out == 1'b0) & (xStreamIn_V_V_0_vld_in == 1'b1)))) begin
            xStreamIn_V_V_0_state <= 2'd1;
        end else if (((~((xStreamIn_V_V_0_vld_in == 1'b0) & (xStreamIn_V_V_0_ack_out == 1'b1)) & ~((xStreamIn_V_V_0_ack_out == 1'b0) & (xStreamIn_V_V_0_vld_in == 1'b1)) & (xStreamIn_V_V_0_state == 2'd3)) | ((xStreamIn_V_V_0_state == 2'd1) & (xStreamIn_V_V_0_ack_out == 1'b1)) | ((xStreamIn_V_V_0_state == 2'd2) & (xStreamIn_V_V_0_vld_in == 1'b1)))) begin
            xStreamIn_V_V_0_state <= 2'd3;
        end else begin
            xStreamIn_V_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        yStreamIn_V_V_0_sel_rd <= 1'b0;
    end else begin
        if (((yStreamIn_V_V_0_ack_out == 1'b1) & (yStreamIn_V_V_0_vld_out == 1'b1))) begin
            yStreamIn_V_V_0_sel_rd <= ~yStreamIn_V_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        yStreamIn_V_V_0_sel_wr <= 1'b0;
    end else begin
        if (((yStreamIn_V_V_0_ack_in == 1'b1) & (yStreamIn_V_V_0_vld_in == 1'b1))) begin
            yStreamIn_V_V_0_sel_wr <= ~yStreamIn_V_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        yStreamIn_V_V_0_state <= 2'd0;
    end else begin
        if ((((yStreamIn_V_V_0_state == 2'd2) & (yStreamIn_V_V_0_vld_in == 1'b0)) | ((yStreamIn_V_V_0_state == 2'd3) & (yStreamIn_V_V_0_vld_in == 1'b0) & (yStreamIn_V_V_0_ack_out == 1'b1)))) begin
            yStreamIn_V_V_0_state <= 2'd2;
        end else if ((((yStreamIn_V_V_0_state == 2'd1) & (yStreamIn_V_V_0_ack_out == 1'b0)) | ((yStreamIn_V_V_0_state == 2'd3) & (yStreamIn_V_V_0_ack_out == 1'b0) & (yStreamIn_V_V_0_vld_in == 1'b1)))) begin
            yStreamIn_V_V_0_state <= 2'd1;
        end else if (((~((yStreamIn_V_V_0_vld_in == 1'b0) & (yStreamIn_V_V_0_ack_out == 1'b1)) & ~((yStreamIn_V_V_0_ack_out == 1'b0) & (yStreamIn_V_V_0_vld_in == 1'b1)) & (yStreamIn_V_V_0_state == 2'd3)) | ((yStreamIn_V_V_0_state == 2'd1) & (yStreamIn_V_V_0_ack_out == 1'b1)) | ((yStreamIn_V_V_0_state == 2'd2) & (yStreamIn_V_V_0_vld_in == 1'b1)))) begin
            yStreamIn_V_V_0_state <= 2'd3;
        end else begin
            yStreamIn_V_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((tmp_i_i_fu_1235_p2 == 1'd1) | (areaCountExceeded_V_s_load_fu_1210_p1 == 1'd1)))) begin
        areaX_i_i_reg_1142 <= 6'd0;
    end else if (((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        areaX_i_i_reg_1142 <= areaX_fu_1268_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ((tmp_i_i_reg_1601 == 1'd1) | (areaCountExceeded_V_s_reg_1592 == 1'd1)))) begin
        tmp_V_17_reg_1153 <= tmp_34_i_i_reg_1605;
    end else if (((tmp_i_i_fu_1235_p2 == 1'd0) & (areaCountExceeded_V_s_load_fu_1210_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_V_17_reg_1153 <= sliceIdxReg_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        areaCountExceeded_V <= rev_fu_1435_p2;
        inEventsNum <= glStatus_inEventsNum_fu_1533_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        areaCountExceeded_V_s_reg_1592 <= areaCountExceeded_V;
        glSFASTAreaCntThr_lo_reg_1586 <= glSFASTAreaCntThr;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_0_addr_1_reg_1618 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_10_add_1_reg_1678 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_11_add_1_reg_1684 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_12_add_1_reg_1690 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_13_add_1_reg_1696 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_14_add_1_reg_1702 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_15_add_1_reg_1708 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_16_add_1_reg_1714 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_17_add_1_reg_1720 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_18_add_1_reg_1726 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_19_add_1_reg_1732 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_1_addr_1_reg_1624 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_20_add_1_reg_1738 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_21_add_1_reg_1744 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_22_add_1_reg_1750 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_23_add_1_reg_1756 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_24_add_1_reg_1762 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_25_add_1_reg_1768 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_26_add_1_reg_1774 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_27_add_1_reg_1780 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_28_add_1_reg_1786 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_29_add_1_reg_1792 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_2_addr_1_reg_1630 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_30_add_1_reg_1798 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_31_add_1_reg_1804 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_3_addr_1_reg_1636 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_4_addr_1_reg_1642 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_5_addr_1_reg_1648 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_6_addr_1_reg_1654 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_7_addr_1_reg_1660 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_8_addr_1_reg_1666 <= tmp_37_i_i_fu_1310_p1;
        areaEventRegs_9_addr_1_reg_1672 <= tmp_37_i_i_fu_1310_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        c_1_reg_1814 <= c_1_fu_1425_p2;
        r_V_11_t_i_i_reg_1810 <= {{tmp_V_19_reg_1563[8:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((tmp_i_i_fu_1235_p2 == 1'd1) | (areaCountExceeded_V_s_load_fu_1210_p1 == 1'd1)))) begin
        currentTsHW <= tmp_147_fu_1253_p1;
        sliceIdxReg_V <= tmp_34_i_i_fu_1241_p2;
        tmp_34_i_i_reg_1605 <= tmp_34_i_i_fu_1241_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((xStreamIn_V_V_0_vld_out == 1'b0) | (tsStreamIn_V_V_0_vld_out == 1'b0) | (polStreamIn_V_V_0_vld_out == 1'b0) | (yStreamIn_V_V_0_vld_out == 1'b0)) & (tmp_146_reg_1551 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        glSFASTAreaCntThr <= {{p_Val2_s_reg_1546[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((glConfig_V_out_full_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_s_reg_1546 <= glConfig_V_dout;
        tmp_146_reg_1551 <= glConfig_V_dout[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((polStreamIn_V_V_0_load_A == 1'b1)) begin
        polStreamIn_V_V_0_payload_A <= polStreamIn_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((polStreamIn_V_V_0_load_B == 1'b1)) begin
        polStreamIn_V_V_0_payload_B <= polStreamIn_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((xStreamIn_V_V_0_vld_out == 1'b0) | (tsStreamIn_V_V_0_vld_out == 1'b0) | (polStreamIn_V_V_0_vld_out == 1'b0) | (yStreamIn_V_V_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_V_15_reg_1580 <= tmp_V_15_fu_1181_p1;
        tmp_V_18_reg_1555 <= xStreamIn_V_V_0_data_out;
        tmp_V_19_reg_1563 <= yStreamIn_V_V_0_data_out;
        tmp_V_20_reg_1572 <= tsStreamIn_V_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((areaCountExceeded_V_s_load_fu_1210_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_i_i_reg_1601 <= tmp_i_i_fu_1235_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((tsStreamIn_V_V_0_load_A == 1'b1)) begin
        tsStreamIn_V_V_0_payload_A <= tsStreamIn_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((tsStreamIn_V_V_0_load_B == 1'b1)) begin
        tsStreamIn_V_V_0_payload_B <= tsStreamIn_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((xStreamIn_V_V_0_load_A == 1'b1)) begin
        xStreamIn_V_V_0_payload_A <= xStreamIn_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((xStreamIn_V_V_0_load_B == 1'b1)) begin
        xStreamIn_V_V_0_payload_B <= xStreamIn_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((yStreamIn_V_V_0_load_A == 1'b1)) begin
        yStreamIn_V_V_0_payload_A <= yStreamIn_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((yStreamIn_V_V_0_load_B == 1'b1)) begin
        yStreamIn_V_V_0_payload_B <= yStreamIn_V_V_TDATA;
    end
end

always @ (*) begin
    if ((~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_0_address1 = areaEventRegs_0_addr_1_reg_1618;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_0_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_0_ce0 = 1'b1;
    end else begin
        areaEventRegs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_0_ce1 = 1'b1;
    end else begin
        areaEventRegs_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_0_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_0_d1 = 16'd0;
    end else begin
        areaEventRegs_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_0_we1 = 1'b1;
    end else begin
        areaEventRegs_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_10_address1 = areaEventRegs_10_add_1_reg_1678;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_10_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_10_ce0 = 1'b1;
    end else begin
        areaEventRegs_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_10_ce1 = 1'b1;
    end else begin
        areaEventRegs_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_10_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_10_d1 = 16'd0;
    end else begin
        areaEventRegs_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd10) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_10_we1 = 1'b1;
    end else begin
        areaEventRegs_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_11_address1 = areaEventRegs_11_add_1_reg_1684;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_11_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_11_ce0 = 1'b1;
    end else begin
        areaEventRegs_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_11_ce1 = 1'b1;
    end else begin
        areaEventRegs_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_11_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_11_d1 = 16'd0;
    end else begin
        areaEventRegs_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd11) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_11_we1 = 1'b1;
    end else begin
        areaEventRegs_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_12_address1 = areaEventRegs_12_add_1_reg_1690;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_12_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_12_ce0 = 1'b1;
    end else begin
        areaEventRegs_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_12_ce1 = 1'b1;
    end else begin
        areaEventRegs_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_12_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_12_d1 = 16'd0;
    end else begin
        areaEventRegs_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd12) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_12_we1 = 1'b1;
    end else begin
        areaEventRegs_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_13_address1 = areaEventRegs_13_add_1_reg_1696;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_13_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_13_ce0 = 1'b1;
    end else begin
        areaEventRegs_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_13_ce1 = 1'b1;
    end else begin
        areaEventRegs_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_13_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_13_d1 = 16'd0;
    end else begin
        areaEventRegs_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd13) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_13_we1 = 1'b1;
    end else begin
        areaEventRegs_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_14_address1 = areaEventRegs_14_add_1_reg_1702;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_14_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_14_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_14_ce0 = 1'b1;
    end else begin
        areaEventRegs_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_14_ce1 = 1'b1;
    end else begin
        areaEventRegs_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_14_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_14_d1 = 16'd0;
    end else begin
        areaEventRegs_14_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd14) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_14_we1 = 1'b1;
    end else begin
        areaEventRegs_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_15_address1 = areaEventRegs_15_add_1_reg_1708;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_15_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_15_ce0 = 1'b1;
    end else begin
        areaEventRegs_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_15_ce1 = 1'b1;
    end else begin
        areaEventRegs_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_15_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_15_d1 = 16'd0;
    end else begin
        areaEventRegs_15_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd15) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_15_we1 = 1'b1;
    end else begin
        areaEventRegs_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_16_address1 = areaEventRegs_16_add_1_reg_1714;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_16_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_16_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_16_ce0 = 1'b1;
    end else begin
        areaEventRegs_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_16_ce1 = 1'b1;
    end else begin
        areaEventRegs_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_16_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_16_d1 = 16'd0;
    end else begin
        areaEventRegs_16_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd16) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_16_we1 = 1'b1;
    end else begin
        areaEventRegs_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_17_address1 = areaEventRegs_17_add_1_reg_1720;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_17_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_17_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_17_ce0 = 1'b1;
    end else begin
        areaEventRegs_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_17_ce1 = 1'b1;
    end else begin
        areaEventRegs_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_17_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_17_d1 = 16'd0;
    end else begin
        areaEventRegs_17_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd17) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_17_we1 = 1'b1;
    end else begin
        areaEventRegs_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_18_address1 = areaEventRegs_18_add_1_reg_1726;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_18_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_18_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_18_ce0 = 1'b1;
    end else begin
        areaEventRegs_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_18_ce1 = 1'b1;
    end else begin
        areaEventRegs_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_18_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_18_d1 = 16'd0;
    end else begin
        areaEventRegs_18_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd18) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_18_we1 = 1'b1;
    end else begin
        areaEventRegs_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_19_address1 = areaEventRegs_19_add_1_reg_1732;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_19_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_19_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_19_ce0 = 1'b1;
    end else begin
        areaEventRegs_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_19_ce1 = 1'b1;
    end else begin
        areaEventRegs_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_19_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_19_d1 = 16'd0;
    end else begin
        areaEventRegs_19_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd19) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_19_we1 = 1'b1;
    end else begin
        areaEventRegs_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_1_address1 = areaEventRegs_1_addr_1_reg_1624;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_1_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_1_ce0 = 1'b1;
    end else begin
        areaEventRegs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_1_ce1 = 1'b1;
    end else begin
        areaEventRegs_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_1_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_1_d1 = 16'd0;
    end else begin
        areaEventRegs_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd1) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_1_we1 = 1'b1;
    end else begin
        areaEventRegs_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_20_address1 = areaEventRegs_20_add_1_reg_1738;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_20_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_20_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_20_ce0 = 1'b1;
    end else begin
        areaEventRegs_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_20_ce1 = 1'b1;
    end else begin
        areaEventRegs_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_20_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_20_d1 = 16'd0;
    end else begin
        areaEventRegs_20_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd20) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_20_we1 = 1'b1;
    end else begin
        areaEventRegs_20_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_21_address1 = areaEventRegs_21_add_1_reg_1744;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_21_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_21_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_21_ce0 = 1'b1;
    end else begin
        areaEventRegs_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_21_ce1 = 1'b1;
    end else begin
        areaEventRegs_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_21_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_21_d1 = 16'd0;
    end else begin
        areaEventRegs_21_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd21) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_21_we1 = 1'b1;
    end else begin
        areaEventRegs_21_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_22_address1 = areaEventRegs_22_add_1_reg_1750;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_22_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_22_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_22_ce0 = 1'b1;
    end else begin
        areaEventRegs_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_22_ce1 = 1'b1;
    end else begin
        areaEventRegs_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_22_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_22_d1 = 16'd0;
    end else begin
        areaEventRegs_22_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd22) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_22_we1 = 1'b1;
    end else begin
        areaEventRegs_22_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_23_address1 = areaEventRegs_23_add_1_reg_1756;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_23_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_23_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_23_ce0 = 1'b1;
    end else begin
        areaEventRegs_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_23_ce1 = 1'b1;
    end else begin
        areaEventRegs_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_23_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_23_d1 = 16'd0;
    end else begin
        areaEventRegs_23_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd23) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_23_we1 = 1'b1;
    end else begin
        areaEventRegs_23_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_24_address1 = areaEventRegs_24_add_1_reg_1762;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_24_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_24_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_24_ce0 = 1'b1;
    end else begin
        areaEventRegs_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_24_ce1 = 1'b1;
    end else begin
        areaEventRegs_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_24_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_24_d1 = 16'd0;
    end else begin
        areaEventRegs_24_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd24) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_24_we1 = 1'b1;
    end else begin
        areaEventRegs_24_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_25_address1 = areaEventRegs_25_add_1_reg_1768;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_25_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_25_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_25_ce0 = 1'b1;
    end else begin
        areaEventRegs_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_25_ce1 = 1'b1;
    end else begin
        areaEventRegs_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_25_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_25_d1 = 16'd0;
    end else begin
        areaEventRegs_25_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd25) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_25_we1 = 1'b1;
    end else begin
        areaEventRegs_25_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_26_address1 = areaEventRegs_26_add_1_reg_1774;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_26_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_26_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_26_ce0 = 1'b1;
    end else begin
        areaEventRegs_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_26_ce1 = 1'b1;
    end else begin
        areaEventRegs_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_26_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_26_d1 = 16'd0;
    end else begin
        areaEventRegs_26_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd26) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_26_we1 = 1'b1;
    end else begin
        areaEventRegs_26_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_27_address1 = areaEventRegs_27_add_1_reg_1780;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_27_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_27_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_27_ce0 = 1'b1;
    end else begin
        areaEventRegs_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_27_ce1 = 1'b1;
    end else begin
        areaEventRegs_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_27_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_27_d1 = 16'd0;
    end else begin
        areaEventRegs_27_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd27) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_27_we1 = 1'b1;
    end else begin
        areaEventRegs_27_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_28_address1 = areaEventRegs_28_add_1_reg_1786;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_28_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_28_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_28_ce0 = 1'b1;
    end else begin
        areaEventRegs_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_28_ce1 = 1'b1;
    end else begin
        areaEventRegs_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_28_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_28_d1 = 16'd0;
    end else begin
        areaEventRegs_28_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd28) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_28_we1 = 1'b1;
    end else begin
        areaEventRegs_28_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_29_address1 = areaEventRegs_29_add_1_reg_1792;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_29_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_29_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_29_ce0 = 1'b1;
    end else begin
        areaEventRegs_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_29_ce1 = 1'b1;
    end else begin
        areaEventRegs_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_29_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_29_d1 = 16'd0;
    end else begin
        areaEventRegs_29_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd29) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_29_we1 = 1'b1;
    end else begin
        areaEventRegs_29_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_2_address1 = areaEventRegs_2_addr_1_reg_1630;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_2_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_2_ce0 = 1'b1;
    end else begin
        areaEventRegs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_2_ce1 = 1'b1;
    end else begin
        areaEventRegs_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_2_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_2_d1 = 16'd0;
    end else begin
        areaEventRegs_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd2) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_2_we1 = 1'b1;
    end else begin
        areaEventRegs_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_30_address1 = areaEventRegs_30_add_1_reg_1798;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_30_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_30_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_30_ce0 = 1'b1;
    end else begin
        areaEventRegs_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_30_ce1 = 1'b1;
    end else begin
        areaEventRegs_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_30_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_30_d1 = 16'd0;
    end else begin
        areaEventRegs_30_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd30) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_30_we1 = 1'b1;
    end else begin
        areaEventRegs_30_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_31_address1 = areaEventRegs_31_add_1_reg_1804;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_31_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_31_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_31_ce0 = 1'b1;
    end else begin
        areaEventRegs_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_31_ce1 = 1'b1;
    end else begin
        areaEventRegs_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_31_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_31_d1 = 16'd0;
    end else begin
        areaEventRegs_31_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd31) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_31_we1 = 1'b1;
    end else begin
        areaEventRegs_31_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_3_address1 = areaEventRegs_3_addr_1_reg_1636;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_3_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_3_ce0 = 1'b1;
    end else begin
        areaEventRegs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_3_ce1 = 1'b1;
    end else begin
        areaEventRegs_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_3_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_3_d1 = 16'd0;
    end else begin
        areaEventRegs_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd3) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_3_we1 = 1'b1;
    end else begin
        areaEventRegs_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_4_address1 = areaEventRegs_4_addr_1_reg_1642;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_4_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_4_ce0 = 1'b1;
    end else begin
        areaEventRegs_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_4_ce1 = 1'b1;
    end else begin
        areaEventRegs_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_4_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_4_d1 = 16'd0;
    end else begin
        areaEventRegs_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd4) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_4_we1 = 1'b1;
    end else begin
        areaEventRegs_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_5_address1 = areaEventRegs_5_addr_1_reg_1648;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_5_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_5_ce0 = 1'b1;
    end else begin
        areaEventRegs_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_5_ce1 = 1'b1;
    end else begin
        areaEventRegs_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_5_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_5_d1 = 16'd0;
    end else begin
        areaEventRegs_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd5) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_5_we1 = 1'b1;
    end else begin
        areaEventRegs_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_6_address1 = areaEventRegs_6_addr_1_reg_1654;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_6_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_6_ce0 = 1'b1;
    end else begin
        areaEventRegs_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_6_ce1 = 1'b1;
    end else begin
        areaEventRegs_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_6_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_6_d1 = 16'd0;
    end else begin
        areaEventRegs_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd6) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_6_we1 = 1'b1;
    end else begin
        areaEventRegs_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_7_address1 = areaEventRegs_7_addr_1_reg_1660;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_7_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_7_ce0 = 1'b1;
    end else begin
        areaEventRegs_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_7_ce1 = 1'b1;
    end else begin
        areaEventRegs_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_7_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_7_d1 = 16'd0;
    end else begin
        areaEventRegs_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd7) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_7_we1 = 1'b1;
    end else begin
        areaEventRegs_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_8_address1 = areaEventRegs_8_addr_1_reg_1666;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_8_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_8_ce0 = 1'b1;
    end else begin
        areaEventRegs_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_8_ce1 = 1'b1;
    end else begin
        areaEventRegs_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_8_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_8_d1 = 16'd0;
    end else begin
        areaEventRegs_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd8) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_8_we1 = 1'b1;
    end else begin
        areaEventRegs_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_9_address1 = areaEventRegs_9_addr_1_reg_1672;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_9_address1 = tmp_38_i_i_fu_1274_p1;
    end else begin
        areaEventRegs_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        areaEventRegs_9_ce0 = 1'b1;
    end else begin
        areaEventRegs_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_9_ce1 = 1'b1;
    end else begin
        areaEventRegs_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        areaEventRegs_9_d1 = c_1_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        areaEventRegs_9_d1 = 16'd0;
    end else begin
        areaEventRegs_9_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (r_V_11_t_i_i_reg_1810 == 5'd9) & (1'b1 == ap_CS_fsm_state7)))) begin
        areaEventRegs_9_we1 = 1'b1;
    end else begin
        areaEventRegs_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        glConfig_V_blk_n = glConfig_V_empty_n;
    end else begin
        glConfig_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        glConfig_V_out_blk_n = glConfig_V_out_full_n;
    end else begin
        glConfig_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((glConfig_V_out_full_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        glConfig_V_out_write = 1'b1;
    end else begin
        glConfig_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((glConfig_V_out_full_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        glConfig_V_read = 1'b1;
    end else begin
        glConfig_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        glStatus_currentAreaCntThr_out_blk_n = glStatus_currentAreaCntThr_out_full_n;
    end else begin
        glStatus_currentAreaCntThr_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        glStatus_currentAreaCntThr_out_write = 1'b1;
    end else begin
        glStatus_currentAreaCntThr_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        glStatus_inEventsNum_out_blk_n = glStatus_inEventsNum_out_full_n;
    end else begin
        glStatus_inEventsNum_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        glStatus_inEventsNum_out_write = 1'b1;
    end else begin
        glStatus_inEventsNum_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        idxStreamOut_V_V_blk_n = idxStreamOut_V_V_full_n;
    end else begin
        idxStreamOut_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        idxStreamOut_V_V_write = 1'b1;
    end else begin
        idxStreamOut_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        packetEventDataStrea_blk_n = packetEventDataStrea_full_n;
    end else begin
        packetEventDataStrea_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        packetEventDataStrea_write = 1'b1;
    end else begin
        packetEventDataStrea_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((xStreamIn_V_V_0_vld_out == 1'b0) | (tsStreamIn_V_V_0_vld_out == 1'b0) | (polStreamIn_V_V_0_vld_out == 1'b0) | (yStreamIn_V_V_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        polStreamIn_V_V_0_ack_out = 1'b1;
    end else begin
        polStreamIn_V_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((polStreamIn_V_V_0_sel == 1'b1)) begin
        polStreamIn_V_V_0_data_out = polStreamIn_V_V_0_payload_B;
    end else begin
        polStreamIn_V_V_0_data_out = polStreamIn_V_V_0_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        polStreamIn_V_V_TDATA_blk_n = polStreamIn_V_V_0_state[1'd0];
    end else begin
        polStreamIn_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        polStreamOut_V_V_blk_n = polStreamOut_V_V_full_n;
    end else begin
        polStreamOut_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        polStreamOut_V_V_write = 1'b1;
    end else begin
        polStreamOut_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((xStreamIn_V_V_0_vld_out == 1'b0) | (tsStreamIn_V_V_0_vld_out == 1'b0) | (polStreamIn_V_V_0_vld_out == 1'b0) | (yStreamIn_V_V_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        tsStreamIn_V_V_0_ack_out = 1'b1;
    end else begin
        tsStreamIn_V_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((tsStreamIn_V_V_0_sel == 1'b1)) begin
        tsStreamIn_V_V_0_data_out = tsStreamIn_V_V_0_payload_B;
    end else begin
        tsStreamIn_V_V_0_data_out = tsStreamIn_V_V_0_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tsStreamIn_V_V_TDATA_blk_n = tsStreamIn_V_V_0_state[1'd0];
    end else begin
        tsStreamIn_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tsStreamOut_V_V_blk_n = tsStreamOut_V_V_full_n;
    end else begin
        tsStreamOut_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        tsStreamOut_V_V_write = 1'b1;
    end else begin
        tsStreamOut_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((xStreamIn_V_V_0_vld_out == 1'b0) | (tsStreamIn_V_V_0_vld_out == 1'b0) | (polStreamIn_V_V_0_vld_out == 1'b0) | (yStreamIn_V_V_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        xStreamIn_V_V_0_ack_out = 1'b1;
    end else begin
        xStreamIn_V_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((xStreamIn_V_V_0_sel == 1'b1)) begin
        xStreamIn_V_V_0_data_out = xStreamIn_V_V_0_payload_B;
    end else begin
        xStreamIn_V_V_0_data_out = xStreamIn_V_V_0_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        xStreamIn_V_V_TDATA_blk_n = xStreamIn_V_V_0_state[1'd0];
    end else begin
        xStreamIn_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        xStreamOut_V_V_blk_n = xStreamOut_V_V_full_n;
    end else begin
        xStreamOut_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        xStreamOut_V_V_write = 1'b1;
    end else begin
        xStreamOut_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((xStreamIn_V_V_0_vld_out == 1'b0) | (tsStreamIn_V_V_0_vld_out == 1'b0) | (polStreamIn_V_V_0_vld_out == 1'b0) | (yStreamIn_V_V_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        yStreamIn_V_V_0_ack_out = 1'b1;
    end else begin
        yStreamIn_V_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((yStreamIn_V_V_0_sel == 1'b1)) begin
        yStreamIn_V_V_0_data_out = yStreamIn_V_V_0_payload_B;
    end else begin
        yStreamIn_V_V_0_data_out = yStreamIn_V_V_0_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        yStreamIn_V_V_TDATA_blk_n = yStreamIn_V_V_0_state[1'd0];
    end else begin
        yStreamIn_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        yStreamOut_V_V_blk_n = yStreamOut_V_V_full_n;
    end else begin
        yStreamOut_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        yStreamOut_V_V_write = 1'b1;
    end else begin
        yStreamOut_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((glConfig_V_out_full_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((xStreamIn_V_V_0_vld_out == 1'b0) | (tsStreamIn_V_V_0_vld_out == 1'b0) | (polStreamIn_V_V_0_vld_out == 1'b0) | (yStreamIn_V_V_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((tmp_i_i_fu_1235_p2 == 1'd1) | (areaCountExceeded_V_s_load_fu_1210_p1 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((exitcond1_i_i_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if ((~((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((glConfig_V_out_full_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2 = ((xStreamIn_V_V_0_vld_out == 1'b0) | (tsStreamIn_V_V_0_vld_out == 1'b0) | (polStreamIn_V_V_0_vld_out == 1'b0) | (yStreamIn_V_V_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((glStatus_inEventsNum_out_full_n == 1'b0) | (glStatus_currentAreaCntThr_out_full_n == 1'b0) | (packetEventDataStrea_full_n == 1'b0) | (tsStreamOut_V_V_full_n == 1'b0) | (idxStreamOut_V_V_full_n == 1'b0) | (polStreamOut_V_V_full_n == 1'b0) | (yStreamOut_V_V_full_n == 1'b0) | (xStreamOut_V_V_full_n == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign areaCountExceeded_V_s_load_fu_1210_p1 = areaCountExceeded_V;

assign areaEventRegs_0_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_10_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_11_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_12_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_13_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_14_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_15_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_16_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_17_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_18_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_19_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_1_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_20_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_21_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_22_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_23_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_24_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_25_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_26_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_27_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_28_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_29_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_2_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_30_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_31_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_3_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_4_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_5_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_6_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_7_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_8_address0 = tmp_37_i_i_fu_1310_p1;

assign areaEventRegs_9_address0 = tmp_37_i_i_fu_1310_p1;

assign areaX_fu_1268_p2 = (areaX_i_i_reg_1142 + 6'd1);

assign c_1_fu_1425_p2 = (c_fu_1355_p34 + 16'd1);

assign c_fu_1355_p33 = {{tmp_V_19_reg_1563[8:4]}};

assign exitcond1_i_i_fu_1262_p2 = ((areaX_i_i_reg_1142 == 6'd32) ? 1'b1 : 1'b0);

assign glConfig_V_out_din = glConfig_V_dout;

assign glStatus_currentAreaCntThr_out_din = glSFASTAreaCntThr_lo_reg_1586;

assign glStatus_inEventsNum_fu_1533_p2 = (64'd1 + inEventsNum);

assign glStatus_inEventsNum_out_din = (64'd1 + inEventsNum);

assign grp_fu_1164_p4 = {{tmp_V_18_reg_1555[15:4]}};

assign icmp1_fu_1480_p2 = ((tmp_150_fu_1471_p4 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1460_p2 = ((grp_fu_1164_p4 == 12'd0) ? 1'b1 : 1'b0);

assign idxStreamOut_V_V_din = tmp_V_17_reg_1153;

assign lhs_V_fu_1222_p1 = tmp_V_20_reg_1572;

assign or_cond2_i_i_fu_1503_p2 = (tmp_fu_1491_p2 | tmp5_fu_1497_p2);

assign packetEventDataStrea_din = {{{{tmp_148_fu_1447_p1}, {tmp_V_15_reg_1580}}, {tmp_V_19_reg_1563}}, {tmp_V_18_reg_1555}};

assign phitmp1_i_i_fu_1466_p2 = ((tmp_V_18_reg_1555 > 16'd327) ? 1'b1 : 1'b0);

assign phitmp3_i_i_fu_1486_p2 = ((tmp_V_19_reg_1563 > 16'd243) ? 1'b1 : 1'b0);

assign polStreamIn_V_V_0_ack_in = polStreamIn_V_V_0_state[1'd1];

assign polStreamIn_V_V_0_load_A = (polStreamIn_V_V_0_state_cmp_full & ~polStreamIn_V_V_0_sel_wr);

assign polStreamIn_V_V_0_load_B = (polStreamIn_V_V_0_state_cmp_full & polStreamIn_V_V_0_sel_wr);

assign polStreamIn_V_V_0_sel = polStreamIn_V_V_0_sel_rd;

assign polStreamIn_V_V_0_state_cmp_full = ((polStreamIn_V_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign polStreamIn_V_V_0_vld_in = polStreamIn_V_V_TVALID;

assign polStreamIn_V_V_0_vld_out = polStreamIn_V_V_0_state[1'd0];

assign polStreamIn_V_V_TREADY = polStreamIn_V_V_0_state[1'd1];

assign polStreamOut_V_V_din = tmp_V_15_reg_1580;

assign r_V_fu_1229_p2 = (lhs_V_fu_1222_p1 - rhs_V_fu_1225_p1);

assign rev_fu_1435_p2 = (ult_fu_1431_p2 ^ 1'd1);

assign rhs_V_fu_1225_p1 = currentTsHW;

assign start_out = real_start;

assign tmp5_fu_1497_p2 = (phitmp3_i_i_fu_1486_p2 | icmp1_fu_1480_p2);

assign tmp_147_fu_1253_p1 = tmp_V_20_reg_1572[31:0];

assign tmp_148_fu_1447_p1 = tmp_V_20_reg_1572[62:0];

assign tmp_150_fu_1471_p4 = {{tmp_V_19_reg_1563[15:4]}};

assign tmp_151_fu_1509_p1 = tmp_V_20_reg_1572[31:0];

assign tmp_34_i_i_fu_1241_p2 = (2'd3 + sliceIdxReg_V);

assign tmp_37_i_i_fu_1310_p1 = grp_fu_1164_p4;

assign tmp_38_i_i_fu_1274_p1 = areaX_i_i_reg_1142;

assign tmp_V_15_fu_1181_p1 = polStreamIn_V_V_0_data_out[0:0];

assign tmp_fu_1491_p2 = (phitmp1_i_i_fu_1466_p2 | icmp_fu_1460_p2);

assign tmp_i_i_fu_1235_p2 = (($signed(r_V_fu_1229_p2) > $signed(65'd299999)) ? 1'b1 : 1'b0);

assign tsStreamIn_V_V_0_ack_in = tsStreamIn_V_V_0_state[1'd1];

assign tsStreamIn_V_V_0_load_A = (tsStreamIn_V_V_0_state_cmp_full & ~tsStreamIn_V_V_0_sel_wr);

assign tsStreamIn_V_V_0_load_B = (tsStreamIn_V_V_0_state_cmp_full & tsStreamIn_V_V_0_sel_wr);

assign tsStreamIn_V_V_0_sel = tsStreamIn_V_V_0_sel_rd;

assign tsStreamIn_V_V_0_state_cmp_full = ((tsStreamIn_V_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign tsStreamIn_V_V_0_vld_in = tsStreamIn_V_V_TVALID;

assign tsStreamIn_V_V_0_vld_out = tsStreamIn_V_V_0_state[1'd0];

assign tsStreamIn_V_V_TREADY = tsStreamIn_V_V_0_state[1'd1];

assign tsStreamOut_V_V_din = ((or_cond2_i_i_fu_1503_p2[0:0] === 1'b1) ? 32'd0 : tmp_151_fu_1509_p1);

assign ult_fu_1431_p2 = ((c_1_reg_1814 < glSFASTAreaCntThr_lo_reg_1586) ? 1'b1 : 1'b0);

assign xStreamIn_V_V_0_ack_in = xStreamIn_V_V_0_state[1'd1];

assign xStreamIn_V_V_0_load_A = (xStreamIn_V_V_0_state_cmp_full & ~xStreamIn_V_V_0_sel_wr);

assign xStreamIn_V_V_0_load_B = (xStreamIn_V_V_0_state_cmp_full & xStreamIn_V_V_0_sel_wr);

assign xStreamIn_V_V_0_sel = xStreamIn_V_V_0_sel_rd;

assign xStreamIn_V_V_0_state_cmp_full = ((xStreamIn_V_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign xStreamIn_V_V_0_vld_in = xStreamIn_V_V_TVALID;

assign xStreamIn_V_V_0_vld_out = xStreamIn_V_V_0_state[1'd0];

assign xStreamIn_V_V_TREADY = xStreamIn_V_V_0_state[1'd1];

assign xStreamOut_V_V_din = tmp_V_18_reg_1555[9:0];

assign yStreamIn_V_V_0_ack_in = yStreamIn_V_V_0_state[1'd1];

assign yStreamIn_V_V_0_load_A = (yStreamIn_V_V_0_state_cmp_full & ~yStreamIn_V_V_0_sel_wr);

assign yStreamIn_V_V_0_load_B = (yStreamIn_V_V_0_state_cmp_full & yStreamIn_V_V_0_sel_wr);

assign yStreamIn_V_V_0_sel = yStreamIn_V_V_0_sel_rd;

assign yStreamIn_V_V_0_state_cmp_full = ((yStreamIn_V_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign yStreamIn_V_V_0_vld_in = yStreamIn_V_V_TVALID;

assign yStreamIn_V_V_0_vld_out = yStreamIn_V_V_0_state[1'd0];

assign yStreamIn_V_V_TREADY = yStreamIn_V_V_0_state[1'd1];

assign yStreamOut_V_V_din = tmp_V_19_reg_1563[9:0];

endmodule //preProcessStream
