module top_module(
	output reg out);

	always @(posedge clock) begin
		out <= 0;
	end
	
endmodule
