# TCL File Generated by Component Editor 16.1
# Wed May 17 14:12:10 CEST 2017
# DO NOT MODIFY


# 
# cam_detect "cam_detect1" v1.0
#  2017.05.17.14:12:10
# Camera detectie system
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module cam_detect
# 
set_module_property DESCRIPTION "Camera detectie system"
set_module_property NAME cam_detect
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP WijAlsStudenten
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME cam_detect1
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL cam_detect
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file cam_detect.vhd VHDL PATH ../../../../../NIOS-System/cam_detect.vhd TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL cam_detect
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file cam_detect.vhd VHDL PATH ../../../../../NIOS-System/cam_detect.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clk
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point avalon_streaming_sink
# 
add_interface avalon_streaming_sink avalon_streaming end
set_interface_property avalon_streaming_sink associatedClock clk
set_interface_property avalon_streaming_sink associatedReset reset
set_interface_property avalon_streaming_sink dataBitsPerSymbol 8
set_interface_property avalon_streaming_sink errorDescriptor ""
set_interface_property avalon_streaming_sink firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_sink maxChannel 0
set_interface_property avalon_streaming_sink readyLatency 0
set_interface_property avalon_streaming_sink ENABLED true
set_interface_property avalon_streaming_sink EXPORT_OF ""
set_interface_property avalon_streaming_sink PORT_NAME_MAP ""
set_interface_property avalon_streaming_sink CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_sink SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_sink valid valid Input 1
add_interface_port avalon_streaming_sink startofpacket startofpacket Input 1
add_interface_port avalon_streaming_sink endofpacket endofpacket Input 1
add_interface_port avalon_streaming_sink data data Input 24


# 
# connection point clk
# 
add_interface clk clock end
set_interface_property clk clockRate 0
set_interface_property clk ENABLED true
set_interface_property clk EXPORT_OF ""
set_interface_property clk PORT_NAME_MAP ""
set_interface_property clk CMSIS_SVD_VARIABLES ""
set_interface_property clk SVD_ADDRESS_GROUP ""

add_interface_port clk clk clk Input 1


# 
# connection point camera_slave
# 
add_interface camera_slave avalon end
set_interface_property camera_slave addressUnits WORDS
set_interface_property camera_slave associatedClock clk
set_interface_property camera_slave associatedReset reset
set_interface_property camera_slave bitsPerSymbol 8
set_interface_property camera_slave burstOnBurstBoundariesOnly false
set_interface_property camera_slave burstcountUnits WORDS
set_interface_property camera_slave explicitAddressSpan 0
set_interface_property camera_slave holdTime 0
set_interface_property camera_slave linewrapBursts false
set_interface_property camera_slave maximumPendingReadTransactions 0
set_interface_property camera_slave maximumPendingWriteTransactions 0
set_interface_property camera_slave readLatency 0
set_interface_property camera_slave readWaitTime 1
set_interface_property camera_slave setupTime 0
set_interface_property camera_slave timingUnits Cycles
set_interface_property camera_slave writeWaitTime 0
set_interface_property camera_slave ENABLED true
set_interface_property camera_slave EXPORT_OF ""
set_interface_property camera_slave PORT_NAME_MAP ""
set_interface_property camera_slave CMSIS_SVD_VARIABLES ""
set_interface_property camera_slave SVD_ADDRESS_GROUP ""

add_interface_port camera_slave xyData readdata Output 32
set_interface_assignment camera_slave embeddedsw.configuration.isFlash 0
set_interface_assignment camera_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment camera_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment camera_slave embeddedsw.configuration.isPrintableDevice 0

