{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A_DRAM": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_A",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "C_DRAM": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_C",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_unroll -tripcount_threshold=0",
      "config_compile -pipeline_loops=0",
      "config_compile -complex-mul-dsp=0",
      "config_export -flow=impl",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "43557",
    "Latency": "43556"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114463762",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_A_1_46_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_1_47_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_1_48_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_buf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_local_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_m_axi.vhd",
      "impl\/vhdl\/top_kernel_C_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_C_m_axi.vhd",
      "impl\/vhdl\/top_kernel_col_sums_8_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_col_sums_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_control_s_axi.vhd",
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_17s_24s_41_1_1.vhd",
      "impl\/vhdl\/top_kernel_mul_24s_17s_41_1_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_38ns_24s_38_42_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_38ns_24s_38_42_seq_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_2_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_3_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_4_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_4_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_129_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Outline_VITIS_LOOP_118_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_32_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_34_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_65_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_66_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_97_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_100_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_104_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_106_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_107_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_114_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_116_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_119_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_122_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_122_51.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_123_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_125_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_127_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_130_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_130_62.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_132_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_133_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_138_7_VITIS_LOOP_139_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_140_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_141_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_156_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_156_103.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_A_1_46_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_1_47_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_1_48_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_buf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_local_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_m_axi.v",
      "impl\/verilog\/top_kernel_C_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_C_m_axi.v",
      "impl\/verilog\/top_kernel_col_sums_8_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_col_sums_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_control_s_axi.v",
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_17s_24s_41_1_1.v",
      "impl\/verilog\/top_kernel_mul_24s_17s_41_1_1.v",
      "impl\/verilog\/top_kernel_power.xpe",
      "impl\/verilog\/top_kernel_sdiv_38ns_24s_38_42_1.v",
      "impl\/verilog\/top_kernel_sdiv_38ns_24s_38_42_seq_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_2_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_3_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_4_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_4_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_129_6_24_1_1.v",
      "impl\/verilog\/top_kernel_tmp_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Outline_VITIS_LOOP_118_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_32_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_34_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_65_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_66_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_97_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_100_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_104_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_106_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_107_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_114_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_116_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_119_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_122_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_122_51.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_123_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_125_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_127_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_130_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_130_62.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_132_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_133_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_138_7_VITIS_LOOP_139_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_140_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_141_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_156_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_156_103.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.mdd",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.tcl",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.yaml",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_hw.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_linux.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_C",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "A_DRAM_1",
          "access": "W",
          "description": "Data signal of A_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of A_DRAM"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_DRAM_2",
          "access": "W",
          "description": "Data signal of A_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of A_DRAM"
            }]
        },
        {
          "offset": "0x1c",
          "name": "C_DRAM_1",
          "access": "W",
          "description": "Data signal of C_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of C_DRAM"
            }]
        },
        {
          "offset": "0x20",
          "name": "C_DRAM_2",
          "access": "W",
          "description": "Data signal of C_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of C_DRAM"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "C_DRAM"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_A:m_axi_C",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_A": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_A_",
      "paramPrefix": "C_M_AXI_A_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_A_ARADDR",
        "m_axi_A_ARBURST",
        "m_axi_A_ARCACHE",
        "m_axi_A_ARID",
        "m_axi_A_ARLEN",
        "m_axi_A_ARLOCK",
        "m_axi_A_ARPROT",
        "m_axi_A_ARQOS",
        "m_axi_A_ARREADY",
        "m_axi_A_ARREGION",
        "m_axi_A_ARSIZE",
        "m_axi_A_ARUSER",
        "m_axi_A_ARVALID",
        "m_axi_A_AWADDR",
        "m_axi_A_AWBURST",
        "m_axi_A_AWCACHE",
        "m_axi_A_AWID",
        "m_axi_A_AWLEN",
        "m_axi_A_AWLOCK",
        "m_axi_A_AWPROT",
        "m_axi_A_AWQOS",
        "m_axi_A_AWREADY",
        "m_axi_A_AWREGION",
        "m_axi_A_AWSIZE",
        "m_axi_A_AWUSER",
        "m_axi_A_AWVALID",
        "m_axi_A_BID",
        "m_axi_A_BREADY",
        "m_axi_A_BRESP",
        "m_axi_A_BUSER",
        "m_axi_A_BVALID",
        "m_axi_A_RDATA",
        "m_axi_A_RID",
        "m_axi_A_RLAST",
        "m_axi_A_RREADY",
        "m_axi_A_RRESP",
        "m_axi_A_RUSER",
        "m_axi_A_RVALID",
        "m_axi_A_WDATA",
        "m_axi_A_WID",
        "m_axi_A_WLAST",
        "m_axi_A_WREADY",
        "m_axi_A_WSTRB",
        "m_axi_A_WUSER",
        "m_axi_A_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "A_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A_DRAM"
        }
      ]
    },
    "m_axi_C": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_C_",
      "paramPrefix": "C_M_AXI_C_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_C_ARADDR",
        "m_axi_C_ARBURST",
        "m_axi_C_ARCACHE",
        "m_axi_C_ARID",
        "m_axi_C_ARLEN",
        "m_axi_C_ARLOCK",
        "m_axi_C_ARPROT",
        "m_axi_C_ARQOS",
        "m_axi_C_ARREADY",
        "m_axi_C_ARREGION",
        "m_axi_C_ARSIZE",
        "m_axi_C_ARUSER",
        "m_axi_C_ARVALID",
        "m_axi_C_AWADDR",
        "m_axi_C_AWBURST",
        "m_axi_C_AWCACHE",
        "m_axi_C_AWID",
        "m_axi_C_AWLEN",
        "m_axi_C_AWLOCK",
        "m_axi_C_AWPROT",
        "m_axi_C_AWQOS",
        "m_axi_C_AWREADY",
        "m_axi_C_AWREGION",
        "m_axi_C_AWSIZE",
        "m_axi_C_AWUSER",
        "m_axi_C_AWVALID",
        "m_axi_C_BID",
        "m_axi_C_BREADY",
        "m_axi_C_BRESP",
        "m_axi_C_BUSER",
        "m_axi_C_BVALID",
        "m_axi_C_RDATA",
        "m_axi_C_RID",
        "m_axi_C_RLAST",
        "m_axi_C_RREADY",
        "m_axi_C_RRESP",
        "m_axi_C_RUSER",
        "m_axi_C_RVALID",
        "m_axi_C_WDATA",
        "m_axi_C_WID",
        "m_axi_C_WLAST",
        "m_axi_C_WREADY",
        "m_axi_C_WSTRB",
        "m_axi_C_WUSER",
        "m_axi_C_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "C_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "C_DRAM"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_A_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_A_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_C_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_C_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_C_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_C_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_C_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_C_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_C_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_C_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "A_1_U A_2_U A_3_U A_4_U A_5_U A_6_U A_7_U A_8_U A_9_U A_10_U A_11_U A_12_U A_13_U A_14_U A_15_U A_16_U A_17_U A_18_U A_19_U A_20_U A_21_U A_22_U A_23_U A_24_U A_25_U A_26_U A_27_U A_28_U A_29_U A_30_U A_31_U A_32_U C_1_U C_2_U C_3_U C_4_U C_5_U C_6_U C_7_U C_8_U C_9_U C_10_U C_11_U C_12_U C_13_U C_14_U C_15_U C_16_U C_17_U C_18_U C_19_U C_20_U C_21_U C_22_U C_23_U C_24_U C_25_U C_26_U C_27_U C_28_U C_29_U C_30_U C_31_U C_32_U tmp_U tmp_1_U tmp_2_U tmp_3_U tmp_4_U tmp_5_U tmp_6_U tmp_7_U tmp_8_U tmp_9_U tmp_10_U tmp_11_U tmp_12_U tmp_13_U tmp_14_U tmp_15_U tmp_16_U tmp_17_U tmp_18_U tmp_19_U tmp_20_U tmp_21_U tmp_22_U tmp_23_U tmp_24_U tmp_25_U tmp_26_U tmp_27_U tmp_28_U tmp_29_U tmp_30_U tmp_31_U col_sums_U col_sums_1_U col_sums_2_U col_sums_3_U col_sums_4_U col_sums_5_U col_sums_6_U col_sums_7_U col_sums_8_U col_sums_9_U col_sums_10_U col_sums_11_U col_sums_12_U col_sums_13_U col_sums_14_U col_sums_15_U sparsemux_17_4_24_1_1_U474 sub_ln154_fu_1287_p2 sub_ln154_1_fu_1307_p2 scale_fu_1327_p3 sparsemux_17_4_24_1_1_U475 sub_ln154_2_fu_1391_p2 sub_ln154_3_fu_1411_p2 scale_1_fu_1431_p3 add_ln152_fu_1201_p2 control_s_axi_U A_m_axi_U C_m_axi_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_104_1",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_104_1_fu_819",
          "BindInstances": "icmp_ln104_fu_330_p2 add_ln104_fu_336_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3_fu_855",
          "BindInstances": "icmp_ln110_fu_656_p2 add_ln110_1_fu_662_p2 add_ln110_fu_685_p2 icmp_ln111_fu_691_p2 select_ln110_fu_697_p3 select_ln110_1_fu_705_p3 add_ln111_fu_746_p2"
        },
        {
          "ModuleName": "top_kernel_Outline_VITIS_LOOP_118_4",
          "InstanceName": "grp_top_kernel_Outline_VITIS_LOOP_118_4_fu_894",
          "BindInstances": "add_ln128_fu_438_p2 xor_ln128_fu_464_p2 and_ln128_fu_470_p2 xor_ln128_1_fu_476_p2 select_ln128_fu_482_p3 denom_1_fu_490_p3 add_ln128_1_fu_506_p2 xor_ln128_2_fu_532_p2 and_ln128_1_fu_538_p2 xor_ln128_3_fu_544_p2 select_ln128_2_fu_550_p3 denom_3_fu_558_p3 add_ln118_fu_420_p2",
          "Instances": [
            {
              "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_122_5",
              "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_122_5_fu_182",
              "BindInstances": "add_ln125_fu_398_p2 add_ln125_1_fu_403_p2 xor_ln125_fu_425_p2 and_ln125_fu_431_p2 xor_ln125_1_fu_437_p2 select_ln125_fu_443_p3 select_ln125_1_fu_451_p3 add_ln125_2_fu_467_p2 add_ln125_3_fu_473_p2 xor_ln125_2_fu_495_p2 and_ln125_1_fu_501_p2 xor_ln125_3_fu_507_p2 select_ln125_2_fu_513_p3 select_ln125_3_fu_521_p3 add_ln125_4_fu_537_p2 add_ln125_5_fu_543_p2 xor_ln125_4_fu_565_p2 and_ln125_2_fu_571_p2 xor_ln125_5_fu_577_p2 select_ln125_4_fu_583_p3 select_ln125_5_fu_591_p3 add_ln125_6_fu_607_p2 add_ln125_7_fu_613_p2 xor_ln125_6_fu_635_p2 and_ln125_3_fu_641_p2 xor_ln125_7_fu_647_p2 select_ln125_6_fu_653_p3 select_ln125_7_fu_661_p3 add_ln125_8_fu_677_p2 add_ln125_9_fu_683_p2 xor_ln125_8_fu_705_p2 and_ln125_4_fu_711_p2 xor_ln125_9_fu_717_p2 select_ln125_8_fu_723_p3 select_ln125_9_fu_731_p3 add_ln125_10_fu_747_p2 add_ln125_11_fu_753_p2 xor_ln125_10_fu_775_p2 and_ln125_5_fu_781_p2 xor_ln125_11_fu_787_p2 select_ln125_10_fu_793_p3 select_ln125_11_fu_801_p3 add_ln125_12_fu_817_p2 add_ln125_13_fu_823_p2 xor_ln125_12_fu_845_p2 and_ln125_6_fu_851_p2 xor_ln125_13_fu_857_p2 select_ln125_12_fu_863_p3 select_ln125_13_fu_871_p3 add_ln125_14_fu_887_p2 add_ln125_15_fu_893_p2 xor_ln125_14_fu_915_p2 and_ln125_7_fu_921_p2 xor_ln125_15_fu_927_p2 select_ln125_14_fu_933_p3 select_ln125_15_fu_941_p3 add_ln125_16_fu_957_p2 add_ln125_17_fu_963_p2 xor_ln125_16_fu_985_p2 and_ln125_8_fu_991_p2 xor_ln125_17_fu_997_p2 select_ln125_16_fu_1003_p3 select_ln125_17_fu_1011_p3 add_ln125_18_fu_1027_p2 add_ln125_19_fu_1033_p2 xor_ln125_18_fu_1055_p2 and_ln125_9_fu_1061_p2 xor_ln125_19_fu_1067_p2 select_ln125_18_fu_1073_p3 select_ln125_19_fu_1081_p3 add_ln125_20_fu_1097_p2 add_ln125_21_fu_1103_p2 xor_ln125_20_fu_1125_p2 and_ln125_10_fu_1131_p2 xor_ln125_21_fu_1137_p2 select_ln125_20_fu_1143_p3 select_ln125_21_fu_1151_p3 add_ln125_22_fu_1167_p2 add_ln125_23_fu_1173_p2 xor_ln125_22_fu_1195_p2 and_ln125_11_fu_1201_p2 xor_ln125_23_fu_1207_p2 select_ln125_22_fu_1213_p3 select_ln125_23_fu_1221_p3 add_ln125_24_fu_1237_p2 add_ln125_25_fu_1243_p2 xor_ln125_24_fu_1265_p2 and_ln125_12_fu_1271_p2 xor_ln125_25_fu_1277_p2 select_ln125_24_fu_1283_p3 select_ln125_25_fu_1291_p3 add_ln125_26_fu_1307_p2 add_ln125_27_fu_1313_p2 xor_ln125_26_fu_1335_p2 and_ln125_13_fu_1341_p2 xor_ln125_27_fu_1347_p2 select_ln125_26_fu_1353_p3 select_ln125_27_fu_1361_p3 add_ln125_28_fu_1377_p2 add_ln125_29_fu_1383_p2 xor_ln125_28_fu_1405_p2 and_ln125_14_fu_1411_p2 xor_ln125_29_fu_1417_p2 select_ln125_28_fu_1423_p3 select_ln125_29_fu_1431_p3 add_ln125_30_fu_1447_p2 add_ln125_31_fu_1453_p2 xor_ln125_30_fu_1475_p2 and_ln125_15_fu_1481_p2 xor_ln125_31_fu_1487_p2 select_ln125_30_fu_1493_p3 select_ln125_32_fu_1501_p3 add_ln122_fu_377_p2"
            },
            {
              "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_122_51",
              "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_122_51_fu_220",
              "BindInstances": "add_ln125_fu_398_p2 add_ln125_1_fu_403_p2 xor_ln125_fu_425_p2 and_ln125_fu_431_p2 xor_ln125_1_fu_437_p2 select_ln125_fu_443_p3 select_ln125_1_fu_451_p3 add_ln125_2_fu_467_p2 add_ln125_3_fu_473_p2 xor_ln125_2_fu_495_p2 and_ln125_1_fu_501_p2 xor_ln125_3_fu_507_p2 select_ln125_2_fu_513_p3 select_ln125_3_fu_521_p3 add_ln125_4_fu_537_p2 add_ln125_5_fu_543_p2 xor_ln125_4_fu_565_p2 and_ln125_2_fu_571_p2 xor_ln125_5_fu_577_p2 select_ln125_4_fu_583_p3 select_ln125_5_fu_591_p3 add_ln125_6_fu_607_p2 add_ln125_7_fu_613_p2 xor_ln125_6_fu_635_p2 and_ln125_3_fu_641_p2 xor_ln125_7_fu_647_p2 select_ln125_6_fu_653_p3 select_ln125_7_fu_661_p3 add_ln125_8_fu_677_p2 add_ln125_9_fu_683_p2 xor_ln125_8_fu_705_p2 and_ln125_4_fu_711_p2 xor_ln125_9_fu_717_p2 select_ln125_8_fu_723_p3 select_ln125_9_fu_731_p3 add_ln125_10_fu_747_p2 add_ln125_11_fu_753_p2 xor_ln125_10_fu_775_p2 and_ln125_5_fu_781_p2 xor_ln125_11_fu_787_p2 select_ln125_10_fu_793_p3 select_ln125_11_fu_801_p3 add_ln125_12_fu_817_p2 add_ln125_13_fu_823_p2 xor_ln125_12_fu_845_p2 and_ln125_6_fu_851_p2 xor_ln125_13_fu_857_p2 select_ln125_12_fu_863_p3 select_ln125_13_fu_871_p3 add_ln125_14_fu_887_p2 add_ln125_15_fu_893_p2 xor_ln125_14_fu_915_p2 and_ln125_7_fu_921_p2 xor_ln125_15_fu_927_p2 select_ln125_14_fu_933_p3 select_ln125_15_fu_941_p3 add_ln125_16_fu_957_p2 add_ln125_17_fu_963_p2 xor_ln125_16_fu_985_p2 and_ln125_8_fu_991_p2 xor_ln125_17_fu_997_p2 select_ln125_16_fu_1003_p3 select_ln125_17_fu_1011_p3 add_ln125_18_fu_1027_p2 add_ln125_19_fu_1033_p2 xor_ln125_18_fu_1055_p2 and_ln125_9_fu_1061_p2 xor_ln125_19_fu_1067_p2 select_ln125_18_fu_1073_p3 select_ln125_19_fu_1081_p3 add_ln125_20_fu_1097_p2 add_ln125_21_fu_1103_p2 xor_ln125_20_fu_1125_p2 and_ln125_10_fu_1131_p2 xor_ln125_21_fu_1137_p2 select_ln125_20_fu_1143_p3 select_ln125_21_fu_1151_p3 add_ln125_22_fu_1167_p2 add_ln125_23_fu_1173_p2 xor_ln125_22_fu_1195_p2 and_ln125_11_fu_1201_p2 xor_ln125_23_fu_1207_p2 select_ln125_22_fu_1213_p3 select_ln125_23_fu_1221_p3 add_ln125_24_fu_1237_p2 add_ln125_25_fu_1243_p2 xor_ln125_24_fu_1265_p2 and_ln125_12_fu_1271_p2 xor_ln125_25_fu_1277_p2 select_ln125_24_fu_1283_p3 select_ln125_25_fu_1291_p3 add_ln125_26_fu_1307_p2 add_ln125_27_fu_1313_p2 xor_ln125_26_fu_1335_p2 and_ln125_13_fu_1341_p2 xor_ln125_27_fu_1347_p2 select_ln125_26_fu_1353_p3 select_ln125_27_fu_1361_p3 add_ln125_28_fu_1377_p2 add_ln125_29_fu_1383_p2 xor_ln125_28_fu_1405_p2 and_ln125_14_fu_1411_p2 xor_ln125_29_fu_1417_p2 select_ln125_28_fu_1423_p3 select_ln125_29_fu_1431_p3 add_ln125_30_fu_1447_p2 add_ln125_31_fu_1453_p2 xor_ln125_30_fu_1475_p2 and_ln125_15_fu_1481_p2 xor_ln125_31_fu_1487_p2 select_ln125_30_fu_1493_p3 select_ln125_31_fu_1501_p3 add_ln122_fu_377_p2"
            },
            {
              "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_130_6",
              "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_130_6_fu_258",
              "BindInstances": "sdiv_38ns_24s_38_42_1_U69 icmp_ln133_fu_881_p2 icmp_ln133_1_fu_887_p2 or_ln133_fu_893_p2 xor_ln133_fu_899_p2 and_ln133_fu_905_p2 xor_ln133_1_fu_911_p2 or_ln133_1_fu_917_p2 and_ln133_1_fu_923_p2 select_ln133_fu_929_p3 or_ln133_2_fu_937_p2 val_60_fu_943_p3 sdiv_38ns_24s_38_42_1_U70 icmp_ln133_2_fu_982_p2 icmp_ln133_3_fu_988_p2 or_ln133_3_fu_994_p2 xor_ln133_2_fu_1000_p2 and_ln133_2_fu_1006_p2 xor_ln133_3_fu_1012_p2 or_ln133_4_fu_1018_p2 and_ln133_3_fu_1024_p2 select_ln133_2_fu_1030_p3 or_ln133_5_fu_1038_p2 val_92_fu_1044_p3 sdiv_38ns_24s_38_42_1_U71 icmp_ln133_4_fu_1083_p2 icmp_ln133_5_fu_1089_p2 or_ln133_6_fu_1095_p2 xor_ln133_4_fu_1101_p2 and_ln133_4_fu_1107_p2 xor_ln133_5_fu_1113_p2 or_ln133_7_fu_1119_p2 and_ln133_5_fu_1125_p2 select_ln133_4_fu_1131_p3 or_ln133_8_fu_1139_p2 val_94_fu_1145_p3 sdiv_38ns_24s_38_42_1_U72 icmp_ln133_6_fu_1184_p2 icmp_ln133_7_fu_1190_p2 or_ln133_9_fu_1196_p2 xor_ln133_6_fu_1202_p2 and_ln133_6_fu_1208_p2 xor_ln133_7_fu_1214_p2 or_ln133_10_fu_1220_p2 and_ln133_7_fu_1226_p2 select_ln133_6_fu_1232_p3 or_ln133_11_fu_1240_p2 val_96_fu_1246_p3 sdiv_38ns_24s_38_42_1_U73 icmp_ln133_8_fu_1285_p2 icmp_ln133_9_fu_1291_p2 or_ln133_12_fu_1297_p2 xor_ln133_8_fu_1303_p2 and_ln133_8_fu_1309_p2 xor_ln133_9_fu_1315_p2 or_ln133_13_fu_1321_p2 and_ln133_9_fu_1327_p2 select_ln133_8_fu_1333_p3 or_ln133_14_fu_1341_p2 val_98_fu_1347_p3 sdiv_38ns_24s_38_42_1_U74 icmp_ln133_10_fu_1386_p2 icmp_ln133_11_fu_1392_p2 or_ln133_15_fu_1398_p2 xor_ln133_10_fu_1404_p2 and_ln133_10_fu_1410_p2 xor_ln133_11_fu_1416_p2 or_ln133_16_fu_1422_p2 and_ln133_11_fu_1428_p2 select_ln133_10_fu_1434_p3 or_ln133_17_fu_1442_p2 val_100_fu_1448_p3 sdiv_38ns_24s_38_42_1_U75 icmp_ln133_12_fu_1487_p2 icmp_ln133_13_fu_1493_p2 or_ln133_18_fu_1499_p2 xor_ln133_12_fu_1505_p2 and_ln133_12_fu_1511_p2 xor_ln133_13_fu_1517_p2 or_ln133_19_fu_1523_p2 and_ln133_13_fu_1529_p2 select_ln133_12_fu_1535_p3 or_ln133_20_fu_1543_p2 val_102_fu_1549_p3 sdiv_38ns_24s_38_42_1_U76 icmp_ln133_14_fu_1588_p2 icmp_ln133_15_fu_1594_p2 or_ln133_21_fu_1600_p2 xor_ln133_14_fu_1606_p2 and_ln133_14_fu_1612_p2 xor_ln133_15_fu_1618_p2 or_ln133_22_fu_1624_p2 and_ln133_15_fu_1630_p2 select_ln133_14_fu_1636_p3 or_ln133_23_fu_1644_p2 val_104_fu_1650_p3 sdiv_38ns_24s_38_42_1_U77 icmp_ln133_16_fu_1689_p2 icmp_ln133_17_fu_1695_p2 or_ln133_24_fu_1701_p2 xor_ln133_16_fu_1707_p2 and_ln133_16_fu_1713_p2 xor_ln133_17_fu_1719_p2 or_ln133_25_fu_1725_p2 and_ln133_17_fu_1731_p2 select_ln133_16_fu_1737_p3 or_ln133_26_fu_1745_p2 val_106_fu_1751_p3 sdiv_38ns_24s_38_42_1_U78 icmp_ln133_18_fu_1790_p2 icmp_ln133_19_fu_1796_p2 or_ln133_27_fu_1802_p2 xor_ln133_18_fu_1808_p2 and_ln133_18_fu_1814_p2 xor_ln133_19_fu_1820_p2 or_ln133_28_fu_1826_p2 and_ln133_19_fu_1832_p2 select_ln133_18_fu_1838_p3 or_ln133_29_fu_1846_p2 val_108_fu_1852_p3 sdiv_38ns_24s_38_42_1_U79 icmp_ln133_20_fu_1891_p2 icmp_ln133_21_fu_1897_p2 or_ln133_30_fu_1903_p2 xor_ln133_20_fu_1909_p2 and_ln133_20_fu_1915_p2 xor_ln133_21_fu_1921_p2 or_ln133_31_fu_1927_p2 and_ln133_21_fu_1933_p2 select_ln133_20_fu_1939_p3 or_ln133_32_fu_1947_p2 val_110_fu_1953_p3 sdiv_38ns_24s_38_42_1_U80 icmp_ln133_22_fu_1992_p2 icmp_ln133_23_fu_1998_p2 or_ln133_33_fu_2004_p2 xor_ln133_22_fu_2010_p2 and_ln133_22_fu_2016_p2 xor_ln133_23_fu_2022_p2 or_ln133_34_fu_2028_p2 and_ln133_23_fu_2034_p2 select_ln133_22_fu_2040_p3 or_ln133_35_fu_2048_p2 val_112_fu_2054_p3 sdiv_38ns_24s_38_42_1_U81 icmp_ln133_24_fu_2093_p2 icmp_ln133_25_fu_2099_p2 or_ln133_36_fu_2105_p2 xor_ln133_24_fu_2111_p2 and_ln133_24_fu_2117_p2 xor_ln133_25_fu_2123_p2 or_ln133_37_fu_2129_p2 and_ln133_25_fu_2135_p2 select_ln133_24_fu_2141_p3 or_ln133_38_fu_2149_p2 val_114_fu_2155_p3 sdiv_38ns_24s_38_42_1_U82 icmp_ln133_26_fu_2194_p2 icmp_ln133_27_fu_2200_p2 or_ln133_39_fu_2206_p2 xor_ln133_26_fu_2212_p2 and_ln133_26_fu_2218_p2 xor_ln133_27_fu_2224_p2 or_ln133_40_fu_2230_p2 and_ln133_27_fu_2236_p2 select_ln133_26_fu_2242_p3 or_ln133_41_fu_2250_p2 val_116_fu_2256_p3 sdiv_38ns_24s_38_42_1_U83 icmp_ln133_28_fu_2295_p2 icmp_ln133_29_fu_2301_p2 or_ln133_42_fu_2307_p2 xor_ln133_28_fu_2313_p2 and_ln133_28_fu_2319_p2 xor_ln133_29_fu_2325_p2 or_ln133_43_fu_2331_p2 and_ln133_29_fu_2337_p2 select_ln133_28_fu_2343_p3 or_ln133_44_fu_2351_p2 val_118_fu_2357_p3 sdiv_38ns_24s_38_42_1_U84 icmp_ln133_30_fu_2396_p2 icmp_ln133_31_fu_2402_p2 or_ln133_45_fu_2408_p2 xor_ln133_30_fu_2414_p2 and_ln133_30_fu_2420_p2 xor_ln133_31_fu_2426_p2 or_ln133_46_fu_2432_p2 and_ln133_31_fu_2438_p2 select_ln133_30_fu_2444_p3 or_ln133_47_fu_2452_p2 val_90_fu_2458_p3 add_ln130_fu_632_p2"
            },
            {
              "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_130_62",
              "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_130_62_fu_328",
              "BindInstances": "sdiv_38ns_24s_38_42_1_U138 icmp_ln133_fu_881_p2 icmp_ln133_1_fu_887_p2 or_ln133_fu_893_p2 xor_ln133_fu_899_p2 and_ln133_fu_905_p2 xor_ln133_1_fu_911_p2 or_ln133_1_fu_917_p2 and_ln133_1_fu_923_p2 select_ln133_fu_929_p3 or_ln133_2_fu_937_p2 val_1_fu_943_p3 sdiv_38ns_24s_38_42_1_U139 icmp_ln133_2_fu_982_p2 icmp_ln133_3_fu_988_p2 or_ln133_3_fu_994_p2 xor_ln133_2_fu_1000_p2 and_ln133_2_fu_1006_p2 xor_ln133_3_fu_1012_p2 or_ln133_4_fu_1018_p2 and_ln133_3_fu_1024_p2 select_ln133_2_fu_1030_p3 or_ln133_5_fu_1038_p2 val_33_fu_1044_p3 sdiv_38ns_24s_38_42_1_U140 icmp_ln133_4_fu_1083_p2 icmp_ln133_5_fu_1089_p2 or_ln133_6_fu_1095_p2 xor_ln133_4_fu_1101_p2 and_ln133_4_fu_1107_p2 xor_ln133_5_fu_1113_p2 or_ln133_7_fu_1119_p2 and_ln133_5_fu_1125_p2 select_ln133_4_fu_1131_p3 or_ln133_8_fu_1139_p2 val_35_fu_1145_p3 sdiv_38ns_24s_38_42_1_U141 icmp_ln133_6_fu_1184_p2 icmp_ln133_7_fu_1190_p2 or_ln133_9_fu_1196_p2 xor_ln133_6_fu_1202_p2 and_ln133_6_fu_1208_p2 xor_ln133_7_fu_1214_p2 or_ln133_10_fu_1220_p2 and_ln133_7_fu_1226_p2 select_ln133_6_fu_1232_p3 or_ln133_11_fu_1240_p2 val_37_fu_1246_p3 sdiv_38ns_24s_38_42_1_U142 icmp_ln133_8_fu_1285_p2 icmp_ln133_9_fu_1291_p2 or_ln133_12_fu_1297_p2 xor_ln133_8_fu_1303_p2 and_ln133_8_fu_1309_p2 xor_ln133_9_fu_1315_p2 or_ln133_13_fu_1321_p2 and_ln133_9_fu_1327_p2 select_ln133_8_fu_1333_p3 or_ln133_14_fu_1341_p2 val_39_fu_1347_p3 sdiv_38ns_24s_38_42_1_U143 icmp_ln133_10_fu_1386_p2 icmp_ln133_11_fu_1392_p2 or_ln133_15_fu_1398_p2 xor_ln133_10_fu_1404_p2 and_ln133_10_fu_1410_p2 xor_ln133_11_fu_1416_p2 or_ln133_16_fu_1422_p2 and_ln133_11_fu_1428_p2 select_ln133_10_fu_1434_p3 or_ln133_17_fu_1442_p2 val_41_fu_1448_p3 sdiv_38ns_24s_38_42_1_U144 icmp_ln133_12_fu_1487_p2 icmp_ln133_13_fu_1493_p2 or_ln133_18_fu_1499_p2 xor_ln133_12_fu_1505_p2 and_ln133_12_fu_1511_p2 xor_ln133_13_fu_1517_p2 or_ln133_19_fu_1523_p2 and_ln133_13_fu_1529_p2 select_ln133_12_fu_1535_p3 or_ln133_20_fu_1543_p2 val_43_fu_1549_p3 sdiv_38ns_24s_38_42_1_U145 icmp_ln133_14_fu_1588_p2 icmp_ln133_15_fu_1594_p2 or_ln133_21_fu_1600_p2 xor_ln133_14_fu_1606_p2 and_ln133_14_fu_1612_p2 xor_ln133_15_fu_1618_p2 or_ln133_22_fu_1624_p2 and_ln133_15_fu_1630_p2 select_ln133_14_fu_1636_p3 or_ln133_23_fu_1644_p2 val_45_fu_1650_p3 sdiv_38ns_24s_38_42_1_U146 icmp_ln133_16_fu_1689_p2 icmp_ln133_17_fu_1695_p2 or_ln133_24_fu_1701_p2 xor_ln133_16_fu_1707_p2 and_ln133_16_fu_1713_p2 xor_ln133_17_fu_1719_p2 or_ln133_25_fu_1725_p2 and_ln133_17_fu_1731_p2 select_ln133_16_fu_1737_p3 or_ln133_26_fu_1745_p2 val_47_fu_1751_p3 sdiv_38ns_24s_38_42_1_U147 icmp_ln133_18_fu_1790_p2 icmp_ln133_19_fu_1796_p2 or_ln133_27_fu_1802_p2 xor_ln133_18_fu_1808_p2 and_ln133_18_fu_1814_p2 xor_ln133_19_fu_1820_p2 or_ln133_28_fu_1826_p2 and_ln133_19_fu_1832_p2 select_ln133_18_fu_1838_p3 or_ln133_29_fu_1846_p2 val_49_fu_1852_p3 sdiv_38ns_24s_38_42_1_U148 icmp_ln133_20_fu_1891_p2 icmp_ln133_21_fu_1897_p2 or_ln133_30_fu_1903_p2 xor_ln133_20_fu_1909_p2 and_ln133_20_fu_1915_p2 xor_ln133_21_fu_1921_p2 or_ln133_31_fu_1927_p2 and_ln133_21_fu_1933_p2 select_ln133_20_fu_1939_p3 or_ln133_32_fu_1947_p2 val_51_fu_1953_p3 sdiv_38ns_24s_38_42_1_U149 icmp_ln133_22_fu_1992_p2 icmp_ln133_23_fu_1998_p2 or_ln133_33_fu_2004_p2 xor_ln133_22_fu_2010_p2 and_ln133_22_fu_2016_p2 xor_ln133_23_fu_2022_p2 or_ln133_34_fu_2028_p2 and_ln133_23_fu_2034_p2 select_ln133_22_fu_2040_p3 or_ln133_35_fu_2048_p2 val_53_fu_2054_p3 sdiv_38ns_24s_38_42_1_U150 icmp_ln133_24_fu_2093_p2 icmp_ln133_25_fu_2099_p2 or_ln133_36_fu_2105_p2 xor_ln133_24_fu_2111_p2 and_ln133_24_fu_2117_p2 xor_ln133_25_fu_2123_p2 or_ln133_37_fu_2129_p2 and_ln133_25_fu_2135_p2 select_ln133_24_fu_2141_p3 or_ln133_38_fu_2149_p2 val_55_fu_2155_p3 sdiv_38ns_24s_38_42_1_U151 icmp_ln133_26_fu_2194_p2 icmp_ln133_27_fu_2200_p2 or_ln133_39_fu_2206_p2 xor_ln133_26_fu_2212_p2 and_ln133_26_fu_2218_p2 xor_ln133_27_fu_2224_p2 or_ln133_40_fu_2230_p2 and_ln133_27_fu_2236_p2 select_ln133_26_fu_2242_p3 or_ln133_41_fu_2250_p2 val_57_fu_2256_p3 sdiv_38ns_24s_38_42_1_U152 icmp_ln133_28_fu_2295_p2 icmp_ln133_29_fu_2301_p2 or_ln133_42_fu_2307_p2 xor_ln133_28_fu_2313_p2 and_ln133_28_fu_2319_p2 xor_ln133_29_fu_2325_p2 or_ln133_43_fu_2331_p2 and_ln133_29_fu_2337_p2 select_ln133_28_fu_2343_p3 or_ln133_44_fu_2351_p2 val_59_fu_2357_p3 sdiv_38ns_24s_38_42_1_U153 icmp_ln133_30_fu_2396_p2 icmp_ln133_31_fu_2402_p2 or_ln133_45_fu_2408_p2 xor_ln133_30_fu_2414_p2 and_ln133_30_fu_2420_p2 xor_ln133_31_fu_2426_p2 or_ln133_46_fu_2432_p2 and_ln133_31_fu_2438_p2 select_ln133_30_fu_2444_p3 or_ln133_47_fu_2452_p2 val_31_fu_2458_p3 add_ln130_fu_632_p2"
            }
          ]
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8_fu_962",
          "BindInstances": "icmp_ln143_fu_3645_p2 add_ln143_1_fu_3651_p2 add_ln143_fu_3667_p2 select_ln143_fu_3681_p3 select_ln143_1_fu_3693_p3 first_iter_1_fu_3701_p2 sparsemux_33_4_24_1_1_U252 sparsemux_33_4_24_1_1_U253 add_ln147_fu_5464_p2 add_ln147_1_fu_5469_p2 xor_ln147_fu_5491_p2 and_ln147_fu_5497_p2 xor_ln147_1_fu_5503_p2 select_ln147_fu_5509_p3 select_ln147_1_fu_5517_p3 sparsemux_33_4_24_1_1_U254 add_ln147_2_fu_5532_p2 add_ln147_3_fu_5537_p2 xor_ln147_2_fu_5559_p2 and_ln147_1_fu_5565_p2 xor_ln147_3_fu_5571_p2 select_ln147_2_fu_5577_p3 select_ln147_3_fu_5585_p3 sparsemux_33_4_24_1_1_U255 add_ln147_4_fu_5600_p2 add_ln147_5_fu_5605_p2 xor_ln147_4_fu_5627_p2 and_ln147_2_fu_5633_p2 xor_ln147_5_fu_5639_p2 select_ln147_4_fu_5645_p3 select_ln147_5_fu_5653_p3 sparsemux_33_4_24_1_1_U256 add_ln147_6_fu_5668_p2 add_ln147_7_fu_5673_p2 xor_ln147_6_fu_5695_p2 and_ln147_3_fu_5701_p2 xor_ln147_7_fu_5707_p2 select_ln147_6_fu_5713_p3 select_ln147_7_fu_5721_p3 sparsemux_33_4_24_1_1_U257 add_ln147_8_fu_5736_p2 add_ln147_9_fu_5741_p2 xor_ln147_8_fu_5763_p2 and_ln147_4_fu_5769_p2 xor_ln147_9_fu_5775_p2 select_ln147_8_fu_5781_p3 select_ln147_9_fu_5789_p3 sparsemux_33_4_24_1_1_U258 add_ln147_10_fu_5804_p2 add_ln147_11_fu_5809_p2 xor_ln147_10_fu_5831_p2 and_ln147_5_fu_5837_p2 xor_ln147_11_fu_5843_p2 select_ln147_10_fu_5849_p3 select_ln147_11_fu_5857_p3 sparsemux_33_4_24_1_1_U259 add_ln147_12_fu_5872_p2 add_ln147_13_fu_5877_p2 xor_ln147_12_fu_5899_p2 and_ln147_6_fu_5905_p2 xor_ln147_13_fu_5911_p2 select_ln147_12_fu_5917_p3 select_ln147_13_fu_5925_p3 sparsemux_33_4_24_1_1_U260 add_ln147_14_fu_5940_p2 add_ln147_15_fu_5945_p2 xor_ln147_14_fu_5967_p2 and_ln147_7_fu_5973_p2 xor_ln147_15_fu_5979_p2 select_ln147_14_fu_5985_p3 select_ln147_15_fu_5993_p3 sparsemux_33_4_24_1_1_U261 add_ln147_16_fu_6008_p2 add_ln147_17_fu_6013_p2 xor_ln147_16_fu_6035_p2 and_ln147_8_fu_6041_p2 xor_ln147_17_fu_6047_p2 select_ln147_16_fu_6053_p3 select_ln147_17_fu_6061_p3 sparsemux_33_4_24_1_1_U262 add_ln147_18_fu_6076_p2 add_ln147_19_fu_6081_p2 xor_ln147_18_fu_6103_p2 and_ln147_9_fu_6109_p2 xor_ln147_19_fu_6115_p2 select_ln147_18_fu_6121_p3 select_ln147_19_fu_6129_p3 sparsemux_33_4_24_1_1_U263 add_ln147_20_fu_6144_p2 add_ln147_21_fu_6149_p2 xor_ln147_20_fu_6171_p2 and_ln147_10_fu_6177_p2 xor_ln147_21_fu_6183_p2 select_ln147_20_fu_6189_p3 select_ln147_21_fu_6197_p3 sparsemux_33_4_24_1_1_U264 add_ln147_22_fu_6212_p2 add_ln147_23_fu_6217_p2 xor_ln147_22_fu_6239_p2 and_ln147_11_fu_6245_p2 xor_ln147_23_fu_6251_p2 select_ln147_22_fu_6257_p3 select_ln147_23_fu_6265_p3 sparsemux_33_4_24_1_1_U265 add_ln147_24_fu_6280_p2 add_ln147_25_fu_6285_p2 xor_ln147_24_fu_6307_p2 and_ln147_12_fu_6313_p2 xor_ln147_25_fu_6319_p2 select_ln147_24_fu_6325_p3 select_ln147_25_fu_6333_p3 sparsemux_33_4_24_1_1_U266 add_ln147_26_fu_6348_p2 add_ln147_27_fu_6353_p2 xor_ln147_26_fu_6375_p2 and_ln147_13_fu_6381_p2 xor_ln147_27_fu_6387_p2 select_ln147_26_fu_6393_p3 select_ln147_27_fu_6401_p3 sparsemux_33_4_24_1_1_U267 add_ln147_28_fu_6416_p2 add_ln147_29_fu_6421_p2 xor_ln147_28_fu_6443_p2 and_ln147_14_fu_6449_p2 xor_ln147_29_fu_6455_p2 select_ln147_28_fu_6461_p3 select_ln147_29_fu_6469_p3 sparsemux_33_4_24_1_1_U268 add_ln147_30_fu_6484_p2 add_ln147_31_fu_6489_p2 xor_ln147_30_fu_6511_p2 and_ln147_15_fu_6517_p2 xor_ln147_31_fu_6523_p2 select_ln147_30_fu_6529_p3 select_ln147_31_fu_6537_p3 add_ln144_fu_4183_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_156_10",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_156_10_fu_1014",
          "BindInstances": "sparsemux_17_4_24_1_1_U318 mul_24s_17s_41_1_1_U322 add_ln159_fu_3194_p2 xor_ln159_fu_3207_p2 and_ln159_fu_3213_p2 icmp_ln159_fu_2853_p2 icmp_ln159_1_fu_2869_p2 icmp_ln159_2_fu_2875_p2 select_ln159_fu_3227_p3 xor_ln159_1_fu_3233_p2 and_ln159_1_fu_3239_p2 select_ln159_1_fu_3244_p3 and_ln159_2_fu_3251_p2 xor_ln159_2_fu_3256_p2 or_ln159_fu_3262_p2 xor_ln159_3_fu_3268_p2 and_ln159_3_fu_3274_p2 and_ln159_4_fu_3280_p2 or_ln159_2_fu_3286_p2 xor_ln159_4_fu_3292_p2 and_ln159_5_fu_3298_p2 select_ln159_2_fu_3304_p3 or_ln159_1_fu_3312_p2 select_ln159_3_fu_3318_p3 sparsemux_17_4_24_1_1_U319 mul_24s_17s_41_1_1_U323 add_ln159_1_fu_3425_p2 xor_ln159_5_fu_3438_p2 and_ln159_6_fu_3444_p2 icmp_ln159_3_fu_3011_p2 icmp_ln159_4_fu_3027_p2 icmp_ln159_5_fu_3033_p2 select_ln159_4_fu_3458_p3 xor_ln159_6_fu_3464_p2 and_ln159_7_fu_3470_p2 select_ln159_5_fu_3475_p3 and_ln159_8_fu_3482_p2 xor_ln159_7_fu_3487_p2 or_ln159_3_fu_3493_p2 xor_ln159_8_fu_3499_p2 and_ln159_9_fu_3505_p2 and_ln159_10_fu_3511_p2 or_ln159_4_fu_3517_p2 xor_ln159_9_fu_3523_p2 and_ln159_11_fu_3529_p2 select_ln159_6_fu_3535_p3 or_ln159_5_fu_3543_p2 select_ln159_7_fu_3549_p3 sparsemux_17_4_24_1_1_U320 mul_24s_17s_41_1_1_U324 add_ln159_2_fu_3596_p2 xor_ln159_10_fu_3609_p2 and_ln159_12_fu_3615_p2 icmp_ln159_6_fu_3068_p2 icmp_ln159_7_fu_3084_p2 icmp_ln159_8_fu_3090_p2 select_ln159_8_fu_3629_p3 xor_ln159_11_fu_3635_p2 and_ln159_13_fu_3641_p2 select_ln159_9_fu_3646_p3 and_ln159_14_fu_3653_p2 xor_ln159_12_fu_3658_p2 or_ln159_6_fu_3664_p2 xor_ln159_13_fu_3670_p2 and_ln159_15_fu_3676_p2 and_ln159_16_fu_3682_p2 or_ln159_7_fu_3688_p2 xor_ln159_14_fu_3694_p2 and_ln159_17_fu_3700_p2 select_ln159_10_fu_3706_p3 or_ln159_8_fu_3714_p2 select_ln159_11_fu_3720_p3 sparsemux_17_4_24_1_1_U321 mul_24s_17s_41_1_1_U325 add_ln159_3_fu_3767_p2 xor_ln159_15_fu_3780_p2 and_ln159_18_fu_3786_p2 icmp_ln159_9_fu_3125_p2 icmp_ln159_10_fu_3141_p2 icmp_ln159_11_fu_3147_p2 select_ln159_12_fu_3800_p3 xor_ln159_16_fu_3806_p2 and_ln159_19_fu_3812_p2 select_ln159_13_fu_3817_p3 and_ln159_20_fu_3824_p2 xor_ln159_17_fu_3829_p2 or_ln159_9_fu_3835_p2 xor_ln159_18_fu_3841_p2 and_ln159_21_fu_3847_p2 and_ln159_22_fu_3853_p2 or_ln159_10_fu_3859_p2 xor_ln159_19_fu_3865_p2 and_ln159_23_fu_3871_p2 select_ln159_14_fu_3877_p3 or_ln159_11_fu_3885_p2 select_ln159_15_fu_3891_p3 sparsemux_17_4_24_1_1_U318 mul_24s_17s_41_1_1_U326 add_ln159_4_fu_4223_p2 xor_ln159_20_fu_4236_p2 and_ln159_24_fu_4242_p2 icmp_ln159_12_fu_3936_p2 icmp_ln159_13_fu_3952_p2 icmp_ln159_14_fu_3958_p2 select_ln159_16_fu_4256_p3 xor_ln159_21_fu_4262_p2 and_ln159_25_fu_4268_p2 select_ln159_17_fu_4273_p3 and_ln159_26_fu_4280_p2 xor_ln159_22_fu_4285_p2 or_ln159_12_fu_4291_p2 xor_ln159_23_fu_4297_p2 and_ln159_27_fu_4303_p2 and_ln159_28_fu_4309_p2 or_ln159_13_fu_4315_p2 xor_ln159_24_fu_4321_p2 and_ln159_29_fu_4327_p2 select_ln159_18_fu_4333_p3 or_ln159_14_fu_4341_p2 select_ln159_19_fu_4347_p3 sparsemux_17_4_24_1_1_U319 mul_24s_17s_41_1_1_U327 add_ln159_5_fu_4394_p2 xor_ln159_25_fu_4407_p2 and_ln159_30_fu_4413_p2 icmp_ln159_15_fu_3993_p2 icmp_ln159_16_fu_4009_p2 icmp_ln159_17_fu_4015_p2 select_ln159_20_fu_4427_p3 xor_ln159_26_fu_4433_p2 and_ln159_31_fu_4439_p2 select_ln159_21_fu_4444_p3 and_ln159_32_fu_4451_p2 xor_ln159_27_fu_4456_p2 or_ln159_15_fu_4462_p2 xor_ln159_28_fu_4468_p2 and_ln159_33_fu_4474_p2 and_ln159_34_fu_4480_p2 or_ln159_16_fu_4486_p2 xor_ln159_29_fu_4492_p2 and_ln159_35_fu_4498_p2 select_ln159_22_fu_4504_p3 or_ln159_17_fu_4512_p2 select_ln159_23_fu_4518_p3 sparsemux_17_4_24_1_1_U320 mul_24s_17s_41_1_1_U328 add_ln159_6_fu_4565_p2 xor_ln159_30_fu_4578_p2 and_ln159_36_fu_4584_p2 icmp_ln159_18_fu_4050_p2 icmp_ln159_19_fu_4066_p2 icmp_ln159_20_fu_4072_p2 select_ln159_24_fu_4598_p3 xor_ln159_31_fu_4604_p2 and_ln159_37_fu_4610_p2 select_ln159_25_fu_4615_p3 and_ln159_38_fu_4622_p2 xor_ln159_32_fu_4627_p2 or_ln159_18_fu_4633_p2 xor_ln159_33_fu_4639_p2 and_ln159_39_fu_4645_p2 and_ln159_40_fu_4651_p2 or_ln159_19_fu_4657_p2 xor_ln159_34_fu_4663_p2 and_ln159_41_fu_4669_p2 select_ln159_26_fu_4675_p3 or_ln159_20_fu_4683_p2 select_ln159_27_fu_4689_p3 sparsemux_17_4_24_1_1_U321 mul_24s_17s_41_1_1_U329 add_ln159_7_fu_4736_p2 xor_ln159_35_fu_4749_p2 and_ln159_42_fu_4755_p2 icmp_ln159_21_fu_4107_p2 icmp_ln159_22_fu_4123_p2 icmp_ln159_23_fu_4129_p2 select_ln159_28_fu_4769_p3 xor_ln159_36_fu_4775_p2 and_ln159_43_fu_4781_p2 select_ln159_29_fu_4786_p3 and_ln159_44_fu_4793_p2 xor_ln159_37_fu_4798_p2 or_ln159_21_fu_4804_p2 xor_ln159_38_fu_4810_p2 and_ln159_45_fu_4816_p2 and_ln159_46_fu_4822_p2 or_ln159_41_fu_4828_p2 xor_ln159_39_fu_4834_p2 and_ln159_47_fu_4840_p2 select_ln159_30_fu_4846_p3 or_ln159_22_fu_4854_p2 select_ln159_31_fu_4860_p3 sparsemux_17_4_24_1_1_U318 mul_24s_17s_41_1_1_U330 add_ln159_8_fu_5135_p2 xor_ln159_40_fu_5148_p2 and_ln159_48_fu_5154_p2 icmp_ln159_24_fu_4905_p2 icmp_ln159_25_fu_4921_p2 icmp_ln159_26_fu_4927_p2 select_ln159_32_fu_5168_p3 xor_ln159_41_fu_5174_p2 and_ln159_49_fu_5180_p2 select_ln159_33_fu_5185_p3 and_ln159_50_fu_5192_p2 xor_ln159_42_fu_5197_p2 or_ln159_23_fu_5203_p2 xor_ln159_43_fu_5209_p2 and_ln159_51_fu_5215_p2 and_ln159_52_fu_5221_p2 or_ln159_42_fu_5227_p2 xor_ln159_44_fu_5233_p2 and_ln159_53_fu_5239_p2 select_ln159_34_fu_5245_p3 or_ln159_24_fu_5253_p2 select_ln159_35_fu_5259_p3 sparsemux_17_4_24_1_1_U319 mul_24s_17s_41_1_1_U331 add_ln159_9_fu_5306_p2 xor_ln159_45_fu_5319_p2 and_ln159_54_fu_5325_p2 icmp_ln159_27_fu_4962_p2 icmp_ln159_28_fu_4978_p2 icmp_ln159_29_fu_4984_p2 select_ln159_36_fu_5339_p3 xor_ln159_46_fu_5345_p2 and_ln159_55_fu_5351_p2 select_ln159_37_fu_5356_p3 and_ln159_56_fu_5363_p2 xor_ln159_47_fu_5368_p2 or_ln159_25_fu_5374_p2 xor_ln159_48_fu_5380_p2 and_ln159_57_fu_5386_p2 and_ln159_58_fu_5392_p2 or_ln159_43_fu_5398_p2 xor_ln159_49_fu_5404_p2 and_ln159_59_fu_5410_p2 select_ln159_38_fu_5416_p3 or_ln159_26_fu_5424_p2 select_ln159_39_fu_5430_p3 sparsemux_17_4_24_1_1_U320 mul_24s_17s_41_1_1_U332 add_ln159_10_fu_5477_p2 xor_ln159_50_fu_5490_p2 and_ln159_60_fu_5496_p2 icmp_ln159_30_fu_5019_p2 icmp_ln159_31_fu_5035_p2 icmp_ln159_32_fu_5041_p2 select_ln159_40_fu_5510_p3 xor_ln159_51_fu_5516_p2 and_ln159_61_fu_5522_p2 select_ln159_41_fu_5527_p3 and_ln159_62_fu_5534_p2 xor_ln159_52_fu_5539_p2 or_ln159_27_fu_5545_p2 xor_ln159_53_fu_5551_p2 and_ln159_63_fu_5557_p2 and_ln159_64_fu_5563_p2 or_ln159_44_fu_5569_p2 xor_ln159_54_fu_5575_p2 and_ln159_65_fu_5581_p2 select_ln159_42_fu_5587_p3 or_ln159_28_fu_5595_p2 select_ln159_43_fu_5601_p3 sparsemux_17_4_24_1_1_U321 mul_24s_17s_41_1_1_U333 add_ln159_11_fu_5648_p2 xor_ln159_55_fu_5661_p2 and_ln159_66_fu_5667_p2 icmp_ln159_33_fu_5076_p2 icmp_ln159_34_fu_5092_p2 icmp_ln159_35_fu_5098_p2 select_ln159_44_fu_5681_p3 xor_ln159_56_fu_5687_p2 and_ln159_67_fu_5693_p2 select_ln159_45_fu_5698_p3 and_ln159_68_fu_5705_p2 xor_ln159_57_fu_5710_p2 or_ln159_29_fu_5716_p2 xor_ln159_58_fu_5722_p2 and_ln159_69_fu_5728_p2 and_ln159_70_fu_5734_p2 or_ln159_45_fu_5740_p2 xor_ln159_59_fu_5746_p2 and_ln159_71_fu_5752_p2 select_ln159_46_fu_5758_p3 or_ln159_30_fu_5766_p2 select_ln159_47_fu_5772_p3 sparsemux_17_4_24_1_1_U334 mul_24s_17s_41_1_1_U335 add_ln159_12_fu_6203_p2 xor_ln159_60_fu_6216_p2 and_ln159_72_fu_6222_p2 icmp_ln159_36_fu_5856_p2 icmp_ln159_37_fu_5872_p2 icmp_ln159_38_fu_5878_p2 select_ln159_48_fu_6236_p3 xor_ln159_61_fu_6242_p2 and_ln159_73_fu_6248_p2 select_ln159_49_fu_6253_p3 and_ln159_74_fu_6260_p2 xor_ln159_62_fu_6265_p2 or_ln159_31_fu_6271_p2 xor_ln159_63_fu_6277_p2 and_ln159_75_fu_6283_p2 and_ln159_76_fu_6289_p2 or_ln159_46_fu_6295_p2 xor_ln159_64_fu_6301_p2 and_ln159_77_fu_6307_p2 select_ln159_50_fu_6313_p3 or_ln159_32_fu_6321_p2 select_ln159_51_fu_6327_p3 sparsemux_17_4_24_1_1_U336 mul_24s_17s_41_1_1_U337 add_ln159_13_fu_6374_p2 xor_ln159_65_fu_6387_p2 and_ln159_78_fu_6393_p2 icmp_ln159_39_fu_5952_p2 icmp_ln159_40_fu_5968_p2 icmp_ln159_41_fu_5974_p2 select_ln159_52_fu_6407_p3 xor_ln159_66_fu_6413_p2 and_ln159_79_fu_6419_p2 select_ln159_53_fu_6424_p3 and_ln159_80_fu_6431_p2 xor_ln159_67_fu_6436_p2 or_ln159_33_fu_6442_p2 xor_ln159_68_fu_6448_p2 and_ln159_81_fu_6454_p2 and_ln159_82_fu_6460_p2 or_ln159_47_fu_6466_p2 xor_ln159_69_fu_6472_p2 and_ln159_83_fu_6478_p2 select_ln159_54_fu_6484_p3 or_ln159_34_fu_6492_p2 select_ln159_55_fu_6498_p3 sparsemux_17_4_24_1_1_U338 mul_24s_17s_41_1_1_U339 add_ln159_14_fu_6545_p2 xor_ln159_70_fu_6558_p2 and_ln159_84_fu_6564_p2 icmp_ln159_42_fu_6048_p2 icmp_ln159_43_fu_6064_p2 icmp_ln159_44_fu_6070_p2 select_ln159_56_fu_6578_p3 xor_ln159_71_fu_6584_p2 and_ln159_85_fu_6590_p2 select_ln159_57_fu_6595_p3 and_ln159_86_fu_6602_p2 xor_ln159_72_fu_6607_p2 or_ln159_35_fu_6613_p2 xor_ln159_73_fu_6619_p2 and_ln159_87_fu_6625_p2 and_ln159_88_fu_6631_p2 or_ln159_48_fu_6637_p2 xor_ln159_74_fu_6643_p2 and_ln159_89_fu_6649_p2 select_ln159_58_fu_6655_p3 or_ln159_36_fu_6663_p2 select_ln159_59_fu_6669_p3 sparsemux_17_4_24_1_1_U340 mul_24s_17s_41_1_1_U341 add_ln159_15_fu_6716_p2 xor_ln159_75_fu_6729_p2 and_ln159_90_fu_6735_p2 icmp_ln159_45_fu_6144_p2 icmp_ln159_46_fu_6160_p2 icmp_ln159_47_fu_6166_p2 select_ln159_60_fu_6749_p3 xor_ln159_76_fu_6755_p2 and_ln159_91_fu_6761_p2 select_ln159_61_fu_6766_p3 and_ln159_92_fu_6773_p2 xor_ln159_77_fu_6778_p2 or_ln159_37_fu_6784_p2 xor_ln159_78_fu_6790_p2 and_ln159_93_fu_6796_p2 and_ln159_94_fu_6802_p2 or_ln159_49_fu_6808_p2 xor_ln159_79_fu_6814_p2 and_ln159_95_fu_6820_p2 select_ln159_62_fu_6826_p3 or_ln159_38_fu_6834_p2 select_ln159_63_fu_6840_p3 add_ln156_fu_3153_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_156_103",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_156_103_fu_1053",
          "BindInstances": "sparsemux_17_4_24_1_1_U379 mul_24s_17s_41_1_1_U383 add_ln159_fu_3194_p2 xor_ln159_fu_3207_p2 and_ln159_fu_3213_p2 icmp_ln159_fu_2853_p2 icmp_ln159_1_fu_2869_p2 icmp_ln159_2_fu_2875_p2 select_ln159_fu_3227_p3 xor_ln159_1_fu_3233_p2 and_ln159_1_fu_3239_p2 select_ln159_1_fu_3244_p3 and_ln159_2_fu_3251_p2 xor_ln159_2_fu_3256_p2 or_ln159_fu_3262_p2 xor_ln159_3_fu_3268_p2 and_ln159_3_fu_3274_p2 and_ln159_4_fu_3280_p2 or_ln159_1_fu_3286_p2 xor_ln159_4_fu_3292_p2 and_ln159_5_fu_3298_p2 select_ln159_2_fu_3304_p3 or_ln159_2_fu_3312_p2 select_ln159_3_fu_3318_p3 sparsemux_17_4_24_1_1_U380 mul_24s_17s_41_1_1_U384 add_ln159_1_fu_3425_p2 xor_ln159_5_fu_3438_p2 and_ln159_6_fu_3444_p2 icmp_ln159_3_fu_3011_p2 icmp_ln159_4_fu_3027_p2 icmp_ln159_5_fu_3033_p2 select_ln159_4_fu_3458_p3 xor_ln159_6_fu_3464_p2 and_ln159_7_fu_3470_p2 select_ln159_5_fu_3475_p3 and_ln159_8_fu_3482_p2 xor_ln159_7_fu_3487_p2 or_ln159_3_fu_3493_p2 xor_ln159_8_fu_3499_p2 and_ln159_9_fu_3505_p2 and_ln159_10_fu_3511_p2 or_ln159_4_fu_3517_p2 xor_ln159_9_fu_3523_p2 and_ln159_11_fu_3529_p2 select_ln159_6_fu_3535_p3 or_ln159_5_fu_3543_p2 select_ln159_7_fu_3549_p3 sparsemux_17_4_24_1_1_U381 mul_24s_17s_41_1_1_U385 add_ln159_2_fu_3596_p2 xor_ln159_10_fu_3609_p2 and_ln159_12_fu_3615_p2 icmp_ln159_6_fu_3068_p2 icmp_ln159_7_fu_3084_p2 icmp_ln159_8_fu_3090_p2 select_ln159_8_fu_3629_p3 xor_ln159_11_fu_3635_p2 and_ln159_13_fu_3641_p2 select_ln159_9_fu_3646_p3 and_ln159_14_fu_3653_p2 xor_ln159_12_fu_3658_p2 or_ln159_6_fu_3664_p2 xor_ln159_13_fu_3670_p2 and_ln159_15_fu_3676_p2 and_ln159_16_fu_3682_p2 or_ln159_7_fu_3688_p2 xor_ln159_14_fu_3694_p2 and_ln159_17_fu_3700_p2 select_ln159_10_fu_3706_p3 or_ln159_8_fu_3714_p2 select_ln159_11_fu_3720_p3 sparsemux_17_4_24_1_1_U382 mul_24s_17s_41_1_1_U386 add_ln159_3_fu_3767_p2 xor_ln159_15_fu_3780_p2 and_ln159_18_fu_3786_p2 icmp_ln159_9_fu_3125_p2 icmp_ln159_10_fu_3141_p2 icmp_ln159_11_fu_3147_p2 select_ln159_12_fu_3800_p3 xor_ln159_16_fu_3806_p2 and_ln159_19_fu_3812_p2 select_ln159_13_fu_3817_p3 and_ln159_20_fu_3824_p2 xor_ln159_17_fu_3829_p2 or_ln159_9_fu_3835_p2 xor_ln159_18_fu_3841_p2 and_ln159_21_fu_3847_p2 and_ln159_22_fu_3853_p2 or_ln159_10_fu_3859_p2 xor_ln159_19_fu_3865_p2 and_ln159_23_fu_3871_p2 select_ln159_14_fu_3877_p3 or_ln159_11_fu_3885_p2 select_ln159_15_fu_3891_p3 sparsemux_17_4_24_1_1_U379 mul_24s_17s_41_1_1_U387 add_ln159_4_fu_4223_p2 xor_ln159_20_fu_4236_p2 and_ln159_24_fu_4242_p2 icmp_ln159_12_fu_3936_p2 icmp_ln159_13_fu_3952_p2 icmp_ln159_14_fu_3958_p2 select_ln159_16_fu_4256_p3 xor_ln159_21_fu_4262_p2 and_ln159_25_fu_4268_p2 select_ln159_17_fu_4273_p3 and_ln159_26_fu_4280_p2 xor_ln159_22_fu_4285_p2 or_ln159_12_fu_4291_p2 xor_ln159_23_fu_4297_p2 and_ln159_27_fu_4303_p2 and_ln159_28_fu_4309_p2 or_ln159_13_fu_4315_p2 xor_ln159_24_fu_4321_p2 and_ln159_29_fu_4327_p2 select_ln159_18_fu_4333_p3 or_ln159_14_fu_4341_p2 select_ln159_19_fu_4347_p3 sparsemux_17_4_24_1_1_U380 mul_24s_17s_41_1_1_U388 add_ln159_5_fu_4394_p2 xor_ln159_25_fu_4407_p2 and_ln159_30_fu_4413_p2 icmp_ln159_15_fu_3993_p2 icmp_ln159_16_fu_4009_p2 icmp_ln159_17_fu_4015_p2 select_ln159_20_fu_4427_p3 xor_ln159_26_fu_4433_p2 and_ln159_31_fu_4439_p2 select_ln159_21_fu_4444_p3 and_ln159_32_fu_4451_p2 xor_ln159_27_fu_4456_p2 or_ln159_15_fu_4462_p2 xor_ln159_28_fu_4468_p2 and_ln159_33_fu_4474_p2 and_ln159_34_fu_4480_p2 or_ln159_16_fu_4486_p2 xor_ln159_29_fu_4492_p2 and_ln159_35_fu_4498_p2 select_ln159_22_fu_4504_p3 or_ln159_17_fu_4512_p2 select_ln159_23_fu_4518_p3 sparsemux_17_4_24_1_1_U381 mul_24s_17s_41_1_1_U389 add_ln159_6_fu_4565_p2 xor_ln159_30_fu_4578_p2 and_ln159_36_fu_4584_p2 icmp_ln159_18_fu_4050_p2 icmp_ln159_19_fu_4066_p2 icmp_ln159_20_fu_4072_p2 select_ln159_24_fu_4598_p3 xor_ln159_31_fu_4604_p2 and_ln159_37_fu_4610_p2 select_ln159_25_fu_4615_p3 and_ln159_38_fu_4622_p2 xor_ln159_32_fu_4627_p2 or_ln159_18_fu_4633_p2 xor_ln159_33_fu_4639_p2 and_ln159_39_fu_4645_p2 and_ln159_40_fu_4651_p2 or_ln159_19_fu_4657_p2 xor_ln159_34_fu_4663_p2 and_ln159_41_fu_4669_p2 select_ln159_26_fu_4675_p3 or_ln159_20_fu_4683_p2 select_ln159_27_fu_4689_p3 sparsemux_17_4_24_1_1_U382 mul_24s_17s_41_1_1_U390 add_ln159_7_fu_4736_p2 xor_ln159_35_fu_4749_p2 and_ln159_42_fu_4755_p2 icmp_ln159_21_fu_4107_p2 icmp_ln159_22_fu_4123_p2 icmp_ln159_23_fu_4129_p2 select_ln159_28_fu_4769_p3 xor_ln159_36_fu_4775_p2 and_ln159_43_fu_4781_p2 select_ln159_29_fu_4786_p3 and_ln159_44_fu_4793_p2 xor_ln159_37_fu_4798_p2 or_ln159_21_fu_4804_p2 xor_ln159_38_fu_4810_p2 and_ln159_45_fu_4816_p2 and_ln159_46_fu_4822_p2 or_ln159_22_fu_4828_p2 xor_ln159_39_fu_4834_p2 and_ln159_47_fu_4840_p2 select_ln159_30_fu_4846_p3 or_ln159_23_fu_4854_p2 select_ln159_31_fu_4860_p3 sparsemux_17_4_24_1_1_U379 mul_24s_17s_41_1_1_U391 add_ln159_8_fu_5135_p2 xor_ln159_40_fu_5148_p2 and_ln159_48_fu_5154_p2 icmp_ln159_24_fu_4905_p2 icmp_ln159_25_fu_4921_p2 icmp_ln159_26_fu_4927_p2 select_ln159_32_fu_5168_p3 xor_ln159_41_fu_5174_p2 and_ln159_49_fu_5180_p2 select_ln159_33_fu_5185_p3 and_ln159_50_fu_5192_p2 xor_ln159_42_fu_5197_p2 or_ln159_24_fu_5203_p2 xor_ln159_43_fu_5209_p2 and_ln159_51_fu_5215_p2 and_ln159_52_fu_5221_p2 or_ln159_25_fu_5227_p2 xor_ln159_44_fu_5233_p2 and_ln159_53_fu_5239_p2 select_ln159_34_fu_5245_p3 or_ln159_26_fu_5253_p2 select_ln159_35_fu_5259_p3 sparsemux_17_4_24_1_1_U380 mul_24s_17s_41_1_1_U392 add_ln159_9_fu_5306_p2 xor_ln159_45_fu_5319_p2 and_ln159_54_fu_5325_p2 icmp_ln159_27_fu_4962_p2 icmp_ln159_28_fu_4978_p2 icmp_ln159_29_fu_4984_p2 select_ln159_36_fu_5339_p3 xor_ln159_46_fu_5345_p2 and_ln159_55_fu_5351_p2 select_ln159_37_fu_5356_p3 and_ln159_56_fu_5363_p2 xor_ln159_47_fu_5368_p2 or_ln159_27_fu_5374_p2 xor_ln159_48_fu_5380_p2 and_ln159_57_fu_5386_p2 and_ln159_58_fu_5392_p2 or_ln159_28_fu_5398_p2 xor_ln159_49_fu_5404_p2 and_ln159_59_fu_5410_p2 select_ln159_38_fu_5416_p3 or_ln159_29_fu_5424_p2 select_ln159_39_fu_5430_p3 sparsemux_17_4_24_1_1_U381 mul_24s_17s_41_1_1_U393 add_ln159_10_fu_5477_p2 xor_ln159_50_fu_5490_p2 and_ln159_60_fu_5496_p2 icmp_ln159_30_fu_5019_p2 icmp_ln159_31_fu_5035_p2 icmp_ln159_32_fu_5041_p2 select_ln159_40_fu_5510_p3 xor_ln159_51_fu_5516_p2 and_ln159_61_fu_5522_p2 select_ln159_41_fu_5527_p3 and_ln159_62_fu_5534_p2 xor_ln159_52_fu_5539_p2 or_ln159_30_fu_5545_p2 xor_ln159_53_fu_5551_p2 and_ln159_63_fu_5557_p2 and_ln159_64_fu_5563_p2 or_ln159_31_fu_5569_p2 xor_ln159_54_fu_5575_p2 and_ln159_65_fu_5581_p2 select_ln159_42_fu_5587_p3 or_ln159_32_fu_5595_p2 select_ln159_43_fu_5601_p3 sparsemux_17_4_24_1_1_U382 mul_24s_17s_41_1_1_U394 add_ln159_11_fu_5648_p2 xor_ln159_55_fu_5661_p2 and_ln159_66_fu_5667_p2 icmp_ln159_33_fu_5076_p2 icmp_ln159_34_fu_5092_p2 icmp_ln159_35_fu_5098_p2 select_ln159_44_fu_5681_p3 xor_ln159_56_fu_5687_p2 and_ln159_67_fu_5693_p2 select_ln159_45_fu_5698_p3 and_ln159_68_fu_5705_p2 xor_ln159_57_fu_5710_p2 or_ln159_33_fu_5716_p2 xor_ln159_58_fu_5722_p2 and_ln159_69_fu_5728_p2 and_ln159_70_fu_5734_p2 or_ln159_34_fu_5740_p2 xor_ln159_59_fu_5746_p2 and_ln159_71_fu_5752_p2 select_ln159_46_fu_5758_p3 or_ln159_35_fu_5766_p2 select_ln159_47_fu_5772_p3 sparsemux_17_4_24_1_1_U395 mul_24s_17s_41_1_1_U396 add_ln159_12_fu_6203_p2 xor_ln159_60_fu_6216_p2 and_ln159_72_fu_6222_p2 icmp_ln159_36_fu_5856_p2 icmp_ln159_37_fu_5872_p2 icmp_ln159_38_fu_5878_p2 select_ln159_48_fu_6236_p3 xor_ln159_61_fu_6242_p2 and_ln159_73_fu_6248_p2 select_ln159_49_fu_6253_p3 and_ln159_74_fu_6260_p2 xor_ln159_62_fu_6265_p2 or_ln159_36_fu_6271_p2 xor_ln159_63_fu_6277_p2 and_ln159_75_fu_6283_p2 and_ln159_76_fu_6289_p2 or_ln159_37_fu_6295_p2 xor_ln159_64_fu_6301_p2 and_ln159_77_fu_6307_p2 select_ln159_50_fu_6313_p3 or_ln159_38_fu_6321_p2 select_ln159_51_fu_6327_p3 sparsemux_17_4_24_1_1_U397 mul_24s_17s_41_1_1_U398 add_ln159_13_fu_6374_p2 xor_ln159_65_fu_6387_p2 and_ln159_78_fu_6393_p2 icmp_ln159_39_fu_5952_p2 icmp_ln159_40_fu_5968_p2 icmp_ln159_41_fu_5974_p2 select_ln159_52_fu_6407_p3 xor_ln159_66_fu_6413_p2 and_ln159_79_fu_6419_p2 select_ln159_53_fu_6424_p3 and_ln159_80_fu_6431_p2 xor_ln159_67_fu_6436_p2 or_ln159_39_fu_6442_p2 xor_ln159_68_fu_6448_p2 and_ln159_81_fu_6454_p2 and_ln159_82_fu_6460_p2 or_ln159_40_fu_6466_p2 xor_ln159_69_fu_6472_p2 and_ln159_83_fu_6478_p2 select_ln159_54_fu_6484_p3 or_ln159_41_fu_6492_p2 select_ln159_55_fu_6498_p3 sparsemux_17_4_24_1_1_U399 mul_24s_17s_41_1_1_U400 add_ln159_14_fu_6545_p2 xor_ln159_70_fu_6558_p2 and_ln159_84_fu_6564_p2 icmp_ln159_42_fu_6048_p2 icmp_ln159_43_fu_6064_p2 icmp_ln159_44_fu_6070_p2 select_ln159_56_fu_6578_p3 xor_ln159_71_fu_6584_p2 and_ln159_85_fu_6590_p2 select_ln159_57_fu_6595_p3 and_ln159_86_fu_6602_p2 xor_ln159_72_fu_6607_p2 or_ln159_42_fu_6613_p2 xor_ln159_73_fu_6619_p2 and_ln159_87_fu_6625_p2 and_ln159_88_fu_6631_p2 or_ln159_43_fu_6637_p2 xor_ln159_74_fu_6643_p2 and_ln159_89_fu_6649_p2 select_ln159_58_fu_6655_p3 or_ln159_44_fu_6663_p2 select_ln159_59_fu_6669_p3 sparsemux_17_4_24_1_1_U401 mul_24s_17s_41_1_1_U402 add_ln159_15_fu_6716_p2 xor_ln159_75_fu_6729_p2 and_ln159_90_fu_6735_p2 icmp_ln159_45_fu_6144_p2 icmp_ln159_46_fu_6160_p2 icmp_ln159_47_fu_6166_p2 select_ln159_60_fu_6749_p3 xor_ln159_76_fu_6755_p2 and_ln159_91_fu_6761_p2 select_ln159_61_fu_6766_p3 and_ln159_92_fu_6773_p2 xor_ln159_77_fu_6778_p2 or_ln159_45_fu_6784_p2 xor_ln159_78_fu_6790_p2 and_ln159_93_fu_6796_p2 and_ln159_94_fu_6802_p2 or_ln159_46_fu_6808_p2 xor_ln159_79_fu_6814_p2 and_ln159_95_fu_6820_p2 select_ln159_62_fu_6826_p3 or_ln159_47_fu_6834_p2 select_ln159_63_fu_6840_p3 add_ln156_fu_3153_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12_fu_1092",
          "BindInstances": "icmp_ln164_fu_632_p2 add_ln164_1_fu_638_p2 add_ln164_fu_650_p2 icmp_ln165_fu_656_p2 select_ln164_fu_662_p3 select_ln164_1_fu_670_p3 sparsemux_33_4_24_1_1_U438 sparsemux_33_4_24_1_1_U439 select_ln167_fu_913_p3 add_ln165_fu_750_p2"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_VITIS_LOOP_104_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_122_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_130_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_122_51": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_130_62": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Outline_VITIS_LOOP_118_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_156_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_156_103": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_VITIS_LOOP_104_1": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.176"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_104_1",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3": {
        "Latency": {
          "LatencyBest": "16387",
          "LatencyAvg": "16387",
          "LatencyWorst": "16387",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_110_2_VITIS_LOOP_111_3",
            "TripCount": "16384",
            "Latency": "16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "75",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "174",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_122_5": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "25.201"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_122_5",
            "TripCount": "4",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "70",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1933",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_130_6": {
        "Latency": {
          "LatencyBest": "47",
          "LatencyAvg": "47",
          "LatencyWorst": "47",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.823"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_130_6",
            "TripCount": "4",
            "Latency": "45",
            "PipelineII": "1",
            "PipelineDepth": "43"
          }],
        "Area": {
          "FF": "51227",
          "AVAIL_FF": "141120",
          "UTIL_FF": "36",
          "LUT": "40692",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "57",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_122_51": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "25.201"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_122_5",
            "TripCount": "4",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "70",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1933",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_130_62": {
        "Latency": {
          "LatencyBest": "47",
          "LatencyAvg": "47",
          "LatencyWorst": "47",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.823"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_130_6",
            "TripCount": "4",
            "Latency": "45",
            "PipelineII": "1",
            "PipelineDepth": "43"
          }],
        "Area": {
          "FF": "51227",
          "AVAIL_FF": "141120",
          "UTIL_FF": "36",
          "LUT": "40692",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "57",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Outline_VITIS_LOOP_118_4": {
        "Latency": {
          "LatencyBest": "7425",
          "LatencyAvg": "7425",
          "LatencyWorst": "7425",
          "PipelineII": "7425",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "25.201"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_118_4",
            "TripCount": "128",
            "Latency": "7424",
            "PipelineII": "",
            "PipelineDepth": "58"
          }],
        "Area": {
          "FF": "102668",
          "AVAIL_FF": "141120",
          "UTIL_FF": "72",
          "LUT": "86378",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "122",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "24.712"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_143_7_VITIS_LOOP_144_8",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "1849",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "3840",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_156_10": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.323"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_156_10",
            "TripCount": "16",
            "Latency": "65",
            "PipelineII": "4",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "4",
          "FF": "1239",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "5818",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_156_103": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.323"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_156_10",
            "TripCount": "16",
            "Latency": "65",
            "PipelineII": "4",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "4",
          "FF": "1239",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "5818",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12": {
        "Latency": {
          "LatencyBest": "16387",
          "LatencyAvg": "16387",
          "LatencyWorst": "16387",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_164_11_VITIS_LOOP_165_12",
            "TripCount": "16384",
            "Latency": "16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "65",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "344",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "43556",
          "LatencyAvg": "43556",
          "LatencyWorst": "43556",
          "PipelineII": "43557",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "25.201"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_152_9",
            "TripCount": "32",
            "Latency": "2240",
            "PipelineII": "",
            "PipelineDepth": "70"
          }],
        "Area": {
          "BRAM_18K": "546",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "126",
          "DSP": "32",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "8",
          "FF": "109638",
          "AVAIL_FF": "141120",
          "UTIL_FF": "77",
          "LUT": "112793",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "159",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-03 00:42:16 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
