

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Tue Feb  4 17:38:15 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        fir3
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: zynquplusRFSOC
    * Target device:  xczu48dr-ffvg1517-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |           Modules           | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |           & Loops           | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-----------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ fir                        |     -|  0.08|      119|  595.000|         -|      120|     -|        no|     -|   -|  418 (~0%)|  710 (~0%)|    -|
    | + fir_Pipeline_1            |     -|  2.00|       12|   60.000|         -|       12|     -|        no|     -|   -|    6 (~0%)|   51 (~0%)|    -|
    |  o Loop 1                   |     -|  3.65|       10|   50.000|         1|        1|    10|       yes|     -|   -|          -|          -|    -|
    | + fir_Pipeline_sample_loop  |     -|  0.08|      103|  515.000|         -|      103|     -|        no|     -|   -|  333 (~0%)|  557 (~0%)|    -|
    |  o sample_loop              |     -|  3.65|      101|  505.000|         3|        1|   100|       yes|     -|   -|          -|          -|    -|
    +-----------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* AXIS
+-----------+-----------+---------------+-------+--------+--------+
| Interface | Direction | Register Mode | TDATA | TREADY | TVALID |
+-----------+-----------+---------------+-------+--------+--------+
| in_r      | in        | both          | 32    | 1      | 1      |
| out_r     | out       | both          | 32    | 1      | 1      |
+-----------+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| in       | in        | int*     |
| out      | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| in       | in_r         | interface |
| out      | out_r        | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------+-----+--------+-------------+-------+--------+---------+
| Name                        | DSP | Pragma | Variable    | Op    | Impl   | Latency |
+-----------------------------+-----+--------+-------------+-------+--------+---------+
| + fir                       | 0   |        |             |       |        |         |
|  + fir_Pipeline_1           | 0   |        |             |       |        |         |
|    exitcond102_fu_165_p2    |     |        | exitcond102 | seteq | auto   | 0       |
|    empty_11_fu_171_p2       |     |        | empty_11    | add   | fabric | 0       |
|  + fir_Pipeline_sample_loop | 0   |        |             |       |        |         |
|    icmp_ln16_fu_224_p2      |     |        | icmp_ln16   | seteq | auto   | 0       |
|    add_ln16_fu_230_p2       |     |        | add_ln16    | add   | fabric | 0       |
|    sub_ln25_fu_276_p2       |     |        | sub_ln25    | sub   | fabric | 0       |
|    tmp2_fu_306_p2           |     |        | tmp2        | sub   | fabric | 0       |
|    tmp3_fu_312_p2           |     |        | tmp3        | add   | fabric | 0       |
|    tmp4_fu_324_p2           |     |        | tmp4        | add   | fabric | 0       |
|    tmp61_fu_330_p2          |     |        | tmp61       | sub   | fabric | 0       |
+-----------------------------+-----+--------+-------------+-------+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + fir             |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------+-----------------------+
| Type      | Options       | Location              |
+-----------+---------------+-----------------------+
| interface | axis port=in  | fir.cpp:4 in fir, in  |
| interface | axis port=out | fir.cpp:5 in fir, out |
+-----------+---------------+-----------------------+


