library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity BDC7Seg is

	port
	(
		-- Input ports
		IA : in STD_LOGIC;
		IB : in STD_LOGIC;
		IC : in STD_LOGIC;
		ID : in STD_LOGIC;


		-- Output ports
		F : out std_logic_vector (6 downto 0);
		
	);
end BCD7Seg;

architecture BCD7Seg_Arch of BCD7Seg is

	signal ABDC : std_logic_vector(3 downto 0)

begin

	ABCD <= IA & IB & IC & ID;

	with (ABCD) select
		F <= '1111110' when "0000",
			  '0110000' when "0001",
			  '1101101' when "0010",
			  '1111001' when "0011",
			  '0110011' when "0100",
			  '1011011' when "0101",
			  '0011111' when "0110",
			  '1110000' when "0111",
			  '1111111' when "1000",
			  '1110011' when "1001";		
	
end BCD7Seg_Arch;
