{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476954332775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476954332776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 17:05:32 2016 " "Processing started: Thu Oct 20 17:05:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476954332776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476954332776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OpenMIPS_SOPC -c OpenMIPS_SOPC " "Command: quartus_map --read_settings_files=on --write_settings_files=off OpenMIPS_SOPC -c OpenMIPS_SOPC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476954332776 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1476954334562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_bus_if " "Found entity 1: wishbone_bus_if" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb2sdrc.v 1 1 " "Found 1 design units, including 1 entities, in source file wb2sdrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb2sdrc " "Found entity 1: wb2sdrc" {  } { { "wb2sdrc.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb2sdrc.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_top " "Found entity 1: flash_top" {  } { { "wb_flash.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_flash.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_top.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_top " "Found entity 1: wb_conmax_top" {  } { { "wb_conmax_top.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_top.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_slave_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_slave_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_slave_if " "Found entity 1: wb_conmax_slave_if" {  } { { "wb_conmax_slave_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_slave_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334732 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(146) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(146)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_rf.v" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954334734 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(147) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(147)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_rf.v" 147 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954334735 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(148) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(148)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_rf.v" 148 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954334735 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(149) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(149)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_rf.v" 149 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954334735 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(150) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(150)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_rf.v" 150 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954334735 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(151) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(151)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_rf.v" 151 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954334735 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(152) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(152)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_rf.v" 152 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954334735 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(153) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(153)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_rf.v" 153 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954334735 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(154) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(154)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_rf.v" 154 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954334735 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(155) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(155)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_rf.v" 155 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954334735 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(156) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(156)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_rf.v" 156 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954334735 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(157) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(157)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_rf.v" 157 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954334735 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(158) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(158)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_rf.v" 158 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954334735 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(159) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(159)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_rf.v" 159 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954334735 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(160) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(160)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_rf.v" 160 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954334736 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(161) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(161)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_rf.v" 161 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954334736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_rf " "Found entity 1: wb_conmax_rf" {  } { { "wb_conmax_rf.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_rf.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_pri_enc.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_pri_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_enc " "Found entity 1: wb_conmax_pri_enc" {  } { { "wb_conmax_pri_enc.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_pri_enc.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_pri_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_pri_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_dec " "Found entity 1: wb_conmax_pri_dec" {  } { { "wb_conmax_pri_dec.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_pri_dec.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_msel.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_msel.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_msel " "Found entity 1: wb_conmax_msel" {  } { { "wb_conmax_msel.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_msel.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_master_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_master_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_master_if " "Found entity 1: wb_conmax_master_if" {  } { { "wb_conmax_master_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_master_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file wb_conmax_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_arb " "Found entity 1: wb_conmax_arb" {  } { { "wb_conmax_arb.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_arb.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "uart_wb.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "uart_transmitter.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "uart_top.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_top.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "uart_tfifo.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "uart_sync_flops.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "uart_rfifo.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "uart_receiver.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file uart_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_debug_if.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_debug_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug_if " "Found entity 1: uart_debug_if" {  } { { "uart_debug_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_debug_if.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "sync_fifo.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sync_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334784 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(739) " "Verilog HDL warning at sdrc_xfr_ctl.v(739): extended using \"x\" or \"z\"" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 739 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1476954334787 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(740) " "Verilog HDL warning at sdrc_xfr_ctl.v(740): extended using \"x\" or \"z\"" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 740 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1476954334787 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(754) " "Verilog HDL warning at sdrc_xfr_ctl.v(754): extended using \"x\" or \"z\"" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 754 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1476954334787 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(755) " "Verilog HDL warning at sdrc_xfr_ctl.v(755): extended using \"x\" or \"z\"" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 755 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1476954334787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_xfr_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_xfr_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_xfr_ctl " "Found entity 1: sdrc_xfr_ctl" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_top " "Found entity 1: sdrc_top" {  } { { "sdrc_top.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_top.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_req_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_req_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_req_gen " "Found entity 1: sdrc_req_gen" {  } { { "sdrc_req_gen.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_req_gen.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_define.v 0 0 " "Found 0 design units, including 0 entities, in source file sdrc_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_core " "Found entity 1: sdrc_core" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_bs_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_bs_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bs_convert " "Found entity 1: sdrc_bs_convert" {  } { { "sdrc_bs_convert.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bs_convert.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334803 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(269) " "Verilog HDL warning at sdrc_bank_fsm.v(269): extended using \"x\" or \"z\"" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_fsm.v" 269 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1476954334807 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(271) " "Verilog HDL warning at sdrc_bank_fsm.v(271): extended using \"x\" or \"z\"" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_fsm.v" 271 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1476954334807 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(295) " "Verilog HDL warning at sdrc_bank_fsm.v(295): extended using \"x\" or \"z\"" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_fsm.v" 295 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1476954334807 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(297) " "Verilog HDL warning at sdrc_bank_fsm.v(297): extended using \"x\" or \"z\"" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_fsm.v" 297 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1476954334807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_bank_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_bank_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bank_fsm " "Found entity 1: sdrc_bank_fsm" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_fsm.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_bank_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_bank_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bank_ctl " "Found entity 1: sdrc_bank_ctl" {  } { { "sdrc_bank_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_ctl.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/regfile.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "raminfr.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/pc_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 OpenMIPS_SOPC " "Found entity 1: OpenMIPS_SOPC" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_min_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc " "Found entity 1: openmips_min_sopc" {  } { { "openmips_min_sopc.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips_min_sopc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips " "Found entity 1: openmips" {  } { { "openmips.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem_wb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "llbit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file llbit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 LLbit_reg " "Found entity 1: LLbit_reg" {  } { { "LLbit_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/LLbit_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hilo_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file hilo_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hilo_reg " "Found entity 1: hilo_reg" {  } { { "hilo_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/hilo_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file gpio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_top " "Found entity 1: gpio_top" {  } { { "gpio_top.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/gpio_top.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file gpio_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334865 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div.v(32) " "Verilog HDL information at div.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "div.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/div.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1476954334868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/div.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defines.v 0 0 " "Found 0 design units, including 0 entities, in source file defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp0_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file cp0_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 cp0_reg " "Found entity 1: cp0_reg" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "async_fifo.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/async_fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954334879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954334879 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_overrun uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_overrun\"" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334879 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_push_pulse uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_push_pulse\"" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334879 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2x_idle sdrc_core.v(278) " "Verilog HDL Implicit Net warning at sdrc_core.v(278): created implicit net for \"r2x_idle\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334879 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_req sdrc_core.v(290) " "Verilog HDL Implicit Net warning at sdrc_core.v(290): created implicit net for \"r2b_req\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334879 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_start sdrc_core.v(292) " "Verilog HDL Implicit Net warning at sdrc_core.v(292): created implicit net for \"r2b_start\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334879 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_last sdrc_core.v(293) " "Verilog HDL Implicit Net warning at sdrc_core.v(293): created implicit net for \"r2b_last\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_wrap sdrc_core.v(294) " "Verilog HDL Implicit Net warning at sdrc_core.v(294): created implicit net for \"r2b_wrap\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_write sdrc_core.v(299) " "Verilog HDL Implicit Net warning at sdrc_core.v(299): created implicit net for \"r2b_write\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 299 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2r_ack sdrc_core.v(300) " "Verilog HDL Implicit Net warning at sdrc_core.v(300): created implicit net for \"b2r_ack\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2r_arb_ok sdrc_core.v(301) " "Verilog HDL Implicit Net warning at sdrc_core.v(301): created implicit net for \"b2r_arb_ok\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 301 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_idle sdrc_core.v(330) " "Verilog HDL Implicit Net warning at sdrc_core.v(330): created implicit net for \"b2x_idle\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 330 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_req sdrc_core.v(331) " "Verilog HDL Implicit Net warning at sdrc_core.v(331): created implicit net for \"b2x_req\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 331 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_start sdrc_core.v(332) " "Verilog HDL Implicit Net warning at sdrc_core.v(332): created implicit net for \"b2x_start\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 332 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_last sdrc_core.v(333) " "Verilog HDL Implicit Net warning at sdrc_core.v(333): created implicit net for \"b2x_last\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_wrap sdrc_core.v(334) " "Verilog HDL Implicit Net warning at sdrc_core.v(334): created implicit net for \"b2x_wrap\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_ack sdrc_core.v(340) " "Verilog HDL Implicit Net warning at sdrc_core.v(340): created implicit net for \"x2b_ack\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 340 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_tras_ok sdrc_core.v(343) " "Verilog HDL Implicit Net warning at sdrc_core.v(343): created implicit net for \"b2x_tras_ok\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 343 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_refresh sdrc_core.v(344) " "Verilog HDL Implicit Net warning at sdrc_core.v(344): created implicit net for \"x2b_refresh\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 344 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_act_ok sdrc_core.v(346) " "Verilog HDL Implicit Net warning at sdrc_core.v(346): created implicit net for \"x2b_act_ok\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_rdok sdrc_core.v(347) " "Verilog HDL Implicit Net warning at sdrc_core.v(347): created implicit net for \"x2b_rdok\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334881 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_wrok sdrc_core.v(348) " "Verilog HDL Implicit Net warning at sdrc_core.v(348): created implicit net for \"x2b_wrok\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 348 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334881 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdstart sdrc_core.v(406) " "Verilog HDL Implicit Net warning at sdrc_core.v(406): created implicit net for \"x2a_rdstart\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 406 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334881 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrstart sdrc_core.v(407) " "Verilog HDL Implicit Net warning at sdrc_core.v(407): created implicit net for \"x2a_wrstart\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 407 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334881 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdlast sdrc_core.v(409) " "Verilog HDL Implicit Net warning at sdrc_core.v(409): created implicit net for \"x2a_rdlast\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 409 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334881 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrlast sdrc_core.v(410) " "Verilog HDL Implicit Net warning at sdrc_core.v(410): created implicit net for \"x2a_wrlast\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 410 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334881 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrnext sdrc_core.v(413) " "Verilog HDL Implicit Net warning at sdrc_core.v(413): created implicit net for \"x2a_wrnext\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 413 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334881 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdok sdrc_core.v(415) " "Verilog HDL Implicit Net warning at sdrc_core.v(415): created implicit net for \"x2a_rdok\"" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 415 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334881 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rom_addr_o openmips.v(220) " "Verilog HDL Implicit Net warning at openmips.v(220): created implicit net for \"rom_addr_o\"" {  } { { "openmips.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 220 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954334881 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(144) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(144): conditional expression evaluates to a constant" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 144 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334905 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(199) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(199): conditional expression evaluates to a constant" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 199 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334906 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(200) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(200): conditional expression evaluates to a constant" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 200 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334906 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(287) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(287): conditional expression evaluates to a constant" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 287 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334907 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(291) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(291): conditional expression evaluates to a constant" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 291 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334907 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_core.v(207) " "Verilog HDL or VHDL warning at sdrc_core.v(207): conditional expression evaluates to a constant" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 207 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334910 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_core.v(213) " "Verilog HDL or VHDL warning at sdrc_core.v(213): conditional expression evaluates to a constant" {  } { { "sdrc_core.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 213 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334910 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(166) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(166): conditional expression evaluates to a constant" {  } { { "sdrc_req_gen.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_req_gen.v" 166 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334910 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(144) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(144): conditional expression evaluates to a constant" {  } { { "sdrc_req_gen.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_req_gen.v" 144 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334911 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(162) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(162): conditional expression evaluates to a constant" {  } { { "sdrc_req_gen.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_req_gen.v" 162 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334911 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(110) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(110): conditional expression evaluates to a constant" {  } { { "sdrc_bank_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_ctl.v" 110 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334912 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(147) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(147): conditional expression evaluates to a constant" {  } { { "sdrc_bank_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_ctl.v" 147 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334912 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(120) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(120): conditional expression evaluates to a constant" {  } { { "sdrc_bank_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_ctl.v" 120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334912 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(139) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(139): conditional expression evaluates to a constant" {  } { { "sdrc_bank_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_ctl.v" 139 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334912 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(232) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(232): conditional expression evaluates to a constant" {  } { { "sdrc_bank_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_ctl.v" 232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334913 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(356) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(356): conditional expression evaluates to a constant" {  } { { "sdrc_bank_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_ctl.v" 356 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334913 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(105) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(105): conditional expression evaluates to a constant" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_fsm.v" 105 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334914 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(143) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(143): conditional expression evaluates to a constant" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_fsm.v" 143 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334914 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(114) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(114): conditional expression evaluates to a constant" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_fsm.v" 114 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334914 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(142) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(142): conditional expression evaluates to a constant" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_fsm.v" 142 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334914 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(277) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(277): conditional expression evaluates to a constant" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_fsm.v" 277 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476954334915 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OpenMIPS_SOPC " "Elaborating entity \"OpenMIPS_SOPC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476954335116 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "HEX0 0 OpenMIPS_SOPC.v(13) " "Net \"HEX0\" at OpenMIPS_SOPC.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1476954335152 "|OpenMIPS_SOPC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "HEX1 0 OpenMIPS_SOPC.v(14) " "Net \"HEX1\" at OpenMIPS_SOPC.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1476954335152 "|OpenMIPS_SOPC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "HEX2 0 OpenMIPS_SOPC.v(15) " "Net \"HEX2\" at OpenMIPS_SOPC.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1476954335152 "|OpenMIPS_SOPC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "HEX3 0 OpenMIPS_SOPC.v(16) " "Net \"HEX3\" at OpenMIPS_SOPC.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1476954335152 "|OpenMIPS_SOPC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DRAM_ADDR 0 OpenMIPS_SOPC.v(37) " "Net \"DRAM_ADDR\" at OpenMIPS_SOPC.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1476954335152 "|OpenMIPS_SOPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openmips_min_sopc openmips_min_sopc:openmips0 " "Elaborating entity \"openmips_min_sopc\" for hierarchy \"openmips_min_sopc:openmips0\"" {  } { { "OpenMIPS_SOPC.v" "openmips0" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openmips openmips_min_sopc:openmips0\|openmips:openmips0 " "Elaborating entity \"openmips\" for hierarchy \"openmips_min_sopc:openmips0\|openmips:openmips0\"" {  } { { "openmips_min_sopc.v" "openmips0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips_min_sopc.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335378 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rom_addr_o openmips.v(220) " "Verilog HDL or VHDL warning at openmips.v(220): object \"rom_addr_o\" assigned a value but never read" {  } { { "openmips.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1476954335379 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 openmips.v(220) " "Verilog HDL assignment warning at openmips.v(220): truncated value with size 32 to match size of target (1)" {  } { { "openmips.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335381 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg openmips_min_sopc:openmips0\|openmips:openmips0\|pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"openmips_min_sopc:openmips0\|openmips:openmips0\|pc_reg:pc_reg0\"" {  } { { "openmips.v" "pc_reg0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0 " "Elaborating entity \"if_id\" for hierarchy \"openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\"" {  } { { "openmips.v" "if_id0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0 " "Elaborating entity \"id\" for hierarchy \"openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\"" {  } { { "openmips.v" "id0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335488 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg1_o id.v(1198) " "Verilog HDL Always Construct warning at id.v(1198): inferring latch(es) for variable \"reg1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476954335513 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg2_o id.v(1221) " "Verilog HDL Always Construct warning at id.v(1221): inferring latch(es) for variable \"reg2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476954335513 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[0\] id.v(1221) " "Inferred latch for \"reg2_o\[0\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335513 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[1\] id.v(1221) " "Inferred latch for \"reg2_o\[1\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335513 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[2\] id.v(1221) " "Inferred latch for \"reg2_o\[2\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335513 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[3\] id.v(1221) " "Inferred latch for \"reg2_o\[3\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335513 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[4\] id.v(1221) " "Inferred latch for \"reg2_o\[4\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335513 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[5\] id.v(1221) " "Inferred latch for \"reg2_o\[5\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335513 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[6\] id.v(1221) " "Inferred latch for \"reg2_o\[6\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335513 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[7\] id.v(1221) " "Inferred latch for \"reg2_o\[7\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335513 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[8\] id.v(1221) " "Inferred latch for \"reg2_o\[8\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335514 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[9\] id.v(1221) " "Inferred latch for \"reg2_o\[9\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335514 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[10\] id.v(1221) " "Inferred latch for \"reg2_o\[10\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335514 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[11\] id.v(1221) " "Inferred latch for \"reg2_o\[11\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335514 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[12\] id.v(1221) " "Inferred latch for \"reg2_o\[12\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335514 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[13\] id.v(1221) " "Inferred latch for \"reg2_o\[13\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335514 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[14\] id.v(1221) " "Inferred latch for \"reg2_o\[14\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335514 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[15\] id.v(1221) " "Inferred latch for \"reg2_o\[15\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335514 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[16\] id.v(1221) " "Inferred latch for \"reg2_o\[16\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335514 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[17\] id.v(1221) " "Inferred latch for \"reg2_o\[17\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335514 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[18\] id.v(1221) " "Inferred latch for \"reg2_o\[18\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335514 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[19\] id.v(1221) " "Inferred latch for \"reg2_o\[19\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335514 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[20\] id.v(1221) " "Inferred latch for \"reg2_o\[20\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335514 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[21\] id.v(1221) " "Inferred latch for \"reg2_o\[21\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335514 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[22\] id.v(1221) " "Inferred latch for \"reg2_o\[22\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335515 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[23\] id.v(1221) " "Inferred latch for \"reg2_o\[23\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335515 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[24\] id.v(1221) " "Inferred latch for \"reg2_o\[24\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335515 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[25\] id.v(1221) " "Inferred latch for \"reg2_o\[25\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335515 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[26\] id.v(1221) " "Inferred latch for \"reg2_o\[26\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335515 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[27\] id.v(1221) " "Inferred latch for \"reg2_o\[27\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335515 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[28\] id.v(1221) " "Inferred latch for \"reg2_o\[28\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335515 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[29\] id.v(1221) " "Inferred latch for \"reg2_o\[29\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335515 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[30\] id.v(1221) " "Inferred latch for \"reg2_o\[30\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335515 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[31\] id.v(1221) " "Inferred latch for \"reg2_o\[31\]\" at id.v(1221)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335515 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[0\] id.v(1198) " "Inferred latch for \"reg1_o\[0\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335515 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[1\] id.v(1198) " "Inferred latch for \"reg1_o\[1\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335515 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[2\] id.v(1198) " "Inferred latch for \"reg1_o\[2\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335515 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[3\] id.v(1198) " "Inferred latch for \"reg1_o\[3\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335515 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[4\] id.v(1198) " "Inferred latch for \"reg1_o\[4\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335515 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[5\] id.v(1198) " "Inferred latch for \"reg1_o\[5\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335515 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[6\] id.v(1198) " "Inferred latch for \"reg1_o\[6\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335515 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[7\] id.v(1198) " "Inferred latch for \"reg1_o\[7\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335515 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[8\] id.v(1198) " "Inferred latch for \"reg1_o\[8\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335516 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[9\] id.v(1198) " "Inferred latch for \"reg1_o\[9\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335516 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[10\] id.v(1198) " "Inferred latch for \"reg1_o\[10\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335516 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[11\] id.v(1198) " "Inferred latch for \"reg1_o\[11\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335516 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[12\] id.v(1198) " "Inferred latch for \"reg1_o\[12\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335516 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[13\] id.v(1198) " "Inferred latch for \"reg1_o\[13\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335516 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[14\] id.v(1198) " "Inferred latch for \"reg1_o\[14\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335516 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[15\] id.v(1198) " "Inferred latch for \"reg1_o\[15\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335516 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[16\] id.v(1198) " "Inferred latch for \"reg1_o\[16\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335516 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[17\] id.v(1198) " "Inferred latch for \"reg1_o\[17\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335516 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[18\] id.v(1198) " "Inferred latch for \"reg1_o\[18\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335516 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[19\] id.v(1198) " "Inferred latch for \"reg1_o\[19\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335516 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[20\] id.v(1198) " "Inferred latch for \"reg1_o\[20\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335516 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[21\] id.v(1198) " "Inferred latch for \"reg1_o\[21\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335516 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[22\] id.v(1198) " "Inferred latch for \"reg1_o\[22\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335516 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[23\] id.v(1198) " "Inferred latch for \"reg1_o\[23\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335516 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[24\] id.v(1198) " "Inferred latch for \"reg1_o\[24\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335516 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[25\] id.v(1198) " "Inferred latch for \"reg1_o\[25\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335516 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[26\] id.v(1198) " "Inferred latch for \"reg1_o\[26\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335517 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[27\] id.v(1198) " "Inferred latch for \"reg1_o\[27\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335517 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[28\] id.v(1198) " "Inferred latch for \"reg1_o\[28\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335517 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[29\] id.v(1198) " "Inferred latch for \"reg1_o\[29\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335517 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[30\] id.v(1198) " "Inferred latch for \"reg1_o\[30\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335517 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[31\] id.v(1198) " "Inferred latch for \"reg1_o\[31\]\" at id.v(1198)" {  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335517 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|id:id0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile openmips_min_sopc:openmips0\|openmips:openmips0\|regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"openmips_min_sopc:openmips0\|openmips:openmips0\|regfile:regfile1\"" {  } { { "openmips.v" "regfile1" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0 " "Elaborating entity \"id_ex\" for hierarchy \"openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\"" {  } { { "openmips.v" "id_ex0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0 " "Elaborating entity \"ex\" for hierarchy \"openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\"" {  } { { "openmips.v" "ex0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335529 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cp0_reg_read_addr_o ex.v(373) " "Verilog HDL Always Construct warning at ex.v(373): inferring latch(es) for variable \"cp0_reg_read_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476954335553 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hilo_temp_o ex.v(422) " "Verilog HDL Always Construct warning at ex.v(422): inferring latch(es) for variable \"hilo_temp_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476954335553 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_o ex.v(422) " "Verilog HDL Always Construct warning at ex.v(422): inferring latch(es) for variable \"cnt_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476954335553 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stallreq_for_madd_msub ex.v(422) " "Verilog HDL Always Construct warning at ex.v(422): inferring latch(es) for variable \"stallreq_for_madd_msub\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476954335553 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hilo_temp1 ex.v(422) " "Verilog HDL Always Construct warning at ex.v(422): inferring latch(es) for variable \"hilo_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476954335553 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[0\] ex.v(422) " "Inferred latch for \"hilo_temp1\[0\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335553 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[1\] ex.v(422) " "Inferred latch for \"hilo_temp1\[1\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335553 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[2\] ex.v(422) " "Inferred latch for \"hilo_temp1\[2\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335553 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[3\] ex.v(422) " "Inferred latch for \"hilo_temp1\[3\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335553 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[4\] ex.v(422) " "Inferred latch for \"hilo_temp1\[4\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[5\] ex.v(422) " "Inferred latch for \"hilo_temp1\[5\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[6\] ex.v(422) " "Inferred latch for \"hilo_temp1\[6\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[7\] ex.v(422) " "Inferred latch for \"hilo_temp1\[7\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[8\] ex.v(422) " "Inferred latch for \"hilo_temp1\[8\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[9\] ex.v(422) " "Inferred latch for \"hilo_temp1\[9\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[10\] ex.v(422) " "Inferred latch for \"hilo_temp1\[10\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[11\] ex.v(422) " "Inferred latch for \"hilo_temp1\[11\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[12\] ex.v(422) " "Inferred latch for \"hilo_temp1\[12\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[13\] ex.v(422) " "Inferred latch for \"hilo_temp1\[13\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[14\] ex.v(422) " "Inferred latch for \"hilo_temp1\[14\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[15\] ex.v(422) " "Inferred latch for \"hilo_temp1\[15\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[16\] ex.v(422) " "Inferred latch for \"hilo_temp1\[16\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[17\] ex.v(422) " "Inferred latch for \"hilo_temp1\[17\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[18\] ex.v(422) " "Inferred latch for \"hilo_temp1\[18\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[19\] ex.v(422) " "Inferred latch for \"hilo_temp1\[19\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[20\] ex.v(422) " "Inferred latch for \"hilo_temp1\[20\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[21\] ex.v(422) " "Inferred latch for \"hilo_temp1\[21\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[22\] ex.v(422) " "Inferred latch for \"hilo_temp1\[22\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335554 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[23\] ex.v(422) " "Inferred latch for \"hilo_temp1\[23\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[24\] ex.v(422) " "Inferred latch for \"hilo_temp1\[24\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[25\] ex.v(422) " "Inferred latch for \"hilo_temp1\[25\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[26\] ex.v(422) " "Inferred latch for \"hilo_temp1\[26\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[27\] ex.v(422) " "Inferred latch for \"hilo_temp1\[27\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[28\] ex.v(422) " "Inferred latch for \"hilo_temp1\[28\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[29\] ex.v(422) " "Inferred latch for \"hilo_temp1\[29\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[30\] ex.v(422) " "Inferred latch for \"hilo_temp1\[30\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[31\] ex.v(422) " "Inferred latch for \"hilo_temp1\[31\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[32\] ex.v(422) " "Inferred latch for \"hilo_temp1\[32\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[33\] ex.v(422) " "Inferred latch for \"hilo_temp1\[33\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[34\] ex.v(422) " "Inferred latch for \"hilo_temp1\[34\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[35\] ex.v(422) " "Inferred latch for \"hilo_temp1\[35\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[36\] ex.v(422) " "Inferred latch for \"hilo_temp1\[36\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[37\] ex.v(422) " "Inferred latch for \"hilo_temp1\[37\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[38\] ex.v(422) " "Inferred latch for \"hilo_temp1\[38\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[39\] ex.v(422) " "Inferred latch for \"hilo_temp1\[39\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[40\] ex.v(422) " "Inferred latch for \"hilo_temp1\[40\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[41\] ex.v(422) " "Inferred latch for \"hilo_temp1\[41\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[42\] ex.v(422) " "Inferred latch for \"hilo_temp1\[42\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335555 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[43\] ex.v(422) " "Inferred latch for \"hilo_temp1\[43\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[44\] ex.v(422) " "Inferred latch for \"hilo_temp1\[44\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[45\] ex.v(422) " "Inferred latch for \"hilo_temp1\[45\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[46\] ex.v(422) " "Inferred latch for \"hilo_temp1\[46\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[47\] ex.v(422) " "Inferred latch for \"hilo_temp1\[47\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[48\] ex.v(422) " "Inferred latch for \"hilo_temp1\[48\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[49\] ex.v(422) " "Inferred latch for \"hilo_temp1\[49\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[50\] ex.v(422) " "Inferred latch for \"hilo_temp1\[50\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[51\] ex.v(422) " "Inferred latch for \"hilo_temp1\[51\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[52\] ex.v(422) " "Inferred latch for \"hilo_temp1\[52\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[53\] ex.v(422) " "Inferred latch for \"hilo_temp1\[53\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[54\] ex.v(422) " "Inferred latch for \"hilo_temp1\[54\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[55\] ex.v(422) " "Inferred latch for \"hilo_temp1\[55\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[56\] ex.v(422) " "Inferred latch for \"hilo_temp1\[56\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[57\] ex.v(422) " "Inferred latch for \"hilo_temp1\[57\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[58\] ex.v(422) " "Inferred latch for \"hilo_temp1\[58\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[59\] ex.v(422) " "Inferred latch for \"hilo_temp1\[59\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[60\] ex.v(422) " "Inferred latch for \"hilo_temp1\[60\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[61\] ex.v(422) " "Inferred latch for \"hilo_temp1\[61\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335556 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[62\] ex.v(422) " "Inferred latch for \"hilo_temp1\[62\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[63\] ex.v(422) " "Inferred latch for \"hilo_temp1\[63\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stallreq_for_madd_msub ex.v(422) " "Inferred latch for \"stallreq_for_madd_msub\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_o\[0\] ex.v(422) " "Inferred latch for \"cnt_o\[0\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_o\[1\] ex.v(422) " "Inferred latch for \"cnt_o\[1\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[0\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[0\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[1\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[1\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[2\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[2\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[3\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[3\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[4\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[4\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[5\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[5\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[6\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[6\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[7\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[7\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[8\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[8\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[9\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[9\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[10\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[10\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[11\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[11\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[12\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[12\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[13\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[13\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335557 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[14\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[14\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[15\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[15\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[16\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[16\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[17\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[17\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[18\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[18\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[19\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[19\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[20\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[20\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[21\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[21\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[22\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[22\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[23\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[23\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[24\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[24\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[25\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[25\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[26\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[26\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[27\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[27\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[28\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[28\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[29\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[29\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[30\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[30\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[31\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[31\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[32\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[32\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335558 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[33\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[33\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335559 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[34\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[34\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335559 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[35\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[35\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335559 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[36\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[36\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335559 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[37\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[37\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335559 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[38\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[38\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335559 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[39\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[39\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335559 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[40\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[40\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335559 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[41\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[41\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335559 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[42\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[42\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335559 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[43\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[43\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335559 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[44\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[44\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335559 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[45\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[45\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335559 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[46\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[46\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335559 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[47\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[47\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335559 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[48\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[48\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335559 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[49\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[49\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335559 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[50\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[50\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335559 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[51\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[51\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335560 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[52\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[52\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335560 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[53\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[53\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335560 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[54\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[54\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335560 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[55\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[55\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335560 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[56\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[56\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335560 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[57\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[57\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335560 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[58\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[58\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335560 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[59\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[59\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335560 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[60\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[60\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335560 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[61\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[61\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335560 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[62\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[62\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335560 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[63\] ex.v(422) " "Inferred latch for \"hilo_temp_o\[63\]\" at ex.v(422)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335560 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[0\] ex.v(373) " "Inferred latch for \"cp0_reg_read_addr_o\[0\]\" at ex.v(373)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335560 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[1\] ex.v(373) " "Inferred latch for \"cp0_reg_read_addr_o\[1\]\" at ex.v(373)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335560 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[2\] ex.v(373) " "Inferred latch for \"cp0_reg_read_addr_o\[2\]\" at ex.v(373)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335560 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[3\] ex.v(373) " "Inferred latch for \"cp0_reg_read_addr_o\[3\]\" at ex.v(373)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335560 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[4\] ex.v(373) " "Inferred latch for \"cp0_reg_read_addr_o\[4\]\" at ex.v(373)" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335560 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ex:ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0 " "Elaborating entity \"ex_mem\" for hierarchy \"openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\"" {  } { { "openmips.v" "ex_mem0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0 " "Elaborating entity \"mem\" for hierarchy \"openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\"" {  } { { "openmips.v" "mem0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335582 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cp0_cause mem.v(145) " "Verilog HDL Always Construct warning at mem.v(145): inferring latch(es) for variable \"cp0_cause\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476954335588 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 mem.v(484) " "Verilog HDL assignment warning at mem.v(484): truncated value with size 40 to match size of target (32)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335588 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_o mem.v(159) " "Verilog HDL Always Construct warning at mem.v(159): inferring latch(es) for variable \"mem_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476954335588 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[0\] mem.v(159) " "Inferred latch for \"mem_data_o\[0\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335588 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[1\] mem.v(159) " "Inferred latch for \"mem_data_o\[1\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335588 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[2\] mem.v(159) " "Inferred latch for \"mem_data_o\[2\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335588 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[3\] mem.v(159) " "Inferred latch for \"mem_data_o\[3\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335588 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[4\] mem.v(159) " "Inferred latch for \"mem_data_o\[4\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335588 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[5\] mem.v(159) " "Inferred latch for \"mem_data_o\[5\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335589 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[6\] mem.v(159) " "Inferred latch for \"mem_data_o\[6\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335589 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[7\] mem.v(159) " "Inferred latch for \"mem_data_o\[7\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335589 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[8\] mem.v(159) " "Inferred latch for \"mem_data_o\[8\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335589 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[9\] mem.v(159) " "Inferred latch for \"mem_data_o\[9\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335589 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[10\] mem.v(159) " "Inferred latch for \"mem_data_o\[10\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335589 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[11\] mem.v(159) " "Inferred latch for \"mem_data_o\[11\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335589 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[12\] mem.v(159) " "Inferred latch for \"mem_data_o\[12\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335589 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[13\] mem.v(159) " "Inferred latch for \"mem_data_o\[13\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335589 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[14\] mem.v(159) " "Inferred latch for \"mem_data_o\[14\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335589 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[15\] mem.v(159) " "Inferred latch for \"mem_data_o\[15\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335589 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[16\] mem.v(159) " "Inferred latch for \"mem_data_o\[16\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335589 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[17\] mem.v(159) " "Inferred latch for \"mem_data_o\[17\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335589 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[18\] mem.v(159) " "Inferred latch for \"mem_data_o\[18\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335589 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[19\] mem.v(159) " "Inferred latch for \"mem_data_o\[19\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335589 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[20\] mem.v(159) " "Inferred latch for \"mem_data_o\[20\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335589 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[21\] mem.v(159) " "Inferred latch for \"mem_data_o\[21\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335589 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[22\] mem.v(159) " "Inferred latch for \"mem_data_o\[22\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335589 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[23\] mem.v(159) " "Inferred latch for \"mem_data_o\[23\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335590 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[24\] mem.v(159) " "Inferred latch for \"mem_data_o\[24\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335590 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[25\] mem.v(159) " "Inferred latch for \"mem_data_o\[25\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335590 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[26\] mem.v(159) " "Inferred latch for \"mem_data_o\[26\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335590 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[27\] mem.v(159) " "Inferred latch for \"mem_data_o\[27\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335590 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[28\] mem.v(159) " "Inferred latch for \"mem_data_o\[28\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335590 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[29\] mem.v(159) " "Inferred latch for \"mem_data_o\[29\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335590 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[30\] mem.v(159) " "Inferred latch for \"mem_data_o\[30\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335590 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[31\] mem.v(159) " "Inferred latch for \"mem_data_o\[31\]\" at mem.v(159)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335590 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[10\] mem.v(145) " "Inferred latch for \"cp0_cause\[10\]\" at mem.v(145)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335590 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[11\] mem.v(145) " "Inferred latch for \"cp0_cause\[11\]\" at mem.v(145)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335590 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[12\] mem.v(145) " "Inferred latch for \"cp0_cause\[12\]\" at mem.v(145)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335590 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[13\] mem.v(145) " "Inferred latch for \"cp0_cause\[13\]\" at mem.v(145)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335590 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[14\] mem.v(145) " "Inferred latch for \"cp0_cause\[14\]\" at mem.v(145)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335590 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[15\] mem.v(145) " "Inferred latch for \"cp0_cause\[15\]\" at mem.v(145)" {  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335590 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|mem:mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb openmips_min_sopc:openmips0\|openmips:openmips0\|mem_wb:mem_wb0 " "Elaborating entity \"mem_wb\" for hierarchy \"openmips_min_sopc:openmips0\|openmips:openmips0\|mem_wb:mem_wb0\"" {  } { { "openmips.v" "mem_wb0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hilo_reg openmips_min_sopc:openmips0\|openmips:openmips0\|hilo_reg:hilo_reg0 " "Elaborating entity \"hilo_reg\" for hierarchy \"openmips_min_sopc:openmips0\|openmips:openmips0\|hilo_reg:hilo_reg0\"" {  } { { "openmips.v" "hilo_reg0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0 " "Elaborating entity \"ctrl\" for hierarchy \"openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\"" {  } { { "openmips.v" "ctrl0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335643 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ctrl.v(34) " "Verilog HDL Case Statement warning at ctrl.v(34): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 34 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1476954335646 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_pc ctrl.v(23) " "Verilog HDL Always Construct warning at ctrl.v(23): inferring latch(es) for variable \"new_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476954335646 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[0\] ctrl.v(23) " "Inferred latch for \"new_pc\[0\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335646 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[1\] ctrl.v(23) " "Inferred latch for \"new_pc\[1\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335646 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[2\] ctrl.v(23) " "Inferred latch for \"new_pc\[2\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335646 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[3\] ctrl.v(23) " "Inferred latch for \"new_pc\[3\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335646 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[4\] ctrl.v(23) " "Inferred latch for \"new_pc\[4\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335646 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[5\] ctrl.v(23) " "Inferred latch for \"new_pc\[5\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335646 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[6\] ctrl.v(23) " "Inferred latch for \"new_pc\[6\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335646 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[7\] ctrl.v(23) " "Inferred latch for \"new_pc\[7\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335646 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[8\] ctrl.v(23) " "Inferred latch for \"new_pc\[8\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335646 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[9\] ctrl.v(23) " "Inferred latch for \"new_pc\[9\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335646 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[10\] ctrl.v(23) " "Inferred latch for \"new_pc\[10\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335646 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[11\] ctrl.v(23) " "Inferred latch for \"new_pc\[11\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335646 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[12\] ctrl.v(23) " "Inferred latch for \"new_pc\[12\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335646 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[13\] ctrl.v(23) " "Inferred latch for \"new_pc\[13\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335646 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[14\] ctrl.v(23) " "Inferred latch for \"new_pc\[14\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335647 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[15\] ctrl.v(23) " "Inferred latch for \"new_pc\[15\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335647 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[16\] ctrl.v(23) " "Inferred latch for \"new_pc\[16\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335647 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[17\] ctrl.v(23) " "Inferred latch for \"new_pc\[17\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335647 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[18\] ctrl.v(23) " "Inferred latch for \"new_pc\[18\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335647 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[19\] ctrl.v(23) " "Inferred latch for \"new_pc\[19\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335647 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[20\] ctrl.v(23) " "Inferred latch for \"new_pc\[20\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335647 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[21\] ctrl.v(23) " "Inferred latch for \"new_pc\[21\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335647 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[22\] ctrl.v(23) " "Inferred latch for \"new_pc\[22\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335647 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[23\] ctrl.v(23) " "Inferred latch for \"new_pc\[23\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335647 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[24\] ctrl.v(23) " "Inferred latch for \"new_pc\[24\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335647 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[25\] ctrl.v(23) " "Inferred latch for \"new_pc\[25\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335647 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[26\] ctrl.v(23) " "Inferred latch for \"new_pc\[26\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335647 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[27\] ctrl.v(23) " "Inferred latch for \"new_pc\[27\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335647 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[28\] ctrl.v(23) " "Inferred latch for \"new_pc\[28\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335647 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[29\] ctrl.v(23) " "Inferred latch for \"new_pc\[29\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335647 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[30\] ctrl.v(23) " "Inferred latch for \"new_pc\[30\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335647 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[31\] ctrl.v(23) " "Inferred latch for \"new_pc\[31\]\" at ctrl.v(23)" {  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335647 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div openmips_min_sopc:openmips0\|openmips:openmips0\|div:div0 " "Elaborating entity \"div\" for hierarchy \"openmips_min_sopc:openmips0\|openmips:openmips0\|div:div0\"" {  } { { "openmips.v" "div0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 div.v(113) " "Verilog HDL assignment warning at div.v(113): truncated value with size 32 to match size of target (6)" {  } { { "div.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/div.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335660 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|div:div0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LLbit_reg openmips_min_sopc:openmips0\|openmips:openmips0\|LLbit_reg:LLbit_reg0 " "Elaborating entity \"LLbit_reg\" for hierarchy \"openmips_min_sopc:openmips0\|openmips:openmips0\|LLbit_reg:LLbit_reg0\"" {  } { { "openmips.v" "LLbit_reg0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cp0_reg openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0 " "Elaborating entity \"cp0_reg\" for hierarchy \"openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\"" {  } { { "openmips.v" "cp0_reg0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335677 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "cp0_reg.v(103) " "Verilog HDL Case Statement warning at cp0_reg.v(103): can't check case statement for completeness because the case expression has too many possible states" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 103 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1476954335684 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_o cp0_reg.v(217) " "Verilog HDL Always Construct warning at cp0_reg.v(217): inferring latch(es) for variable \"data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476954335684 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[0\] cp0_reg.v(217) " "Inferred latch for \"data_o\[0\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335684 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[1\] cp0_reg.v(217) " "Inferred latch for \"data_o\[1\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335684 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[2\] cp0_reg.v(217) " "Inferred latch for \"data_o\[2\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335684 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[3\] cp0_reg.v(217) " "Inferred latch for \"data_o\[3\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[4\] cp0_reg.v(217) " "Inferred latch for \"data_o\[4\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[5\] cp0_reg.v(217) " "Inferred latch for \"data_o\[5\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[6\] cp0_reg.v(217) " "Inferred latch for \"data_o\[6\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[7\] cp0_reg.v(217) " "Inferred latch for \"data_o\[7\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] cp0_reg.v(217) " "Inferred latch for \"data_o\[8\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] cp0_reg.v(217) " "Inferred latch for \"data_o\[9\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[10\] cp0_reg.v(217) " "Inferred latch for \"data_o\[10\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[11\] cp0_reg.v(217) " "Inferred latch for \"data_o\[11\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[12\] cp0_reg.v(217) " "Inferred latch for \"data_o\[12\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[13\] cp0_reg.v(217) " "Inferred latch for \"data_o\[13\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[14\] cp0_reg.v(217) " "Inferred latch for \"data_o\[14\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[15\] cp0_reg.v(217) " "Inferred latch for \"data_o\[15\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[16\] cp0_reg.v(217) " "Inferred latch for \"data_o\[16\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[17\] cp0_reg.v(217) " "Inferred latch for \"data_o\[17\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[18\] cp0_reg.v(217) " "Inferred latch for \"data_o\[18\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[19\] cp0_reg.v(217) " "Inferred latch for \"data_o\[19\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[20\] cp0_reg.v(217) " "Inferred latch for \"data_o\[20\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[21\] cp0_reg.v(217) " "Inferred latch for \"data_o\[21\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335685 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[22\] cp0_reg.v(217) " "Inferred latch for \"data_o\[22\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335686 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[23\] cp0_reg.v(217) " "Inferred latch for \"data_o\[23\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335686 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[24\] cp0_reg.v(217) " "Inferred latch for \"data_o\[24\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335686 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[25\] cp0_reg.v(217) " "Inferred latch for \"data_o\[25\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335686 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[26\] cp0_reg.v(217) " "Inferred latch for \"data_o\[26\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335686 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[27\] cp0_reg.v(217) " "Inferred latch for \"data_o\[27\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335686 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[28\] cp0_reg.v(217) " "Inferred latch for \"data_o\[28\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335686 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[29\] cp0_reg.v(217) " "Inferred latch for \"data_o\[29\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335686 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[30\] cp0_reg.v(217) " "Inferred latch for \"data_o\[30\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335686 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[31\] cp0_reg.v(217) " "Inferred latch for \"data_o\[31\]\" at cp0_reg.v(217)" {  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335686 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_bus_if openmips_min_sopc:openmips0\|openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if " "Elaborating entity \"wishbone_bus_if\" for hierarchy \"openmips_min_sopc:openmips0\|openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\"" {  } { { "openmips.v" "dwishbone_bus_if" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335688 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cpu_data_o wishbone_bus_if.v(124) " "Verilog HDL Always Construct warning at wishbone_bus_if.v(124): inferring latch(es) for variable \"cpu_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476954335707 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[0\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[0\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335711 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[1\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[1\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335711 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[2\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[2\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335711 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[3\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[3\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335711 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[4\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[4\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335711 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[5\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[5\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335711 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[6\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[6\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335712 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[7\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[7\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335712 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[8\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[8\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335712 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[9\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[9\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335712 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[10\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[10\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335712 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[11\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[11\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335712 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[12\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[12\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335712 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[13\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[13\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335712 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[14\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[14\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335713 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[15\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[15\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335713 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[16\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[16\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335713 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[17\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[17\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335713 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[18\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[18\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335713 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[19\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[19\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335713 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[20\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[20\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335713 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[21\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[21\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335713 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[22\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[22\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335714 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[23\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[23\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335714 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[24\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[24\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335714 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[25\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[25\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335714 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[26\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[26\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335714 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[27\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[27\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335714 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[28\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[28\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335714 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[29\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[29\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335715 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[30\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[30\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335715 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[31\] wishbone_bus_if.v(124) " "Inferred latch for \"cpu_data_o\[31\]\" at wishbone_bus_if.v(124)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/wishbone_bus_if.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476954335715 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_top openmips_min_sopc:openmips0\|gpio_top:gpio_top0 " "Elaborating entity \"gpio_top\" for hierarchy \"openmips_min_sopc:openmips0\|gpio_top:gpio_top0\"" {  } { { "openmips_min_sopc.v" "gpio_top0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips_min_sopc.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335749 ""}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "gpio_top.v(987) " "Verilog HDL Synthesis Attribute warning at gpio_top.v(987): ignoring full_case attribute on case statement with explicit default case item" {  } { { "gpio_top.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/gpio_top.v" 987 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1476954335754 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|gpio_top:gpio_top0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_top openmips_min_sopc:openmips0\|flash_top:flash_top0 " "Elaborating entity \"flash_top\" for hierarchy \"openmips_min_sopc:openmips0\|flash_top:flash_top0\"" {  } { { "openmips_min_sopc.v" "flash_top0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips_min_sopc.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top openmips_min_sopc:openmips0\|uart_top:uart_top0 " "Elaborating entity \"uart_top\" for hierarchy \"openmips_min_sopc:openmips0\|uart_top:uart_top0\"" {  } { { "openmips_min_sopc.v" "uart_top0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips_min_sopc.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335776 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Data bus width is 32. Debug Interface present.\\n uart_top.v(329) " "Verilog HDL Display System Task info at uart_top.v(329): (...\|uart_top) UART INFO: Data bus width is 32. Debug Interface present.\\n" {  } { { "uart_top.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_top.v" 329 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1476954335786 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Doesn't have baudrate output\\n uart_top.v(334) " "Verilog HDL Display System Task info at uart_top.v(334): (...\|uart_top) UART INFO: Doesn't have baudrate output\\n" {  } { { "uart_top.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_top.v" 334 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1476954335786 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wb openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_wb:wb_interface " "Elaborating entity \"uart_wb\" for hierarchy \"openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_wb:wb_interface\"" {  } { { "uart_top.v" "wb_interface" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_top.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335788 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_wb.v(276) " "Verilog HDL Case Statement information at uart_wb.v(276): all case item expressions in this case statement are onehot" {  } { { "uart_wb.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_wb.v" 276 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1476954335790 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_wb:wb_interface"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_wb.v(293) " "Verilog HDL Case Statement information at uart_wb.v(293): all case item expressions in this case statement are onehot" {  } { { "uart_wb.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_wb.v" 293 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1476954335790 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_wb:wb_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs " "Elaborating entity \"uart_regs\" for hierarchy \"openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\"" {  } { { "uart_top.v" "regs" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_top.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(611) " "Verilog HDL assignment warning at uart_regs.v(611): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335795 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(623) " "Verilog HDL assignment warning at uart_regs.v(623): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335795 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(634) " "Verilog HDL assignment warning at uart_regs.v(634): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335795 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(645) " "Verilog HDL assignment warning at uart_regs.v(645): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335796 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(656) " "Verilog HDL assignment warning at uart_regs.v(656): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335796 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(667) " "Verilog HDL assignment warning at uart_regs.v(667): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335796 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(678) " "Verilog HDL assignment warning at uart_regs.v(678): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335796 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(689) " "Verilog HDL assignment warning at uart_regs.v(689): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335796 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(698) " "Verilog HDL assignment warning at uart_regs.v(698): truncated value with size 32 to match size of target (16)" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335796 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(700) " "Verilog HDL assignment warning at uart_regs.v(700): truncated value with size 32 to match size of target (16)" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335796 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_regs.v(738) " "Verilog HDL assignment warning at uart_regs.v(738): truncated value with size 32 to match size of target (8)" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335796 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(807) " "Verilog HDL assignment warning at uart_regs.v(807): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335796 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(814) " "Verilog HDL assignment warning at uart_regs.v(814): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335796 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(821) " "Verilog HDL assignment warning at uart_regs.v(821): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335796 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(828) " "Verilog HDL assignment warning at uart_regs.v(828): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335796 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(835) " "Verilog HDL assignment warning at uart_regs.v(835): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335796 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(846) " "Verilog HDL assignment warning at uart_regs.v(846): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335796 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\"" {  } { { "uart_regs.v" "transmitter" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tfifo openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx " "Elaborating entity \"uart_tfifo\" for hierarchy \"openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\"" {  } { { "uart_transmitter.v" "fifo_tx" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_transmitter.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo " "Elaborating entity \"raminfr\" for hierarchy \"openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\"" {  } { { "uart_tfifo.v" "tfifo" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_tfifo.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sync_flops openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops " "Elaborating entity \"uart_sync_flops\" for hierarchy \"openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops\"" {  } { { "uart_regs.v" "i_uart_sync_flops" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\"" {  } { { "uart_regs.v" "receiver" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335842 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbit_in uart_receiver.v(225) " "Verilog HDL or VHDL warning at uart_receiver.v(225): object \"rbit_in\" assigned a value but never read" {  } { { "uart_receiver.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_receiver.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1476954335853 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcounter16_eq_1 uart_receiver.v(258) " "Verilog HDL or VHDL warning at uart_receiver.v(258): object \"rcounter16_eq_1\" assigned a value but never read" {  } { { "uart_receiver.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_receiver.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1476954335853 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(463) " "Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8)" {  } { { "uart_receiver.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_receiver.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335853 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_receiver.v(479) " "Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10)" {  } { { "uart_receiver.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_receiver.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335853 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rfifo openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx " "Elaborating entity \"uart_rfifo\" for hierarchy \"openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\"" {  } { { "uart_receiver.v" "fifo_rx" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_receiver.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_debug_if openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_debug_if:dbg " "Elaborating entity \"uart_debug_if\" for hierarchy \"openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_debug_if:dbg\"" {  } { { "uart_top.v" "dbg" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_top.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_top openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0 " "Elaborating entity \"sdrc_top\" for hierarchy \"openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\"" {  } { { "openmips_min_sopc.v" "sdrc_top0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips_min_sopc.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb2sdrc openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc " "Elaborating entity \"wb2sdrc\" for hierarchy \"openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\"" {  } { { "sdrc_top.v" "u_wb2sdrc" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_top.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_cmdfifo " "Elaborating entity \"async_fifo\" for hierarchy \"openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_cmdfifo\"" {  } { { "wb2sdrc.v" "u_cmdfifo" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb2sdrc.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335894 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_wr_ptr_dec async_fifo.v(163) " "Verilog HDL or VHDL warning at async_fifo.v(163): object \"sync_wr_ptr_dec\" assigned a value but never read" {  } { { "async_fifo.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/async_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1476954335897 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 async_fifo.v(302) " "Verilog HDL assignment warning at async_fifo.v(302): truncated value with size 32 to match size of target (3)" {  } { { "async_fifo.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/async_fifo.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335897 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 async_fifo.v(231) " "Verilog HDL assignment warning at async_fifo.v(231): truncated value with size 9 to match size of target (3)" {  } { { "async_fifo.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/async_fifo.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335897 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 async_fifo.v(246) " "Verilog HDL assignment warning at async_fifo.v(246): truncated value with size 9 to match size of target (3)" {  } { { "async_fifo.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/async_fifo.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335897 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_wrdatafifo " "Elaborating entity \"async_fifo\" for hierarchy \"openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_wrdatafifo\"" {  } { { "wb2sdrc.v" "u_wrdatafifo" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb2sdrc.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335899 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_wr_ptr_dec async_fifo.v(163) " "Verilog HDL or VHDL warning at async_fifo.v(163): object \"sync_wr_ptr_dec\" assigned a value but never read" {  } { { "async_fifo.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/async_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1476954335902 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 async_fifo.v(302) " "Verilog HDL assignment warning at async_fifo.v(302): truncated value with size 32 to match size of target (4)" {  } { { "async_fifo.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/async_fifo.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335902 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 async_fifo.v(231) " "Verilog HDL assignment warning at async_fifo.v(231): truncated value with size 9 to match size of target (4)" {  } { { "async_fifo.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/async_fifo.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335902 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 async_fifo.v(246) " "Verilog HDL assignment warning at async_fifo.v(246): truncated value with size 9 to match size of target (4)" {  } { { "async_fifo.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/async_fifo.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335902 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_rddatafifo " "Elaborating entity \"async_fifo\" for hierarchy \"openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_rddatafifo\"" {  } { { "wb2sdrc.v" "u_rddatafifo" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb2sdrc.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335904 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_wr_ptr_dec async_fifo.v(163) " "Verilog HDL or VHDL warning at async_fifo.v(163): object \"sync_wr_ptr_dec\" assigned a value but never read" {  } { { "async_fifo.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/async_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1476954335923 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 async_fifo.v(302) " "Verilog HDL assignment warning at async_fifo.v(302): truncated value with size 32 to match size of target (3)" {  } { { "async_fifo.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/async_fifo.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335924 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 async_fifo.v(231) " "Verilog HDL assignment warning at async_fifo.v(231): truncated value with size 9 to match size of target (3)" {  } { { "async_fifo.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/async_fifo.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335924 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 async_fifo.v(246) " "Verilog HDL assignment warning at async_fifo.v(246): truncated value with size 9 to match size of target (3)" {  } { { "async_fifo.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/async_fifo.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335924 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_core openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core " "Elaborating entity \"sdrc_core\" for hierarchy \"openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\"" {  } { { "sdrc_top.v" "u_sdrc_core" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_top.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_req_gen openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_req_gen:u_req_gen " "Elaborating entity \"sdrc_req_gen\" for hierarchy \"openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_req_gen:u_req_gen\"" {  } { { "sdrc_core.v" "u_req_gen" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335931 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "req_idle sdrc_req_gen.v(160) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(160): object \"req_idle\" assigned a value but never read" {  } { { "sdrc_req_gen.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_req_gen.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1476954335935 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 sdrc_req_gen.v(191) " "Verilog HDL assignment warning at sdrc_req_gen.v(191): truncated value with size 10 to match size of target (9)" {  } { { "sdrc_req_gen.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_req_gen.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335935 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 sdrc_req_gen.v(194) " "Verilog HDL assignment warning at sdrc_req_gen.v(194): truncated value with size 28 to match size of target (27)" {  } { { "sdrc_req_gen.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_req_gen.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335935 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 sdrc_req_gen.v(195) " "Verilog HDL assignment warning at sdrc_req_gen.v(195): truncated value with size 11 to match size of target (9)" {  } { { "sdrc_req_gen.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_req_gen.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335935 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 7 sdrc_req_gen.v(226) " "Verilog HDL assignment warning at sdrc_req_gen.v(226): truncated value with size 13 to match size of target (7)" {  } { { "sdrc_req_gen.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_req_gen.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335935 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdrc_req_gen.v(242) " "Verilog HDL assignment warning at sdrc_req_gen.v(242): truncated value with size 32 to match size of target (1)" {  } { { "sdrc_req_gen.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_req_gen.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335935 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrc_req_gen.v(244) " "Verilog HDL assignment warning at sdrc_req_gen.v(244): truncated value with size 32 to match size of target (13)" {  } { { "sdrc_req_gen.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_req_gen.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335935 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 sdrc_req_gen.v(254) " "Verilog HDL assignment warning at sdrc_req_gen.v(254): truncated value with size 9 to match size of target (7)" {  } { { "sdrc_req_gen.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_req_gen.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335935 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 sdrc_req_gen.v(257) " "Verilog HDL assignment warning at sdrc_req_gen.v(257): truncated value with size 27 to match size of target (26)" {  } { { "sdrc_req_gen.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_req_gen.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335935 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 sdrc_req_gen.v(315) " "Verilog HDL assignment warning at sdrc_req_gen.v(315): truncated value with size 27 to match size of target (26)" {  } { { "sdrc_req_gen.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_req_gen.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335935 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_bank_ctl openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bank_ctl:u_bank_ctl " "Elaborating entity \"sdrc_bank_ctl\" for hierarchy \"openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bank_ctl:u_bank_ctl\"" {  } { { "sdrc_core.v" "u_bank_ctl" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335937 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xfr_ba_last sdrc_bank_ctl.v(155) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(155): object \"xfr_ba_last\" assigned a value but never read" {  } { { "sdrc_bank_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_ctl.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1476954335940 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_row sdrc_bank_ctl.v(567) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(567): object \"cur_row\" assigned a value but never read" {  } { { "sdrc_bank_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_ctl.v" 567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1476954335940 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_bank_fsm openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bank_ctl:u_bank_ctl\|sdrc_bank_fsm:bank0_fsm " "Elaborating entity \"sdrc_bank_fsm\" for hierarchy \"openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bank_ctl:u_bank_ctl\|sdrc_bank_fsm:bank0_fsm\"" {  } { { "sdrc_bank_ctl.v" "bank0_fsm" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_ctl.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sdrc_bank_fsm.v(188) " "Verilog HDL assignment warning at sdrc_bank_fsm.v(188): truncated value with size 2 to match size of target (1)" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_fsm.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335945 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sdrc_bank_fsm.v(189) " "Verilog HDL assignment warning at sdrc_bank_fsm.v(189): truncated value with size 2 to match size of target (1)" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_fsm.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335945 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sdrc_bank_fsm.v(190) " "Verilog HDL assignment warning at sdrc_bank_fsm.v(190): truncated value with size 2 to match size of target (1)" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_fsm.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335945 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sdrc_bank_fsm.v(191) " "Verilog HDL assignment warning at sdrc_bank_fsm.v(191): truncated value with size 2 to match size of target (1)" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bank_fsm.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335945 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_xfr_ctl openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl " "Elaborating entity \"sdrc_xfr_ctl\" for hierarchy \"openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\"" {  } { { "sdrc_core.v" "u_xfr_ctl" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335953 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xfr_end sdrc_xfr_ctl.v(213) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(213): object \"xfr_end\" assigned a value but never read" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1476954335957 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xfr_wrap sdrc_xfr_ctl.v(216) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(216): object \"xfr_wrap\" assigned a value but never read" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1476954335957 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrc_xfr_ctl.v(238) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(238): truncated value with size 32 to match size of target (13)" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335957 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdrc_xfr_ctl.v(250) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(250): truncated value with size 32 to match size of target (7)" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335958 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdrc_xfr_ctl.v(300) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(300): truncated value with size 32 to match size of target (2)" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335958 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrc_xfr_ctl.v(321) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(321): truncated value with size 32 to match size of target (13)" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335958 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdrc_xfr_ctl.v(615) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(615): truncated value with size 32 to match size of target (4)" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335958 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdrc_xfr_ctl.v(617) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(617): truncated value with size 32 to match size of target (4)" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335958 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sdrc_xfr_ctl.v(620) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(620): truncated value with size 32 to match size of target (12)" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335958 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdrc_xfr_ctl.v(621) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(621): truncated value with size 32 to match size of target (3)" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_xfr_ctl.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335958 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_bs_convert openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bs_convert:u_bs_convert " "Elaborating entity \"sdrc_bs_convert\" for hierarchy \"openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bs_convert:u_bs_convert\"" {  } { { "sdrc_core.v" "u_bs_convert" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_core.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335960 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdrc_bs_convert.v(135) " "Verilog HDL assignment warning at sdrc_bs_convert.v(135): truncated value with size 32 to match size of target (16)" {  } { { "sdrc_bs_convert.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bs_convert.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335962 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sdrc_bs_convert.v(136) " "Verilog HDL assignment warning at sdrc_bs_convert.v(136): truncated value with size 4 to match size of target (2)" {  } { { "sdrc_bs_convert.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bs_convert.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335962 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 sdrc_bs_convert.v(183) " "Verilog HDL assignment warning at sdrc_bs_convert.v(183): truncated value with size 40 to match size of target (32)" {  } { { "sdrc_bs_convert.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bs_convert.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335962 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 sdrc_bs_convert.v(193) " "Verilog HDL assignment warning at sdrc_bs_convert.v(193): truncated value with size 8 to match size of target (2)" {  } { { "sdrc_bs_convert.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bs_convert.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335962 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 sdrc_bs_convert.v(194) " "Verilog HDL assignment warning at sdrc_bs_convert.v(194): truncated value with size 8 to match size of target (2)" {  } { { "sdrc_bs_convert.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/sdrc_bs_convert.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476954335962 "|OpenMIPS_SOPC|openmips_min_sopc:openmips0|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_top openmips_min_sopc:openmips0\|wb_conmax_top:wb_conmax_top0 " "Elaborating entity \"wb_conmax_top\" for hierarchy \"openmips_min_sopc:openmips0\|wb_conmax_top:wb_conmax_top0\"" {  } { { "openmips_min_sopc.v" "wb_conmax_top0" { Text "D:/Altera_Project/OpenMIPS_SOPC/openmips_min_sopc.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954335964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_master_if openmips_min_sopc:openmips0\|wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0 " "Elaborating entity \"wb_conmax_master_if\" for hierarchy \"openmips_min_sopc:openmips0\|wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0\"" {  } { { "wb_conmax_top.v" "m0" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_top.v" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954336050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_slave_if openmips_min_sopc:openmips0\|wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0 " "Elaborating entity \"wb_conmax_slave_if\" for hierarchy \"openmips_min_sopc:openmips0\|wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\"" {  } { { "wb_conmax_top.v" "s0" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_top.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954336067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_arb openmips_min_sopc:openmips0\|wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb " "Elaborating entity \"wb_conmax_arb\" for hierarchy \"openmips_min_sopc:openmips0\|wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb\"" {  } { { "wb_conmax_slave_if.v" "arb" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_slave_if.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954336074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_msel openmips_min_sopc:openmips0\|wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel " "Elaborating entity \"wb_conmax_msel\" for hierarchy \"openmips_min_sopc:openmips0\|wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\"" {  } { { "wb_conmax_slave_if.v" "msel" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_slave_if.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954336078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_enc openmips_min_sopc:openmips0\|wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc " "Elaborating entity \"wb_conmax_pri_enc\" for hierarchy \"openmips_min_sopc:openmips0\|wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\"" {  } { { "wb_conmax_msel.v" "pri_enc" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_msel.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954336082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_dec openmips_min_sopc:openmips0\|wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0 " "Elaborating entity \"wb_conmax_pri_dec\" for hierarchy \"openmips_min_sopc:openmips0\|wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0\"" {  } { { "wb_conmax_pri_enc.v" "pd0" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_pri_enc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954336085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_rf openmips_min_sopc:openmips0\|wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf " "Elaborating entity \"wb_conmax_rf\" for hierarchy \"openmips_min_sopc:openmips0\|wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf\"" {  } { { "wb_conmax_top.v" "rf" { Text "D:/Altera_Project/OpenMIPS_SOPC/wb_conmax_top.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954336498 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred RAM node \"openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1476954348184 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred RAM node \"openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1476954348186 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_wrdatafifo\|mem " "RAM logic \"openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_wrdatafifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "async_fifo.v" "mem" { Text "D:/Altera_Project/OpenMIPS_SOPC/async_fifo.v" 92 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1476954348186 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_cmdfifo\|mem " "RAM logic \"openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_cmdfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "async_fifo.v" "mem" { Text "D:/Altera_Project/OpenMIPS_SOPC/async_fifo.v" 92 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1476954348186 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_rddatafifo\|mem " "RAM logic \"openmips_min_sopc:openmips0\|sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_rddatafifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "async_fifo.v" "mem" { Text "D:/Altera_Project/OpenMIPS_SOPC/async_fifo.v" 92 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1476954348186 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "openmips_min_sopc:openmips0\|openmips:openmips0\|regfile:regfile1\|regs " "RAM logic \"openmips_min_sopc:openmips0\|openmips:openmips0\|regfile:regfile1\|regs\" is uninferred due to asynchronous read logic" {  } { { "regfile.v" "regs" { Text "D:/Altera_Project/OpenMIPS_SOPC/regfile.v" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1476954348186 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1476954348186 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1476954369912 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1476954369912 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1476954369912 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|Mult0\"" {  } { { "ex.v" "Mult0" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 347 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954369915 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1476954369915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954370126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"openmips_min_sopc:openmips0\|uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370126 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476954370126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5c1 " "Found entity 1: altsyncram_c5c1" {  } { { "db/altsyncram_c5c1.tdf" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/db/altsyncram_c5c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954370278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954370278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|lpm_mult:Mult0\"" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 347 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954370347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|lpm_mult:Mult0 " "Instantiated megafunction \"openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954370347 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 347 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476954370347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/db/mult_l8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476954370419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476954370419 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1476954372395 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1476954372556 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1476954372556 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cnt_o\[0\] openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|stallreq_for_madd_msub " "Duplicate LATCH primitive \"openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cnt_o\[0\]\" merged with LATCH primitive \"openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|stallreq_for_madd_msub\"" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476954372983 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1476954372983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|stallreq_for_madd_msub " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|stallreq_for_madd_msub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373073 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 119 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[31\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373073 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[0\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373073 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[0\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373073 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[1\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373073 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[1\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373074 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[2\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373074 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[2\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373074 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[3\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373074 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[3\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373074 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[4\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373075 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[4\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373075 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[5\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373075 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[5\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373075 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[6\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373075 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[6\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373075 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[7\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373076 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[7\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373076 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[8\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373076 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[8\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373076 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[9\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373076 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[9\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373077 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[10\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373077 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[10\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373077 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[11\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373077 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[11\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373077 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[12\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373077 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[12\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373078 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[13\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373078 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[13\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373078 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[14\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373078 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[14\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373078 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[15\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373079 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[15\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373079 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[16\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373079 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[16\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373079 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[17\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373080 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[17\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373080 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[18\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373080 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[18\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373080 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[19\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373080 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[19\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373081 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[20\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373081 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[20\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373081 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[21\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373081 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[21\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373081 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[22\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373082 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[22\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373082 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[23\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373082 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[23\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373082 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[24\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373082 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[24\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373083 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[25\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373083 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[25\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373083 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[26\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373083 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[26\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373083 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[27\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373084 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[27\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373084 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[28\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373084 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[28\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373084 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[29\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373084 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[29\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373084 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[30\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg1_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373085 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[30\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373085 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[31\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|id:id0\|reg2_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373085 ""}  } { { "id.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id.v" 1221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[28\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373085 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[29\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373086 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[30\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373086 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[31\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373086 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[28\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373086 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[20\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373086 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[12\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373086 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[4\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373087 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[30\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373087 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[22\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373087 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[14\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373087 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[6\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373087 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[2\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373087 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[3\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373088 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[4\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373088 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[5\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373088 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[6\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373088 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[7\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373088 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[8\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373089 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[9\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373089 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[10\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373089 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[11\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373089 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[12\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373089 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[13\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373089 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[14\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373090 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[15\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373090 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[16\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373090 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[17\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373090 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[18\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373090 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[19\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373091 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[20\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373091 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[21\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373091 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[1\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373091 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[0\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373091 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[3\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373091 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[2\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373091 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[24\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373092 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[25\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373092 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[26\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373092 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[27\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373092 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[31\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373093 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[0\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373094 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[1\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373094 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[2\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373094 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[3\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373094 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[4\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373095 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[5\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373095 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[6\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373095 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[7\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373095 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[8\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373095 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[9\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373096 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[10\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373096 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[11\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373096 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[12\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373096 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[13\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373096 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[14\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373096 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[15\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373096 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[16\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373097 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[17\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373097 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[18\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373097 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[19\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373097 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[20\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373097 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[21\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373097 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[22\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373097 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[23\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373098 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[24\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373098 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[25\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373098 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[26\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373098 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[27\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373098 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[28\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373098 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[29\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373099 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[30\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|cp0_reg:cp0_reg0\|data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[4\]" {  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373099 ""}  } { { "cp0_reg.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/cp0_reg.v" 217 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[23\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373099 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[22\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_excepttype\[12\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373099 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cnt_o\[1\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|cnt_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373099 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[1\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_data\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_data\[1\]" {  } { { "mem_wb.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem_wb.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373099 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[0\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ctrl:ctrl0\|new_pc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_data\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_data\[0\]" {  } { { "mem_wb.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem_wb.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373100 ""}  } { { "ctrl.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ctrl.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[31\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373100 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[63\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373100 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[32\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373100 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[0\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373100 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[33\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373100 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[1\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373101 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[34\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373101 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[2\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373101 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[3\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373101 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[35\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373101 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[4\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373101 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[36\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373101 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[37\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373102 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[5\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373102 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[6\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373102 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[38\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373102 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[7\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373102 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[39\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373102 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[8\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373102 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[40\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373102 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[9\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373103 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[41\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373103 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[10\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373103 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[42\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373103 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[11\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373103 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[43\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373103 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[12\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373103 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[44\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373104 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[13\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373104 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[45\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373104 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[14\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373104 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[46\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373104 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[15\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373104 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[47\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373104 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[16\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373105 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[48\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373105 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[17\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373105 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[49\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373105 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[18\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373105 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[50\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373105 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[19\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373105 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[51\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373105 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[20\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373106 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[52\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373106 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[21\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373106 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[53\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373106 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[22\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373106 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[54\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373106 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[23\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373106 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[55\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373107 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[24\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373107 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[56\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373107 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[25\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373107 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[57\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373107 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[26\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373107 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[58\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373107 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[27\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373108 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[59\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373108 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[28\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373108 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[60\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373108 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[29\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373108 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[61\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373108 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[30\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373108 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[62\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp1\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373108 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[19\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373109 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[27\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373109 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[11\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373109 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[21\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373109 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[29\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373109 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[13\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373109 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[5\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373109 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[24\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373110 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[16\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373110 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[8\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373110 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[23\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373110 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[31\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373110 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[15\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373110 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[7\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373111 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[26\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373111 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[18\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373111 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[10\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373111 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[17\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373111 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[25\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[2\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373111 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[9\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|mem:mem0\|mem_data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373111 ""}  } { { "mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/mem.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[31\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373112 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[30\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373112 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[29\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373112 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[28\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373112 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[27\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373112 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[26\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373112 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[25\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373112 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[24\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373113 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[23\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373113 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[22\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373113 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[21\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373113 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[20\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373113 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[19\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373113 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[18\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373113 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[17\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373114 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[16\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373114 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[15\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373114 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[14\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373114 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[13\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373114 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[12\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373114 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[11\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373114 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[10\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373115 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[9\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373115 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[8\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373115 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[7\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373115 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[6\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373115 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[5\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373115 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[4\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373115 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[3\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373115 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[2\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373116 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[1\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373116 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[0\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373116 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[63\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373116 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[62\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373116 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[61\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373116 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[60\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373116 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[59\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373117 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[58\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373117 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[57\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373117 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[56\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373117 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[55\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373117 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[54\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373117 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[53\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373117 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[52\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373118 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[51\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373118 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[50\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373118 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[49\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373118 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[48\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373118 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[47\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373118 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[46\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373118 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[45\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373119 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[44\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373119 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[43\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373119 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[42\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373119 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[41\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373119 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[40\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373119 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[39\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373119 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[38\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373120 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[37\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373120 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[36\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373120 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[35\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373120 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[34\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373120 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[33\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/id_ex.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373120 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[32\] " "Latch openmips_min_sopc:openmips0\|openmips:openmips0\|ex:ex0\|hilo_temp_o\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips_min_sopc:openmips0\|openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex_mem.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1476954373120 ""}  } { { "ex.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/ex.v" 422 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1476954373120 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_transmitter.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_transmitter.v" 172 -1 0 } } { "uart_wb.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_wb.v" 191 -1 0 } } { "async_fifo.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/async_fifo.v" 176 -1 0 } } { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 479 -1 0 } } { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 506 -1 0 } } { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 862 -1 0 } } { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 667 -1 0 } } { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 678 -1 0 } } { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 659 -1 0 } } { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 313 -1 0 } } { "uart_regs.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_regs.v" 670 -1 0 } } { "uart_sync_flops.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_sync_flops.v" 116 -1 0 } } { "uart_sync_flops.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/uart_sync_flops.v" 108 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1476954373293 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1476954373294 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_DQ\[0\] GND " "Pin \"FL_DQ\[0\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|FL_DQ[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_DQ\[1\] GND " "Pin \"FL_DQ\[1\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|FL_DQ[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_DQ\[2\] GND " "Pin \"FL_DQ\[2\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|FL_DQ[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_DQ\[3\] GND " "Pin \"FL_DQ\[3\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|FL_DQ[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_DQ\[4\] GND " "Pin \"FL_DQ\[4\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|FL_DQ[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_DQ\[5\] GND " "Pin \"FL_DQ\[5\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|FL_DQ[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_DQ\[6\] GND " "Pin \"FL_DQ\[6\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|FL_DQ[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_DQ\[7\] GND " "Pin \"FL_DQ\[7\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|FL_DQ[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N VCC " "Pin \"FL_WE_N\" is stuck at VCC" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476954382157 "|OpenMIPS_SOPC|DRAM_ADDR[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1476954382157 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "876 " "876 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1476954396745 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Altera_Project/OpenMIPS_SOPC/output_files/OpenMIPS_SOPC.map.smsg " "Generated suppressed messages file D:/Altera_Project/OpenMIPS_SOPC/output_files/OpenMIPS_SOPC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1476954397422 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1476954398314 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954398314 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "OpenMIPS_SOPC.v" "" { Text "D:/Altera_Project/OpenMIPS_SOPC/OpenMIPS_SOPC.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476954399789 "|OpenMIPS_SOPC|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1476954399789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12714 " "Implemented 12714 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1476954399790 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1476954399790 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1476954399790 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12569 " "Implemented 12569 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1476954399790 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1476954399790 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1476954399790 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1476954399790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 789 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 789 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "606 " "Peak virtual memory: 606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476954399911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 17:06:39 2016 " "Processing ended: Thu Oct 20 17:06:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476954399911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476954399911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476954399911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476954399911 ""}
