Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Wed Feb 19 21:17:19 2020
| Host         : WIN-0JR3P7S3KIR running 64-bit major release  (build 9200)
=======
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb 19 22:04:01 2020
| Host         : ALYSSAUNGERER running 64-bit major release  (build 9200)
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
| Command      : report_timing_summary -max_paths 10 -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[6]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: disp/clk2/clk_out_reg/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: disp/clk3/clk_out_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dd/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dd/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dd/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dd/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dd/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dd/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dl/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dl/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dl/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dl/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dl/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dl/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dr/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dr/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dr/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dr/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dr/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dr/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/du/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/du/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/du/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/du/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/du/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/du/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seven_seg_clk/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
<<<<<<< HEAD
 There are 114 pins that are not constrained for maximum delay. (HIGH)
=======
 There are 240 pins that are not constrained for maximum delay. (HIGH)
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
      5.562        0.000                      0                  168        0.176        0.000                      0                  168        3.000        0.000                       0                    96  
=======
      6.053        0.000                      0                  169        0.174        0.000                      0                  169        3.000        0.000                       0                    97  
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
instance_name/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_10M_clk_wiz_0         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0        {0.000 10.000}       20.000          50.000          
sys_clk_pin                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
instance_name/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
<<<<<<< HEAD
  clk_10M_clk_wiz_0              95.549        0.000                      0                   39        0.176        0.000                      0                   39       49.500        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                         17.845        0.000                       0                     3  
sys_clk_pin                       5.562        0.000                      0                  129        0.261        0.000                      0                  129        4.500        0.000                       0                    67  
=======
  clk_10M_clk_wiz_0              95.746        0.000                      0                   40        0.174        0.000                      0                   40       49.500        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                         17.845        0.000                       0                     3  
sys_clk_pin                       6.053        0.000                      0                  129        0.261        0.000                      0                  129        4.500        0.000                       0                    67  
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_10M_clk_wiz_0

<<<<<<< HEAD
Setup :            0  Failing Endpoints,  Worst Slack       95.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack       95.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             95.549ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/R
=======
Slack (MET) :             95.746ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/CE
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.843ns  (logic 0.839ns (21.831%)  route 3.004ns (78.169%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
=======
  Data Path Delay:        3.879ns  (logic 0.966ns (24.900%)  route 2.913ns (75.100%))
  Logic Levels:           3  (LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.618ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.625     1.625    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.419     2.044 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           1.180     3.225    clk0/period_count_reg[3]
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.296     3.521 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.766     4.286    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.124     4.410 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=17, routed)          1.058     5.469    dac/sync_OBUF
    SLICE_X0Y24          FDRE                                         r  dac/tmp_reg_reg[14]/R
=======
                         net (fo=25, routed)          1.618     1.618    clk0/clk_10M
    SLICE_X0Y25          FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.419     2.037 f  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.693     2.731    clk0/period_count_reg[2]
    SLICE_X1Y25          LUT2 (Prop_lut2_I1_O)        0.299     3.030 f  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.495     3.524    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.648 f  clk0/sync_OBUF_inst_i_1/O
                         net (fo=27, routed)          1.323     4.972    clk0/sync_OBUF
    SLICE_X0Y26          LUT1 (Prop_lut1_I0_O)        0.124     5.096 r  clk0/dac_i_1/O
                         net (fo=1, routed)           0.402     5.498    dac/dac_reg_0
    SLICE_X0Y26          FDRE                                         r  dac/dac_reg/CE
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.502   101.502    dac/clk_10M
    SLICE_X0Y24          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism              0.094   101.596    
                         clock uncertainty           -0.149   101.447    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.429   101.018    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        101.018    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 95.549    

Slack (MET) :             95.549ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[15]/R
=======
                         net (fo=25, routed)          1.504   101.504    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.094   101.598    
                         clock uncertainty           -0.149   101.449    
    SLICE_X0Y26          FDRE (Setup_fdre_C_CE)      -0.205   101.244    dac/dac_reg
  -------------------------------------------------------------------
                         required time                        101.244    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                 95.746    

Slack (MET) :             96.221ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[4]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.843ns  (logic 0.839ns (21.831%)  route 3.004ns (78.169%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
=======
  Data Path Delay:        3.640ns  (logic 0.966ns (26.535%)  route 2.674ns (73.465%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.618ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.625     1.625    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.419     2.044 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           1.180     3.225    clk0/period_count_reg[3]
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.296     3.521 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.766     4.286    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.124     4.410 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=17, routed)          1.058     5.469    dac/sync_OBUF
    SLICE_X0Y24          FDRE                                         r  dac/tmp_reg_reg[15]/R
=======
                         net (fo=25, routed)          1.618     1.618    clk0/clk_10M
    SLICE_X0Y25          FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.419     2.037 r  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.693     2.731    clk0/period_count_reg[2]
    SLICE_X1Y25          LUT2 (Prop_lut2_I1_O)        0.299     3.030 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.495     3.524    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.648 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=27, routed)          1.486     5.135    waveform/sync_OBUF
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.124     5.259 r  waveform/tmp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.259    dac/D[3]
    SLICE_X1Y26          FDRE                                         r  dac/tmp_reg_reg[4]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.502   101.502    dac/clk_10M
    SLICE_X0Y24          FDRE                                         r  dac/tmp_reg_reg[15]/C
                         clock pessimism              0.094   101.596    
                         clock uncertainty           -0.149   101.447    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.429   101.018    dac/tmp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        101.018    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 95.549    

Slack (MET) :             95.549ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/R
=======
                         net (fo=25, routed)          1.504   101.504    dac/CLK
    SLICE_X1Y26          FDRE                                         r  dac/tmp_reg_reg[4]/C
                         clock pessimism              0.094   101.598    
                         clock uncertainty           -0.149   101.449    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)        0.031   101.480    dac/tmp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        101.480    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                 96.221    

Slack (MET) :             96.237ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[5]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.843ns  (logic 0.839ns (21.831%)  route 3.004ns (78.169%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
=======
  Data Path Delay:        3.668ns  (logic 0.994ns (27.096%)  route 2.674ns (72.904%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.618ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.625     1.625    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.419     2.044 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           1.180     3.225    clk0/period_count_reg[3]
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.296     3.521 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.766     4.286    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.124     4.410 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=17, routed)          1.058     5.469    dac/sync_OBUF
    SLICE_X0Y24          FDRE                                         r  dac/tmp_reg_reg[8]/R
=======
                         net (fo=25, routed)          1.618     1.618    clk0/clk_10M
    SLICE_X0Y25          FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.419     2.037 r  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.693     2.731    clk0/period_count_reg[2]
    SLICE_X1Y25          LUT2 (Prop_lut2_I1_O)        0.299     3.030 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.495     3.524    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.648 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=27, routed)          1.486     5.135    waveform/sync_OBUF
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.152     5.287 r  waveform/tmp_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.287    dac/D[4]
    SLICE_X1Y26          FDRE                                         r  dac/tmp_reg_reg[5]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.502   101.502    dac/clk_10M
    SLICE_X0Y24          FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism              0.094   101.596    
                         clock uncertainty           -0.149   101.447    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.429   101.018    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        101.018    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 95.549    

Slack (MET) :             95.549ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[9]/R
=======
                         net (fo=25, routed)          1.504   101.504    dac/CLK
    SLICE_X1Y26          FDRE                                         r  dac/tmp_reg_reg[5]/C
                         clock pessimism              0.094   101.598    
                         clock uncertainty           -0.149   101.449    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)        0.075   101.524    dac/tmp_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        101.524    
                         arrival time                          -5.287    
  -------------------------------------------------------------------
                         slack                                 96.237    

Slack (MET) :             96.311ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[1]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.843ns  (logic 0.839ns (21.831%)  route 3.004ns (78.169%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
=======
  Data Path Delay:        3.552ns  (logic 0.966ns (27.197%)  route 2.586ns (72.803%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.618ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.625     1.625    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.419     2.044 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           1.180     3.225    clk0/period_count_reg[3]
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.296     3.521 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.766     4.286    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.124     4.410 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=17, routed)          1.058     5.469    dac/sync_OBUF
    SLICE_X0Y24          FDRE                                         r  dac/tmp_reg_reg[9]/R
=======
                         net (fo=25, routed)          1.618     1.618    clk0/clk_10M
    SLICE_X0Y25          FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.419     2.037 r  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.693     2.731    clk0/period_count_reg[2]
    SLICE_X1Y25          LUT2 (Prop_lut2_I1_O)        0.299     3.030 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.495     3.524    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.648 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=27, routed)          1.398     5.046    waveform/sync_OBUF
    SLICE_X1Y27          LUT3 (Prop_lut3_I1_O)        0.124     5.170 r  waveform/tmp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.170    dac/D[0]
    SLICE_X1Y27          FDRE                                         r  dac/tmp_reg_reg[1]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.502   101.502    dac/clk_10M
    SLICE_X0Y24          FDRE                                         r  dac/tmp_reg_reg[9]/C
                         clock pessimism              0.094   101.596    
                         clock uncertainty           -0.149   101.447    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.429   101.018    dac/tmp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        101.018    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 95.549    

Slack (MET) :             95.554ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/R
=======
                         net (fo=25, routed)          1.505   101.505    dac/CLK
    SLICE_X1Y27          FDRE                                         r  dac/tmp_reg_reg[1]/C
                         clock pessimism              0.094   101.599    
                         clock uncertainty           -0.149   101.450    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)        0.031   101.481    dac/tmp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        101.481    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                 96.311    

Slack (MET) :             96.414ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[12]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.839ns  (logic 0.839ns (21.855%)  route 3.000ns (78.144%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
=======
  Data Path Delay:        2.991ns  (logic 0.842ns (28.155%)  route 2.149ns (71.845%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.618ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.625     1.625    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.419     2.044 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           1.180     3.225    clk0/period_count_reg[3]
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.296     3.521 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.766     4.286    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.124     4.410 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=17, routed)          1.054     5.464    dac/sync_OBUF
    SLICE_X1Y24          FDRE                                         r  dac/tmp_reg_reg[10]/R
=======
                         net (fo=25, routed)          1.618     1.618    clk0/clk_10M
    SLICE_X0Y25          FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.419     2.037 r  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.693     2.731    clk0/period_count_reg[2]
    SLICE_X1Y25          LUT2 (Prop_lut2_I1_O)        0.299     3.030 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.495     3.524    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.648 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=27, routed)          0.960     4.609    dac/sync_OBUF
    SLICE_X0Y28          FDRE                                         r  dac/tmp_reg_reg[12]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.502   101.502    dac/clk_10M
    SLICE_X1Y24          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism              0.094   101.596    
                         clock uncertainty           -0.149   101.447    
    SLICE_X1Y24          FDRE (Setup_fdre_C_R)       -0.429   101.018    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        101.018    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                 95.554    

Slack (MET) :             95.554ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/R
=======
                         net (fo=25, routed)          1.507   101.507    dac/CLK
    SLICE_X0Y28          FDRE                                         r  dac/tmp_reg_reg[12]/C
                         clock pessimism              0.094   101.601    
                         clock uncertainty           -0.149   101.452    
    SLICE_X0Y28          FDRE (Setup_fdre_C_R)       -0.429   101.023    dac/tmp_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        101.023    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                 96.414    

Slack (MET) :             96.414ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[13]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.839ns  (logic 0.839ns (21.855%)  route 3.000ns (78.144%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
=======
  Data Path Delay:        2.991ns  (logic 0.842ns (28.155%)  route 2.149ns (71.845%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.618ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.625     1.625    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.419     2.044 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           1.180     3.225    clk0/period_count_reg[3]
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.296     3.521 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.766     4.286    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.124     4.410 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=17, routed)          1.054     5.464    dac/sync_OBUF
    SLICE_X1Y24          FDRE                                         r  dac/tmp_reg_reg[11]/R
=======
                         net (fo=25, routed)          1.618     1.618    clk0/clk_10M
    SLICE_X0Y25          FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.419     2.037 r  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.693     2.731    clk0/period_count_reg[2]
    SLICE_X1Y25          LUT2 (Prop_lut2_I1_O)        0.299     3.030 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.495     3.524    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.648 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=27, routed)          0.960     4.609    dac/sync_OBUF
    SLICE_X0Y28          FDRE                                         r  dac/tmp_reg_reg[13]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.502   101.502    dac/clk_10M
    SLICE_X1Y24          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism              0.094   101.596    
                         clock uncertainty           -0.149   101.447    
    SLICE_X1Y24          FDRE (Setup_fdre_C_R)       -0.429   101.018    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        101.018    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                 95.554    

Slack (MET) :             95.554ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[12]/R
=======
                         net (fo=25, routed)          1.507   101.507    dac/CLK
    SLICE_X0Y28          FDRE                                         r  dac/tmp_reg_reg[13]/C
                         clock pessimism              0.094   101.601    
                         clock uncertainty           -0.149   101.452    
    SLICE_X0Y28          FDRE (Setup_fdre_C_R)       -0.429   101.023    dac/tmp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        101.023    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                 96.414    

Slack (MET) :             96.414ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.839ns  (logic 0.839ns (21.855%)  route 3.000ns (78.144%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
=======
  Data Path Delay:        2.991ns  (logic 0.842ns (28.155%)  route 2.149ns (71.845%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.618ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.625     1.625    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.419     2.044 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           1.180     3.225    clk0/period_count_reg[3]
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.296     3.521 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.766     4.286    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.124     4.410 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=17, routed)          1.054     5.464    dac/sync_OBUF
    SLICE_X1Y24          FDRE                                         r  dac/tmp_reg_reg[12]/R
=======
                         net (fo=25, routed)          1.618     1.618    clk0/clk_10M
    SLICE_X0Y25          FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.419     2.037 r  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.693     2.731    clk0/period_count_reg[2]
    SLICE_X1Y25          LUT2 (Prop_lut2_I1_O)        0.299     3.030 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.495     3.524    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.648 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=27, routed)          0.960     4.609    dac/sync_OBUF
    SLICE_X0Y28          FDRE                                         r  dac/tmp_reg_reg[14]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.502   101.502    dac/clk_10M
    SLICE_X1Y24          FDRE                                         r  dac/tmp_reg_reg[12]/C
                         clock pessimism              0.094   101.596    
                         clock uncertainty           -0.149   101.447    
    SLICE_X1Y24          FDRE (Setup_fdre_C_R)       -0.429   101.018    dac/tmp_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        101.018    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                 95.554    

Slack (MET) :             95.554ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[13]/R
=======
                         net (fo=25, routed)          1.507   101.507    dac/CLK
    SLICE_X0Y28          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism              0.094   101.601    
                         clock uncertainty           -0.149   101.452    
    SLICE_X0Y28          FDRE (Setup_fdre_C_R)       -0.429   101.023    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        101.023    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                 96.414    

Slack (MET) :             96.414ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[15]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.839ns  (logic 0.839ns (21.855%)  route 3.000ns (78.144%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
=======
  Data Path Delay:        2.991ns  (logic 0.842ns (28.155%)  route 2.149ns (71.845%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.618ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.625     1.625    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.419     2.044 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           1.180     3.225    clk0/period_count_reg[3]
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.296     3.521 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.766     4.286    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.124     4.410 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=17, routed)          1.054     5.464    dac/sync_OBUF
    SLICE_X1Y24          FDRE                                         r  dac/tmp_reg_reg[13]/R
=======
                         net (fo=25, routed)          1.618     1.618    clk0/clk_10M
    SLICE_X0Y25          FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.419     2.037 r  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.693     2.731    clk0/period_count_reg[2]
    SLICE_X1Y25          LUT2 (Prop_lut2_I1_O)        0.299     3.030 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.495     3.524    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.648 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=27, routed)          0.960     4.609    dac/sync_OBUF
    SLICE_X0Y28          FDRE                                         r  dac/tmp_reg_reg[15]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.502   101.502    dac/clk_10M
    SLICE_X1Y24          FDRE                                         r  dac/tmp_reg_reg[13]/C
                         clock pessimism              0.094   101.596    
                         clock uncertainty           -0.149   101.447    
    SLICE_X1Y24          FDRE (Setup_fdre_C_R)       -0.429   101.018    dac/tmp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        101.018    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                 95.554    

Slack (MET) :             95.770ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/CE
=======
                         net (fo=25, routed)          1.507   101.507    dac/CLK
    SLICE_X0Y28          FDRE                                         r  dac/tmp_reg_reg[15]/C
                         clock pessimism              0.094   101.601    
                         clock uncertainty           -0.149   101.452    
    SLICE_X0Y28          FDRE (Setup_fdre_C_R)       -0.429   101.023    dac/tmp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        101.023    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                 96.414    

Slack (MET) :             96.418ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.630ns  (logic 0.835ns (23.005%)  route 2.795ns (76.995%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.080ns
=======
  Data Path Delay:        2.986ns  (logic 0.842ns (28.196%)  route 2.144ns (71.804%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.094ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.625     1.625    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.419     2.044 f  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           1.180     3.225    clk0/period_count_reg[3]
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.296     3.521 f  clk0/sync_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.749     4.270    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.120     4.390 r  clk0/dac_i_1/O
                         net (fo=1, routed)           0.865     5.255    dac/dac_reg_0
    SLICE_X0Y25          FDRE                                         r  dac/dac_reg/CE
=======
                         net (fo=25, routed)          1.618     1.618    clk0/clk_10M
    SLICE_X0Y25          FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.419     2.037 r  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.693     2.731    clk0/period_count_reg[2]
    SLICE_X1Y25          LUT2 (Prop_lut2_I1_O)        0.299     3.030 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.495     3.524    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.648 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=27, routed)          0.956     4.605    dac/sync_OBUF
    SLICE_X1Y28          FDRE                                         r  dac/tmp_reg_reg[10]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.502   101.502    dac/clk_10M
    SLICE_X0Y25          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.080   101.582    
                         clock uncertainty           -0.149   101.433    
    SLICE_X0Y25          FDRE (Setup_fdre_C_CE)      -0.408   101.025    dac/dac_reg
  -------------------------------------------------------------------
                         required time                        101.025    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                 95.770    

Slack (MET) :             96.278ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[4]/R
=======
                         net (fo=25, routed)          1.507   101.507    dac/CLK
    SLICE_X1Y28          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism              0.094   101.601    
                         clock uncertainty           -0.149   101.452    
    SLICE_X1Y28          FDRE (Setup_fdre_C_R)       -0.429   101.023    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        101.023    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                 96.418    

Slack (MET) :             96.418ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.122ns  (logic 0.704ns (22.553%)  route 2.418ns (77.447%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 101.508 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.095ns
=======
  Data Path Delay:        2.986ns  (logic 0.842ns (28.196%)  route 2.144ns (71.804%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.094ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.625     1.625    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     2.081 r  clk0/period_count_reg[5]/Q
                         net (fo=12, routed)          1.157     3.238    clk0/period_count_reg[5]
    SLICE_X0Y20          LUT4 (Prop_lut4_I1_O)        0.124     3.362 f  clk0/period_count[6]_i_3/O
                         net (fo=1, routed)           0.670     4.033    clk0/period_count[6]_i_3_n_0
    SLICE_X0Y20          LUT4 (Prop_lut4_I3_O)        0.124     4.157 r  clk0/period_count[6]_i_1/O
                         net (fo=7, routed)           0.590     4.747    clk0/clear
    SLICE_X0Y20          FDRE                                         r  clk0/period_count_reg[4]/R
=======
                         net (fo=25, routed)          1.618     1.618    clk0/clk_10M
    SLICE_X0Y25          FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.419     2.037 r  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.693     2.731    clk0/period_count_reg[2]
    SLICE_X1Y25          LUT2 (Prop_lut2_I1_O)        0.299     3.030 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.495     3.524    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.648 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=27, routed)          0.956     4.605    dac/sync_OBUF
    SLICE_X1Y28          FDRE                                         r  dac/tmp_reg_reg[11]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          1.508   101.508    clk0/clk_10M
    SLICE_X0Y20          FDRE                                         r  clk0/period_count_reg[4]/C
                         clock pessimism              0.095   101.603    
                         clock uncertainty           -0.149   101.454    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429   101.025    clk0/period_count_reg[4]
  -------------------------------------------------------------------
                         required time                        101.025    
                         arrival time                          -4.747    
  -------------------------------------------------------------------
                         slack                                 96.278    
=======
                         net (fo=25, routed)          1.507   101.507    dac/CLK
    SLICE_X1Y28          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism              0.094   101.601    
                         clock uncertainty           -0.149   101.452    
    SLICE_X1Y28          FDRE (Setup_fdre_C_R)       -0.429   101.023    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        101.023    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                 96.418    
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/D
=======
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[6]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
=======
  Data Path Delay:        0.278ns  (logic 0.186ns (66.955%)  route 0.092ns (33.045%))
  Logic Levels:           1  (LUT6=1)
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.582     0.582    dac/clk_10M
    SLICE_X1Y24          FDRE                                         r  dac/tmp_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  dac/tmp_reg_reg[13]/Q
                         net (fo=1, routed)           0.118     0.840    dac/tmp_reg_reg_n_0_[13]
    SLICE_X0Y24          FDRE                                         r  dac/tmp_reg_reg[14]/D
=======
                         net (fo=25, routed)          0.582     0.582    clk0/clk_10M
    SLICE_X1Y25          FDRE                                         r  clk0/period_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  clk0/period_count_reg[5]/Q
                         net (fo=4, routed)           0.092     0.814    clk0/period_count_reg[5]
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.045     0.859 r  clk0/period_count[6]_i_2/O
                         net (fo=1, routed)           0.000     0.859    clk0/p_0_in[6]
    SLICE_X0Y25          FDRE                                         r  clk0/period_count_reg[6]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.850     0.850    dac/clk_10M
    SLICE_X0Y24          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.070     0.665    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[7]/D
=======
                         net (fo=25, routed)          0.850     0.850    clk0/clk_10M
    SLICE_X0Y25          FDRE                                         r  clk0/period_count_reg[6]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.091     0.686    clk0/period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[12]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.344ns  (logic 0.186ns (54.029%)  route 0.158ns (45.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns
=======
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.256ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.586     0.586    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  clk0/period_count_reg[5]/Q
                         net (fo=12, routed)          0.158     0.885    clk0/period_count_reg[5]
    SLICE_X0Y22          LUT4 (Prop_lut4_I0_O)        0.045     0.930 r  clk0/tmp_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.930    dac/D[5]
    SLICE_X0Y22          FDRE                                         r  dac/tmp_reg_reg[7]/D
=======
                         net (fo=25, routed)          0.585     0.585    dac/CLK
    SLICE_X1Y28          FDRE                                         r  dac/tmp_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  dac/tmp_reg_reg[11]/Q
                         net (fo=1, routed)           0.122     0.848    dac/tmp_reg_reg_n_0_[11]
    SLICE_X0Y28          FDRE                                         r  dac/tmp_reg_reg[12]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.853     0.853    dac/clk_10M
    SLICE_X0Y22          FDRE                                         r  dac/tmp_reg_reg[7]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.092     0.690    dac/tmp_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[6]/D
=======
                         net (fo=25, routed)          0.854     0.854    dac/CLK
    SLICE_X0Y28          FDRE                                         r  dac/tmp_reg_reg[12]/C
                         clock pessimism             -0.256     0.598    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.070     0.668    dac/tmp_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.345ns  (logic 0.186ns (53.873%)  route 0.159ns (46.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
=======
  Data Path Delay:        0.322ns  (logic 0.141ns (43.817%)  route 0.181ns (56.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.585ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.586     0.586    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  clk0/period_count_reg[5]/Q
                         net (fo=12, routed)          0.159     0.886    clk0/period_count_reg[5]
    SLICE_X0Y22          LUT4 (Prop_lut4_I0_O)        0.045     0.931 r  clk0/tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.931    dac/D[4]
    SLICE_X0Y22          FDRE                                         r  dac/tmp_reg_reg[6]/D
=======
                         net (fo=25, routed)          0.585     0.585    dac/CLK
    SLICE_X0Y28          FDRE                                         r  dac/tmp_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  dac/tmp_reg_reg[15]/Q
                         net (fo=1, routed)           0.181     0.906    dac/p_1_in
    SLICE_X0Y26          FDRE                                         r  dac/dac_reg/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.853     0.853    dac/clk_10M
    SLICE_X0Y22          FDRE                                         r  dac/tmp_reg_reg[6]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.091     0.689    dac/tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[5]/D
=======
                         net (fo=25, routed)          0.851     0.851    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/dac_reg/C
                         clock pessimism             -0.255     0.596    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.070     0.666    dac/dac_reg
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.352ns  (logic 0.186ns (52.836%)  route 0.166ns (47.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
=======
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.586     0.586    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           0.166     0.893    clk0/period_count_reg[0]
    SLICE_X1Y20          LUT6 (Prop_lut6_I2_O)        0.045     0.938 r  clk0/period_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.938    clk0/p_0_in[5]
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[5]/D
=======
                         net (fo=25, routed)          0.585     0.585    dac/CLK
    SLICE_X0Y28          FDRE                                         r  dac/tmp_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  dac/tmp_reg_reg[13]/Q
                         net (fo=1, routed)           0.172     0.898    dac/tmp_reg_reg_n_0_[13]
    SLICE_X0Y28          FDRE                                         r  dac/tmp_reg_reg[14]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.855     0.855    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[5]/C
                         clock pessimism             -0.269     0.586    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.092     0.678    clk0/period_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[4]/C
=======
                         net (fo=25, routed)          0.854     0.854    dac/CLK
    SLICE_X0Y28          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.070     0.655    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[12]/C
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.386ns  (logic 0.186ns (48.177%)  route 0.200ns (51.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns
=======
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.583     0.583    dac/clk_10M
    SLICE_X0Y23          FDRE                                         r  dac/tmp_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  dac/tmp_reg_reg[4]/Q
                         net (fo=1, routed)           0.200     0.924    clk0/tmp_reg_reg[7][2]
    SLICE_X0Y23          LUT4 (Prop_lut4_I3_O)        0.045     0.969 r  clk0/tmp_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.969    dac/D[3]
    SLICE_X0Y23          FDRE                                         r  dac/tmp_reg_reg[5]/D
=======
                         net (fo=25, routed)          0.585     0.585    dac/CLK
    SLICE_X0Y28          FDRE                                         r  dac/tmp_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  dac/tmp_reg_reg[12]/Q
                         net (fo=1, routed)           0.174     0.899    dac/tmp_reg_reg_n_0_[12]
    SLICE_X0Y28          FDRE                                         r  dac/tmp_reg_reg[13]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.851     0.851    dac/clk_10M
    SLICE_X0Y23          FDRE                                         r  dac/tmp_reg_reg[5]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.107     0.690    dac/tmp_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
=======
                         net (fo=25, routed)          0.854     0.854    dac/CLK
    SLICE_X0Y28          FDRE                                         r  dac/tmp_reg_reg[13]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.066     0.651    dac/tmp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  Source:                 dac/tmp_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.363ns  (logic 0.141ns (38.888%)  route 0.222ns (61.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
=======
  Data Path Delay:        0.295ns  (logic 0.128ns (43.350%)  route 0.167ns (56.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.585     0.585    dac/clk_10M
    SLICE_X0Y22          FDRE                                         r  dac/tmp_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  dac/tmp_reg_reg[7]/Q
                         net (fo=1, routed)           0.222     0.947    dac/tmp_reg_reg_n_0_[7]
    SLICE_X0Y24          FDRE                                         r  dac/tmp_reg_reg[8]/D
=======
                         net (fo=25, routed)          0.585     0.585    dac/CLK
    SLICE_X1Y27          FDRE                                         r  dac/tmp_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.128     0.713 r  dac/tmp_reg_reg[7]/Q
                         net (fo=1, routed)           0.167     0.880    dac/tmp_reg_reg_n_0_[7]
    SLICE_X1Y28          FDRE                                         r  dac/tmp_reg_reg[8]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.850     0.850    dac/clk_10M
    SLICE_X0Y24          FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.070     0.665    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/D
=======
                         net (fo=25, routed)          0.854     0.854    dac/CLK
    SLICE_X1Y28          FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism             -0.255     0.599    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.017     0.616    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[5]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.392ns  (logic 0.141ns (35.943%)  route 0.251ns (64.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
=======
  Data Path Delay:        0.362ns  (logic 0.186ns (51.317%)  route 0.176ns (48.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.582     0.582    dac/clk_10M
    SLICE_X0Y24          FDRE                                         r  dac/tmp_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  dac/tmp_reg_reg[15]/Q
                         net (fo=1, routed)           0.251     0.974    dac/p_1_in
    SLICE_X0Y25          FDRE                                         r  dac/dac_reg/D
=======
                         net (fo=25, routed)          0.582     0.582    clk0/clk_10M
    SLICE_X1Y25          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  clk0/period_count_reg[0]/Q
                         net (fo=8, routed)           0.176     0.899    clk0/period_count_reg[0]
    SLICE_X1Y25          LUT6 (Prop_lut6_I3_O)        0.045     0.944 r  clk0/period_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.944    clk0/p_0_in[5]
    SLICE_X1Y25          FDRE                                         r  clk0/period_count_reg[5]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.850     0.850    dac/clk_10M
    SLICE_X0Y25          FDRE                                         r  dac/dac_reg/C
                         clock pessimism             -0.234     0.616    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.070     0.686    dac/dac_reg
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[3]/D
=======
                         net (fo=25, routed)          0.850     0.850    clk0/clk_10M
    SLICE_X1Y25          FDRE                                         r  clk0/period_count_reg[5]/C
                         clock pessimism             -0.268     0.582    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.092     0.674    clk0/period_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[2]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.438ns  (logic 0.186ns (42.463%)  route 0.252ns (57.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns
=======
  Data Path Delay:        0.382ns  (logic 0.186ns (48.643%)  route 0.196ns (51.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.586     0.586    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           0.252     0.979    clk0/period_count_reg[0]
    SLICE_X1Y20          LUT4 (Prop_lut4_I1_O)        0.045     1.024 r  clk0/period_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.024    clk0/p_0_in[3]
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[3]/D
=======
                         net (fo=25, routed)          0.585     0.585    dac/CLK
    SLICE_X1Y27          FDRE                                         r  dac/tmp_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  dac/tmp_reg_reg[1]/Q
                         net (fo=1, routed)           0.196     0.922    waveform/tmp_reg_reg[7][0]
    SLICE_X1Y27          LUT3 (Prop_lut3_I2_O)        0.045     0.967 r  waveform/tmp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.967    dac/D[1]
    SLICE_X1Y27          FDRE                                         r  dac/tmp_reg_reg[2]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.855     0.855    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[3]/C
                         clock pessimism             -0.269     0.586    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.107     0.693    clk0/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[1]/D
=======
                         net (fo=25, routed)          0.853     0.853    dac/CLK
    SLICE_X1Y27          FDRE                                         r  dac/tmp_reg_reg[2]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092     0.677    dac/tmp_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[5]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.439ns  (logic 0.187ns (42.594%)  route 0.252ns (57.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns
=======
  Data Path Delay:        0.403ns  (logic 0.184ns (45.646%)  route 0.219ns (54.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.586     0.586    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           0.252     0.979    clk0/period_count_reg[0]
    SLICE_X1Y20          LUT2 (Prop_lut2_I0_O)        0.046     1.025 r  clk0/period_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.025    clk0/p_0_in[1]
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[1]/D
=======
                         net (fo=25, routed)          0.583     0.583    dac/CLK
    SLICE_X1Y26          FDRE                                         r  dac/tmp_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  dac/tmp_reg_reg[4]/Q
                         net (fo=1, routed)           0.219     0.943    waveform/tmp_reg_reg[7][3]
    SLICE_X1Y26          LUT3 (Prop_lut3_I2_O)        0.043     0.986 r  waveform/tmp_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.986    dac/D[4]
    SLICE_X1Y26          FDRE                                         r  dac/tmp_reg_reg[5]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.855     0.855    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[1]/C
                         clock pessimism             -0.269     0.586    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.107     0.693    clk0/period_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[2]/D
=======
                         net (fo=25, routed)          0.851     0.851    dac/CLK
    SLICE_X1Y26          FDRE                                         r  dac/tmp_reg_reg[5]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.107     0.690    dac/tmp_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[6]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.438ns  (logic 0.186ns (42.463%)  route 0.252ns (57.537%))
=======
  Data Path Delay:        0.426ns  (logic 0.227ns (53.318%)  route 0.199ns (46.682%))
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.586     0.586    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           0.252     0.979    clk0/period_count_reg[0]
    SLICE_X1Y20          LUT3 (Prop_lut3_I0_O)        0.045     1.024 r  clk0/period_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.024    clk0/p_0_in[2]
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[2]/D
=======
                         net (fo=25, routed)          0.583     0.583    dac/CLK
    SLICE_X1Y26          FDRE                                         r  dac/tmp_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.128     0.711 r  dac/tmp_reg_reg[5]/Q
                         net (fo=1, routed)           0.199     0.909    waveform/tmp_reg_reg[7][4]
    SLICE_X1Y26          LUT3 (Prop_lut3_I2_O)        0.099     1.008 r  waveform/tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.008    dac/D[5]
    SLICE_X1Y26          FDRE                                         r  dac/tmp_reg_reg[6]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=24, routed)          0.855     0.855    clk0/clk_10M
    SLICE_X1Y20          FDRE                                         r  clk0/period_count_reg[2]/C
                         clock pessimism             -0.269     0.586    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.092     0.678    clk0/period_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.346    
=======
                         net (fo=25, routed)          0.851     0.851    dac/CLK
    SLICE_X1Y26          FDRE                                         r  dac/tmp_reg_reg[6]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.107     0.690    dac/tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.319    
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
<<<<<<< HEAD
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y20      clk0/period_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y20      clk0/period_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y20      clk0/period_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y20      clk0/period_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y20      clk0/period_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y20      clk0/period_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y20      clk0/period_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y22      dac/tmp_reg_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y22      dac/tmp_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y22      dac/tmp_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y23      dac/tmp_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y23      dac/tmp_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y23      dac/tmp_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y23      dac/tmp_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y23      dac/tmp_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y20      clk0/period_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y20      clk0/period_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y20      clk0/period_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y20      clk0/period_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y20      clk0/period_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y20      clk0/period_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y20      clk0/period_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y20      clk0/period_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y20      clk0/period_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y20      clk0/period_count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y22      dac/tmp_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y22      dac/tmp_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y24      dac/tmp_reg_reg[8]/C
=======
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y25      clk0/period_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y25      clk0/period_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y25      clk0/period_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y25      clk0/period_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y25      clk0/period_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y25      clk0/period_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y25      clk0/period_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y26      dac/dac_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y26      dac/dac_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      dac/tmp_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      dac/tmp_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      dac/tmp_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y26      dac/tmp_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y26      dac/tmp_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y26      dac/tmp_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y26      dac/tmp_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      dac/tmp_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y25      clk0/period_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y25      clk0/period_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y25      clk0/period_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y25      clk0/period_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y25      clk0/period_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y25      clk0/period_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y25      clk0/period_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y25      clk0/period_count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y26      dac/dac_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      dac/tmp_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y28      dac/tmp_reg_reg[10]/C
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

<<<<<<< HEAD
Setup :            0  Failing Endpoints,  Worst Slack        5.562ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack        6.053ns,  Total Violation        0.000ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[20]/R
=======
Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 disp/clk3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[16]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.857ns  (logic 0.766ns (19.862%)  route 3.091ns (80.138%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
=======
  Data Path Delay:        3.483ns  (logic 0.704ns (20.215%)  route 2.779ns (79.785%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.621     5.142    disp/clk2/clk
    SLICE_X6Y28          FDRE                                         r  disp/clk2/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518     5.660 f  disp/clk2/period_count_reg[18]/Q
                         net (fo=2, routed)           1.280     6.940    disp/clk2/period_count_reg[18]
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.064 r  disp/clk2/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.616     7.680    disp/clk2/period_count[0]_i_5__0_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I2_O)        0.124     7.804 r  disp/clk2/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.195     8.999    disp/clk2/period_count[0]_i_1__1_n_0
    SLICE_X6Y29          FDRE                                         r  disp/clk2/period_count_reg[20]/R
=======
                         net (fo=67, routed)          1.565     5.086    disp/clk3/clk
    SLICE_X35Y47         FDRE                                         r  disp/clk3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  disp/clk3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.404    disp/clk3/period_count_reg[18]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.528 r  disp/clk3/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.879     7.408    disp/clk3/period_count[0]_i_5__0_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.532 r  disp/clk3/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.037     8.569    disp/clk3/period_count[0]_i_1__1_n_0
    SLICE_X35Y47         FDRE                                         r  disp/clk3/period_count_reg[16]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.506    14.847    disp/clk2/clk
    SLICE_X6Y29          FDRE                                         r  disp/clk2/period_count_reg[20]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y29          FDRE (Setup_fdre_C_R)       -0.524    14.561    disp/clk2/period_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 seven_seg_clk/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[20]/R
=======
                         net (fo=67, routed)          1.445    14.786    disp/clk3/clk
    SLICE_X35Y47         FDRE                                         r  disp/clk3/period_count_reg[16]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.622    disp/clk3/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 disp/clk3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[17]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.817ns  (logic 0.766ns (20.068%)  route 3.051ns (79.932%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
=======
  Data Path Delay:        3.483ns  (logic 0.704ns (20.215%)  route 2.779ns (79.785%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.625     5.146    seven_seg_clk/clk
    SLICE_X64Y29         FDRE                                         r  seven_seg_clk/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  seven_seg_clk/period_count_reg[17]/Q
                         net (fo=2, routed)           1.162     6.827    seven_seg_clk/period_count_reg[17]
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  seven_seg_clk/period_count[0]_i_5/O
                         net (fo=1, routed)           0.721     7.671    seven_seg_clk/period_count[0]_i_5_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.795 r  seven_seg_clk/period_count[0]_i_1__0/O
                         net (fo=22, routed)          1.168     8.963    seven_seg_clk/period_count[0]_i_1__0_n_0
    SLICE_X64Y30         FDRE                                         r  seven_seg_clk/period_count_reg[20]/R
=======
                         net (fo=67, routed)          1.565     5.086    disp/clk3/clk
    SLICE_X35Y47         FDRE                                         r  disp/clk3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  disp/clk3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.404    disp/clk3/period_count_reg[18]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.528 r  disp/clk3/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.879     7.408    disp/clk3/period_count[0]_i_5__0_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.532 r  disp/clk3/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.037     8.569    disp/clk3/period_count[0]_i_1__1_n_0
    SLICE_X35Y47         FDRE                                         r  disp/clk3/period_count_reg[17]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.508    14.849    seven_seg_clk/clk
    SLICE_X64Y30         FDRE                                         r  seven_seg_clk/period_count_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y30         FDRE (Setup_fdre_C_R)       -0.524    14.564    seven_seg_clk/period_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[16]/R
=======
                         net (fo=67, routed)          1.445    14.786    disp/clk3/clk
    SLICE_X35Y47         FDRE                                         r  disp/clk3/period_count_reg[17]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.622    disp/clk3/period_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 disp/clk3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[18]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.718ns  (logic 0.766ns (20.601%)  route 2.952ns (79.399%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
=======
  Data Path Delay:        3.483ns  (logic 0.704ns (20.215%)  route 2.779ns (79.785%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.621     5.142    disp/clk2/clk
    SLICE_X6Y28          FDRE                                         r  disp/clk2/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518     5.660 f  disp/clk2/period_count_reg[18]/Q
                         net (fo=2, routed)           1.280     6.940    disp/clk2/period_count_reg[18]
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.064 r  disp/clk2/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.616     7.680    disp/clk2/period_count[0]_i_5__0_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I2_O)        0.124     7.804 r  disp/clk2/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.056     8.861    disp/clk2/period_count[0]_i_1__1_n_0
    SLICE_X6Y28          FDRE                                         r  disp/clk2/period_count_reg[16]/R
=======
                         net (fo=67, routed)          1.565     5.086    disp/clk3/clk
    SLICE_X35Y47         FDRE                                         r  disp/clk3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  disp/clk3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.404    disp/clk3/period_count_reg[18]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.528 r  disp/clk3/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.879     7.408    disp/clk3/period_count[0]_i_5__0_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.532 r  disp/clk3/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.037     8.569    disp/clk3/period_count[0]_i_1__1_n_0
    SLICE_X35Y47         FDRE                                         r  disp/clk3/period_count_reg[18]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.505    14.846    disp/clk2/clk
    SLICE_X6Y28          FDRE                                         r  disp/clk2/period_count_reg[16]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    14.583    disp/clk2/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[17]/R
=======
                         net (fo=67, routed)          1.445    14.786    disp/clk3/clk
    SLICE_X35Y47         FDRE                                         r  disp/clk3/period_count_reg[18]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.622    disp/clk3/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 disp/clk3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[19]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.718ns  (logic 0.766ns (20.601%)  route 2.952ns (79.399%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
=======
  Data Path Delay:        3.483ns  (logic 0.704ns (20.215%)  route 2.779ns (79.785%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.621     5.142    disp/clk2/clk
    SLICE_X6Y28          FDRE                                         r  disp/clk2/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518     5.660 f  disp/clk2/period_count_reg[18]/Q
                         net (fo=2, routed)           1.280     6.940    disp/clk2/period_count_reg[18]
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.064 r  disp/clk2/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.616     7.680    disp/clk2/period_count[0]_i_5__0_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I2_O)        0.124     7.804 r  disp/clk2/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.056     8.861    disp/clk2/period_count[0]_i_1__1_n_0
    SLICE_X6Y28          FDRE                                         r  disp/clk2/period_count_reg[17]/R
=======
                         net (fo=67, routed)          1.565     5.086    disp/clk3/clk
    SLICE_X35Y47         FDRE                                         r  disp/clk3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  disp/clk3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.404    disp/clk3/period_count_reg[18]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.528 r  disp/clk3/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.879     7.408    disp/clk3/period_count[0]_i_5__0_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.532 r  disp/clk3/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.037     8.569    disp/clk3/period_count[0]_i_1__1_n_0
    SLICE_X35Y47         FDRE                                         r  disp/clk3/period_count_reg[19]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.505    14.846    disp/clk2/clk
    SLICE_X6Y28          FDRE                                         r  disp/clk2/period_count_reg[17]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    14.583    disp/clk2/period_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[18]/R
=======
                         net (fo=67, routed)          1.445    14.786    disp/clk3/clk
    SLICE_X35Y47         FDRE                                         r  disp/clk3/period_count_reg[19]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.622    disp/clk3/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[16]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.718ns  (logic 0.766ns (20.601%)  route 2.952ns (79.399%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
=======
  Data Path Delay:        3.466ns  (logic 0.704ns (20.310%)  route 2.762ns (79.690%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.621     5.142    disp/clk2/clk
    SLICE_X6Y28          FDRE                                         r  disp/clk2/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518     5.660 f  disp/clk2/period_count_reg[18]/Q
                         net (fo=2, routed)           1.280     6.940    disp/clk2/period_count_reg[18]
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.064 r  disp/clk2/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.616     7.680    disp/clk2/period_count[0]_i_5__0_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I2_O)        0.124     7.804 r  disp/clk2/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.056     8.861    disp/clk2/period_count[0]_i_1__1_n_0
    SLICE_X6Y28          FDRE                                         r  disp/clk2/period_count_reg[18]/R
=======
                         net (fo=67, routed)          1.632     5.153    disp/clk2/clk
    SLICE_X61Y36         FDRE                                         r  disp/clk2/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  disp/clk2/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.471    disp/clk2/period_count_reg[18]
    SLICE_X60Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.595 r  disp/clk2/period_count[0]_i_5__1/O
                         net (fo=1, routed)           0.879     7.475    disp/clk2/period_count[0]_i_5__1_n_0
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  disp/clk2/period_count[0]_i_1__2/O
                         net (fo=22, routed)          1.021     8.620    disp/clk2/period_count[0]_i_1__2_n_0
    SLICE_X61Y36         FDRE                                         r  disp/clk2/period_count_reg[16]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.505    14.846    disp/clk2/clk
    SLICE_X6Y28          FDRE                                         r  disp/clk2/period_count_reg[18]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    14.583    disp/clk2/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[19]/R
=======
                         net (fo=67, routed)          1.513    14.854    disp/clk2/clk
    SLICE_X61Y36         FDRE                                         r  disp/clk2/period_count_reg[16]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X61Y36         FDRE (Setup_fdre_C_R)       -0.429    14.689    disp/clk2/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[17]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.718ns  (logic 0.766ns (20.601%)  route 2.952ns (79.399%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
=======
  Data Path Delay:        3.466ns  (logic 0.704ns (20.310%)  route 2.762ns (79.690%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.621     5.142    disp/clk2/clk
    SLICE_X6Y28          FDRE                                         r  disp/clk2/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518     5.660 f  disp/clk2/period_count_reg[18]/Q
                         net (fo=2, routed)           1.280     6.940    disp/clk2/period_count_reg[18]
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.064 r  disp/clk2/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.616     7.680    disp/clk2/period_count[0]_i_5__0_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I2_O)        0.124     7.804 r  disp/clk2/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.056     8.861    disp/clk2/period_count[0]_i_1__1_n_0
    SLICE_X6Y28          FDRE                                         r  disp/clk2/period_count_reg[19]/R
=======
                         net (fo=67, routed)          1.632     5.153    disp/clk2/clk
    SLICE_X61Y36         FDRE                                         r  disp/clk2/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  disp/clk2/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.471    disp/clk2/period_count_reg[18]
    SLICE_X60Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.595 r  disp/clk2/period_count[0]_i_5__1/O
                         net (fo=1, routed)           0.879     7.475    disp/clk2/period_count[0]_i_5__1_n_0
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  disp/clk2/period_count[0]_i_1__2/O
                         net (fo=22, routed)          1.021     8.620    disp/clk2/period_count[0]_i_1__2_n_0
    SLICE_X61Y36         FDRE                                         r  disp/clk2/period_count_reg[17]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.505    14.846    disp/clk2/clk
    SLICE_X6Y28          FDRE                                         r  disp/clk2/period_count_reg[19]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    14.583    disp/clk2/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 seven_seg_clk/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[16]/R
=======
                         net (fo=67, routed)          1.513    14.854    disp/clk2/clk
    SLICE_X61Y36         FDRE                                         r  disp/clk2/period_count_reg[17]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X61Y36         FDRE (Setup_fdre_C_R)       -0.429    14.689    disp/clk2/period_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[18]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.679ns  (logic 0.766ns (20.823%)  route 2.913ns (79.177%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
=======
  Data Path Delay:        3.466ns  (logic 0.704ns (20.310%)  route 2.762ns (79.690%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.625     5.146    seven_seg_clk/clk
    SLICE_X64Y29         FDRE                                         r  seven_seg_clk/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  seven_seg_clk/period_count_reg[17]/Q
                         net (fo=2, routed)           1.162     6.827    seven_seg_clk/period_count_reg[17]
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  seven_seg_clk/period_count[0]_i_5/O
                         net (fo=1, routed)           0.721     7.671    seven_seg_clk/period_count[0]_i_5_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.795 r  seven_seg_clk/period_count[0]_i_1__0/O
                         net (fo=22, routed)          1.029     8.825    seven_seg_clk/period_count[0]_i_1__0_n_0
    SLICE_X64Y29         FDRE                                         r  seven_seg_clk/period_count_reg[16]/R
=======
                         net (fo=67, routed)          1.632     5.153    disp/clk2/clk
    SLICE_X61Y36         FDRE                                         r  disp/clk2/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  disp/clk2/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.471    disp/clk2/period_count_reg[18]
    SLICE_X60Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.595 r  disp/clk2/period_count[0]_i_5__1/O
                         net (fo=1, routed)           0.879     7.475    disp/clk2/period_count[0]_i_5__1_n_0
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  disp/clk2/period_count[0]_i_1__2/O
                         net (fo=22, routed)          1.021     8.620    disp/clk2/period_count[0]_i_1__2_n_0
    SLICE_X61Y36         FDRE                                         r  disp/clk2/period_count_reg[18]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.508    14.849    seven_seg_clk/clk
    SLICE_X64Y29         FDRE                                         r  seven_seg_clk/period_count_reg[16]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.524    14.587    seven_seg_clk/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 seven_seg_clk/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[17]/R
=======
                         net (fo=67, routed)          1.513    14.854    disp/clk2/clk
    SLICE_X61Y36         FDRE                                         r  disp/clk2/period_count_reg[18]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X61Y36         FDRE (Setup_fdre_C_R)       -0.429    14.689    disp/clk2/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[19]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.679ns  (logic 0.766ns (20.823%)  route 2.913ns (79.177%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
=======
  Data Path Delay:        3.466ns  (logic 0.704ns (20.310%)  route 2.762ns (79.690%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.625     5.146    seven_seg_clk/clk
    SLICE_X64Y29         FDRE                                         r  seven_seg_clk/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  seven_seg_clk/period_count_reg[17]/Q
                         net (fo=2, routed)           1.162     6.827    seven_seg_clk/period_count_reg[17]
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  seven_seg_clk/period_count[0]_i_5/O
                         net (fo=1, routed)           0.721     7.671    seven_seg_clk/period_count[0]_i_5_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.795 r  seven_seg_clk/period_count[0]_i_1__0/O
                         net (fo=22, routed)          1.029     8.825    seven_seg_clk/period_count[0]_i_1__0_n_0
    SLICE_X64Y29         FDRE                                         r  seven_seg_clk/period_count_reg[17]/R
=======
                         net (fo=67, routed)          1.632     5.153    disp/clk2/clk
    SLICE_X61Y36         FDRE                                         r  disp/clk2/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  disp/clk2/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.471    disp/clk2/period_count_reg[18]
    SLICE_X60Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.595 r  disp/clk2/period_count[0]_i_5__1/O
                         net (fo=1, routed)           0.879     7.475    disp/clk2/period_count[0]_i_5__1_n_0
    SLICE_X60Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  disp/clk2/period_count[0]_i_1__2/O
                         net (fo=22, routed)          1.021     8.620    disp/clk2/period_count[0]_i_1__2_n_0
    SLICE_X61Y36         FDRE                                         r  disp/clk2/period_count_reg[19]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.508    14.849    seven_seg_clk/clk
    SLICE_X64Y29         FDRE                                         r  seven_seg_clk/period_count_reg[17]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.524    14.587    seven_seg_clk/period_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 seven_seg_clk/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[18]/R
=======
                         net (fo=67, routed)          1.513    14.854    disp/clk2/clk
    SLICE_X61Y36         FDRE                                         r  disp/clk2/period_count_reg[19]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X61Y36         FDRE (Setup_fdre_C_R)       -0.429    14.689    disp/clk2/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 disp/clk3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[12]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.679ns  (logic 0.766ns (20.823%)  route 2.913ns (79.177%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
=======
  Data Path Delay:        3.344ns  (logic 0.704ns (21.052%)  route 2.640ns (78.948%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.625     5.146    seven_seg_clk/clk
    SLICE_X64Y29         FDRE                                         r  seven_seg_clk/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  seven_seg_clk/period_count_reg[17]/Q
                         net (fo=2, routed)           1.162     6.827    seven_seg_clk/period_count_reg[17]
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  seven_seg_clk/period_count[0]_i_5/O
                         net (fo=1, routed)           0.721     7.671    seven_seg_clk/period_count[0]_i_5_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.795 r  seven_seg_clk/period_count[0]_i_1__0/O
                         net (fo=22, routed)          1.029     8.825    seven_seg_clk/period_count[0]_i_1__0_n_0
    SLICE_X64Y29         FDRE                                         r  seven_seg_clk/period_count_reg[18]/R
=======
                         net (fo=67, routed)          1.565     5.086    disp/clk3/clk
    SLICE_X35Y47         FDRE                                         r  disp/clk3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  disp/clk3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.404    disp/clk3/period_count_reg[18]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.528 r  disp/clk3/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.879     7.408    disp/clk3/period_count[0]_i_5__0_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.532 r  disp/clk3/period_count[0]_i_1__1/O
                         net (fo=22, routed)          0.899     8.430    disp/clk3/period_count[0]_i_1__1_n_0
    SLICE_X35Y46         FDRE                                         r  disp/clk3/period_count_reg[12]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.508    14.849    seven_seg_clk/clk
    SLICE_X64Y29         FDRE                                         r  seven_seg_clk/period_count_reg[18]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.524    14.587    seven_seg_clk/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 seven_seg_clk/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[19]/R
=======
                         net (fo=67, routed)          1.444    14.785    disp/clk3/clk
    SLICE_X35Y46         FDRE                                         r  disp/clk3/period_count_reg[12]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    disp/clk3/period_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 disp/clk3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[13]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.679ns  (logic 0.766ns (20.823%)  route 2.913ns (79.177%))
=======
  Data Path Delay:        3.344ns  (logic 0.704ns (21.052%)  route 2.640ns (78.948%))
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.625     5.146    seven_seg_clk/clk
    SLICE_X64Y29         FDRE                                         r  seven_seg_clk/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  seven_seg_clk/period_count_reg[17]/Q
                         net (fo=2, routed)           1.162     6.827    seven_seg_clk/period_count_reg[17]
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  seven_seg_clk/period_count[0]_i_5/O
                         net (fo=1, routed)           0.721     7.671    seven_seg_clk/period_count[0]_i_5_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.795 r  seven_seg_clk/period_count[0]_i_1__0/O
                         net (fo=22, routed)          1.029     8.825    seven_seg_clk/period_count[0]_i_1__0_n_0
    SLICE_X64Y29         FDRE                                         r  seven_seg_clk/period_count_reg[19]/R
=======
                         net (fo=67, routed)          1.565     5.086    disp/clk3/clk
    SLICE_X35Y47         FDRE                                         r  disp/clk3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  disp/clk3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.404    disp/clk3/period_count_reg[18]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.528 r  disp/clk3/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.879     7.408    disp/clk3/period_count[0]_i_5__0_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.532 r  disp/clk3/period_count[0]_i_1__1/O
                         net (fo=22, routed)          0.899     8.430    disp/clk3/period_count[0]_i_1__1_n_0
    SLICE_X35Y46         FDRE                                         r  disp/clk3/period_count_reg[13]/R
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          1.508    14.849    seven_seg_clk/clk
    SLICE_X64Y29         FDRE                                         r  seven_seg_clk/period_count_reg[19]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.524    14.587    seven_seg_clk/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  5.762    
=======
                         net (fo=67, routed)          1.444    14.785    disp/clk3/clk
    SLICE_X35Y46         FDRE                                         r  disp/clk3/period_count_reg[13]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    disp/clk3/period_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  6.165    
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
<<<<<<< HEAD
  Source:                 disp/clk3/period_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[11]/D
=======
  Source:                 disp/clk2/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[7]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
<<<<<<< HEAD
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
=======
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.585     1.468    disp/clk3/clk
    SLICE_X1Y27          FDRE                                         r  disp/clk3/period_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  disp/clk3/period_count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.726    disp/clk3/period_count_reg[11]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  disp/clk3/period_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    disp/clk3/period_count_reg[8]_i_1_n_4
    SLICE_X1Y27          FDRE                                         r  disp/clk3/period_count_reg[11]/D
=======
                         net (fo=67, routed)          0.589     1.472    disp/clk2/clk
    SLICE_X61Y33         FDRE                                         r  disp/clk2/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  disp/clk2/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.730    disp/clk2/period_count_reg[7]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  disp/clk2/period_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.838    disp/clk2/period_count_reg[4]_i_1__0_n_4
    SLICE_X61Y33         FDRE                                         r  disp/clk2/period_count_reg[7]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.853     1.980    disp/clk3/clk
    SLICE_X1Y27          FDRE                                         r  disp/clk3/period_count_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.105     1.573    disp/clk3/period_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
=======
                         net (fo=67, routed)          0.857     1.984    disp/clk2/clk
    SLICE_X61Y33         FDRE                                         r  disp/clk2/period_count_reg[7]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y33         FDRE (Hold_fdre_C_D)         0.105     1.577    disp/clk2/period_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
<<<<<<< HEAD
  Source:                 disp/clk3/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[7]/D
=======
  Source:                 disp/clk2/period_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[11]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
<<<<<<< HEAD
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
=======
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.583     1.466    disp/clk3/clk
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  disp/clk3/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.724    disp/clk3/period_count_reg[7]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  disp/clk3/period_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    disp/clk3/period_count_reg[4]_i_1_n_4
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[7]/D
=======
                         net (fo=67, routed)          0.590     1.473    disp/clk2/clk
    SLICE_X61Y34         FDRE                                         r  disp/clk2/period_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  disp/clk2/period_count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.731    disp/clk2/period_count_reg[11]
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  disp/clk2/period_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.839    disp/clk2/period_count_reg[8]_i_1__0_n_4
    SLICE_X61Y34         FDRE                                         r  disp/clk2/period_count_reg[11]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.851     1.978    disp/clk3/clk
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.105     1.571    disp/clk3/period_count_reg[7]
=======
                         net (fo=67, routed)          0.858     1.985    disp/clk2/clk
    SLICE_X61Y34         FDRE                                         r  disp/clk2/period_count_reg[11]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.105     1.578    disp/clk2/period_count_reg[11]
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
<<<<<<< HEAD
  Source:                 disp/clk3/period_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[19]/D
=======
  Source:                 disp/clk3/period_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[11]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
<<<<<<< HEAD
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
=======
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.586     1.469    disp/clk3/clk
    SLICE_X1Y29          FDRE                                         r  disp/clk3/period_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  disp/clk3/period_count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.727    disp/clk3/period_count_reg[19]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  disp/clk3/period_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    disp/clk3/period_count_reg[16]_i_1_n_4
    SLICE_X1Y29          FDRE                                         r  disp/clk3/period_count_reg[19]/D
=======
                         net (fo=67, routed)          0.562     1.445    disp/clk3/clk
    SLICE_X35Y45         FDRE                                         r  disp/clk3/period_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  disp/clk3/period_count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.703    disp/clk3/period_count_reg[11]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  disp/clk3/period_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    disp/clk3/period_count_reg[8]_i_1_n_4
    SLICE_X35Y45         FDRE                                         r  disp/clk3/period_count_reg[11]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.855     1.982    disp/clk3/clk
    SLICE_X1Y29          FDRE                                         r  disp/clk3/period_count_reg[19]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.105     1.574    disp/clk3/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp/clk3/period_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[15]/D
=======
                         net (fo=67, routed)          0.831     1.958    disp/clk3/clk
    SLICE_X35Y45         FDRE                                         r  disp/clk3/period_count_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    disp/clk3/period_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp/clk3/period_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[19]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
<<<<<<< HEAD
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
=======
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.585     1.468    disp/clk3/clk
    SLICE_X1Y28          FDRE                                         r  disp/clk3/period_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  disp/clk3/period_count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.729    disp/clk3/period_count_reg[15]
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  disp/clk3/period_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    disp/clk3/period_count_reg[12]_i_1_n_4
    SLICE_X1Y28          FDRE                                         r  disp/clk3/period_count_reg[15]/D
=======
                         net (fo=67, routed)          0.563     1.446    disp/clk3/clk
    SLICE_X35Y47         FDRE                                         r  disp/clk3/period_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  disp/clk3/period_count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.704    disp/clk3/period_count_reg[19]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  disp/clk3/period_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    disp/clk3/period_count_reg[16]_i_1_n_4
    SLICE_X35Y47         FDRE                                         r  disp/clk3/period_count_reg[19]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.854     1.981    disp/clk3/clk
    SLICE_X1Y28          FDRE                                         r  disp/clk3/period_count_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.105     1.573    disp/clk3/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
=======
                         net (fo=67, routed)          0.832     1.959    disp/clk3/clk
    SLICE_X35Y47         FDRE                                         r  disp/clk3/period_count_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    disp/clk3/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------
                         slack                                  0.264    

<<<<<<< HEAD
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp/clk3/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[3]/D
=======
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp/clk3/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[7]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
<<<<<<< HEAD
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns
=======
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.582     1.465    disp/clk3/clk
    SLICE_X1Y25          FDRE                                         r  disp/clk3/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  disp/clk3/period_count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.726    disp/clk3/period_count_reg[3]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  disp/clk3/period_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.834    disp/clk3/period_count_reg[0]_i_2_n_4
    SLICE_X1Y25          FDRE                                         r  disp/clk3/period_count_reg[3]/D
=======
                         net (fo=67, routed)          0.562     1.445    disp/clk3/clk
    SLICE_X35Y44         FDRE                                         r  disp/clk3/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  disp/clk3/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.703    disp/clk3/period_count_reg[7]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  disp/clk3/period_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    disp/clk3/period_count_reg[4]_i_1_n_4
    SLICE_X35Y44         FDRE                                         r  disp/clk3/period_count_reg[7]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.850     1.977    disp/clk3/clk
    SLICE_X1Y25          FDRE                                         r  disp/clk3/period_count_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.105     1.570    disp/clk3/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
=======
                         net (fo=67, routed)          0.831     1.958    disp/clk3/clk
    SLICE_X35Y44         FDRE                                         r  disp/clk3/period_count_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    disp/clk3/period_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------
                         slack                                  0.264    

<<<<<<< HEAD
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 disp/clk2/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[6]/D
=======
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp/clk2/period_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[19]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
<<<<<<< HEAD
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns
=======
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.580     1.463    disp/clk2/clk
    SLICE_X6Y25          FDRE                                         r  disp/clk2/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  disp/clk2/period_count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.753    disp/clk2/period_count_reg[6]
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  disp/clk2/period_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.863    disp/clk2/period_count_reg[4]_i_1__0_n_5
    SLICE_X6Y25          FDRE                                         r  disp/clk2/period_count_reg[6]/D
=======
                         net (fo=67, routed)          0.590     1.473    disp/clk2/clk
    SLICE_X61Y36         FDRE                                         r  disp/clk2/period_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  disp/clk2/period_count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.731    disp/clk2/period_count_reg[19]
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  disp/clk2/period_count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.839    disp/clk2/period_count_reg[16]_i_1__0_n_4
    SLICE_X61Y36         FDRE                                         r  disp/clk2/period_count_reg[19]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.848     1.975    disp/clk2/clk
    SLICE_X6Y25          FDRE                                         r  disp/clk2/period_count_reg[6]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.134     1.597    disp/clk2/period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.863    
=======
                         net (fo=67, routed)          0.859     1.986    disp/clk2/clk
    SLICE_X61Y36         FDRE                                         r  disp/clk2/period_count_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y36         FDRE (Hold_fdre_C_D)         0.105     1.578    disp/clk2/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------
                         slack                                  0.265    

<<<<<<< HEAD
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seven_seg_clk/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[18]/D
=======
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp/clk2/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[3]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
<<<<<<< HEAD
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns
=======
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.586     1.469    seven_seg_clk/clk
    SLICE_X64Y29         FDRE                                         r  seven_seg_clk/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  seven_seg_clk/period_count_reg[18]/Q
                         net (fo=2, routed)           0.125     1.759    seven_seg_clk/period_count_reg[18]
    SLICE_X64Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  seven_seg_clk/period_count_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.869    seven_seg_clk/period_count_reg[16]_i_1__1_n_5
    SLICE_X64Y29         FDRE                                         r  seven_seg_clk/period_count_reg[18]/D
=======
                         net (fo=67, routed)          0.588     1.471    disp/clk2/clk
    SLICE_X61Y32         FDRE                                         r  disp/clk2/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  disp/clk2/period_count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.732    disp/clk2/period_count_reg[3]
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  disp/clk2/period_count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.840    disp/clk2/period_count_reg[0]_i_2__0_n_4
    SLICE_X61Y32         FDRE                                         r  disp/clk2/period_count_reg[3]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.855     1.982    seven_seg_clk/clk
    SLICE_X64Y29         FDRE                                         r  seven_seg_clk/period_count_reg[18]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.134     1.603    seven_seg_clk/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
=======
                         net (fo=67, routed)          0.856     1.983    disp/clk2/clk
    SLICE_X61Y32         FDRE                                         r  disp/clk2/period_count_reg[3]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y32         FDRE (Hold_fdre_C_D)         0.105     1.576    disp/clk2/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------
                         slack                                  0.265    

<<<<<<< HEAD
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 disp/clk2/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[2]/D
=======
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp/clk3/period_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[15]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
<<<<<<< HEAD
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns
=======
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.580     1.463    disp/clk2/clk
    SLICE_X6Y24          FDRE                                         r  disp/clk2/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  disp/clk2/period_count_reg[2]/Q
                         net (fo=2, routed)           0.126     1.753    disp/clk2/period_count_reg[2]
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  disp/clk2/period_count_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.863    disp/clk2/period_count_reg[0]_i_2__0_n_5
    SLICE_X6Y24          FDRE                                         r  disp/clk2/period_count_reg[2]/D
=======
                         net (fo=67, routed)          0.562     1.445    disp/clk3/clk
    SLICE_X35Y46         FDRE                                         r  disp/clk3/period_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  disp/clk3/period_count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.706    disp/clk3/period_count_reg[15]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  disp/clk3/period_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    disp/clk3/period_count_reg[12]_i_1_n_4
    SLICE_X35Y46         FDRE                                         r  disp/clk3/period_count_reg[15]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.848     1.975    disp/clk2/clk
    SLICE_X6Y24          FDRE                                         r  disp/clk2/period_count_reg[2]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.134     1.597    disp/clk2/period_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.863    
=======
                         net (fo=67, routed)          0.831     1.958    disp/clk3/clk
    SLICE_X35Y46         FDRE                                         r  disp/clk3/period_count_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    disp/clk3/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------
                         slack                                  0.266    

<<<<<<< HEAD
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 seven_seg_clk/period_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[10]/D
=======
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp/clk3/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[3]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
<<<<<<< HEAD
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns
=======
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.585     1.468    seven_seg_clk/clk
    SLICE_X64Y27         FDRE                                         r  seven_seg_clk/period_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  seven_seg_clk/period_count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.758    seven_seg_clk/period_count_reg[10]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  seven_seg_clk/period_count_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.868    seven_seg_clk/period_count_reg[8]_i_1__1_n_5
    SLICE_X64Y27         FDRE                                         r  seven_seg_clk/period_count_reg[10]/D
=======
                         net (fo=67, routed)          0.562     1.445    disp/clk3/clk
    SLICE_X35Y43         FDRE                                         r  disp/clk3/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  disp/clk3/period_count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.706    disp/clk3/period_count_reg[3]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  disp/clk3/period_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.814    disp/clk3/period_count_reg[0]_i_2_n_4
    SLICE_X35Y43         FDRE                                         r  disp/clk3/period_count_reg[3]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.853     1.980    seven_seg_clk/clk
    SLICE_X64Y27         FDRE                                         r  seven_seg_clk/period_count_reg[10]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    seven_seg_clk/period_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
=======
                         net (fo=67, routed)          0.831     1.958    disp/clk3/clk
    SLICE_X35Y43         FDRE                                         r  disp/clk3/period_count_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    disp/clk3/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------
                         slack                                  0.266    

<<<<<<< HEAD
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 seven_seg_clk/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[2]/D
=======
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp/clk2/period_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[15]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
<<<<<<< HEAD
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns
=======
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.582     1.465    seven_seg_clk/clk
    SLICE_X64Y25         FDRE                                         r  seven_seg_clk/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  seven_seg_clk/period_count_reg[2]/Q
                         net (fo=2, routed)           0.126     1.755    seven_seg_clk/period_count_reg[2]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  seven_seg_clk/period_count_reg[0]_i_2__1/O[2]
                         net (fo=1, routed)           0.000     1.865    seven_seg_clk/period_count_reg[0]_i_2__1_n_5
    SLICE_X64Y25         FDRE                                         r  seven_seg_clk/period_count_reg[2]/D
=======
                         net (fo=67, routed)          0.590     1.473    disp/clk2/clk
    SLICE_X61Y35         FDRE                                         r  disp/clk2/period_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  disp/clk2/period_count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.734    disp/clk2/period_count_reg[15]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  disp/clk2/period_count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.842    disp/clk2/period_count_reg[12]_i_1__0_n_4
    SLICE_X61Y35         FDRE                                         r  disp/clk2/period_count_reg[15]/D
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=67, routed)          0.850     1.977    seven_seg_clk/clk
    SLICE_X64Y25         FDRE                                         r  seven_seg_clk/period_count_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    seven_seg_clk/period_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.865    
=======
                         net (fo=67, routed)          0.859     1.986    disp/clk2/clk
    SLICE_X61Y35         FDRE                                         r  disp/clk2/period_count_reg[15]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y35         FDRE (Hold_fdre_C_D)         0.105     1.578    disp/clk2/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
<<<<<<< HEAD
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y29    disp/clk2/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y24    disp/clk2/period_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y26    disp/clk2/period_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y26    disp/clk2/period_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y27    disp/clk2/period_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y28    disp/clk2/period_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y28    disp/clk2/period_count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y28    disp/clk2/period_count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y28    disp/clk2/period_count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y29    disp/clk2/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y29    disp/clk2/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    disp/clk2/period_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y26    disp/clk2/period_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y26    disp/clk2/period_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y27    disp/clk2/period_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    disp/clk2/period_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    disp/clk2/period_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    disp/clk2/period_count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    disp/clk2/period_count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    disp/clk2/period_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y26    disp/clk2/period_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y26    disp/clk2/period_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y27    disp/clk2/period_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    disp/clk2/period_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    disp/clk2/period_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    disp/clk2/period_count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25    disp/clk2/period_count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25    disp/clk2/period_count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25    disp/clk2/period_count_reg[6]/C
=======
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y34   disp/clk2/period_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y34   disp/clk2/period_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35   disp/clk2/period_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35   disp/clk2/period_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35   disp/clk2/period_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35   disp/clk2/period_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y36   disp/clk2/period_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y36   disp/clk2/period_count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y36   disp/clk2/period_count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   disp/clk2/period_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   disp/clk2/period_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35   disp/clk2/period_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35   disp/clk2/period_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35   disp/clk2/period_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35   disp/clk2/period_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y36   disp/clk2/period_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y36   disp/clk2/period_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y36   disp/clk2/period_count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y36   disp/clk2/period_count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   disp/clk2/period_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   disp/clk2/period_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   disp/clk2/period_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   disp/clk2/period_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   disp/clk2/period_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   disp/clk2/period_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   disp/clk2/period_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   disp/clk2/period_count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   disp/clk2/period_count_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   disp/clk2/period_count_reg[8]/C
>>>>>>> 4c5abed497c113f6589bf0a3c027f3001dff49da



