*$
*****************************************************************************
* (C) Copyright 2019 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer.
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS3840DL37
* Date: 21MAY2019
* Model Type: Transient
* Simulator: PSpice
* Simulator Version: 16.2.0.s003
* EVM Order Number: 
* EVM User's Guide: 
* Datasheet: SNVSB03 –AUGUST 2018
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modelled
*      a. VDD THRESHOLD RESPONSE
*      b. NEGATIVE OVERDRIVE
*      c. MRB THRESHOLD RESPONSE
*      e. CT PIN PROGRAMMABLE RESET DELAY TIME RESPONSE
*      
*      
* 2. Temperature effects are note been modelled.
*
*****************************************************************************
* source TPS3840DL37_TRANS
.SUBCKT TPS3840DL37_TRANS CT GND MRB RESET_B VDD  
X_S3    DRIVE_SIG 0 RESET_B 0 TPS3840DL37_S3 
X_U35         N17913044 VDD POR_OK COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V7         N17912998 0 1.0V
X_U10         VDD N17913039 N17913113 SENSE_OK COMPHYS_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U36         SENSE_OV VDD_STARTUP MR_OK SENSE_CT AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_C12         0 TIMER_RAMP  1n  
V_V22         N17913044 0 0.4
D_U1_D13         CT U1_N00642 D_D1 
V_U1_V12         U1_N00568 0 1.23Vdc
X_U1_U8         CT U1_N00568 CT_OK COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_U1_C1         CT 0  80.783p  
X_U1_U18         SENSE_CT U1_SENSE_BAR INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U1_ABMI2         0 CT VALUE { IF(V(SENSE_CT)>0.5,1.98727u,0)    }
X_U1_S4    U1_SENSE_BAR 0 CT 0 CTDELAY_U1_S4 
V_U1_V11         U1_N00642 0 1.23Vdc
X_S6    OUT1 0 TIMER_RAMP 0 TPS3840DL37_S6 
X_U62         POR_OK CT_VDD_OK DRIVE_SIG OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_G1         VDD 0 TABLE { V(N17913693, 0) } 
+ ( (0,0)(1,0.1u)(1.5,0.15u)(2,0.15u)(4,0.25u)(6,0.31u)(7,0.325u)(8,0.35u) )
D_D10         VDD_STARTUP VDD_VALID D_D1 
X_U65         VDD_STARTUP VDD_OK BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6         VDD N17913365 OUT1 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_V20         N17913039 0 {VITP}
V_V2         N179135970 0 276m
E_E2         N17913064 0 TABLE { V(VDD, 0) } 
+ ( (1.6,1.12) (2,1.4) (3,2.1) (3.3,2.31) (4,2.8) (5,3.5) (5.5, 3.85) (6,4.2)
+  (6.5,4.55) )
E_ABM14         HYST_S 0 VALUE { VITP-VITN    }
V_V21         N17913113 0 {VITP-VITN}
E_ABM2         N17913365 0 VALUE { ((V(OUT1)*-V(HYST_S)) + VITN+V(HYST_S))    }
E_ABM13         SENSE_OV 0 VALUE { IF(V(OVDRIVE_VCC_NEG)>0.5 ,1,V(N17913485))  
+   }
C_C2         0 MR_OUT  1n  TC=0,0 
X_U26         TIMER_RAMP OVDRIVE_VCC_NEG INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_D13         N179135970 RESET_B D_D1 
E_E4         N17913693 0 VDD 0 1
R_R8         VDD MRB  100k TC=0,0 
R_R2         N17913159 MR_OUT  800 TC=0,0 
D_D12         N17913159 MR_OUT D_D1 
X_U66         MR_OUT MR_OK BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U34         SENSE_OV VDD_OK MR_OK N17912752 AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U11         VDD N17913235 N17913201 VDD_VALID COMPHYS_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U50         N17912752 CT_OK CT_VDD_OK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V24         N17913201 0 1m
X_U8         MRB N17913064 N17913111 N17913159 COMPHYS_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_R1         VDD_VALID VDD_STARTUP  317.4 TC=0,0 
C_C3         0 N17913485  1u  TC=0,0 
V_V25         N17913235 0 1.5
D_D11         SENSE_OK N17913485 D_D1 
C_C1         0 VDD_STARTUP  1u  TC=0,0 
D_D14         TIMER_RAMP N17912998 D_D1 
R_R7         0 GND  1m TC=0,0 
G_ABMI1         N17912998 TIMER_RAMP VALUE { IF(V(OUT1) < 0.5, 50u, 0)    }
R_R3         SENSE_OK N17913485  21.64 TC=0,0 
E_E3         N17913111 0 TABLE { V(VDD, 0) } 
+ ( (1.6,0.52) (2,0.8) (3,1.6) (3.3,1.71) (4,2.2) (5,2.9) (5.5,3.25) (6,3.6)
+  (6.5,3.95) )  
.PARAM  vitp=3.9 vitn=3.7
.ENDS TPS3840DL37_TRANS
*$
.subckt TPS3840DL37_S3 1 2 3 4  
S_S3         3 4 1 2 _S3
RS_S3         1 2 1G
.MODEL         _S3 VSWITCH Roff=1E6 Ron=50 Voff=0.8V Von=0.1V
.ends TPS3840DL37_S3
*$
.subckt CTDELAY_U1_S4 1 2 3 4  
S_U1_S4         3 4 1 2 _U1_S4
RS_U1_S4         1 2 1G
.MODEL         _U1_S4 VSWITCH Roff=2.3E8 Ron=1 Voff=0.1V Von=0.5V
.ends CTDELAY_U1_S4
*$
.subckt TPS3840DL37_S6 1 2 3 4  
S_S6         3 4 1 2 _S6
RS_S6         1 2 1G
.MODEL         _S6 VSWITCH Roff=100e6 Ron=1 Voff=0.2 Von=0.8
.ends TPS3840DL37_S6
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.443}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$