
---------- Begin Simulation Statistics ----------
final_tick                               119193639000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 289067                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670920                       # Number of bytes of host memory used
host_op_rate                                   292254                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   345.94                       # Real time elapsed on the host
host_tick_rate                              344549096                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102730                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.119194                       # Number of seconds simulated
sim_ticks                                119193639000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102730                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.191936                       # CPI: cycles per instruction
system.cpu.discardedOps                        968776                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3244686                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.838971                       # IPC: instructions per cycle
system.cpu.numCycles                        119193639                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115624     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167611     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379105      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102730                       # Class of committed instruction
system.cpu.tickCycles                       115948953                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10361                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          736                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       128379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       259765                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6499818                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5089606                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            349155                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4085228                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4078483                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.834893                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  315031                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          675631                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102892                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           572739                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        37439                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     43751697                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43751697                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43760235                       # number of overall hits
system.cpu.dcache.overall_hits::total        43760235                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       135395                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         135395                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       135572                       # number of overall misses
system.cpu.dcache.overall_misses::total        135572                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4427166000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4427166000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4427166000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4427166000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43887092                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43887092                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43895807                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43895807                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003085                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003085                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003088                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003088                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32698.149858                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32698.149858                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32655.459829                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32655.459829                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          190                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       123071                       # number of writebacks
system.cpu.dcache.writebacks::total            123071                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7917                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7917                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7917                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7917                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       127478                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       127478                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       127654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       127654                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3679642000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3679642000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3694058000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3694058000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002905                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002905                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002908                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002908                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28864.917868                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28864.917868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28938.051295                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28938.051295                       # average overall mshr miss latency
system.cpu.dcache.replacements                 125607                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37542440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37542440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        23735                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23735                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    692023000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    692023000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37566175                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37566175                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000632                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000632                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29156.224984                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29156.224984                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23575                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23575                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    633124000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    633124000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26855.737010                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26855.737010                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6209257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6209257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       111660                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       111660                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3735143000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3735143000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320917                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320917                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017665                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017665                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33451.038868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33451.038868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7757                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7757                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       103903                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       103903                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3046518000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3046518000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29320.789583                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29320.789583                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8538                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8538                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          177                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          177                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8715                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8715                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.020310                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.020310                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          176                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          176                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     14416000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     14416000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.020195                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.020195                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81909.090909                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81909.090909                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 119193639000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2024.344858                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43888221                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            127655                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            343.803384                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2024.344858                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988450                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988450                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          639                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1259                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87919933                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87919933                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 119193639000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119193639000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119193639000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48874461                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40539493                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6265459                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     20260204                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20260204                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20260204                       # number of overall hits
system.cpu.icache.overall_hits::total        20260204                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3743                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3743                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3743                       # number of overall misses
system.cpu.icache.overall_misses::total          3743                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    260035000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    260035000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    260035000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    260035000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     20263947                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20263947                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     20263947                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20263947                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000185                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000185                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000185                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000185                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69472.348384                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69472.348384                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69472.348384                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69472.348384                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2760                       # number of writebacks
system.cpu.icache.writebacks::total              2760                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3743                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3743                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3743                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3743                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    252549000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    252549000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    252549000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    252549000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000185                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000185                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000185                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000185                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67472.348384                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67472.348384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67472.348384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67472.348384                       # average overall mshr miss latency
system.cpu.icache.replacements                   2760                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20260204                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20260204                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3743                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3743                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    260035000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    260035000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     20263947                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20263947                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000185                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000185                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69472.348384                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69472.348384                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3743                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3743                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    252549000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    252549000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67472.348384                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67472.348384                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 119193639000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           981.810532                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20263947                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3743                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5413.825007                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   981.810532                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958799                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958799                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          983                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          961                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.959961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40531637                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40531637                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 119193639000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119193639000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119193639000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 119193639000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   101102730                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1609                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               119421                       # number of demand (read+write) hits
system.l2.demand_hits::total                   121030                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1609                       # number of overall hits
system.l2.overall_hits::.cpu.data              119421                       # number of overall hits
system.l2.overall_hits::total                  121030                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2134                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8234                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10368                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2134                       # number of overall misses
system.l2.overall_misses::.cpu.data              8234                       # number of overall misses
system.l2.overall_misses::total                 10368                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    207351000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    799931000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1007282000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    207351000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    799931000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1007282000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3743                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           127655                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               131398                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3743                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          127655                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              131398                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.570131                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.064502                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078905                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.570131                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.064502                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078905                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97165.417057                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97149.744960                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97152.970679                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97165.417057                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97149.744960                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97152.970679                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10361                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10361                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    164671000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    634833000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    799504000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    164671000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    634833000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    799504000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.570131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.064447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078852                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.570131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.064447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078852                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77165.417057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77164.580041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77164.752437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77165.417057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77164.580041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77164.752437                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       123071                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           123071                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       123071                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       123071                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2693                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2693                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2693                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2693                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             96606                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 96606                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            7297                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7297                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    704115000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     704115000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        103903                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            103903                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.070229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.070229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96493.764561                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96493.764561                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         7297                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7297                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    558175000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    558175000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.070229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.070229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76493.764561                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76493.764561                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1609                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1609                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    207351000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    207351000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.570131                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.570131                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97165.417057                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97165.417057                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2134                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2134                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    164671000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    164671000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.570131                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.570131                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77165.417057                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77165.417057                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         22815                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22815                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          937                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             937                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     95816000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     95816000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23752                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23752                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.039449                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.039449                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102258.271078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102258.271078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          930                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          930                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     76658000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     76658000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.039155                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.039155                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82427.956989                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82427.956989                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 119193639000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9944.998143                       # Cycle average of tags in use
system.l2.tags.total_refs                      259022                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10361                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.999710                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2119.764604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7825.233538                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.032345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.119404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.151749                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         10361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10359                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.158096                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2082593                       # Number of tag accesses
system.l2.tags.data_accesses                  2082593                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 119193639000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      2134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000648000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               51329                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10361                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10361                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 10361                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  331552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  112548985000                       # Total gap between requests
system.mem_ctrls.avgGap                   10862753.11                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        68288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       263264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 572916.479209096055                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2208708.469753155019                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2134                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         8227                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     55185000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    212789000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25859.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25864.71                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        68288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       263264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        331552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        68288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        68288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2134                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         8227                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10361                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       572916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2208708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2781625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       572916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       572916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       572916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2208708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2781625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                10361                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          740                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          767                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          732                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          764                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          802                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          617                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          655                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          745                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                73705250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              51805000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          267974000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7113.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25863.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                8400                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1961                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   338.145844                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   223.851717                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   309.787599                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          476     24.27%     24.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          540     27.54%     51.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          232     11.83%     63.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          329     16.78%     80.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           43      2.19%     82.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           56      2.86%     85.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           31      1.58%     87.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           13      0.66%     87.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          241     12.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1961                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                663104                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                5.563250                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 119193639000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         7118580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3783615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       36656760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9408909120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3074057310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  43181677920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   55712203305                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.409199                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 112233797000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3980080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2979762000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         6882960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3658380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       37320780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9408909120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2969153370                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  43270018080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   55695942690                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.272777                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 112463877750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3980080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2749681250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 119193639000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3064                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7297                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7297                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3064                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        20722                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  20722                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       331552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  331552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10361                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10361    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10361                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 119193639000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            10361000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34202000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             27495                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       123071                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2760                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2536                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           103903                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          103903                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3743                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23752                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10246                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       380917                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                391163                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       208096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8023232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8231328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           131398                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005693                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.075235                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 130650     99.43%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    748      0.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             131398                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 119193639000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          385596000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7486999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         255316993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
