Search.setIndex({docnames:["auto_basic/display_hierarchical_netlist","auto_basic/display_info","auto_basic/group_ungroup_cells","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/partitioning_experiments","auto_basic/wire_feedthrough","auto_openfpga_basic/01_fpga_arch_parse","auto_openfpga_basic/02_fpga_basic_elements","auto_openfpga_basic/03_initial_placement","auto_openfpga_basic/04_fpga_grid_generation","auto_openfpga_basic/05_fpga_instance_name","auto_openfpga_basic/07_FloorplanHeterogeneousDesign01","auto_openfpga_basic/08_grid_floor_plan_example","auto_openfpga_basic/index","auto_openfpga_basic/rename_modules","auto_openfpga_clock_tree/01_connection_patterns","auto_openfpga_clock_tree/02_create_simple_htree","auto_openfpga_clock_tree/03_create_hybrid_htree","auto_openfpga_clock_tree/04_embed_clock_tree","auto_openfpga_clock_tree/05_embed_clock_tree_fpga44","auto_openfpga_clock_tree/06_connection_pattern_tie_cell","auto_openfpga_clock_tree/06_reset_feedthrough","auto_openfpga_clock_tree/07_clock_tree_example1","auto_openfpga_clock_tree/08_clock_tree_example2","auto_openfpga_clock_tree/09_clock_tree_example3","auto_openfpga_clock_tree/09_clock_tree_example4","auto_openfpga_clock_tree/index","auto_openfpga_config_chain/configuration_chain","auto_openfpga_config_chain/extract_configuration_order","auto_openfpga_config_chain/index","auto_openfpga_rendering/01_floorplan_rendering","auto_openfpga_rendering/02_render_routing_box","auto_openfpga_rendering/03_render_edge_routing_box","auto_openfpga_rendering/index","auto_openfpga_tiling/01_netlist_to_graph","auto_openfpga_tiling/02_switch_partition_01","auto_openfpga_tiling/03_switch_partition_02","auto_openfpga_tiling/04_switch_partition_03","auto_openfpga_tiling/05_module_partition","auto_openfpga_tiling/06_generic_tiling_part1","auto_openfpga_tiling/06_generic_tiling_part2","auto_openfpga_tiling/07_FloorplanDesign01","auto_openfpga_tiling/08_area_optimized_tiles","auto_openfpga_tiling/index","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/nested_hierarchy","auto_sample_verilog/square_grid","developers/index","example","fpga44/index","index","introduction/install","introduction/tutorial","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/instance","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/classes/port","reference/classes/wire","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/routing_render","reference/openfpga/tile01","reference/utility/generated/util.ConnectPoint","reference/utility/generated/util.ConnectPointList","reference/utility/generated/util.ConnectionPattern","reference/utility/generated/util.FPGAGridGen","reference/utility/generated/util.FloorPlanViz","reference/utility/generated/util.GridFloorplanGen","reference/utility/generated/util.OpenFPGA","reference/utility/generated/util.OpenFPGA_Arch","reference/utility/generated/util.OpenFPGA_Config_Generator","reference/utility/generated/util.OpenFPGA_Placement_Generator","reference/utility/generated/util.OpenFPGA_Tile_Generator","reference/utility/generated/util.RoutingRender","reference/utility/generated/util.Tile01","reference/utility/generated/util.cb_renderer","reference/utility/generated/util.config_chain_01","reference/utility/generated/util.config_chain_simple","reference/utility/generated/util.get_attr","reference/utility/generated/util.get_names","reference/utility/generated/util.initial_placement","reference/utility/generated/util.prepare_graph_from_nx","reference/utility/generated/util.run_metis","reference/utility/generated/util.sb_renderer","reference/utility/generated/util.write_metis_graph","reference/utility/index","reference/verilog_support","reference/visualization/architecture_visualizer","reference/visualization/floorplan_visualizer","reference/visualization/index","sample_netlist","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_hierarchical_netlist.rst","auto_basic/display_info.rst","auto_basic/group_ungroup_cells.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/partitioning_experiments.rst","auto_basic/wire_feedthrough.rst","auto_openfpga_basic/01_fpga_arch_parse.rst","auto_openfpga_basic/02_fpga_basic_elements.rst","auto_openfpga_basic/03_initial_placement.rst","auto_openfpga_basic/04_fpga_grid_generation.rst","auto_openfpga_basic/05_fpga_instance_name.rst","auto_openfpga_basic/07_FloorplanHeterogeneousDesign01.rst","auto_openfpga_basic/08_grid_floor_plan_example.rst","auto_openfpga_basic/index.rst","auto_openfpga_basic/rename_modules.rst","auto_openfpga_clock_tree/01_connection_patterns.rst","auto_openfpga_clock_tree/02_create_simple_htree.rst","auto_openfpga_clock_tree/03_create_hybrid_htree.rst","auto_openfpga_clock_tree/04_embed_clock_tree.rst","auto_openfpga_clock_tree/05_embed_clock_tree_fpga44.rst","auto_openfpga_clock_tree/06_connection_pattern_tie_cell.rst","auto_openfpga_clock_tree/06_reset_feedthrough.rst","auto_openfpga_clock_tree/07_clock_tree_example1.rst","auto_openfpga_clock_tree/08_clock_tree_example2.rst","auto_openfpga_clock_tree/09_clock_tree_example3.rst","auto_openfpga_clock_tree/09_clock_tree_example4.rst","auto_openfpga_clock_tree/index.rst","auto_openfpga_config_chain/configuration_chain.rst","auto_openfpga_config_chain/extract_configuration_order.rst","auto_openfpga_config_chain/index.rst","auto_openfpga_rendering/01_floorplan_rendering.rst","auto_openfpga_rendering/02_render_routing_box.rst","auto_openfpga_rendering/03_render_edge_routing_box.rst","auto_openfpga_rendering/index.rst","auto_openfpga_tiling/01_netlist_to_graph.rst","auto_openfpga_tiling/02_switch_partition_01.rst","auto_openfpga_tiling/03_switch_partition_02.rst","auto_openfpga_tiling/04_switch_partition_03.rst","auto_openfpga_tiling/05_module_partition.rst","auto_openfpga_tiling/06_generic_tiling_part1.rst","auto_openfpga_tiling/06_generic_tiling_part2.rst","auto_openfpga_tiling/07_FloorplanDesign01.rst","auto_openfpga_tiling/08_area_optimized_tiles.rst","auto_openfpga_tiling/index.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/nested_hierarchy.rst","auto_sample_verilog/square_grid.rst","developers/index.rst","example.rst","fpga44/index.rst","index.rst","introduction/install.rst","introduction/tutorial.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/instance.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/classes/port.rst","reference/classes/wire.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/routing_render.rst","reference/openfpga/tile01.rst","reference/utility/generated/util.ConnectPoint.rst","reference/utility/generated/util.ConnectPointList.rst","reference/utility/generated/util.ConnectionPattern.rst","reference/utility/generated/util.FPGAGridGen.rst","reference/utility/generated/util.FloorPlanViz.rst","reference/utility/generated/util.GridFloorplanGen.rst","reference/utility/generated/util.OpenFPGA.rst","reference/utility/generated/util.OpenFPGA_Arch.rst","reference/utility/generated/util.OpenFPGA_Config_Generator.rst","reference/utility/generated/util.OpenFPGA_Placement_Generator.rst","reference/utility/generated/util.OpenFPGA_Tile_Generator.rst","reference/utility/generated/util.RoutingRender.rst","reference/utility/generated/util.Tile01.rst","reference/utility/generated/util.cb_renderer.rst","reference/utility/generated/util.config_chain_01.rst","reference/utility/generated/util.config_chain_simple.rst","reference/utility/generated/util.get_attr.rst","reference/utility/generated/util.get_names.rst","reference/utility/generated/util.initial_placement.rst","reference/utility/generated/util.prepare_graph_from_nx.rst","reference/utility/generated/util.run_metis.rst","reference/utility/generated/util.sb_renderer.rst","reference/utility/generated/util.write_metis_graph.rst","reference/utility/index.rst","reference/verilog_support.rst","reference/visualization/architecture_visualizer.rst","reference/visualization/floorplan_visualizer.rst","reference/visualization/index.rst","sample_netlist.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[57,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[57,1,1,""],get_verilog_index:[57,1,1,""],size:[57,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[58,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[58,1,1,""],check_concat:[58,1,1,""],connect_instance_port:[58,1,1,""],connect_port:[58,1,1,""],is_port_cable:[58,2,1,""],size:[58,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[59,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[59,1,1,""],OptWires:[59,1,1,""],combine_cables:[59,1,1,""],combine_ports:[59,1,1,""],create_feedthrough:[59,1,1,""],create_feedthrough_multiple:[59,1,1,""],create_feedthroughs_ports:[59,1,1,""],create_ft_multiple:[59,1,1,""],create_ft_ports:[59,1,1,""],duplicate_port:[59,1,1,""],flatten_instance:[59,1,1,""],get_connectivity_network:[59,1,1,""],make_instance_unique:[59,1,1,""],merge_instance:[59,1,1,""],merge_multiple_instance:[59,1,1,""],remove_port:[59,1,1,""]},"spydrnet_physical.ir.element":{Element:[60,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[60,2,1,""],get_verilog_index:[60,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[62,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[62,1,1,""]},"spydrnet_physical.ir.instance":{Instance:[63,0,1,""]},"spydrnet_physical.ir.instance.Instance":{check_all_scalar_connections:[63,1,1,""],get_port_cables:[63,1,1,""],get_port_pins:[63,1,1,""]},"spydrnet_physical.ir.library":{Library:[64,0,1,""]},"spydrnet_physical.ir.library.Library":{create_top_wrapper:[64,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[65,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[65,2,1,""],port:[65,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[66,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[66,2,1,""]},"spydrnet_physical.ir.port":{Port:[67,0,1,""]},"spydrnet_physical.ir.port.Port":{change_name:[67,1,1,""],size:[67,2,1,""]},"spydrnet_physical.ir.wire":{Wire:[68,0,1,""]},"spydrnet_physical.ir.wire.Wire":{get_driver:[68,1,1,""],index:[68,1,1,""]},"spydrnet_physical.util":{FloorPlanViz:[109,0,1,""],OpenFPGA:[79,0,1,""],RoutingRender:[81,0,1,""],Tile01:[82,0,1,""],cb_renderer:[81,0,1,""],sb_renderer:[81,0,1,""]},"spydrnet_physical.util.FloorPlanViz":{add_block:[109,1,1,""],add_stylehseet:[109,1,1,""],add_symbol:[109,1,1,""],add_top_block:[109,1,1,""],compose:[109,1,1,""],custom_style_sheet:[109,2,1,""],get_html:[109,1,1,""],get_svg:[109,1,1,""]},"spydrnet_physical.util.OpenFPGA":{add_configuration_scheme:[79,1,1,""],create_cb_bus:[79,1,1,""],create_grid_clb_bus:[79,1,1,""],create_grid_clb_feedthroughs:[79,1,1,""],create_grid_io_bus:[79,1,1,""],create_placement:[79,1,1,""],create_sb_bus:[79,1,1,""],create_tiles:[79,1,1,""],design_top_stat:[79,1,1,""],fix_grid_pin_names:[79,1,1,""],get_top_instance:[79,1,1,""],library:[79,2,1,""],merge_all_grid_ios:[79,1,1,""],netlist:[79,2,1,""],place_pins:[79,1,1,""],register_config_generator:[79,1,1,""],register_placement_creator:[79,1,1,""],register_tile_generator:[79,1,1,""],remove_config_chain:[79,1,1,""],remove_undriven_nets:[79,1,1,""],render_floorplan:[79,1,1,""],save_netlist:[79,1,1,""],top_module:[79,2,1,""]},"spydrnet_physical.util.RoutingRender":{__init__:[81,1,1,""],add_partitions:[81,1,1,""],extract_info:[81,1,1,""],get_stats:[81,1,1,""],render_connection_box:[81,1,1,""],render_switch_pattern:[81,1,1,""],report_incoming_channels:[81,1,1,""],report_outgoing_channels:[81,1,1,""],save:[81,1,1,""],update_dimensions:[81,1,1,""]},"spydrnet_physical.util.RoutingRender.self":{name:[81,3,1,""],root:[81,3,1,""],scale:[81,3,1,""],spacing:[81,3,1,""]},"spydrnet_physical.util.Tile01":{_bottom_left_tile:[82,1,1,""],_bottom_right_tile:[82,1,1,""],_bottom_tile:[82,1,1,""],_left_tile:[82,1,1,""],_main_tile:[82,1,1,""],_right_tile:[82,1,1,""],_top_left_tile:[82,1,1,""],_top_right_tile:[82,1,1,""],_top_tile:[82,1,1,""],create_tiles:[82,1,1,""],merge_and_update:[82,1,1,""]},"spydrnet_physical.util.cb_renderer":{extract_info:[81,1,1,""],report_ipins:[81,1,1,""]},"spydrnet_physical.util.sb_renderer":{extract_info:[81,1,1,""],report_connectivity:[81,1,1,""]},"util.ConnectPoint":{__init__:[83,1,1,""]},"util.ConnectPointList":{__init__:[84,1,1,""]},"util.ConnectionPattern":{__init__:[85,1,1,""]},"util.FPGAGridGen":{__init__:[86,1,1,""]},"util.FloorPlanViz":{__init__:[87,1,1,""]},"util.GridFloorplanGen":{__init__:[88,1,1,""]},"util.OpenFPGA":{__init__:[89,1,1,""]},"util.OpenFPGA_Arch":{__init__:[90,1,1,""]},"util.OpenFPGA_Config_Generator":{__init__:[91,1,1,""]},"util.OpenFPGA_Placement_Generator":{__init__:[92,1,1,""]},"util.OpenFPGA_Tile_Generator":{__init__:[93,1,1,""]},"util.RoutingRender":{__init__:[94,1,1,""]},"util.RoutingRender.self":{name:[94,3,1,""],root:[94,3,1,""],scale:[94,3,1,""],spacing:[94,3,1,""]},"util.Tile01":{__init__:[95,1,1,""]},"util.cb_renderer":{__init__:[96,1,1,""]},"util.config_chain_01":{__init__:[97,1,1,""]},"util.config_chain_simple":{__init__:[98,1,1,""]},"util.initial_placement":{__init__:[101,1,1,""]},"util.sb_renderer":{__init__:[104,1,1,""]},util:{ConnectPoint:[83,0,1,""],ConnectPointList:[84,0,1,""],ConnectionPattern:[85,0,1,""],FPGAGridGen:[86,0,1,""],FloorPlanViz:[87,0,1,""],GridFloorplanGen:[88,0,1,""],OpenFPGA:[89,0,1,""],OpenFPGA_Arch:[90,0,1,""],OpenFPGA_Config_Generator:[91,0,1,""],OpenFPGA_Placement_Generator:[92,0,1,""],OpenFPGA_Tile_Generator:[93,0,1,""],RoutingRender:[94,0,1,""],Tile01:[95,0,1,""],cb_renderer:[96,0,1,""],config_chain_01:[97,0,1,""],config_chain_simple:[98,0,1,""],get_attr:[99,4,1,""],get_names:[100,4,1,""],initial_placement:[101,0,1,""],prepare_graph_from_nx:[102,4,1,""],run_metis:[103,4,1,""],sb_renderer:[104,0,1,""],write_metis_graph:[105,4,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","attribute","Python attribute"],"4":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:attribute","4":"py:function"},terms:{"0":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,43,44,46,47,50,59,87,109],"00":44,"000":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,43,44],"01":[44,45,52,80],"01_connection_pattern":17,"01_floorplan_rend":32,"01_fpga_arch_pars":8,"01_netlist_to_graph":36,"02":[45,52],"02_create_simple_htre":18,"02_fpga_basic_el":9,"02_render_routing_box":33,"02_switch_partition_01":37,"03_create_hybrid_htre":19,"03_initial_plac":10,"03_render_edge_routing_box":34,"03_switch_partition_02":38,"04_embed_clock_tre":20,"04_fpga_grid_gener":11,"04_switch_partition_03":39,"05_embed_clock_tree_fpga44":21,"05_fpga_instance_nam":12,"05_module_partit":40,"06_connection_pattern_tie_cel":22,"06_generic_tiling_part1":41,"06_generic_tiling_part2":42,"06_reset_feedthrough":23,"07_clock_tree_example1":24,"07_floorplandesign01":43,"07_floorplanheterogeneousdesign01":13,"08_area_optimized_til":44,"08_clock_tree_example2":25,"08_grid_floor_plan_exampl":14,"09_clock_tree_example3":26,"09_clock_tree_example4":27,"1":[1,6,8,9,11,12,13,14,17,18,19,20,21,22,23,25,26,27,28,29,32,33,36,37,38,39,40,41,42,43,44,46,47,50,52,64,81,86,109],"10":[6,12,18,20,22,24,25,26,27,32,33,38,40,43,44],"100":[6,13,20,29,38,39,40,88],"1000":[87,109],"10000":40,"11":[19,22,25,33,40],"12":[11,13,22,25,26,27,33,40],"125":20,"1250":29,"13":[19,22,25,26,33,40],"14":[22,25,26,33,40],"140":13,"15":[22,23,33,36,38,39,40],"150":[20,32,33,34,37],"1500":29,"16":[22,24,25,26,27,33,40],"16x16":24,"16x24":25,"17":[13,22,24,25,26,27,33,40],"18":[11,22,26,33,40],"180":43,"19":[19,22,26,33,40],"1900":13,"2":[6,11,13,17,18,19,21,22,23,24,26,27,28,33,36,37,38,39,40,41,42,43,44,47,50,52,81],"20":[18,20,22,24,25,26,27,32,33,43,44],"200":[13,14,20,33,34,37,43,44],"207":13,"21":[22,33],"22":[22,26,33],"220":44,"23":[22,33],"24":[22,25,33],"25":[22,26,32,33],"250":[20,32],"26":[8,22,25,33],"27":[8,22,33],"28":[22,25,33],"29":[22,25,33],"2d":[11,23,86],"2x2":21,"3":[6,11,13,17,19,21,22,24,25,28,33,38,39,40,47,50,52],"30":[20,22,24,32,33],"300":20,"31":[22,33],"32":[22,24,27,33],"33":[18,22,24,25,27,33],"34":[22,25,33],"35":[20,22,33],"36":[22,33],"37":[22,33],"38":[22,33],"39":[22,33],"4":[6,9,10,11,12,13,14,17,18,19,20,21,22,23,24,25,26,27,29,32,33,37,40,41,42,43,44,53],"40":[20,22,25,32,44,81,94,96,104],"400":20,"41":22,"42":22,"43":22,"44":22,"45":22,"46":22,"47":22,"48":[22,25],"49":[22,25],"4x4":[8,9,12,23,28,43,52,54],"5":[6,11,13,17,20,21,22,24,25,26,27,33,37,38,40],"50":[6,14,22,32,33,34,37],"500":20,"51":22,"52":22,"53":22,"54":22,"55":22,"56":22,"57":22,"58":22,"59":22,"6":[6,8,11,18,22,25,26,27,33,39,40,44],"60":[22,32,44],"61":22,"62":22,"63":22,"64":22,"65":22,"66":22,"67":22,"68":22,"69":22,"6e6858":13,"7":[11,22,24,25,26,27,33,40],"70":22,"700":20,"71":22,"72":22,"73":22,"74":22,"75":22,"76":22,"77":22,"78":22,"79":22,"8":[13,14,19,22,24,25,26,27,33,40],"80":44,"8x8":13,"9":[12,13,21,22,23,24,27,33,40,43,44],"90":[17,24,27],"99":40,"999":[39,40],"9x12":26,"9x9":[21,23],"\u142f":88,"\u1431":88,"boolean":37,"case":[36,37],"class":[8,9,10,11,13,14,33,37,39,40,43,54,56,57,58,59,60,62,63,64,65,66,67,68,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,101,104,109],"default":[10,13,17,18,32,36,43,57,58,59,60,62,64,65,66,67,68,109],"do":[59,65],"export":[55,56],"final":[32,109],"float":[28,52,59,79],"function":[3,15,21,23,28,35,39,40,45,52,54,55,59,64,69,79,80,81,109],"import":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,43,44,54,55,56,61],"int":[18,19,21,23,24,25,26,27,37,38,40,57,58,67,85,88,89],"new":[4,41,42,59,64,81,94],"return":[19,20,21,22,23,33,37,38,39,40,57,58,59,60,62,63,64,65,67,68,79,99,100,109],"short":59,"switch":[35,37,40,52,75,81,82,94,104],"true":[1,2,4,6,7,9,10,13,14,17,18,19,20,21,22,23,24,25,26,27,29,32,34,36,37,38,39,40,41,42,43,44,56,58,59,79],"try":[1,13,21,41,42,44],"while":[18,24,27,37,55,58,59,97],A:[15,28,32,35,45,53,56,109],And:40,As:65,By:[17,18,36],For:[1,25,26,55,56],IN:[1,22,59],If:[56,59,61],In:[21,36,37,54],It:[54,59,75],On:[32,109],The:[0,32,38,53,54,56,59,61,82,109],To:[55,56,75],_0:[39,40],_0_:79,_0__:10,_1:[39,40,41,42,64],_1__1:40,_:[9,19,21,23,29,33,34,38,39,40,41,42,43,44,50,56,59,79],__:[21,23,34,41,42,44,56],___:56,__init__:[81,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,101,104],__main__:[9,10,11,12,13,14,29,33,34,37,38,39,40,41,42,43,44],__name__:[9,10,11,12,13,14,29,33,34,37,38,39,40,41,42,43,44],__pin_:79,__pin_i_0_:79,__pin_i_:79,__pin_inpad_0_:79,__pin_o_0_:79,__pin_o_:79,__pin_outpad_0_:79,__pin_outpad_:79,__w:[40,92,101],_annotate_netlist:32,_basic_hierarchy_floorplan:32,_bottom_left_til:82,_bottom_right_til:82,_bottom_til:82,_cbx_1__1_0:37,_cbx_1__1_1:37,_cbx_1__1_2:38,_cbx_1__1_3:38,_cbx_1__1_:33,_cbx_1__1_arrang:33,_cbx_1__1_extend:38,_cbx_1__2_0:37,_cbx_1__2_1:37,_cbx_1__2_2:38,_cbx_1__2_:33,_ccdff_:38,_classic_tile_floorplan:43,_clock_tree_connect:21,_clock_tree_connections_l0:21,_clock_tree_connections_l1:21,_clock_tree_example_arch_01:24,_clock_tree_example_arch_02:25,_clock_tree_example_arch_03:26,_clock_tree_example_arch_04:27,_clock_tree_floorplan:20,_complete_fpga_grid:11,_complete_grid_metr:11,_complete_metr:[11,13],_dup:59,_external_metis_run:6,_fabric_kei:29,_fishbone_pattern:17,_fishbone_pattern_0:20,_fishbone_pattern_90:17,_fishbone_pattern_margin:17,_fishbone_pattern_merg:17,_fishbone_pattern_sampl:17,_fishbone_pattern_scaling1:17,_fishbone_pattern_scaling2:17,_fishbone_pattern_tie_0:22,_fpga_configuration_chain:29,_fpga_grid:11,_fpga_grid_floorplan:[13,43],_fpga_initial_plac:10,_fpga_top:[21,23],_fpga_top_initi:[21,23],_ft_:59,_graph:[38,40],_graph_pr:40,_grid:[39,40],_grid_floorplan:14,_hetero_design_floorplan:13,_htree_pattern:18,_hybrid_connectivity_pattern:19,_hybrid_connectivity_pattern_graph:19,_in:[22,39,40,59,81],_in_:40,_includ:9,_initial_design:[0,56],_initial_design_merg:4,_input_port:40,_ipin_:[38,39,40,41,42],_left_til:82,_librari:[41,42],_main_til:82,_merged_design:4,_module_experiments_:40,_nx_graph:[36,39,40],_nx_graph_pr:39,_nx_graph_split:36,_out:[39,40,59],_out_:40,_output:40,_output_3:29,_output_bu:7,_output_generic_til:[41,42],_output_tile01:44,_output_wir:[7,56],_part_:[40,41,42],_partition_experiments_01:6,_partition_experiments_02:38,_partition_experiments_:39,_pin_i:[38,39,40],_pin_o:40,_point:27,_post_clock_embed:20,_pymetis_run:6,_releas:11,_reset_connect:23,_right_til:82,_sdn_doc_sourc:39,_square_grid_design:[20,22],_static:39,_task:[9,21,23,38,39,40],_temp:39,_tie_cell_ad:22,_tile01_floorplan:44,_tile01_shap:44,_tmp:9,_top_left_til:82,_top_modul:[41,42],_top_right_til:82,_top_til:82,_track_:[40,41,42],_ungrouped_design:2,_verilog:[9,10,12,13,21,23,29,33,37,38,39,40,41,42,43,44],_wrapper:64,a8d0db:[13,43],about:59,absorb:59,achiev:56,across:[45,52,75],ad:[28,31,40,52,59,109],add:[6,13,18,24,25,26,27,29,32,37,39,40,43,44,54,55,56,61,79,109],add_block:109,add_configuration_schem:[29,79],add_connect:19,add_connect_point:21,add_edg:6,add_nod:[6,38,39,40],add_partit:81,add_stylehseet:109,add_subgraph:[6,38,39,40],add_symbol:109,add_top_block:109,adjac:38,adjnci:[6,102],adjust:[13,43],affili:1,after:[20,22,41,42,44,56,79,82,97],agnost:88,aim:6,alia:59,all:[1,3,15,26,28,31,32,35,38,39,40,45,53,59,63,81,82,109],allow:[54,56,82],also:[1,9,56],altern:[55,64],alwai:[56,81],an:[1,53,54,56,61],analyz:[54,61],anchor:17,ani:[19,22,53,54,58,59,66],annot:[19,32,39,40,56],annotate_graph:[39,40],anyth:59,api:54,append:[9,21,23,24,25,26,27,29,37,38,39,40,41,42,43,44,54],aquamarin:40,ar:[6,32,40,53,54,56,59,61,63,79,81,83,109],arbitari:[32,109],arbitrari:[19,33],arch:[8,12,13,43,53],arch_fil:[11,12,13,43,86],arch_xml:[79,89],architectu:8,architectur:[11,15,28,52,86,110],area:[45,52],area_info:[10,43],areafil:[10,43,101],arg:[59,79],arrai:[37,38],arrang:33,arrow:11,assig:38,assign:[22,36,38,39,40,53,58,59,79],assign_c:58,associ:65,ast:24,attr:99,attribut:[83,84,85,87,88,89,90,91,97,98,99],auto_basic_jupyt:3,auto_basic_python:3,auto_openfpga_basic_jupyt:15,auto_openfpga_basic_python:15,auto_openfpga_clock_tree_jupyt:28,auto_openfpga_clock_tree_python:28,auto_openfpga_config_chain_jupyt:31,auto_openfpga_config_chain_python:31,auto_openfpga_rendering_jupyt:35,auto_openfpga_rendering_python:35,auto_openfpga_tiling_jupyt:45,auto_openfpga_tiling_python:45,avaialbl:8,azur:40,b:[13,32,37,38,40,81,109],b_1__1:[41,42],back:97,base:[10,13,36,37,38,41,42,43,53,54,56,57,58,59,60,62,63,64,65,66,67,68,81,82,85,86,94],base_dir:[29,41,42,44],basenam:[33,34,37],bash:[11,56],basic:[17,18,35,52,56,80],basic_hierarchi:[0,7,32,36,48,56,111],bbox_pt:44,becaus:[1,37],beetween:[58,59,81,94,109],befor:[10,13,38,41,42,43,44,56,79],beig:40,belong:58,below:[53,56,82],better:97,between:[1,37,38,56],bgcolor:38,bias:82,binari:86,bisqu:40,black:[24,25,26,27,83],bleed:55,block:[11,13,32,53,56,59,79,80,86,109],blue:[24,25,26,27],bool:[33,58,59,81,109],both:37,bottom:[20,26,32,33,37,38,39,40,79,81,82,94,109],bottom_cbx_height:13,bottom_cbx_width:13,bottom_chan:37,bottom_grid:[38,39],bottom_grid_:38,bottom_grid_top_width_0_height_0_subtile_:79,bottom_left_grid_right_width_0_height_0_subtile_:79,bottom_left_til:44,bottom_pin_i:38,bottom_right_grid_left_width_0_height_0_subtile_:79,bottom_right_til:44,bottom_til:44,bottom_width_0_height_0_subtile_:79,box:[35,40,45,52,75,79,81,82,94,96,104],broken:37,brown:25,browser:[55,56],bu:[9,10,13,21,23,29,36,41,42,43,44,59,79],built:98,bundl:61,bus_in:[7,32,46],bus_out:[32,46],buse:[80,82],byt:23,byu:1,byuccl:56,c6ecba:38,c:[13,32,55,109],cabl:[7,9,21,23,29,41,42,43,44,56,59,61,62,63,67,68,99,100],cable0:[7,56],cable_list:[9,21,23,29,41,42,43,44],cable_nam:59,calcul:37,call:[6,61],callabl:[59,64,109],can:[1,10,13,17,18,33,34,43,53,55,56,59,61,81,97,98],cannot:65,cb:[25,26,29,33,34,41,42,44,45,52,79],cb_list:79,cb_modul:[38,39],cb_render:34,cb_vweight:39,cbx11:9,cbx:[13,21,23,37,43,79,82],cbx_1__0_:[11,13,41,42],cbx_1__1_:[9,11,13,38,39],cbx_1__1__0:40,cbx_1__1__1:40,cbx_1__2_:11,cbx_1__3_:11,cbx_1__4_:11,cbx_1__5_:11,cbx_1__6_:11,cbx_1__7_:11,cbx_1__8_:[11,13],cbx_2__0_:[11,13],cbx_2__2_:[11,13],cbx_2__4_:11,cbx_2__6_:11,cbx_2__8_:[11,13],cbx_3__0_:11,cbx_3__1_:11,cbx_3__2_:11,cbx_3__3_:11,cbx_3__4_:11,cbx_3__5_:11,cbx_3__6_:11,cbx_3__7_:11,cbx_3__8_:11,cbx_4__0_:11,cbx_4__1_:11,cbx_4__2_:11,cbx_4__3_:11,cbx_4__4_:11,cbx_4__5_:11,cbx_4__6_:11,cbx_4__7_:11,cbx_4__8_:11,cbx_5__0_:11,cbx_5__1_:11,cbx_5__2_:11,cbx_5__3_:11,cbx_5__4_:11,cbx_5__5_:11,cbx_5__6_:11,cbx_5__7_:11,cbx_5__8_:11,cbx_6__0_:11,cbx_6__1_:11,cbx_6__2_:11,cbx_6__3_:11,cbx_6__4_:11,cbx_6__5_:11,cbx_6__6_:11,cbx_6__7_:11,cbx_6__8_:11,cbx_7__0_:11,cbx_7__1_:11,cbx_7__2_:11,cbx_7__3_:11,cbx_7__4_:11,cbx_7__5_:11,cbx_7__6_:11,cbx_7__7_:11,cbx_7__8_:11,cbx_8__0_:11,cbx_8__2_:11,cbx_8__4_:11,cbx_8__6_:11,cbx_8__8_:11,cbx_:[13,34,41,42,43],cbx_color:[13,43],cbx_height:13,cbx_marg_b:13,cbx_marg_l:13,cbx_marg_r:13,cbx_marg_t:13,cbx_membership:[39,40],cbx_w:43,cbx_width:13,cby:[13,21,23,37,43,82],cby_0__1_:[11,13],cby_0__2_:11,cby_0__3_:11,cby_0__4_:11,cby_0__5_:11,cby_0__6_:11,cby_0__7_:11,cby_0__8_:11,cby_1__1_:[11,13,39],cby_1__2_:11,cby_1__3_:11,cby_1__4_:11,cby_1__5_:11,cby_1__6_:11,cby_1__7_:11,cby_1__8_:11,cby_2__1_:[11,13],cby_2__2_:11,cby_2__3_:11,cby_2__4_:11,cby_2__5_:11,cby_2__6_:11,cby_2__7_:11,cby_2__8_:11,cby_3__1_:[11,13],cby_3__2_:11,cby_3__3_:11,cby_3__4_:11,cby_3__5_:11,cby_3__6_:11,cby_3__7_:11,cby_3__8_:11,cby_4__1_:11,cby_4__2_:11,cby_4__3_:11,cby_4__4_:11,cby_4__5_:11,cby_4__6_:11,cby_4__7_:11,cby_4__8_:11,cby_5__1_:11,cby_5__2_:11,cby_5__3_:11,cby_5__4_:11,cby_5__5_:11,cby_5__6_:11,cby_5__7_:11,cby_5__8_:11,cby_6__1_:11,cby_6__2_:11,cby_6__3_:11,cby_6__4_:11,cby_6__5_:11,cby_6__6_:11,cby_6__7_:11,cby_6__8_:11,cby_7__1_:11,cby_7__2_:11,cby_7__3_:11,cby_7__4_:11,cby_7__5_:11,cby_7__6_:11,cby_7__7_:11,cby_7__8_:11,cby_8__1_:[11,13],cby_8__2_:11,cby_8__3_:11,cby_8__4_:11,cby_8__5_:11,cby_8__6_:11,cby_8__7_:11,cby_8__8_:11,cby_:[13,34,41,42,43],cby_color:[13,43],cby_h:43,cby_height:13,cby_marg_b:13,cby_marg_l:13,cby_marg_r:13,cby_marg_t:13,cby_width:13,ccdff:[38,39,40],ccff:29,ccff_:79,ccff_head:[29,38],ccff_tail:[29,38,40],ccl:1,ceefe4:[13,43],cell:[3,28,52,53,59],celldefin:49,central:75,cfg_done:[38,39,40],chain:[9,21,23,38,41,42,43,44,52,79,97,98],chan:[39,40],chan_in_port:[39,40],chan_map:33,chan_out:81,chang:[59,67],change_nam:67,chani:[40,81],channel:[33,37,39,40],channel_crossov:81,channel_map:[33,40,81],chanx:[38,40,81,94],chanx_:81,chanx_l:[81,94],chanx_l_driv:[81,94],chanx_l_ft:[81,94],chanx_l_len:[81,94],chanx_l_out_map:[81,94],chanx_left:[34,38,39],chanx_left_in:38,chanx_left_out:38,chanx_port:38,chanx_r:[81,94],chanx_r_len:[81,94],chanx_right:[34,38,39],chanx_right_in:38,chanx_right_out:38,chany_:81,chany_bottom:[34,39],chany_top:[34,39],characterist:54,check:[23,55,56,58,63,66],check_all_scalar_connect:[9,21,23,29,41,42,43,44,63],check_concat:58,checked_previous_inst:1,child:1,children:1,circl:38,circuit:[6,61],cl:79,cla:[79,89],class_:[24,25,26,27],classic:[45,52],clb:[8,11,13,26,43,53,79,82,86],clb_1__1_:11,clb_1__2_:11,clb_1__3_:11,clb_1__4_:11,clb_1__5_:11,clb_1__6_:11,clb_1__7_:11,clb_1__8_:11,clb_3__1_:11,clb_3__2_:11,clb_3__3_:11,clb_3__4_:11,clb_3__5_:11,clb_3__6_:11,clb_3__7_:11,clb_3__8_:11,clb_4__1_:11,clb_4__2_:11,clb_4__3_:11,clb_4__4_:11,clb_4__5_:11,clb_4__6_:11,clb_4__7_:11,clb_4__8_:11,clb_5__1_:11,clb_5__2_:11,clb_5__3_:11,clb_5__4_:11,clb_5__5_:11,clb_5__6_:11,clb_5__7_:11,clb_5__8_:11,clb_6__1_:11,clb_6__2_:11,clb_6__3_:11,clb_6__4_:11,clb_6__5_:11,clb_6__6_:11,clb_6__7_:11,clb_6__8_:11,clb_7__1_:11,clb_7__2_:11,clb_7__3_:11,clb_7__4_:11,clb_7__5_:11,clb_7__6_:11,clb_7__7_:11,clb_7__8_:11,clb_grid_i:43,clb_grid_x:43,clb_h:[13,43],clb_marg_b:13,clb_marg_l:13,clb_marg_r:13,clb_marg_t:13,clb_w:[13,43],clean_and_annotate_cb_graph:40,clean_and_annotate_sb_graph:40,clean_cb_graph:39,cleanup:[21,29],click:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,43,44,56],clk:[20,22,50],clk_:22,clk_bottom_in:[20,22],clk_cabl:[20,22],clk_ft:[20,22],clk_l0:21,clk_l0_cabl:21,clk_l1:21,clk_l1_cabl:21,clk_left_in:[20,22],clk_left_out:[20,22],clk_port:22,clk_right_in:[20,22],clk_right_out:[20,22],clk_top_out:[20,22],clock:[18,21,52],clockwis:[32,79,109],clone:59,cluster:[6,38,39,40],code:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45],collect:[15,28,35,45],color:[6,13,18,19,24,26,27,38,39,40,43,44,83],column:[26,88],com:55,combin:[21,26,59,75],combine_c:[9,21,23,29,41,42,43,44,59],combine_pattern:[21,24,26,27],combine_port:[38,59],command:[11,32,53,55,56,109],comment:53,complet:[11,54,56,86],complex:97,compon:[32,109],compos:[0,2,4,7,10,13,20,21,22,23,29,32,38,39,40,43,44,56,109],concaten:58,conenct:[81,96],conf:53,config:53,config_chain_simpl:[29,38],config_cr:29,configur:[9,39,40,52,53,79,97,98],configuration_chain:29,conn:[45,52],conn_box:34,connect:[0,1,2,7,20,21,23,24,25,26,27,28,32,35,36,37,38,52,55,56,58,59,63,66,75,79,81,82,83,84,85,94,109],connect_instance_port:58,connect_port:[22,58],connection_box:79,connectionpattern:[17,18,19,20,21,22,23,24,25,26,27],connectpoint:[21,25,26],connectpointlist:[25,26,85],connet:19,consid:[21,23,32,53,58,59,79,109],consider:88,consist:53,constraint:[59,82],construct:56,contain:[24,25,26,27,55,56,100],continu:[19,22,41,42,44],contracted_nod:[39,40],control:109,convert:[6,9,10,13,21,23,29,36,38,41,42,43,44,59,79,80,82,102],convert_node_labels_to_integ:[39,40],copi:[24,25,26,27,65],cordin:[21,23,32,79,109],core:89,corner:[75,79,82],correct:56,correctli:55,corrospond:[65,67],could:97,count:[1,37],cpat:19,crear:59,creat:[1,4,6,9,13,17,21,24,25,26,27,28,29,33,37,40,43,44,45,52,53,55,58,59,61,64,79,81,82,85,92,97,112],create_c:[20,21,22,23],create_cb_bu:[9,10,13,21,23,29,41,42,43,44,79],create_feedthrough:[7,54,56,59],create_feedthrough_multipl:[54,59],create_feedthroughs_port:59,create_ft_connect:[20,21,22,23],create_ft_multipl:59,create_ft_port:[20,21,22,23,59],create_graph:19,create_grid_clb_bu:[9,10,13,21,23,29,41,42,43,44,79],create_grid_clb_feedthrough:[9,29,42,79],create_grid_io_bu:[9,10,13,21,23,29,41,42,43,44,79],create_librari:61,create_plac:[10,29,43,79],create_port:22,create_sb_bu:[9,10,13,21,23,29,41,42,43,44,79],create_til:[44,79,82],create_top_wrapp:64,create_unconn_wir:[2,4,7,20,22,56],creation:[41,42,79],crop_edg:[17,24,25,27],cross:[13,32,37,56,109],crossbar:53,csr:[6,38,39,40,105],cur:37,current:[40,55,59,64,109],current_inst:1,current_netlist:1,cursor:[18,19,21,24,25,26,27],cust_proj:9,custom:[32,59,109,112],custom_style_sheet:109,custommodul:[9,21,23,38,39,40],cut:[6,37,38,39,40,103],d3:[0,56,109],d9d9f3:[13,43],d:[13,32,109],data:[13,29,36,39,40,41,42,43,44,56,102],ddd0b1:[13,43],dead:37,debug:[32,33,34,37,38,39,40,101],deepcopi:[24,25,26,27],def:[1,9,10,11,12,13,14,19,20,21,22,23,29,33,34,37,38,39,40,41,42,43,44],defin:85,definit:[1,4,13,32,43,58,61,64,79,87,99,100,102,105,109],definition_list:[21,23,38,39,40],definition_nam:59,defit:32,demonst:[9,10,13,29,43,44],demonstr:[4,5,6,8,9,16,17,18,21,30,35,36,37,38,52,97],demostr:[0,2,7,14,19,33,34],depth:1,deriv:13,describ:53,design:[1,3,5,7,15,24,25,26,27,40,52,54,79,82,86,88,109],design_nam:[11,12,13,43,86],design_top_stat:[10,13,41,42,43,44,79],desir:[17,18],detail:[32,55,56,75,109],develop:54,dff:38,dfs_preorder_nod:19,diagon:83,dict:[22,59],dict_kei:55,dictionari:79,diff:37,differ:[17,18,21,32,37,59,79,89,109],difffer:37,digon:79,dimens:[13,32,81,109],dimension:38,dir:[39,40],direct:[1,22,32,59,67,81,88,109,112],directli:[55,65],directori:[53,55,86],disconnect:38,disconnect_pin:38,displai:[3,52],display_hierarchical_netlist:0,display_info:1,document:[56,61],doe:59,dot:[19,38,39,40],down:[25,26],down_port:21,down_to:68,download:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45],dp:[11,86],draw:[6,19,36,38,39,40,109],driver:[59,68,81,94],driver_channels_1:81,driver_channels_2:81,dry_run:59,dryrun:59,dsp:86,due:56,dummi:[20,56],dump:[39,40],duplic:59,duplicate_port:59,dure:[21,23,54],dwg:[10,13,14,20,29,32,43,44],e6ba95:44,e:[13,32,37,38,109],each:[1,6,21,32,36,37,38,41,42,59,63,79,81,83,88,94,109],each_fil:[41,42],eachinst:[41,42],eachm:13,eachv:[9,10,12,13,21,23,29,38,39,40,41,42,43,44],echo:55,edf:61,edg:[6,13,32,36,38,39,40,55,59,109],edge_nam:40,edif:[54,61],eight:53,either:83,element:[15,52,53,57,61,65,81,94],elif:[24,27,39,40,43],els:[6,13,19,21,22,24,25,26,27,33,38,40,59],emb:21,embed:[21,23,52,56],empti:[11,61,86],enabl:[8,55],enable_file_log:[2,4,8,9,10,11,12,13,21,23,29,32,33,34,37,38,39,40,41,42,43,44],encod:[9,10,12,13,21,23,29,38,39,40,41,42,43,44],end:[12,22,23,65],endcelldefin:49,endmodul:[22,46,47,49,50],engin:40,entri:109,enumer:[6,33,34,38,39,40,41,42],enumerate_grid:[11,12,13,43],enviro:56,equal:[36,37],error:59,essenti:[53,54],evalu:6,even:1,everi:53,eweight:[6,38,39,40,102,105],exampl:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,28,29,30,31,32,33,34,36,37,38,39,40,41,42,43,44,53,54,61,79,81,86,97],example_design:11,example_fil:86,exceed:1,except:[41,42,44],execut:[6,55,86],exist:[54,56,59,81],exist_ok:[40,41,42,44],exit:56,expect:[11,40,55,59,80,86],experiment:[3,52],explain:53,explan:97,explicit:[32,109],extend:[17,18,57,58,59,60,62,63,65,66,67,68],extens:[26,54],extern:[6,10,13,38,39,40,43,59],extract:[31,37,52,79,81],extract_configuration_ord:30,extract_info:81,f3cfcf:38,f:[6,9,10,12,13,19,20,21,22,23,24,27,29,32,33,34,36,37,38,39,40,41,42,43,44,109],f_str:[38,39,40],fabric:[24,25,26,31,45,52,53,75],fals:[21,23,29,32,37,38,41,42,43,44,58,59,66,79,81,101,105,109],fanout:59,featur:[15,28,35,45,54,56],feedthough:[7,59],feedthrough:[0,2,3,28,52,56,59,79,81,94],feedtrhough:81,few:59,figur:[53,61],file:[6,8,9,10,11,12,13,21,23,29,37,38,39,40,41,42,43,53,55,56,61,79,81,86,94,104,109],file_out:[0,56],filenam:[6,8,13,32,33,34,37,38,39,40,44,79,81,103,105],fill:[39,40],filter:[1,9,21,23,29,39,40,41,42,43,44,59,109],filter_c:[29,109],filter_direct:[34,81],find:37,first:[21,32,38,59,79,109],fishbon:[17,18],fishbone_pattern:[17,20,22],fix:[9,10,12,13,21,23,29,38,39,40,41,42,43,44,79,86],fix_grid_pin_nam:79,flag:37,flat:82,flatten:[38,40,41,42],flatten_inst:[2,38,39,40,41,42,59],flattern:[38,39,40,41,42,59],flexibl:54,flip:[25,26],flipflop:53,fllenam:[39,40],floorplan:[10,13,15,20,35,45,52,69,81,88],floorplan_heterpgen:13,floorplan_visu:[87,109],floorplanviz:[10,13,20,29,32,38,43,44,109],florrplan:29,fn:[39,40],fnmatch:[38,39,40],focus:56,follow:[6,20,38,44,53,54,55,56,59,61,79,83],form:82,format:[11,13,33,34,37,38,39,40,54,59,81,105],found:[11,66],four_bit_count:61,fourbitcount:1,fp:[9,10,11,12,13,20,21,23,29,32,38,39,40,41,42,43,44],fpga44_gsb:[33,34,37,38],fpga44_task:[8,9,12,43,53],fpga44_verilog:9,fpga4x4:[12,43],fpga66_flex:86,fpga88_hetero_task:13,fpga8x8:13,fpga:[10,13,15,23,28,29,38,40,41,42,43,45,52,54,79,81,85,86,89,94],fpga_arch:8,fpga_grid:[12,13,43,92,101],fpga_top:[9,10,12,13,21,28,29,38,39,40,41,42,43,44,52,79,89],fpgagridgen:[11,12,13,43,92,101],fpv:[9,10,12,13,21,23,29,38,39,40,41,42,43,44],framework:54,fro:59,from:[0,1,2,3,4,5,6,8,9,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,43,44,52,55,56,59,65,79,81,86,92,94,99,101,104,109],from_i:83,from_n:40,from_point:27,from_x:83,ft:[59,81,94],fucntion:[58,79],full:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,43,44],full_grid:86,fulli:53,g:38,galleri:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45],ganeshgor:55,gate:38,gener:[0,1,2,3,4,5,6,8,9,10,12,13,15,16,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,43,45,52,56,79,80,81,82,86,88,89,92,94,104,109],generate_edgelist:[36,39,40],generate_fabr:53,genrat:[17,18,88],get:[38,39,40,56,79],get_active_plugin:55,get_bia:37,get_block:11,get_cabl:[7,20,23,38,56],get_cable_nam:59,get_connectivity_network:[36,38,39,40,59],get_definit:[1,9,13,20,22,32,38,39,40,41,42,43,44],get_driv:68,get_edge_list:6,get_fishbon:[17,20,22,23],get_html:109,get_htre:[18,19,21,24,25,26,27],get_index:[57,60,65],get_inst:[1,2,4,7,9,13,20,21,23,29,32,38,39,40,41,42,43,44,56],get_label:38,get_layout:8,get_leaf_sum:19,get_librari:1,get_nam:[38,40,41,42],get_nod:[6,38,39,40],get_node_attribut:[6,38,39,40],get_pin:1,get_pin_nam:59,get_port:[20,22,29,32,38,39,40],get_port_c:63,get_port_nam:59,get_port_pin:63,get_stat:[33,81],get_svg:[10,13,20,29,32,43,44,109],get_top_inst:[11,12,13,43,79],get_top_instance_nam:[20,21,22,23],get_verilog_index:[57,60],get_weight:[6,59],get_x_i:[13,43,44],getlogg:[2,4,8,9,10,11,12,13,21,23,29,32,33,34,37,38,39,40,41,42,43,44],git:55,github:[1,55],given:[0,2,7,40,58,59,79,81,82,94,105],glob:[9,10,12,13,21,23,29,33,34,37,38,39,40,41,42,43,44],global:[17,18,38,40,55],go:[56,79],gpio:80,graph:[6,19,38,39,40,45,52,54,59,102,105],graph_dot2:6,graph_dot:[6,36,39,40],green:[6,17,24,27,38,39,40],grei:21,grid:[9,10,12,13,15,21,23,29,39,40,41,42,43,44,52,79,81,82,83,85,86,88,89,91,93,95,97,98,101],grid_:79,grid_bottom_in:79,grid_bottom_out:79,grid_clb:[9,13,21,23,29,41,42,43,44,75,79],grid_color:[13,43],grid_exampl:[48,111],grid_h:[25,27],grid_i:[13,43,44,88],grid_io:[9,21,23,29,41,42,43,44,79],grid_io_list:79,grid_left_in:79,grid_left_out:79,grid_mult_8:13,grid_output:11,grid_plan:[13,14,43,44],grid_right_in:79,grid_right_out:79,grid_siz:92,grid_top_in:79,grid_top_out:79,grid_w:27,grid_x:[13,43,44,88],grid_x_point:88,grid_x_width:88,grid_y_height:88,grid_y_point:88,gride:[14,20,22,88],gridfloorplangen:[13,14,43,44],gridio:[29,101],group:[3,24,25,26,27,40,52,59,79],group_ungroup_cel:2,gsb:[34,37,81,94,104],gsb_xml:[81,94,96,104],guidelin:54,h:[13,28,52],h_chan:40,ha:11,have:[55,59,65],hdi_primit:1,height:[11,13,18,19,20,21,24,25,26,27,29,32,43,44,82,86,87,88,109],help:59,here:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,43,44,61],hetero_color:13,heterogen:[15,27,52],hetrogeneous_fabr:13,hi:1,hierarch:[3,52,56],hierarchi:1,higher:[39,40,59],highlight:18,hmeti:6,hold_cursor:[24,25,26],home:55,homogen:[9,15,24,25,26,52,53],homogeneous_fabr:[8,9,10,12,21,23,29,33,34,37,38,39,40,41,42,43,44,53],horizont:[33,34,37,38,40,79,81,83,94],how:[0,2,4,5,6,7,9,10,13,14,16,17,18,19,21,29,30,33,34,35,36,40,43,44,52,56,97,98],howev:97,html:[0,54,56,109],htmlcompos:[0,56],htree:[17,18,21,26],htree_pattern:18,http:55,hwschemat:[0,56],hyb_pat:[19,24,27],hybrid:[28,52],i:[9,13,21,23,26,27,29,37,38,39,40,41,42,43,44],i_list:[41,42],id:[24,25,26,27],illustr:[53,81,94],imag:[1,32,109],implement:[21,32,109],implmenet:[87,109],in0:[20,22,32,46,47,49,50,56],in1:[32,46,47,49,56],in3:[7,46],in_0:20,in_1:20,in_2:20,in_3:20,in_coming_pin:1,in_edg:[39,40],in_indx:40,in_pin:[34,40,81],includ:[9,38,54],incom:[33,53,81,94],indent:[1,10,13,14,17,18,19,20,21,22,23,24,25,26,27,29,32,39,40,43,44],independ:[21,29,41,42,43,44,59],index:[6,33,37,38,39,40,54,57,60,62,65,68,81,94],indic:21,individu:36,indx:[33,34,38,39,40,59],info:[2,4,8,9,10,11,12,13,21,23,29,38,39,40,41,42,43,44],inform:[3,8,13,15,32,33,34,37,39,52,53,55,56,79,81,83,96,104,109],init:89,initi:[7,56,81],initial_plac:[10,13,43],initial_port:59,initialis:[81,85,87,94],initiliaz:86,inlineconstraint:[13,29,32,43,44],inner:65,inner_pin:[1,65],innerconnect:58,innerpin:[58,61,65],inpad:79,inport:59,input:[1,22,32,39,40,46,47,49,50,53,56,59,79,80,109],inputs1:[39,40],inputs2:[39,40],insert:[18,28,52,109],insform:81,inspect:59,inst1:[4,7,59],inst2:[4,7,56],inst:[2,13,43,44],inst_1:59,inst_1_0:[2,4,7,32,46,49,56],inst_1_11:[22,47,50],inst_1_12:[22,47,50],inst_1_13:[22,50],inst_1_14:[22,50],inst_1_1:[2,4,32,46,49],inst_1_21:[22,47,50],inst_1_22:[22,47,50],inst_1_23:[22,50],inst_1_24:[22,50],inst_1_31:[22,50],inst_1_32:[22,50],inst_1_33:[22,50],inst_1_34:[22,50],inst_1_41:[22,50],inst_1_42:[22,50],inst_1_43:[22,50],inst_1_44:[22,50],inst_1_:[20,22],inst_1__1:56,inst_2:59,inst_2_0:[7,32,46,56],inst_2_11:47,inst_2_12:47,inst_2_1:[7,32,46],inst_2_21:47,inst_2_22:47,inst_n:59,inst_nam:[13,43,64],instal:[54,59],instanc:[1,3,9,15,22,32,38,39,40,41,42,44,52,56,58,59,61,64,65,79,82,99,100,109],instance_count:1,instance_list:[40,41,42,82],instance_nam:59,instances_list:59,instances_list_tupl:59,instn:59,intend:56,inter0:47,inter1:47,interact:56,intermedi:61,intern:[49,58,59,82],introduc:[15,28,35,45],inv_buf_passg:9,invalid:83,invok:56,involk:56,io:[8,44,79],io_bottom:[11,86],io_bottom_in:79,io_bottom_out:79,io_left:[11,86],io_left_in:79,io_left_out:79,io_right:[11,86],io_right_in:79,io_right_out:79,io_top:[11,86],io_top_in:79,io_top_out:79,ipin:[38,81],ipin_l:[81,94],ipin_l_len:[81,94],ipynb:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,43,44],ir:[9,57,58,59,60,61,62,63,64,65,66,67,68,79,92],is_connect:66,is_downto:[21,29,41,42,43,44,58,67],is_leaf:1,is_port_c:58,is_scalar:[58,67],isol:[39,40],item:[13,22,40],iter:109,itertool:[9,21,23,29,38,41,42,43,44],its:[1,32,87,109],itself:87,jensrestemei:1,join:[8,9,10,11,12,13,21,23,29,36,38,39,40,41,42,43,44],js:109,json:[39,40,41,42],json_graph:[6,39,40],jupyt:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45],just:[20,59,88],k6_n10_openfpga:[8,53],k6_n10_tileabl:[8,12,13,43,53],keep:54,kei:[13,22,37,55],keyword:79,kwarg:[59,79],l0:[21,33],l0_patt:21,l1:[21,33],l1_patt:21,l2:33,l3:33,l4:33,l5:33,l6:33,l7:33,l8:33,l9:33,l:[37,38,40,81],label:[6,19,36,38,39,40],lambda:[1,9,21,23,29,33,37,41,42,43,44,59,109],larg:1,larger:11,latest:55,launch:56,launch_shel:[29,38,40,56],layer:[28,52],layout:[8,13,15,43,52,86,90],lb:[9,10,11,12,13,21,23,29,38,39,40,41,42,43,44],lbl:[33,40],leaf_node_weight:19,left:[11,20,25,26,32,33,37,38,39,40,79,81,82,94,109],left_1:81,left_bottom_grid_top_width_0_height_0_subtile_:79,left_cby_height:13,left_cby_width:13,left_chan:37,left_grid_right_width_0_height_0_subtile_:79,left_pinmap:[37,38],left_til:44,left_top_grid_bottom_width_0_height_0_subtile_:79,left_tre:17,left_width_0_height_0_subtile_:79,len:[38,39,40],length:[19,36,81,94],less:40,lev2_patt:24,level0_patt:[24,25,27],level0_pmanag:[24,25,27],level1_patt:[24,25,26,27],level1_pmanag:[24,25,26,27],level2_patt:[24,25,27],level2_pmanag:[24,25,27],level3_patt:[24,25,27],level3_pmanag:[24,25,27],level:[1,9,21,23,26,29,41,42,43,44,79,83,89,109],librari:[1,6,9,15,17,18,38,55,61,79,82,89,91,93,95,97,98],libraries_definit:1,like:[17,18,54,55,56,61,80,82],linewidth:[33,34,37],link:56,list:[1,6,9,24,25,26,27,38,39,40,41,42,53,55,59,79,81,82,84,88,94,99,100],live:56,load:[41,42,55,56,59],load_example_netlist_by_nam:1,load_grid:[12,13,43],load_netlist_by_nam:[0,2,4,7,20,22,32,36,56],loc_i:[13,20,32,43,44,109],loc_x:[13,20,32,43,44,109],local:55,locat:[13,32,59,79,81,109],locatt:37,log:[2,4,8,9,10,11,12,13,21,23,29,32,33,34,37,38,39,40,41,42,43,44,112],log_level:[2,4,8,9,10,11,12,13,21,23,29,32,33,34,37,38,39,40,41,42,43,44],logger:[2,4,8,9,10,11,12,13,21,23,29,32,33,34,37,38,39,40,41,42,43,44],logic:[8,11,45,52,53,86],look:56,lower:[40,58],lower_index:[58,67,68],lr:[38,39,40],lsit:86,lut:53,m:[55,86],made:[59,61,83],mai:1,main:[9,10,11,12,13,14,29,33,34,37,38,39,40,41,42,43,44,82],mainli:56,mainthread:[8,13],make_instance_uniqu:59,mani:36,manipul:[56,82],map:[11,15,21,23,37,38,39,40,52,53,59,81,94,97],margin:[13,17,18,81,94],matplotlib:[6,19,36,39,40],matric:11,matrix:11,max:40,maximum:1,mean:53,meanwhil:55,mem:[9,39,40],membership:[6,38],memori:[9,61],merg:[3,17,18,19,20,21,22,23,24,25,26,27,39,40,44,52,59,79,80,82],merge_all_grid_io:[10,13,21,23,41,43,44,79],merge_and_upd:82,merge_inst:[4,40,41,42,54,59],merge_list:79,merge_multiple_inst:[5,41,42,59],merge_routing_modul:[41,42],merged_modul:4,merged_module_instance_0:4,method:[6,21,59,79,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,101,104],meti:[6,38,39,40,41,42,105],metric:11,mid11:47,mid12:47,mid21:47,mid22:47,middl:26,minconn:[6,38,39,40],mind:54,minim:[1,82],minut:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,43,44],mkdir:[40,41,42,44],mode:56,modif:[54,56,82],modifi:[65,81],modul:[2,10,13,15,21,22,23,32,33,34,37,38,39,40,41,42,43,44,46,47,49,50,52,54,55,59,79,80,81,82,92,94,101,109],module1:[20,22,32,46,47,49,50],module2:[32,46,47,49],module2_0:49,module2_1:49,module_partit:40,module_shap:13,more:[20,53,55,56],move_cursor_x:[25,26],move_i:[18,19,21,24,25,26,27],move_x:[24,25,26,27],mult8:13,mult:13,mult_8_2__1_:11,mult_8_2__3_:11,mult_8_2__5_:11,mult_8_2__7_:11,mult_8_8__1_:11,mult_8_8__3_:11,mult_8_8__5_:11,mult_8_8__7_:11,multipl:[9,10,12,13,21,23,29,37,38,39,40,41,42,43,44,59],must:59,mutlipl:[32,109],mux:[9,37,38,39,40,81],my_netlist:1,n:[9,11,13,33,36,38,39,40,86],n_cut:[6,38],name:[1,9,10,12,13,21,22,23,29,38,39,40,41,42,43,44,56,58,59,63,64,67,79,81,86,89,94,96,100,104],name_map:79,namedtemporaryfil:[9,10,12,13,21,23,29,38,39,40,41,42,43,44],nbottom:33,ncut:[6,38,39],need:[20,53,59,81,97],neighbor:[80,82],neighbour:79,nested_hierarchi:[2,4,48,111],net:[9,21,23,29,40,41,42,43,44,56,59,79],netlist:[2,3,4,6,7,9,12,13,15,20,21,22,23,29,30,32,37,38,39,40,41,42,43,44,45,52,54,55,56,61,79,80,82,88,89,91,92,93,95,97,98,101],netlistsvg:9,netowrkx:[36,59,105],networkx:[6,19,38,39,40,45,52,59,102],new_cabl:59,new_cable_nam:59,new_definition_nam:[4,40,41,42,59],new_instance_nam:[4,40,41,42,59],new_nam:59,new_port:59,newli:59,newport:59,next:[1,2,4,7,9,13,20,21,22,23,29,32,38,39,40,41,42,43,44,56],next_inst:1,nforamt:79,nic30:[0,56],niter:[6,38,39,40],nleft:33,no_driv:59,no_load:59,node:[6,19,36,38,39,40,59],node_indx:[39,40],node_lbl:19,node_link_data:40,node_nam:[6,38,39,40],non:19,none:[1,12,13,33,37,38,39,40,43,58,59,63,64,65,67,79,81,84,86,88,89,90,94,96,101,104,105],noprint:81,note:1,notebook:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45],notimpl:[5,16,30],np:[33,34,37,38],nright:33,ntop:33,number:[1,37,58,62,67,68,81],numpi:[33,34,37,38],nx:[6,19,36,38,39,40],nx_agraph:38,nx_pydot:[6,19,36,38,39,40],nxm:86,object:[9,32,59,65,81,99,100,109],objtyp:[6,38,39,40],obtain:[29,41,42,44,56],odd:26,offset:[20,29,32,81,94,109],offset_i:[13,14,43,44],offset_x:[13,14,43,44],onc:55,one:[26,55,59],onl:79,onli:[11,26,32,44,54,56,59,86,109],opac:[18,24,25,26,27],open:[0,9,10,11,12,13,21,23,29,38,39,40,41,42,43,44,56],openfpga:[9,10,12,13,21,23,29,38,39,40,41,42,43,44,52,69,82,92],openfpga_arch:8,openfpga_bas:80,opin_b:81,opin_bottom:34,opin_l:[81,94],opin_l_b:[81,94],opin_l_b_len:[81,94],opin_l_len:[81,94],opin_l_t:[81,94],opin_l_t_len:[81,94],opin_left:34,opin_r:81,opin_right:34,opin_t:81,opin_top:34,opins_1:81,opposit:37,optim:[45,52,59],optimis:59,option:[6,17,20,22,23,32,38,39,40,59,87,103,109],optpin:[41,42,59],optwir:59,orang:[24,27],order:[31,52,59],origin:[17,20,22,32,56,97,109],os:[0,2,4,5,8,9,10,16,20,22,29,30,32,33,34,37,38,39,40,41,42,43,44,56],osid:40,other:[26,54,58,59],out0:[20,22,32,46,47,49,50],out1:47,out:[1,20,22,32,46,47,49,50,59],out_0:20,out_1:20,out_2:20,out_3:20,out_degre:19,out_going_pin:1,out_pin:81,outer:[63,65],outerpin:[61,63],outgo:[33,81,94],outlin:75,outpad:79,outport:59,output1:[2,4,7],output2:7,output:[1,11,17,18,19,22,39,40,46,47,49,50,55,59,79,81,86],outputs1:[39,40],outputs2:[39,40],outsid:1,over:109,overrid:59,p1:[38,39,40],p2:[38,39,40],p:[9,21,23,29,38,39,40,41,42,43,44],p_manag:[17,18,20,21,22,23,24,26,27],packag:[54,55],padfil:101,page:[54,56,109],pair:[59,79],pan:109,param:13,paramet:[32,53,58,59,63,64,67,68,79,81,82,85,86,89,94,99,100,109],paramt:88,parent:[40,41,42,44,62,68],parrent:[32,109],pars:[9,10,12,13,15,21,23,29,38,39,40,41,42,43,44,52,61,81,94],parser:[54,61],part02:[45,52],part1:[6,38,39,40],part2:[6,38,39,40],part:[38,40,41,42,65],part_graph:[6,38],partit:[3,40,41,42,52],partitioning_experi:6,parts_fil:[41,42],pass:[38,39,40,53,59,89,99,100],path:[0,2,4,5,8,9,16,20,22,29,30,32,33,34,37,39,40,41,42,44,56,81,82,86,94,109],pathlib:[40,41,42,44],patten:79,pattern:[20,21,22,23,24,25,26,27,28,37,52,79,85],pb_type:8,per:[40,53],perform:[32,38,54,56,59,82,109],peripheri:79,pformat:39,physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,51,52,55,56,57,58,59,60,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,108,109,110,111,112],pin2:1,pin:[9,21,23,28,29,32,33,38,39,40,41,42,43,44,52,59,61,65,67,79,81,109],pin_i:[38,39,40],pin_label:81,pin_map:[59,81],pin_nam:59,pin_name_to_numb:38,pinmap:[33,37,38,81],pip:55,pitch:88,place:[10,13,32,40,43,109],place_pin:79,placement:[15,32,43,52,79,92,109],placement_cr:[29,43],placment:79,plan:[13,43,44],platform:24,pleas:[53,55,56],plt:[6,19,36,39,40],plugin:[55,56],pmap:81,png:[19,38],point:[13,18,24,25,26,27,32,37,43,44,59,79,84,88,109],polici:56,popul:53,port:[1,9,21,22,23,29,32,36,38,39,40,41,42,43,44,53,56,58,59,61,63,64,65,79,99,100,109],port_:38,port_map:64,port_nam:59,portmap:22,posit:81,post:[6,59],pprint:[20,22,23,32,38,39,40,41,42],pre:[45,52,85],pre_releas:55,prepar:[21,23],prepare_graph_from_nx:6,prepare_netlist:[39,40],pretti:[10,13,14,17,18,19,20,21,22,23,24,25,26,27,29,32,43,44],previous_inst:1,primit:[1,9],primitives_librari:1,print:[1,5,6,8,11,12,13,14,16,20,21,22,23,30,33,34,36,37,38,39,40,41,42,55,81],print_connect:1,print_grid:[11,13],print_head:[33,81],print_instance_grid_map:[20,22],print_partition_info:[39,40],print_reference_grid_map:[20,22],process:54,prog_clk:[38,39,40],prog_reset:[38,39,40],program:9,proj:[9,10,12,13,21,23,29,33,37,38,39,40,41,42,43,44],project:[0,53,56],prop:[13,29,32,43,44,109],properti:[20,29,32,57,58,59,60,63,64,65,66,67,79,83,99,100,109],provid:[8,10,13,40,43,53,56,58,59,79,80,81,86,87,89],proxi:79,pt:[13,21,24,25,26,27,43],ptint:23,pts2:25,pts2_copi:26,pts2_cp:25,pts3:26,pts3_copi:26,pts4_copi:26,pts_copi:26,pts_cp:25,pull:25,pull_connection_up:[21,24,25,26,27],pure:54,push:[25,26],push_connection_down:[21,24,25,26,27],py:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,43,44,86,92,101],pydot:[6,38,39,40],pymeti:[6,38],pyplot:[6,19,36,39,40],python3:55,python:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,54,56,57,60,61,65,86],q:[38,53],quiet:[59,79],r0:33,r1:33,r2:33,r3:33,r4:33,r5:33,r6:33,r7:33,r8:33,r9:33,r:[9,10,12,13,21,23,29,37,38,39,40,41,42,43,44,81],rais:59,ram9k:[11,86],rang:[11,12,13,18,19,20,21,23,24,25,26,27,37,38,40,43,44],rank:[39,40],read:[8,9,10,12,13,21,23,29,38,39,40,41,42,43,44,53,56,81,94],readlin:[9,10,12,13,21,23,29,38,39,40,41,42,43,44],readwrit:[6,39,40],rect:[18,24,25,26,27,32,38,44,109],rectangular:[25,32,109],rectilinear:[32,109],recurs:1,red:[6,18,19,21,24,25,26,27,38,39,40],redner:109,refer:[0,1,2,4,7,9,13,20,21,22,23,29,32,36,41,42,43,44,53,54,56,59],refnam:44,regener:36,regex:79,regist:[38,79],register_config_gener:[29,79],register_placement_cr:[10,43,79],register_tile_gener:[44,79],relabel:[39,40],relat:[54,55,56,80],releas:[24,55],release_cursor:[24,25],release_root:[11,12,13,43,86],remain:59,remov:[9,27,38,40,41,42,44,59,79],remove_c:38,remove_child:9,remove_children_from:38,remove_config_chain:[9,21,23,29,41,42,44,79],remove_direct_interc:[21,23],remove_edges_from:[39,40],remove_nod:[39,40],remove_nodes_from:[39,40],remove_point:27,remove_port:[38,59],remove_undriven_net:[9,21,23,29,41,42,44,79],renam:[15,52],rename_modul:16,render:[0,6,13,15,37,38,43,44,52,55,79,80,87,94,96,104,109],render_connection_box:[33,37,38,81],render_floorplan:79,render_grid:[13,14,43,44],render_ipin:[37,38],render_pattern:[17,18,19,20,21,22,23,24,25,26,27],render_switch_pattern:[33,37,38,81],repeat:[19,75],replac:[41,42],repo:55,report:[33,81],report_connect:[34,81],report_incoming_channel:[33,81],report_ipin:[34,37,38,81],report_outgoing_channel:[33,81],repositori:1,repository_root:53,repres:[32,36,54,59,61,109],represent:[36,59,61,88],represet:11,requir:[53,97],rerout:53,reset:[7,17,28,52],reset_c:23,reset_conn_patt:23,reset_wir:23,resourc:[40,56],respect:[32,68,109],restructur:[30,52,54,56,79,89,97],result:112,return_group:[13,43,44],reus:59,revers:58,right:[20,25,26,29,32,33,37,39,40,75,81,82,94,109],right_bottom_grid_top_width_0_height_0_subtile_:79,right_cby_height:13,right_cby_width:13,right_chan:37,right_grid_left_width_0_height_0_subtile_:79,right_til:44,right_top_grid_bottom_width_0_height_0_subtile_:79,right_tre:17,right_width_0_height_0_subtile_:79,root:[19,81,94],rotat:[17,18,24,27],rout:[9,10,12,13,17,18,21,23,29,32,33,37,38,39,40,41,42,43,44,80,86,109],routingrend:[33,37,38],row1:[20,22,50],row2:[20,22,50],row3:[20,22,50],row4:[20,22,50],row:[26,88],rule:85,run:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,43,44,55,56,79],run_meti:[6,38,39,40],s:[1,11,68],same:[59,61,83],sampl:[17,18,53,54,88],sample_connect:17,save:[29,33,39,40,41,42,44,79,81],save_graph:[39,40],save_netlist:[9,29,41,42,44,79],save_paritioned_graph:40,save_partitioned_graph:40,save_shaping_data:44,savea:[10,13,14,17,18,19,20,21,22,23,24,25,26,27,29,32,43,44],sb11_gsb:38,sb:[13,21,23,29,33,34,37,41,42,43,44,45,52,79,82],sb_0__0_:[11,13],sb_0__1_:[11,13],sb_0__2_:11,sb_0__3_:11,sb_0__4_:11,sb_0__5_:11,sb_0__6_:11,sb_0__7_:11,sb_0__8_:[11,13],sb_1__0_:[11,13],sb_1__1_:[11,13,33,37,38,41,42],sb_1__1_new:[41,42],sb_1__2_:[11,13],sb_1__3_:11,sb_1__4_:11,sb_1__5_:11,sb_1__6_:11,sb_1__7_:11,sb_1__8_:[11,13],sb_2__0_:[11,13],sb_2__1_:[11,13],sb_2__2_:[11,13],sb_2__3_:11,sb_2__4_:11,sb_2__5_:11,sb_2__6_:11,sb_2__7_:11,sb_2__8_:[11,13],sb_3__0_:[11,13],sb_3__1_:[11,13],sb_3__2_:11,sb_3__3_:11,sb_3__4_:11,sb_3__5_:11,sb_3__6_:11,sb_3__7_:11,sb_3__8_:[11,13],sb_4__0_:11,sb_4__1_:11,sb_4__2_:11,sb_4__3_:11,sb_4__4_:11,sb_4__5_:11,sb_4__6_:11,sb_4__7_:11,sb_4__8_:11,sb_5__0_:11,sb_5__1_:11,sb_5__2_:11,sb_5__3_:11,sb_5__4_:11,sb_5__5_:11,sb_5__6_:11,sb_5__7_:11,sb_5__8_:11,sb_6__0_:11,sb_6__1_:11,sb_6__2_:11,sb_6__3_:11,sb_6__4_:11,sb_6__5_:11,sb_6__6_:11,sb_6__7_:11,sb_6__8_:11,sb_7__0_:11,sb_7__1_:11,sb_7__2_:11,sb_7__3_:11,sb_7__4_:11,sb_7__5_:11,sb_7__6_:11,sb_7__7_:11,sb_7__8_:11,sb_8__0_:[11,13],sb_8__1_:[11,13],sb_8__2_:[11,13],sb_8__3_:11,sb_8__4_:11,sb_8__5_:11,sb_8__6_:11,sb_8__7_:11,sb_8__8_:[11,13],sb_:[9,13,21,23,29,34,41,42,43,44],sb_bottom_l_in:79,sb_bottom_r_in:79,sb_color:[13,43],sb_left_b_in:79,sb_left_t_in:79,sb_render:[33,34,37,38],sb_right_b_in:79,sb_right_t_in:79,sb_top_l_in:79,sb_top_r_in:79,sc_height:[32,109],sc_width:[32,109],scalabl:54,scalar:[0,2,7,59],scale:[17,18,33,34,37,44,81,94,96,104],scalei:[32,109],scalex:[32,109],scan_chain:38,schemat:[0,9,20,56],scheme:82,script:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,43,44,53,54,97,109],sdn:[0,1,2,4,5,7,8,9,10,11,12,13,16,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,43,44,55,56,59,61,89],sdn_verilog_netlist_top:22,sdnphy:[0,2,4,5,7,16,20,22,23,30,32,36,56],search:54,search_from_point:27,search_to_point:[24,25,26,27],second:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,43,44],section:[11,20,44,56,81,94],see:1,seek:[9,10,12,13,21,23,29,38,39,40,41,42,43,44],select:[1,86],self:[58,81,86,94],selfloop_edg:[39,40],separ:[0,56],seq:37,sequenc:[53,97],seri:56,set:[13,32,40,82,87,109],set_color:[6,17,21,24,25,26,27,38],set_column_width:[13,14,43],set_label:6,set_printopt:[33,34,37],set_rankdir:[38,39,40],set_row_height:[13,14,43],set_shap:38,sexampl:9,shape:[10,13,32,37,43,79,109],shapingconf:101,share:56,shell:[29,38,40],shift:38,short_point:27,short_through:[25,27],shortcut:56,should:59,show:[37,38,56,61,98],show_graph_stat:[39,40],show_placement_data:[10,13,43],show_stat:[20,22,23],shown:[56,79,82],sice:[32,109],side2:[32,109],side:[19,20,26,29,32,33,38,40,79,81,82,94,109],signal:[17,18,38,39,40],similar:[32,109],simpl:[6,29,32,53,61,109],simpler:1,simplifi:[20,45,52,54],singl:[3,26,36,52,53,56,59,63],sink:[18,39,40],sink_point:[24,25,26,27],sink_pt:[24,25,26,27],site:81,size:[9,18,21,23,24,25,26,27,29,41,42,43,44,57,58,67,85,88,89],size_i:88,size_x:88,sizei:[84,85],sizex:[84,85],skip:[81,109],skip_connect:[10,13,32,43,44,109],skip_constraint:[2,4,7,20,21,22,23,29,38,39,40,56,79],skip_pin:[10,13,29,43,44,109],skip_point:[24,25,26,27],sklearn:40,small:26,some:[1,32,53,54,109],sort:[32,37,38,109],sort_cabl:79,sort_input_channel:37,sort_inst:79,sort_pin:79,sort_port:79,sort_print:79,sourc:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,57,58,59,60,62,63,64,65,66,67,68,79,81,82,89,90,91,92,93,94,95,96,97,98,99,100,102,103,104,105,109],source_fil:[9,10,12,13,21,23,29,38,39,40,41,42,43,44],space:[33,34,37,81,94,96,104],specif:[59,81,99],sphinx:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45],split:[19,20,36,37,38,39,41,42,45,52],split_port:[20,22,36,39,40,59],splitext:[33,34,37],spydenet:56,spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,55,56,57,58,59,60,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,108,109,110,111,112],spydrnet_log:[2,4,8,9,10,11,12,13,21,23,29,32,33,34,37,38,39,40,41,42,43,44],spydrnet_phys:[0,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,43,44,55,56,57,58,59,60,62,63,64,65,66,67,68,79,81,82,92,101,109],squar:[19,24,27],square_grid:[20,22,48,111],standard_cell_primit:[9,21,23,38,40],standard_cell_wrapp:[9,39],start:[9,56,79],startswith:[38,40],stat:[33,38,39,40],statist:[79,81],step:[18,19,21,22,23,24,25,26,27],stopiter:44,store:[32,39,83,84,109],str:[1,6,9,10,11,12,13,21,23,29,33,38,39,40,41,42,43,44,59,63,64,67,79,81,86,89,94,99,100],strcutur:[29,44],strictli:83,string:[79,109],structur:[9,10,13,21,23,37,40,41,42,43,44,53,54,56,59,79,82,102],style:[39,40,109],stylesheet:109,sub_modul:[9,10,12,13,21,23,29,38,39,40,41,42,43,44],subgraph:[6,38],submodul:40,subtil:[41,42],sufffix:59,suffix:[9,10,12,13,21,23,29,38,39,40,41,42,43,44,59],suit:97,sum:[37,38],summari:69,support:[17,18,54,109],support_fil:11,svg:[6,10,13,14,17,18,19,20,21,22,23,24,25,26,27,29,32,33,34,36,37,38,39,40,43,44,55,81,87,109],svg_main:[18,24,25,26,27],svgwrite:[24,25,26,27,55,109],sw:[37,38],sw_bottom:[37,38],sw_left:37,sw_right:37,sw_top:[37,38],switch_mat:37,switch_partition_03:39,sy:[21,23],symbol:109,system:6,t:[1,37,38,40,81],tag:38,target:38,task:[21,23,38,39,40,53],task_dir:8,task_gener:53,tbw:107,tech:[37,38],techmap:[6,45,52],tempfil:[9,10,12,13,21,23,29,38,39,40,41,42,43,44],templat:92,temporari:[9,10,12,13,21,23,29,38,39,40,41,42,43,44],than:11,thei:59,them:[37,109],thi:[0,2,4,5,6,7,8,9,10,11,13,14,17,18,19,21,22,29,30,32,33,34,36,37,38,39,40,41,42,43,44,53,55,56,57,58,59,60,61,62,63,65,66,67,68,79,80,81,82,83,84,85,86,88,89,94,96,97,98,102,105,109],thoguh:40,through:[26,53,59],tie:[28,52],tighter:82,tile01:[9,44,82],tile:[10,13,19,29,45,52,53,79,97],tile_1__1_:[44,47],tile_1__2_:[44,47],tile_1__3_:44,tile_1__4_:44,tile_1__:50,tile_2__1_:[44,47],tile_2__2_:[44,47],tile_2__3_:44,tile_2__4_:44,tile_2__:50,tile_3__1_:44,tile_3__2_:44,tile_3__3_:44,tile_3__4_:44,tile_3__:50,tile_4__1_:44,tile_4__2_:44,tile_4__3_:44,tile_4__4_:44,tile_4__:50,tile_cr:79,tile_nam:82,tileabl:21,tiles_data:[41,42],time:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,43,44,82],titl:[17,18,19,20,21,22,23,24,25,26,27],to_i:83,to_n:40,to_numpy_arrai:[6,38,39,40],to_point:27,to_pydot:[6,19,36,38,39,40],to_undirect:[39,40],to_x:83,todo:[5,16,19,30,32,97,109],togther:59,tool:[1,61],top:[0,2,4,7,9,11,20,21,22,23,26,29,32,33,36,37,38,39,40,41,42,43,44,46,47,49,50,56,64,75,79,81,82,89,94,109],top_1:81,top_cbx_height:13,top_cbx_width:13,top_chan:37,top_definit:[20,21,22,23],top_grid:[38,39],top_grid_:38,top_grid_bottom_width_0_height_0_subtile_:79,top_inst:[0,1,2,4,7,20,22,32,36,38,56,64],top_left_grid_right_width_0_height_0_subtile_:79,top_left_til:44,top_modul:[9,10,13,21,23,29,41,42,43,44,79,82,89,91,93,95,97,98,109],top_pin_i:38,top_pinmap:37,top_right_grid_left_width_0_height_0_subtile_:79,top_right_til:44,top_til:44,top_width_0_height_0_subtile_:79,topsid:75,total:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,43,44],total_weight:19,toward:[81,82],track:40,track_0:40,tranform:97,transal:[17,18],transform:[17,18,32,54,61,69,109],transit:21,translat:[17,18,19,21,24,25,26,27],tree:[6,52],tree_manag:[24,27],tree_patt:[24,27],trim_bord:[24,25,27],tupl:[40,59],turtl:24,tutori:[53,54],two:[3,28,38,40,52,59,86],txt:[10,11,13,43,44],type:[58,59,64,67,99,100],u:26,unchang:59,unconn:22,unconnect:56,under:55,undriven:[9,41,42,44,79],ungroup:[3,52],uniqu:[59,79,81,94],unit:11,unwant:38,up:[25,26],updat:[37,81,82],update_dimens:81,upper:[33,40,58],us:[0,1,6,9,10,13,14,21,28,32,35,38,39,40,43,45,53,54,55,56,59,61,79,109],user:[10,13,43,54,55,65],usign:9,usng:[17,18],util:[1,6,8,9,10,11,12,13,14,17,18,19,20,21,22,23,24,25,26,27,29,32,33,34,37,38,39,40,41,42,43,44,56,69,79,81,82,109],v:[2,4,7,9,10,12,13,20,21,22,23,25,26,29,32,33,37,38,39,40,41,42,43,44,56],v_chan:40,valid:[32,56,109],valu:[22,32,38,39,40,109],varaiabl:13,variabl:[32,40,53,79,109],variou:53,vector:[0,2,7,59],veri_proj:9,verilog:[9,12,13,15,20,21,22,23,29,32,38,39,40,41,42,43,44,52,54,56,57,60,79,100,109],vertic:[33,34,37,40,79,81,83],viewbox:[81,87,109],visit:55,visual:[10,13,32,43,44,54,69],visualiaz:109,visualis:[3,29,32,52,87,109,110],vpr:[8,53,86],vpr_arch:[8,90],vpr_arch_render_demo:[11,86],vstack:[37,38],vweight:[6,38,39,40,105],w:[9,11,13,25,38,39,40],wai:61,warn:13,we:[21,38,53,55,56],web:56,websock:55,websocket:55,weight:[6,19,36,38,39,40],what:1,when:[32,109],where:[32,37,86,109],which:[8,17,18,21,32,38,53,54,56,59,79,89,109],whichcna:79,width:[11,13,18,19,20,21,24,25,26,27,29,32,43,44,82,85,86,87,88,109],width_f:[18,24,27],window:[0,56],wire0:[7,46,49,56],wire:[0,1,2,7,9,10,13,19,20,21,22,23,29,36,38,41,42,43,44,46,47,49,50,56,58,59,61,62,63,66,80,82],wire_bu:46,wire_feedthrough:7,without:59,work:[53,79,89],would:61,wrapper:64,write:[9,10,11,12,13,21,23,29,38,39,40,41,42,43,44,105],write_blackbox:[20,21,22,23],write_dot:[19,38,39,40],write_fabric_kei:29,write_metis_graph:[6,38,39,40],write_png:[19,38],write_svg:[6,19,36,38,39,40],written:75,x:[1,9,11,12,13,18,19,20,21,22,23,24,25,26,27,29,33,37,38,41,42,43,44,79,86,88],x_margin:17,x_offset:[13,43,44],xadj:[6,102],xi:[13,43,44],xind:26,xml:[8,11,12,13,29,33,34,37,38,43,53,81,86,94],xmllint:11,y:[11,12,13,18,19,20,21,22,23,24,25,26,27,41,42,55,79,88],y_offset:[13,43,44],ydir:[21,25,26],yet:55,yi:[13,43,44],yind:26,yosi:9,you:[53,55,56,61],your:55,zip:[3,15,28,31,35,40,45],zoom:109},titles:["<span class=\"section-number\">1.1. </span>Visualise Hierarchical Netlist","<span class=\"section-number\">1.2. </span>Display Netlist Information Functions","<span class=\"section-number\">1.3. </span>Grouping ungrouping cells","<span class=\"section-number\">1. </span>Basic Restructuring Examples","<span class=\"section-number\">1.4. </span>Merging two instances in the design","<span class=\"section-number\">1.5. </span>Merging group of instances","<span class=\"section-number\">1.6. </span>Partitions Experimentation","<span class=\"section-number\">1.7. </span>Generating feedthrough from single instance","<span class=\"section-number\">2.1. </span>OpenFPGA Architecture Parsing","<span class=\"section-number\">2.2. </span>Render FPGA Basic Elements","<span class=\"section-number\">2.3. </span>Render Placement information from Verilog netlist","<span class=\"section-number\">2.4. </span>FPGA Layout grid generation","<span class=\"section-number\">2.5. </span>FPGA Instance to Layout mapping","<span class=\"section-number\">2.6. </span>Heterogeneous Design Placement","<span class=\"section-number\">2.7. </span>Grid Floorplan Generator","<span class=\"section-number\">2. </span>OpenFPGA Basic Examples","<span class=\"section-number\">2.8. </span>Renaming Homogeneous FPGA Modules","<span class=\"section-number\">4.1. </span>Connection Pattern Generation","<span class=\"section-number\">4.2. </span>Create H-Tree Connectivity pattern","<span class=\"section-number\">4.3. </span>Create Hybrid Connectivity Pattern","<span class=\"section-number\">4.4. </span>Create Clock Tree Embedding","<span class=\"section-number\">4.5. </span>Two layer H-Tree insertion in 4x4 FPGA","<span class=\"section-number\">4.6. </span>Adding Tie Cells on Floating Pins","<span class=\"section-number\">4.7. </span>Create Reset Feedthrough in fpga_top","<span class=\"section-number\">4.8. </span>Clock tree insertion Example Architecture 1","<span class=\"section-number\">4.9. </span>Clock tree insertion Example Architecture 2","<span class=\"section-number\">4.10. </span>Clock tree insertion Example Architecture 3","<span class=\"section-number\">4.11. </span>Clock tree insertion Example Architecture 3","<span class=\"section-number\">4. </span>Clock Tree Embedding","<span class=\"section-number\">6.1. </span>Adding configuration chain to the fabric","<span class=\"section-number\">6.2. </span>Extract configuration chain order","<span class=\"section-number\">6. </span>Configuration Chain","<span class=\"section-number\">3.1. </span>Demonstrate how to render basic floorplan","<span class=\"section-number\">3.2. </span>Rendering Switch and Connection Boxes","<span class=\"section-number\">3.3. </span>Rendering Switch and Connection Boxes","<span class=\"section-number\">3. </span>Module Rendering Examples","<span class=\"section-number\">5.1. </span>Netlist to graph (networkx)","<span class=\"section-number\">5.2. </span>Logical/Pre-techmapped Partition Conn Box 01","<span class=\"section-number\">5.3. </span>Physical/Techmapped Partition Conn Box 02","<span class=\"section-number\">5.4. </span>Partition Conn Box 02 - Simplified","<span class=\"section-number\">5.5. </span>Split CBs and SBs across fabric","<span class=\"section-number\">5.6. </span>Generic Tiling Part02 - Creating tile","<span class=\"section-number\">5.7. </span>Generic Tiling Part02 - Creating tile","<span class=\"section-number\">5.8. </span>Floorplanning Classic Tiles","<span class=\"section-number\">5.9. </span>Generating and Floorplanning Area-optimized FPGA Tiles","<span class=\"section-number\">5. </span>Partition Examples","basic_hierarchy","grid_example","Sample Verilog Netlists","nested_hierarchy","square_grid","Developers Guidelines","Examples","Physical Design for 4x4 FPGA","SpyDrNet-Physical Documentation","Install","Tutorial","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Instance","Library","OuterPin","Pin","Port","Wire","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Routing Render","Tile-01","util.ConnectPoint","util.ConnectPointList","util.ConnectionPattern","util.FPGAGridGen","util.FloorPlanViz","util.GridFloorplanGen","util.OpenFPGA","util.OpenFPGA_Arch","util.OpenFPGA_Config_Generator","util.OpenFPGA_Placement_Generator","util.OpenFPGA_Tile_Generator","util.RoutingRender","util.Tile01","util.cb_renderer","util.config_chain_01","util.config_chain_simple","util.get_attr","util.get_names","util.initial_placement","util.prepare_graph_from_nx","util.run_metis","util.sb_renderer","util.write_metis_graph","Utility Functions","Following features are supported by the SpyDrNet-Physical Extension","Architecture Visualisation","FloorPlan Visualizer","Visualization and Floorplanning","Sample verilog netlist","Unit Tests"],titleterms:{"01":[37,82],"02":[38,39],"1":24,"2":25,"3":[26,27],"4x4":[21,53],"class":[51,106],"float":22,"function":[1,106],"switch":[33,34],In:56,across:40,ad:[22,29],api:[61,69,80],ar:107,architectur:[8,24,25,26,27,53,108],area:44,base:[79,80],basic:[3,9,15,32,61,111],basic_hierarchi:46,bottom:[70,71,72],box:[33,34,37,38,39],bundl:57,cabl:58,cb:40,cb_render:[81,96],cell:[2,22],chain:[29,30,31],channel:[81,94],classic:43,clock:[20,24,25,26,27,28,53],config_chain_01:97,config_chain_simpl:98,configur:[29,30,31,80],conn:[37,38,39],connect:[17,18,19,33,34,106],connectionpattern:85,connectpoint:83,connectpointlist:84,content:54,creat:[18,19,20,23,41,42],debug:56,definit:59,demonstr:32,depend:55,descript:75,dese:53,design:[4,13,53,111],detail:[53,82],develop:[51,55],displai:1,document:54,each:82,element:[9,60],embed:[20,28],exampl:[3,15,24,25,26,27,35,45,52,56],experiment:6,extens:107,extract:30,fabric:[29,40],featur:107,feedthrough:[7,23],file:44,floorplan:[14,32,43,44,53,109,110],floorplanviz:87,flow:53,follow:107,fpga:[9,11,12,16,21,44,53,106,111],fpga_top:23,fpgagridgen:86,from:[7,10,53],gener:[7,11,14,17,41,42,44,53,106],get_attr:99,get_nam:100,global:53,graph:[36,106],grid:[11,14],grid_exampl:47,gridfloorplangen:88,group:[2,5],guidelin:51,h:[18,21],helper:106,heterogen:[13,111],hierarch:0,hierarchi:51,homogen:[16,111],how:32,hybrid:19,indic:54,inform:[1,10],initial_plac:101,innerpin:62,insert:[21,24,25,26,27],instal:55,instanc:[4,5,7,12,63],instanti:111,interfac:56,io:75,layer:21,layout:[11,12],left:[70,73,76],librari:64,logic:37,map:12,merg:[4,5],method:[82,106],modul:[16,35],multi:111,nested_hierarchi:49,netlist:[0,1,10,36,48,53,111],networkx:36,object:61,openfpga:[8,15,53,79,80,89,106],openfpga_arch:90,openfpga_config_gener:91,openfpga_placement_gener:92,openfpga_tile_gener:93,optim:44,order:30,outerpin:65,outlin:[110,111],output:[8,13,32,44,56],overview:[79,106,109],pars:8,part02:[41,42],partit:[6,37,38,39,45,106],pattern:[17,18,19,106],physic:[38,53,54,61,107],pin:[22,66],placement:[10,13],plan:53,port:67,pre:37,prepare_graph_from_nx:102,refer:69,relat:106,renam:16,render:[9,10,32,33,34,35,53,81,106],reset:23,restructur:[3,53],right:[71,74,77],rout:81,routingrend:[81,94],run_meti:103,sampl:[48,111],sb:40,sb_render:[81,104],script:56,sdc:80,shape:[44,53],shell:56,signal:53,simplifi:39,singl:7,split:40,spydrnet:[54,61,107],square_grid:50,structur:51,summari:61,support:107,tabl:54,techmap:[37,38],templat:106,test:112,tie:22,tile01:95,tile:[41,42,43,44,70,71,72,73,74,75,76,77,78,80,82,106],top:[76,77,78],transform:80,tree:[18,20,21,24,25,26,27,28],tutori:56,two:[4,21],type:61,ungroup:2,unit:112,util:[83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106],valid:55,variabl:[81,94],verif:80,verilog:[10,48,111],version:55,view:53,visual:[56,106,109,110],visualis:[0,108],wire:68,write_metis_graph:105}})