#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul 30 21:10:22 2020
# Process ID: 10888
# Current directory: E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/lms/xsim_script.tcl}
# Log file: E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/xsim.log
# Journal file: E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/lms/xsim_script.tcl
# xsim {lms} -autoloadwcfg -tclbatch {lms.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source lms.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set y_group [add_wave_group y(wire) -into $coutputgroup]
## add_wave /apatb_lms_top/AESL_inst_lms/y_V_ap_vld -into $y_group -color #ffff00 -radix hex
## add_wave /apatb_lms_top/AESL_inst_lms/y_V -into $y_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set dn_group [add_wave_group dn(wire) -into $cinputgroup]
## add_wave /apatb_lms_top/AESL_inst_lms/dn_V -into $dn_group -radix hex
## set xn_group [add_wave_group xn(wire) -into $cinputgroup]
## add_wave /apatb_lms_top/AESL_inst_lms/xn_V -into $xn_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lms_top/AESL_inst_lms/ap_start -into $blocksiggroup
## add_wave /apatb_lms_top/AESL_inst_lms/ap_done -into $blocksiggroup
## add_wave /apatb_lms_top/AESL_inst_lms/ap_idle -into $blocksiggroup
## add_wave /apatb_lms_top/AESL_inst_lms/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lms_top/AESL_inst_lms/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lms_top/AESL_inst_lms/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lms_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lms_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lms_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lms_top/LENGTH_y_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_lms_top/LENGTH_xn_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_lms_top/LENGTH_dn_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_y_group [add_wave_group y(wire) -into $tbcoutputgroup]
## add_wave /apatb_lms_top/y_V_ap_vld -into $tb_y_group -color #ffff00 -radix hex
## add_wave /apatb_lms_top/y_V -into $tb_y_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_dn_group [add_wave_group dn(wire) -into $tbcinputgroup]
## add_wave /apatb_lms_top/dn_V -into $tb_dn_group -radix hex
## set tb_xn_group [add_wave_group xn(wire) -into $tbcinputgroup]
## add_wave /apatb_lms_top/xn_V -into $tb_xn_group -radix hex
## save_wave_config lms.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 16 [0.00%] @ "125000"
// RTL Simulation : 1 / 16 [0.00%] @ "155000"
// RTL Simulation : 2 / 16 [0.00%] @ "165000"
// RTL Simulation : 3 / 16 [0.00%] @ "175000"
// RTL Simulation : 4 / 16 [0.00%] @ "185000"
// RTL Simulation : 5 / 16 [0.00%] @ "195000"
// RTL Simulation : 6 / 16 [0.00%] @ "205000"
// RTL Simulation : 7 / 16 [0.00%] @ "215000"
// RTL Simulation : 8 / 16 [0.00%] @ "225000"
// RTL Simulation : 9 / 16 [0.00%] @ "235000"
// RTL Simulation : 10 / 16 [0.00%] @ "245000"
// RTL Simulation : 11 / 16 [0.00%] @ "255000"
// RTL Simulation : 12 / 16 [0.00%] @ "265000"
// RTL Simulation : 13 / 16 [0.00%] @ "275000"
// RTL Simulation : 14 / 16 [0.00%] @ "285000"
// RTL Simulation : 15 / 16 [0.00%] @ "295000"
// RTL Simulation : 16 / 16 [100.00%] @ "305000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 345 ns : File "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/lms.autotb.v" Line 344
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jul 30 21:10:27 2020...
