(footprint "C182B" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (descr "<B>DIODE</B><p>\n2-lead plasic, vertical")
  (fp_text reference ">NAME" (at 3.175 -0.635) (layer "F.SilkS")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp 0647d87f-8269-4f14-8131-923f771c1550)
  )
  (fp_text value ">VALUE" (at 3.175 1.27) (layer "F.Fab")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp 207cefc5-04a3-4e91-ad9a-43b9ed101b2a)
  )
  (fp_line (start -2.286 1.27) (end 2.286 1.27) (layer "F.SilkS") (width 0.1524) (tstamp e6ff8359-53c6-4aae-9a65-f67ed3f55eb6))
  (fp_arc (start -2.286 1.27) (mid -0.014634 -2.671337) (end 2.295501 1.247402) (layer "F.SilkS") (width 0.1524) (tstamp a340ad50-1189-4633-95ab-e4e2594cf232))
  (pad "A" thru_hole roundrect (at 1.27 0) (size 1.3208 1.3208) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp 5a9d984b-904a-4316-9cd0-2dc4a2ff000c))
  (pad "C" thru_hole roundrect (at -1.27 0) (size 1.3208 1.3208) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp 981ced67-c0a1-42ae-8125-dc840472ae07))
)
