32 bit Single Cycle Datapath Design in Structural Verilog Quartus Project
