
MDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc94  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001128  0800be28  0800be28  0001be28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cf50  0800cf50  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800cf50  0800cf50  0001cf50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cf58  0800cf58  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cf58  0800cf58  0001cf58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cf5c  0800cf5c  0001cf5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800cf60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201ec  2**0
                  CONTENTS
 10 .bss          00004f9c  200001ec  200001ec  000201ec  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005188  20005188  000201ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019a49  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003813  00000000  00000000  00039c65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001690  00000000  00000000  0003d478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001538  00000000  00000000  0003eb08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004fb5  00000000  00000000  00040040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a468  00000000  00000000  00044ff5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d772d  00000000  00000000  0005f45d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00136b8a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000073b0  00000000  00000000  00136bdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001ec 	.word	0x200001ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800be0c 	.word	0x0800be0c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f0 	.word	0x200001f0
 80001cc:	0800be0c 	.word	0x0800be0c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b974 	b.w	8000ec8 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	468e      	mov	lr, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d14d      	bne.n	8000ca2 <__udivmoddi4+0xaa>
 8000c06:	428a      	cmp	r2, r1
 8000c08:	4694      	mov	ip, r2
 8000c0a:	d969      	bls.n	8000ce0 <__udivmoddi4+0xe8>
 8000c0c:	fab2 f282 	clz	r2, r2
 8000c10:	b152      	cbz	r2, 8000c28 <__udivmoddi4+0x30>
 8000c12:	fa01 f302 	lsl.w	r3, r1, r2
 8000c16:	f1c2 0120 	rsb	r1, r2, #32
 8000c1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c22:	ea41 0e03 	orr.w	lr, r1, r3
 8000c26:	4094      	lsls	r4, r2
 8000c28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c2c:	0c21      	lsrs	r1, r4, #16
 8000c2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c32:	fa1f f78c 	uxth.w	r7, ip
 8000c36:	fb08 e316 	mls	r3, r8, r6, lr
 8000c3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c3e:	fb06 f107 	mul.w	r1, r6, r7
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d90a      	bls.n	8000c5c <__udivmoddi4+0x64>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c4e:	f080 811f 	bcs.w	8000e90 <__udivmoddi4+0x298>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 811c 	bls.w	8000e90 <__udivmoddi4+0x298>
 8000c58:	3e02      	subs	r6, #2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	1a5b      	subs	r3, r3, r1
 8000c5e:	b2a4      	uxth	r4, r4
 8000c60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c64:	fb08 3310 	mls	r3, r8, r0, r3
 8000c68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6c:	fb00 f707 	mul.w	r7, r0, r7
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x92>
 8000c74:	eb1c 0404 	adds.w	r4, ip, r4
 8000c78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7c:	f080 810a 	bcs.w	8000e94 <__udivmoddi4+0x29c>
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	f240 8107 	bls.w	8000e94 <__udivmoddi4+0x29c>
 8000c86:	4464      	add	r4, ip
 8000c88:	3802      	subs	r0, #2
 8000c8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c8e:	1be4      	subs	r4, r4, r7
 8000c90:	2600      	movs	r6, #0
 8000c92:	b11d      	cbz	r5, 8000c9c <__udivmoddi4+0xa4>
 8000c94:	40d4      	lsrs	r4, r2
 8000c96:	2300      	movs	r3, #0
 8000c98:	e9c5 4300 	strd	r4, r3, [r5]
 8000c9c:	4631      	mov	r1, r6
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0xc2>
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	f000 80ef 	beq.w	8000e8a <__udivmoddi4+0x292>
 8000cac:	2600      	movs	r6, #0
 8000cae:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb2:	4630      	mov	r0, r6
 8000cb4:	4631      	mov	r1, r6
 8000cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cba:	fab3 f683 	clz	r6, r3
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	d14a      	bne.n	8000d58 <__udivmoddi4+0x160>
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d302      	bcc.n	8000ccc <__udivmoddi4+0xd4>
 8000cc6:	4282      	cmp	r2, r0
 8000cc8:	f200 80f9 	bhi.w	8000ebe <__udivmoddi4+0x2c6>
 8000ccc:	1a84      	subs	r4, r0, r2
 8000cce:	eb61 0303 	sbc.w	r3, r1, r3
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	469e      	mov	lr, r3
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	d0e0      	beq.n	8000c9c <__udivmoddi4+0xa4>
 8000cda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cde:	e7dd      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000ce0:	b902      	cbnz	r2, 8000ce4 <__udivmoddi4+0xec>
 8000ce2:	deff      	udf	#255	; 0xff
 8000ce4:	fab2 f282 	clz	r2, r2
 8000ce8:	2a00      	cmp	r2, #0
 8000cea:	f040 8092 	bne.w	8000e12 <__udivmoddi4+0x21a>
 8000cee:	eba1 010c 	sub.w	r1, r1, ip
 8000cf2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cf6:	fa1f fe8c 	uxth.w	lr, ip
 8000cfa:	2601      	movs	r6, #1
 8000cfc:	0c20      	lsrs	r0, r4, #16
 8000cfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d02:	fb07 1113 	mls	r1, r7, r3, r1
 8000d06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d0a:	fb0e f003 	mul.w	r0, lr, r3
 8000d0e:	4288      	cmp	r0, r1
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x12c>
 8000d12:	eb1c 0101 	adds.w	r1, ip, r1
 8000d16:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x12a>
 8000d1c:	4288      	cmp	r0, r1
 8000d1e:	f200 80cb 	bhi.w	8000eb8 <__udivmoddi4+0x2c0>
 8000d22:	4643      	mov	r3, r8
 8000d24:	1a09      	subs	r1, r1, r0
 8000d26:	b2a4      	uxth	r4, r4
 8000d28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d34:	fb0e fe00 	mul.w	lr, lr, r0
 8000d38:	45a6      	cmp	lr, r4
 8000d3a:	d908      	bls.n	8000d4e <__udivmoddi4+0x156>
 8000d3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d44:	d202      	bcs.n	8000d4c <__udivmoddi4+0x154>
 8000d46:	45a6      	cmp	lr, r4
 8000d48:	f200 80bb 	bhi.w	8000ec2 <__udivmoddi4+0x2ca>
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	eba4 040e 	sub.w	r4, r4, lr
 8000d52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d56:	e79c      	b.n	8000c92 <__udivmoddi4+0x9a>
 8000d58:	f1c6 0720 	rsb	r7, r6, #32
 8000d5c:	40b3      	lsls	r3, r6
 8000d5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d66:	fa20 f407 	lsr.w	r4, r0, r7
 8000d6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d6e:	431c      	orrs	r4, r3
 8000d70:	40f9      	lsrs	r1, r7
 8000d72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d76:	fa00 f306 	lsl.w	r3, r0, r6
 8000d7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d7e:	0c20      	lsrs	r0, r4, #16
 8000d80:	fa1f fe8c 	uxth.w	lr, ip
 8000d84:	fb09 1118 	mls	r1, r9, r8, r1
 8000d88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d90:	4288      	cmp	r0, r1
 8000d92:	fa02 f206 	lsl.w	r2, r2, r6
 8000d96:	d90b      	bls.n	8000db0 <__udivmoddi4+0x1b8>
 8000d98:	eb1c 0101 	adds.w	r1, ip, r1
 8000d9c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000da0:	f080 8088 	bcs.w	8000eb4 <__udivmoddi4+0x2bc>
 8000da4:	4288      	cmp	r0, r1
 8000da6:	f240 8085 	bls.w	8000eb4 <__udivmoddi4+0x2bc>
 8000daa:	f1a8 0802 	sub.w	r8, r8, #2
 8000dae:	4461      	add	r1, ip
 8000db0:	1a09      	subs	r1, r1, r0
 8000db2:	b2a4      	uxth	r4, r4
 8000db4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000db8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dbc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dc0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dc4:	458e      	cmp	lr, r1
 8000dc6:	d908      	bls.n	8000dda <__udivmoddi4+0x1e2>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dd0:	d26c      	bcs.n	8000eac <__udivmoddi4+0x2b4>
 8000dd2:	458e      	cmp	lr, r1
 8000dd4:	d96a      	bls.n	8000eac <__udivmoddi4+0x2b4>
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	4461      	add	r1, ip
 8000dda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dde:	fba0 9402 	umull	r9, r4, r0, r2
 8000de2:	eba1 010e 	sub.w	r1, r1, lr
 8000de6:	42a1      	cmp	r1, r4
 8000de8:	46c8      	mov	r8, r9
 8000dea:	46a6      	mov	lr, r4
 8000dec:	d356      	bcc.n	8000e9c <__udivmoddi4+0x2a4>
 8000dee:	d053      	beq.n	8000e98 <__udivmoddi4+0x2a0>
 8000df0:	b15d      	cbz	r5, 8000e0a <__udivmoddi4+0x212>
 8000df2:	ebb3 0208 	subs.w	r2, r3, r8
 8000df6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dfa:	fa01 f707 	lsl.w	r7, r1, r7
 8000dfe:	fa22 f306 	lsr.w	r3, r2, r6
 8000e02:	40f1      	lsrs	r1, r6
 8000e04:	431f      	orrs	r7, r3
 8000e06:	e9c5 7100 	strd	r7, r1, [r5]
 8000e0a:	2600      	movs	r6, #0
 8000e0c:	4631      	mov	r1, r6
 8000e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e12:	f1c2 0320 	rsb	r3, r2, #32
 8000e16:	40d8      	lsrs	r0, r3
 8000e18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e20:	4091      	lsls	r1, r2
 8000e22:	4301      	orrs	r1, r0
 8000e24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e28:	fa1f fe8c 	uxth.w	lr, ip
 8000e2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e30:	fb07 3610 	mls	r6, r7, r0, r3
 8000e34:	0c0b      	lsrs	r3, r1, #16
 8000e36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e3e:	429e      	cmp	r6, r3
 8000e40:	fa04 f402 	lsl.w	r4, r4, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x260>
 8000e46:	eb1c 0303 	adds.w	r3, ip, r3
 8000e4a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4e:	d22f      	bcs.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e50:	429e      	cmp	r6, r3
 8000e52:	d92d      	bls.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e54:	3802      	subs	r0, #2
 8000e56:	4463      	add	r3, ip
 8000e58:	1b9b      	subs	r3, r3, r6
 8000e5a:	b289      	uxth	r1, r1
 8000e5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e60:	fb07 3316 	mls	r3, r7, r6, r3
 8000e64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e68:	fb06 f30e 	mul.w	r3, r6, lr
 8000e6c:	428b      	cmp	r3, r1
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x28a>
 8000e70:	eb1c 0101 	adds.w	r1, ip, r1
 8000e74:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e78:	d216      	bcs.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d914      	bls.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7e:	3e02      	subs	r6, #2
 8000e80:	4461      	add	r1, ip
 8000e82:	1ac9      	subs	r1, r1, r3
 8000e84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e88:	e738      	b.n	8000cfc <__udivmoddi4+0x104>
 8000e8a:	462e      	mov	r6, r5
 8000e8c:	4628      	mov	r0, r5
 8000e8e:	e705      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000e90:	4606      	mov	r6, r0
 8000e92:	e6e3      	b.n	8000c5c <__udivmoddi4+0x64>
 8000e94:	4618      	mov	r0, r3
 8000e96:	e6f8      	b.n	8000c8a <__udivmoddi4+0x92>
 8000e98:	454b      	cmp	r3, r9
 8000e9a:	d2a9      	bcs.n	8000df0 <__udivmoddi4+0x1f8>
 8000e9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ea4:	3801      	subs	r0, #1
 8000ea6:	e7a3      	b.n	8000df0 <__udivmoddi4+0x1f8>
 8000ea8:	4646      	mov	r6, r8
 8000eaa:	e7ea      	b.n	8000e82 <__udivmoddi4+0x28a>
 8000eac:	4620      	mov	r0, r4
 8000eae:	e794      	b.n	8000dda <__udivmoddi4+0x1e2>
 8000eb0:	4640      	mov	r0, r8
 8000eb2:	e7d1      	b.n	8000e58 <__udivmoddi4+0x260>
 8000eb4:	46d0      	mov	r8, sl
 8000eb6:	e77b      	b.n	8000db0 <__udivmoddi4+0x1b8>
 8000eb8:	3b02      	subs	r3, #2
 8000eba:	4461      	add	r1, ip
 8000ebc:	e732      	b.n	8000d24 <__udivmoddi4+0x12c>
 8000ebe:	4630      	mov	r0, r6
 8000ec0:	e709      	b.n	8000cd6 <__udivmoddi4+0xde>
 8000ec2:	4464      	add	r4, ip
 8000ec4:	3802      	subs	r0, #2
 8000ec6:	e742      	b.n	8000d4e <__udivmoddi4+0x156>

08000ec8 <__aeabi_idiv0>:
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop

08000ecc <display>:
/* USER CODE BEGIN 0 */

QueueHandle_t commandQueue;


void display(uint8_t* str, int buf_no){
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	6039      	str	r1, [r7, #0]
	// display_thread just looks at display_buf.
	// buf_no is to put it in line1 or line2
	if (buf_no == 1){
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d105      	bne.n	8000ee8 <display+0x1c>
		strncpy(display_buf, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000edc:	2214      	movs	r2, #20
 8000ede:	6879      	ldr	r1, [r7, #4]
 8000ee0:	4808      	ldr	r0, [pc, #32]	; (8000f04 <display+0x38>)
 8000ee2:	f008 f88e 	bl	8009002 <strncpy>
		// display_buf[strlen(str)] = '\0';
	}
	else if (buf_no == 2){
		strncpy(display_buf2, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
	}
	return;
 8000ee6:	e008      	b.n	8000efa <display+0x2e>
	else if (buf_no == 2){
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	2b02      	cmp	r3, #2
 8000eec:	d105      	bne.n	8000efa <display+0x2e>
		strncpy(display_buf2, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000eee:	2214      	movs	r2, #20
 8000ef0:	6879      	ldr	r1, [r7, #4]
 8000ef2:	4805      	ldr	r0, [pc, #20]	; (8000f08 <display+0x3c>)
 8000ef4:	f008 f885 	bl	8009002 <strncpy>
	return;
 8000ef8:	bf00      	nop
 8000efa:	bf00      	nop
}
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	200003ec 	.word	0x200003ec
 8000f08:	20000400 	.word	0x20000400

08000f0c <send>:

void send(uint8_t* str){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
	// TODO: UNTESTED
	HAL_UART_Transmit(&huart3, (uint8_t *) str, sizeof(str), 0xFFFF);
 8000f14:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f18:	2204      	movs	r2, #4
 8000f1a:	6879      	ldr	r1, [r7, #4]
 8000f1c:	4803      	ldr	r0, [pc, #12]	; (8000f2c <send+0x20>)
 8000f1e:	f003 fd4c 	bl	80049ba <HAL_UART_Transmit>
}
 8000f22:	bf00      	nop
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	20000370 	.word	0x20000370

08000f30 <display_thread>:

void display_thread(void* args){
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b08c      	sub	sp, #48	; 0x30
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
	uint8_t buf[20];
	uint8_t buf2[20];

	//int i =0;
	for (;;){
		strncpy(buf, (const char*)display_buf, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000f38:	f107 031c 	add.w	r3, r7, #28
 8000f3c:	2214      	movs	r2, #20
 8000f3e:	4910      	ldr	r1, [pc, #64]	; (8000f80 <display_thread+0x50>)
 8000f40:	4618      	mov	r0, r3
 8000f42:	f008 f85e 	bl	8009002 <strncpy>
		//sprintf(buf, "testing %s\0", display_buf);
		OLED_Clear();
 8000f46:	f001 fb0f 	bl	8002568 <OLED_Clear>
		OLED_ShowString(10, 10, buf);
 8000f4a:	f107 031c 	add.w	r3, r7, #28
 8000f4e:	461a      	mov	r2, r3
 8000f50:	210a      	movs	r1, #10
 8000f52:	200a      	movs	r0, #10
 8000f54:	f001 fbfa 	bl	800274c <OLED_ShowString>

		strncpy(buf2, (const char*)display_buf2, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000f58:	f107 0308 	add.w	r3, r7, #8
 8000f5c:	2214      	movs	r2, #20
 8000f5e:	4909      	ldr	r1, [pc, #36]	; (8000f84 <display_thread+0x54>)
 8000f60:	4618      	mov	r0, r3
 8000f62:	f008 f84e 	bl	8009002 <strncpy>
		OLED_ShowString(10, 20, buf2);
 8000f66:	f107 0308 	add.w	r3, r7, #8
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	2114      	movs	r1, #20
 8000f6e:	200a      	movs	r0, #10
 8000f70:	f001 fbec 	bl	800274c <OLED_ShowString>

		OLED_Refresh_Gram();
 8000f74:	f001 fa72 	bl	800245c <OLED_Refresh_Gram>
		osDelay(100);
 8000f78:	2064      	movs	r0, #100	; 0x64
 8000f7a:	f004 fe59 	bl	8005c30 <osDelay>
		strncpy(buf, (const char*)display_buf, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000f7e:	e7db      	b.n	8000f38 <display_thread+0x8>
 8000f80:	200003ec 	.word	0x200003ec
 8000f84:	20000400 	.word	0x20000400

08000f88 <stop>:
	}
}

void stop(){
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0);
 8000f8c:	4b0a      	ldr	r3, [pc, #40]	; (8000fb8 <stop+0x30>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2200      	movs	r2, #0
 8000f92:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_1, 0);
 8000f94:	4b09      	ldr	r3, [pc, #36]	; (8000fbc <stop+0x34>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2200      	movs	r2, #0
 8000f9a:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_2, 0);
 8000f9c:	4b07      	ldr	r3, [pc, #28]	; (8000fbc <stop+0x34>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3, 0);
 8000fa4:	4b04      	ldr	r3, [pc, #16]	; (8000fb8 <stop+0x30>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	2200      	movs	r2, #0
 8000faa:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_RESET);

	HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin,GPIO_PIN_RESET);
	HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin,GPIO_PIN_RESET);
	*/
}
 8000fac:	bf00      	nop
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	20000298 	.word	0x20000298
 8000fbc:	200002e0 	.word	0x200002e0

08000fc0 <move>:


void move(int direction){
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
	//int pwmVal = 7199;
	int pwmVal = 3000;
 8000fc8:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8000fcc:	60fb      	str	r3, [r7, #12]
	if (direction == 1){
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	2b01      	cmp	r3, #1
 8000fd2:	d110      	bne.n	8000ff6 <move+0x36>
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0); // set IN1 to maximum PWM (7199) for '1'
 8000fd4:	4b14      	ldr	r3, [pc, #80]	; (8001028 <move+0x68>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2200      	movs	r2, #0
 8000fda:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3, pwmVal); // PWM to Motor A (IN2)
 8000fdc:	4b12      	ldr	r3, [pc, #72]	; (8001028 <move+0x68>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	68fa      	ldr	r2, [r7, #12]
 8000fe2:	63da      	str	r2, [r3, #60]	; 0x3c

		__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_2, 0);
 8000fe4:	4b11      	ldr	r3, [pc, #68]	; (800102c <move+0x6c>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	2200      	movs	r2, #0
 8000fea:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, pwmVal); // PWM to Motor B (IN2)
 8000fec:	4b0f      	ldr	r3, [pc, #60]	; (800102c <move+0x6c>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	68fa      	ldr	r2, [r7, #12]
 8000ff2:	635a      	str	r2, [r3, #52]	; 0x34

		HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin,GPIO_PIN_RESET);
		HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin,GPIO_PIN_SET);
	}
	*/
}
 8000ff4:	e012      	b.n	800101c <move+0x5c>
	else if (direction == 2){
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d10f      	bne.n	800101c <move+0x5c>
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3, 0);
 8000ffc:	4b0a      	ldr	r3, [pc, #40]	; (8001028 <move+0x68>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	2200      	movs	r2, #0
 8001002:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4, pwmVal); // PWM to Motor A (IN1)
 8001004:	4b08      	ldr	r3, [pc, #32]	; (8001028 <move+0x68>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	68fa      	ldr	r2, [r7, #12]
 800100a:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_2, pwmVal);
 800100c:	4b07      	ldr	r3, [pc, #28]	; (800102c <move+0x6c>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	68fa      	ldr	r2, [r7, #12]
 8001012:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, 0); // PWM to Motor B (IN2)
 8001014:	4b05      	ldr	r3, [pc, #20]	; (800102c <move+0x6c>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2200      	movs	r2, #0
 800101a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800101c:	bf00      	nop
 800101e:	3714      	adds	r7, #20
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr
 8001028:	20000298 	.word	0x20000298
 800102c:	200002e0 	.word	0x200002e0

08001030 <testMoveThread>:

void testMoveThread(void* arg){
 8001030:	b580      	push	{r7, lr}
 8001032:	b088      	sub	sp, #32
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
	char command[20];
	for (;;){
		//sprintf(command, "IN MOVE %d ! %d", move_flag, delay_flag); //TESTING
		//display(command);
		//osDelay(1000);
		if (move_flag == 1){
 8001038:	4b13      	ldr	r3, [pc, #76]	; (8001088 <testMoveThread+0x58>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2b01      	cmp	r3, #1
 800103e:	d10a      	bne.n	8001056 <testMoveThread+0x26>
			move(1);
 8001040:	2001      	movs	r0, #1
 8001042:	f7ff ffbd 	bl	8000fc0 <move>
			osDelay(delay_flag); //TODO change to distance instead of time
 8001046:	4b11      	ldr	r3, [pc, #68]	; (800108c <testMoveThread+0x5c>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4618      	mov	r0, r3
 800104c:	f004 fdf0 	bl	8005c30 <osDelay>
			move_flag = 0;
 8001050:	4b0d      	ldr	r3, [pc, #52]	; (8001088 <testMoveThread+0x58>)
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
		}
		if (move_flag == 2){
 8001056:	4b0c      	ldr	r3, [pc, #48]	; (8001088 <testMoveThread+0x58>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2b02      	cmp	r3, #2
 800105c:	d10a      	bne.n	8001074 <testMoveThread+0x44>
			move(2);
 800105e:	2002      	movs	r0, #2
 8001060:	f7ff ffae 	bl	8000fc0 <move>
			osDelay(delay_flag);
 8001064:	4b09      	ldr	r3, [pc, #36]	; (800108c <testMoveThread+0x5c>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4618      	mov	r0, r3
 800106a:	f004 fde1 	bl	8005c30 <osDelay>
			move_flag = 0;
 800106e:	4b06      	ldr	r3, [pc, #24]	; (8001088 <testMoveThread+0x58>)
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
		}
		if (move_flag == 0){
 8001074:	4b04      	ldr	r3, [pc, #16]	; (8001088 <testMoveThread+0x58>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d101      	bne.n	8001080 <testMoveThread+0x50>
			stop();
 800107c:	f7ff ff84 	bl	8000f88 <stop>
		}
		osDelay(1);
 8001080:	2001      	movs	r0, #1
 8001082:	f004 fdd5 	bl	8005c30 <osDelay>
		if (move_flag == 1){
 8001086:	e7d7      	b.n	8001038 <testMoveThread+0x8>
 8001088:	20000418 	.word	0x20000418
 800108c:	20000004 	.word	0x20000004

08001090 <testTurnThread>:
	}
}

void testTurnThread(void* arg){
 8001090:	b580      	push	{r7, lr}
 8001092:	b088      	sub	sp, #32
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	char command[20];
	for (;;){
		if (turn_flag != -1){
 8001098:	4b0e      	ldr	r3, [pc, #56]	; (80010d4 <testTurnThread+0x44>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010a0:	d0fa      	beq.n	8001098 <testTurnThread+0x8>

			sprintf(command, "IN TURN %d !", turn_flag); //TESTING
 80010a2:	4b0c      	ldr	r3, [pc, #48]	; (80010d4 <testTurnThread+0x44>)
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	f107 030c 	add.w	r3, r7, #12
 80010aa:	490b      	ldr	r1, [pc, #44]	; (80010d8 <testTurnThread+0x48>)
 80010ac:	4618      	mov	r0, r3
 80010ae:	f007 ff17 	bl	8008ee0 <siprintf>
			display(command, 1);
 80010b2:	f107 030c 	add.w	r3, r7, #12
 80010b6:	2101      	movs	r1, #1
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff ff07 	bl	8000ecc <display>

			turn(turn_flag);
 80010be:	4b05      	ldr	r3, [pc, #20]	; (80010d4 <testTurnThread+0x44>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4618      	mov	r0, r3
 80010c4:	f000 f80a 	bl	80010dc <turn>
			turn_flag = -1;
 80010c8:	4b02      	ldr	r3, [pc, #8]	; (80010d4 <testTurnThread+0x44>)
 80010ca:	f04f 32ff 	mov.w	r2, #4294967295
 80010ce:	601a      	str	r2, [r3, #0]
		if (turn_flag != -1){
 80010d0:	e7e2      	b.n	8001098 <testTurnThread+0x8>
 80010d2:	bf00      	nop
 80010d4:	20000008 	.word	0x20000008
 80010d8:	0800becc 	.word	0x0800becc

080010dc <turn>:
		}
	}
}

void turn(int value){
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
	if (value < SERVO_LEFT_MAX || value > SERVO_RIGHT_MAX){
 80010e4:	225f      	movs	r2, #95	; 0x5f
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4293      	cmp	r3, r2
 80010ea:	db03      	blt.n	80010f4 <turn+0x18>
 80010ec:	22f9      	movs	r2, #249	; 0xf9
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4293      	cmp	r3, r2
 80010f2:	dd04      	ble.n	80010fe <turn+0x22>
		display("value too extreme", 1);
 80010f4:	2101      	movs	r1, #1
 80010f6:	4805      	ldr	r0, [pc, #20]	; (800110c <turn+0x30>)
 80010f8:	f7ff fee8 	bl	8000ecc <display>
		return;
 80010fc:	e003      	b.n	8001106 <turn+0x2a>
	}

	htim12.Instance->CCR1 = value; // straight
 80010fe:	4b04      	ldr	r3, [pc, #16]	; (8001110 <turn+0x34>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	687a      	ldr	r2, [r7, #4]
 8001104:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	0800bedc 	.word	0x0800bedc
 8001110:	20000328 	.word	0x20000328

08001114 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]

	// prevent unused argument(s) compilation warning

	UNUSED(huart);

	if (command_len == MAX_BUF_SIZE - 1){ // for null terminator
 800111c:	4b24      	ldr	r3, [pc, #144]	; (80011b0 <HAL_UART_RxCpltCallback+0x9c>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	2b13      	cmp	r3, #19
 8001122:	d109      	bne.n	8001138 <HAL_UART_RxCpltCallback+0x24>
		// TODO: transmit to the pi that command exceeds buffer.
		// Refresh the command buffer
		command_buf[0] = '\0';
 8001124:	4b23      	ldr	r3, [pc, #140]	; (80011b4 <HAL_UART_RxCpltCallback+0xa0>)
 8001126:	2200      	movs	r2, #0
 8001128:	701a      	strb	r2, [r3, #0]
		command_len = 0;
 800112a:	4b21      	ldr	r3, [pc, #132]	; (80011b0 <HAL_UART_RxCpltCallback+0x9c>)
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
		display("out of spaaace", 1);
 8001130:	2101      	movs	r1, #1
 8001132:	4821      	ldr	r0, [pc, #132]	; (80011b8 <HAL_UART_RxCpltCallback+0xa4>)
 8001134:	f7ff feca 	bl	8000ecc <display>
	}

	if (uart_input == ':') {
 8001138:	4b20      	ldr	r3, [pc, #128]	; (80011bc <HAL_UART_RxCpltCallback+0xa8>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	b2db      	uxtb	r3, r3
 800113e:	2b3a      	cmp	r3, #58	; 0x3a
 8001140:	d106      	bne.n	8001150 <HAL_UART_RxCpltCallback+0x3c>
		command_len = 0;
 8001142:	4b1b      	ldr	r3, [pc, #108]	; (80011b0 <HAL_UART_RxCpltCallback+0x9c>)
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
		command_buf[0] = '\0';
 8001148:	4b1a      	ldr	r3, [pc, #104]	; (80011b4 <HAL_UART_RxCpltCallback+0xa0>)
 800114a:	2200      	movs	r2, #0
 800114c:	701a      	strb	r2, [r3, #0]
 800114e:	e01c      	b.n	800118a <HAL_UART_RxCpltCallback+0x76>
	} else if (uart_input == ';'){
 8001150:	4b1a      	ldr	r3, [pc, #104]	; (80011bc <HAL_UART_RxCpltCallback+0xa8>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b2db      	uxtb	r3, r3
 8001156:	2b3b      	cmp	r3, #59	; 0x3b
 8001158:	d10b      	bne.n	8001172 <HAL_UART_RxCpltCallback+0x5e>
		command_buf[command_len] = '\0';
 800115a:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <HAL_UART_RxCpltCallback+0x9c>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4a15      	ldr	r2, [pc, #84]	; (80011b4 <HAL_UART_RxCpltCallback+0xa0>)
 8001160:	2100      	movs	r1, #0
 8001162:	54d1      	strb	r1, [r2, r3]
		command_len = 0;
 8001164:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <HAL_UART_RxCpltCallback+0x9c>)
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
		ready_parse = 1;
 800116a:	4b15      	ldr	r3, [pc, #84]	; (80011c0 <HAL_UART_RxCpltCallback+0xac>)
 800116c:	2201      	movs	r2, #1
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	e00b      	b.n	800118a <HAL_UART_RxCpltCallback+0x76>
	} else {
		command_buf[command_len] = uart_input; // append only if not special character
 8001172:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <HAL_UART_RxCpltCallback+0x9c>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a11      	ldr	r2, [pc, #68]	; (80011bc <HAL_UART_RxCpltCallback+0xa8>)
 8001178:	7812      	ldrb	r2, [r2, #0]
 800117a:	b2d1      	uxtb	r1, r2
 800117c:	4a0d      	ldr	r2, [pc, #52]	; (80011b4 <HAL_UART_RxCpltCallback+0xa0>)
 800117e:	54d1      	strb	r1, [r2, r3]
		command_len++;
 8001180:	4b0b      	ldr	r3, [pc, #44]	; (80011b0 <HAL_UART_RxCpltCallback+0x9c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	3301      	adds	r3, #1
 8001186:	4a0a      	ldr	r2, [pc, #40]	; (80011b0 <HAL_UART_RxCpltCallback+0x9c>)
 8001188:	6013      	str	r3, [r2, #0]
	}
	send("buf:");
 800118a:	480e      	ldr	r0, [pc, #56]	; (80011c4 <HAL_UART_RxCpltCallback+0xb0>)
 800118c:	f7ff febe 	bl	8000f0c <send>
	send(command_buf);
 8001190:	4808      	ldr	r0, [pc, #32]	; (80011b4 <HAL_UART_RxCpltCallback+0xa0>)
 8001192:	f7ff febb 	bl	8000f0c <send>
	send("     |");
 8001196:	480c      	ldr	r0, [pc, #48]	; (80011c8 <HAL_UART_RxCpltCallback+0xb4>)
 8001198:	f7ff feb8 	bl	8000f0c <send>
	// wait for another receive
	HAL_UART_Receive_IT(&huart3, &uart_input, 1);
 800119c:	2201      	movs	r2, #1
 800119e:	4907      	ldr	r1, [pc, #28]	; (80011bc <HAL_UART_RxCpltCallback+0xa8>)
 80011a0:	480a      	ldr	r0, [pc, #40]	; (80011cc <HAL_UART_RxCpltCallback+0xb8>)
 80011a2:	f003 fc9c 	bl	8004ade <HAL_UART_Receive_IT>
}
 80011a6:	bf00      	nop
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	200003e8 	.word	0x200003e8
 80011b4:	200003d0 	.word	0x200003d0
 80011b8:	0800bef0 	.word	0x0800bef0
 80011bc:	200003e4 	.word	0x200003e4
 80011c0:	20000414 	.word	0x20000414
 80011c4:	0800bf00 	.word	0x0800bf00
 80011c8:	0800bf08 	.word	0x0800bf08
 80011cc:	20000370 	.word	0x20000370

080011d0 <parse_command_thread>:

void parse_command_thread(void* args){
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
	for(;;){
		if (ready_parse == 1){
 80011d8:	4b04      	ldr	r3, [pc, #16]	; (80011ec <parse_command_thread+0x1c>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d1fb      	bne.n	80011d8 <parse_command_thread+0x8>
			parse_command();
 80011e0:	f000 f806 	bl	80011f0 <parse_command>
			osDelay(100);
 80011e4:	2064      	movs	r0, #100	; 0x64
 80011e6:	f004 fd23 	bl	8005c30 <osDelay>
		if (ready_parse == 1){
 80011ea:	e7f5      	b.n	80011d8 <parse_command_thread+0x8>
 80011ec:	20000414 	.word	0x20000414

080011f0 <parse_command>:
		}
	}
}

void parse_command(){
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
	if (ready_parse == 1){
 80011f6:	4b13      	ldr	r3, [pc, #76]	; (8001244 <parse_command+0x54>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d11d      	bne.n	800123a <parse_command+0x4a>
		ready_parse = 0;
 80011fe:	4b11      	ldr	r3, [pc, #68]	; (8001244 <parse_command+0x54>)
 8001200:	2200      	movs	r2, #0
 8001202:	601a      	str	r2, [r3, #0]
		char* token = strtok(command_buf, ";");
 8001204:	4910      	ldr	r1, [pc, #64]	; (8001248 <parse_command+0x58>)
 8001206:	4811      	ldr	r0, [pc, #68]	; (800124c <parse_command+0x5c>)
 8001208:	f007 ff0e 	bl	8009028 <strtok>
 800120c:	6078      	str	r0, [r7, #4]

		while (token != NULL) {
 800120e:	e00c      	b.n	800122a <parse_command+0x3a>
			//xQueueSend(commandQueue, token, pdMS_TO_TICKS(100));
			xQueueSend(commandQueue, token, portMAX_DELAY);
 8001210:	4b0f      	ldr	r3, [pc, #60]	; (8001250 <parse_command+0x60>)
 8001212:	6818      	ldr	r0, [r3, #0]
 8001214:	2300      	movs	r3, #0
 8001216:	f04f 32ff 	mov.w	r2, #4294967295
 800121a:	6879      	ldr	r1, [r7, #4]
 800121c:	f004 ff4a 	bl	80060b4 <xQueueGenericSend>
			token = strtok(NULL, ";");
 8001220:	4909      	ldr	r1, [pc, #36]	; (8001248 <parse_command+0x58>)
 8001222:	2000      	movs	r0, #0
 8001224:	f007 ff00 	bl	8009028 <strtok>
 8001228:	6078      	str	r0, [r7, #4]
		while (token != NULL) {
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d1ef      	bne.n	8001210 <parse_command+0x20>
		}

		memset(command_buf, 0, MAX_BUF_SIZE); //idk if i need this
 8001230:	2214      	movs	r2, #20
 8001232:	2100      	movs	r1, #0
 8001234:	4805      	ldr	r0, [pc, #20]	; (800124c <parse_command+0x5c>)
 8001236:	f007 f9e1 	bl	80085fc <memset>
	}
}
 800123a:	bf00      	nop
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	20000414 	.word	0x20000414
 8001248:	0800bf10 	.word	0x0800bf10
 800124c:	200003d0 	.word	0x200003d0
 8001250:	2000041c 	.word	0x2000041c

08001254 <execute_command_thread>:

void execute_command_thread(void* args){
 8001254:	b5b0      	push	{r4, r5, r7, lr}
 8001256:	b098      	sub	sp, #96	; 0x60
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
	char tmp[20];
	char command[4]; // hard force command to only be 3 characters long
	int value;


	const char *commands[] = {"FWD\0", "BCK\0", "LFT\0", "RGT\0"
 800125c:	4b8e      	ldr	r3, [pc, #568]	; (8001498 <execute_command_thread+0x244>)
 800125e:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8001262:	461d      	mov	r5, r3
 8001264:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001266:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001268:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800126c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	Command cmd;

	for(;;){
		if(ready_execute == 1){
 8001270:	4b8a      	ldr	r3, [pc, #552]	; (800149c <execute_command_thread+0x248>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2b01      	cmp	r3, #1
 8001276:	d1fb      	bne.n	8001270 <execute_command_thread+0x1c>
			if(xQueueReceive(commandQueue, &cmd, portMAX_DELAY) == pdPASS){
 8001278:	4b89      	ldr	r3, [pc, #548]	; (80014a0 <execute_command_thread+0x24c>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f107 010c 	add.w	r1, r7, #12
 8001280:	f04f 32ff 	mov.w	r2, #4294967295
 8001284:	4618      	mov	r0, r3
 8001286:	f005 f8af 	bl	80063e8 <xQueueReceive>
 800128a:	4603      	mov	r3, r0
 800128c:	2b01      	cmp	r3, #1
 800128e:	d1ef      	bne.n	8001270 <execute_command_thread+0x1c>
				ready_execute = 0;
 8001290:	4b82      	ldr	r3, [pc, #520]	; (800149c <execute_command_thread+0x248>)
 8001292:	2200      	movs	r2, #0
 8001294:	601a      	str	r2, [r3, #0]
				//display(command_buf, 1);

				strcpy(tmp, "");
 8001296:	2300      	movs	r3, #0
 8001298:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
				value = 0;
 800129c:	2300      	movs	r3, #0
 800129e:	647b      	str	r3, [r7, #68]	; 0x44

				strncpy(tmp, (const char*)cmd.command, cmd.command_len); //get rid of volatile compilation warning
 80012a0:	6a3a      	ldr	r2, [r7, #32]
 80012a2:	f107 010c 	add.w	r1, r7, #12
 80012a6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80012aa:	4618      	mov	r0, r3
 80012ac:	f007 fea9 	bl	8009002 <strncpy>
				tmp[cmd.command_len] = '\0';
 80012b0:	6a3b      	ldr	r3, [r7, #32]
 80012b2:	3360      	adds	r3, #96	; 0x60
 80012b4:	443b      	add	r3, r7
 80012b6:	2200      	movs	r2, #0
 80012b8:	f803 2c14 	strb.w	r2, [r3, #-20]
				sscanf(tmp, "%s %d", command, &value);
 80012bc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80012c0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80012c4:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 80012c8:	4976      	ldr	r1, [pc, #472]	; (80014a4 <execute_command_thread+0x250>)
 80012ca:	f007 fe29 	bl	8008f20 <siscanf>


				if (strcmp(command, commands[0]) == 0 ){ //FWD
 80012ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012d0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012d4:	4611      	mov	r1, r2
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7fe ff7a 	bl	80001d0 <strcmp>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d10c      	bne.n	80012fc <execute_command_thread+0xa8>
					//sprintf(command, "MOVE FWD %d ms, %d", value, move_flag); //TESTING
					//display(command,1);
					move_flag = 1;
 80012e2:	4b71      	ldr	r3, [pc, #452]	; (80014a8 <execute_command_thread+0x254>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	601a      	str	r2, [r3, #0]
					delay_flag = value;
 80012e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012ea:	4a70      	ldr	r2, [pc, #448]	; (80014ac <execute_command_thread+0x258>)
 80012ec:	6013      	str	r3, [r2, #0]
					osDelay(value);
 80012ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012f0:	4618      	mov	r0, r3
 80012f2:	f004 fc9d 	bl	8005c30 <osDelay>
					send("OK!");
 80012f6:	486e      	ldr	r0, [pc, #440]	; (80014b0 <execute_command_thread+0x25c>)
 80012f8:	f7ff fe08 	bl	8000f0c <send>
				}
				if (strcmp(command, commands[1]) == 0){ //BCK
 80012fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012fe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001302:	4611      	mov	r1, r2
 8001304:	4618      	mov	r0, r3
 8001306:	f7fe ff63 	bl	80001d0 <strcmp>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d10c      	bne.n	800132a <execute_command_thread+0xd6>
					move_flag = 2;
 8001310:	4b65      	ldr	r3, [pc, #404]	; (80014a8 <execute_command_thread+0x254>)
 8001312:	2202      	movs	r2, #2
 8001314:	601a      	str	r2, [r3, #0]
					delay_flag = value;
 8001316:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001318:	4a64      	ldr	r2, [pc, #400]	; (80014ac <execute_command_thread+0x258>)
 800131a:	6013      	str	r3, [r2, #0]
					osDelay(value);
 800131c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800131e:	4618      	mov	r0, r3
 8001320:	f004 fc86 	bl	8005c30 <osDelay>
					send("OK!");
 8001324:	4862      	ldr	r0, [pc, #392]	; (80014b0 <execute_command_thread+0x25c>)
 8001326:	f7ff fdf1 	bl	8000f0c <send>
				}
				if (strcmp(command, commands[2]) == 0){ //LFT
 800132a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800132c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001330:	4611      	mov	r1, r2
 8001332:	4618      	mov	r0, r3
 8001334:	f7fe ff4c 	bl	80001d0 <strcmp>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d109      	bne.n	8001352 <execute_command_thread+0xfe>
					turn_flag = value; //TODO: change to left
 800133e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001340:	4a5c      	ldr	r2, [pc, #368]	; (80014b4 <execute_command_thread+0x260>)
 8001342:	6013      	str	r3, [r2, #0]
					osDelay(1000);
 8001344:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001348:	f004 fc72 	bl	8005c30 <osDelay>
					send("OK!");
 800134c:	4858      	ldr	r0, [pc, #352]	; (80014b0 <execute_command_thread+0x25c>)
 800134e:	f7ff fddd 	bl	8000f0c <send>
				}
				if (strcmp(command, commands[3]) == 0){ //RGT
 8001352:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001354:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001358:	4611      	mov	r1, r2
 800135a:	4618      	mov	r0, r3
 800135c:	f7fe ff38 	bl	80001d0 <strcmp>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d109      	bne.n	800137a <execute_command_thread+0x126>
					turn_flag = value; //TODO: change to right
 8001366:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001368:	4a52      	ldr	r2, [pc, #328]	; (80014b4 <execute_command_thread+0x260>)
 800136a:	6013      	str	r3, [r2, #0]
					osDelay(1000);
 800136c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001370:	f004 fc5e 	bl	8005c30 <osDelay>
					send("OK!");
 8001374:	484e      	ldr	r0, [pc, #312]	; (80014b0 <execute_command_thread+0x25c>)
 8001376:	f7ff fdc9 	bl	8000f0c <send>
				}
				if (strcmp(command, commands[4]) == 0){ //FL
 800137a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800137c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001380:	4611      	mov	r1, r2
 8001382:	4618      	mov	r0, r3
 8001384:	f7fe ff24 	bl	80001d0 <strcmp>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d117      	bne.n	80013be <execute_command_thread+0x16a>
					// hard coded for now, since i cant figure out the encoder pid shyttt
					turn_flag = SERVO_LEFT;
 800138e:	2278      	movs	r2, #120	; 0x78
 8001390:	4b48      	ldr	r3, [pc, #288]	; (80014b4 <execute_command_thread+0x260>)
 8001392:	601a      	str	r2, [r3, #0]
					osDelay(500); // wait for the wheel to turn
 8001394:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001398:	f004 fc4a 	bl	8005c30 <osDelay>
					move_flag = 1;
 800139c:	4b42      	ldr	r3, [pc, #264]	; (80014a8 <execute_command_thread+0x254>)
 800139e:	2201      	movs	r2, #1
 80013a0:	601a      	str	r2, [r3, #0]
					delay_flag = 1300;
 80013a2:	4b42      	ldr	r3, [pc, #264]	; (80014ac <execute_command_thread+0x258>)
 80013a4:	f240 5214 	movw	r2, #1300	; 0x514
 80013a8:	601a      	str	r2, [r3, #0]
					osDelay(1300);
 80013aa:	f240 5014 	movw	r0, #1300	; 0x514
 80013ae:	f004 fc3f 	bl	8005c30 <osDelay>
					turn_flag = SERVO_STRAIGHT;
 80013b2:	22ac      	movs	r2, #172	; 0xac
 80013b4:	4b3f      	ldr	r3, [pc, #252]	; (80014b4 <execute_command_thread+0x260>)
 80013b6:	601a      	str	r2, [r3, #0]
					send("OK!");
 80013b8:	483d      	ldr	r0, [pc, #244]	; (80014b0 <execute_command_thread+0x25c>)
 80013ba:	f7ff fda7 	bl	8000f0c <send>
				}
				if (strcmp(command, commands[5]) == 0){ //FR
 80013be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80013c0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80013c4:	4611      	mov	r1, r2
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7fe ff02 	bl	80001d0 <strcmp>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d117      	bne.n	8001402 <execute_command_thread+0x1ae>
					turn_flag = SERVO_RIGHT;
 80013d2:	22f0      	movs	r2, #240	; 0xf0
 80013d4:	4b37      	ldr	r3, [pc, #220]	; (80014b4 <execute_command_thread+0x260>)
 80013d6:	601a      	str	r2, [r3, #0]
					osDelay(500); // wait for the wheel to turn
 80013d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013dc:	f004 fc28 	bl	8005c30 <osDelay>
					move_flag = 1;
 80013e0:	4b31      	ldr	r3, [pc, #196]	; (80014a8 <execute_command_thread+0x254>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	601a      	str	r2, [r3, #0]
					delay_flag = 1500;
 80013e6:	4b31      	ldr	r3, [pc, #196]	; (80014ac <execute_command_thread+0x258>)
 80013e8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80013ec:	601a      	str	r2, [r3, #0]
					osDelay(1500);
 80013ee:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80013f2:	f004 fc1d 	bl	8005c30 <osDelay>
					turn_flag = SERVO_STRAIGHT;
 80013f6:	22ac      	movs	r2, #172	; 0xac
 80013f8:	4b2e      	ldr	r3, [pc, #184]	; (80014b4 <execute_command_thread+0x260>)
 80013fa:	601a      	str	r2, [r3, #0]
					send("OK!");
 80013fc:	482c      	ldr	r0, [pc, #176]	; (80014b0 <execute_command_thread+0x25c>)
 80013fe:	f7ff fd85 	bl	8000f0c <send>
				}
				if (strcmp(command, commands[6]) == 0){ //BL
 8001402:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001404:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001408:	4611      	mov	r1, r2
 800140a:	4618      	mov	r0, r3
 800140c:	f7fe fee0 	bl	80001d0 <strcmp>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d117      	bne.n	8001446 <execute_command_thread+0x1f2>
					// hard coded for now, since i cant figure out the encoder pid shyttt
					turn_flag = SERVO_LEFT;
 8001416:	2278      	movs	r2, #120	; 0x78
 8001418:	4b26      	ldr	r3, [pc, #152]	; (80014b4 <execute_command_thread+0x260>)
 800141a:	601a      	str	r2, [r3, #0]
					osDelay(500); // wait for the wheel to turn
 800141c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001420:	f004 fc06 	bl	8005c30 <osDelay>
					move_flag = 2;
 8001424:	4b20      	ldr	r3, [pc, #128]	; (80014a8 <execute_command_thread+0x254>)
 8001426:	2202      	movs	r2, #2
 8001428:	601a      	str	r2, [r3, #0]
					delay_flag = 1200;
 800142a:	4b20      	ldr	r3, [pc, #128]	; (80014ac <execute_command_thread+0x258>)
 800142c:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8001430:	601a      	str	r2, [r3, #0]
					osDelay(1200);
 8001432:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8001436:	f004 fbfb 	bl	8005c30 <osDelay>
					turn_flag = SERVO_STRAIGHT;
 800143a:	22ac      	movs	r2, #172	; 0xac
 800143c:	4b1d      	ldr	r3, [pc, #116]	; (80014b4 <execute_command_thread+0x260>)
 800143e:	601a      	str	r2, [r3, #0]
					send("OK!");
 8001440:	481b      	ldr	r0, [pc, #108]	; (80014b0 <execute_command_thread+0x25c>)
 8001442:	f7ff fd63 	bl	8000f0c <send>
				}
				if (strcmp(command, commands[7]) == 0){ //BR
 8001446:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001448:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800144c:	4611      	mov	r1, r2
 800144e:	4618      	mov	r0, r3
 8001450:	f7fe febe 	bl	80001d0 <strcmp>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d117      	bne.n	800148a <execute_command_thread+0x236>
					turn_flag = SERVO_RIGHT;
 800145a:	22f0      	movs	r2, #240	; 0xf0
 800145c:	4b15      	ldr	r3, [pc, #84]	; (80014b4 <execute_command_thread+0x260>)
 800145e:	601a      	str	r2, [r3, #0]
					osDelay(500); // wait for the wheel to turn
 8001460:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001464:	f004 fbe4 	bl	8005c30 <osDelay>
					move_flag = 2;
 8001468:	4b0f      	ldr	r3, [pc, #60]	; (80014a8 <execute_command_thread+0x254>)
 800146a:	2202      	movs	r2, #2
 800146c:	601a      	str	r2, [r3, #0]
					delay_flag = 1500;
 800146e:	4b0f      	ldr	r3, [pc, #60]	; (80014ac <execute_command_thread+0x258>)
 8001470:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001474:	601a      	str	r2, [r3, #0]
					osDelay(1500);
 8001476:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800147a:	f004 fbd9 	bl	8005c30 <osDelay>
					turn_flag = SERVO_STRAIGHT;
 800147e:	22ac      	movs	r2, #172	; 0xac
 8001480:	4b0c      	ldr	r3, [pc, #48]	; (80014b4 <execute_command_thread+0x260>)
 8001482:	601a      	str	r2, [r3, #0]
					send("OK!");
 8001484:	480a      	ldr	r0, [pc, #40]	; (80014b0 <execute_command_thread+0x25c>)
 8001486:	f7ff fd41 	bl	8000f0c <send>
				//memset(command_buf, 0, MAX_BUF_SIZE);

				// wait 100ms after each command so the bot has time to stop...
				// idk if this is necessary, maybe can try to remove this in the future?
				// might have to change the motorthread, there is a race condition without this delay...
				osDelay(100);
 800148a:	2064      	movs	r0, #100	; 0x64
 800148c:	f004 fbd0 	bl	8005c30 <osDelay>
				ready_execute = 1;
 8001490:	4b02      	ldr	r3, [pc, #8]	; (800149c <execute_command_thread+0x248>)
 8001492:	2201      	movs	r2, #1
 8001494:	601a      	str	r2, [r3, #0]
		if(ready_execute == 1){
 8001496:	e6eb      	b.n	8001270 <execute_command_thread+0x1c>
 8001498:	0800bf20 	.word	0x0800bf20
 800149c:	20000000 	.word	0x20000000
 80014a0:	2000041c 	.word	0x2000041c
 80014a4:	0800bf14 	.word	0x0800bf14
 80014a8:	20000418 	.word	0x20000418
 80014ac:	20000004 	.word	0x20000004
 80014b0:	0800bf1c 	.word	0x0800bf1c
 80014b4:	20000008 	.word	0x20000008

080014b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014bc:	f001 fa06 	bl	80028cc <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014c0:	f000 f8b2 	bl	8001628 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014c4:	f000 fb3e 	bl	8001b44 <MX_GPIO_Init>
  MX_TIM12_Init();
 80014c8:	f000 faa4 	bl	8001a14 <MX_TIM12_Init>
  MX_USART3_UART_Init();
 80014cc:	f000 fb10 	bl	8001af0 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 80014d0:	f000 f908 	bl	80016e4 <MX_TIM2_Init>
  MX_TIM3_Init();
 80014d4:	f000 f95a 	bl	800178c <MX_TIM3_Init>
  MX_TIM4_Init();
 80014d8:	f000 f9ac 	bl	8001834 <MX_TIM4_Init>
  MX_TIM9_Init();
 80014dc:	f000 fa2c 	bl	8001938 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 80014e0:	f001 f966 	bl	80027b0 <OLED_Init>
  IR_Sensors_Init();
 80014e4:	f000 fc66 	bl	8001db4 <IR_Sensors_Init>

  // SERVO
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 80014e8:	2100      	movs	r1, #0
 80014ea:	4832      	ldr	r0, [pc, #200]	; (80015b4 <main+0xfc>)
 80014ec:	f002 fb06 	bl	8003afc <HAL_TIM_PWM_Start>

  // DC MOTORS
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80014f0:	2108      	movs	r1, #8
 80014f2:	4831      	ldr	r0, [pc, #196]	; (80015b8 <main+0x100>)
 80014f4:	f002 fb02 	bl	8003afc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80014f8:	210c      	movs	r1, #12
 80014fa:	482f      	ldr	r0, [pc, #188]	; (80015b8 <main+0x100>)
 80014fc:	f002 fafe 	bl	8003afc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8001500:	2100      	movs	r1, #0
 8001502:	482e      	ldr	r0, [pc, #184]	; (80015bc <main+0x104>)
 8001504:	f002 fafa 	bl	8003afc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 8001508:	2104      	movs	r1, #4
 800150a:	482c      	ldr	r0, [pc, #176]	; (80015bc <main+0x104>)
 800150c:	f002 faf6 	bl	8003afc <HAL_TIM_PWM_Start>

  // encoders?
  HAL_TIM_Encoder_Start(&htim2,TIM_CHANNEL_ALL);
 8001510:	213c      	movs	r1, #60	; 0x3c
 8001512:	482b      	ldr	r0, [pc, #172]	; (80015c0 <main+0x108>)
 8001514:	f002 fc60 	bl	8003dd8 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8001518:	213c      	movs	r1, #60	; 0x3c
 800151a:	482a      	ldr	r0, [pc, #168]	; (80015c4 <main+0x10c>)
 800151c:	f002 fc5c 	bl	8003dd8 <HAL_TIM_Encoder_Start>


  // wait for an input
  // reads 1 character at a time
  HAL_UART_Receive_IT(&huart3, (uint8_t *) &uart_input, 1);
 8001520:	2201      	movs	r2, #1
 8001522:	4929      	ldr	r1, [pc, #164]	; (80015c8 <main+0x110>)
 8001524:	4829      	ldr	r0, [pc, #164]	; (80015cc <main+0x114>)
 8001526:	f003 fada 	bl	8004ade <HAL_UART_Receive_IT>
  //HAL_UART_Transmit_IT(&huart3, (uint8_t *) &command_buf, command_len, 0xFFFF); // send instruction

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800152a:	f004 faa5 	bl	8005a78 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  commandQueue = xQueueCreate(2, sizeof(Command));
 800152e:	2200      	movs	r2, #0
 8001530:	2118      	movs	r1, #24
 8001532:	2002      	movs	r0, #2
 8001534:	f004 fd60 	bl	8005ff8 <xQueueGenericCreate>
 8001538:	4603      	mov	r3, r0
 800153a:	4a25      	ldr	r2, [pc, #148]	; (80015d0 <main+0x118>)
 800153c:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800153e:	4a25      	ldr	r2, [pc, #148]	; (80015d4 <main+0x11c>)
 8001540:	2100      	movs	r1, #0
 8001542:	4825      	ldr	r0, [pc, #148]	; (80015d8 <main+0x120>)
 8001544:	f004 fae2 	bl	8005b0c <osThreadNew>
 8001548:	4603      	mov	r3, r0
 800154a:	4a24      	ldr	r2, [pc, #144]	; (80015dc <main+0x124>)
 800154c:	6013      	str	r3, [r2, #0]

  /* creation of EncoderTask */
  EncoderTaskHandle = osThreadNew(encoder, NULL, &EncoderTask_attributes);
 800154e:	4a24      	ldr	r2, [pc, #144]	; (80015e0 <main+0x128>)
 8001550:	2100      	movs	r1, #0
 8001552:	4824      	ldr	r0, [pc, #144]	; (80015e4 <main+0x12c>)
 8001554:	f004 fada 	bl	8005b0c <osThreadNew>
 8001558:	4603      	mov	r3, r0
 800155a:	4a23      	ldr	r2, [pc, #140]	; (80015e8 <main+0x130>)
 800155c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  oledTaskHandle = osThreadNew(display_thread, NULL, &oledTask_attributes);
 800155e:	4a23      	ldr	r2, [pc, #140]	; (80015ec <main+0x134>)
 8001560:	2100      	movs	r1, #0
 8001562:	4823      	ldr	r0, [pc, #140]	; (80015f0 <main+0x138>)
 8001564:	f004 fad2 	bl	8005b0c <osThreadNew>
 8001568:	4603      	mov	r3, r0
 800156a:	4a22      	ldr	r2, [pc, #136]	; (80015f4 <main+0x13c>)
 800156c:	6013      	str	r3, [r2, #0]
  moveTaskHandle = osThreadNew(testMoveThread, NULL, &moveTask_attributes);
 800156e:	4a22      	ldr	r2, [pc, #136]	; (80015f8 <main+0x140>)
 8001570:	2100      	movs	r1, #0
 8001572:	4822      	ldr	r0, [pc, #136]	; (80015fc <main+0x144>)
 8001574:	f004 faca 	bl	8005b0c <osThreadNew>
 8001578:	4603      	mov	r3, r0
 800157a:	4a21      	ldr	r2, [pc, #132]	; (8001600 <main+0x148>)
 800157c:	6013      	str	r3, [r2, #0]
  turnTaskHandle = osThreadNew(testTurnThread, NULL, &turnTask_attributes);
 800157e:	4a21      	ldr	r2, [pc, #132]	; (8001604 <main+0x14c>)
 8001580:	2100      	movs	r1, #0
 8001582:	4821      	ldr	r0, [pc, #132]	; (8001608 <main+0x150>)
 8001584:	f004 fac2 	bl	8005b0c <osThreadNew>
 8001588:	4603      	mov	r3, r0
 800158a:	4a20      	ldr	r2, [pc, #128]	; (800160c <main+0x154>)
 800158c:	6013      	str	r3, [r2, #0]
  parseCommandTaskHandle = osThreadNew(parse_command_thread, NULL, &parseCommandTask_attributes);
 800158e:	4a20      	ldr	r2, [pc, #128]	; (8001610 <main+0x158>)
 8001590:	2100      	movs	r1, #0
 8001592:	4820      	ldr	r0, [pc, #128]	; (8001614 <main+0x15c>)
 8001594:	f004 faba 	bl	8005b0c <osThreadNew>
 8001598:	4603      	mov	r3, r0
 800159a:	4a1f      	ldr	r2, [pc, #124]	; (8001618 <main+0x160>)
 800159c:	6013      	str	r3, [r2, #0]
  executeCommandTaskHandle = osThreadNew(execute_command_thread, NULL, &executeCommandTask_attributes);
 800159e:	4a1f      	ldr	r2, [pc, #124]	; (800161c <main+0x164>)
 80015a0:	2100      	movs	r1, #0
 80015a2:	481f      	ldr	r0, [pc, #124]	; (8001620 <main+0x168>)
 80015a4:	f004 fab2 	bl	8005b0c <osThreadNew>
 80015a8:	4603      	mov	r3, r0
 80015aa:	4a1e      	ldr	r2, [pc, #120]	; (8001624 <main+0x16c>)
 80015ac:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80015ae:	f004 fa87 	bl	8005ac0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80015b2:	e7fe      	b.n	80015b2 <main+0xfa>
 80015b4:	20000328 	.word	0x20000328
 80015b8:	20000298 	.word	0x20000298
 80015bc:	200002e0 	.word	0x200002e0
 80015c0:	20000208 	.word	0x20000208
 80015c4:	20000250 	.word	0x20000250
 80015c8:	200003e4 	.word	0x200003e4
 80015cc:	20000370 	.word	0x20000370
 80015d0:	2000041c 	.word	0x2000041c
 80015d4:	0800bf80 	.word	0x0800bf80
 80015d8:	08001c6d 	.word	0x08001c6d
 80015dc:	200003b4 	.word	0x200003b4
 80015e0:	0800bfa4 	.word	0x0800bfa4
 80015e4:	08001c95 	.word	0x08001c95
 80015e8:	200003b8 	.word	0x200003b8
 80015ec:	0800bfc8 	.word	0x0800bfc8
 80015f0:	08000f31 	.word	0x08000f31
 80015f4:	200003bc 	.word	0x200003bc
 80015f8:	0800c010 	.word	0x0800c010
 80015fc:	08001031 	.word	0x08001031
 8001600:	200003c4 	.word	0x200003c4
 8001604:	0800bfec 	.word	0x0800bfec
 8001608:	08001091 	.word	0x08001091
 800160c:	200003c0 	.word	0x200003c0
 8001610:	0800c034 	.word	0x0800c034
 8001614:	080011d1 	.word	0x080011d1
 8001618:	200003c8 	.word	0x200003c8
 800161c:	0800c058 	.word	0x0800c058
 8001620:	08001255 	.word	0x08001255
 8001624:	200003cc 	.word	0x200003cc

08001628 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b094      	sub	sp, #80	; 0x50
 800162c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800162e:	f107 0320 	add.w	r3, r7, #32
 8001632:	2230      	movs	r2, #48	; 0x30
 8001634:	2100      	movs	r1, #0
 8001636:	4618      	mov	r0, r3
 8001638:	f006 ffe0 	bl	80085fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800163c:	f107 030c 	add.w	r3, r7, #12
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	605a      	str	r2, [r3, #4]
 8001646:	609a      	str	r2, [r3, #8]
 8001648:	60da      	str	r2, [r3, #12]
 800164a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800164c:	2300      	movs	r3, #0
 800164e:	60bb      	str	r3, [r7, #8]
 8001650:	4b22      	ldr	r3, [pc, #136]	; (80016dc <SystemClock_Config+0xb4>)
 8001652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001654:	4a21      	ldr	r2, [pc, #132]	; (80016dc <SystemClock_Config+0xb4>)
 8001656:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800165a:	6413      	str	r3, [r2, #64]	; 0x40
 800165c:	4b1f      	ldr	r3, [pc, #124]	; (80016dc <SystemClock_Config+0xb4>)
 800165e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001660:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001664:	60bb      	str	r3, [r7, #8]
 8001666:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001668:	2300      	movs	r3, #0
 800166a:	607b      	str	r3, [r7, #4]
 800166c:	4b1c      	ldr	r3, [pc, #112]	; (80016e0 <SystemClock_Config+0xb8>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a1b      	ldr	r2, [pc, #108]	; (80016e0 <SystemClock_Config+0xb8>)
 8001672:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001676:	6013      	str	r3, [r2, #0]
 8001678:	4b19      	ldr	r3, [pc, #100]	; (80016e0 <SystemClock_Config+0xb8>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001680:	607b      	str	r3, [r7, #4]
 8001682:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001684:	2302      	movs	r3, #2
 8001686:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001688:	2301      	movs	r3, #1
 800168a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800168c:	2310      	movs	r3, #16
 800168e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001690:	2300      	movs	r3, #0
 8001692:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001694:	f107 0320 	add.w	r3, r7, #32
 8001698:	4618      	mov	r0, r3
 800169a:	f001 fd2f 	bl	80030fc <HAL_RCC_OscConfig>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80016a4:	f000 fb80 	bl	8001da8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016a8:	230f      	movs	r3, #15
 80016aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80016ac:	2300      	movs	r3, #0
 80016ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016b0:	2300      	movs	r3, #0
 80016b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016b4:	2300      	movs	r3, #0
 80016b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016b8:	2300      	movs	r3, #0
 80016ba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80016bc:	f107 030c 	add.w	r3, r7, #12
 80016c0:	2100      	movs	r1, #0
 80016c2:	4618      	mov	r0, r3
 80016c4:	f001 ff92 	bl	80035ec <HAL_RCC_ClockConfig>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80016ce:	f000 fb6b 	bl	8001da8 <Error_Handler>
  }
}
 80016d2:	bf00      	nop
 80016d4:	3750      	adds	r7, #80	; 0x50
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40023800 	.word	0x40023800
 80016e0:	40007000 	.word	0x40007000

080016e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b08c      	sub	sp, #48	; 0x30
 80016e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80016ea:	f107 030c 	add.w	r3, r7, #12
 80016ee:	2224      	movs	r2, #36	; 0x24
 80016f0:	2100      	movs	r1, #0
 80016f2:	4618      	mov	r0, r3
 80016f4:	f006 ff82 	bl	80085fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f8:	1d3b      	adds	r3, r7, #4
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001700:	4b21      	ldr	r3, [pc, #132]	; (8001788 <MX_TIM2_Init+0xa4>)
 8001702:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001706:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001708:	4b1f      	ldr	r3, [pc, #124]	; (8001788 <MX_TIM2_Init+0xa4>)
 800170a:	2200      	movs	r2, #0
 800170c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800170e:	4b1e      	ldr	r3, [pc, #120]	; (8001788 <MX_TIM2_Init+0xa4>)
 8001710:	2200      	movs	r2, #0
 8001712:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001714:	4b1c      	ldr	r3, [pc, #112]	; (8001788 <MX_TIM2_Init+0xa4>)
 8001716:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800171a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800171c:	4b1a      	ldr	r3, [pc, #104]	; (8001788 <MX_TIM2_Init+0xa4>)
 800171e:	2200      	movs	r2, #0
 8001720:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001722:	4b19      	ldr	r3, [pc, #100]	; (8001788 <MX_TIM2_Init+0xa4>)
 8001724:	2200      	movs	r2, #0
 8001726:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001728:	2303      	movs	r3, #3
 800172a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800172c:	2300      	movs	r3, #0
 800172e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001730:	2301      	movs	r3, #1
 8001732:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001734:	2300      	movs	r3, #0
 8001736:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001738:	230a      	movs	r3, #10
 800173a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800173c:	2300      	movs	r3, #0
 800173e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001740:	2301      	movs	r3, #1
 8001742:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001744:	2300      	movs	r3, #0
 8001746:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001748:	230a      	movs	r3, #10
 800174a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800174c:	f107 030c 	add.w	r3, r7, #12
 8001750:	4619      	mov	r1, r3
 8001752:	480d      	ldr	r0, [pc, #52]	; (8001788 <MX_TIM2_Init+0xa4>)
 8001754:	f002 fa9a 	bl	8003c8c <HAL_TIM_Encoder_Init>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800175e:	f000 fb23 	bl	8001da8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001762:	2300      	movs	r3, #0
 8001764:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001766:	2300      	movs	r3, #0
 8001768:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800176a:	1d3b      	adds	r3, r7, #4
 800176c:	4619      	mov	r1, r3
 800176e:	4806      	ldr	r0, [pc, #24]	; (8001788 <MX_TIM2_Init+0xa4>)
 8001770:	f003 f85a 	bl	8004828 <HAL_TIMEx_MasterConfigSynchronization>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800177a:	f000 fb15 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800177e:	bf00      	nop
 8001780:	3730      	adds	r7, #48	; 0x30
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	20000208 	.word	0x20000208

0800178c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b08c      	sub	sp, #48	; 0x30
 8001790:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001792:	f107 030c 	add.w	r3, r7, #12
 8001796:	2224      	movs	r2, #36	; 0x24
 8001798:	2100      	movs	r1, #0
 800179a:	4618      	mov	r0, r3
 800179c:	f006 ff2e 	bl	80085fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017a8:	4b20      	ldr	r3, [pc, #128]	; (800182c <MX_TIM3_Init+0xa0>)
 80017aa:	4a21      	ldr	r2, [pc, #132]	; (8001830 <MX_TIM3_Init+0xa4>)
 80017ac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80017ae:	4b1f      	ldr	r3, [pc, #124]	; (800182c <MX_TIM3_Init+0xa0>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b4:	4b1d      	ldr	r3, [pc, #116]	; (800182c <MX_TIM3_Init+0xa0>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80017ba:	4b1c      	ldr	r3, [pc, #112]	; (800182c <MX_TIM3_Init+0xa0>)
 80017bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017c0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017c2:	4b1a      	ldr	r3, [pc, #104]	; (800182c <MX_TIM3_Init+0xa0>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017c8:	4b18      	ldr	r3, [pc, #96]	; (800182c <MX_TIM3_Init+0xa0>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80017ce:	2303      	movs	r3, #3
 80017d0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80017d2:	2300      	movs	r3, #0
 80017d4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80017d6:	2301      	movs	r3, #1
 80017d8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80017da:	2300      	movs	r3, #0
 80017dc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80017de:	230a      	movs	r3, #10
 80017e0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80017e2:	2300      	movs	r3, #0
 80017e4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80017e6:	2301      	movs	r3, #1
 80017e8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80017ea:	2300      	movs	r3, #0
 80017ec:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80017ee:	2300      	movs	r3, #0
 80017f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80017f2:	f107 030c 	add.w	r3, r7, #12
 80017f6:	4619      	mov	r1, r3
 80017f8:	480c      	ldr	r0, [pc, #48]	; (800182c <MX_TIM3_Init+0xa0>)
 80017fa:	f002 fa47 	bl	8003c8c <HAL_TIM_Encoder_Init>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001804:	f000 fad0 	bl	8001da8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001808:	2300      	movs	r3, #0
 800180a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800180c:	2300      	movs	r3, #0
 800180e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001810:	1d3b      	adds	r3, r7, #4
 8001812:	4619      	mov	r1, r3
 8001814:	4805      	ldr	r0, [pc, #20]	; (800182c <MX_TIM3_Init+0xa0>)
 8001816:	f003 f807 	bl	8004828 <HAL_TIMEx_MasterConfigSynchronization>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001820:	f000 fac2 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001824:	bf00      	nop
 8001826:	3730      	adds	r7, #48	; 0x30
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	20000250 	.word	0x20000250
 8001830:	40000400 	.word	0x40000400

08001834 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08e      	sub	sp, #56	; 0x38
 8001838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800183a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800183e:	2200      	movs	r2, #0
 8001840:	601a      	str	r2, [r3, #0]
 8001842:	605a      	str	r2, [r3, #4]
 8001844:	609a      	str	r2, [r3, #8]
 8001846:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001848:	f107 0320 	add.w	r3, r7, #32
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001852:	1d3b      	adds	r3, r7, #4
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	605a      	str	r2, [r3, #4]
 800185a:	609a      	str	r2, [r3, #8]
 800185c:	60da      	str	r2, [r3, #12]
 800185e:	611a      	str	r2, [r3, #16]
 8001860:	615a      	str	r2, [r3, #20]
 8001862:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001864:	4b32      	ldr	r3, [pc, #200]	; (8001930 <MX_TIM4_Init+0xfc>)
 8001866:	4a33      	ldr	r2, [pc, #204]	; (8001934 <MX_TIM4_Init+0x100>)
 8001868:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800186a:	4b31      	ldr	r3, [pc, #196]	; (8001930 <MX_TIM4_Init+0xfc>)
 800186c:	2200      	movs	r2, #0
 800186e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001870:	4b2f      	ldr	r3, [pc, #188]	; (8001930 <MX_TIM4_Init+0xfc>)
 8001872:	2200      	movs	r2, #0
 8001874:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7199;
 8001876:	4b2e      	ldr	r3, [pc, #184]	; (8001930 <MX_TIM4_Init+0xfc>)
 8001878:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800187c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800187e:	4b2c      	ldr	r3, [pc, #176]	; (8001930 <MX_TIM4_Init+0xfc>)
 8001880:	2200      	movs	r2, #0
 8001882:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001884:	4b2a      	ldr	r3, [pc, #168]	; (8001930 <MX_TIM4_Init+0xfc>)
 8001886:	2200      	movs	r2, #0
 8001888:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800188a:	4829      	ldr	r0, [pc, #164]	; (8001930 <MX_TIM4_Init+0xfc>)
 800188c:	f002 f88e 	bl	80039ac <HAL_TIM_Base_Init>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001896:	f000 fa87 	bl	8001da8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800189a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800189e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80018a0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018a4:	4619      	mov	r1, r3
 80018a6:	4822      	ldr	r0, [pc, #136]	; (8001930 <MX_TIM4_Init+0xfc>)
 80018a8:	f002 fbe6 	bl	8004078 <HAL_TIM_ConfigClockSource>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80018b2:	f000 fa79 	bl	8001da8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80018b6:	481e      	ldr	r0, [pc, #120]	; (8001930 <MX_TIM4_Init+0xfc>)
 80018b8:	f002 f8c7 	bl	8003a4a <HAL_TIM_PWM_Init>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80018c2:	f000 fa71 	bl	8001da8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018c6:	2300      	movs	r3, #0
 80018c8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018ca:	2300      	movs	r3, #0
 80018cc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80018ce:	f107 0320 	add.w	r3, r7, #32
 80018d2:	4619      	mov	r1, r3
 80018d4:	4816      	ldr	r0, [pc, #88]	; (8001930 <MX_TIM4_Init+0xfc>)
 80018d6:	f002 ffa7 	bl	8004828 <HAL_TIMEx_MasterConfigSynchronization>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80018e0:	f000 fa62 	bl	8001da8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018e4:	2360      	movs	r3, #96	; 0x60
 80018e6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80018e8:	2300      	movs	r3, #0
 80018ea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80018ec:	2302      	movs	r3, #2
 80018ee:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018f0:	2300      	movs	r3, #0
 80018f2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80018f4:	1d3b      	adds	r3, r7, #4
 80018f6:	2208      	movs	r2, #8
 80018f8:	4619      	mov	r1, r3
 80018fa:	480d      	ldr	r0, [pc, #52]	; (8001930 <MX_TIM4_Init+0xfc>)
 80018fc:	f002 fafa 	bl	8003ef4 <HAL_TIM_PWM_ConfigChannel>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001906:	f000 fa4f 	bl	8001da8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800190a:	1d3b      	adds	r3, r7, #4
 800190c:	220c      	movs	r2, #12
 800190e:	4619      	mov	r1, r3
 8001910:	4807      	ldr	r0, [pc, #28]	; (8001930 <MX_TIM4_Init+0xfc>)
 8001912:	f002 faef 	bl	8003ef4 <HAL_TIM_PWM_ConfigChannel>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 800191c:	f000 fa44 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001920:	4803      	ldr	r0, [pc, #12]	; (8001930 <MX_TIM4_Init+0xfc>)
 8001922:	f000 fb91 	bl	8002048 <HAL_TIM_MspPostInit>

}
 8001926:	bf00      	nop
 8001928:	3738      	adds	r7, #56	; 0x38
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	20000298 	.word	0x20000298
 8001934:	40000800 	.word	0x40000800

08001938 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b08c      	sub	sp, #48	; 0x30
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800193e:	f107 0320 	add.w	r3, r7, #32
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	605a      	str	r2, [r3, #4]
 8001948:	609a      	str	r2, [r3, #8]
 800194a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800194c:	1d3b      	adds	r3, r7, #4
 800194e:	2200      	movs	r2, #0
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	605a      	str	r2, [r3, #4]
 8001954:	609a      	str	r2, [r3, #8]
 8001956:	60da      	str	r2, [r3, #12]
 8001958:	611a      	str	r2, [r3, #16]
 800195a:	615a      	str	r2, [r3, #20]
 800195c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800195e:	4b2b      	ldr	r3, [pc, #172]	; (8001a0c <MX_TIM9_Init+0xd4>)
 8001960:	4a2b      	ldr	r2, [pc, #172]	; (8001a10 <MX_TIM9_Init+0xd8>)
 8001962:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8001964:	4b29      	ldr	r3, [pc, #164]	; (8001a0c <MX_TIM9_Init+0xd4>)
 8001966:	2200      	movs	r2, #0
 8001968:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800196a:	4b28      	ldr	r3, [pc, #160]	; (8001a0c <MX_TIM9_Init+0xd4>)
 800196c:	2200      	movs	r2, #0
 800196e:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 7199;
 8001970:	4b26      	ldr	r3, [pc, #152]	; (8001a0c <MX_TIM9_Init+0xd4>)
 8001972:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001976:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001978:	4b24      	ldr	r3, [pc, #144]	; (8001a0c <MX_TIM9_Init+0xd4>)
 800197a:	2200      	movs	r2, #0
 800197c:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800197e:	4b23      	ldr	r3, [pc, #140]	; (8001a0c <MX_TIM9_Init+0xd4>)
 8001980:	2200      	movs	r2, #0
 8001982:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001984:	4821      	ldr	r0, [pc, #132]	; (8001a0c <MX_TIM9_Init+0xd4>)
 8001986:	f002 f811 	bl	80039ac <HAL_TIM_Base_Init>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8001990:	f000 fa0a 	bl	8001da8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001994:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001998:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800199a:	f107 0320 	add.w	r3, r7, #32
 800199e:	4619      	mov	r1, r3
 80019a0:	481a      	ldr	r0, [pc, #104]	; (8001a0c <MX_TIM9_Init+0xd4>)
 80019a2:	f002 fb69 	bl	8004078 <HAL_TIM_ConfigClockSource>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 80019ac:	f000 f9fc 	bl	8001da8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80019b0:	4816      	ldr	r0, [pc, #88]	; (8001a0c <MX_TIM9_Init+0xd4>)
 80019b2:	f002 f84a 	bl	8003a4a <HAL_TIM_PWM_Init>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 80019bc:	f000 f9f4 	bl	8001da8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019c0:	2360      	movs	r3, #96	; 0x60
 80019c2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019c4:	2300      	movs	r3, #0
 80019c6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80019c8:	2302      	movs	r3, #2
 80019ca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019cc:	2300      	movs	r3, #0
 80019ce:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019d0:	1d3b      	adds	r3, r7, #4
 80019d2:	2200      	movs	r2, #0
 80019d4:	4619      	mov	r1, r3
 80019d6:	480d      	ldr	r0, [pc, #52]	; (8001a0c <MX_TIM9_Init+0xd4>)
 80019d8:	f002 fa8c 	bl	8003ef4 <HAL_TIM_PWM_ConfigChannel>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 80019e2:	f000 f9e1 	bl	8001da8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	2204      	movs	r2, #4
 80019ea:	4619      	mov	r1, r3
 80019ec:	4807      	ldr	r0, [pc, #28]	; (8001a0c <MX_TIM9_Init+0xd4>)
 80019ee:	f002 fa81 	bl	8003ef4 <HAL_TIM_PWM_ConfigChannel>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 80019f8:	f000 f9d6 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 80019fc:	4803      	ldr	r0, [pc, #12]	; (8001a0c <MX_TIM9_Init+0xd4>)
 80019fe:	f000 fb23 	bl	8002048 <HAL_TIM_MspPostInit>

}
 8001a02:	bf00      	nop
 8001a04:	3730      	adds	r7, #48	; 0x30
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	200002e0 	.word	0x200002e0
 8001a10:	40014000 	.word	0x40014000

08001a14 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b08c      	sub	sp, #48	; 0x30
 8001a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a1a:	f107 0320 	add.w	r3, r7, #32
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	605a      	str	r2, [r3, #4]
 8001a24:	609a      	str	r2, [r3, #8]
 8001a26:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a28:	1d3b      	adds	r3, r7, #4
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	601a      	str	r2, [r3, #0]
 8001a2e:	605a      	str	r2, [r3, #4]
 8001a30:	609a      	str	r2, [r3, #8]
 8001a32:	60da      	str	r2, [r3, #12]
 8001a34:	611a      	str	r2, [r3, #16]
 8001a36:	615a      	str	r2, [r3, #20]
 8001a38:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001a3a:	4b2b      	ldr	r3, [pc, #172]	; (8001ae8 <MX_TIM12_Init+0xd4>)
 8001a3c:	4a2b      	ldr	r2, [pc, #172]	; (8001aec <MX_TIM12_Init+0xd8>)
 8001a3e:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 160;
 8001a40:	4b29      	ldr	r3, [pc, #164]	; (8001ae8 <MX_TIM12_Init+0xd4>)
 8001a42:	22a0      	movs	r2, #160	; 0xa0
 8001a44:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a46:	4b28      	ldr	r3, [pc, #160]	; (8001ae8 <MX_TIM12_Init+0xd4>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1000;
 8001a4c:	4b26      	ldr	r3, [pc, #152]	; (8001ae8 <MX_TIM12_Init+0xd4>)
 8001a4e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a52:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a54:	4b24      	ldr	r3, [pc, #144]	; (8001ae8 <MX_TIM12_Init+0xd4>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a5a:	4b23      	ldr	r3, [pc, #140]	; (8001ae8 <MX_TIM12_Init+0xd4>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001a60:	4821      	ldr	r0, [pc, #132]	; (8001ae8 <MX_TIM12_Init+0xd4>)
 8001a62:	f001 ffa3 	bl	80039ac <HAL_TIM_Base_Init>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8001a6c:	f000 f99c 	bl	8001da8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a74:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001a76:	f107 0320 	add.w	r3, r7, #32
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	481a      	ldr	r0, [pc, #104]	; (8001ae8 <MX_TIM12_Init+0xd4>)
 8001a7e:	f002 fafb 	bl	8004078 <HAL_TIM_ConfigClockSource>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8001a88:	f000 f98e 	bl	8001da8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001a8c:	4816      	ldr	r0, [pc, #88]	; (8001ae8 <MX_TIM12_Init+0xd4>)
 8001a8e:	f001 ffdc 	bl	8003a4a <HAL_TIM_PWM_Init>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8001a98:	f000 f986 	bl	8001da8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a9c:	2360      	movs	r3, #96	; 0x60
 8001a9e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001aac:	1d3b      	adds	r3, r7, #4
 8001aae:	2200      	movs	r2, #0
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	480d      	ldr	r0, [pc, #52]	; (8001ae8 <MX_TIM12_Init+0xd4>)
 8001ab4:	f002 fa1e 	bl	8003ef4 <HAL_TIM_PWM_ConfigChannel>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8001abe:	f000 f973 	bl	8001da8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ac2:	1d3b      	adds	r3, r7, #4
 8001ac4:	2204      	movs	r2, #4
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	4807      	ldr	r0, [pc, #28]	; (8001ae8 <MX_TIM12_Init+0xd4>)
 8001aca:	f002 fa13 	bl	8003ef4 <HAL_TIM_PWM_ConfigChannel>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 8001ad4:	f000 f968 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001ad8:	4803      	ldr	r0, [pc, #12]	; (8001ae8 <MX_TIM12_Init+0xd4>)
 8001ada:	f000 fab5 	bl	8002048 <HAL_TIM_MspPostInit>

}
 8001ade:	bf00      	nop
 8001ae0:	3730      	adds	r7, #48	; 0x30
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20000328 	.word	0x20000328
 8001aec:	40001800 	.word	0x40001800

08001af0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001af4:	4b11      	ldr	r3, [pc, #68]	; (8001b3c <MX_USART3_UART_Init+0x4c>)
 8001af6:	4a12      	ldr	r2, [pc, #72]	; (8001b40 <MX_USART3_UART_Init+0x50>)
 8001af8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001afa:	4b10      	ldr	r3, [pc, #64]	; (8001b3c <MX_USART3_UART_Init+0x4c>)
 8001afc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b00:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b02:	4b0e      	ldr	r3, [pc, #56]	; (8001b3c <MX_USART3_UART_Init+0x4c>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b08:	4b0c      	ldr	r3, [pc, #48]	; (8001b3c <MX_USART3_UART_Init+0x4c>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b0e:	4b0b      	ldr	r3, [pc, #44]	; (8001b3c <MX_USART3_UART_Init+0x4c>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b14:	4b09      	ldr	r3, [pc, #36]	; (8001b3c <MX_USART3_UART_Init+0x4c>)
 8001b16:	220c      	movs	r2, #12
 8001b18:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b1a:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <MX_USART3_UART_Init+0x4c>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b20:	4b06      	ldr	r3, [pc, #24]	; (8001b3c <MX_USART3_UART_Init+0x4c>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001b26:	4805      	ldr	r0, [pc, #20]	; (8001b3c <MX_USART3_UART_Init+0x4c>)
 8001b28:	f002 fefa 	bl	8004920 <HAL_UART_Init>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001b32:	f000 f939 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	20000370 	.word	0x20000370
 8001b40:	40004800 	.word	0x40004800

08001b44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b08a      	sub	sp, #40	; 0x28
 8001b48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b4a:	f107 0314 	add.w	r3, r7, #20
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]
 8001b54:	609a      	str	r2, [r3, #8]
 8001b56:	60da      	str	r2, [r3, #12]
 8001b58:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	613b      	str	r3, [r7, #16]
 8001b5e:	4b3f      	ldr	r3, [pc, #252]	; (8001c5c <MX_GPIO_Init+0x118>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b62:	4a3e      	ldr	r2, [pc, #248]	; (8001c5c <MX_GPIO_Init+0x118>)
 8001b64:	f043 0310 	orr.w	r3, r3, #16
 8001b68:	6313      	str	r3, [r2, #48]	; 0x30
 8001b6a:	4b3c      	ldr	r3, [pc, #240]	; (8001c5c <MX_GPIO_Init+0x118>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6e:	f003 0310 	and.w	r3, r3, #16
 8001b72:	613b      	str	r3, [r7, #16]
 8001b74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	4b38      	ldr	r3, [pc, #224]	; (8001c5c <MX_GPIO_Init+0x118>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7e:	4a37      	ldr	r2, [pc, #220]	; (8001c5c <MX_GPIO_Init+0x118>)
 8001b80:	f043 0301 	orr.w	r3, r3, #1
 8001b84:	6313      	str	r3, [r2, #48]	; 0x30
 8001b86:	4b35      	ldr	r3, [pc, #212]	; (8001c5c <MX_GPIO_Init+0x118>)
 8001b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	60bb      	str	r3, [r7, #8]
 8001b96:	4b31      	ldr	r3, [pc, #196]	; (8001c5c <MX_GPIO_Init+0x118>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9a:	4a30      	ldr	r2, [pc, #192]	; (8001c5c <MX_GPIO_Init+0x118>)
 8001b9c:	f043 0302 	orr.w	r3, r3, #2
 8001ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba2:	4b2e      	ldr	r3, [pc, #184]	; (8001c5c <MX_GPIO_Init+0x118>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba6:	f003 0302 	and.w	r3, r3, #2
 8001baa:	60bb      	str	r3, [r7, #8]
 8001bac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	607b      	str	r3, [r7, #4]
 8001bb2:	4b2a      	ldr	r3, [pc, #168]	; (8001c5c <MX_GPIO_Init+0x118>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb6:	4a29      	ldr	r2, [pc, #164]	; (8001c5c <MX_GPIO_Init+0x118>)
 8001bb8:	f043 0308 	orr.w	r3, r3, #8
 8001bbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bbe:	4b27      	ldr	r3, [pc, #156]	; (8001c5c <MX_GPIO_Init+0x118>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc2:	f003 0308 	and.w	r3, r3, #8
 8001bc6:	607b      	str	r3, [r7, #4]
 8001bc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bca:	2300      	movs	r3, #0
 8001bcc:	603b      	str	r3, [r7, #0]
 8001bce:	4b23      	ldr	r3, [pc, #140]	; (8001c5c <MX_GPIO_Init+0x118>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd2:	4a22      	ldr	r2, [pc, #136]	; (8001c5c <MX_GPIO_Init+0x118>)
 8001bd4:	f043 0304 	orr.w	r3, r3, #4
 8001bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bda:	4b20      	ldr	r3, [pc, #128]	; (8001c5c <MX_GPIO_Init+0x118>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bde:	f003 0304 	and.w	r3, r3, #4
 8001be2:	603b      	str	r3, [r7, #0]
 8001be4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001be6:	2200      	movs	r2, #0
 8001be8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bec:	481c      	ldr	r0, [pc, #112]	; (8001c60 <MX_GPIO_Init+0x11c>)
 8001bee:	f001 fa43 	bl	8003078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED_DC_Pin_Pin|OLED_RES_Pin_Pin|OLED_SDA_Pin_Pin|OLED_SCL_Pin_Pin, GPIO_PIN_RESET);
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 8001bf8:	481a      	ldr	r0, [pc, #104]	; (8001c64 <MX_GPIO_Init+0x120>)
 8001bfa:	f001 fa3d 	bl	8003078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 8001bfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c04:	2301      	movs	r3, #1
 8001c06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8001c10:	f107 0314 	add.w	r3, r7, #20
 8001c14:	4619      	mov	r1, r3
 8001c16:	4812      	ldr	r0, [pc, #72]	; (8001c60 <MX_GPIO_Init+0x11c>)
 8001c18:	f001 f892 	bl	8002d40 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_DC_Pin_Pin OLED_RES_Pin_Pin OLED_SDA_Pin_Pin OLED_SCL_Pin_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin_Pin|OLED_RES_Pin_Pin|OLED_SDA_Pin_Pin|OLED_SCL_Pin_Pin;
 8001c1c:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 8001c20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c22:	2301      	movs	r3, #1
 8001c24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c26:	2300      	movs	r3, #0
 8001c28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c2e:	f107 0314 	add.w	r3, r7, #20
 8001c32:	4619      	mov	r1, r3
 8001c34:	480b      	ldr	r0, [pc, #44]	; (8001c64 <MX_GPIO_Init+0x120>)
 8001c36:	f001 f883 	bl	8002d40 <HAL_GPIO_Init>

  /*Configure GPIO pins : Left_IR_Pin Right_IR_Pin */
  GPIO_InitStruct.Pin = Left_IR_Pin|Right_IR_Pin;
 8001c3a:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001c3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c40:	2300      	movs	r3, #0
 8001c42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c44:	2300      	movs	r3, #0
 8001c46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c48:	f107 0314 	add.w	r3, r7, #20
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	4806      	ldr	r0, [pc, #24]	; (8001c68 <MX_GPIO_Init+0x124>)
 8001c50:	f001 f876 	bl	8002d40 <HAL_GPIO_Init>

}
 8001c54:	bf00      	nop
 8001c56:	3728      	adds	r7, #40	; 0x28
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	40021000 	.word	0x40021000
 8001c64:	40020c00 	.word	0x40020c00
 8001c68:	40020800 	.word	0x40020800

08001c6c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  /* Infinite loop */


  for(;;)
  {
	  uint8_t ch = 'A';
 8001c74:	2341      	movs	r3, #65	; 0x41
 8001c76:	73fb      	strb	r3, [r7, #15]
	  for(;;)
	  {
		//HAL_UART_Transmit(&huart3, (uint8_t *) &ch, 1, 0xFFFF); // send instruction
		if (ch<'Z'){
 8001c78:	7bfb      	ldrb	r3, [r7, #15]
 8001c7a:	2b59      	cmp	r3, #89	; 0x59
 8001c7c:	d803      	bhi.n	8001c86 <StartDefaultTask+0x1a>
			ch++;
 8001c7e:	7bfb      	ldrb	r3, [r7, #15]
 8001c80:	3301      	adds	r3, #1
 8001c82:	73fb      	strb	r3, [r7, #15]
 8001c84:	e001      	b.n	8001c8a <StartDefaultTask+0x1e>
		}
		else{
			ch='A';
 8001c86:	2341      	movs	r3, #65	; 0x41
 8001c88:	73fb      	strb	r3, [r7, #15]
		}
		//sprintf(display_buf, "%c\0", ch);
		//HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
	    osDelay(1000);
 8001c8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c8e:	f003 ffcf 	bl	8005c30 <osDelay>
		if (ch<'Z'){
 8001c92:	e7f1      	b.n	8001c78 <StartDefaultTask+0xc>

08001c94 <encoder>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_encoder */
void encoder(void *argument)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b08e      	sub	sp, #56	; 0x38
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN encoder */
	uint16_t CA, CB, prevCA, prevCB;
	int16_t Adiff, Bdiff;
	int16_t Adiffraw;

	float Adist = 0; //temp vars
 8001c9c:	f04f 0300 	mov.w	r3, #0
 8001ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
	float Bdist = 0;
 8001ca2:	f04f 0300 	mov.w	r3, #0
 8001ca6:	62bb      	str	r3, [r7, #40]	; 0x28

	char buf[20] = "TESTING!";
 8001ca8:	4a39      	ldr	r2, [pc, #228]	; (8001d90 <encoder+0xfc>)
 8001caa:	f107 030c 	add.w	r3, r7, #12
 8001cae:	ca07      	ldmia	r2, {r0, r1, r2}
 8001cb0:	c303      	stmia	r3!, {r0, r1}
 8001cb2:	701a      	strb	r2, [r3, #0]
 8001cb4:	f107 0315 	add.w	r3, r7, #21
 8001cb8:	2200      	movs	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	f8c3 2007 	str.w	r2, [r3, #7]

	prevCA = __HAL_TIM_GET_COUNTER(&htim2);
 8001cc2:	4b34      	ldr	r3, [pc, #208]	; (8001d94 <encoder+0x100>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc8:	86fb      	strh	r3, [r7, #54]	; 0x36
	prevCB = __HAL_TIM_GET_COUNTER(&htim3);
 8001cca:	4b33      	ldr	r3, [pc, #204]	; (8001d98 <encoder+0x104>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd0:	86bb      	strh	r3, [r7, #52]	; 0x34

  /* Infinite loop */
  for(;;)
  {
	  //motor A
	  CA = __HAL_TIM_GET_COUNTER(&htim2);
 8001cd2:	4b30      	ldr	r3, [pc, #192]	; (8001d94 <encoder+0x100>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd8:	84fb      	strh	r3, [r7, #38]	; 0x26
	  Adiffraw = (int16_t) CA - prevCA;
 8001cda:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001cdc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	b29b      	uxth	r3, r3
 8001ce2:	84bb      	strh	r3, [r7, #36]	; 0x24

	  // checking under/over flow
	  if (Adiff > 32767){
		  Adiff = Adiffraw - 65536;
	  }
	  if (Adiff < -32767){
 8001ce4:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8001ce8:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8001cec:	d101      	bne.n	8001cf2 <encoder+0x5e>
		  Adiff = Adiffraw + 65536;
 8001cee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001cf0:	867b      	strh	r3, [r7, #50]	; 0x32
	  }
	  prevCA = CA;
 8001cf2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001cf4:	86fb      	strh	r3, [r7, #54]	; 0x36

	  //motor B
	  CB = __HAL_TIM_GET_COUNTER(&htim3);
 8001cf6:	4b28      	ldr	r3, [pc, #160]	; (8001d98 <encoder+0x104>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cfc:	847b      	strh	r3, [r7, #34]	; 0x22
	  Bdiff = CB - prevCB;
 8001cfe:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8001d00:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	863b      	strh	r3, [r7, #48]	; 0x30

	  // checking under/over flow
	  if (Bdiff > 32767){
		  Bdiff = Bdiff - 65536;
	  }
	  if (Bdiff < -32767){
 8001d08:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8001d0c:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
		  Bdiff = Bdiff + 65536;
	  }
	  prevCB = CB;
 8001d10:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001d12:	86bb      	strh	r3, [r7, #52]	; 0x34


	  Adist += (float)Adiff / ENCODER_COUNTS_PER_REVOLUTION * WHEEL_CIRCUMFERENCE_CM;
 8001d14:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8001d18:	ee07 3a90 	vmov	s15, r3
 8001d1c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d20:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8001d9c <encoder+0x108>
 8001d24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d28:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001da0 <encoder+0x10c>
 8001d2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d30:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001d34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d38:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	  Bdist += (float)Bdiff / ENCODER_COUNTS_PER_REVOLUTION * WHEEL_CIRCUMFERENCE_CM;
 8001d3c:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8001d40:	ee07 3a90 	vmov	s15, r3
 8001d44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d48:	eddf 6a14 	vldr	s13, [pc, #80]	; 8001d9c <encoder+0x108>
 8001d4c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d50:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001da0 <encoder+0x10c>
 8001d54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d58:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001d5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d60:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	  //itoa(Adist * 1000, buf, 10);
	  sprintf(buf, "%d %d", CA, Adiffraw);
 8001d64:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001d66:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001d6a:	f107 000c 	add.w	r0, r7, #12
 8001d6e:	490d      	ldr	r1, [pc, #52]	; (8001da4 <encoder+0x110>)
 8001d70:	f007 f8b6 	bl	8008ee0 <siprintf>
	  //OLED_ShowString(10,20, buf);
	  display(buf, 2);
 8001d74:	f107 030c 	add.w	r3, r7, #12
 8001d78:	2102      	movs	r1, #2
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7ff f8a6 	bl	8000ecc <display>
	  vTaskDelay(pdMS_TO_TICKS(1));
 8001d80:	2001      	movs	r0, #1
 8001d82:	f004 ff21 	bl	8006bc8 <vTaskDelay>
	  osDelay(1); // idk why but it breaks if theres no delay.
 8001d86:	2001      	movs	r0, #1
 8001d88:	f003 ff52 	bl	8005c30 <osDelay>
	  CA = __HAL_TIM_GET_COUNTER(&htim2);
 8001d8c:	e7a1      	b.n	8001cd2 <encoder+0x3e>
 8001d8e:	bf00      	nop
 8001d90:	0800bf48 	.word	0x0800bf48
 8001d94:	20000208 	.word	0x20000208
 8001d98:	20000250 	.word	0x20000250
 8001d9c:	44c08000 	.word	0x44c08000
 8001da0:	41a347ae 	.word	0x41a347ae
 8001da4:	0800bf40 	.word	0x0800bf40

08001da8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dac:	b672      	cpsid	i
}
 8001dae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001db0:	e7fe      	b.n	8001db0 <Error_Handler+0x8>
	...

08001db4 <IR_Sensors_Init>:
#include "sensor.h"

void IR_Sensors_Init(void){
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b086      	sub	sp, #24
 8001db8:	af00      	add	r7, sp, #0
  // Both pins are on Port C
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	603b      	str	r3, [r7, #0]
 8001dbe:	4b16      	ldr	r3, [pc, #88]	; (8001e18 <IR_Sensors_Init+0x64>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc2:	4a15      	ldr	r2, [pc, #84]	; (8001e18 <IR_Sensors_Init+0x64>)
 8001dc4:	f043 0304 	orr.w	r3, r3, #4
 8001dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dca:	4b13      	ldr	r3, [pc, #76]	; (8001e18 <IR_Sensors_Init+0x64>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dce:	f003 0304 	and.w	r3, r3, #4
 8001dd2:	603b      	str	r3, [r7, #0]
 8001dd4:	683b      	ldr	r3, [r7, #0]

  GPIO_InitTypeDef g = {0};
 8001dd6:	1d3b      	adds	r3, r7, #4
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	609a      	str	r2, [r3, #8]
 8001de0:	60da      	str	r2, [r3, #12]
 8001de2:	611a      	str	r2, [r3, #16]
  g.Mode  = GPIO_MODE_INPUT;
 8001de4:	2300      	movs	r3, #0
 8001de6:	60bb      	str	r3, [r7, #8]
  g.Pull  = GPIO_NOPULL;          // If your module is open-drain, use GPIO_PULLUP
 8001de8:	2300      	movs	r3, #0
 8001dea:	60fb      	str	r3, [r7, #12]
  g.Speed = GPIO_SPEED_FREQ_LOW;
 8001dec:	2300      	movs	r3, #0
 8001dee:	613b      	str	r3, [r7, #16]

  // LEFT -> PC6
  g.Pin = IR_LEFT_Pin;
 8001df0:	2340      	movs	r3, #64	; 0x40
 8001df2:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(IR_LEFT_GPIO_Port, &g);
 8001df4:	1d3b      	adds	r3, r7, #4
 8001df6:	4619      	mov	r1, r3
 8001df8:	4808      	ldr	r0, [pc, #32]	; (8001e1c <IR_Sensors_Init+0x68>)
 8001dfa:	f000 ffa1 	bl	8002d40 <HAL_GPIO_Init>

  // RIGHT -> PC9
  g.Pin = IR_RIGHT_Pin;
 8001dfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e02:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(IR_RIGHT_GPIO_Port, &g);
 8001e04:	1d3b      	adds	r3, r7, #4
 8001e06:	4619      	mov	r1, r3
 8001e08:	4804      	ldr	r0, [pc, #16]	; (8001e1c <IR_Sensors_Init+0x68>)
 8001e0a:	f000 ff99 	bl	8002d40 <HAL_GPIO_Init>
}
 8001e0e:	bf00      	nop
 8001e10:	3718      	adds	r7, #24
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	40023800 	.word	0x40023800
 8001e1c:	40020800 	.word	0x40020800

08001e20 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	607b      	str	r3, [r7, #4]
 8001e2a:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <HAL_MspInit+0x54>)
 8001e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e2e:	4a11      	ldr	r2, [pc, #68]	; (8001e74 <HAL_MspInit+0x54>)
 8001e30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e34:	6453      	str	r3, [r2, #68]	; 0x44
 8001e36:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <HAL_MspInit+0x54>)
 8001e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e3e:	607b      	str	r3, [r7, #4]
 8001e40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	603b      	str	r3, [r7, #0]
 8001e46:	4b0b      	ldr	r3, [pc, #44]	; (8001e74 <HAL_MspInit+0x54>)
 8001e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4a:	4a0a      	ldr	r2, [pc, #40]	; (8001e74 <HAL_MspInit+0x54>)
 8001e4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e50:	6413      	str	r3, [r2, #64]	; 0x40
 8001e52:	4b08      	ldr	r3, [pc, #32]	; (8001e74 <HAL_MspInit+0x54>)
 8001e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e5a:	603b      	str	r3, [r7, #0]
 8001e5c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e5e:	2200      	movs	r2, #0
 8001e60:	210f      	movs	r1, #15
 8001e62:	f06f 0001 	mvn.w	r0, #1
 8001e66:	f000 fea2 	bl	8002bae <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e6a:	bf00      	nop
 8001e6c:	3708      	adds	r7, #8
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	40023800 	.word	0x40023800

08001e78 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b08c      	sub	sp, #48	; 0x30
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e80:	f107 031c 	add.w	r3, r7, #28
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
 8001e8e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e98:	d12d      	bne.n	8001ef6 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	61bb      	str	r3, [r7, #24]
 8001e9e:	4b3f      	ldr	r3, [pc, #252]	; (8001f9c <HAL_TIM_Encoder_MspInit+0x124>)
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea2:	4a3e      	ldr	r2, [pc, #248]	; (8001f9c <HAL_TIM_Encoder_MspInit+0x124>)
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eaa:	4b3c      	ldr	r3, [pc, #240]	; (8001f9c <HAL_TIM_Encoder_MspInit+0x124>)
 8001eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	61bb      	str	r3, [r7, #24]
 8001eb4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	617b      	str	r3, [r7, #20]
 8001eba:	4b38      	ldr	r3, [pc, #224]	; (8001f9c <HAL_TIM_Encoder_MspInit+0x124>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ebe:	4a37      	ldr	r2, [pc, #220]	; (8001f9c <HAL_TIM_Encoder_MspInit+0x124>)
 8001ec0:	f043 0301 	orr.w	r3, r3, #1
 8001ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec6:	4b35      	ldr	r3, [pc, #212]	; (8001f9c <HAL_TIM_Encoder_MspInit+0x124>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	617b      	str	r3, [r7, #20]
 8001ed0:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 8001ed2:	f248 0302 	movw	r3, #32770	; 0x8002
 8001ed6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001edc:	2300      	movs	r3, #0
 8001ede:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee8:	f107 031c 	add.w	r3, r7, #28
 8001eec:	4619      	mov	r1, r3
 8001eee:	482c      	ldr	r0, [pc, #176]	; (8001fa0 <HAL_TIM_Encoder_MspInit+0x128>)
 8001ef0:	f000 ff26 	bl	8002d40 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001ef4:	e04e      	b.n	8001f94 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a2a      	ldr	r2, [pc, #168]	; (8001fa4 <HAL_TIM_Encoder_MspInit+0x12c>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d149      	bne.n	8001f94 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f00:	2300      	movs	r3, #0
 8001f02:	613b      	str	r3, [r7, #16]
 8001f04:	4b25      	ldr	r3, [pc, #148]	; (8001f9c <HAL_TIM_Encoder_MspInit+0x124>)
 8001f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f08:	4a24      	ldr	r2, [pc, #144]	; (8001f9c <HAL_TIM_Encoder_MspInit+0x124>)
 8001f0a:	f043 0302 	orr.w	r3, r3, #2
 8001f0e:	6413      	str	r3, [r2, #64]	; 0x40
 8001f10:	4b22      	ldr	r3, [pc, #136]	; (8001f9c <HAL_TIM_Encoder_MspInit+0x124>)
 8001f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f14:	f003 0302 	and.w	r3, r3, #2
 8001f18:	613b      	str	r3, [r7, #16]
 8001f1a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	4b1e      	ldr	r3, [pc, #120]	; (8001f9c <HAL_TIM_Encoder_MspInit+0x124>)
 8001f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f24:	4a1d      	ldr	r2, [pc, #116]	; (8001f9c <HAL_TIM_Encoder_MspInit+0x124>)
 8001f26:	f043 0301 	orr.w	r3, r3, #1
 8001f2a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f2c:	4b1b      	ldr	r3, [pc, #108]	; (8001f9c <HAL_TIM_Encoder_MspInit+0x124>)
 8001f2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f30:	f003 0301 	and.w	r3, r3, #1
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f38:	2300      	movs	r3, #0
 8001f3a:	60bb      	str	r3, [r7, #8]
 8001f3c:	4b17      	ldr	r3, [pc, #92]	; (8001f9c <HAL_TIM_Encoder_MspInit+0x124>)
 8001f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f40:	4a16      	ldr	r2, [pc, #88]	; (8001f9c <HAL_TIM_Encoder_MspInit+0x124>)
 8001f42:	f043 0302 	orr.w	r3, r3, #2
 8001f46:	6313      	str	r3, [r2, #48]	; 0x30
 8001f48:	4b14      	ldr	r3, [pc, #80]	; (8001f9c <HAL_TIM_Encoder_MspInit+0x124>)
 8001f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4c:	f003 0302 	and.w	r3, r3, #2
 8001f50:	60bb      	str	r3, [r7, #8]
 8001f52:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f54:	2380      	movs	r3, #128	; 0x80
 8001f56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f58:	2302      	movs	r3, #2
 8001f5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f60:	2300      	movs	r3, #0
 8001f62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f64:	2302      	movs	r3, #2
 8001f66:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f68:	f107 031c 	add.w	r3, r7, #28
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	480c      	ldr	r0, [pc, #48]	; (8001fa0 <HAL_TIM_Encoder_MspInit+0x128>)
 8001f70:	f000 fee6 	bl	8002d40 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001f74:	2310      	movs	r3, #16
 8001f76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f78:	2302      	movs	r3, #2
 8001f7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f80:	2300      	movs	r3, #0
 8001f82:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f84:	2302      	movs	r3, #2
 8001f86:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f88:	f107 031c 	add.w	r3, r7, #28
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	4806      	ldr	r0, [pc, #24]	; (8001fa8 <HAL_TIM_Encoder_MspInit+0x130>)
 8001f90:	f000 fed6 	bl	8002d40 <HAL_GPIO_Init>
}
 8001f94:	bf00      	nop
 8001f96:	3730      	adds	r7, #48	; 0x30
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	40020000 	.word	0x40020000
 8001fa4:	40000400 	.word	0x40000400
 8001fa8:	40020400 	.word	0x40020400

08001fac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b087      	sub	sp, #28
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a1f      	ldr	r2, [pc, #124]	; (8002038 <HAL_TIM_Base_MspInit+0x8c>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d10e      	bne.n	8001fdc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	617b      	str	r3, [r7, #20]
 8001fc2:	4b1e      	ldr	r3, [pc, #120]	; (800203c <HAL_TIM_Base_MspInit+0x90>)
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc6:	4a1d      	ldr	r2, [pc, #116]	; (800203c <HAL_TIM_Base_MspInit+0x90>)
 8001fc8:	f043 0304 	orr.w	r3, r3, #4
 8001fcc:	6413      	str	r3, [r2, #64]	; 0x40
 8001fce:	4b1b      	ldr	r3, [pc, #108]	; (800203c <HAL_TIM_Base_MspInit+0x90>)
 8001fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd2:	f003 0304 	and.w	r3, r3, #4
 8001fd6:	617b      	str	r3, [r7, #20]
 8001fd8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8001fda:	e026      	b.n	800202a <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM9)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a17      	ldr	r2, [pc, #92]	; (8002040 <HAL_TIM_Base_MspInit+0x94>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d10e      	bne.n	8002004 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	613b      	str	r3, [r7, #16]
 8001fea:	4b14      	ldr	r3, [pc, #80]	; (800203c <HAL_TIM_Base_MspInit+0x90>)
 8001fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fee:	4a13      	ldr	r2, [pc, #76]	; (800203c <HAL_TIM_Base_MspInit+0x90>)
 8001ff0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ff4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ff6:	4b11      	ldr	r3, [pc, #68]	; (800203c <HAL_TIM_Base_MspInit+0x90>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ffe:	613b      	str	r3, [r7, #16]
 8002000:	693b      	ldr	r3, [r7, #16]
}
 8002002:	e012      	b.n	800202a <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM12)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a0e      	ldr	r2, [pc, #56]	; (8002044 <HAL_TIM_Base_MspInit+0x98>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d10d      	bne.n	800202a <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	60fb      	str	r3, [r7, #12]
 8002012:	4b0a      	ldr	r3, [pc, #40]	; (800203c <HAL_TIM_Base_MspInit+0x90>)
 8002014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002016:	4a09      	ldr	r2, [pc, #36]	; (800203c <HAL_TIM_Base_MspInit+0x90>)
 8002018:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800201c:	6413      	str	r3, [r2, #64]	; 0x40
 800201e:	4b07      	ldr	r3, [pc, #28]	; (800203c <HAL_TIM_Base_MspInit+0x90>)
 8002020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002022:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002026:	60fb      	str	r3, [r7, #12]
 8002028:	68fb      	ldr	r3, [r7, #12]
}
 800202a:	bf00      	nop
 800202c:	371c      	adds	r7, #28
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	40000800 	.word	0x40000800
 800203c:	40023800 	.word	0x40023800
 8002040:	40014000 	.word	0x40014000
 8002044:	40001800 	.word	0x40001800

08002048 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b08a      	sub	sp, #40	; 0x28
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002050:	f107 0314 	add.w	r3, r7, #20
 8002054:	2200      	movs	r2, #0
 8002056:	601a      	str	r2, [r3, #0]
 8002058:	605a      	str	r2, [r3, #4]
 800205a:	609a      	str	r2, [r3, #8]
 800205c:	60da      	str	r2, [r3, #12]
 800205e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a37      	ldr	r2, [pc, #220]	; (8002144 <HAL_TIM_MspPostInit+0xfc>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d11f      	bne.n	80020aa <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800206a:	2300      	movs	r3, #0
 800206c:	613b      	str	r3, [r7, #16]
 800206e:	4b36      	ldr	r3, [pc, #216]	; (8002148 <HAL_TIM_MspPostInit+0x100>)
 8002070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002072:	4a35      	ldr	r2, [pc, #212]	; (8002148 <HAL_TIM_MspPostInit+0x100>)
 8002074:	f043 0302 	orr.w	r3, r3, #2
 8002078:	6313      	str	r3, [r2, #48]	; 0x30
 800207a:	4b33      	ldr	r3, [pc, #204]	; (8002148 <HAL_TIM_MspPostInit+0x100>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	613b      	str	r3, [r7, #16]
 8002084:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002086:	f44f 7340 	mov.w	r3, #768	; 0x300
 800208a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800208c:	2302      	movs	r3, #2
 800208e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002090:	2300      	movs	r3, #0
 8002092:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002094:	2300      	movs	r3, #0
 8002096:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002098:	2302      	movs	r3, #2
 800209a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800209c:	f107 0314 	add.w	r3, r7, #20
 80020a0:	4619      	mov	r1, r3
 80020a2:	482a      	ldr	r0, [pc, #168]	; (800214c <HAL_TIM_MspPostInit+0x104>)
 80020a4:	f000 fe4c 	bl	8002d40 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80020a8:	e047      	b.n	800213a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM9)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a28      	ldr	r2, [pc, #160]	; (8002150 <HAL_TIM_MspPostInit+0x108>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d11e      	bne.n	80020f2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020b4:	2300      	movs	r3, #0
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	4b23      	ldr	r3, [pc, #140]	; (8002148 <HAL_TIM_MspPostInit+0x100>)
 80020ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020bc:	4a22      	ldr	r2, [pc, #136]	; (8002148 <HAL_TIM_MspPostInit+0x100>)
 80020be:	f043 0310 	orr.w	r3, r3, #16
 80020c2:	6313      	str	r3, [r2, #48]	; 0x30
 80020c4:	4b20      	ldr	r3, [pc, #128]	; (8002148 <HAL_TIM_MspPostInit+0x100>)
 80020c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c8:	f003 0310 	and.w	r3, r3, #16
 80020cc:	60fb      	str	r3, [r7, #12]
 80020ce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80020d0:	2360      	movs	r3, #96	; 0x60
 80020d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d4:	2302      	movs	r3, #2
 80020d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d8:	2300      	movs	r3, #0
 80020da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020dc:	2300      	movs	r3, #0
 80020de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80020e0:	2303      	movs	r3, #3
 80020e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020e4:	f107 0314 	add.w	r3, r7, #20
 80020e8:	4619      	mov	r1, r3
 80020ea:	481a      	ldr	r0, [pc, #104]	; (8002154 <HAL_TIM_MspPostInit+0x10c>)
 80020ec:	f000 fe28 	bl	8002d40 <HAL_GPIO_Init>
}
 80020f0:	e023      	b.n	800213a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM12)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a18      	ldr	r2, [pc, #96]	; (8002158 <HAL_TIM_MspPostInit+0x110>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d11e      	bne.n	800213a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020fc:	2300      	movs	r3, #0
 80020fe:	60bb      	str	r3, [r7, #8]
 8002100:	4b11      	ldr	r3, [pc, #68]	; (8002148 <HAL_TIM_MspPostInit+0x100>)
 8002102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002104:	4a10      	ldr	r2, [pc, #64]	; (8002148 <HAL_TIM_MspPostInit+0x100>)
 8002106:	f043 0302 	orr.w	r3, r3, #2
 800210a:	6313      	str	r3, [r2, #48]	; 0x30
 800210c:	4b0e      	ldr	r3, [pc, #56]	; (8002148 <HAL_TIM_MspPostInit+0x100>)
 800210e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002110:	f003 0302 	and.w	r3, r3, #2
 8002114:	60bb      	str	r3, [r7, #8]
 8002116:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002118:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800211c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211e:	2302      	movs	r3, #2
 8002120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002122:	2300      	movs	r3, #0
 8002124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002126:	2300      	movs	r3, #0
 8002128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800212a:	2309      	movs	r3, #9
 800212c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800212e:	f107 0314 	add.w	r3, r7, #20
 8002132:	4619      	mov	r1, r3
 8002134:	4805      	ldr	r0, [pc, #20]	; (800214c <HAL_TIM_MspPostInit+0x104>)
 8002136:	f000 fe03 	bl	8002d40 <HAL_GPIO_Init>
}
 800213a:	bf00      	nop
 800213c:	3728      	adds	r7, #40	; 0x28
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	40000800 	.word	0x40000800
 8002148:	40023800 	.word	0x40023800
 800214c:	40020400 	.word	0x40020400
 8002150:	40014000 	.word	0x40014000
 8002154:	40021000 	.word	0x40021000
 8002158:	40001800 	.word	0x40001800

0800215c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b08a      	sub	sp, #40	; 0x28
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002164:	f107 0314 	add.w	r3, r7, #20
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	609a      	str	r2, [r3, #8]
 8002170:	60da      	str	r2, [r3, #12]
 8002172:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a1d      	ldr	r2, [pc, #116]	; (80021f0 <HAL_UART_MspInit+0x94>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d134      	bne.n	80021e8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	4b1c      	ldr	r3, [pc, #112]	; (80021f4 <HAL_UART_MspInit+0x98>)
 8002184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002186:	4a1b      	ldr	r2, [pc, #108]	; (80021f4 <HAL_UART_MspInit+0x98>)
 8002188:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800218c:	6413      	str	r3, [r2, #64]	; 0x40
 800218e:	4b19      	ldr	r3, [pc, #100]	; (80021f4 <HAL_UART_MspInit+0x98>)
 8002190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002192:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002196:	613b      	str	r3, [r7, #16]
 8002198:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	4b15      	ldr	r3, [pc, #84]	; (80021f4 <HAL_UART_MspInit+0x98>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	4a14      	ldr	r2, [pc, #80]	; (80021f4 <HAL_UART_MspInit+0x98>)
 80021a4:	f043 0308 	orr.w	r3, r3, #8
 80021a8:	6313      	str	r3, [r2, #48]	; 0x30
 80021aa:	4b12      	ldr	r3, [pc, #72]	; (80021f4 <HAL_UART_MspInit+0x98>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ae:	f003 0308 	and.w	r3, r3, #8
 80021b2:	60fb      	str	r3, [r7, #12]
 80021b4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021b6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80021ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021bc:	2302      	movs	r3, #2
 80021be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c0:	2300      	movs	r3, #0
 80021c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021c4:	2303      	movs	r3, #3
 80021c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80021c8:	2307      	movs	r3, #7
 80021ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021cc:	f107 0314 	add.w	r3, r7, #20
 80021d0:	4619      	mov	r1, r3
 80021d2:	4809      	ldr	r0, [pc, #36]	; (80021f8 <HAL_UART_MspInit+0x9c>)
 80021d4:	f000 fdb4 	bl	8002d40 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80021d8:	2200      	movs	r2, #0
 80021da:	2105      	movs	r1, #5
 80021dc:	2027      	movs	r0, #39	; 0x27
 80021de:	f000 fce6 	bl	8002bae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80021e2:	2027      	movs	r0, #39	; 0x27
 80021e4:	f000 fcff 	bl	8002be6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80021e8:	bf00      	nop
 80021ea:	3728      	adds	r7, #40	; 0x28
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	40004800 	.word	0x40004800
 80021f4:	40023800 	.word	0x40023800
 80021f8:	40020c00 	.word	0x40020c00

080021fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002200:	e7fe      	b.n	8002200 <NMI_Handler+0x4>

08002202 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002202:	b480      	push	{r7}
 8002204:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002206:	e7fe      	b.n	8002206 <HardFault_Handler+0x4>

08002208 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800220c:	e7fe      	b.n	800220c <MemManage_Handler+0x4>

0800220e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800220e:	b480      	push	{r7}
 8002210:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002212:	e7fe      	b.n	8002212 <BusFault_Handler+0x4>

08002214 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002218:	e7fe      	b.n	8002218 <UsageFault_Handler+0x4>

0800221a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800221a:	b480      	push	{r7}
 800221c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800221e:	bf00      	nop
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800222c:	f000 fba0 	bl	8002970 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002230:	f005 f946 	bl	80074c0 <xTaskGetSchedulerState>
 8002234:	4603      	mov	r3, r0
 8002236:	2b01      	cmp	r3, #1
 8002238:	d001      	beq.n	800223e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800223a:	f005 ff2d 	bl	8008098 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800223e:	bf00      	nop
 8002240:	bd80      	pop	{r7, pc}
	...

08002244 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002248:	4802      	ldr	r0, [pc, #8]	; (8002254 <USART3_IRQHandler+0x10>)
 800224a:	f002 fc79 	bl	8004b40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800224e:	bf00      	nop
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	20000370 	.word	0x20000370

08002258 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
	return 1;
 800225c:	2301      	movs	r3, #1
}
 800225e:	4618      	mov	r0, r3
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr

08002268 <_kill>:

int _kill(int pid, int sig)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002272:	f006 f98b 	bl	800858c <__errno>
 8002276:	4603      	mov	r3, r0
 8002278:	2216      	movs	r2, #22
 800227a:	601a      	str	r2, [r3, #0]
	return -1;
 800227c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002280:	4618      	mov	r0, r3
 8002282:	3708      	adds	r7, #8
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}

08002288 <_exit>:

void _exit (int status)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002290:	f04f 31ff 	mov.w	r1, #4294967295
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f7ff ffe7 	bl	8002268 <_kill>
	while (1) {}		/* Make sure we hang here */
 800229a:	e7fe      	b.n	800229a <_exit+0x12>

0800229c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	60f8      	str	r0, [r7, #12]
 80022a4:	60b9      	str	r1, [r7, #8]
 80022a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022a8:	2300      	movs	r3, #0
 80022aa:	617b      	str	r3, [r7, #20]
 80022ac:	e00a      	b.n	80022c4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80022ae:	f3af 8000 	nop.w
 80022b2:	4601      	mov	r1, r0
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	1c5a      	adds	r2, r3, #1
 80022b8:	60ba      	str	r2, [r7, #8]
 80022ba:	b2ca      	uxtb	r2, r1
 80022bc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	3301      	adds	r3, #1
 80022c2:	617b      	str	r3, [r7, #20]
 80022c4:	697a      	ldr	r2, [r7, #20]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	dbf0      	blt.n	80022ae <_read+0x12>
	}

return len;
 80022cc:	687b      	ldr	r3, [r7, #4]
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3718      	adds	r7, #24
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}

080022d6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022d6:	b580      	push	{r7, lr}
 80022d8:	b086      	sub	sp, #24
 80022da:	af00      	add	r7, sp, #0
 80022dc:	60f8      	str	r0, [r7, #12]
 80022de:	60b9      	str	r1, [r7, #8]
 80022e0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022e2:	2300      	movs	r3, #0
 80022e4:	617b      	str	r3, [r7, #20]
 80022e6:	e009      	b.n	80022fc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	1c5a      	adds	r2, r3, #1
 80022ec:	60ba      	str	r2, [r7, #8]
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	4618      	mov	r0, r3
 80022f2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	3301      	adds	r3, #1
 80022fa:	617b      	str	r3, [r7, #20]
 80022fc:	697a      	ldr	r2, [r7, #20]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	429a      	cmp	r2, r3
 8002302:	dbf1      	blt.n	80022e8 <_write+0x12>
	}
	return len;
 8002304:	687b      	ldr	r3, [r7, #4]
}
 8002306:	4618      	mov	r0, r3
 8002308:	3718      	adds	r7, #24
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}

0800230e <_close>:

int _close(int file)
{
 800230e:	b480      	push	{r7}
 8002310:	b083      	sub	sp, #12
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]
	return -1;
 8002316:	f04f 33ff 	mov.w	r3, #4294967295
}
 800231a:	4618      	mov	r0, r3
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr

08002326 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002326:	b480      	push	{r7}
 8002328:	b083      	sub	sp, #12
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
 800232e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002336:	605a      	str	r2, [r3, #4]
	return 0;
 8002338:	2300      	movs	r3, #0
}
 800233a:	4618      	mov	r0, r3
 800233c:	370c      	adds	r7, #12
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr

08002346 <_isatty>:

int _isatty(int file)
{
 8002346:	b480      	push	{r7}
 8002348:	b083      	sub	sp, #12
 800234a:	af00      	add	r7, sp, #0
 800234c:	6078      	str	r0, [r7, #4]
	return 1;
 800234e:	2301      	movs	r3, #1
}
 8002350:	4618      	mov	r0, r3
 8002352:	370c      	adds	r7, #12
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	60f8      	str	r0, [r7, #12]
 8002364:	60b9      	str	r1, [r7, #8]
 8002366:	607a      	str	r2, [r7, #4]
	return 0;
 8002368:	2300      	movs	r3, #0
}
 800236a:	4618      	mov	r0, r3
 800236c:	3714      	adds	r7, #20
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
	...

08002378 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b086      	sub	sp, #24
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002380:	4a14      	ldr	r2, [pc, #80]	; (80023d4 <_sbrk+0x5c>)
 8002382:	4b15      	ldr	r3, [pc, #84]	; (80023d8 <_sbrk+0x60>)
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800238c:	4b13      	ldr	r3, [pc, #76]	; (80023dc <_sbrk+0x64>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d102      	bne.n	800239a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002394:	4b11      	ldr	r3, [pc, #68]	; (80023dc <_sbrk+0x64>)
 8002396:	4a12      	ldr	r2, [pc, #72]	; (80023e0 <_sbrk+0x68>)
 8002398:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800239a:	4b10      	ldr	r3, [pc, #64]	; (80023dc <_sbrk+0x64>)
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4413      	add	r3, r2
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d207      	bcs.n	80023b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023a8:	f006 f8f0 	bl	800858c <__errno>
 80023ac:	4603      	mov	r3, r0
 80023ae:	220c      	movs	r2, #12
 80023b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023b2:	f04f 33ff 	mov.w	r3, #4294967295
 80023b6:	e009      	b.n	80023cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023b8:	4b08      	ldr	r3, [pc, #32]	; (80023dc <_sbrk+0x64>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023be:	4b07      	ldr	r3, [pc, #28]	; (80023dc <_sbrk+0x64>)
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4413      	add	r3, r2
 80023c6:	4a05      	ldr	r2, [pc, #20]	; (80023dc <_sbrk+0x64>)
 80023c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023ca:	68fb      	ldr	r3, [r7, #12]
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3718      	adds	r7, #24
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	20020000 	.word	0x20020000
 80023d8:	00000400 	.word	0x00000400
 80023dc:	20000420 	.word	0x20000420
 80023e0:	20005188 	.word	0x20005188

080023e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023e8:	4b06      	ldr	r3, [pc, #24]	; (8002404 <SystemInit+0x20>)
 80023ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023ee:	4a05      	ldr	r2, [pc, #20]	; (8002404 <SystemInit+0x20>)
 80023f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80023f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023f8:	bf00      	nop
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
 8002402:	bf00      	nop
 8002404:	e000ed00 	.word	0xe000ed00

08002408 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002408:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002440 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800240c:	480d      	ldr	r0, [pc, #52]	; (8002444 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800240e:	490e      	ldr	r1, [pc, #56]	; (8002448 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002410:	4a0e      	ldr	r2, [pc, #56]	; (800244c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002412:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002414:	e002      	b.n	800241c <LoopCopyDataInit>

08002416 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002416:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002418:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800241a:	3304      	adds	r3, #4

0800241c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800241c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800241e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002420:	d3f9      	bcc.n	8002416 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002422:	4a0b      	ldr	r2, [pc, #44]	; (8002450 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002424:	4c0b      	ldr	r4, [pc, #44]	; (8002454 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002426:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002428:	e001      	b.n	800242e <LoopFillZerobss>

0800242a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800242a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800242c:	3204      	adds	r2, #4

0800242e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800242e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002430:	d3fb      	bcc.n	800242a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002432:	f7ff ffd7 	bl	80023e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002436:	f006 f8af 	bl	8008598 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800243a:	f7ff f83d 	bl	80014b8 <main>
  bx  lr    
 800243e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002440:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002444:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002448:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 800244c:	0800cf60 	.word	0x0800cf60
  ldr r2, =_sbss
 8002450:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002454:	20005188 	.word	0x20005188

08002458 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002458:	e7fe      	b.n	8002458 <ADC_IRQHandler>
	...

0800245c <OLED_Refresh_Gram>:

#include "oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8002462:	2300      	movs	r3, #0
 8002464:	71fb      	strb	r3, [r7, #7]
 8002466:	e026      	b.n	80024b6 <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 8002468:	79fb      	ldrb	r3, [r7, #7]
 800246a:	3b50      	subs	r3, #80	; 0x50
 800246c:	b2db      	uxtb	r3, r3
 800246e:	2100      	movs	r1, #0
 8002470:	4618      	mov	r0, r3
 8002472:	f000 f82b 	bl	80024cc <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 8002476:	2100      	movs	r1, #0
 8002478:	2000      	movs	r0, #0
 800247a:	f000 f827 	bl	80024cc <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 800247e:	2100      	movs	r1, #0
 8002480:	2010      	movs	r0, #16
 8002482:	f000 f823 	bl	80024cc <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 8002486:	2300      	movs	r3, #0
 8002488:	71bb      	strb	r3, [r7, #6]
 800248a:	e00d      	b.n	80024a8 <OLED_Refresh_Gram+0x4c>
 800248c:	79ba      	ldrb	r2, [r7, #6]
 800248e:	79fb      	ldrb	r3, [r7, #7]
 8002490:	490d      	ldr	r1, [pc, #52]	; (80024c8 <OLED_Refresh_Gram+0x6c>)
 8002492:	00d2      	lsls	r2, r2, #3
 8002494:	440a      	add	r2, r1
 8002496:	4413      	add	r3, r2
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	2101      	movs	r1, #1
 800249c:	4618      	mov	r0, r3
 800249e:	f000 f815 	bl	80024cc <OLED_WR_Byte>
 80024a2:	79bb      	ldrb	r3, [r7, #6]
 80024a4:	3301      	adds	r3, #1
 80024a6:	71bb      	strb	r3, [r7, #6]
 80024a8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	daed      	bge.n	800248c <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 80024b0:	79fb      	ldrb	r3, [r7, #7]
 80024b2:	3301      	adds	r3, #1
 80024b4:	71fb      	strb	r3, [r7, #7]
 80024b6:	79fb      	ldrb	r3, [r7, #7]
 80024b8:	2b07      	cmp	r3, #7
 80024ba:	d9d5      	bls.n	8002468 <OLED_Refresh_Gram+0xc>
	}   
}
 80024bc:	bf00      	nop
 80024be:	bf00      	nop
 80024c0:	3708      	adds	r7, #8
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20000424 	.word	0x20000424

080024cc <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	4603      	mov	r3, r0
 80024d4:	460a      	mov	r2, r1
 80024d6:	71fb      	strb	r3, [r7, #7]
 80024d8:	4613      	mov	r3, r2
 80024da:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 80024dc:	79bb      	ldrb	r3, [r7, #6]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d006      	beq.n	80024f0 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 80024e2:	2201      	movs	r2, #1
 80024e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024e8:	481e      	ldr	r0, [pc, #120]	; (8002564 <OLED_WR_Byte+0x98>)
 80024ea:	f000 fdc5 	bl	8003078 <HAL_GPIO_WritePin>
 80024ee:	e005      	b.n	80024fc <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 80024f0:	2200      	movs	r2, #0
 80024f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024f6:	481b      	ldr	r0, [pc, #108]	; (8002564 <OLED_WR_Byte+0x98>)
 80024f8:	f000 fdbe 	bl	8003078 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 80024fc:	2300      	movs	r3, #0
 80024fe:	73fb      	strb	r3, [r7, #15]
 8002500:	e022      	b.n	8002548 <OLED_WR_Byte+0x7c>
	{			  
		OLED_SCLK_Clr();
 8002502:	2200      	movs	r2, #0
 8002504:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002508:	4816      	ldr	r0, [pc, #88]	; (8002564 <OLED_WR_Byte+0x98>)
 800250a:	f000 fdb5 	bl	8003078 <HAL_GPIO_WritePin>
		if(dat&0x80)
 800250e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002512:	2b00      	cmp	r3, #0
 8002514:	da06      	bge.n	8002524 <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 8002516:	2201      	movs	r2, #1
 8002518:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800251c:	4811      	ldr	r0, [pc, #68]	; (8002564 <OLED_WR_Byte+0x98>)
 800251e:	f000 fdab 	bl	8003078 <HAL_GPIO_WritePin>
 8002522:	e005      	b.n	8002530 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 8002524:	2200      	movs	r2, #0
 8002526:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800252a:	480e      	ldr	r0, [pc, #56]	; (8002564 <OLED_WR_Byte+0x98>)
 800252c:	f000 fda4 	bl	8003078 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8002530:	2201      	movs	r2, #1
 8002532:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002536:	480b      	ldr	r0, [pc, #44]	; (8002564 <OLED_WR_Byte+0x98>)
 8002538:	f000 fd9e 	bl	8003078 <HAL_GPIO_WritePin>
		dat<<=1;   
 800253c:	79fb      	ldrb	r3, [r7, #7]
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8002542:	7bfb      	ldrb	r3, [r7, #15]
 8002544:	3301      	adds	r3, #1
 8002546:	73fb      	strb	r3, [r7, #15]
 8002548:	7bfb      	ldrb	r3, [r7, #15]
 800254a:	2b07      	cmp	r3, #7
 800254c:	d9d9      	bls.n	8002502 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 800254e:	2201      	movs	r2, #1
 8002550:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002554:	4803      	ldr	r0, [pc, #12]	; (8002564 <OLED_WR_Byte+0x98>)
 8002556:	f000 fd8f 	bl	8003078 <HAL_GPIO_WritePin>
} 
 800255a:	bf00      	nop
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40020c00 	.word	0x40020c00

08002568 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 800256e:	2300      	movs	r3, #0
 8002570:	71fb      	strb	r3, [r7, #7]
 8002572:	e014      	b.n	800259e <OLED_Clear+0x36>
 8002574:	2300      	movs	r3, #0
 8002576:	71bb      	strb	r3, [r7, #6]
 8002578:	e00a      	b.n	8002590 <OLED_Clear+0x28>
 800257a:	79ba      	ldrb	r2, [r7, #6]
 800257c:	79fb      	ldrb	r3, [r7, #7]
 800257e:	490c      	ldr	r1, [pc, #48]	; (80025b0 <OLED_Clear+0x48>)
 8002580:	00d2      	lsls	r2, r2, #3
 8002582:	440a      	add	r2, r1
 8002584:	4413      	add	r3, r2
 8002586:	2200      	movs	r2, #0
 8002588:	701a      	strb	r2, [r3, #0]
 800258a:	79bb      	ldrb	r3, [r7, #6]
 800258c:	3301      	adds	r3, #1
 800258e:	71bb      	strb	r3, [r7, #6]
 8002590:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002594:	2b00      	cmp	r3, #0
 8002596:	daf0      	bge.n	800257a <OLED_Clear+0x12>
 8002598:	79fb      	ldrb	r3, [r7, #7]
 800259a:	3301      	adds	r3, #1
 800259c:	71fb      	strb	r3, [r7, #7]
 800259e:	79fb      	ldrb	r3, [r7, #7]
 80025a0:	2b07      	cmp	r3, #7
 80025a2:	d9e7      	bls.n	8002574 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 80025a4:	f7ff ff5a 	bl	800245c <OLED_Refresh_Gram>
}
 80025a8:	bf00      	nop
 80025aa:	3708      	adds	r7, #8
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	20000424 	.word	0x20000424

080025b4 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	4603      	mov	r3, r0
 80025bc:	71fb      	strb	r3, [r7, #7]
 80025be:	460b      	mov	r3, r1
 80025c0:	71bb      	strb	r3, [r7, #6]
 80025c2:	4613      	mov	r3, r2
 80025c4:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 80025c6:	2300      	movs	r3, #0
 80025c8:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 80025ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	db41      	blt.n	8002656 <OLED_DrawPoint+0xa2>
 80025d2:	79bb      	ldrb	r3, [r7, #6]
 80025d4:	2b3f      	cmp	r3, #63	; 0x3f
 80025d6:	d83e      	bhi.n	8002656 <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 80025d8:	79bb      	ldrb	r3, [r7, #6]
 80025da:	08db      	lsrs	r3, r3, #3
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	f1c3 0307 	rsb	r3, r3, #7
 80025e2:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 80025e4:	79bb      	ldrb	r3, [r7, #6]
 80025e6:	f003 0307 	and.w	r3, r3, #7
 80025ea:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 80025ec:	7b7b      	ldrb	r3, [r7, #13]
 80025ee:	f1c3 0307 	rsb	r3, r3, #7
 80025f2:	2201      	movs	r2, #1
 80025f4:	fa02 f303 	lsl.w	r3, r2, r3
 80025f8:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 80025fa:	797b      	ldrb	r3, [r7, #5]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d012      	beq.n	8002626 <OLED_DrawPoint+0x72>
 8002600:	79fa      	ldrb	r2, [r7, #7]
 8002602:	7bbb      	ldrb	r3, [r7, #14]
 8002604:	4917      	ldr	r1, [pc, #92]	; (8002664 <OLED_DrawPoint+0xb0>)
 8002606:	00d2      	lsls	r2, r2, #3
 8002608:	440a      	add	r2, r1
 800260a:	4413      	add	r3, r2
 800260c:	7818      	ldrb	r0, [r3, #0]
 800260e:	79fa      	ldrb	r2, [r7, #7]
 8002610:	7bbb      	ldrb	r3, [r7, #14]
 8002612:	7bf9      	ldrb	r1, [r7, #15]
 8002614:	4301      	orrs	r1, r0
 8002616:	b2c8      	uxtb	r0, r1
 8002618:	4912      	ldr	r1, [pc, #72]	; (8002664 <OLED_DrawPoint+0xb0>)
 800261a:	00d2      	lsls	r2, r2, #3
 800261c:	440a      	add	r2, r1
 800261e:	4413      	add	r3, r2
 8002620:	4602      	mov	r2, r0
 8002622:	701a      	strb	r2, [r3, #0]
 8002624:	e018      	b.n	8002658 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8002626:	79fa      	ldrb	r2, [r7, #7]
 8002628:	7bbb      	ldrb	r3, [r7, #14]
 800262a:	490e      	ldr	r1, [pc, #56]	; (8002664 <OLED_DrawPoint+0xb0>)
 800262c:	00d2      	lsls	r2, r2, #3
 800262e:	440a      	add	r2, r1
 8002630:	4413      	add	r3, r2
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	b25a      	sxtb	r2, r3
 8002636:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800263a:	43db      	mvns	r3, r3
 800263c:	b25b      	sxtb	r3, r3
 800263e:	4013      	ands	r3, r2
 8002640:	b259      	sxtb	r1, r3
 8002642:	79fa      	ldrb	r2, [r7, #7]
 8002644:	7bbb      	ldrb	r3, [r7, #14]
 8002646:	b2c8      	uxtb	r0, r1
 8002648:	4906      	ldr	r1, [pc, #24]	; (8002664 <OLED_DrawPoint+0xb0>)
 800264a:	00d2      	lsls	r2, r2, #3
 800264c:	440a      	add	r2, r1
 800264e:	4413      	add	r3, r2
 8002650:	4602      	mov	r2, r0
 8002652:	701a      	strb	r2, [r3, #0]
 8002654:	e000      	b.n	8002658 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8002656:	bf00      	nop
}
 8002658:	3714      	adds	r7, #20
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	20000424 	.word	0x20000424

08002668 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8002668:	b590      	push	{r4, r7, lr}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	4604      	mov	r4, r0
 8002670:	4608      	mov	r0, r1
 8002672:	4611      	mov	r1, r2
 8002674:	461a      	mov	r2, r3
 8002676:	4623      	mov	r3, r4
 8002678:	71fb      	strb	r3, [r7, #7]
 800267a:	4603      	mov	r3, r0
 800267c:	71bb      	strb	r3, [r7, #6]
 800267e:	460b      	mov	r3, r1
 8002680:	717b      	strb	r3, [r7, #5]
 8002682:	4613      	mov	r3, r2
 8002684:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8002686:	79bb      	ldrb	r3, [r7, #6]
 8002688:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 800268a:	797b      	ldrb	r3, [r7, #5]
 800268c:	3b20      	subs	r3, #32
 800268e:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8002690:	2300      	movs	r3, #0
 8002692:	73bb      	strb	r3, [r7, #14]
 8002694:	e04d      	b.n	8002732 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8002696:	793b      	ldrb	r3, [r7, #4]
 8002698:	2b0c      	cmp	r3, #12
 800269a:	d10b      	bne.n	80026b4 <OLED_ShowChar+0x4c>
 800269c:	797a      	ldrb	r2, [r7, #5]
 800269e:	7bb9      	ldrb	r1, [r7, #14]
 80026a0:	4828      	ldr	r0, [pc, #160]	; (8002744 <OLED_ShowChar+0xdc>)
 80026a2:	4613      	mov	r3, r2
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	4413      	add	r3, r2
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	4403      	add	r3, r0
 80026ac:	440b      	add	r3, r1
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	73fb      	strb	r3, [r7, #15]
 80026b2:	e007      	b.n	80026c4 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 80026b4:	797a      	ldrb	r2, [r7, #5]
 80026b6:	7bbb      	ldrb	r3, [r7, #14]
 80026b8:	4923      	ldr	r1, [pc, #140]	; (8002748 <OLED_ShowChar+0xe0>)
 80026ba:	0112      	lsls	r2, r2, #4
 80026bc:	440a      	add	r2, r1
 80026be:	4413      	add	r3, r2
 80026c0:	781b      	ldrb	r3, [r3, #0]
 80026c2:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 80026c4:	2300      	movs	r3, #0
 80026c6:	737b      	strb	r3, [r7, #13]
 80026c8:	e02d      	b.n	8002726 <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 80026ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	da07      	bge.n	80026e2 <OLED_ShowChar+0x7a>
 80026d2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80026d6:	79b9      	ldrb	r1, [r7, #6]
 80026d8:	79fb      	ldrb	r3, [r7, #7]
 80026da:	4618      	mov	r0, r3
 80026dc:	f7ff ff6a 	bl	80025b4 <OLED_DrawPoint>
 80026e0:	e00c      	b.n	80026fc <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 80026e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	bf0c      	ite	eq
 80026ea:	2301      	moveq	r3, #1
 80026ec:	2300      	movne	r3, #0
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	461a      	mov	r2, r3
 80026f2:	79b9      	ldrb	r1, [r7, #6]
 80026f4:	79fb      	ldrb	r3, [r7, #7]
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7ff ff5c 	bl	80025b4 <OLED_DrawPoint>
			temp<<=1;
 80026fc:	7bfb      	ldrb	r3, [r7, #15]
 80026fe:	005b      	lsls	r3, r3, #1
 8002700:	73fb      	strb	r3, [r7, #15]
			y++;
 8002702:	79bb      	ldrb	r3, [r7, #6]
 8002704:	3301      	adds	r3, #1
 8002706:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8002708:	79ba      	ldrb	r2, [r7, #6]
 800270a:	7b3b      	ldrb	r3, [r7, #12]
 800270c:	1ad2      	subs	r2, r2, r3
 800270e:	793b      	ldrb	r3, [r7, #4]
 8002710:	429a      	cmp	r2, r3
 8002712:	d105      	bne.n	8002720 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8002714:	7b3b      	ldrb	r3, [r7, #12]
 8002716:	71bb      	strb	r3, [r7, #6]
				x++;
 8002718:	79fb      	ldrb	r3, [r7, #7]
 800271a:	3301      	adds	r3, #1
 800271c:	71fb      	strb	r3, [r7, #7]
				break;
 800271e:	e005      	b.n	800272c <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8002720:	7b7b      	ldrb	r3, [r7, #13]
 8002722:	3301      	adds	r3, #1
 8002724:	737b      	strb	r3, [r7, #13]
 8002726:	7b7b      	ldrb	r3, [r7, #13]
 8002728:	2b07      	cmp	r3, #7
 800272a:	d9ce      	bls.n	80026ca <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 800272c:	7bbb      	ldrb	r3, [r7, #14]
 800272e:	3301      	adds	r3, #1
 8002730:	73bb      	strb	r3, [r7, #14]
 8002732:	7bba      	ldrb	r2, [r7, #14]
 8002734:	793b      	ldrb	r3, [r7, #4]
 8002736:	429a      	cmp	r2, r3
 8002738:	d3ad      	bcc.n	8002696 <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 800273a:	bf00      	nop
 800273c:	bf00      	nop
 800273e:	3714      	adds	r7, #20
 8002740:	46bd      	mov	sp, r7
 8002742:	bd90      	pop	{r4, r7, pc}
 8002744:	0800c094 	.word	0x0800c094
 8002748:	0800c508 	.word	0x0800c508

0800274c <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af02      	add	r7, sp, #8
 8002752:	4603      	mov	r3, r0
 8002754:	603a      	str	r2, [r7, #0]
 8002756:	71fb      	strb	r3, [r7, #7]
 8002758:	460b      	mov	r3, r1
 800275a:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 800275c:	e01f      	b.n	800279e <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 800275e:	79fb      	ldrb	r3, [r7, #7]
 8002760:	2b7a      	cmp	r3, #122	; 0x7a
 8002762:	d904      	bls.n	800276e <OLED_ShowString+0x22>
 8002764:	2300      	movs	r3, #0
 8002766:	71fb      	strb	r3, [r7, #7]
 8002768:	79bb      	ldrb	r3, [r7, #6]
 800276a:	3310      	adds	r3, #16
 800276c:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 800276e:	79bb      	ldrb	r3, [r7, #6]
 8002770:	2b3a      	cmp	r3, #58	; 0x3a
 8002772:	d905      	bls.n	8002780 <OLED_ShowString+0x34>
 8002774:	2300      	movs	r3, #0
 8002776:	71fb      	strb	r3, [r7, #7]
 8002778:	79fb      	ldrb	r3, [r7, #7]
 800277a:	71bb      	strb	r3, [r7, #6]
 800277c:	f7ff fef4 	bl	8002568 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	781a      	ldrb	r2, [r3, #0]
 8002784:	79b9      	ldrb	r1, [r7, #6]
 8002786:	79f8      	ldrb	r0, [r7, #7]
 8002788:	2301      	movs	r3, #1
 800278a:	9300      	str	r3, [sp, #0]
 800278c:	230c      	movs	r3, #12
 800278e:	f7ff ff6b 	bl	8002668 <OLED_ShowChar>
        x+=8;
 8002792:	79fb      	ldrb	r3, [r7, #7]
 8002794:	3308      	adds	r3, #8
 8002796:	71fb      	strb	r3, [r7, #7]
        p++;
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	3301      	adds	r3, #1
 800279c:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d1db      	bne.n	800275e <OLED_ShowString+0x12>
    }  
}	 
 80027a6:	bf00      	nop
 80027a8:	bf00      	nop
 80027aa:	3708      	adds	r7, #8
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <OLED_Init>:

void OLED_Init(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 80027b4:	f000 fc7a 	bl	80030ac <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 80027b8:	4b42      	ldr	r3, [pc, #264]	; (80028c4 <OLED_Init+0x114>)
 80027ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027bc:	4a41      	ldr	r2, [pc, #260]	; (80028c4 <OLED_Init+0x114>)
 80027be:	f023 0301 	bic.w	r3, r3, #1
 80027c2:	6713      	str	r3, [r2, #112]	; 0x70
 80027c4:	4b3f      	ldr	r3, [pc, #252]	; (80028c4 <OLED_Init+0x114>)
 80027c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027c8:	4a3e      	ldr	r2, [pc, #248]	; (80028c4 <OLED_Init+0x114>)
 80027ca:	f023 0304 	bic.w	r3, r3, #4
 80027ce:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 80027d0:	f000 fc80 	bl	80030d4 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 80027d4:	2200      	movs	r2, #0
 80027d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027da:	483b      	ldr	r0, [pc, #236]	; (80028c8 <OLED_Init+0x118>)
 80027dc:	f000 fc4c 	bl	8003078 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80027e0:	2064      	movs	r0, #100	; 0x64
 80027e2:	f000 f8e5 	bl	80029b0 <HAL_Delay>
	OLED_RST_Set();
 80027e6:	2201      	movs	r2, #1
 80027e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027ec:	4836      	ldr	r0, [pc, #216]	; (80028c8 <OLED_Init+0x118>)
 80027ee:	f000 fc43 	bl	8003078 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 80027f2:	2100      	movs	r1, #0
 80027f4:	20ae      	movs	r0, #174	; 0xae
 80027f6:	f7ff fe69 	bl	80024cc <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 80027fa:	2100      	movs	r1, #0
 80027fc:	20d5      	movs	r0, #213	; 0xd5
 80027fe:	f7ff fe65 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8002802:	2100      	movs	r1, #0
 8002804:	2050      	movs	r0, #80	; 0x50
 8002806:	f7ff fe61 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 800280a:	2100      	movs	r1, #0
 800280c:	20a8      	movs	r0, #168	; 0xa8
 800280e:	f7ff fe5d 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8002812:	2100      	movs	r1, #0
 8002814:	203f      	movs	r0, #63	; 0x3f
 8002816:	f7ff fe59 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 800281a:	2100      	movs	r1, #0
 800281c:	20d3      	movs	r0, #211	; 0xd3
 800281e:	f7ff fe55 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8002822:	2100      	movs	r1, #0
 8002824:	2000      	movs	r0, #0
 8002826:	f7ff fe51 	bl	80024cc <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 800282a:	2100      	movs	r1, #0
 800282c:	2040      	movs	r0, #64	; 0x40
 800282e:	f7ff fe4d 	bl	80024cc <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8002832:	2100      	movs	r1, #0
 8002834:	208d      	movs	r0, #141	; 0x8d
 8002836:	f7ff fe49 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 800283a:	2100      	movs	r1, #0
 800283c:	2014      	movs	r0, #20
 800283e:	f7ff fe45 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8002842:	2100      	movs	r1, #0
 8002844:	2020      	movs	r0, #32
 8002846:	f7ff fe41 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 800284a:	2100      	movs	r1, #0
 800284c:	2002      	movs	r0, #2
 800284e:	f7ff fe3d 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8002852:	2100      	movs	r1, #0
 8002854:	20a1      	movs	r0, #161	; 0xa1
 8002856:	f7ff fe39 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 800285a:	2100      	movs	r1, #0
 800285c:	20c0      	movs	r0, #192	; 0xc0
 800285e:	f7ff fe35 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8002862:	2100      	movs	r1, #0
 8002864:	20da      	movs	r0, #218	; 0xda
 8002866:	f7ff fe31 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 800286a:	2100      	movs	r1, #0
 800286c:	2012      	movs	r0, #18
 800286e:	f7ff fe2d 	bl	80024cc <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8002872:	2100      	movs	r1, #0
 8002874:	2081      	movs	r0, #129	; 0x81
 8002876:	f7ff fe29 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 800287a:	2100      	movs	r1, #0
 800287c:	20ef      	movs	r0, #239	; 0xef
 800287e:	f7ff fe25 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8002882:	2100      	movs	r1, #0
 8002884:	20d9      	movs	r0, #217	; 0xd9
 8002886:	f7ff fe21 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 800288a:	2100      	movs	r1, #0
 800288c:	20f1      	movs	r0, #241	; 0xf1
 800288e:	f7ff fe1d 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8002892:	2100      	movs	r1, #0
 8002894:	20db      	movs	r0, #219	; 0xdb
 8002896:	f7ff fe19 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 800289a:	2100      	movs	r1, #0
 800289c:	2030      	movs	r0, #48	; 0x30
 800289e:	f7ff fe15 	bl	80024cc <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 80028a2:	2100      	movs	r1, #0
 80028a4:	20a4      	movs	r0, #164	; 0xa4
 80028a6:	f7ff fe11 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 80028aa:	2100      	movs	r1, #0
 80028ac:	20a6      	movs	r0, #166	; 0xa6
 80028ae:	f7ff fe0d 	bl	80024cc <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 80028b2:	2100      	movs	r1, #0
 80028b4:	20af      	movs	r0, #175	; 0xaf
 80028b6:	f7ff fe09 	bl	80024cc <OLED_WR_Byte>
	OLED_Clear(); 
 80028ba:	f7ff fe55 	bl	8002568 <OLED_Clear>
}
 80028be:	bf00      	nop
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40023800 	.word	0x40023800
 80028c8:	40020c00 	.word	0x40020c00

080028cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028d0:	4b0e      	ldr	r3, [pc, #56]	; (800290c <HAL_Init+0x40>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a0d      	ldr	r2, [pc, #52]	; (800290c <HAL_Init+0x40>)
 80028d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028dc:	4b0b      	ldr	r3, [pc, #44]	; (800290c <HAL_Init+0x40>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a0a      	ldr	r2, [pc, #40]	; (800290c <HAL_Init+0x40>)
 80028e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028e8:	4b08      	ldr	r3, [pc, #32]	; (800290c <HAL_Init+0x40>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a07      	ldr	r2, [pc, #28]	; (800290c <HAL_Init+0x40>)
 80028ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028f4:	2003      	movs	r0, #3
 80028f6:	f000 f94f 	bl	8002b98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028fa:	200f      	movs	r0, #15
 80028fc:	f000 f808 	bl	8002910 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002900:	f7ff fa8e 	bl	8001e20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	40023c00 	.word	0x40023c00

08002910 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002918:	4b12      	ldr	r3, [pc, #72]	; (8002964 <HAL_InitTick+0x54>)
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	4b12      	ldr	r3, [pc, #72]	; (8002968 <HAL_InitTick+0x58>)
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	4619      	mov	r1, r3
 8002922:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002926:	fbb3 f3f1 	udiv	r3, r3, r1
 800292a:	fbb2 f3f3 	udiv	r3, r2, r3
 800292e:	4618      	mov	r0, r3
 8002930:	f000 f967 	bl	8002c02 <HAL_SYSTICK_Config>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e00e      	b.n	800295c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2b0f      	cmp	r3, #15
 8002942:	d80a      	bhi.n	800295a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002944:	2200      	movs	r2, #0
 8002946:	6879      	ldr	r1, [r7, #4]
 8002948:	f04f 30ff 	mov.w	r0, #4294967295
 800294c:	f000 f92f 	bl	8002bae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002950:	4a06      	ldr	r2, [pc, #24]	; (800296c <HAL_InitTick+0x5c>)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002956:	2300      	movs	r3, #0
 8002958:	e000      	b.n	800295c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
}
 800295c:	4618      	mov	r0, r3
 800295e:	3708      	adds	r7, #8
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	2000000c 	.word	0x2000000c
 8002968:	20000014 	.word	0x20000014
 800296c:	20000010 	.word	0x20000010

08002970 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002974:	4b06      	ldr	r3, [pc, #24]	; (8002990 <HAL_IncTick+0x20>)
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	461a      	mov	r2, r3
 800297a:	4b06      	ldr	r3, [pc, #24]	; (8002994 <HAL_IncTick+0x24>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4413      	add	r3, r2
 8002980:	4a04      	ldr	r2, [pc, #16]	; (8002994 <HAL_IncTick+0x24>)
 8002982:	6013      	str	r3, [r2, #0]
}
 8002984:	bf00      	nop
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	20000014 	.word	0x20000014
 8002994:	20000824 	.word	0x20000824

08002998 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  return uwTick;
 800299c:	4b03      	ldr	r3, [pc, #12]	; (80029ac <HAL_GetTick+0x14>)
 800299e:	681b      	ldr	r3, [r3, #0]
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	20000824 	.word	0x20000824

080029b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029b8:	f7ff ffee 	bl	8002998 <HAL_GetTick>
 80029bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029c8:	d005      	beq.n	80029d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029ca:	4b0a      	ldr	r3, [pc, #40]	; (80029f4 <HAL_Delay+0x44>)
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	461a      	mov	r2, r3
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	4413      	add	r3, r2
 80029d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80029d6:	bf00      	nop
 80029d8:	f7ff ffde 	bl	8002998 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	68fa      	ldr	r2, [r7, #12]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d8f7      	bhi.n	80029d8 <HAL_Delay+0x28>
  {
  }
}
 80029e8:	bf00      	nop
 80029ea:	bf00      	nop
 80029ec:	3710      	adds	r7, #16
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	20000014 	.word	0x20000014

080029f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f003 0307 	and.w	r3, r3, #7
 8002a06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a08:	4b0c      	ldr	r3, [pc, #48]	; (8002a3c <__NVIC_SetPriorityGrouping+0x44>)
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a0e:	68ba      	ldr	r2, [r7, #8]
 8002a10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a14:	4013      	ands	r3, r2
 8002a16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a2a:	4a04      	ldr	r2, [pc, #16]	; (8002a3c <__NVIC_SetPriorityGrouping+0x44>)
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	60d3      	str	r3, [r2, #12]
}
 8002a30:	bf00      	nop
 8002a32:	3714      	adds	r7, #20
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr
 8002a3c:	e000ed00 	.word	0xe000ed00

08002a40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a44:	4b04      	ldr	r3, [pc, #16]	; (8002a58 <__NVIC_GetPriorityGrouping+0x18>)
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	0a1b      	lsrs	r3, r3, #8
 8002a4a:	f003 0307 	and.w	r3, r3, #7
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr
 8002a58:	e000ed00 	.word	0xe000ed00

08002a5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	4603      	mov	r3, r0
 8002a64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	db0b      	blt.n	8002a86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a6e:	79fb      	ldrb	r3, [r7, #7]
 8002a70:	f003 021f 	and.w	r2, r3, #31
 8002a74:	4907      	ldr	r1, [pc, #28]	; (8002a94 <__NVIC_EnableIRQ+0x38>)
 8002a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a7a:	095b      	lsrs	r3, r3, #5
 8002a7c:	2001      	movs	r0, #1
 8002a7e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a86:	bf00      	nop
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	e000e100 	.word	0xe000e100

08002a98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	6039      	str	r1, [r7, #0]
 8002aa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	db0a      	blt.n	8002ac2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	b2da      	uxtb	r2, r3
 8002ab0:	490c      	ldr	r1, [pc, #48]	; (8002ae4 <__NVIC_SetPriority+0x4c>)
 8002ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab6:	0112      	lsls	r2, r2, #4
 8002ab8:	b2d2      	uxtb	r2, r2
 8002aba:	440b      	add	r3, r1
 8002abc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ac0:	e00a      	b.n	8002ad8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	b2da      	uxtb	r2, r3
 8002ac6:	4908      	ldr	r1, [pc, #32]	; (8002ae8 <__NVIC_SetPriority+0x50>)
 8002ac8:	79fb      	ldrb	r3, [r7, #7]
 8002aca:	f003 030f 	and.w	r3, r3, #15
 8002ace:	3b04      	subs	r3, #4
 8002ad0:	0112      	lsls	r2, r2, #4
 8002ad2:	b2d2      	uxtb	r2, r2
 8002ad4:	440b      	add	r3, r1
 8002ad6:	761a      	strb	r2, [r3, #24]
}
 8002ad8:	bf00      	nop
 8002ada:	370c      	adds	r7, #12
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr
 8002ae4:	e000e100 	.word	0xe000e100
 8002ae8:	e000ed00 	.word	0xe000ed00

08002aec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b089      	sub	sp, #36	; 0x24
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	60b9      	str	r1, [r7, #8]
 8002af6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f003 0307 	and.w	r3, r3, #7
 8002afe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	f1c3 0307 	rsb	r3, r3, #7
 8002b06:	2b04      	cmp	r3, #4
 8002b08:	bf28      	it	cs
 8002b0a:	2304      	movcs	r3, #4
 8002b0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	3304      	adds	r3, #4
 8002b12:	2b06      	cmp	r3, #6
 8002b14:	d902      	bls.n	8002b1c <NVIC_EncodePriority+0x30>
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	3b03      	subs	r3, #3
 8002b1a:	e000      	b.n	8002b1e <NVIC_EncodePriority+0x32>
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b20:	f04f 32ff 	mov.w	r2, #4294967295
 8002b24:	69bb      	ldr	r3, [r7, #24]
 8002b26:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2a:	43da      	mvns	r2, r3
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	401a      	ands	r2, r3
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b34:	f04f 31ff 	mov.w	r1, #4294967295
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b3e:	43d9      	mvns	r1, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b44:	4313      	orrs	r3, r2
         );
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3724      	adds	r7, #36	; 0x24
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
	...

08002b54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b64:	d301      	bcc.n	8002b6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b66:	2301      	movs	r3, #1
 8002b68:	e00f      	b.n	8002b8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b6a:	4a0a      	ldr	r2, [pc, #40]	; (8002b94 <SysTick_Config+0x40>)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	3b01      	subs	r3, #1
 8002b70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b72:	210f      	movs	r1, #15
 8002b74:	f04f 30ff 	mov.w	r0, #4294967295
 8002b78:	f7ff ff8e 	bl	8002a98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b7c:	4b05      	ldr	r3, [pc, #20]	; (8002b94 <SysTick_Config+0x40>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b82:	4b04      	ldr	r3, [pc, #16]	; (8002b94 <SysTick_Config+0x40>)
 8002b84:	2207      	movs	r2, #7
 8002b86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b88:	2300      	movs	r3, #0
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3708      	adds	r7, #8
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	e000e010 	.word	0xe000e010

08002b98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f7ff ff29 	bl	80029f8 <__NVIC_SetPriorityGrouping>
}
 8002ba6:	bf00      	nop
 8002ba8:	3708      	adds	r7, #8
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}

08002bae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	b086      	sub	sp, #24
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	60b9      	str	r1, [r7, #8]
 8002bb8:	607a      	str	r2, [r7, #4]
 8002bba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bc0:	f7ff ff3e 	bl	8002a40 <__NVIC_GetPriorityGrouping>
 8002bc4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	68b9      	ldr	r1, [r7, #8]
 8002bca:	6978      	ldr	r0, [r7, #20]
 8002bcc:	f7ff ff8e 	bl	8002aec <NVIC_EncodePriority>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bd6:	4611      	mov	r1, r2
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f7ff ff5d 	bl	8002a98 <__NVIC_SetPriority>
}
 8002bde:	bf00      	nop
 8002be0:	3718      	adds	r7, #24
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b082      	sub	sp, #8
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	4603      	mov	r3, r0
 8002bee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f7ff ff31 	bl	8002a5c <__NVIC_EnableIRQ>
}
 8002bfa:	bf00      	nop
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c02:	b580      	push	{r7, lr}
 8002c04:	b082      	sub	sp, #8
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f7ff ffa2 	bl	8002b54 <SysTick_Config>
 8002c10:	4603      	mov	r3, r0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b084      	sub	sp, #16
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c26:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002c28:	f7ff feb6 	bl	8002998 <HAL_GetTick>
 8002c2c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d008      	beq.n	8002c4c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2280      	movs	r2, #128	; 0x80
 8002c3e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e052      	b.n	8002cf2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f022 0216 	bic.w	r2, r2, #22
 8002c5a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	695a      	ldr	r2, [r3, #20]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c6a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d103      	bne.n	8002c7c <HAL_DMA_Abort+0x62>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d007      	beq.n	8002c8c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f022 0208 	bic.w	r2, r2, #8
 8002c8a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f022 0201 	bic.w	r2, r2, #1
 8002c9a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c9c:	e013      	b.n	8002cc6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c9e:	f7ff fe7b 	bl	8002998 <HAL_GetTick>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	2b05      	cmp	r3, #5
 8002caa:	d90c      	bls.n	8002cc6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2220      	movs	r2, #32
 8002cb0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2203      	movs	r2, #3
 8002cb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e015      	b.n	8002cf2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0301 	and.w	r3, r3, #1
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d1e4      	bne.n	8002c9e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cd8:	223f      	movs	r2, #63	; 0x3f
 8002cda:	409a      	lsls	r2, r3
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002cf0:	2300      	movs	r3, #0
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3710      	adds	r7, #16
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}

08002cfa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	b083      	sub	sp, #12
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d004      	beq.n	8002d18 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2280      	movs	r2, #128	; 0x80
 8002d12:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e00c      	b.n	8002d32 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2205      	movs	r2, #5
 8002d1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f022 0201 	bic.w	r2, r2, #1
 8002d2e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002d30:	2300      	movs	r3, #0
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
	...

08002d40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b089      	sub	sp, #36	; 0x24
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d52:	2300      	movs	r3, #0
 8002d54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d56:	2300      	movs	r3, #0
 8002d58:	61fb      	str	r3, [r7, #28]
 8002d5a:	e16b      	b.n	8003034 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	fa02 f303 	lsl.w	r3, r2, r3
 8002d64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	697a      	ldr	r2, [r7, #20]
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d70:	693a      	ldr	r2, [r7, #16]
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	f040 815a 	bne.w	800302e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f003 0303 	and.w	r3, r3, #3
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d005      	beq.n	8002d92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d130      	bne.n	8002df4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	005b      	lsls	r3, r3, #1
 8002d9c:	2203      	movs	r2, #3
 8002d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002da2:	43db      	mvns	r3, r3
 8002da4:	69ba      	ldr	r2, [r7, #24]
 8002da6:	4013      	ands	r3, r2
 8002da8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	68da      	ldr	r2, [r3, #12]
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	005b      	lsls	r3, r3, #1
 8002db2:	fa02 f303 	lsl.w	r3, r2, r3
 8002db6:	69ba      	ldr	r2, [r7, #24]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	69ba      	ldr	r2, [r7, #24]
 8002dc0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002dc8:	2201      	movs	r2, #1
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	43db      	mvns	r3, r3
 8002dd2:	69ba      	ldr	r2, [r7, #24]
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	091b      	lsrs	r3, r3, #4
 8002dde:	f003 0201 	and.w	r2, r3, #1
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	fa02 f303 	lsl.w	r3, r2, r3
 8002de8:	69ba      	ldr	r2, [r7, #24]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	69ba      	ldr	r2, [r7, #24]
 8002df2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f003 0303 	and.w	r3, r3, #3
 8002dfc:	2b03      	cmp	r3, #3
 8002dfe:	d017      	beq.n	8002e30 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	2203      	movs	r2, #3
 8002e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e10:	43db      	mvns	r3, r3
 8002e12:	69ba      	ldr	r2, [r7, #24]
 8002e14:	4013      	ands	r3, r2
 8002e16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	689a      	ldr	r2, [r3, #8]
 8002e1c:	69fb      	ldr	r3, [r7, #28]
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	69ba      	ldr	r2, [r7, #24]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	69ba      	ldr	r2, [r7, #24]
 8002e2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f003 0303 	and.w	r3, r3, #3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d123      	bne.n	8002e84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	08da      	lsrs	r2, r3, #3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	3208      	adds	r2, #8
 8002e44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	f003 0307 	and.w	r3, r3, #7
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	220f      	movs	r2, #15
 8002e54:	fa02 f303 	lsl.w	r3, r2, r3
 8002e58:	43db      	mvns	r3, r3
 8002e5a:	69ba      	ldr	r2, [r7, #24]
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	691a      	ldr	r2, [r3, #16]
 8002e64:	69fb      	ldr	r3, [r7, #28]
 8002e66:	f003 0307 	and.w	r3, r3, #7
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e70:	69ba      	ldr	r2, [r7, #24]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e76:	69fb      	ldr	r3, [r7, #28]
 8002e78:	08da      	lsrs	r2, r3, #3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	3208      	adds	r2, #8
 8002e7e:	69b9      	ldr	r1, [r7, #24]
 8002e80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	2203      	movs	r2, #3
 8002e90:	fa02 f303 	lsl.w	r3, r2, r3
 8002e94:	43db      	mvns	r3, r3
 8002e96:	69ba      	ldr	r2, [r7, #24]
 8002e98:	4013      	ands	r3, r2
 8002e9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f003 0203 	and.w	r2, r3, #3
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	005b      	lsls	r3, r3, #1
 8002ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	f000 80b4 	beq.w	800302e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	60fb      	str	r3, [r7, #12]
 8002eca:	4b60      	ldr	r3, [pc, #384]	; (800304c <HAL_GPIO_Init+0x30c>)
 8002ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ece:	4a5f      	ldr	r2, [pc, #380]	; (800304c <HAL_GPIO_Init+0x30c>)
 8002ed0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ed4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ed6:	4b5d      	ldr	r3, [pc, #372]	; (800304c <HAL_GPIO_Init+0x30c>)
 8002ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ede:	60fb      	str	r3, [r7, #12]
 8002ee0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ee2:	4a5b      	ldr	r2, [pc, #364]	; (8003050 <HAL_GPIO_Init+0x310>)
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	089b      	lsrs	r3, r3, #2
 8002ee8:	3302      	adds	r3, #2
 8002eea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	f003 0303 	and.w	r3, r3, #3
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	220f      	movs	r2, #15
 8002efa:	fa02 f303 	lsl.w	r3, r2, r3
 8002efe:	43db      	mvns	r3, r3
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	4013      	ands	r3, r2
 8002f04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4a52      	ldr	r2, [pc, #328]	; (8003054 <HAL_GPIO_Init+0x314>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d02b      	beq.n	8002f66 <HAL_GPIO_Init+0x226>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a51      	ldr	r2, [pc, #324]	; (8003058 <HAL_GPIO_Init+0x318>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d025      	beq.n	8002f62 <HAL_GPIO_Init+0x222>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4a50      	ldr	r2, [pc, #320]	; (800305c <HAL_GPIO_Init+0x31c>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d01f      	beq.n	8002f5e <HAL_GPIO_Init+0x21e>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4a4f      	ldr	r2, [pc, #316]	; (8003060 <HAL_GPIO_Init+0x320>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d019      	beq.n	8002f5a <HAL_GPIO_Init+0x21a>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a4e      	ldr	r2, [pc, #312]	; (8003064 <HAL_GPIO_Init+0x324>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d013      	beq.n	8002f56 <HAL_GPIO_Init+0x216>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a4d      	ldr	r2, [pc, #308]	; (8003068 <HAL_GPIO_Init+0x328>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d00d      	beq.n	8002f52 <HAL_GPIO_Init+0x212>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a4c      	ldr	r2, [pc, #304]	; (800306c <HAL_GPIO_Init+0x32c>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d007      	beq.n	8002f4e <HAL_GPIO_Init+0x20e>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a4b      	ldr	r2, [pc, #300]	; (8003070 <HAL_GPIO_Init+0x330>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d101      	bne.n	8002f4a <HAL_GPIO_Init+0x20a>
 8002f46:	2307      	movs	r3, #7
 8002f48:	e00e      	b.n	8002f68 <HAL_GPIO_Init+0x228>
 8002f4a:	2308      	movs	r3, #8
 8002f4c:	e00c      	b.n	8002f68 <HAL_GPIO_Init+0x228>
 8002f4e:	2306      	movs	r3, #6
 8002f50:	e00a      	b.n	8002f68 <HAL_GPIO_Init+0x228>
 8002f52:	2305      	movs	r3, #5
 8002f54:	e008      	b.n	8002f68 <HAL_GPIO_Init+0x228>
 8002f56:	2304      	movs	r3, #4
 8002f58:	e006      	b.n	8002f68 <HAL_GPIO_Init+0x228>
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e004      	b.n	8002f68 <HAL_GPIO_Init+0x228>
 8002f5e:	2302      	movs	r3, #2
 8002f60:	e002      	b.n	8002f68 <HAL_GPIO_Init+0x228>
 8002f62:	2301      	movs	r3, #1
 8002f64:	e000      	b.n	8002f68 <HAL_GPIO_Init+0x228>
 8002f66:	2300      	movs	r3, #0
 8002f68:	69fa      	ldr	r2, [r7, #28]
 8002f6a:	f002 0203 	and.w	r2, r2, #3
 8002f6e:	0092      	lsls	r2, r2, #2
 8002f70:	4093      	lsls	r3, r2
 8002f72:	69ba      	ldr	r2, [r7, #24]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f78:	4935      	ldr	r1, [pc, #212]	; (8003050 <HAL_GPIO_Init+0x310>)
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	089b      	lsrs	r3, r3, #2
 8002f7e:	3302      	adds	r3, #2
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f86:	4b3b      	ldr	r3, [pc, #236]	; (8003074 <HAL_GPIO_Init+0x334>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	43db      	mvns	r3, r3
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	4013      	ands	r3, r2
 8002f94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d003      	beq.n	8002faa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002faa:	4a32      	ldr	r2, [pc, #200]	; (8003074 <HAL_GPIO_Init+0x334>)
 8002fac:	69bb      	ldr	r3, [r7, #24]
 8002fae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002fb0:	4b30      	ldr	r3, [pc, #192]	; (8003074 <HAL_GPIO_Init+0x334>)
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	43db      	mvns	r3, r3
 8002fba:	69ba      	ldr	r2, [r7, #24]
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d003      	beq.n	8002fd4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002fcc:	69ba      	ldr	r2, [r7, #24]
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002fd4:	4a27      	ldr	r2, [pc, #156]	; (8003074 <HAL_GPIO_Init+0x334>)
 8002fd6:	69bb      	ldr	r3, [r7, #24]
 8002fd8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002fda:	4b26      	ldr	r3, [pc, #152]	; (8003074 <HAL_GPIO_Init+0x334>)
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	43db      	mvns	r3, r3
 8002fe4:	69ba      	ldr	r2, [r7, #24]
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d003      	beq.n	8002ffe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002ff6:	69ba      	ldr	r2, [r7, #24]
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ffe:	4a1d      	ldr	r2, [pc, #116]	; (8003074 <HAL_GPIO_Init+0x334>)
 8003000:	69bb      	ldr	r3, [r7, #24]
 8003002:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003004:	4b1b      	ldr	r3, [pc, #108]	; (8003074 <HAL_GPIO_Init+0x334>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	43db      	mvns	r3, r3
 800300e:	69ba      	ldr	r2, [r7, #24]
 8003010:	4013      	ands	r3, r2
 8003012:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d003      	beq.n	8003028 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003020:	69ba      	ldr	r2, [r7, #24]
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	4313      	orrs	r3, r2
 8003026:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003028:	4a12      	ldr	r2, [pc, #72]	; (8003074 <HAL_GPIO_Init+0x334>)
 800302a:	69bb      	ldr	r3, [r7, #24]
 800302c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	3301      	adds	r3, #1
 8003032:	61fb      	str	r3, [r7, #28]
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	2b0f      	cmp	r3, #15
 8003038:	f67f ae90 	bls.w	8002d5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800303c:	bf00      	nop
 800303e:	bf00      	nop
 8003040:	3724      	adds	r7, #36	; 0x24
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
 800304a:	bf00      	nop
 800304c:	40023800 	.word	0x40023800
 8003050:	40013800 	.word	0x40013800
 8003054:	40020000 	.word	0x40020000
 8003058:	40020400 	.word	0x40020400
 800305c:	40020800 	.word	0x40020800
 8003060:	40020c00 	.word	0x40020c00
 8003064:	40021000 	.word	0x40021000
 8003068:	40021400 	.word	0x40021400
 800306c:	40021800 	.word	0x40021800
 8003070:	40021c00 	.word	0x40021c00
 8003074:	40013c00 	.word	0x40013c00

08003078 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	460b      	mov	r3, r1
 8003082:	807b      	strh	r3, [r7, #2]
 8003084:	4613      	mov	r3, r2
 8003086:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003088:	787b      	ldrb	r3, [r7, #1]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d003      	beq.n	8003096 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800308e:	887a      	ldrh	r2, [r7, #2]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003094:	e003      	b.n	800309e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003096:	887b      	ldrh	r3, [r7, #2]
 8003098:	041a      	lsls	r2, r3, #16
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	619a      	str	r2, [r3, #24]
}
 800309e:	bf00      	nop
 80030a0:	370c      	adds	r7, #12
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
	...

080030ac <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80030b2:	4b06      	ldr	r3, [pc, #24]	; (80030cc <HAL_PWR_EnableBkUpAccess+0x20>)
 80030b4:	2201      	movs	r2, #1
 80030b6:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80030b8:	4b05      	ldr	r3, [pc, #20]	; (80030d0 <HAL_PWR_EnableBkUpAccess+0x24>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80030be:	687b      	ldr	r3, [r7, #4]
}
 80030c0:	bf00      	nop
 80030c2:	370c      	adds	r7, #12
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr
 80030cc:	420e0020 	.word	0x420e0020
 80030d0:	40007000 	.word	0x40007000

080030d4 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 80030da:	4b06      	ldr	r3, [pc, #24]	; (80030f4 <HAL_PWR_DisableBkUpAccess+0x20>)
 80030dc:	2200      	movs	r2, #0
 80030de:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80030e0:	4b05      	ldr	r3, [pc, #20]	; (80030f8 <HAL_PWR_DisableBkUpAccess+0x24>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80030e6:	687b      	ldr	r3, [r7, #4]
}
 80030e8:	bf00      	nop
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr
 80030f4:	420e0020 	.word	0x420e0020
 80030f8:	40007000 	.word	0x40007000

080030fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d101      	bne.n	800310e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e267      	b.n	80035de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	2b00      	cmp	r3, #0
 8003118:	d075      	beq.n	8003206 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800311a:	4b88      	ldr	r3, [pc, #544]	; (800333c <HAL_RCC_OscConfig+0x240>)
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	f003 030c 	and.w	r3, r3, #12
 8003122:	2b04      	cmp	r3, #4
 8003124:	d00c      	beq.n	8003140 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003126:	4b85      	ldr	r3, [pc, #532]	; (800333c <HAL_RCC_OscConfig+0x240>)
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800312e:	2b08      	cmp	r3, #8
 8003130:	d112      	bne.n	8003158 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003132:	4b82      	ldr	r3, [pc, #520]	; (800333c <HAL_RCC_OscConfig+0x240>)
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800313a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800313e:	d10b      	bne.n	8003158 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003140:	4b7e      	ldr	r3, [pc, #504]	; (800333c <HAL_RCC_OscConfig+0x240>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d05b      	beq.n	8003204 <HAL_RCC_OscConfig+0x108>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d157      	bne.n	8003204 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e242      	b.n	80035de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003160:	d106      	bne.n	8003170 <HAL_RCC_OscConfig+0x74>
 8003162:	4b76      	ldr	r3, [pc, #472]	; (800333c <HAL_RCC_OscConfig+0x240>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a75      	ldr	r2, [pc, #468]	; (800333c <HAL_RCC_OscConfig+0x240>)
 8003168:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800316c:	6013      	str	r3, [r2, #0]
 800316e:	e01d      	b.n	80031ac <HAL_RCC_OscConfig+0xb0>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003178:	d10c      	bne.n	8003194 <HAL_RCC_OscConfig+0x98>
 800317a:	4b70      	ldr	r3, [pc, #448]	; (800333c <HAL_RCC_OscConfig+0x240>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a6f      	ldr	r2, [pc, #444]	; (800333c <HAL_RCC_OscConfig+0x240>)
 8003180:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003184:	6013      	str	r3, [r2, #0]
 8003186:	4b6d      	ldr	r3, [pc, #436]	; (800333c <HAL_RCC_OscConfig+0x240>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a6c      	ldr	r2, [pc, #432]	; (800333c <HAL_RCC_OscConfig+0x240>)
 800318c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003190:	6013      	str	r3, [r2, #0]
 8003192:	e00b      	b.n	80031ac <HAL_RCC_OscConfig+0xb0>
 8003194:	4b69      	ldr	r3, [pc, #420]	; (800333c <HAL_RCC_OscConfig+0x240>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a68      	ldr	r2, [pc, #416]	; (800333c <HAL_RCC_OscConfig+0x240>)
 800319a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800319e:	6013      	str	r3, [r2, #0]
 80031a0:	4b66      	ldr	r3, [pc, #408]	; (800333c <HAL_RCC_OscConfig+0x240>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a65      	ldr	r2, [pc, #404]	; (800333c <HAL_RCC_OscConfig+0x240>)
 80031a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d013      	beq.n	80031dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031b4:	f7ff fbf0 	bl	8002998 <HAL_GetTick>
 80031b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ba:	e008      	b.n	80031ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031bc:	f7ff fbec 	bl	8002998 <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	2b64      	cmp	r3, #100	; 0x64
 80031c8:	d901      	bls.n	80031ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e207      	b.n	80035de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ce:	4b5b      	ldr	r3, [pc, #364]	; (800333c <HAL_RCC_OscConfig+0x240>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d0f0      	beq.n	80031bc <HAL_RCC_OscConfig+0xc0>
 80031da:	e014      	b.n	8003206 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031dc:	f7ff fbdc 	bl	8002998 <HAL_GetTick>
 80031e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031e2:	e008      	b.n	80031f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031e4:	f7ff fbd8 	bl	8002998 <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b64      	cmp	r3, #100	; 0x64
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e1f3      	b.n	80035de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031f6:	4b51      	ldr	r3, [pc, #324]	; (800333c <HAL_RCC_OscConfig+0x240>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d1f0      	bne.n	80031e4 <HAL_RCC_OscConfig+0xe8>
 8003202:	e000      	b.n	8003206 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003204:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	2b00      	cmp	r3, #0
 8003210:	d063      	beq.n	80032da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003212:	4b4a      	ldr	r3, [pc, #296]	; (800333c <HAL_RCC_OscConfig+0x240>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	f003 030c 	and.w	r3, r3, #12
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00b      	beq.n	8003236 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800321e:	4b47      	ldr	r3, [pc, #284]	; (800333c <HAL_RCC_OscConfig+0x240>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003226:	2b08      	cmp	r3, #8
 8003228:	d11c      	bne.n	8003264 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800322a:	4b44      	ldr	r3, [pc, #272]	; (800333c <HAL_RCC_OscConfig+0x240>)
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d116      	bne.n	8003264 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003236:	4b41      	ldr	r3, [pc, #260]	; (800333c <HAL_RCC_OscConfig+0x240>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d005      	beq.n	800324e <HAL_RCC_OscConfig+0x152>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	2b01      	cmp	r3, #1
 8003248:	d001      	beq.n	800324e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e1c7      	b.n	80035de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800324e:	4b3b      	ldr	r3, [pc, #236]	; (800333c <HAL_RCC_OscConfig+0x240>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	691b      	ldr	r3, [r3, #16]
 800325a:	00db      	lsls	r3, r3, #3
 800325c:	4937      	ldr	r1, [pc, #220]	; (800333c <HAL_RCC_OscConfig+0x240>)
 800325e:	4313      	orrs	r3, r2
 8003260:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003262:	e03a      	b.n	80032da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d020      	beq.n	80032ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800326c:	4b34      	ldr	r3, [pc, #208]	; (8003340 <HAL_RCC_OscConfig+0x244>)
 800326e:	2201      	movs	r2, #1
 8003270:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003272:	f7ff fb91 	bl	8002998 <HAL_GetTick>
 8003276:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003278:	e008      	b.n	800328c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800327a:	f7ff fb8d 	bl	8002998 <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	2b02      	cmp	r3, #2
 8003286:	d901      	bls.n	800328c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003288:	2303      	movs	r3, #3
 800328a:	e1a8      	b.n	80035de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800328c:	4b2b      	ldr	r3, [pc, #172]	; (800333c <HAL_RCC_OscConfig+0x240>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0302 	and.w	r3, r3, #2
 8003294:	2b00      	cmp	r3, #0
 8003296:	d0f0      	beq.n	800327a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003298:	4b28      	ldr	r3, [pc, #160]	; (800333c <HAL_RCC_OscConfig+0x240>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	691b      	ldr	r3, [r3, #16]
 80032a4:	00db      	lsls	r3, r3, #3
 80032a6:	4925      	ldr	r1, [pc, #148]	; (800333c <HAL_RCC_OscConfig+0x240>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	600b      	str	r3, [r1, #0]
 80032ac:	e015      	b.n	80032da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032ae:	4b24      	ldr	r3, [pc, #144]	; (8003340 <HAL_RCC_OscConfig+0x244>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b4:	f7ff fb70 	bl	8002998 <HAL_GetTick>
 80032b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ba:	e008      	b.n	80032ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032bc:	f7ff fb6c 	bl	8002998 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e187      	b.n	80035de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ce:	4b1b      	ldr	r3, [pc, #108]	; (800333c <HAL_RCC_OscConfig+0x240>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 0302 	and.w	r3, r3, #2
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d1f0      	bne.n	80032bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0308 	and.w	r3, r3, #8
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d036      	beq.n	8003354 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d016      	beq.n	800331c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032ee:	4b15      	ldr	r3, [pc, #84]	; (8003344 <HAL_RCC_OscConfig+0x248>)
 80032f0:	2201      	movs	r2, #1
 80032f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032f4:	f7ff fb50 	bl	8002998 <HAL_GetTick>
 80032f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032fa:	e008      	b.n	800330e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032fc:	f7ff fb4c 	bl	8002998 <HAL_GetTick>
 8003300:	4602      	mov	r2, r0
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	2b02      	cmp	r3, #2
 8003308:	d901      	bls.n	800330e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e167      	b.n	80035de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800330e:	4b0b      	ldr	r3, [pc, #44]	; (800333c <HAL_RCC_OscConfig+0x240>)
 8003310:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d0f0      	beq.n	80032fc <HAL_RCC_OscConfig+0x200>
 800331a:	e01b      	b.n	8003354 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800331c:	4b09      	ldr	r3, [pc, #36]	; (8003344 <HAL_RCC_OscConfig+0x248>)
 800331e:	2200      	movs	r2, #0
 8003320:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003322:	f7ff fb39 	bl	8002998 <HAL_GetTick>
 8003326:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003328:	e00e      	b.n	8003348 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800332a:	f7ff fb35 	bl	8002998 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b02      	cmp	r3, #2
 8003336:	d907      	bls.n	8003348 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e150      	b.n	80035de <HAL_RCC_OscConfig+0x4e2>
 800333c:	40023800 	.word	0x40023800
 8003340:	42470000 	.word	0x42470000
 8003344:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003348:	4b88      	ldr	r3, [pc, #544]	; (800356c <HAL_RCC_OscConfig+0x470>)
 800334a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800334c:	f003 0302 	and.w	r3, r3, #2
 8003350:	2b00      	cmp	r3, #0
 8003352:	d1ea      	bne.n	800332a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0304 	and.w	r3, r3, #4
 800335c:	2b00      	cmp	r3, #0
 800335e:	f000 8097 	beq.w	8003490 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003362:	2300      	movs	r3, #0
 8003364:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003366:	4b81      	ldr	r3, [pc, #516]	; (800356c <HAL_RCC_OscConfig+0x470>)
 8003368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d10f      	bne.n	8003392 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003372:	2300      	movs	r3, #0
 8003374:	60bb      	str	r3, [r7, #8]
 8003376:	4b7d      	ldr	r3, [pc, #500]	; (800356c <HAL_RCC_OscConfig+0x470>)
 8003378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337a:	4a7c      	ldr	r2, [pc, #496]	; (800356c <HAL_RCC_OscConfig+0x470>)
 800337c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003380:	6413      	str	r3, [r2, #64]	; 0x40
 8003382:	4b7a      	ldr	r3, [pc, #488]	; (800356c <HAL_RCC_OscConfig+0x470>)
 8003384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800338a:	60bb      	str	r3, [r7, #8]
 800338c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800338e:	2301      	movs	r3, #1
 8003390:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003392:	4b77      	ldr	r3, [pc, #476]	; (8003570 <HAL_RCC_OscConfig+0x474>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800339a:	2b00      	cmp	r3, #0
 800339c:	d118      	bne.n	80033d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800339e:	4b74      	ldr	r3, [pc, #464]	; (8003570 <HAL_RCC_OscConfig+0x474>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a73      	ldr	r2, [pc, #460]	; (8003570 <HAL_RCC_OscConfig+0x474>)
 80033a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033aa:	f7ff faf5 	bl	8002998 <HAL_GetTick>
 80033ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033b0:	e008      	b.n	80033c4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033b2:	f7ff faf1 	bl	8002998 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d901      	bls.n	80033c4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e10c      	b.n	80035de <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033c4:	4b6a      	ldr	r3, [pc, #424]	; (8003570 <HAL_RCC_OscConfig+0x474>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d0f0      	beq.n	80033b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d106      	bne.n	80033e6 <HAL_RCC_OscConfig+0x2ea>
 80033d8:	4b64      	ldr	r3, [pc, #400]	; (800356c <HAL_RCC_OscConfig+0x470>)
 80033da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033dc:	4a63      	ldr	r2, [pc, #396]	; (800356c <HAL_RCC_OscConfig+0x470>)
 80033de:	f043 0301 	orr.w	r3, r3, #1
 80033e2:	6713      	str	r3, [r2, #112]	; 0x70
 80033e4:	e01c      	b.n	8003420 <HAL_RCC_OscConfig+0x324>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	2b05      	cmp	r3, #5
 80033ec:	d10c      	bne.n	8003408 <HAL_RCC_OscConfig+0x30c>
 80033ee:	4b5f      	ldr	r3, [pc, #380]	; (800356c <HAL_RCC_OscConfig+0x470>)
 80033f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033f2:	4a5e      	ldr	r2, [pc, #376]	; (800356c <HAL_RCC_OscConfig+0x470>)
 80033f4:	f043 0304 	orr.w	r3, r3, #4
 80033f8:	6713      	str	r3, [r2, #112]	; 0x70
 80033fa:	4b5c      	ldr	r3, [pc, #368]	; (800356c <HAL_RCC_OscConfig+0x470>)
 80033fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033fe:	4a5b      	ldr	r2, [pc, #364]	; (800356c <HAL_RCC_OscConfig+0x470>)
 8003400:	f043 0301 	orr.w	r3, r3, #1
 8003404:	6713      	str	r3, [r2, #112]	; 0x70
 8003406:	e00b      	b.n	8003420 <HAL_RCC_OscConfig+0x324>
 8003408:	4b58      	ldr	r3, [pc, #352]	; (800356c <HAL_RCC_OscConfig+0x470>)
 800340a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800340c:	4a57      	ldr	r2, [pc, #348]	; (800356c <HAL_RCC_OscConfig+0x470>)
 800340e:	f023 0301 	bic.w	r3, r3, #1
 8003412:	6713      	str	r3, [r2, #112]	; 0x70
 8003414:	4b55      	ldr	r3, [pc, #340]	; (800356c <HAL_RCC_OscConfig+0x470>)
 8003416:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003418:	4a54      	ldr	r2, [pc, #336]	; (800356c <HAL_RCC_OscConfig+0x470>)
 800341a:	f023 0304 	bic.w	r3, r3, #4
 800341e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d015      	beq.n	8003454 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003428:	f7ff fab6 	bl	8002998 <HAL_GetTick>
 800342c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800342e:	e00a      	b.n	8003446 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003430:	f7ff fab2 	bl	8002998 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	f241 3288 	movw	r2, #5000	; 0x1388
 800343e:	4293      	cmp	r3, r2
 8003440:	d901      	bls.n	8003446 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e0cb      	b.n	80035de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003446:	4b49      	ldr	r3, [pc, #292]	; (800356c <HAL_RCC_OscConfig+0x470>)
 8003448:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800344a:	f003 0302 	and.w	r3, r3, #2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d0ee      	beq.n	8003430 <HAL_RCC_OscConfig+0x334>
 8003452:	e014      	b.n	800347e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003454:	f7ff faa0 	bl	8002998 <HAL_GetTick>
 8003458:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800345a:	e00a      	b.n	8003472 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800345c:	f7ff fa9c 	bl	8002998 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	f241 3288 	movw	r2, #5000	; 0x1388
 800346a:	4293      	cmp	r3, r2
 800346c:	d901      	bls.n	8003472 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e0b5      	b.n	80035de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003472:	4b3e      	ldr	r3, [pc, #248]	; (800356c <HAL_RCC_OscConfig+0x470>)
 8003474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003476:	f003 0302 	and.w	r3, r3, #2
 800347a:	2b00      	cmp	r3, #0
 800347c:	d1ee      	bne.n	800345c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800347e:	7dfb      	ldrb	r3, [r7, #23]
 8003480:	2b01      	cmp	r3, #1
 8003482:	d105      	bne.n	8003490 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003484:	4b39      	ldr	r3, [pc, #228]	; (800356c <HAL_RCC_OscConfig+0x470>)
 8003486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003488:	4a38      	ldr	r2, [pc, #224]	; (800356c <HAL_RCC_OscConfig+0x470>)
 800348a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800348e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	699b      	ldr	r3, [r3, #24]
 8003494:	2b00      	cmp	r3, #0
 8003496:	f000 80a1 	beq.w	80035dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800349a:	4b34      	ldr	r3, [pc, #208]	; (800356c <HAL_RCC_OscConfig+0x470>)
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	f003 030c 	and.w	r3, r3, #12
 80034a2:	2b08      	cmp	r3, #8
 80034a4:	d05c      	beq.n	8003560 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	699b      	ldr	r3, [r3, #24]
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d141      	bne.n	8003532 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034ae:	4b31      	ldr	r3, [pc, #196]	; (8003574 <HAL_RCC_OscConfig+0x478>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034b4:	f7ff fa70 	bl	8002998 <HAL_GetTick>
 80034b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034ba:	e008      	b.n	80034ce <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034bc:	f7ff fa6c 	bl	8002998 <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d901      	bls.n	80034ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e087      	b.n	80035de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034ce:	4b27      	ldr	r3, [pc, #156]	; (800356c <HAL_RCC_OscConfig+0x470>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d1f0      	bne.n	80034bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	69da      	ldr	r2, [r3, #28]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6a1b      	ldr	r3, [r3, #32]
 80034e2:	431a      	orrs	r2, r3
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e8:	019b      	lsls	r3, r3, #6
 80034ea:	431a      	orrs	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034f0:	085b      	lsrs	r3, r3, #1
 80034f2:	3b01      	subs	r3, #1
 80034f4:	041b      	lsls	r3, r3, #16
 80034f6:	431a      	orrs	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034fc:	061b      	lsls	r3, r3, #24
 80034fe:	491b      	ldr	r1, [pc, #108]	; (800356c <HAL_RCC_OscConfig+0x470>)
 8003500:	4313      	orrs	r3, r2
 8003502:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003504:	4b1b      	ldr	r3, [pc, #108]	; (8003574 <HAL_RCC_OscConfig+0x478>)
 8003506:	2201      	movs	r2, #1
 8003508:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800350a:	f7ff fa45 	bl	8002998 <HAL_GetTick>
 800350e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003510:	e008      	b.n	8003524 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003512:	f7ff fa41 	bl	8002998 <HAL_GetTick>
 8003516:	4602      	mov	r2, r0
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	1ad3      	subs	r3, r2, r3
 800351c:	2b02      	cmp	r3, #2
 800351e:	d901      	bls.n	8003524 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003520:	2303      	movs	r3, #3
 8003522:	e05c      	b.n	80035de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003524:	4b11      	ldr	r3, [pc, #68]	; (800356c <HAL_RCC_OscConfig+0x470>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d0f0      	beq.n	8003512 <HAL_RCC_OscConfig+0x416>
 8003530:	e054      	b.n	80035dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003532:	4b10      	ldr	r3, [pc, #64]	; (8003574 <HAL_RCC_OscConfig+0x478>)
 8003534:	2200      	movs	r2, #0
 8003536:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003538:	f7ff fa2e 	bl	8002998 <HAL_GetTick>
 800353c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800353e:	e008      	b.n	8003552 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003540:	f7ff fa2a 	bl	8002998 <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	2b02      	cmp	r3, #2
 800354c:	d901      	bls.n	8003552 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e045      	b.n	80035de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003552:	4b06      	ldr	r3, [pc, #24]	; (800356c <HAL_RCC_OscConfig+0x470>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d1f0      	bne.n	8003540 <HAL_RCC_OscConfig+0x444>
 800355e:	e03d      	b.n	80035dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	699b      	ldr	r3, [r3, #24]
 8003564:	2b01      	cmp	r3, #1
 8003566:	d107      	bne.n	8003578 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e038      	b.n	80035de <HAL_RCC_OscConfig+0x4e2>
 800356c:	40023800 	.word	0x40023800
 8003570:	40007000 	.word	0x40007000
 8003574:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003578:	4b1b      	ldr	r3, [pc, #108]	; (80035e8 <HAL_RCC_OscConfig+0x4ec>)
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	699b      	ldr	r3, [r3, #24]
 8003582:	2b01      	cmp	r3, #1
 8003584:	d028      	beq.n	80035d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003590:	429a      	cmp	r2, r3
 8003592:	d121      	bne.n	80035d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800359e:	429a      	cmp	r2, r3
 80035a0:	d11a      	bne.n	80035d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035a2:	68fa      	ldr	r2, [r7, #12]
 80035a4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80035a8:	4013      	ands	r3, r2
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80035ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d111      	bne.n	80035d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035be:	085b      	lsrs	r3, r3, #1
 80035c0:	3b01      	subs	r3, #1
 80035c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d107      	bne.n	80035d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d001      	beq.n	80035dc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e000      	b.n	80035de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3718      	adds	r7, #24
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	40023800 	.word	0x40023800

080035ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d101      	bne.n	8003600 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e0cc      	b.n	800379a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003600:	4b68      	ldr	r3, [pc, #416]	; (80037a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0307 	and.w	r3, r3, #7
 8003608:	683a      	ldr	r2, [r7, #0]
 800360a:	429a      	cmp	r2, r3
 800360c:	d90c      	bls.n	8003628 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800360e:	4b65      	ldr	r3, [pc, #404]	; (80037a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003610:	683a      	ldr	r2, [r7, #0]
 8003612:	b2d2      	uxtb	r2, r2
 8003614:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003616:	4b63      	ldr	r3, [pc, #396]	; (80037a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0307 	and.w	r3, r3, #7
 800361e:	683a      	ldr	r2, [r7, #0]
 8003620:	429a      	cmp	r2, r3
 8003622:	d001      	beq.n	8003628 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e0b8      	b.n	800379a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0302 	and.w	r3, r3, #2
 8003630:	2b00      	cmp	r3, #0
 8003632:	d020      	beq.n	8003676 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0304 	and.w	r3, r3, #4
 800363c:	2b00      	cmp	r3, #0
 800363e:	d005      	beq.n	800364c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003640:	4b59      	ldr	r3, [pc, #356]	; (80037a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	4a58      	ldr	r2, [pc, #352]	; (80037a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003646:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800364a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 0308 	and.w	r3, r3, #8
 8003654:	2b00      	cmp	r3, #0
 8003656:	d005      	beq.n	8003664 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003658:	4b53      	ldr	r3, [pc, #332]	; (80037a8 <HAL_RCC_ClockConfig+0x1bc>)
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	4a52      	ldr	r2, [pc, #328]	; (80037a8 <HAL_RCC_ClockConfig+0x1bc>)
 800365e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003662:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003664:	4b50      	ldr	r3, [pc, #320]	; (80037a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	494d      	ldr	r1, [pc, #308]	; (80037a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003672:	4313      	orrs	r3, r2
 8003674:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0301 	and.w	r3, r3, #1
 800367e:	2b00      	cmp	r3, #0
 8003680:	d044      	beq.n	800370c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	2b01      	cmp	r3, #1
 8003688:	d107      	bne.n	800369a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800368a:	4b47      	ldr	r3, [pc, #284]	; (80037a8 <HAL_RCC_ClockConfig+0x1bc>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003692:	2b00      	cmp	r3, #0
 8003694:	d119      	bne.n	80036ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e07f      	b.n	800379a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	2b02      	cmp	r3, #2
 80036a0:	d003      	beq.n	80036aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036a6:	2b03      	cmp	r3, #3
 80036a8:	d107      	bne.n	80036ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036aa:	4b3f      	ldr	r3, [pc, #252]	; (80037a8 <HAL_RCC_ClockConfig+0x1bc>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d109      	bne.n	80036ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e06f      	b.n	800379a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036ba:	4b3b      	ldr	r3, [pc, #236]	; (80037a8 <HAL_RCC_ClockConfig+0x1bc>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0302 	and.w	r3, r3, #2
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e067      	b.n	800379a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036ca:	4b37      	ldr	r3, [pc, #220]	; (80037a8 <HAL_RCC_ClockConfig+0x1bc>)
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	f023 0203 	bic.w	r2, r3, #3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	4934      	ldr	r1, [pc, #208]	; (80037a8 <HAL_RCC_ClockConfig+0x1bc>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036dc:	f7ff f95c 	bl	8002998 <HAL_GetTick>
 80036e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036e2:	e00a      	b.n	80036fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036e4:	f7ff f958 	bl	8002998 <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d901      	bls.n	80036fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036f6:	2303      	movs	r3, #3
 80036f8:	e04f      	b.n	800379a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036fa:	4b2b      	ldr	r3, [pc, #172]	; (80037a8 <HAL_RCC_ClockConfig+0x1bc>)
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f003 020c 	and.w	r2, r3, #12
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	429a      	cmp	r2, r3
 800370a:	d1eb      	bne.n	80036e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800370c:	4b25      	ldr	r3, [pc, #148]	; (80037a4 <HAL_RCC_ClockConfig+0x1b8>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 0307 	and.w	r3, r3, #7
 8003714:	683a      	ldr	r2, [r7, #0]
 8003716:	429a      	cmp	r2, r3
 8003718:	d20c      	bcs.n	8003734 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800371a:	4b22      	ldr	r3, [pc, #136]	; (80037a4 <HAL_RCC_ClockConfig+0x1b8>)
 800371c:	683a      	ldr	r2, [r7, #0]
 800371e:	b2d2      	uxtb	r2, r2
 8003720:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003722:	4b20      	ldr	r3, [pc, #128]	; (80037a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0307 	and.w	r3, r3, #7
 800372a:	683a      	ldr	r2, [r7, #0]
 800372c:	429a      	cmp	r2, r3
 800372e:	d001      	beq.n	8003734 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e032      	b.n	800379a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 0304 	and.w	r3, r3, #4
 800373c:	2b00      	cmp	r3, #0
 800373e:	d008      	beq.n	8003752 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003740:	4b19      	ldr	r3, [pc, #100]	; (80037a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	4916      	ldr	r1, [pc, #88]	; (80037a8 <HAL_RCC_ClockConfig+0x1bc>)
 800374e:	4313      	orrs	r3, r2
 8003750:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0308 	and.w	r3, r3, #8
 800375a:	2b00      	cmp	r3, #0
 800375c:	d009      	beq.n	8003772 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800375e:	4b12      	ldr	r3, [pc, #72]	; (80037a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	00db      	lsls	r3, r3, #3
 800376c:	490e      	ldr	r1, [pc, #56]	; (80037a8 <HAL_RCC_ClockConfig+0x1bc>)
 800376e:	4313      	orrs	r3, r2
 8003770:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003772:	f000 f821 	bl	80037b8 <HAL_RCC_GetSysClockFreq>
 8003776:	4602      	mov	r2, r0
 8003778:	4b0b      	ldr	r3, [pc, #44]	; (80037a8 <HAL_RCC_ClockConfig+0x1bc>)
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	091b      	lsrs	r3, r3, #4
 800377e:	f003 030f 	and.w	r3, r3, #15
 8003782:	490a      	ldr	r1, [pc, #40]	; (80037ac <HAL_RCC_ClockConfig+0x1c0>)
 8003784:	5ccb      	ldrb	r3, [r1, r3]
 8003786:	fa22 f303 	lsr.w	r3, r2, r3
 800378a:	4a09      	ldr	r2, [pc, #36]	; (80037b0 <HAL_RCC_ClockConfig+0x1c4>)
 800378c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800378e:	4b09      	ldr	r3, [pc, #36]	; (80037b4 <HAL_RCC_ClockConfig+0x1c8>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4618      	mov	r0, r3
 8003794:	f7ff f8bc 	bl	8002910 <HAL_InitTick>

  return HAL_OK;
 8003798:	2300      	movs	r3, #0
}
 800379a:	4618      	mov	r0, r3
 800379c:	3710      	adds	r7, #16
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	40023c00 	.word	0x40023c00
 80037a8:	40023800 	.word	0x40023800
 80037ac:	0800c07c 	.word	0x0800c07c
 80037b0:	2000000c 	.word	0x2000000c
 80037b4:	20000010 	.word	0x20000010

080037b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037bc:	b090      	sub	sp, #64	; 0x40
 80037be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80037c0:	2300      	movs	r3, #0
 80037c2:	637b      	str	r3, [r7, #52]	; 0x34
 80037c4:	2300      	movs	r3, #0
 80037c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037c8:	2300      	movs	r3, #0
 80037ca:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80037cc:	2300      	movs	r3, #0
 80037ce:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037d0:	4b59      	ldr	r3, [pc, #356]	; (8003938 <HAL_RCC_GetSysClockFreq+0x180>)
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	f003 030c 	and.w	r3, r3, #12
 80037d8:	2b08      	cmp	r3, #8
 80037da:	d00d      	beq.n	80037f8 <HAL_RCC_GetSysClockFreq+0x40>
 80037dc:	2b08      	cmp	r3, #8
 80037de:	f200 80a1 	bhi.w	8003924 <HAL_RCC_GetSysClockFreq+0x16c>
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d002      	beq.n	80037ec <HAL_RCC_GetSysClockFreq+0x34>
 80037e6:	2b04      	cmp	r3, #4
 80037e8:	d003      	beq.n	80037f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80037ea:	e09b      	b.n	8003924 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037ec:	4b53      	ldr	r3, [pc, #332]	; (800393c <HAL_RCC_GetSysClockFreq+0x184>)
 80037ee:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80037f0:	e09b      	b.n	800392a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037f2:	4b53      	ldr	r3, [pc, #332]	; (8003940 <HAL_RCC_GetSysClockFreq+0x188>)
 80037f4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80037f6:	e098      	b.n	800392a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037f8:	4b4f      	ldr	r3, [pc, #316]	; (8003938 <HAL_RCC_GetSysClockFreq+0x180>)
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003800:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003802:	4b4d      	ldr	r3, [pc, #308]	; (8003938 <HAL_RCC_GetSysClockFreq+0x180>)
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d028      	beq.n	8003860 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800380e:	4b4a      	ldr	r3, [pc, #296]	; (8003938 <HAL_RCC_GetSysClockFreq+0x180>)
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	099b      	lsrs	r3, r3, #6
 8003814:	2200      	movs	r2, #0
 8003816:	623b      	str	r3, [r7, #32]
 8003818:	627a      	str	r2, [r7, #36]	; 0x24
 800381a:	6a3b      	ldr	r3, [r7, #32]
 800381c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003820:	2100      	movs	r1, #0
 8003822:	4b47      	ldr	r3, [pc, #284]	; (8003940 <HAL_RCC_GetSysClockFreq+0x188>)
 8003824:	fb03 f201 	mul.w	r2, r3, r1
 8003828:	2300      	movs	r3, #0
 800382a:	fb00 f303 	mul.w	r3, r0, r3
 800382e:	4413      	add	r3, r2
 8003830:	4a43      	ldr	r2, [pc, #268]	; (8003940 <HAL_RCC_GetSysClockFreq+0x188>)
 8003832:	fba0 1202 	umull	r1, r2, r0, r2
 8003836:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003838:	460a      	mov	r2, r1
 800383a:	62ba      	str	r2, [r7, #40]	; 0x28
 800383c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800383e:	4413      	add	r3, r2
 8003840:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003842:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003844:	2200      	movs	r2, #0
 8003846:	61bb      	str	r3, [r7, #24]
 8003848:	61fa      	str	r2, [r7, #28]
 800384a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800384e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003852:	f7fd f9b9 	bl	8000bc8 <__aeabi_uldivmod>
 8003856:	4602      	mov	r2, r0
 8003858:	460b      	mov	r3, r1
 800385a:	4613      	mov	r3, r2
 800385c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800385e:	e053      	b.n	8003908 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003860:	4b35      	ldr	r3, [pc, #212]	; (8003938 <HAL_RCC_GetSysClockFreq+0x180>)
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	099b      	lsrs	r3, r3, #6
 8003866:	2200      	movs	r2, #0
 8003868:	613b      	str	r3, [r7, #16]
 800386a:	617a      	str	r2, [r7, #20]
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003872:	f04f 0b00 	mov.w	fp, #0
 8003876:	4652      	mov	r2, sl
 8003878:	465b      	mov	r3, fp
 800387a:	f04f 0000 	mov.w	r0, #0
 800387e:	f04f 0100 	mov.w	r1, #0
 8003882:	0159      	lsls	r1, r3, #5
 8003884:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003888:	0150      	lsls	r0, r2, #5
 800388a:	4602      	mov	r2, r0
 800388c:	460b      	mov	r3, r1
 800388e:	ebb2 080a 	subs.w	r8, r2, sl
 8003892:	eb63 090b 	sbc.w	r9, r3, fp
 8003896:	f04f 0200 	mov.w	r2, #0
 800389a:	f04f 0300 	mov.w	r3, #0
 800389e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80038a2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80038a6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80038aa:	ebb2 0408 	subs.w	r4, r2, r8
 80038ae:	eb63 0509 	sbc.w	r5, r3, r9
 80038b2:	f04f 0200 	mov.w	r2, #0
 80038b6:	f04f 0300 	mov.w	r3, #0
 80038ba:	00eb      	lsls	r3, r5, #3
 80038bc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038c0:	00e2      	lsls	r2, r4, #3
 80038c2:	4614      	mov	r4, r2
 80038c4:	461d      	mov	r5, r3
 80038c6:	eb14 030a 	adds.w	r3, r4, sl
 80038ca:	603b      	str	r3, [r7, #0]
 80038cc:	eb45 030b 	adc.w	r3, r5, fp
 80038d0:	607b      	str	r3, [r7, #4]
 80038d2:	f04f 0200 	mov.w	r2, #0
 80038d6:	f04f 0300 	mov.w	r3, #0
 80038da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80038de:	4629      	mov	r1, r5
 80038e0:	028b      	lsls	r3, r1, #10
 80038e2:	4621      	mov	r1, r4
 80038e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80038e8:	4621      	mov	r1, r4
 80038ea:	028a      	lsls	r2, r1, #10
 80038ec:	4610      	mov	r0, r2
 80038ee:	4619      	mov	r1, r3
 80038f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038f2:	2200      	movs	r2, #0
 80038f4:	60bb      	str	r3, [r7, #8]
 80038f6:	60fa      	str	r2, [r7, #12]
 80038f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80038fc:	f7fd f964 	bl	8000bc8 <__aeabi_uldivmod>
 8003900:	4602      	mov	r2, r0
 8003902:	460b      	mov	r3, r1
 8003904:	4613      	mov	r3, r2
 8003906:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003908:	4b0b      	ldr	r3, [pc, #44]	; (8003938 <HAL_RCC_GetSysClockFreq+0x180>)
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	0c1b      	lsrs	r3, r3, #16
 800390e:	f003 0303 	and.w	r3, r3, #3
 8003912:	3301      	adds	r3, #1
 8003914:	005b      	lsls	r3, r3, #1
 8003916:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003918:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800391a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800391c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003920:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003922:	e002      	b.n	800392a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003924:	4b05      	ldr	r3, [pc, #20]	; (800393c <HAL_RCC_GetSysClockFreq+0x184>)
 8003926:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003928:	bf00      	nop
    }
  }
  return sysclockfreq;
 800392a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800392c:	4618      	mov	r0, r3
 800392e:	3740      	adds	r7, #64	; 0x40
 8003930:	46bd      	mov	sp, r7
 8003932:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003936:	bf00      	nop
 8003938:	40023800 	.word	0x40023800
 800393c:	00f42400 	.word	0x00f42400
 8003940:	017d7840 	.word	0x017d7840

08003944 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003944:	b480      	push	{r7}
 8003946:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003948:	4b03      	ldr	r3, [pc, #12]	; (8003958 <HAL_RCC_GetHCLKFreq+0x14>)
 800394a:	681b      	ldr	r3, [r3, #0]
}
 800394c:	4618      	mov	r0, r3
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	2000000c 	.word	0x2000000c

0800395c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003960:	f7ff fff0 	bl	8003944 <HAL_RCC_GetHCLKFreq>
 8003964:	4602      	mov	r2, r0
 8003966:	4b05      	ldr	r3, [pc, #20]	; (800397c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	0a9b      	lsrs	r3, r3, #10
 800396c:	f003 0307 	and.w	r3, r3, #7
 8003970:	4903      	ldr	r1, [pc, #12]	; (8003980 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003972:	5ccb      	ldrb	r3, [r1, r3]
 8003974:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003978:	4618      	mov	r0, r3
 800397a:	bd80      	pop	{r7, pc}
 800397c:	40023800 	.word	0x40023800
 8003980:	0800c08c 	.word	0x0800c08c

08003984 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003988:	f7ff ffdc 	bl	8003944 <HAL_RCC_GetHCLKFreq>
 800398c:	4602      	mov	r2, r0
 800398e:	4b05      	ldr	r3, [pc, #20]	; (80039a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	0b5b      	lsrs	r3, r3, #13
 8003994:	f003 0307 	and.w	r3, r3, #7
 8003998:	4903      	ldr	r1, [pc, #12]	; (80039a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800399a:	5ccb      	ldrb	r3, [r1, r3]
 800399c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	40023800 	.word	0x40023800
 80039a8:	0800c08c 	.word	0x0800c08c

080039ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b082      	sub	sp, #8
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d101      	bne.n	80039be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e041      	b.n	8003a42 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d106      	bne.n	80039d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2200      	movs	r2, #0
 80039ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f7fe faea 	bl	8001fac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2202      	movs	r2, #2
 80039dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	3304      	adds	r3, #4
 80039e8:	4619      	mov	r1, r3
 80039ea:	4610      	mov	r0, r2
 80039ec:	f000 fc0c 	bl	8004208 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2201      	movs	r2, #1
 8003a04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a40:	2300      	movs	r3, #0
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3708      	adds	r7, #8
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}

08003a4a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a4a:	b580      	push	{r7, lr}
 8003a4c:	b082      	sub	sp, #8
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d101      	bne.n	8003a5c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e041      	b.n	8003ae0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d106      	bne.n	8003a76 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f000 f839 	bl	8003ae8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2202      	movs	r2, #2
 8003a7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	3304      	adds	r3, #4
 8003a86:	4619      	mov	r1, r3
 8003a88:	4610      	mov	r0, r2
 8003a8a:	f000 fbbd 	bl	8004208 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2201      	movs	r2, #1
 8003a92:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2201      	movs	r2, #1
 8003aba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3708      	adds	r7, #8
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003af0:	bf00      	nop
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d109      	bne.n	8003b20 <HAL_TIM_PWM_Start+0x24>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	bf14      	ite	ne
 8003b18:	2301      	movne	r3, #1
 8003b1a:	2300      	moveq	r3, #0
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	e022      	b.n	8003b66 <HAL_TIM_PWM_Start+0x6a>
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	2b04      	cmp	r3, #4
 8003b24:	d109      	bne.n	8003b3a <HAL_TIM_PWM_Start+0x3e>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	bf14      	ite	ne
 8003b32:	2301      	movne	r3, #1
 8003b34:	2300      	moveq	r3, #0
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	e015      	b.n	8003b66 <HAL_TIM_PWM_Start+0x6a>
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	2b08      	cmp	r3, #8
 8003b3e:	d109      	bne.n	8003b54 <HAL_TIM_PWM_Start+0x58>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	bf14      	ite	ne
 8003b4c:	2301      	movne	r3, #1
 8003b4e:	2300      	moveq	r3, #0
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	e008      	b.n	8003b66 <HAL_TIM_PWM_Start+0x6a>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	bf14      	ite	ne
 8003b60:	2301      	movne	r3, #1
 8003b62:	2300      	moveq	r3, #0
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d001      	beq.n	8003b6e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e07c      	b.n	8003c68 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d104      	bne.n	8003b7e <HAL_TIM_PWM_Start+0x82>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2202      	movs	r2, #2
 8003b78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b7c:	e013      	b.n	8003ba6 <HAL_TIM_PWM_Start+0xaa>
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	2b04      	cmp	r3, #4
 8003b82:	d104      	bne.n	8003b8e <HAL_TIM_PWM_Start+0x92>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2202      	movs	r2, #2
 8003b88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b8c:	e00b      	b.n	8003ba6 <HAL_TIM_PWM_Start+0xaa>
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	2b08      	cmp	r3, #8
 8003b92:	d104      	bne.n	8003b9e <HAL_TIM_PWM_Start+0xa2>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2202      	movs	r2, #2
 8003b98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b9c:	e003      	b.n	8003ba6 <HAL_TIM_PWM_Start+0xaa>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2202      	movs	r2, #2
 8003ba2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	2201      	movs	r2, #1
 8003bac:	6839      	ldr	r1, [r7, #0]
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f000 fe14 	bl	80047dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a2d      	ldr	r2, [pc, #180]	; (8003c70 <HAL_TIM_PWM_Start+0x174>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d004      	beq.n	8003bc8 <HAL_TIM_PWM_Start+0xcc>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a2c      	ldr	r2, [pc, #176]	; (8003c74 <HAL_TIM_PWM_Start+0x178>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d101      	bne.n	8003bcc <HAL_TIM_PWM_Start+0xd0>
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e000      	b.n	8003bce <HAL_TIM_PWM_Start+0xd2>
 8003bcc:	2300      	movs	r3, #0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d007      	beq.n	8003be2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003be0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a22      	ldr	r2, [pc, #136]	; (8003c70 <HAL_TIM_PWM_Start+0x174>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d022      	beq.n	8003c32 <HAL_TIM_PWM_Start+0x136>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bf4:	d01d      	beq.n	8003c32 <HAL_TIM_PWM_Start+0x136>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a1f      	ldr	r2, [pc, #124]	; (8003c78 <HAL_TIM_PWM_Start+0x17c>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d018      	beq.n	8003c32 <HAL_TIM_PWM_Start+0x136>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a1d      	ldr	r2, [pc, #116]	; (8003c7c <HAL_TIM_PWM_Start+0x180>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d013      	beq.n	8003c32 <HAL_TIM_PWM_Start+0x136>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a1c      	ldr	r2, [pc, #112]	; (8003c80 <HAL_TIM_PWM_Start+0x184>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d00e      	beq.n	8003c32 <HAL_TIM_PWM_Start+0x136>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a16      	ldr	r2, [pc, #88]	; (8003c74 <HAL_TIM_PWM_Start+0x178>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d009      	beq.n	8003c32 <HAL_TIM_PWM_Start+0x136>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a18      	ldr	r2, [pc, #96]	; (8003c84 <HAL_TIM_PWM_Start+0x188>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d004      	beq.n	8003c32 <HAL_TIM_PWM_Start+0x136>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a16      	ldr	r2, [pc, #88]	; (8003c88 <HAL_TIM_PWM_Start+0x18c>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d111      	bne.n	8003c56 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f003 0307 	and.w	r3, r3, #7
 8003c3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2b06      	cmp	r3, #6
 8003c42:	d010      	beq.n	8003c66 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f042 0201 	orr.w	r2, r2, #1
 8003c52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c54:	e007      	b.n	8003c66 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f042 0201 	orr.w	r2, r2, #1
 8003c64:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c66:	2300      	movs	r3, #0
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3710      	adds	r7, #16
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	40010000 	.word	0x40010000
 8003c74:	40010400 	.word	0x40010400
 8003c78:	40000400 	.word	0x40000400
 8003c7c:	40000800 	.word	0x40000800
 8003c80:	40000c00 	.word	0x40000c00
 8003c84:	40014000 	.word	0x40014000
 8003c88:	40001800 	.word	0x40001800

08003c8c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b086      	sub	sp, #24
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d101      	bne.n	8003ca0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e097      	b.n	8003dd0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d106      	bne.n	8003cba <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f7fe f8df 	bl	8001e78 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2202      	movs	r2, #2
 8003cbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	6812      	ldr	r2, [r2, #0]
 8003ccc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003cd0:	f023 0307 	bic.w	r3, r3, #7
 8003cd4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	3304      	adds	r3, #4
 8003cde:	4619      	mov	r1, r3
 8003ce0:	4610      	mov	r0, r2
 8003ce2:	f000 fa91 	bl	8004208 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	6a1b      	ldr	r3, [r3, #32]
 8003cfc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	697a      	ldr	r2, [r7, #20]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d0e:	f023 0303 	bic.w	r3, r3, #3
 8003d12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	689a      	ldr	r2, [r3, #8]
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	699b      	ldr	r3, [r3, #24]
 8003d1c:	021b      	lsls	r3, r3, #8
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	693a      	ldr	r2, [r7, #16]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003d2c:	f023 030c 	bic.w	r3, r3, #12
 8003d30:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003d38:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	68da      	ldr	r2, [r3, #12]
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	021b      	lsls	r3, r3, #8
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	693a      	ldr	r2, [r7, #16]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	691b      	ldr	r3, [r3, #16]
 8003d54:	011a      	lsls	r2, r3, #4
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	031b      	lsls	r3, r3, #12
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	693a      	ldr	r2, [r7, #16]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003d6a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003d72:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	685a      	ldr	r2, [r3, #4]
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	695b      	ldr	r3, [r3, #20]
 8003d7c:	011b      	lsls	r3, r3, #4
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	68fa      	ldr	r2, [r7, #12]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	697a      	ldr	r2, [r7, #20]
 8003d8c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	693a      	ldr	r2, [r7, #16]
 8003d94:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	68fa      	ldr	r2, [r7, #12]
 8003d9c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2201      	movs	r2, #1
 8003da2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2201      	movs	r2, #1
 8003daa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2201      	movs	r2, #1
 8003db2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2201      	movs	r2, #1
 8003dba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3718      	adds	r7, #24
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003de8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003df0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003df8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003e00:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d110      	bne.n	8003e2a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e08:	7bfb      	ldrb	r3, [r7, #15]
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d102      	bne.n	8003e14 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e0e:	7b7b      	ldrb	r3, [r7, #13]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d001      	beq.n	8003e18 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e069      	b.n	8003eec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2202      	movs	r2, #2
 8003e1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2202      	movs	r2, #2
 8003e24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e28:	e031      	b.n	8003e8e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	2b04      	cmp	r3, #4
 8003e2e:	d110      	bne.n	8003e52 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e30:	7bbb      	ldrb	r3, [r7, #14]
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d102      	bne.n	8003e3c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e36:	7b3b      	ldrb	r3, [r7, #12]
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d001      	beq.n	8003e40 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e055      	b.n	8003eec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2202      	movs	r2, #2
 8003e44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2202      	movs	r2, #2
 8003e4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003e50:	e01d      	b.n	8003e8e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e52:	7bfb      	ldrb	r3, [r7, #15]
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d108      	bne.n	8003e6a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e58:	7bbb      	ldrb	r3, [r7, #14]
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d105      	bne.n	8003e6a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e5e:	7b7b      	ldrb	r3, [r7, #13]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d102      	bne.n	8003e6a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e64:	7b3b      	ldrb	r3, [r7, #12]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d001      	beq.n	8003e6e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e03e      	b.n	8003eec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2202      	movs	r2, #2
 8003e72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2202      	movs	r2, #2
 8003e7a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2202      	movs	r2, #2
 8003e82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2202      	movs	r2, #2
 8003e8a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d003      	beq.n	8003e9c <HAL_TIM_Encoder_Start+0xc4>
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	2b04      	cmp	r3, #4
 8003e98:	d008      	beq.n	8003eac <HAL_TIM_Encoder_Start+0xd4>
 8003e9a:	e00f      	b.n	8003ebc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	2100      	movs	r1, #0
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f000 fc99 	bl	80047dc <TIM_CCxChannelCmd>
      break;
 8003eaa:	e016      	b.n	8003eda <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	2104      	movs	r1, #4
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f000 fc91 	bl	80047dc <TIM_CCxChannelCmd>
      break;
 8003eba:	e00e      	b.n	8003eda <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	2100      	movs	r1, #0
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f000 fc89 	bl	80047dc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	2104      	movs	r1, #4
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f000 fc82 	bl	80047dc <TIM_CCxChannelCmd>
      break;
 8003ed8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f042 0201 	orr.w	r2, r2, #1
 8003ee8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003eea:	2300      	movs	r3, #0
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3710      	adds	r7, #16
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b086      	sub	sp, #24
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	60b9      	str	r1, [r7, #8]
 8003efe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f00:	2300      	movs	r3, #0
 8003f02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d101      	bne.n	8003f12 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003f0e:	2302      	movs	r3, #2
 8003f10:	e0ae      	b.n	8004070 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2201      	movs	r2, #1
 8003f16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2b0c      	cmp	r3, #12
 8003f1e:	f200 809f 	bhi.w	8004060 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003f22:	a201      	add	r2, pc, #4	; (adr r2, 8003f28 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f28:	08003f5d 	.word	0x08003f5d
 8003f2c:	08004061 	.word	0x08004061
 8003f30:	08004061 	.word	0x08004061
 8003f34:	08004061 	.word	0x08004061
 8003f38:	08003f9d 	.word	0x08003f9d
 8003f3c:	08004061 	.word	0x08004061
 8003f40:	08004061 	.word	0x08004061
 8003f44:	08004061 	.word	0x08004061
 8003f48:	08003fdf 	.word	0x08003fdf
 8003f4c:	08004061 	.word	0x08004061
 8003f50:	08004061 	.word	0x08004061
 8003f54:	08004061 	.word	0x08004061
 8003f58:	0800401f 	.word	0x0800401f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	68b9      	ldr	r1, [r7, #8]
 8003f62:	4618      	mov	r0, r3
 8003f64:	f000 f9f0 	bl	8004348 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	699a      	ldr	r2, [r3, #24]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f042 0208 	orr.w	r2, r2, #8
 8003f76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	699a      	ldr	r2, [r3, #24]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f022 0204 	bic.w	r2, r2, #4
 8003f86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	6999      	ldr	r1, [r3, #24]
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	691a      	ldr	r2, [r3, #16]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	430a      	orrs	r2, r1
 8003f98:	619a      	str	r2, [r3, #24]
      break;
 8003f9a:	e064      	b.n	8004066 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	68b9      	ldr	r1, [r7, #8]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f000 fa40 	bl	8004428 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	699a      	ldr	r2, [r3, #24]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	699a      	ldr	r2, [r3, #24]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	6999      	ldr	r1, [r3, #24]
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	691b      	ldr	r3, [r3, #16]
 8003fd2:	021a      	lsls	r2, r3, #8
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	619a      	str	r2, [r3, #24]
      break;
 8003fdc:	e043      	b.n	8004066 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	68b9      	ldr	r1, [r7, #8]
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f000 fa95 	bl	8004514 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	69da      	ldr	r2, [r3, #28]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f042 0208 	orr.w	r2, r2, #8
 8003ff8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	69da      	ldr	r2, [r3, #28]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f022 0204 	bic.w	r2, r2, #4
 8004008:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	69d9      	ldr	r1, [r3, #28]
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	691a      	ldr	r2, [r3, #16]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	430a      	orrs	r2, r1
 800401a:	61da      	str	r2, [r3, #28]
      break;
 800401c:	e023      	b.n	8004066 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	68b9      	ldr	r1, [r7, #8]
 8004024:	4618      	mov	r0, r3
 8004026:	f000 fae9 	bl	80045fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	69da      	ldr	r2, [r3, #28]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004038:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	69da      	ldr	r2, [r3, #28]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004048:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	69d9      	ldr	r1, [r3, #28]
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	021a      	lsls	r2, r3, #8
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	430a      	orrs	r2, r1
 800405c:	61da      	str	r2, [r3, #28]
      break;
 800405e:	e002      	b.n	8004066 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	75fb      	strb	r3, [r7, #23]
      break;
 8004064:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800406e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004070:	4618      	mov	r0, r3
 8004072:	3718      	adds	r7, #24
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}

08004078 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004082:	2300      	movs	r3, #0
 8004084:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800408c:	2b01      	cmp	r3, #1
 800408e:	d101      	bne.n	8004094 <HAL_TIM_ConfigClockSource+0x1c>
 8004090:	2302      	movs	r3, #2
 8004092:	e0b4      	b.n	80041fe <HAL_TIM_ConfigClockSource+0x186>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2202      	movs	r2, #2
 80040a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80040b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80040ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	68ba      	ldr	r2, [r7, #8]
 80040c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040cc:	d03e      	beq.n	800414c <HAL_TIM_ConfigClockSource+0xd4>
 80040ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040d2:	f200 8087 	bhi.w	80041e4 <HAL_TIM_ConfigClockSource+0x16c>
 80040d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040da:	f000 8086 	beq.w	80041ea <HAL_TIM_ConfigClockSource+0x172>
 80040de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040e2:	d87f      	bhi.n	80041e4 <HAL_TIM_ConfigClockSource+0x16c>
 80040e4:	2b70      	cmp	r3, #112	; 0x70
 80040e6:	d01a      	beq.n	800411e <HAL_TIM_ConfigClockSource+0xa6>
 80040e8:	2b70      	cmp	r3, #112	; 0x70
 80040ea:	d87b      	bhi.n	80041e4 <HAL_TIM_ConfigClockSource+0x16c>
 80040ec:	2b60      	cmp	r3, #96	; 0x60
 80040ee:	d050      	beq.n	8004192 <HAL_TIM_ConfigClockSource+0x11a>
 80040f0:	2b60      	cmp	r3, #96	; 0x60
 80040f2:	d877      	bhi.n	80041e4 <HAL_TIM_ConfigClockSource+0x16c>
 80040f4:	2b50      	cmp	r3, #80	; 0x50
 80040f6:	d03c      	beq.n	8004172 <HAL_TIM_ConfigClockSource+0xfa>
 80040f8:	2b50      	cmp	r3, #80	; 0x50
 80040fa:	d873      	bhi.n	80041e4 <HAL_TIM_ConfigClockSource+0x16c>
 80040fc:	2b40      	cmp	r3, #64	; 0x40
 80040fe:	d058      	beq.n	80041b2 <HAL_TIM_ConfigClockSource+0x13a>
 8004100:	2b40      	cmp	r3, #64	; 0x40
 8004102:	d86f      	bhi.n	80041e4 <HAL_TIM_ConfigClockSource+0x16c>
 8004104:	2b30      	cmp	r3, #48	; 0x30
 8004106:	d064      	beq.n	80041d2 <HAL_TIM_ConfigClockSource+0x15a>
 8004108:	2b30      	cmp	r3, #48	; 0x30
 800410a:	d86b      	bhi.n	80041e4 <HAL_TIM_ConfigClockSource+0x16c>
 800410c:	2b20      	cmp	r3, #32
 800410e:	d060      	beq.n	80041d2 <HAL_TIM_ConfigClockSource+0x15a>
 8004110:	2b20      	cmp	r3, #32
 8004112:	d867      	bhi.n	80041e4 <HAL_TIM_ConfigClockSource+0x16c>
 8004114:	2b00      	cmp	r3, #0
 8004116:	d05c      	beq.n	80041d2 <HAL_TIM_ConfigClockSource+0x15a>
 8004118:	2b10      	cmp	r3, #16
 800411a:	d05a      	beq.n	80041d2 <HAL_TIM_ConfigClockSource+0x15a>
 800411c:	e062      	b.n	80041e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6818      	ldr	r0, [r3, #0]
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	6899      	ldr	r1, [r3, #8]
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	685a      	ldr	r2, [r3, #4]
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	f000 fb35 	bl	800479c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004140:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	68ba      	ldr	r2, [r7, #8]
 8004148:	609a      	str	r2, [r3, #8]
      break;
 800414a:	e04f      	b.n	80041ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6818      	ldr	r0, [r3, #0]
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	6899      	ldr	r1, [r3, #8]
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	685a      	ldr	r2, [r3, #4]
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	f000 fb1e 	bl	800479c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	689a      	ldr	r2, [r3, #8]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800416e:	609a      	str	r2, [r3, #8]
      break;
 8004170:	e03c      	b.n	80041ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6818      	ldr	r0, [r3, #0]
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	6859      	ldr	r1, [r3, #4]
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	461a      	mov	r2, r3
 8004180:	f000 fa92 	bl	80046a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2150      	movs	r1, #80	; 0x50
 800418a:	4618      	mov	r0, r3
 800418c:	f000 faeb 	bl	8004766 <TIM_ITRx_SetConfig>
      break;
 8004190:	e02c      	b.n	80041ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6818      	ldr	r0, [r3, #0]
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	6859      	ldr	r1, [r3, #4]
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	461a      	mov	r2, r3
 80041a0:	f000 fab1 	bl	8004706 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2160      	movs	r1, #96	; 0x60
 80041aa:	4618      	mov	r0, r3
 80041ac:	f000 fadb 	bl	8004766 <TIM_ITRx_SetConfig>
      break;
 80041b0:	e01c      	b.n	80041ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6818      	ldr	r0, [r3, #0]
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	6859      	ldr	r1, [r3, #4]
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	68db      	ldr	r3, [r3, #12]
 80041be:	461a      	mov	r2, r3
 80041c0:	f000 fa72 	bl	80046a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2140      	movs	r1, #64	; 0x40
 80041ca:	4618      	mov	r0, r3
 80041cc:	f000 facb 	bl	8004766 <TIM_ITRx_SetConfig>
      break;
 80041d0:	e00c      	b.n	80041ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4619      	mov	r1, r3
 80041dc:	4610      	mov	r0, r2
 80041de:	f000 fac2 	bl	8004766 <TIM_ITRx_SetConfig>
      break;
 80041e2:	e003      	b.n	80041ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	73fb      	strb	r3, [r7, #15]
      break;
 80041e8:	e000      	b.n	80041ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 80041ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80041fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3710      	adds	r7, #16
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}
	...

08004208 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004208:	b480      	push	{r7}
 800420a:	b085      	sub	sp, #20
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
 8004210:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4a40      	ldr	r2, [pc, #256]	; (800431c <TIM_Base_SetConfig+0x114>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d013      	beq.n	8004248 <TIM_Base_SetConfig+0x40>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004226:	d00f      	beq.n	8004248 <TIM_Base_SetConfig+0x40>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a3d      	ldr	r2, [pc, #244]	; (8004320 <TIM_Base_SetConfig+0x118>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d00b      	beq.n	8004248 <TIM_Base_SetConfig+0x40>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4a3c      	ldr	r2, [pc, #240]	; (8004324 <TIM_Base_SetConfig+0x11c>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d007      	beq.n	8004248 <TIM_Base_SetConfig+0x40>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4a3b      	ldr	r2, [pc, #236]	; (8004328 <TIM_Base_SetConfig+0x120>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d003      	beq.n	8004248 <TIM_Base_SetConfig+0x40>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	4a3a      	ldr	r2, [pc, #232]	; (800432c <TIM_Base_SetConfig+0x124>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d108      	bne.n	800425a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800424e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	68fa      	ldr	r2, [r7, #12]
 8004256:	4313      	orrs	r3, r2
 8004258:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a2f      	ldr	r2, [pc, #188]	; (800431c <TIM_Base_SetConfig+0x114>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d02b      	beq.n	80042ba <TIM_Base_SetConfig+0xb2>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004268:	d027      	beq.n	80042ba <TIM_Base_SetConfig+0xb2>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4a2c      	ldr	r2, [pc, #176]	; (8004320 <TIM_Base_SetConfig+0x118>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d023      	beq.n	80042ba <TIM_Base_SetConfig+0xb2>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4a2b      	ldr	r2, [pc, #172]	; (8004324 <TIM_Base_SetConfig+0x11c>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d01f      	beq.n	80042ba <TIM_Base_SetConfig+0xb2>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a2a      	ldr	r2, [pc, #168]	; (8004328 <TIM_Base_SetConfig+0x120>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d01b      	beq.n	80042ba <TIM_Base_SetConfig+0xb2>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	4a29      	ldr	r2, [pc, #164]	; (800432c <TIM_Base_SetConfig+0x124>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d017      	beq.n	80042ba <TIM_Base_SetConfig+0xb2>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a28      	ldr	r2, [pc, #160]	; (8004330 <TIM_Base_SetConfig+0x128>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d013      	beq.n	80042ba <TIM_Base_SetConfig+0xb2>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a27      	ldr	r2, [pc, #156]	; (8004334 <TIM_Base_SetConfig+0x12c>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d00f      	beq.n	80042ba <TIM_Base_SetConfig+0xb2>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a26      	ldr	r2, [pc, #152]	; (8004338 <TIM_Base_SetConfig+0x130>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d00b      	beq.n	80042ba <TIM_Base_SetConfig+0xb2>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a25      	ldr	r2, [pc, #148]	; (800433c <TIM_Base_SetConfig+0x134>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d007      	beq.n	80042ba <TIM_Base_SetConfig+0xb2>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	4a24      	ldr	r2, [pc, #144]	; (8004340 <TIM_Base_SetConfig+0x138>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d003      	beq.n	80042ba <TIM_Base_SetConfig+0xb2>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a23      	ldr	r2, [pc, #140]	; (8004344 <TIM_Base_SetConfig+0x13c>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d108      	bne.n	80042cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	68fa      	ldr	r2, [r7, #12]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	695b      	ldr	r3, [r3, #20]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	68fa      	ldr	r2, [r7, #12]
 80042de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	689a      	ldr	r2, [r3, #8]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	4a0a      	ldr	r2, [pc, #40]	; (800431c <TIM_Base_SetConfig+0x114>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d003      	beq.n	8004300 <TIM_Base_SetConfig+0xf8>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	4a0c      	ldr	r2, [pc, #48]	; (800432c <TIM_Base_SetConfig+0x124>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d103      	bne.n	8004308 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	691a      	ldr	r2, [r3, #16]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2201      	movs	r2, #1
 800430c:	615a      	str	r2, [r3, #20]
}
 800430e:	bf00      	nop
 8004310:	3714      	adds	r7, #20
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop
 800431c:	40010000 	.word	0x40010000
 8004320:	40000400 	.word	0x40000400
 8004324:	40000800 	.word	0x40000800
 8004328:	40000c00 	.word	0x40000c00
 800432c:	40010400 	.word	0x40010400
 8004330:	40014000 	.word	0x40014000
 8004334:	40014400 	.word	0x40014400
 8004338:	40014800 	.word	0x40014800
 800433c:	40001800 	.word	0x40001800
 8004340:	40001c00 	.word	0x40001c00
 8004344:	40002000 	.word	0x40002000

08004348 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004348:	b480      	push	{r7}
 800434a:	b087      	sub	sp, #28
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6a1b      	ldr	r3, [r3, #32]
 8004356:	f023 0201 	bic.w	r2, r3, #1
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6a1b      	ldr	r3, [r3, #32]
 8004362:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	699b      	ldr	r3, [r3, #24]
 800436e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004376:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f023 0303 	bic.w	r3, r3, #3
 800437e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68fa      	ldr	r2, [r7, #12]
 8004386:	4313      	orrs	r3, r2
 8004388:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	f023 0302 	bic.w	r3, r3, #2
 8004390:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	697a      	ldr	r2, [r7, #20]
 8004398:	4313      	orrs	r3, r2
 800439a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	4a20      	ldr	r2, [pc, #128]	; (8004420 <TIM_OC1_SetConfig+0xd8>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d003      	beq.n	80043ac <TIM_OC1_SetConfig+0x64>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	4a1f      	ldr	r2, [pc, #124]	; (8004424 <TIM_OC1_SetConfig+0xdc>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d10c      	bne.n	80043c6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	f023 0308 	bic.w	r3, r3, #8
 80043b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	697a      	ldr	r2, [r7, #20]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	f023 0304 	bic.w	r3, r3, #4
 80043c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4a15      	ldr	r2, [pc, #84]	; (8004420 <TIM_OC1_SetConfig+0xd8>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d003      	beq.n	80043d6 <TIM_OC1_SetConfig+0x8e>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4a14      	ldr	r2, [pc, #80]	; (8004424 <TIM_OC1_SetConfig+0xdc>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d111      	bne.n	80043fa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80043dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80043e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	693a      	ldr	r2, [r7, #16]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	699b      	ldr	r3, [r3, #24]
 80043f4:	693a      	ldr	r2, [r7, #16]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	693a      	ldr	r2, [r7, #16]
 80043fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	68fa      	ldr	r2, [r7, #12]
 8004404:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	685a      	ldr	r2, [r3, #4]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	697a      	ldr	r2, [r7, #20]
 8004412:	621a      	str	r2, [r3, #32]
}
 8004414:	bf00      	nop
 8004416:	371c      	adds	r7, #28
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr
 8004420:	40010000 	.word	0x40010000
 8004424:	40010400 	.word	0x40010400

08004428 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004428:	b480      	push	{r7}
 800442a:	b087      	sub	sp, #28
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6a1b      	ldr	r3, [r3, #32]
 8004436:	f023 0210 	bic.w	r2, r3, #16
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6a1b      	ldr	r3, [r3, #32]
 8004442:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	699b      	ldr	r3, [r3, #24]
 800444e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004456:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800445e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	021b      	lsls	r3, r3, #8
 8004466:	68fa      	ldr	r2, [r7, #12]
 8004468:	4313      	orrs	r3, r2
 800446a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	f023 0320 	bic.w	r3, r3, #32
 8004472:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	011b      	lsls	r3, r3, #4
 800447a:	697a      	ldr	r2, [r7, #20]
 800447c:	4313      	orrs	r3, r2
 800447e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	4a22      	ldr	r2, [pc, #136]	; (800450c <TIM_OC2_SetConfig+0xe4>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d003      	beq.n	8004490 <TIM_OC2_SetConfig+0x68>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	4a21      	ldr	r2, [pc, #132]	; (8004510 <TIM_OC2_SetConfig+0xe8>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d10d      	bne.n	80044ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004496:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	011b      	lsls	r3, r3, #4
 800449e:	697a      	ldr	r2, [r7, #20]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044aa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	4a17      	ldr	r2, [pc, #92]	; (800450c <TIM_OC2_SetConfig+0xe4>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d003      	beq.n	80044bc <TIM_OC2_SetConfig+0x94>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	4a16      	ldr	r2, [pc, #88]	; (8004510 <TIM_OC2_SetConfig+0xe8>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d113      	bne.n	80044e4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80044c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80044ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	695b      	ldr	r3, [r3, #20]
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	009b      	lsls	r3, r3, #2
 80044de:	693a      	ldr	r2, [r7, #16]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	693a      	ldr	r2, [r7, #16]
 80044e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	68fa      	ldr	r2, [r7, #12]
 80044ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	685a      	ldr	r2, [r3, #4]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	697a      	ldr	r2, [r7, #20]
 80044fc:	621a      	str	r2, [r3, #32]
}
 80044fe:	bf00      	nop
 8004500:	371c      	adds	r7, #28
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	40010000 	.word	0x40010000
 8004510:	40010400 	.word	0x40010400

08004514 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004514:	b480      	push	{r7}
 8004516:	b087      	sub	sp, #28
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6a1b      	ldr	r3, [r3, #32]
 8004522:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6a1b      	ldr	r3, [r3, #32]
 800452e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	69db      	ldr	r3, [r3, #28]
 800453a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004542:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f023 0303 	bic.w	r3, r3, #3
 800454a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68fa      	ldr	r2, [r7, #12]
 8004552:	4313      	orrs	r3, r2
 8004554:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800455c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	021b      	lsls	r3, r3, #8
 8004564:	697a      	ldr	r2, [r7, #20]
 8004566:	4313      	orrs	r3, r2
 8004568:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a21      	ldr	r2, [pc, #132]	; (80045f4 <TIM_OC3_SetConfig+0xe0>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d003      	beq.n	800457a <TIM_OC3_SetConfig+0x66>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a20      	ldr	r2, [pc, #128]	; (80045f8 <TIM_OC3_SetConfig+0xe4>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d10d      	bne.n	8004596 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004580:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	021b      	lsls	r3, r3, #8
 8004588:	697a      	ldr	r2, [r7, #20]
 800458a:	4313      	orrs	r3, r2
 800458c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004594:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a16      	ldr	r2, [pc, #88]	; (80045f4 <TIM_OC3_SetConfig+0xe0>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d003      	beq.n	80045a6 <TIM_OC3_SetConfig+0x92>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4a15      	ldr	r2, [pc, #84]	; (80045f8 <TIM_OC3_SetConfig+0xe4>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d113      	bne.n	80045ce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80045ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80045b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	695b      	ldr	r3, [r3, #20]
 80045ba:	011b      	lsls	r3, r3, #4
 80045bc:	693a      	ldr	r2, [r7, #16]
 80045be:	4313      	orrs	r3, r2
 80045c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	699b      	ldr	r3, [r3, #24]
 80045c6:	011b      	lsls	r3, r3, #4
 80045c8:	693a      	ldr	r2, [r7, #16]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	693a      	ldr	r2, [r7, #16]
 80045d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	68fa      	ldr	r2, [r7, #12]
 80045d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	685a      	ldr	r2, [r3, #4]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	697a      	ldr	r2, [r7, #20]
 80045e6:	621a      	str	r2, [r3, #32]
}
 80045e8:	bf00      	nop
 80045ea:	371c      	adds	r7, #28
 80045ec:	46bd      	mov	sp, r7
 80045ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f2:	4770      	bx	lr
 80045f4:	40010000 	.word	0x40010000
 80045f8:	40010400 	.word	0x40010400

080045fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b087      	sub	sp, #28
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a1b      	ldr	r3, [r3, #32]
 800460a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a1b      	ldr	r3, [r3, #32]
 8004616:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	69db      	ldr	r3, [r3, #28]
 8004622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800462a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004632:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	021b      	lsls	r3, r3, #8
 800463a:	68fa      	ldr	r2, [r7, #12]
 800463c:	4313      	orrs	r3, r2
 800463e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004646:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	031b      	lsls	r3, r3, #12
 800464e:	693a      	ldr	r2, [r7, #16]
 8004650:	4313      	orrs	r3, r2
 8004652:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	4a12      	ldr	r2, [pc, #72]	; (80046a0 <TIM_OC4_SetConfig+0xa4>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d003      	beq.n	8004664 <TIM_OC4_SetConfig+0x68>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	4a11      	ldr	r2, [pc, #68]	; (80046a4 <TIM_OC4_SetConfig+0xa8>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d109      	bne.n	8004678 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800466a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	695b      	ldr	r3, [r3, #20]
 8004670:	019b      	lsls	r3, r3, #6
 8004672:	697a      	ldr	r2, [r7, #20]
 8004674:	4313      	orrs	r3, r2
 8004676:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	697a      	ldr	r2, [r7, #20]
 800467c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	68fa      	ldr	r2, [r7, #12]
 8004682:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	685a      	ldr	r2, [r3, #4]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	693a      	ldr	r2, [r7, #16]
 8004690:	621a      	str	r2, [r3, #32]
}
 8004692:	bf00      	nop
 8004694:	371c      	adds	r7, #28
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	40010000 	.word	0x40010000
 80046a4:	40010400 	.word	0x40010400

080046a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b087      	sub	sp, #28
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	60b9      	str	r1, [r7, #8]
 80046b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6a1b      	ldr	r3, [r3, #32]
 80046b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6a1b      	ldr	r3, [r3, #32]
 80046be:	f023 0201 	bic.w	r2, r3, #1
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	699b      	ldr	r3, [r3, #24]
 80046ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80046d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	011b      	lsls	r3, r3, #4
 80046d8:	693a      	ldr	r2, [r7, #16]
 80046da:	4313      	orrs	r3, r2
 80046dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	f023 030a 	bic.w	r3, r3, #10
 80046e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80046e6:	697a      	ldr	r2, [r7, #20]
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	693a      	ldr	r2, [r7, #16]
 80046f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	697a      	ldr	r2, [r7, #20]
 80046f8:	621a      	str	r2, [r3, #32]
}
 80046fa:	bf00      	nop
 80046fc:	371c      	adds	r7, #28
 80046fe:	46bd      	mov	sp, r7
 8004700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004704:	4770      	bx	lr

08004706 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004706:	b480      	push	{r7}
 8004708:	b087      	sub	sp, #28
 800470a:	af00      	add	r7, sp, #0
 800470c:	60f8      	str	r0, [r7, #12]
 800470e:	60b9      	str	r1, [r7, #8]
 8004710:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6a1b      	ldr	r3, [r3, #32]
 8004716:	f023 0210 	bic.w	r2, r3, #16
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6a1b      	ldr	r3, [r3, #32]
 8004728:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004730:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	031b      	lsls	r3, r3, #12
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	4313      	orrs	r3, r2
 800473a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004742:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	011b      	lsls	r3, r3, #4
 8004748:	693a      	ldr	r2, [r7, #16]
 800474a:	4313      	orrs	r3, r2
 800474c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	697a      	ldr	r2, [r7, #20]
 8004752:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	693a      	ldr	r2, [r7, #16]
 8004758:	621a      	str	r2, [r3, #32]
}
 800475a:	bf00      	nop
 800475c:	371c      	adds	r7, #28
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr

08004766 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004766:	b480      	push	{r7}
 8004768:	b085      	sub	sp, #20
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
 800476e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800477c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800477e:	683a      	ldr	r2, [r7, #0]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	4313      	orrs	r3, r2
 8004784:	f043 0307 	orr.w	r3, r3, #7
 8004788:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	68fa      	ldr	r2, [r7, #12]
 800478e:	609a      	str	r2, [r3, #8]
}
 8004790:	bf00      	nop
 8004792:	3714      	adds	r7, #20
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800479c:	b480      	push	{r7}
 800479e:	b087      	sub	sp, #28
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	60b9      	str	r1, [r7, #8]
 80047a6:	607a      	str	r2, [r7, #4]
 80047a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	021a      	lsls	r2, r3, #8
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	431a      	orrs	r2, r3
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	697a      	ldr	r2, [r7, #20]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	697a      	ldr	r2, [r7, #20]
 80047ce:	609a      	str	r2, [r3, #8]
}
 80047d0:	bf00      	nop
 80047d2:	371c      	adds	r7, #28
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80047dc:	b480      	push	{r7}
 80047de:	b087      	sub	sp, #28
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	60f8      	str	r0, [r7, #12]
 80047e4:	60b9      	str	r1, [r7, #8]
 80047e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	f003 031f 	and.w	r3, r3, #31
 80047ee:	2201      	movs	r2, #1
 80047f0:	fa02 f303 	lsl.w	r3, r2, r3
 80047f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6a1a      	ldr	r2, [r3, #32]
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	43db      	mvns	r3, r3
 80047fe:	401a      	ands	r2, r3
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6a1a      	ldr	r2, [r3, #32]
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	f003 031f 	and.w	r3, r3, #31
 800480e:	6879      	ldr	r1, [r7, #4]
 8004810:	fa01 f303 	lsl.w	r3, r1, r3
 8004814:	431a      	orrs	r2, r3
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	621a      	str	r2, [r3, #32]
}
 800481a:	bf00      	nop
 800481c:	371c      	adds	r7, #28
 800481e:	46bd      	mov	sp, r7
 8004820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004824:	4770      	bx	lr
	...

08004828 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004828:	b480      	push	{r7}
 800482a:	b085      	sub	sp, #20
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004838:	2b01      	cmp	r3, #1
 800483a:	d101      	bne.n	8004840 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800483c:	2302      	movs	r3, #2
 800483e:	e05a      	b.n	80048f6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2202      	movs	r2, #2
 800484c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004866:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	68fa      	ldr	r2, [r7, #12]
 800486e:	4313      	orrs	r3, r2
 8004870:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	68fa      	ldr	r2, [r7, #12]
 8004878:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a21      	ldr	r2, [pc, #132]	; (8004904 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d022      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800488c:	d01d      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a1d      	ldr	r2, [pc, #116]	; (8004908 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d018      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a1b      	ldr	r2, [pc, #108]	; (800490c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d013      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a1a      	ldr	r2, [pc, #104]	; (8004910 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d00e      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a18      	ldr	r2, [pc, #96]	; (8004914 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d009      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a17      	ldr	r2, [pc, #92]	; (8004918 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d004      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a15      	ldr	r2, [pc, #84]	; (800491c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d10c      	bne.n	80048e4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	68ba      	ldr	r2, [r7, #8]
 80048d8:	4313      	orrs	r3, r2
 80048da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	68ba      	ldr	r2, [r7, #8]
 80048e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3714      	adds	r7, #20
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	40010000 	.word	0x40010000
 8004908:	40000400 	.word	0x40000400
 800490c:	40000800 	.word	0x40000800
 8004910:	40000c00 	.word	0x40000c00
 8004914:	40010400 	.word	0x40010400
 8004918:	40014000 	.word	0x40014000
 800491c:	40001800 	.word	0x40001800

08004920 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b082      	sub	sp, #8
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d101      	bne.n	8004932 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e03f      	b.n	80049b2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004938:	b2db      	uxtb	r3, r3
 800493a:	2b00      	cmp	r3, #0
 800493c:	d106      	bne.n	800494c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2200      	movs	r2, #0
 8004942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f7fd fc08 	bl	800215c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2224      	movs	r2, #36	; 0x24
 8004950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	68da      	ldr	r2, [r3, #12]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004962:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f000 fddf 	bl	8005528 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	691a      	ldr	r2, [r3, #16]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004978:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	695a      	ldr	r2, [r3, #20]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004988:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68da      	ldr	r2, [r3, #12]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004998:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2220      	movs	r2, #32
 80049a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2220      	movs	r2, #32
 80049ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80049b0:	2300      	movs	r3, #0
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3708      	adds	r7, #8
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}

080049ba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049ba:	b580      	push	{r7, lr}
 80049bc:	b08a      	sub	sp, #40	; 0x28
 80049be:	af02      	add	r7, sp, #8
 80049c0:	60f8      	str	r0, [r7, #12]
 80049c2:	60b9      	str	r1, [r7, #8]
 80049c4:	603b      	str	r3, [r7, #0]
 80049c6:	4613      	mov	r3, r2
 80049c8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80049ca:	2300      	movs	r3, #0
 80049cc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	2b20      	cmp	r3, #32
 80049d8:	d17c      	bne.n	8004ad4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d002      	beq.n	80049e6 <HAL_UART_Transmit+0x2c>
 80049e0:	88fb      	ldrh	r3, [r7, #6]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d101      	bne.n	80049ea <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e075      	b.n	8004ad6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d101      	bne.n	80049f8 <HAL_UART_Transmit+0x3e>
 80049f4:	2302      	movs	r3, #2
 80049f6:	e06e      	b.n	8004ad6 <HAL_UART_Transmit+0x11c>
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2200      	movs	r2, #0
 8004a04:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2221      	movs	r2, #33	; 0x21
 8004a0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a0e:	f7fd ffc3 	bl	8002998 <HAL_GetTick>
 8004a12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	88fa      	ldrh	r2, [r7, #6]
 8004a18:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	88fa      	ldrh	r2, [r7, #6]
 8004a1e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a28:	d108      	bne.n	8004a3c <HAL_UART_Transmit+0x82>
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d104      	bne.n	8004a3c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004a32:	2300      	movs	r3, #0
 8004a34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	61bb      	str	r3, [r7, #24]
 8004a3a:	e003      	b.n	8004a44 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a40:	2300      	movs	r3, #0
 8004a42:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004a4c:	e02a      	b.n	8004aa4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	9300      	str	r3, [sp, #0]
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	2200      	movs	r2, #0
 8004a56:	2180      	movs	r1, #128	; 0x80
 8004a58:	68f8      	ldr	r0, [r7, #12]
 8004a5a:	f000 fb1f 	bl	800509c <UART_WaitOnFlagUntilTimeout>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d001      	beq.n	8004a68 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e036      	b.n	8004ad6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d10b      	bne.n	8004a86 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	881b      	ldrh	r3, [r3, #0]
 8004a72:	461a      	mov	r2, r3
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a7c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	3302      	adds	r3, #2
 8004a82:	61bb      	str	r3, [r7, #24]
 8004a84:	e007      	b.n	8004a96 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	781a      	ldrb	r2, [r3, #0]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004a90:	69fb      	ldr	r3, [r7, #28]
 8004a92:	3301      	adds	r3, #1
 8004a94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	3b01      	subs	r3, #1
 8004a9e:	b29a      	uxth	r2, r3
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d1cf      	bne.n	8004a4e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	9300      	str	r3, [sp, #0]
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	2140      	movs	r1, #64	; 0x40
 8004ab8:	68f8      	ldr	r0, [r7, #12]
 8004aba:	f000 faef 	bl	800509c <UART_WaitOnFlagUntilTimeout>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d001      	beq.n	8004ac8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e006      	b.n	8004ad6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2220      	movs	r2, #32
 8004acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	e000      	b.n	8004ad6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004ad4:	2302      	movs	r3, #2
  }
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3720      	adds	r7, #32
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}

08004ade <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ade:	b580      	push	{r7, lr}
 8004ae0:	b084      	sub	sp, #16
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	60f8      	str	r0, [r7, #12]
 8004ae6:	60b9      	str	r1, [r7, #8]
 8004ae8:	4613      	mov	r3, r2
 8004aea:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	2b20      	cmp	r3, #32
 8004af6:	d11d      	bne.n	8004b34 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d002      	beq.n	8004b04 <HAL_UART_Receive_IT+0x26>
 8004afe:	88fb      	ldrh	r3, [r7, #6]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d101      	bne.n	8004b08 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e016      	b.n	8004b36 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d101      	bne.n	8004b16 <HAL_UART_Receive_IT+0x38>
 8004b12:	2302      	movs	r3, #2
 8004b14:	e00f      	b.n	8004b36 <HAL_UART_Receive_IT+0x58>
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2200      	movs	r2, #0
 8004b22:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004b24:	88fb      	ldrh	r3, [r7, #6]
 8004b26:	461a      	mov	r2, r3
 8004b28:	68b9      	ldr	r1, [r7, #8]
 8004b2a:	68f8      	ldr	r0, [r7, #12]
 8004b2c:	f000 fb24 	bl	8005178 <UART_Start_Receive_IT>
 8004b30:	4603      	mov	r3, r0
 8004b32:	e000      	b.n	8004b36 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004b34:	2302      	movs	r3, #2
  }
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3710      	adds	r7, #16
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
	...

08004b40 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b0ba      	sub	sp, #232	; 0xe8
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	695b      	ldr	r3, [r3, #20]
 8004b62:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004b66:	2300      	movs	r3, #0
 8004b68:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004b72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b76:	f003 030f 	and.w	r3, r3, #15
 8004b7a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004b7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d10f      	bne.n	8004ba6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b8a:	f003 0320 	and.w	r3, r3, #32
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d009      	beq.n	8004ba6 <HAL_UART_IRQHandler+0x66>
 8004b92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b96:	f003 0320 	and.w	r3, r3, #32
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d003      	beq.n	8004ba6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f000 fc07 	bl	80053b2 <UART_Receive_IT>
      return;
 8004ba4:	e256      	b.n	8005054 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004ba6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	f000 80de 	beq.w	8004d6c <HAL_UART_IRQHandler+0x22c>
 8004bb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004bb4:	f003 0301 	and.w	r3, r3, #1
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d106      	bne.n	8004bca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004bbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004bc0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	f000 80d1 	beq.w	8004d6c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004bca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bce:	f003 0301 	and.w	r3, r3, #1
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d00b      	beq.n	8004bee <HAL_UART_IRQHandler+0xae>
 8004bd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004bda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d005      	beq.n	8004bee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be6:	f043 0201 	orr.w	r2, r3, #1
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004bee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bf2:	f003 0304 	and.w	r3, r3, #4
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d00b      	beq.n	8004c12 <HAL_UART_IRQHandler+0xd2>
 8004bfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004bfe:	f003 0301 	and.w	r3, r3, #1
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d005      	beq.n	8004c12 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0a:	f043 0202 	orr.w	r2, r3, #2
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c16:	f003 0302 	and.w	r3, r3, #2
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d00b      	beq.n	8004c36 <HAL_UART_IRQHandler+0xf6>
 8004c1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c22:	f003 0301 	and.w	r3, r3, #1
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d005      	beq.n	8004c36 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2e:	f043 0204 	orr.w	r2, r3, #4
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004c36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c3a:	f003 0308 	and.w	r3, r3, #8
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d011      	beq.n	8004c66 <HAL_UART_IRQHandler+0x126>
 8004c42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c46:	f003 0320 	and.w	r3, r3, #32
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d105      	bne.n	8004c5a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004c4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c52:	f003 0301 	and.w	r3, r3, #1
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d005      	beq.n	8004c66 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5e:	f043 0208 	orr.w	r2, r3, #8
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f000 81ed 	beq.w	800504a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c74:	f003 0320 	and.w	r3, r3, #32
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d008      	beq.n	8004c8e <HAL_UART_IRQHandler+0x14e>
 8004c7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c80:	f003 0320 	and.w	r3, r3, #32
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d002      	beq.n	8004c8e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f000 fb92 	bl	80053b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c98:	2b40      	cmp	r3, #64	; 0x40
 8004c9a:	bf0c      	ite	eq
 8004c9c:	2301      	moveq	r3, #1
 8004c9e:	2300      	movne	r3, #0
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004caa:	f003 0308 	and.w	r3, r3, #8
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d103      	bne.n	8004cba <HAL_UART_IRQHandler+0x17a>
 8004cb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d04f      	beq.n	8004d5a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f000 fa9a 	bl	80051f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	695b      	ldr	r3, [r3, #20]
 8004cc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cca:	2b40      	cmp	r3, #64	; 0x40
 8004ccc:	d141      	bne.n	8004d52 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	3314      	adds	r3, #20
 8004cd4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004cdc:	e853 3f00 	ldrex	r3, [r3]
 8004ce0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004ce4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004ce8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	3314      	adds	r3, #20
 8004cf6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004cfa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004cfe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004d06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004d0a:	e841 2300 	strex	r3, r2, [r1]
 8004d0e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004d12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d1d9      	bne.n	8004cce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d013      	beq.n	8004d4a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d26:	4a7d      	ldr	r2, [pc, #500]	; (8004f1c <HAL_UART_IRQHandler+0x3dc>)
 8004d28:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f7fd ffe3 	bl	8002cfa <HAL_DMA_Abort_IT>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d016      	beq.n	8004d68 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d40:	687a      	ldr	r2, [r7, #4]
 8004d42:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004d44:	4610      	mov	r0, r2
 8004d46:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d48:	e00e      	b.n	8004d68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f000 f990 	bl	8005070 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d50:	e00a      	b.n	8004d68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f000 f98c 	bl	8005070 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d58:	e006      	b.n	8004d68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f000 f988 	bl	8005070 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004d66:	e170      	b.n	800504a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d68:	bf00      	nop
    return;
 8004d6a:	e16e      	b.n	800504a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	f040 814a 	bne.w	800500a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d7a:	f003 0310 	and.w	r3, r3, #16
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	f000 8143 	beq.w	800500a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004d84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d88:	f003 0310 	and.w	r3, r3, #16
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	f000 813c 	beq.w	800500a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d92:	2300      	movs	r3, #0
 8004d94:	60bb      	str	r3, [r7, #8]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	60bb      	str	r3, [r7, #8]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	60bb      	str	r3, [r7, #8]
 8004da6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	695b      	ldr	r3, [r3, #20]
 8004dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004db2:	2b40      	cmp	r3, #64	; 0x40
 8004db4:	f040 80b4 	bne.w	8004f20 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004dc4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f000 8140 	beq.w	800504e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004dd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	f080 8139 	bcs.w	800504e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004de2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004de8:	69db      	ldr	r3, [r3, #28]
 8004dea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004dee:	f000 8088 	beq.w	8004f02 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	330c      	adds	r3, #12
 8004df8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dfc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004e00:	e853 3f00 	ldrex	r3, [r3]
 8004e04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004e08:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004e0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e10:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	330c      	adds	r3, #12
 8004e1a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004e1e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004e22:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e26:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004e2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004e2e:	e841 2300 	strex	r3, r2, [r1]
 8004e32:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004e36:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d1d9      	bne.n	8004df2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	3314      	adds	r3, #20
 8004e44:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004e48:	e853 3f00 	ldrex	r3, [r3]
 8004e4c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004e4e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004e50:	f023 0301 	bic.w	r3, r3, #1
 8004e54:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	3314      	adds	r3, #20
 8004e5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004e62:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004e66:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e68:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004e6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004e6e:	e841 2300 	strex	r3, r2, [r1]
 8004e72:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004e74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d1e1      	bne.n	8004e3e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	3314      	adds	r3, #20
 8004e80:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e84:	e853 3f00 	ldrex	r3, [r3]
 8004e88:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004e8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e90:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	3314      	adds	r3, #20
 8004e9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004e9e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004ea0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004ea4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004ea6:	e841 2300 	strex	r3, r2, [r1]
 8004eaa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004eac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d1e3      	bne.n	8004e7a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2220      	movs	r2, #32
 8004eb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	330c      	adds	r3, #12
 8004ec6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004eca:	e853 3f00 	ldrex	r3, [r3]
 8004ece:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004ed0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ed2:	f023 0310 	bic.w	r3, r3, #16
 8004ed6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	330c      	adds	r3, #12
 8004ee0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004ee4:	65ba      	str	r2, [r7, #88]	; 0x58
 8004ee6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004eea:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004eec:	e841 2300 	strex	r3, r2, [r1]
 8004ef0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004ef2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d1e3      	bne.n	8004ec0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004efc:	4618      	mov	r0, r3
 8004efe:	f7fd fe8c 	bl	8002c1a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	4619      	mov	r1, r3
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f000 f8b6 	bl	8005084 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004f18:	e099      	b.n	800504e <HAL_UART_IRQHandler+0x50e>
 8004f1a:	bf00      	nop
 8004f1c:	080052bb 	.word	0x080052bb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	1ad3      	subs	r3, r2, r3
 8004f2c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f34:	b29b      	uxth	r3, r3
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	f000 808b 	beq.w	8005052 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004f3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	f000 8086 	beq.w	8005052 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	330c      	adds	r3, #12
 8004f4c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f50:	e853 3f00 	ldrex	r3, [r3]
 8004f54:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004f56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f58:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004f5c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	330c      	adds	r3, #12
 8004f66:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004f6a:	647a      	str	r2, [r7, #68]	; 0x44
 8004f6c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f6e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004f70:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004f72:	e841 2300 	strex	r3, r2, [r1]
 8004f76:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004f78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d1e3      	bne.n	8004f46 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	3314      	adds	r3, #20
 8004f84:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f88:	e853 3f00 	ldrex	r3, [r3]
 8004f8c:	623b      	str	r3, [r7, #32]
   return(result);
 8004f8e:	6a3b      	ldr	r3, [r7, #32]
 8004f90:	f023 0301 	bic.w	r3, r3, #1
 8004f94:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	3314      	adds	r3, #20
 8004f9e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004fa2:	633a      	str	r2, [r7, #48]	; 0x30
 8004fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004fa8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004faa:	e841 2300 	strex	r3, r2, [r1]
 8004fae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d1e3      	bne.n	8004f7e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2220      	movs	r2, #32
 8004fba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	330c      	adds	r3, #12
 8004fca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	e853 3f00 	ldrex	r3, [r3]
 8004fd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f023 0310 	bic.w	r3, r3, #16
 8004fda:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	330c      	adds	r3, #12
 8004fe4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004fe8:	61fa      	str	r2, [r7, #28]
 8004fea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fec:	69b9      	ldr	r1, [r7, #24]
 8004fee:	69fa      	ldr	r2, [r7, #28]
 8004ff0:	e841 2300 	strex	r3, r2, [r1]
 8004ff4:	617b      	str	r3, [r7, #20]
   return(result);
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d1e3      	bne.n	8004fc4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004ffc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005000:	4619      	mov	r1, r3
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f000 f83e 	bl	8005084 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005008:	e023      	b.n	8005052 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800500a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800500e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005012:	2b00      	cmp	r3, #0
 8005014:	d009      	beq.n	800502a <HAL_UART_IRQHandler+0x4ea>
 8005016:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800501a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800501e:	2b00      	cmp	r3, #0
 8005020:	d003      	beq.n	800502a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 f95d 	bl	80052e2 <UART_Transmit_IT>
    return;
 8005028:	e014      	b.n	8005054 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800502a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800502e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005032:	2b00      	cmp	r3, #0
 8005034:	d00e      	beq.n	8005054 <HAL_UART_IRQHandler+0x514>
 8005036:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800503a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800503e:	2b00      	cmp	r3, #0
 8005040:	d008      	beq.n	8005054 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f000 f99d 	bl	8005382 <UART_EndTransmit_IT>
    return;
 8005048:	e004      	b.n	8005054 <HAL_UART_IRQHandler+0x514>
    return;
 800504a:	bf00      	nop
 800504c:	e002      	b.n	8005054 <HAL_UART_IRQHandler+0x514>
      return;
 800504e:	bf00      	nop
 8005050:	e000      	b.n	8005054 <HAL_UART_IRQHandler+0x514>
      return;
 8005052:	bf00      	nop
  }
}
 8005054:	37e8      	adds	r7, #232	; 0xe8
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop

0800505c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800505c:	b480      	push	{r7}
 800505e:	b083      	sub	sp, #12
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005064:	bf00      	nop
 8005066:	370c      	adds	r7, #12
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr

08005070 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005078:	bf00      	nop
 800507a:	370c      	adds	r7, #12
 800507c:	46bd      	mov	sp, r7
 800507e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005082:	4770      	bx	lr

08005084 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
 800508c:	460b      	mov	r3, r1
 800508e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005090:	bf00      	nop
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b090      	sub	sp, #64	; 0x40
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	60f8      	str	r0, [r7, #12]
 80050a4:	60b9      	str	r1, [r7, #8]
 80050a6:	603b      	str	r3, [r7, #0]
 80050a8:	4613      	mov	r3, r2
 80050aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050ac:	e050      	b.n	8005150 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80050b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b4:	d04c      	beq.n	8005150 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80050b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d007      	beq.n	80050cc <UART_WaitOnFlagUntilTimeout+0x30>
 80050bc:	f7fd fc6c 	bl	8002998 <HAL_GetTick>
 80050c0:	4602      	mov	r2, r0
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d241      	bcs.n	8005150 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	330c      	adds	r3, #12
 80050d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050d6:	e853 3f00 	ldrex	r3, [r3]
 80050da:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80050dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050de:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80050e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	330c      	adds	r3, #12
 80050ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80050ec:	637a      	str	r2, [r7, #52]	; 0x34
 80050ee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80050f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80050f4:	e841 2300 	strex	r3, r2, [r1]
 80050f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80050fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d1e5      	bne.n	80050cc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	3314      	adds	r3, #20
 8005106:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	e853 3f00 	ldrex	r3, [r3]
 800510e:	613b      	str	r3, [r7, #16]
   return(result);
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	f023 0301 	bic.w	r3, r3, #1
 8005116:	63bb      	str	r3, [r7, #56]	; 0x38
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	3314      	adds	r3, #20
 800511e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005120:	623a      	str	r2, [r7, #32]
 8005122:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005124:	69f9      	ldr	r1, [r7, #28]
 8005126:	6a3a      	ldr	r2, [r7, #32]
 8005128:	e841 2300 	strex	r3, r2, [r1]
 800512c:	61bb      	str	r3, [r7, #24]
   return(result);
 800512e:	69bb      	ldr	r3, [r7, #24]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d1e5      	bne.n	8005100 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2220      	movs	r2, #32
 8005138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2220      	movs	r2, #32
 8005140:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800514c:	2303      	movs	r3, #3
 800514e:	e00f      	b.n	8005170 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	4013      	ands	r3, r2
 800515a:	68ba      	ldr	r2, [r7, #8]
 800515c:	429a      	cmp	r2, r3
 800515e:	bf0c      	ite	eq
 8005160:	2301      	moveq	r3, #1
 8005162:	2300      	movne	r3, #0
 8005164:	b2db      	uxtb	r3, r3
 8005166:	461a      	mov	r2, r3
 8005168:	79fb      	ldrb	r3, [r7, #7]
 800516a:	429a      	cmp	r2, r3
 800516c:	d09f      	beq.n	80050ae <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800516e:	2300      	movs	r3, #0
}
 8005170:	4618      	mov	r0, r3
 8005172:	3740      	adds	r7, #64	; 0x40
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005178:	b480      	push	{r7}
 800517a:	b085      	sub	sp, #20
 800517c:	af00      	add	r7, sp, #0
 800517e:	60f8      	str	r0, [r7, #12]
 8005180:	60b9      	str	r1, [r7, #8]
 8005182:	4613      	mov	r3, r2
 8005184:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	88fa      	ldrh	r2, [r7, #6]
 8005190:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	88fa      	ldrh	r2, [r7, #6]
 8005196:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2200      	movs	r2, #0
 800519c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2222      	movs	r2, #34	; 0x22
 80051a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2200      	movs	r2, #0
 80051aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	691b      	ldr	r3, [r3, #16]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d007      	beq.n	80051c6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	68da      	ldr	r2, [r3, #12]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051c4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	695a      	ldr	r2, [r3, #20]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f042 0201 	orr.w	r2, r2, #1
 80051d4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	68da      	ldr	r2, [r3, #12]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f042 0220 	orr.w	r2, r2, #32
 80051e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80051e6:	2300      	movs	r3, #0
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3714      	adds	r7, #20
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b095      	sub	sp, #84	; 0x54
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	330c      	adds	r3, #12
 8005202:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005204:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005206:	e853 3f00 	ldrex	r3, [r3]
 800520a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800520c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800520e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005212:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	330c      	adds	r3, #12
 800521a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800521c:	643a      	str	r2, [r7, #64]	; 0x40
 800521e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005220:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005222:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005224:	e841 2300 	strex	r3, r2, [r1]
 8005228:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800522a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800522c:	2b00      	cmp	r3, #0
 800522e:	d1e5      	bne.n	80051fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	3314      	adds	r3, #20
 8005236:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005238:	6a3b      	ldr	r3, [r7, #32]
 800523a:	e853 3f00 	ldrex	r3, [r3]
 800523e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005240:	69fb      	ldr	r3, [r7, #28]
 8005242:	f023 0301 	bic.w	r3, r3, #1
 8005246:	64bb      	str	r3, [r7, #72]	; 0x48
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	3314      	adds	r3, #20
 800524e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005250:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005252:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005254:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005256:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005258:	e841 2300 	strex	r3, r2, [r1]
 800525c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800525e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005260:	2b00      	cmp	r3, #0
 8005262:	d1e5      	bne.n	8005230 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005268:	2b01      	cmp	r3, #1
 800526a:	d119      	bne.n	80052a0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	330c      	adds	r3, #12
 8005272:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	e853 3f00 	ldrex	r3, [r3]
 800527a:	60bb      	str	r3, [r7, #8]
   return(result);
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	f023 0310 	bic.w	r3, r3, #16
 8005282:	647b      	str	r3, [r7, #68]	; 0x44
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	330c      	adds	r3, #12
 800528a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800528c:	61ba      	str	r2, [r7, #24]
 800528e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005290:	6979      	ldr	r1, [r7, #20]
 8005292:	69ba      	ldr	r2, [r7, #24]
 8005294:	e841 2300 	strex	r3, r2, [r1]
 8005298:	613b      	str	r3, [r7, #16]
   return(result);
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d1e5      	bne.n	800526c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2220      	movs	r2, #32
 80052a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	631a      	str	r2, [r3, #48]	; 0x30
}
 80052ae:	bf00      	nop
 80052b0:	3754      	adds	r7, #84	; 0x54
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr

080052ba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80052ba:	b580      	push	{r7, lr}
 80052bc:	b084      	sub	sp, #16
 80052be:	af00      	add	r7, sp, #0
 80052c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2200      	movs	r2, #0
 80052cc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80052d4:	68f8      	ldr	r0, [r7, #12]
 80052d6:	f7ff fecb 	bl	8005070 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052da:	bf00      	nop
 80052dc:	3710      	adds	r7, #16
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}

080052e2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80052e2:	b480      	push	{r7}
 80052e4:	b085      	sub	sp, #20
 80052e6:	af00      	add	r7, sp, #0
 80052e8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	2b21      	cmp	r3, #33	; 0x21
 80052f4:	d13e      	bne.n	8005374 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052fe:	d114      	bne.n	800532a <UART_Transmit_IT+0x48>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	691b      	ldr	r3, [r3, #16]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d110      	bne.n	800532a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6a1b      	ldr	r3, [r3, #32]
 800530c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	881b      	ldrh	r3, [r3, #0]
 8005312:	461a      	mov	r2, r3
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800531c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a1b      	ldr	r3, [r3, #32]
 8005322:	1c9a      	adds	r2, r3, #2
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	621a      	str	r2, [r3, #32]
 8005328:	e008      	b.n	800533c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a1b      	ldr	r3, [r3, #32]
 800532e:	1c59      	adds	r1, r3, #1
 8005330:	687a      	ldr	r2, [r7, #4]
 8005332:	6211      	str	r1, [r2, #32]
 8005334:	781a      	ldrb	r2, [r3, #0]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005340:	b29b      	uxth	r3, r3
 8005342:	3b01      	subs	r3, #1
 8005344:	b29b      	uxth	r3, r3
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	4619      	mov	r1, r3
 800534a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800534c:	2b00      	cmp	r3, #0
 800534e:	d10f      	bne.n	8005370 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	68da      	ldr	r2, [r3, #12]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800535e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	68da      	ldr	r2, [r3, #12]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800536e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005370:	2300      	movs	r3, #0
 8005372:	e000      	b.n	8005376 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005374:	2302      	movs	r3, #2
  }
}
 8005376:	4618      	mov	r0, r3
 8005378:	3714      	adds	r7, #20
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr

08005382 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b082      	sub	sp, #8
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	68da      	ldr	r2, [r3, #12]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005398:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2220      	movs	r2, #32
 800539e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f7ff fe5a 	bl	800505c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80053a8:	2300      	movs	r3, #0
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3708      	adds	r7, #8
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}

080053b2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80053b2:	b580      	push	{r7, lr}
 80053b4:	b08c      	sub	sp, #48	; 0x30
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	2b22      	cmp	r3, #34	; 0x22
 80053c4:	f040 80ab 	bne.w	800551e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053d0:	d117      	bne.n	8005402 <UART_Receive_IT+0x50>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d113      	bne.n	8005402 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80053da:	2300      	movs	r3, #0
 80053dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053e2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053f0:	b29a      	uxth	r2, r3
 80053f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053f4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053fa:	1c9a      	adds	r2, r3, #2
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	629a      	str	r2, [r3, #40]	; 0x28
 8005400:	e026      	b.n	8005450 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005406:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005408:	2300      	movs	r3, #0
 800540a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005414:	d007      	beq.n	8005426 <UART_Receive_IT+0x74>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d10a      	bne.n	8005434 <UART_Receive_IT+0x82>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d106      	bne.n	8005434 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	b2da      	uxtb	r2, r3
 800542e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005430:	701a      	strb	r2, [r3, #0]
 8005432:	e008      	b.n	8005446 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	b2db      	uxtb	r3, r3
 800543c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005440:	b2da      	uxtb	r2, r3
 8005442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005444:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800544a:	1c5a      	adds	r2, r3, #1
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005454:	b29b      	uxth	r3, r3
 8005456:	3b01      	subs	r3, #1
 8005458:	b29b      	uxth	r3, r3
 800545a:	687a      	ldr	r2, [r7, #4]
 800545c:	4619      	mov	r1, r3
 800545e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005460:	2b00      	cmp	r3, #0
 8005462:	d15a      	bne.n	800551a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68da      	ldr	r2, [r3, #12]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f022 0220 	bic.w	r2, r2, #32
 8005472:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	68da      	ldr	r2, [r3, #12]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005482:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	695a      	ldr	r2, [r3, #20]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f022 0201 	bic.w	r2, r2, #1
 8005492:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2220      	movs	r2, #32
 8005498:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d135      	bne.n	8005510 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	330c      	adds	r3, #12
 80054b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	e853 3f00 	ldrex	r3, [r3]
 80054b8:	613b      	str	r3, [r7, #16]
   return(result);
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	f023 0310 	bic.w	r3, r3, #16
 80054c0:	627b      	str	r3, [r7, #36]	; 0x24
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	330c      	adds	r3, #12
 80054c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054ca:	623a      	str	r2, [r7, #32]
 80054cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ce:	69f9      	ldr	r1, [r7, #28]
 80054d0:	6a3a      	ldr	r2, [r7, #32]
 80054d2:	e841 2300 	strex	r3, r2, [r1]
 80054d6:	61bb      	str	r3, [r7, #24]
   return(result);
 80054d8:	69bb      	ldr	r3, [r7, #24]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d1e5      	bne.n	80054aa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f003 0310 	and.w	r3, r3, #16
 80054e8:	2b10      	cmp	r3, #16
 80054ea:	d10a      	bne.n	8005502 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054ec:	2300      	movs	r3, #0
 80054ee:	60fb      	str	r3, [r7, #12]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	60fb      	str	r3, [r7, #12]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	60fb      	str	r3, [r7, #12]
 8005500:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005506:	4619      	mov	r1, r3
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f7ff fdbb 	bl	8005084 <HAL_UARTEx_RxEventCallback>
 800550e:	e002      	b.n	8005516 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f7fb fdff 	bl	8001114 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005516:	2300      	movs	r3, #0
 8005518:	e002      	b.n	8005520 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800551a:	2300      	movs	r3, #0
 800551c:	e000      	b.n	8005520 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800551e:	2302      	movs	r3, #2
  }
}
 8005520:	4618      	mov	r0, r3
 8005522:	3730      	adds	r7, #48	; 0x30
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}

08005528 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005528:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800552c:	b0c0      	sub	sp, #256	; 0x100
 800552e:	af00      	add	r7, sp, #0
 8005530:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	691b      	ldr	r3, [r3, #16]
 800553c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005544:	68d9      	ldr	r1, [r3, #12]
 8005546:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	ea40 0301 	orr.w	r3, r0, r1
 8005550:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005552:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005556:	689a      	ldr	r2, [r3, #8]
 8005558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800555c:	691b      	ldr	r3, [r3, #16]
 800555e:	431a      	orrs	r2, r3
 8005560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005564:	695b      	ldr	r3, [r3, #20]
 8005566:	431a      	orrs	r2, r3
 8005568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800556c:	69db      	ldr	r3, [r3, #28]
 800556e:	4313      	orrs	r3, r2
 8005570:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005580:	f021 010c 	bic.w	r1, r1, #12
 8005584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800558e:	430b      	orrs	r3, r1
 8005590:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	695b      	ldr	r3, [r3, #20]
 800559a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800559e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055a2:	6999      	ldr	r1, [r3, #24]
 80055a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055a8:	681a      	ldr	r2, [r3, #0]
 80055aa:	ea40 0301 	orr.w	r3, r0, r1
 80055ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80055b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	4b8f      	ldr	r3, [pc, #572]	; (80057f4 <UART_SetConfig+0x2cc>)
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d005      	beq.n	80055c8 <UART_SetConfig+0xa0>
 80055bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	4b8d      	ldr	r3, [pc, #564]	; (80057f8 <UART_SetConfig+0x2d0>)
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d104      	bne.n	80055d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80055c8:	f7fe f9dc 	bl	8003984 <HAL_RCC_GetPCLK2Freq>
 80055cc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80055d0:	e003      	b.n	80055da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80055d2:	f7fe f9c3 	bl	800395c <HAL_RCC_GetPCLK1Freq>
 80055d6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055de:	69db      	ldr	r3, [r3, #28]
 80055e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055e4:	f040 810c 	bne.w	8005800 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80055e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80055ec:	2200      	movs	r2, #0
 80055ee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80055f2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80055f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80055fa:	4622      	mov	r2, r4
 80055fc:	462b      	mov	r3, r5
 80055fe:	1891      	adds	r1, r2, r2
 8005600:	65b9      	str	r1, [r7, #88]	; 0x58
 8005602:	415b      	adcs	r3, r3
 8005604:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005606:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800560a:	4621      	mov	r1, r4
 800560c:	eb12 0801 	adds.w	r8, r2, r1
 8005610:	4629      	mov	r1, r5
 8005612:	eb43 0901 	adc.w	r9, r3, r1
 8005616:	f04f 0200 	mov.w	r2, #0
 800561a:	f04f 0300 	mov.w	r3, #0
 800561e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005622:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005626:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800562a:	4690      	mov	r8, r2
 800562c:	4699      	mov	r9, r3
 800562e:	4623      	mov	r3, r4
 8005630:	eb18 0303 	adds.w	r3, r8, r3
 8005634:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005638:	462b      	mov	r3, r5
 800563a:	eb49 0303 	adc.w	r3, r9, r3
 800563e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005642:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800564e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005652:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005656:	460b      	mov	r3, r1
 8005658:	18db      	adds	r3, r3, r3
 800565a:	653b      	str	r3, [r7, #80]	; 0x50
 800565c:	4613      	mov	r3, r2
 800565e:	eb42 0303 	adc.w	r3, r2, r3
 8005662:	657b      	str	r3, [r7, #84]	; 0x54
 8005664:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005668:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800566c:	f7fb faac 	bl	8000bc8 <__aeabi_uldivmod>
 8005670:	4602      	mov	r2, r0
 8005672:	460b      	mov	r3, r1
 8005674:	4b61      	ldr	r3, [pc, #388]	; (80057fc <UART_SetConfig+0x2d4>)
 8005676:	fba3 2302 	umull	r2, r3, r3, r2
 800567a:	095b      	lsrs	r3, r3, #5
 800567c:	011c      	lsls	r4, r3, #4
 800567e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005682:	2200      	movs	r2, #0
 8005684:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005688:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800568c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005690:	4642      	mov	r2, r8
 8005692:	464b      	mov	r3, r9
 8005694:	1891      	adds	r1, r2, r2
 8005696:	64b9      	str	r1, [r7, #72]	; 0x48
 8005698:	415b      	adcs	r3, r3
 800569a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800569c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80056a0:	4641      	mov	r1, r8
 80056a2:	eb12 0a01 	adds.w	sl, r2, r1
 80056a6:	4649      	mov	r1, r9
 80056a8:	eb43 0b01 	adc.w	fp, r3, r1
 80056ac:	f04f 0200 	mov.w	r2, #0
 80056b0:	f04f 0300 	mov.w	r3, #0
 80056b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80056b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80056bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80056c0:	4692      	mov	sl, r2
 80056c2:	469b      	mov	fp, r3
 80056c4:	4643      	mov	r3, r8
 80056c6:	eb1a 0303 	adds.w	r3, sl, r3
 80056ca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80056ce:	464b      	mov	r3, r9
 80056d0:	eb4b 0303 	adc.w	r3, fp, r3
 80056d4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80056d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	2200      	movs	r2, #0
 80056e0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80056e4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80056e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80056ec:	460b      	mov	r3, r1
 80056ee:	18db      	adds	r3, r3, r3
 80056f0:	643b      	str	r3, [r7, #64]	; 0x40
 80056f2:	4613      	mov	r3, r2
 80056f4:	eb42 0303 	adc.w	r3, r2, r3
 80056f8:	647b      	str	r3, [r7, #68]	; 0x44
 80056fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80056fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005702:	f7fb fa61 	bl	8000bc8 <__aeabi_uldivmod>
 8005706:	4602      	mov	r2, r0
 8005708:	460b      	mov	r3, r1
 800570a:	4611      	mov	r1, r2
 800570c:	4b3b      	ldr	r3, [pc, #236]	; (80057fc <UART_SetConfig+0x2d4>)
 800570e:	fba3 2301 	umull	r2, r3, r3, r1
 8005712:	095b      	lsrs	r3, r3, #5
 8005714:	2264      	movs	r2, #100	; 0x64
 8005716:	fb02 f303 	mul.w	r3, r2, r3
 800571a:	1acb      	subs	r3, r1, r3
 800571c:	00db      	lsls	r3, r3, #3
 800571e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005722:	4b36      	ldr	r3, [pc, #216]	; (80057fc <UART_SetConfig+0x2d4>)
 8005724:	fba3 2302 	umull	r2, r3, r3, r2
 8005728:	095b      	lsrs	r3, r3, #5
 800572a:	005b      	lsls	r3, r3, #1
 800572c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005730:	441c      	add	r4, r3
 8005732:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005736:	2200      	movs	r2, #0
 8005738:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800573c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005740:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005744:	4642      	mov	r2, r8
 8005746:	464b      	mov	r3, r9
 8005748:	1891      	adds	r1, r2, r2
 800574a:	63b9      	str	r1, [r7, #56]	; 0x38
 800574c:	415b      	adcs	r3, r3
 800574e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005750:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005754:	4641      	mov	r1, r8
 8005756:	1851      	adds	r1, r2, r1
 8005758:	6339      	str	r1, [r7, #48]	; 0x30
 800575a:	4649      	mov	r1, r9
 800575c:	414b      	adcs	r3, r1
 800575e:	637b      	str	r3, [r7, #52]	; 0x34
 8005760:	f04f 0200 	mov.w	r2, #0
 8005764:	f04f 0300 	mov.w	r3, #0
 8005768:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800576c:	4659      	mov	r1, fp
 800576e:	00cb      	lsls	r3, r1, #3
 8005770:	4651      	mov	r1, sl
 8005772:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005776:	4651      	mov	r1, sl
 8005778:	00ca      	lsls	r2, r1, #3
 800577a:	4610      	mov	r0, r2
 800577c:	4619      	mov	r1, r3
 800577e:	4603      	mov	r3, r0
 8005780:	4642      	mov	r2, r8
 8005782:	189b      	adds	r3, r3, r2
 8005784:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005788:	464b      	mov	r3, r9
 800578a:	460a      	mov	r2, r1
 800578c:	eb42 0303 	adc.w	r3, r2, r3
 8005790:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	2200      	movs	r2, #0
 800579c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80057a0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80057a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80057a8:	460b      	mov	r3, r1
 80057aa:	18db      	adds	r3, r3, r3
 80057ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80057ae:	4613      	mov	r3, r2
 80057b0:	eb42 0303 	adc.w	r3, r2, r3
 80057b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80057b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80057ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80057be:	f7fb fa03 	bl	8000bc8 <__aeabi_uldivmod>
 80057c2:	4602      	mov	r2, r0
 80057c4:	460b      	mov	r3, r1
 80057c6:	4b0d      	ldr	r3, [pc, #52]	; (80057fc <UART_SetConfig+0x2d4>)
 80057c8:	fba3 1302 	umull	r1, r3, r3, r2
 80057cc:	095b      	lsrs	r3, r3, #5
 80057ce:	2164      	movs	r1, #100	; 0x64
 80057d0:	fb01 f303 	mul.w	r3, r1, r3
 80057d4:	1ad3      	subs	r3, r2, r3
 80057d6:	00db      	lsls	r3, r3, #3
 80057d8:	3332      	adds	r3, #50	; 0x32
 80057da:	4a08      	ldr	r2, [pc, #32]	; (80057fc <UART_SetConfig+0x2d4>)
 80057dc:	fba2 2303 	umull	r2, r3, r2, r3
 80057e0:	095b      	lsrs	r3, r3, #5
 80057e2:	f003 0207 	and.w	r2, r3, #7
 80057e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4422      	add	r2, r4
 80057ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80057f0:	e105      	b.n	80059fe <UART_SetConfig+0x4d6>
 80057f2:	bf00      	nop
 80057f4:	40011000 	.word	0x40011000
 80057f8:	40011400 	.word	0x40011400
 80057fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005800:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005804:	2200      	movs	r2, #0
 8005806:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800580a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800580e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005812:	4642      	mov	r2, r8
 8005814:	464b      	mov	r3, r9
 8005816:	1891      	adds	r1, r2, r2
 8005818:	6239      	str	r1, [r7, #32]
 800581a:	415b      	adcs	r3, r3
 800581c:	627b      	str	r3, [r7, #36]	; 0x24
 800581e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005822:	4641      	mov	r1, r8
 8005824:	1854      	adds	r4, r2, r1
 8005826:	4649      	mov	r1, r9
 8005828:	eb43 0501 	adc.w	r5, r3, r1
 800582c:	f04f 0200 	mov.w	r2, #0
 8005830:	f04f 0300 	mov.w	r3, #0
 8005834:	00eb      	lsls	r3, r5, #3
 8005836:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800583a:	00e2      	lsls	r2, r4, #3
 800583c:	4614      	mov	r4, r2
 800583e:	461d      	mov	r5, r3
 8005840:	4643      	mov	r3, r8
 8005842:	18e3      	adds	r3, r4, r3
 8005844:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005848:	464b      	mov	r3, r9
 800584a:	eb45 0303 	adc.w	r3, r5, r3
 800584e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	2200      	movs	r2, #0
 800585a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800585e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005862:	f04f 0200 	mov.w	r2, #0
 8005866:	f04f 0300 	mov.w	r3, #0
 800586a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800586e:	4629      	mov	r1, r5
 8005870:	008b      	lsls	r3, r1, #2
 8005872:	4621      	mov	r1, r4
 8005874:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005878:	4621      	mov	r1, r4
 800587a:	008a      	lsls	r2, r1, #2
 800587c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005880:	f7fb f9a2 	bl	8000bc8 <__aeabi_uldivmod>
 8005884:	4602      	mov	r2, r0
 8005886:	460b      	mov	r3, r1
 8005888:	4b60      	ldr	r3, [pc, #384]	; (8005a0c <UART_SetConfig+0x4e4>)
 800588a:	fba3 2302 	umull	r2, r3, r3, r2
 800588e:	095b      	lsrs	r3, r3, #5
 8005890:	011c      	lsls	r4, r3, #4
 8005892:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005896:	2200      	movs	r2, #0
 8005898:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800589c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80058a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80058a4:	4642      	mov	r2, r8
 80058a6:	464b      	mov	r3, r9
 80058a8:	1891      	adds	r1, r2, r2
 80058aa:	61b9      	str	r1, [r7, #24]
 80058ac:	415b      	adcs	r3, r3
 80058ae:	61fb      	str	r3, [r7, #28]
 80058b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058b4:	4641      	mov	r1, r8
 80058b6:	1851      	adds	r1, r2, r1
 80058b8:	6139      	str	r1, [r7, #16]
 80058ba:	4649      	mov	r1, r9
 80058bc:	414b      	adcs	r3, r1
 80058be:	617b      	str	r3, [r7, #20]
 80058c0:	f04f 0200 	mov.w	r2, #0
 80058c4:	f04f 0300 	mov.w	r3, #0
 80058c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80058cc:	4659      	mov	r1, fp
 80058ce:	00cb      	lsls	r3, r1, #3
 80058d0:	4651      	mov	r1, sl
 80058d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058d6:	4651      	mov	r1, sl
 80058d8:	00ca      	lsls	r2, r1, #3
 80058da:	4610      	mov	r0, r2
 80058dc:	4619      	mov	r1, r3
 80058de:	4603      	mov	r3, r0
 80058e0:	4642      	mov	r2, r8
 80058e2:	189b      	adds	r3, r3, r2
 80058e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80058e8:	464b      	mov	r3, r9
 80058ea:	460a      	mov	r2, r1
 80058ec:	eb42 0303 	adc.w	r3, r2, r3
 80058f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80058f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	2200      	movs	r2, #0
 80058fc:	67bb      	str	r3, [r7, #120]	; 0x78
 80058fe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005900:	f04f 0200 	mov.w	r2, #0
 8005904:	f04f 0300 	mov.w	r3, #0
 8005908:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800590c:	4649      	mov	r1, r9
 800590e:	008b      	lsls	r3, r1, #2
 8005910:	4641      	mov	r1, r8
 8005912:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005916:	4641      	mov	r1, r8
 8005918:	008a      	lsls	r2, r1, #2
 800591a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800591e:	f7fb f953 	bl	8000bc8 <__aeabi_uldivmod>
 8005922:	4602      	mov	r2, r0
 8005924:	460b      	mov	r3, r1
 8005926:	4b39      	ldr	r3, [pc, #228]	; (8005a0c <UART_SetConfig+0x4e4>)
 8005928:	fba3 1302 	umull	r1, r3, r3, r2
 800592c:	095b      	lsrs	r3, r3, #5
 800592e:	2164      	movs	r1, #100	; 0x64
 8005930:	fb01 f303 	mul.w	r3, r1, r3
 8005934:	1ad3      	subs	r3, r2, r3
 8005936:	011b      	lsls	r3, r3, #4
 8005938:	3332      	adds	r3, #50	; 0x32
 800593a:	4a34      	ldr	r2, [pc, #208]	; (8005a0c <UART_SetConfig+0x4e4>)
 800593c:	fba2 2303 	umull	r2, r3, r2, r3
 8005940:	095b      	lsrs	r3, r3, #5
 8005942:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005946:	441c      	add	r4, r3
 8005948:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800594c:	2200      	movs	r2, #0
 800594e:	673b      	str	r3, [r7, #112]	; 0x70
 8005950:	677a      	str	r2, [r7, #116]	; 0x74
 8005952:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005956:	4642      	mov	r2, r8
 8005958:	464b      	mov	r3, r9
 800595a:	1891      	adds	r1, r2, r2
 800595c:	60b9      	str	r1, [r7, #8]
 800595e:	415b      	adcs	r3, r3
 8005960:	60fb      	str	r3, [r7, #12]
 8005962:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005966:	4641      	mov	r1, r8
 8005968:	1851      	adds	r1, r2, r1
 800596a:	6039      	str	r1, [r7, #0]
 800596c:	4649      	mov	r1, r9
 800596e:	414b      	adcs	r3, r1
 8005970:	607b      	str	r3, [r7, #4]
 8005972:	f04f 0200 	mov.w	r2, #0
 8005976:	f04f 0300 	mov.w	r3, #0
 800597a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800597e:	4659      	mov	r1, fp
 8005980:	00cb      	lsls	r3, r1, #3
 8005982:	4651      	mov	r1, sl
 8005984:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005988:	4651      	mov	r1, sl
 800598a:	00ca      	lsls	r2, r1, #3
 800598c:	4610      	mov	r0, r2
 800598e:	4619      	mov	r1, r3
 8005990:	4603      	mov	r3, r0
 8005992:	4642      	mov	r2, r8
 8005994:	189b      	adds	r3, r3, r2
 8005996:	66bb      	str	r3, [r7, #104]	; 0x68
 8005998:	464b      	mov	r3, r9
 800599a:	460a      	mov	r2, r1
 800599c:	eb42 0303 	adc.w	r3, r2, r3
 80059a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80059a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	663b      	str	r3, [r7, #96]	; 0x60
 80059ac:	667a      	str	r2, [r7, #100]	; 0x64
 80059ae:	f04f 0200 	mov.w	r2, #0
 80059b2:	f04f 0300 	mov.w	r3, #0
 80059b6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80059ba:	4649      	mov	r1, r9
 80059bc:	008b      	lsls	r3, r1, #2
 80059be:	4641      	mov	r1, r8
 80059c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80059c4:	4641      	mov	r1, r8
 80059c6:	008a      	lsls	r2, r1, #2
 80059c8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80059cc:	f7fb f8fc 	bl	8000bc8 <__aeabi_uldivmod>
 80059d0:	4602      	mov	r2, r0
 80059d2:	460b      	mov	r3, r1
 80059d4:	4b0d      	ldr	r3, [pc, #52]	; (8005a0c <UART_SetConfig+0x4e4>)
 80059d6:	fba3 1302 	umull	r1, r3, r3, r2
 80059da:	095b      	lsrs	r3, r3, #5
 80059dc:	2164      	movs	r1, #100	; 0x64
 80059de:	fb01 f303 	mul.w	r3, r1, r3
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	011b      	lsls	r3, r3, #4
 80059e6:	3332      	adds	r3, #50	; 0x32
 80059e8:	4a08      	ldr	r2, [pc, #32]	; (8005a0c <UART_SetConfig+0x4e4>)
 80059ea:	fba2 2303 	umull	r2, r3, r2, r3
 80059ee:	095b      	lsrs	r3, r3, #5
 80059f0:	f003 020f 	and.w	r2, r3, #15
 80059f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4422      	add	r2, r4
 80059fc:	609a      	str	r2, [r3, #8]
}
 80059fe:	bf00      	nop
 8005a00:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005a04:	46bd      	mov	sp, r7
 8005a06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a0a:	bf00      	nop
 8005a0c:	51eb851f 	.word	0x51eb851f

08005a10 <__NVIC_SetPriority>:
{
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	4603      	mov	r3, r0
 8005a18:	6039      	str	r1, [r7, #0]
 8005a1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	db0a      	blt.n	8005a3a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	b2da      	uxtb	r2, r3
 8005a28:	490c      	ldr	r1, [pc, #48]	; (8005a5c <__NVIC_SetPriority+0x4c>)
 8005a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a2e:	0112      	lsls	r2, r2, #4
 8005a30:	b2d2      	uxtb	r2, r2
 8005a32:	440b      	add	r3, r1
 8005a34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005a38:	e00a      	b.n	8005a50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	b2da      	uxtb	r2, r3
 8005a3e:	4908      	ldr	r1, [pc, #32]	; (8005a60 <__NVIC_SetPriority+0x50>)
 8005a40:	79fb      	ldrb	r3, [r7, #7]
 8005a42:	f003 030f 	and.w	r3, r3, #15
 8005a46:	3b04      	subs	r3, #4
 8005a48:	0112      	lsls	r2, r2, #4
 8005a4a:	b2d2      	uxtb	r2, r2
 8005a4c:	440b      	add	r3, r1
 8005a4e:	761a      	strb	r2, [r3, #24]
}
 8005a50:	bf00      	nop
 8005a52:	370c      	adds	r7, #12
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr
 8005a5c:	e000e100 	.word	0xe000e100
 8005a60:	e000ed00 	.word	0xe000ed00

08005a64 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005a64:	b580      	push	{r7, lr}
 8005a66:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005a68:	2100      	movs	r1, #0
 8005a6a:	f06f 0004 	mvn.w	r0, #4
 8005a6e:	f7ff ffcf 	bl	8005a10 <__NVIC_SetPriority>
#endif
}
 8005a72:	bf00      	nop
 8005a74:	bd80      	pop	{r7, pc}
	...

08005a78 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a7e:	f3ef 8305 	mrs	r3, IPSR
 8005a82:	603b      	str	r3, [r7, #0]
  return(result);
 8005a84:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d003      	beq.n	8005a92 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005a8a:	f06f 0305 	mvn.w	r3, #5
 8005a8e:	607b      	str	r3, [r7, #4]
 8005a90:	e00c      	b.n	8005aac <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005a92:	4b0a      	ldr	r3, [pc, #40]	; (8005abc <osKernelInitialize+0x44>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d105      	bne.n	8005aa6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005a9a:	4b08      	ldr	r3, [pc, #32]	; (8005abc <osKernelInitialize+0x44>)
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	607b      	str	r3, [r7, #4]
 8005aa4:	e002      	b.n	8005aac <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8005aaa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005aac:	687b      	ldr	r3, [r7, #4]
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	370c      	adds	r7, #12
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab8:	4770      	bx	lr
 8005aba:	bf00      	nop
 8005abc:	20000828 	.word	0x20000828

08005ac0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b082      	sub	sp, #8
 8005ac4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ac6:	f3ef 8305 	mrs	r3, IPSR
 8005aca:	603b      	str	r3, [r7, #0]
  return(result);
 8005acc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d003      	beq.n	8005ada <osKernelStart+0x1a>
    stat = osErrorISR;
 8005ad2:	f06f 0305 	mvn.w	r3, #5
 8005ad6:	607b      	str	r3, [r7, #4]
 8005ad8:	e010      	b.n	8005afc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005ada:	4b0b      	ldr	r3, [pc, #44]	; (8005b08 <osKernelStart+0x48>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d109      	bne.n	8005af6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005ae2:	f7ff ffbf 	bl	8005a64 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005ae6:	4b08      	ldr	r3, [pc, #32]	; (8005b08 <osKernelStart+0x48>)
 8005ae8:	2202      	movs	r2, #2
 8005aea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005aec:	f001 f8a0 	bl	8006c30 <vTaskStartScheduler>
      stat = osOK;
 8005af0:	2300      	movs	r3, #0
 8005af2:	607b      	str	r3, [r7, #4]
 8005af4:	e002      	b.n	8005afc <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005af6:	f04f 33ff 	mov.w	r3, #4294967295
 8005afa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005afc:	687b      	ldr	r3, [r7, #4]
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3708      	adds	r7, #8
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop
 8005b08:	20000828 	.word	0x20000828

08005b0c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b08e      	sub	sp, #56	; 0x38
 8005b10:	af04      	add	r7, sp, #16
 8005b12:	60f8      	str	r0, [r7, #12]
 8005b14:	60b9      	str	r1, [r7, #8]
 8005b16:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b1c:	f3ef 8305 	mrs	r3, IPSR
 8005b20:	617b      	str	r3, [r7, #20]
  return(result);
 8005b22:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d17e      	bne.n	8005c26 <osThreadNew+0x11a>
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d07b      	beq.n	8005c26 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005b2e:	2380      	movs	r3, #128	; 0x80
 8005b30:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005b32:	2318      	movs	r3, #24
 8005b34:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005b36:	2300      	movs	r3, #0
 8005b38:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8005b3a:	f04f 33ff 	mov.w	r3, #4294967295
 8005b3e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d045      	beq.n	8005bd2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d002      	beq.n	8005b54 <osThreadNew+0x48>
        name = attr->name;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	699b      	ldr	r3, [r3, #24]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d002      	beq.n	8005b62 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	699b      	ldr	r3, [r3, #24]
 8005b60:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005b62:	69fb      	ldr	r3, [r7, #28]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d008      	beq.n	8005b7a <osThreadNew+0x6e>
 8005b68:	69fb      	ldr	r3, [r7, #28]
 8005b6a:	2b38      	cmp	r3, #56	; 0x38
 8005b6c:	d805      	bhi.n	8005b7a <osThreadNew+0x6e>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	685b      	ldr	r3, [r3, #4]
 8005b72:	f003 0301 	and.w	r3, r3, #1
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d001      	beq.n	8005b7e <osThreadNew+0x72>
        return (NULL);
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	e054      	b.n	8005c28 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	695b      	ldr	r3, [r3, #20]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d003      	beq.n	8005b8e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	695b      	ldr	r3, [r3, #20]
 8005b8a:	089b      	lsrs	r3, r3, #2
 8005b8c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d00e      	beq.n	8005bb4 <osThreadNew+0xa8>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	68db      	ldr	r3, [r3, #12]
 8005b9a:	2b5b      	cmp	r3, #91	; 0x5b
 8005b9c:	d90a      	bls.n	8005bb4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d006      	beq.n	8005bb4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	695b      	ldr	r3, [r3, #20]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d002      	beq.n	8005bb4 <osThreadNew+0xa8>
        mem = 1;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	61bb      	str	r3, [r7, #24]
 8005bb2:	e010      	b.n	8005bd6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d10c      	bne.n	8005bd6 <osThreadNew+0xca>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	68db      	ldr	r3, [r3, #12]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d108      	bne.n	8005bd6 <osThreadNew+0xca>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	691b      	ldr	r3, [r3, #16]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d104      	bne.n	8005bd6 <osThreadNew+0xca>
          mem = 0;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	61bb      	str	r3, [r7, #24]
 8005bd0:	e001      	b.n	8005bd6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005bd6:	69bb      	ldr	r3, [r7, #24]
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d110      	bne.n	8005bfe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005be4:	9202      	str	r2, [sp, #8]
 8005be6:	9301      	str	r3, [sp, #4]
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	9300      	str	r3, [sp, #0]
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	6a3a      	ldr	r2, [r7, #32]
 8005bf0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005bf2:	68f8      	ldr	r0, [r7, #12]
 8005bf4:	f000 fe46 	bl	8006884 <xTaskCreateStatic>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	613b      	str	r3, [r7, #16]
 8005bfc:	e013      	b.n	8005c26 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005bfe:	69bb      	ldr	r3, [r7, #24]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d110      	bne.n	8005c26 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005c04:	6a3b      	ldr	r3, [r7, #32]
 8005c06:	b29a      	uxth	r2, r3
 8005c08:	f107 0310 	add.w	r3, r7, #16
 8005c0c:	9301      	str	r3, [sp, #4]
 8005c0e:	69fb      	ldr	r3, [r7, #28]
 8005c10:	9300      	str	r3, [sp, #0]
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005c16:	68f8      	ldr	r0, [r7, #12]
 8005c18:	f000 fe91 	bl	800693e <xTaskCreate>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	2b01      	cmp	r3, #1
 8005c20:	d001      	beq.n	8005c26 <osThreadNew+0x11a>
            hTask = NULL;
 8005c22:	2300      	movs	r3, #0
 8005c24:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005c26:	693b      	ldr	r3, [r7, #16]
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3728      	adds	r7, #40	; 0x28
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}

08005c30 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b084      	sub	sp, #16
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c38:	f3ef 8305 	mrs	r3, IPSR
 8005c3c:	60bb      	str	r3, [r7, #8]
  return(result);
 8005c3e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d003      	beq.n	8005c4c <osDelay+0x1c>
    stat = osErrorISR;
 8005c44:	f06f 0305 	mvn.w	r3, #5
 8005c48:	60fb      	str	r3, [r7, #12]
 8005c4a:	e007      	b.n	8005c5c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d002      	beq.n	8005c5c <osDelay+0x2c>
      vTaskDelay(ticks);
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f000 ffb6 	bl	8006bc8 <vTaskDelay>
    }
  }

  return (stat);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3710      	adds	r7, #16
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
	...

08005c68 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005c68:	b480      	push	{r7}
 8005c6a:	b085      	sub	sp, #20
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	60f8      	str	r0, [r7, #12]
 8005c70:	60b9      	str	r1, [r7, #8]
 8005c72:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	4a07      	ldr	r2, [pc, #28]	; (8005c94 <vApplicationGetIdleTaskMemory+0x2c>)
 8005c78:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	4a06      	ldr	r2, [pc, #24]	; (8005c98 <vApplicationGetIdleTaskMemory+0x30>)
 8005c7e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2280      	movs	r2, #128	; 0x80
 8005c84:	601a      	str	r2, [r3, #0]
}
 8005c86:	bf00      	nop
 8005c88:	3714      	adds	r7, #20
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c90:	4770      	bx	lr
 8005c92:	bf00      	nop
 8005c94:	2000082c 	.word	0x2000082c
 8005c98:	20000888 	.word	0x20000888

08005c9c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005c9c:	b480      	push	{r7}
 8005c9e:	b085      	sub	sp, #20
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	4a07      	ldr	r2, [pc, #28]	; (8005cc8 <vApplicationGetTimerTaskMemory+0x2c>)
 8005cac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	4a06      	ldr	r2, [pc, #24]	; (8005ccc <vApplicationGetTimerTaskMemory+0x30>)
 8005cb2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005cba:	601a      	str	r2, [r3, #0]
}
 8005cbc:	bf00      	nop
 8005cbe:	3714      	adds	r7, #20
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr
 8005cc8:	20000a88 	.word	0x20000a88
 8005ccc:	20000ae4 	.word	0x20000ae4

08005cd0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b083      	sub	sp, #12
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	f103 0208 	add.w	r2, r3, #8
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ce8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	f103 0208 	add.w	r2, r3, #8
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f103 0208 	add.w	r2, r3, #8
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2200      	movs	r2, #0
 8005d02:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005d04:	bf00      	nop
 8005d06:	370c      	adds	r7, #12
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr

08005d10 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005d10:	b480      	push	{r7}
 8005d12:	b083      	sub	sp, #12
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005d1e:	bf00      	nop
 8005d20:	370c      	adds	r7, #12
 8005d22:	46bd      	mov	sp, r7
 8005d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d28:	4770      	bx	lr

08005d2a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d2a:	b480      	push	{r7}
 8005d2c:	b085      	sub	sp, #20
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	6078      	str	r0, [r7, #4]
 8005d32:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	68fa      	ldr	r2, [r7, #12]
 8005d3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	689a      	ldr	r2, [r3, #8]
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	683a      	ldr	r2, [r7, #0]
 8005d4e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	683a      	ldr	r2, [r7, #0]
 8005d54:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	687a      	ldr	r2, [r7, #4]
 8005d5a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	1c5a      	adds	r2, r3, #1
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	601a      	str	r2, [r3, #0]
}
 8005d66:	bf00      	nop
 8005d68:	3714      	adds	r7, #20
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr

08005d72 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d72:	b480      	push	{r7}
 8005d74:	b085      	sub	sp, #20
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	6078      	str	r0, [r7, #4]
 8005d7a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d88:	d103      	bne.n	8005d92 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	691b      	ldr	r3, [r3, #16]
 8005d8e:	60fb      	str	r3, [r7, #12]
 8005d90:	e00c      	b.n	8005dac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	3308      	adds	r3, #8
 8005d96:	60fb      	str	r3, [r7, #12]
 8005d98:	e002      	b.n	8005da0 <vListInsert+0x2e>
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	60fb      	str	r3, [r7, #12]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	68ba      	ldr	r2, [r7, #8]
 8005da8:	429a      	cmp	r2, r3
 8005daa:	d2f6      	bcs.n	8005d9a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	685a      	ldr	r2, [r3, #4]
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	683a      	ldr	r2, [r7, #0]
 8005dba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	68fa      	ldr	r2, [r7, #12]
 8005dc0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	683a      	ldr	r2, [r7, #0]
 8005dc6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	1c5a      	adds	r2, r3, #1
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	601a      	str	r2, [r3, #0]
}
 8005dd8:	bf00      	nop
 8005dda:	3714      	adds	r7, #20
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr

08005de4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005de4:	b480      	push	{r7}
 8005de6:	b085      	sub	sp, #20
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	691b      	ldr	r3, [r3, #16]
 8005df0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	687a      	ldr	r2, [r7, #4]
 8005df8:	6892      	ldr	r2, [r2, #8]
 8005dfa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	6852      	ldr	r2, [r2, #4]
 8005e04:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d103      	bne.n	8005e18 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	689a      	ldr	r2, [r3, #8]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	1e5a      	subs	r2, r3, #1
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3714      	adds	r7, #20
 8005e30:	46bd      	mov	sp, r7
 8005e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e36:	4770      	bx	lr

08005e38 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b084      	sub	sp, #16
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d10a      	bne.n	8005e62 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e50:	f383 8811 	msr	BASEPRI, r3
 8005e54:	f3bf 8f6f 	isb	sy
 8005e58:	f3bf 8f4f 	dsb	sy
 8005e5c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005e5e:	bf00      	nop
 8005e60:	e7fe      	b.n	8005e60 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005e62:	f002 f887 	bl	8007f74 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e6e:	68f9      	ldr	r1, [r7, #12]
 8005e70:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005e72:	fb01 f303 	mul.w	r3, r1, r3
 8005e76:	441a      	add	r2, r3
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681a      	ldr	r2, [r3, #0]
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e92:	3b01      	subs	r3, #1
 8005e94:	68f9      	ldr	r1, [r7, #12]
 8005e96:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005e98:	fb01 f303 	mul.w	r3, r1, r3
 8005e9c:	441a      	add	r2, r3
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	22ff      	movs	r2, #255	; 0xff
 8005ea6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	22ff      	movs	r2, #255	; 0xff
 8005eae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d114      	bne.n	8005ee2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	691b      	ldr	r3, [r3, #16]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d01a      	beq.n	8005ef6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	3310      	adds	r3, #16
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f001 f93d 	bl	8007144 <xTaskRemoveFromEventList>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d012      	beq.n	8005ef6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005ed0:	4b0c      	ldr	r3, [pc, #48]	; (8005f04 <xQueueGenericReset+0xcc>)
 8005ed2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ed6:	601a      	str	r2, [r3, #0]
 8005ed8:	f3bf 8f4f 	dsb	sy
 8005edc:	f3bf 8f6f 	isb	sy
 8005ee0:	e009      	b.n	8005ef6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	3310      	adds	r3, #16
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f7ff fef2 	bl	8005cd0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	3324      	adds	r3, #36	; 0x24
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	f7ff feed 	bl	8005cd0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005ef6:	f002 f86d 	bl	8007fd4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005efa:	2301      	movs	r3, #1
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	3710      	adds	r7, #16
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}
 8005f04:	e000ed04 	.word	0xe000ed04

08005f08 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b08e      	sub	sp, #56	; 0x38
 8005f0c:	af02      	add	r7, sp, #8
 8005f0e:	60f8      	str	r0, [r7, #12]
 8005f10:	60b9      	str	r1, [r7, #8]
 8005f12:	607a      	str	r2, [r7, #4]
 8005f14:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d10a      	bne.n	8005f32 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f20:	f383 8811 	msr	BASEPRI, r3
 8005f24:	f3bf 8f6f 	isb	sy
 8005f28:	f3bf 8f4f 	dsb	sy
 8005f2c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005f2e:	bf00      	nop
 8005f30:	e7fe      	b.n	8005f30 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d10a      	bne.n	8005f4e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f3c:	f383 8811 	msr	BASEPRI, r3
 8005f40:	f3bf 8f6f 	isb	sy
 8005f44:	f3bf 8f4f 	dsb	sy
 8005f48:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005f4a:	bf00      	nop
 8005f4c:	e7fe      	b.n	8005f4c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d002      	beq.n	8005f5a <xQueueGenericCreateStatic+0x52>
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d001      	beq.n	8005f5e <xQueueGenericCreateStatic+0x56>
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e000      	b.n	8005f60 <xQueueGenericCreateStatic+0x58>
 8005f5e:	2300      	movs	r3, #0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d10a      	bne.n	8005f7a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f68:	f383 8811 	msr	BASEPRI, r3
 8005f6c:	f3bf 8f6f 	isb	sy
 8005f70:	f3bf 8f4f 	dsb	sy
 8005f74:	623b      	str	r3, [r7, #32]
}
 8005f76:	bf00      	nop
 8005f78:	e7fe      	b.n	8005f78 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d102      	bne.n	8005f86 <xQueueGenericCreateStatic+0x7e>
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d101      	bne.n	8005f8a <xQueueGenericCreateStatic+0x82>
 8005f86:	2301      	movs	r3, #1
 8005f88:	e000      	b.n	8005f8c <xQueueGenericCreateStatic+0x84>
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d10a      	bne.n	8005fa6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f94:	f383 8811 	msr	BASEPRI, r3
 8005f98:	f3bf 8f6f 	isb	sy
 8005f9c:	f3bf 8f4f 	dsb	sy
 8005fa0:	61fb      	str	r3, [r7, #28]
}
 8005fa2:	bf00      	nop
 8005fa4:	e7fe      	b.n	8005fa4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005fa6:	2350      	movs	r3, #80	; 0x50
 8005fa8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	2b50      	cmp	r3, #80	; 0x50
 8005fae:	d00a      	beq.n	8005fc6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fb4:	f383 8811 	msr	BASEPRI, r3
 8005fb8:	f3bf 8f6f 	isb	sy
 8005fbc:	f3bf 8f4f 	dsb	sy
 8005fc0:	61bb      	str	r3, [r7, #24]
}
 8005fc2:	bf00      	nop
 8005fc4:	e7fe      	b.n	8005fc4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005fc6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d00d      	beq.n	8005fee <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005fda:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005fde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fe0:	9300      	str	r3, [sp, #0]
 8005fe2:	4613      	mov	r3, r2
 8005fe4:	687a      	ldr	r2, [r7, #4]
 8005fe6:	68b9      	ldr	r1, [r7, #8]
 8005fe8:	68f8      	ldr	r0, [r7, #12]
 8005fea:	f000 f83f 	bl	800606c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3730      	adds	r7, #48	; 0x30
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}

08005ff8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b08a      	sub	sp, #40	; 0x28
 8005ffc:	af02      	add	r7, sp, #8
 8005ffe:	60f8      	str	r0, [r7, #12]
 8006000:	60b9      	str	r1, [r7, #8]
 8006002:	4613      	mov	r3, r2
 8006004:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d10a      	bne.n	8006022 <xQueueGenericCreate+0x2a>
	__asm volatile
 800600c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006010:	f383 8811 	msr	BASEPRI, r3
 8006014:	f3bf 8f6f 	isb	sy
 8006018:	f3bf 8f4f 	dsb	sy
 800601c:	613b      	str	r3, [r7, #16]
}
 800601e:	bf00      	nop
 8006020:	e7fe      	b.n	8006020 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	68ba      	ldr	r2, [r7, #8]
 8006026:	fb02 f303 	mul.w	r3, r2, r3
 800602a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800602c:	69fb      	ldr	r3, [r7, #28]
 800602e:	3350      	adds	r3, #80	; 0x50
 8006030:	4618      	mov	r0, r3
 8006032:	f002 f8c1 	bl	80081b8 <pvPortMalloc>
 8006036:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006038:	69bb      	ldr	r3, [r7, #24]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d011      	beq.n	8006062 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800603e:	69bb      	ldr	r3, [r7, #24]
 8006040:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	3350      	adds	r3, #80	; 0x50
 8006046:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	2200      	movs	r2, #0
 800604c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006050:	79fa      	ldrb	r2, [r7, #7]
 8006052:	69bb      	ldr	r3, [r7, #24]
 8006054:	9300      	str	r3, [sp, #0]
 8006056:	4613      	mov	r3, r2
 8006058:	697a      	ldr	r2, [r7, #20]
 800605a:	68b9      	ldr	r1, [r7, #8]
 800605c:	68f8      	ldr	r0, [r7, #12]
 800605e:	f000 f805 	bl	800606c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006062:	69bb      	ldr	r3, [r7, #24]
	}
 8006064:	4618      	mov	r0, r3
 8006066:	3720      	adds	r7, #32
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	60b9      	str	r1, [r7, #8]
 8006076:	607a      	str	r2, [r7, #4]
 8006078:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d103      	bne.n	8006088 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006080:	69bb      	ldr	r3, [r7, #24]
 8006082:	69ba      	ldr	r2, [r7, #24]
 8006084:	601a      	str	r2, [r3, #0]
 8006086:	e002      	b.n	800608e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	687a      	ldr	r2, [r7, #4]
 800608c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800608e:	69bb      	ldr	r3, [r7, #24]
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	68ba      	ldr	r2, [r7, #8]
 8006098:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800609a:	2101      	movs	r1, #1
 800609c:	69b8      	ldr	r0, [r7, #24]
 800609e:	f7ff fecb 	bl	8005e38 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80060a2:	69bb      	ldr	r3, [r7, #24]
 80060a4:	78fa      	ldrb	r2, [r7, #3]
 80060a6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80060aa:	bf00      	nop
 80060ac:	3710      	adds	r7, #16
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
	...

080060b4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b08e      	sub	sp, #56	; 0x38
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	60f8      	str	r0, [r7, #12]
 80060bc:	60b9      	str	r1, [r7, #8]
 80060be:	607a      	str	r2, [r7, #4]
 80060c0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80060c2:	2300      	movs	r3, #0
 80060c4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80060ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d10a      	bne.n	80060e6 <xQueueGenericSend+0x32>
	__asm volatile
 80060d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060d4:	f383 8811 	msr	BASEPRI, r3
 80060d8:	f3bf 8f6f 	isb	sy
 80060dc:	f3bf 8f4f 	dsb	sy
 80060e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80060e2:	bf00      	nop
 80060e4:	e7fe      	b.n	80060e4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d103      	bne.n	80060f4 <xQueueGenericSend+0x40>
 80060ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d101      	bne.n	80060f8 <xQueueGenericSend+0x44>
 80060f4:	2301      	movs	r3, #1
 80060f6:	e000      	b.n	80060fa <xQueueGenericSend+0x46>
 80060f8:	2300      	movs	r3, #0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d10a      	bne.n	8006114 <xQueueGenericSend+0x60>
	__asm volatile
 80060fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006102:	f383 8811 	msr	BASEPRI, r3
 8006106:	f3bf 8f6f 	isb	sy
 800610a:	f3bf 8f4f 	dsb	sy
 800610e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006110:	bf00      	nop
 8006112:	e7fe      	b.n	8006112 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	2b02      	cmp	r3, #2
 8006118:	d103      	bne.n	8006122 <xQueueGenericSend+0x6e>
 800611a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800611c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800611e:	2b01      	cmp	r3, #1
 8006120:	d101      	bne.n	8006126 <xQueueGenericSend+0x72>
 8006122:	2301      	movs	r3, #1
 8006124:	e000      	b.n	8006128 <xQueueGenericSend+0x74>
 8006126:	2300      	movs	r3, #0
 8006128:	2b00      	cmp	r3, #0
 800612a:	d10a      	bne.n	8006142 <xQueueGenericSend+0x8e>
	__asm volatile
 800612c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006130:	f383 8811 	msr	BASEPRI, r3
 8006134:	f3bf 8f6f 	isb	sy
 8006138:	f3bf 8f4f 	dsb	sy
 800613c:	623b      	str	r3, [r7, #32]
}
 800613e:	bf00      	nop
 8006140:	e7fe      	b.n	8006140 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006142:	f001 f9bd 	bl	80074c0 <xTaskGetSchedulerState>
 8006146:	4603      	mov	r3, r0
 8006148:	2b00      	cmp	r3, #0
 800614a:	d102      	bne.n	8006152 <xQueueGenericSend+0x9e>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d101      	bne.n	8006156 <xQueueGenericSend+0xa2>
 8006152:	2301      	movs	r3, #1
 8006154:	e000      	b.n	8006158 <xQueueGenericSend+0xa4>
 8006156:	2300      	movs	r3, #0
 8006158:	2b00      	cmp	r3, #0
 800615a:	d10a      	bne.n	8006172 <xQueueGenericSend+0xbe>
	__asm volatile
 800615c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006160:	f383 8811 	msr	BASEPRI, r3
 8006164:	f3bf 8f6f 	isb	sy
 8006168:	f3bf 8f4f 	dsb	sy
 800616c:	61fb      	str	r3, [r7, #28]
}
 800616e:	bf00      	nop
 8006170:	e7fe      	b.n	8006170 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006172:	f001 feff 	bl	8007f74 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006178:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800617a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800617c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800617e:	429a      	cmp	r2, r3
 8006180:	d302      	bcc.n	8006188 <xQueueGenericSend+0xd4>
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	2b02      	cmp	r3, #2
 8006186:	d129      	bne.n	80061dc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006188:	683a      	ldr	r2, [r7, #0]
 800618a:	68b9      	ldr	r1, [r7, #8]
 800618c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800618e:	f000 fa0b 	bl	80065a8 <prvCopyDataToQueue>
 8006192:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006198:	2b00      	cmp	r3, #0
 800619a:	d010      	beq.n	80061be <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800619c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800619e:	3324      	adds	r3, #36	; 0x24
 80061a0:	4618      	mov	r0, r3
 80061a2:	f000 ffcf 	bl	8007144 <xTaskRemoveFromEventList>
 80061a6:	4603      	mov	r3, r0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d013      	beq.n	80061d4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80061ac:	4b3f      	ldr	r3, [pc, #252]	; (80062ac <xQueueGenericSend+0x1f8>)
 80061ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061b2:	601a      	str	r2, [r3, #0]
 80061b4:	f3bf 8f4f 	dsb	sy
 80061b8:	f3bf 8f6f 	isb	sy
 80061bc:	e00a      	b.n	80061d4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80061be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d007      	beq.n	80061d4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80061c4:	4b39      	ldr	r3, [pc, #228]	; (80062ac <xQueueGenericSend+0x1f8>)
 80061c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061ca:	601a      	str	r2, [r3, #0]
 80061cc:	f3bf 8f4f 	dsb	sy
 80061d0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80061d4:	f001 fefe 	bl	8007fd4 <vPortExitCritical>
				return pdPASS;
 80061d8:	2301      	movs	r3, #1
 80061da:	e063      	b.n	80062a4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d103      	bne.n	80061ea <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80061e2:	f001 fef7 	bl	8007fd4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80061e6:	2300      	movs	r3, #0
 80061e8:	e05c      	b.n	80062a4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80061ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d106      	bne.n	80061fe <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80061f0:	f107 0314 	add.w	r3, r7, #20
 80061f4:	4618      	mov	r0, r3
 80061f6:	f001 f809 	bl	800720c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80061fa:	2301      	movs	r3, #1
 80061fc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80061fe:	f001 fee9 	bl	8007fd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006202:	f000 fd7b 	bl	8006cfc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006206:	f001 feb5 	bl	8007f74 <vPortEnterCritical>
 800620a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800620c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006210:	b25b      	sxtb	r3, r3
 8006212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006216:	d103      	bne.n	8006220 <xQueueGenericSend+0x16c>
 8006218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800621a:	2200      	movs	r2, #0
 800621c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006222:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006226:	b25b      	sxtb	r3, r3
 8006228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800622c:	d103      	bne.n	8006236 <xQueueGenericSend+0x182>
 800622e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006230:	2200      	movs	r2, #0
 8006232:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006236:	f001 fecd 	bl	8007fd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800623a:	1d3a      	adds	r2, r7, #4
 800623c:	f107 0314 	add.w	r3, r7, #20
 8006240:	4611      	mov	r1, r2
 8006242:	4618      	mov	r0, r3
 8006244:	f000 fff8 	bl	8007238 <xTaskCheckForTimeOut>
 8006248:	4603      	mov	r3, r0
 800624a:	2b00      	cmp	r3, #0
 800624c:	d124      	bne.n	8006298 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800624e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006250:	f000 faa2 	bl	8006798 <prvIsQueueFull>
 8006254:	4603      	mov	r3, r0
 8006256:	2b00      	cmp	r3, #0
 8006258:	d018      	beq.n	800628c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800625a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800625c:	3310      	adds	r3, #16
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	4611      	mov	r1, r2
 8006262:	4618      	mov	r0, r3
 8006264:	f000 ff1e 	bl	80070a4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006268:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800626a:	f000 fa2d 	bl	80066c8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800626e:	f000 fd53 	bl	8006d18 <xTaskResumeAll>
 8006272:	4603      	mov	r3, r0
 8006274:	2b00      	cmp	r3, #0
 8006276:	f47f af7c 	bne.w	8006172 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800627a:	4b0c      	ldr	r3, [pc, #48]	; (80062ac <xQueueGenericSend+0x1f8>)
 800627c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006280:	601a      	str	r2, [r3, #0]
 8006282:	f3bf 8f4f 	dsb	sy
 8006286:	f3bf 8f6f 	isb	sy
 800628a:	e772      	b.n	8006172 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800628c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800628e:	f000 fa1b 	bl	80066c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006292:	f000 fd41 	bl	8006d18 <xTaskResumeAll>
 8006296:	e76c      	b.n	8006172 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006298:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800629a:	f000 fa15 	bl	80066c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800629e:	f000 fd3b 	bl	8006d18 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80062a2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3738      	adds	r7, #56	; 0x38
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}
 80062ac:	e000ed04 	.word	0xe000ed04

080062b0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b090      	sub	sp, #64	; 0x40
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	60f8      	str	r0, [r7, #12]
 80062b8:	60b9      	str	r1, [r7, #8]
 80062ba:	607a      	str	r2, [r7, #4]
 80062bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80062c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d10a      	bne.n	80062de <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80062c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062cc:	f383 8811 	msr	BASEPRI, r3
 80062d0:	f3bf 8f6f 	isb	sy
 80062d4:	f3bf 8f4f 	dsb	sy
 80062d8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80062da:	bf00      	nop
 80062dc:	e7fe      	b.n	80062dc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d103      	bne.n	80062ec <xQueueGenericSendFromISR+0x3c>
 80062e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d101      	bne.n	80062f0 <xQueueGenericSendFromISR+0x40>
 80062ec:	2301      	movs	r3, #1
 80062ee:	e000      	b.n	80062f2 <xQueueGenericSendFromISR+0x42>
 80062f0:	2300      	movs	r3, #0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d10a      	bne.n	800630c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80062f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062fa:	f383 8811 	msr	BASEPRI, r3
 80062fe:	f3bf 8f6f 	isb	sy
 8006302:	f3bf 8f4f 	dsb	sy
 8006306:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006308:	bf00      	nop
 800630a:	e7fe      	b.n	800630a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	2b02      	cmp	r3, #2
 8006310:	d103      	bne.n	800631a <xQueueGenericSendFromISR+0x6a>
 8006312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006316:	2b01      	cmp	r3, #1
 8006318:	d101      	bne.n	800631e <xQueueGenericSendFromISR+0x6e>
 800631a:	2301      	movs	r3, #1
 800631c:	e000      	b.n	8006320 <xQueueGenericSendFromISR+0x70>
 800631e:	2300      	movs	r3, #0
 8006320:	2b00      	cmp	r3, #0
 8006322:	d10a      	bne.n	800633a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006328:	f383 8811 	msr	BASEPRI, r3
 800632c:	f3bf 8f6f 	isb	sy
 8006330:	f3bf 8f4f 	dsb	sy
 8006334:	623b      	str	r3, [r7, #32]
}
 8006336:	bf00      	nop
 8006338:	e7fe      	b.n	8006338 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800633a:	f001 fefd 	bl	8008138 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800633e:	f3ef 8211 	mrs	r2, BASEPRI
 8006342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006346:	f383 8811 	msr	BASEPRI, r3
 800634a:	f3bf 8f6f 	isb	sy
 800634e:	f3bf 8f4f 	dsb	sy
 8006352:	61fa      	str	r2, [r7, #28]
 8006354:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006356:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006358:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800635a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800635c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800635e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006360:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006362:	429a      	cmp	r2, r3
 8006364:	d302      	bcc.n	800636c <xQueueGenericSendFromISR+0xbc>
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	2b02      	cmp	r3, #2
 800636a:	d12f      	bne.n	80063cc <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800636c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800636e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006372:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800637a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800637c:	683a      	ldr	r2, [r7, #0]
 800637e:	68b9      	ldr	r1, [r7, #8]
 8006380:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006382:	f000 f911 	bl	80065a8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006386:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800638a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800638e:	d112      	bne.n	80063b6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006394:	2b00      	cmp	r3, #0
 8006396:	d016      	beq.n	80063c6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006398:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800639a:	3324      	adds	r3, #36	; 0x24
 800639c:	4618      	mov	r0, r3
 800639e:	f000 fed1 	bl	8007144 <xTaskRemoveFromEventList>
 80063a2:	4603      	mov	r3, r0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d00e      	beq.n	80063c6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d00b      	beq.n	80063c6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2201      	movs	r2, #1
 80063b2:	601a      	str	r2, [r3, #0]
 80063b4:	e007      	b.n	80063c6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80063b6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80063ba:	3301      	adds	r3, #1
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	b25a      	sxtb	r2, r3
 80063c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80063c6:	2301      	movs	r3, #1
 80063c8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80063ca:	e001      	b.n	80063d0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80063cc:	2300      	movs	r3, #0
 80063ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063d2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80063da:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80063dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3740      	adds	r7, #64	; 0x40
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}
	...

080063e8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b08c      	sub	sp, #48	; 0x30
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	60b9      	str	r1, [r7, #8]
 80063f2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80063f4:	2300      	movs	r3, #0
 80063f6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80063fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d10a      	bne.n	8006418 <xQueueReceive+0x30>
	__asm volatile
 8006402:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006406:	f383 8811 	msr	BASEPRI, r3
 800640a:	f3bf 8f6f 	isb	sy
 800640e:	f3bf 8f4f 	dsb	sy
 8006412:	623b      	str	r3, [r7, #32]
}
 8006414:	bf00      	nop
 8006416:	e7fe      	b.n	8006416 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d103      	bne.n	8006426 <xQueueReceive+0x3e>
 800641e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006422:	2b00      	cmp	r3, #0
 8006424:	d101      	bne.n	800642a <xQueueReceive+0x42>
 8006426:	2301      	movs	r3, #1
 8006428:	e000      	b.n	800642c <xQueueReceive+0x44>
 800642a:	2300      	movs	r3, #0
 800642c:	2b00      	cmp	r3, #0
 800642e:	d10a      	bne.n	8006446 <xQueueReceive+0x5e>
	__asm volatile
 8006430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006434:	f383 8811 	msr	BASEPRI, r3
 8006438:	f3bf 8f6f 	isb	sy
 800643c:	f3bf 8f4f 	dsb	sy
 8006440:	61fb      	str	r3, [r7, #28]
}
 8006442:	bf00      	nop
 8006444:	e7fe      	b.n	8006444 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006446:	f001 f83b 	bl	80074c0 <xTaskGetSchedulerState>
 800644a:	4603      	mov	r3, r0
 800644c:	2b00      	cmp	r3, #0
 800644e:	d102      	bne.n	8006456 <xQueueReceive+0x6e>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d101      	bne.n	800645a <xQueueReceive+0x72>
 8006456:	2301      	movs	r3, #1
 8006458:	e000      	b.n	800645c <xQueueReceive+0x74>
 800645a:	2300      	movs	r3, #0
 800645c:	2b00      	cmp	r3, #0
 800645e:	d10a      	bne.n	8006476 <xQueueReceive+0x8e>
	__asm volatile
 8006460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006464:	f383 8811 	msr	BASEPRI, r3
 8006468:	f3bf 8f6f 	isb	sy
 800646c:	f3bf 8f4f 	dsb	sy
 8006470:	61bb      	str	r3, [r7, #24]
}
 8006472:	bf00      	nop
 8006474:	e7fe      	b.n	8006474 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006476:	f001 fd7d 	bl	8007f74 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800647a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800647c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800647e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006482:	2b00      	cmp	r3, #0
 8006484:	d01f      	beq.n	80064c6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006486:	68b9      	ldr	r1, [r7, #8]
 8006488:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800648a:	f000 f8f7 	bl	800667c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800648e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006490:	1e5a      	subs	r2, r3, #1
 8006492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006494:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006498:	691b      	ldr	r3, [r3, #16]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d00f      	beq.n	80064be <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800649e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a0:	3310      	adds	r3, #16
 80064a2:	4618      	mov	r0, r3
 80064a4:	f000 fe4e 	bl	8007144 <xTaskRemoveFromEventList>
 80064a8:	4603      	mov	r3, r0
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d007      	beq.n	80064be <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80064ae:	4b3d      	ldr	r3, [pc, #244]	; (80065a4 <xQueueReceive+0x1bc>)
 80064b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064b4:	601a      	str	r2, [r3, #0]
 80064b6:	f3bf 8f4f 	dsb	sy
 80064ba:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80064be:	f001 fd89 	bl	8007fd4 <vPortExitCritical>
				return pdPASS;
 80064c2:	2301      	movs	r3, #1
 80064c4:	e069      	b.n	800659a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d103      	bne.n	80064d4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80064cc:	f001 fd82 	bl	8007fd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80064d0:	2300      	movs	r3, #0
 80064d2:	e062      	b.n	800659a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80064d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d106      	bne.n	80064e8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80064da:	f107 0310 	add.w	r3, r7, #16
 80064de:	4618      	mov	r0, r3
 80064e0:	f000 fe94 	bl	800720c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80064e4:	2301      	movs	r3, #1
 80064e6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80064e8:	f001 fd74 	bl	8007fd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80064ec:	f000 fc06 	bl	8006cfc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80064f0:	f001 fd40 	bl	8007f74 <vPortEnterCritical>
 80064f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80064fa:	b25b      	sxtb	r3, r3
 80064fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006500:	d103      	bne.n	800650a <xQueueReceive+0x122>
 8006502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006504:	2200      	movs	r2, #0
 8006506:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800650a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800650c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006510:	b25b      	sxtb	r3, r3
 8006512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006516:	d103      	bne.n	8006520 <xQueueReceive+0x138>
 8006518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800651a:	2200      	movs	r2, #0
 800651c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006520:	f001 fd58 	bl	8007fd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006524:	1d3a      	adds	r2, r7, #4
 8006526:	f107 0310 	add.w	r3, r7, #16
 800652a:	4611      	mov	r1, r2
 800652c:	4618      	mov	r0, r3
 800652e:	f000 fe83 	bl	8007238 <xTaskCheckForTimeOut>
 8006532:	4603      	mov	r3, r0
 8006534:	2b00      	cmp	r3, #0
 8006536:	d123      	bne.n	8006580 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006538:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800653a:	f000 f917 	bl	800676c <prvIsQueueEmpty>
 800653e:	4603      	mov	r3, r0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d017      	beq.n	8006574 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006546:	3324      	adds	r3, #36	; 0x24
 8006548:	687a      	ldr	r2, [r7, #4]
 800654a:	4611      	mov	r1, r2
 800654c:	4618      	mov	r0, r3
 800654e:	f000 fda9 	bl	80070a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006552:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006554:	f000 f8b8 	bl	80066c8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006558:	f000 fbde 	bl	8006d18 <xTaskResumeAll>
 800655c:	4603      	mov	r3, r0
 800655e:	2b00      	cmp	r3, #0
 8006560:	d189      	bne.n	8006476 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006562:	4b10      	ldr	r3, [pc, #64]	; (80065a4 <xQueueReceive+0x1bc>)
 8006564:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006568:	601a      	str	r2, [r3, #0]
 800656a:	f3bf 8f4f 	dsb	sy
 800656e:	f3bf 8f6f 	isb	sy
 8006572:	e780      	b.n	8006476 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006574:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006576:	f000 f8a7 	bl	80066c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800657a:	f000 fbcd 	bl	8006d18 <xTaskResumeAll>
 800657e:	e77a      	b.n	8006476 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006580:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006582:	f000 f8a1 	bl	80066c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006586:	f000 fbc7 	bl	8006d18 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800658a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800658c:	f000 f8ee 	bl	800676c <prvIsQueueEmpty>
 8006590:	4603      	mov	r3, r0
 8006592:	2b00      	cmp	r3, #0
 8006594:	f43f af6f 	beq.w	8006476 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006598:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800659a:	4618      	mov	r0, r3
 800659c:	3730      	adds	r7, #48	; 0x30
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
 80065a2:	bf00      	nop
 80065a4:	e000ed04 	.word	0xe000ed04

080065a8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b086      	sub	sp, #24
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	60f8      	str	r0, [r7, #12]
 80065b0:	60b9      	str	r1, [r7, #8]
 80065b2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80065b4:	2300      	movs	r3, #0
 80065b6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065bc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d10d      	bne.n	80065e2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d14d      	bne.n	800666a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	4618      	mov	r0, r3
 80065d4:	f000 ff92 	bl	80074fc <xTaskPriorityDisinherit>
 80065d8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2200      	movs	r2, #0
 80065de:	609a      	str	r2, [r3, #8]
 80065e0:	e043      	b.n	800666a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d119      	bne.n	800661c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	6858      	ldr	r0, [r3, #4]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065f0:	461a      	mov	r2, r3
 80065f2:	68b9      	ldr	r1, [r7, #8]
 80065f4:	f001 fff4 	bl	80085e0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	685a      	ldr	r2, [r3, #4]
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006600:	441a      	add	r2, r3
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	685a      	ldr	r2, [r3, #4]
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	429a      	cmp	r2, r3
 8006610:	d32b      	bcc.n	800666a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	605a      	str	r2, [r3, #4]
 800661a:	e026      	b.n	800666a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	68d8      	ldr	r0, [r3, #12]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006624:	461a      	mov	r2, r3
 8006626:	68b9      	ldr	r1, [r7, #8]
 8006628:	f001 ffda 	bl	80085e0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	68da      	ldr	r2, [r3, #12]
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006634:	425b      	negs	r3, r3
 8006636:	441a      	add	r2, r3
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	68da      	ldr	r2, [r3, #12]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	429a      	cmp	r2, r3
 8006646:	d207      	bcs.n	8006658 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	689a      	ldr	r2, [r3, #8]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006650:	425b      	negs	r3, r3
 8006652:	441a      	add	r2, r3
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2b02      	cmp	r3, #2
 800665c:	d105      	bne.n	800666a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d002      	beq.n	800666a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	3b01      	subs	r3, #1
 8006668:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	1c5a      	adds	r2, r3, #1
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006672:	697b      	ldr	r3, [r7, #20]
}
 8006674:	4618      	mov	r0, r3
 8006676:	3718      	adds	r7, #24
 8006678:	46bd      	mov	sp, r7
 800667a:	bd80      	pop	{r7, pc}

0800667c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b082      	sub	sp, #8
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800668a:	2b00      	cmp	r3, #0
 800668c:	d018      	beq.n	80066c0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	68da      	ldr	r2, [r3, #12]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006696:	441a      	add	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	68da      	ldr	r2, [r3, #12]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d303      	bcc.n	80066b0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681a      	ldr	r2, [r3, #0]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	68d9      	ldr	r1, [r3, #12]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066b8:	461a      	mov	r2, r3
 80066ba:	6838      	ldr	r0, [r7, #0]
 80066bc:	f001 ff90 	bl	80085e0 <memcpy>
	}
}
 80066c0:	bf00      	nop
 80066c2:	3708      	adds	r7, #8
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80066d0:	f001 fc50 	bl	8007f74 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80066da:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80066dc:	e011      	b.n	8006702 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d012      	beq.n	800670c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	3324      	adds	r3, #36	; 0x24
 80066ea:	4618      	mov	r0, r3
 80066ec:	f000 fd2a 	bl	8007144 <xTaskRemoveFromEventList>
 80066f0:	4603      	mov	r3, r0
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d001      	beq.n	80066fa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80066f6:	f000 fe01 	bl	80072fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80066fa:	7bfb      	ldrb	r3, [r7, #15]
 80066fc:	3b01      	subs	r3, #1
 80066fe:	b2db      	uxtb	r3, r3
 8006700:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006702:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006706:	2b00      	cmp	r3, #0
 8006708:	dce9      	bgt.n	80066de <prvUnlockQueue+0x16>
 800670a:	e000      	b.n	800670e <prvUnlockQueue+0x46>
					break;
 800670c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	22ff      	movs	r2, #255	; 0xff
 8006712:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006716:	f001 fc5d 	bl	8007fd4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800671a:	f001 fc2b 	bl	8007f74 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006724:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006726:	e011      	b.n	800674c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	691b      	ldr	r3, [r3, #16]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d012      	beq.n	8006756 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	3310      	adds	r3, #16
 8006734:	4618      	mov	r0, r3
 8006736:	f000 fd05 	bl	8007144 <xTaskRemoveFromEventList>
 800673a:	4603      	mov	r3, r0
 800673c:	2b00      	cmp	r3, #0
 800673e:	d001      	beq.n	8006744 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006740:	f000 fddc 	bl	80072fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006744:	7bbb      	ldrb	r3, [r7, #14]
 8006746:	3b01      	subs	r3, #1
 8006748:	b2db      	uxtb	r3, r3
 800674a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800674c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006750:	2b00      	cmp	r3, #0
 8006752:	dce9      	bgt.n	8006728 <prvUnlockQueue+0x60>
 8006754:	e000      	b.n	8006758 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006756:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	22ff      	movs	r2, #255	; 0xff
 800675c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006760:	f001 fc38 	bl	8007fd4 <vPortExitCritical>
}
 8006764:	bf00      	nop
 8006766:	3710      	adds	r7, #16
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}

0800676c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b084      	sub	sp, #16
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006774:	f001 fbfe 	bl	8007f74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800677c:	2b00      	cmp	r3, #0
 800677e:	d102      	bne.n	8006786 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006780:	2301      	movs	r3, #1
 8006782:	60fb      	str	r3, [r7, #12]
 8006784:	e001      	b.n	800678a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006786:	2300      	movs	r3, #0
 8006788:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800678a:	f001 fc23 	bl	8007fd4 <vPortExitCritical>

	return xReturn;
 800678e:	68fb      	ldr	r3, [r7, #12]
}
 8006790:	4618      	mov	r0, r3
 8006792:	3710      	adds	r7, #16
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}

08006798 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b084      	sub	sp, #16
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80067a0:	f001 fbe8 	bl	8007f74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d102      	bne.n	80067b6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80067b0:	2301      	movs	r3, #1
 80067b2:	60fb      	str	r3, [r7, #12]
 80067b4:	e001      	b.n	80067ba <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80067b6:	2300      	movs	r3, #0
 80067b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80067ba:	f001 fc0b 	bl	8007fd4 <vPortExitCritical>

	return xReturn;
 80067be:	68fb      	ldr	r3, [r7, #12]
}
 80067c0:	4618      	mov	r0, r3
 80067c2:	3710      	adds	r7, #16
 80067c4:	46bd      	mov	sp, r7
 80067c6:	bd80      	pop	{r7, pc}

080067c8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80067c8:	b480      	push	{r7}
 80067ca:	b085      	sub	sp, #20
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
 80067d0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80067d2:	2300      	movs	r3, #0
 80067d4:	60fb      	str	r3, [r7, #12]
 80067d6:	e014      	b.n	8006802 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80067d8:	4a0f      	ldr	r2, [pc, #60]	; (8006818 <vQueueAddToRegistry+0x50>)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d10b      	bne.n	80067fc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80067e4:	490c      	ldr	r1, [pc, #48]	; (8006818 <vQueueAddToRegistry+0x50>)
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	683a      	ldr	r2, [r7, #0]
 80067ea:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80067ee:	4a0a      	ldr	r2, [pc, #40]	; (8006818 <vQueueAddToRegistry+0x50>)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	00db      	lsls	r3, r3, #3
 80067f4:	4413      	add	r3, r2
 80067f6:	687a      	ldr	r2, [r7, #4]
 80067f8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80067fa:	e006      	b.n	800680a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	3301      	adds	r3, #1
 8006800:	60fb      	str	r3, [r7, #12]
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2b07      	cmp	r3, #7
 8006806:	d9e7      	bls.n	80067d8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006808:	bf00      	nop
 800680a:	bf00      	nop
 800680c:	3714      	adds	r7, #20
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop
 8006818:	20000ee4 	.word	0x20000ee4

0800681c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800681c:	b580      	push	{r7, lr}
 800681e:	b086      	sub	sp, #24
 8006820:	af00      	add	r7, sp, #0
 8006822:	60f8      	str	r0, [r7, #12]
 8006824:	60b9      	str	r1, [r7, #8]
 8006826:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800682c:	f001 fba2 	bl	8007f74 <vPortEnterCritical>
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006836:	b25b      	sxtb	r3, r3
 8006838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800683c:	d103      	bne.n	8006846 <vQueueWaitForMessageRestricted+0x2a>
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	2200      	movs	r2, #0
 8006842:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800684c:	b25b      	sxtb	r3, r3
 800684e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006852:	d103      	bne.n	800685c <vQueueWaitForMessageRestricted+0x40>
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	2200      	movs	r2, #0
 8006858:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800685c:	f001 fbba 	bl	8007fd4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006864:	2b00      	cmp	r3, #0
 8006866:	d106      	bne.n	8006876 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	3324      	adds	r3, #36	; 0x24
 800686c:	687a      	ldr	r2, [r7, #4]
 800686e:	68b9      	ldr	r1, [r7, #8]
 8006870:	4618      	mov	r0, r3
 8006872:	f000 fc3b 	bl	80070ec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006876:	6978      	ldr	r0, [r7, #20]
 8006878:	f7ff ff26 	bl	80066c8 <prvUnlockQueue>
	}
 800687c:	bf00      	nop
 800687e:	3718      	adds	r7, #24
 8006880:	46bd      	mov	sp, r7
 8006882:	bd80      	pop	{r7, pc}

08006884 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006884:	b580      	push	{r7, lr}
 8006886:	b08e      	sub	sp, #56	; 0x38
 8006888:	af04      	add	r7, sp, #16
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	60b9      	str	r1, [r7, #8]
 800688e:	607a      	str	r2, [r7, #4]
 8006890:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006894:	2b00      	cmp	r3, #0
 8006896:	d10a      	bne.n	80068ae <xTaskCreateStatic+0x2a>
	__asm volatile
 8006898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800689c:	f383 8811 	msr	BASEPRI, r3
 80068a0:	f3bf 8f6f 	isb	sy
 80068a4:	f3bf 8f4f 	dsb	sy
 80068a8:	623b      	str	r3, [r7, #32]
}
 80068aa:	bf00      	nop
 80068ac:	e7fe      	b.n	80068ac <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80068ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d10a      	bne.n	80068ca <xTaskCreateStatic+0x46>
	__asm volatile
 80068b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068b8:	f383 8811 	msr	BASEPRI, r3
 80068bc:	f3bf 8f6f 	isb	sy
 80068c0:	f3bf 8f4f 	dsb	sy
 80068c4:	61fb      	str	r3, [r7, #28]
}
 80068c6:	bf00      	nop
 80068c8:	e7fe      	b.n	80068c8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80068ca:	235c      	movs	r3, #92	; 0x5c
 80068cc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	2b5c      	cmp	r3, #92	; 0x5c
 80068d2:	d00a      	beq.n	80068ea <xTaskCreateStatic+0x66>
	__asm volatile
 80068d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068d8:	f383 8811 	msr	BASEPRI, r3
 80068dc:	f3bf 8f6f 	isb	sy
 80068e0:	f3bf 8f4f 	dsb	sy
 80068e4:	61bb      	str	r3, [r7, #24]
}
 80068e6:	bf00      	nop
 80068e8:	e7fe      	b.n	80068e8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80068ea:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80068ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d01e      	beq.n	8006930 <xTaskCreateStatic+0xac>
 80068f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d01b      	beq.n	8006930 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80068f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068fa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80068fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006900:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006904:	2202      	movs	r2, #2
 8006906:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800690a:	2300      	movs	r3, #0
 800690c:	9303      	str	r3, [sp, #12]
 800690e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006910:	9302      	str	r3, [sp, #8]
 8006912:	f107 0314 	add.w	r3, r7, #20
 8006916:	9301      	str	r3, [sp, #4]
 8006918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800691a:	9300      	str	r3, [sp, #0]
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	687a      	ldr	r2, [r7, #4]
 8006920:	68b9      	ldr	r1, [r7, #8]
 8006922:	68f8      	ldr	r0, [r7, #12]
 8006924:	f000 f850 	bl	80069c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006928:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800692a:	f000 f8dd 	bl	8006ae8 <prvAddNewTaskToReadyList>
 800692e:	e001      	b.n	8006934 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006930:	2300      	movs	r3, #0
 8006932:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006934:	697b      	ldr	r3, [r7, #20]
	}
 8006936:	4618      	mov	r0, r3
 8006938:	3728      	adds	r7, #40	; 0x28
 800693a:	46bd      	mov	sp, r7
 800693c:	bd80      	pop	{r7, pc}

0800693e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800693e:	b580      	push	{r7, lr}
 8006940:	b08c      	sub	sp, #48	; 0x30
 8006942:	af04      	add	r7, sp, #16
 8006944:	60f8      	str	r0, [r7, #12]
 8006946:	60b9      	str	r1, [r7, #8]
 8006948:	603b      	str	r3, [r7, #0]
 800694a:	4613      	mov	r3, r2
 800694c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800694e:	88fb      	ldrh	r3, [r7, #6]
 8006950:	009b      	lsls	r3, r3, #2
 8006952:	4618      	mov	r0, r3
 8006954:	f001 fc30 	bl	80081b8 <pvPortMalloc>
 8006958:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d00e      	beq.n	800697e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006960:	205c      	movs	r0, #92	; 0x5c
 8006962:	f001 fc29 	bl	80081b8 <pvPortMalloc>
 8006966:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006968:	69fb      	ldr	r3, [r7, #28]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d003      	beq.n	8006976 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800696e:	69fb      	ldr	r3, [r7, #28]
 8006970:	697a      	ldr	r2, [r7, #20]
 8006972:	631a      	str	r2, [r3, #48]	; 0x30
 8006974:	e005      	b.n	8006982 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006976:	6978      	ldr	r0, [r7, #20]
 8006978:	f001 fcea 	bl	8008350 <vPortFree>
 800697c:	e001      	b.n	8006982 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800697e:	2300      	movs	r3, #0
 8006980:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006982:	69fb      	ldr	r3, [r7, #28]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d017      	beq.n	80069b8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006988:	69fb      	ldr	r3, [r7, #28]
 800698a:	2200      	movs	r2, #0
 800698c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006990:	88fa      	ldrh	r2, [r7, #6]
 8006992:	2300      	movs	r3, #0
 8006994:	9303      	str	r3, [sp, #12]
 8006996:	69fb      	ldr	r3, [r7, #28]
 8006998:	9302      	str	r3, [sp, #8]
 800699a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800699c:	9301      	str	r3, [sp, #4]
 800699e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069a0:	9300      	str	r3, [sp, #0]
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	68b9      	ldr	r1, [r7, #8]
 80069a6:	68f8      	ldr	r0, [r7, #12]
 80069a8:	f000 f80e 	bl	80069c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80069ac:	69f8      	ldr	r0, [r7, #28]
 80069ae:	f000 f89b 	bl	8006ae8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80069b2:	2301      	movs	r3, #1
 80069b4:	61bb      	str	r3, [r7, #24]
 80069b6:	e002      	b.n	80069be <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80069b8:	f04f 33ff 	mov.w	r3, #4294967295
 80069bc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80069be:	69bb      	ldr	r3, [r7, #24]
	}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3720      	adds	r7, #32
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b088      	sub	sp, #32
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	60f8      	str	r0, [r7, #12]
 80069d0:	60b9      	str	r1, [r7, #8]
 80069d2:	607a      	str	r2, [r7, #4]
 80069d4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80069d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069d8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	009b      	lsls	r3, r3, #2
 80069de:	461a      	mov	r2, r3
 80069e0:	21a5      	movs	r1, #165	; 0xa5
 80069e2:	f001 fe0b 	bl	80085fc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80069e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80069f0:	3b01      	subs	r3, #1
 80069f2:	009b      	lsls	r3, r3, #2
 80069f4:	4413      	add	r3, r2
 80069f6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80069f8:	69bb      	ldr	r3, [r7, #24]
 80069fa:	f023 0307 	bic.w	r3, r3, #7
 80069fe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006a00:	69bb      	ldr	r3, [r7, #24]
 8006a02:	f003 0307 	and.w	r3, r3, #7
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d00a      	beq.n	8006a20 <prvInitialiseNewTask+0x58>
	__asm volatile
 8006a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a0e:	f383 8811 	msr	BASEPRI, r3
 8006a12:	f3bf 8f6f 	isb	sy
 8006a16:	f3bf 8f4f 	dsb	sy
 8006a1a:	617b      	str	r3, [r7, #20]
}
 8006a1c:	bf00      	nop
 8006a1e:	e7fe      	b.n	8006a1e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d01f      	beq.n	8006a66 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006a26:	2300      	movs	r3, #0
 8006a28:	61fb      	str	r3, [r7, #28]
 8006a2a:	e012      	b.n	8006a52 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006a2c:	68ba      	ldr	r2, [r7, #8]
 8006a2e:	69fb      	ldr	r3, [r7, #28]
 8006a30:	4413      	add	r3, r2
 8006a32:	7819      	ldrb	r1, [r3, #0]
 8006a34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a36:	69fb      	ldr	r3, [r7, #28]
 8006a38:	4413      	add	r3, r2
 8006a3a:	3334      	adds	r3, #52	; 0x34
 8006a3c:	460a      	mov	r2, r1
 8006a3e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006a40:	68ba      	ldr	r2, [r7, #8]
 8006a42:	69fb      	ldr	r3, [r7, #28]
 8006a44:	4413      	add	r3, r2
 8006a46:	781b      	ldrb	r3, [r3, #0]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d006      	beq.n	8006a5a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006a4c:	69fb      	ldr	r3, [r7, #28]
 8006a4e:	3301      	adds	r3, #1
 8006a50:	61fb      	str	r3, [r7, #28]
 8006a52:	69fb      	ldr	r3, [r7, #28]
 8006a54:	2b0f      	cmp	r3, #15
 8006a56:	d9e9      	bls.n	8006a2c <prvInitialiseNewTask+0x64>
 8006a58:	e000      	b.n	8006a5c <prvInitialiseNewTask+0x94>
			{
				break;
 8006a5a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a64:	e003      	b.n	8006a6e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a70:	2b37      	cmp	r3, #55	; 0x37
 8006a72:	d901      	bls.n	8006a78 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006a74:	2337      	movs	r3, #55	; 0x37
 8006a76:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a7c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a82:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a86:	2200      	movs	r2, #0
 8006a88:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a8c:	3304      	adds	r3, #4
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f7ff f93e 	bl	8005d10 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006a94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a96:	3318      	adds	r3, #24
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f7ff f939 	bl	8005d10 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006aa2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aa6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aac:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ab0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ab2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006abc:	2200      	movs	r2, #0
 8006abe:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006ac2:	683a      	ldr	r2, [r7, #0]
 8006ac4:	68f9      	ldr	r1, [r7, #12]
 8006ac6:	69b8      	ldr	r0, [r7, #24]
 8006ac8:	f001 f928 	bl	8007d1c <pxPortInitialiseStack>
 8006acc:	4602      	mov	r2, r0
 8006ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ad0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d002      	beq.n	8006ade <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ada:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006adc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ade:	bf00      	nop
 8006ae0:	3720      	adds	r7, #32
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}
	...

08006ae8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b082      	sub	sp, #8
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006af0:	f001 fa40 	bl	8007f74 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006af4:	4b2d      	ldr	r3, [pc, #180]	; (8006bac <prvAddNewTaskToReadyList+0xc4>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	3301      	adds	r3, #1
 8006afa:	4a2c      	ldr	r2, [pc, #176]	; (8006bac <prvAddNewTaskToReadyList+0xc4>)
 8006afc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006afe:	4b2c      	ldr	r3, [pc, #176]	; (8006bb0 <prvAddNewTaskToReadyList+0xc8>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d109      	bne.n	8006b1a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006b06:	4a2a      	ldr	r2, [pc, #168]	; (8006bb0 <prvAddNewTaskToReadyList+0xc8>)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006b0c:	4b27      	ldr	r3, [pc, #156]	; (8006bac <prvAddNewTaskToReadyList+0xc4>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d110      	bne.n	8006b36 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006b14:	f000 fc16 	bl	8007344 <prvInitialiseTaskLists>
 8006b18:	e00d      	b.n	8006b36 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006b1a:	4b26      	ldr	r3, [pc, #152]	; (8006bb4 <prvAddNewTaskToReadyList+0xcc>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d109      	bne.n	8006b36 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006b22:	4b23      	ldr	r3, [pc, #140]	; (8006bb0 <prvAddNewTaskToReadyList+0xc8>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b2c:	429a      	cmp	r2, r3
 8006b2e:	d802      	bhi.n	8006b36 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006b30:	4a1f      	ldr	r2, [pc, #124]	; (8006bb0 <prvAddNewTaskToReadyList+0xc8>)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006b36:	4b20      	ldr	r3, [pc, #128]	; (8006bb8 <prvAddNewTaskToReadyList+0xd0>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	4a1e      	ldr	r2, [pc, #120]	; (8006bb8 <prvAddNewTaskToReadyList+0xd0>)
 8006b3e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006b40:	4b1d      	ldr	r3, [pc, #116]	; (8006bb8 <prvAddNewTaskToReadyList+0xd0>)
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b4c:	4b1b      	ldr	r3, [pc, #108]	; (8006bbc <prvAddNewTaskToReadyList+0xd4>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	429a      	cmp	r2, r3
 8006b52:	d903      	bls.n	8006b5c <prvAddNewTaskToReadyList+0x74>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b58:	4a18      	ldr	r2, [pc, #96]	; (8006bbc <prvAddNewTaskToReadyList+0xd4>)
 8006b5a:	6013      	str	r3, [r2, #0]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b60:	4613      	mov	r3, r2
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	4413      	add	r3, r2
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	4a15      	ldr	r2, [pc, #84]	; (8006bc0 <prvAddNewTaskToReadyList+0xd8>)
 8006b6a:	441a      	add	r2, r3
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	3304      	adds	r3, #4
 8006b70:	4619      	mov	r1, r3
 8006b72:	4610      	mov	r0, r2
 8006b74:	f7ff f8d9 	bl	8005d2a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006b78:	f001 fa2c 	bl	8007fd4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006b7c:	4b0d      	ldr	r3, [pc, #52]	; (8006bb4 <prvAddNewTaskToReadyList+0xcc>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d00e      	beq.n	8006ba2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006b84:	4b0a      	ldr	r3, [pc, #40]	; (8006bb0 <prvAddNewTaskToReadyList+0xc8>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d207      	bcs.n	8006ba2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006b92:	4b0c      	ldr	r3, [pc, #48]	; (8006bc4 <prvAddNewTaskToReadyList+0xdc>)
 8006b94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b98:	601a      	str	r2, [r3, #0]
 8006b9a:	f3bf 8f4f 	dsb	sy
 8006b9e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ba2:	bf00      	nop
 8006ba4:	3708      	adds	r7, #8
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}
 8006baa:	bf00      	nop
 8006bac:	200013f8 	.word	0x200013f8
 8006bb0:	20000f24 	.word	0x20000f24
 8006bb4:	20001404 	.word	0x20001404
 8006bb8:	20001414 	.word	0x20001414
 8006bbc:	20001400 	.word	0x20001400
 8006bc0:	20000f28 	.word	0x20000f28
 8006bc4:	e000ed04 	.word	0xe000ed04

08006bc8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b084      	sub	sp, #16
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d017      	beq.n	8006c0a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006bda:	4b13      	ldr	r3, [pc, #76]	; (8006c28 <vTaskDelay+0x60>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d00a      	beq.n	8006bf8 <vTaskDelay+0x30>
	__asm volatile
 8006be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006be6:	f383 8811 	msr	BASEPRI, r3
 8006bea:	f3bf 8f6f 	isb	sy
 8006bee:	f3bf 8f4f 	dsb	sy
 8006bf2:	60bb      	str	r3, [r7, #8]
}
 8006bf4:	bf00      	nop
 8006bf6:	e7fe      	b.n	8006bf6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006bf8:	f000 f880 	bl	8006cfc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006bfc:	2100      	movs	r1, #0
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f000 fcea 	bl	80075d8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006c04:	f000 f888 	bl	8006d18 <xTaskResumeAll>
 8006c08:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d107      	bne.n	8006c20 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006c10:	4b06      	ldr	r3, [pc, #24]	; (8006c2c <vTaskDelay+0x64>)
 8006c12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c16:	601a      	str	r2, [r3, #0]
 8006c18:	f3bf 8f4f 	dsb	sy
 8006c1c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006c20:	bf00      	nop
 8006c22:	3710      	adds	r7, #16
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}
 8006c28:	20001420 	.word	0x20001420
 8006c2c:	e000ed04 	.word	0xe000ed04

08006c30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b08a      	sub	sp, #40	; 0x28
 8006c34:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006c36:	2300      	movs	r3, #0
 8006c38:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006c3e:	463a      	mov	r2, r7
 8006c40:	1d39      	adds	r1, r7, #4
 8006c42:	f107 0308 	add.w	r3, r7, #8
 8006c46:	4618      	mov	r0, r3
 8006c48:	f7ff f80e 	bl	8005c68 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006c4c:	6839      	ldr	r1, [r7, #0]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	68ba      	ldr	r2, [r7, #8]
 8006c52:	9202      	str	r2, [sp, #8]
 8006c54:	9301      	str	r3, [sp, #4]
 8006c56:	2300      	movs	r3, #0
 8006c58:	9300      	str	r3, [sp, #0]
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	460a      	mov	r2, r1
 8006c5e:	4921      	ldr	r1, [pc, #132]	; (8006ce4 <vTaskStartScheduler+0xb4>)
 8006c60:	4821      	ldr	r0, [pc, #132]	; (8006ce8 <vTaskStartScheduler+0xb8>)
 8006c62:	f7ff fe0f 	bl	8006884 <xTaskCreateStatic>
 8006c66:	4603      	mov	r3, r0
 8006c68:	4a20      	ldr	r2, [pc, #128]	; (8006cec <vTaskStartScheduler+0xbc>)
 8006c6a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006c6c:	4b1f      	ldr	r3, [pc, #124]	; (8006cec <vTaskStartScheduler+0xbc>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d002      	beq.n	8006c7a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006c74:	2301      	movs	r3, #1
 8006c76:	617b      	str	r3, [r7, #20]
 8006c78:	e001      	b.n	8006c7e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d102      	bne.n	8006c8a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006c84:	f000 fcfc 	bl	8007680 <xTimerCreateTimerTask>
 8006c88:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d116      	bne.n	8006cbe <vTaskStartScheduler+0x8e>
	__asm volatile
 8006c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c94:	f383 8811 	msr	BASEPRI, r3
 8006c98:	f3bf 8f6f 	isb	sy
 8006c9c:	f3bf 8f4f 	dsb	sy
 8006ca0:	613b      	str	r3, [r7, #16]
}
 8006ca2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006ca4:	4b12      	ldr	r3, [pc, #72]	; (8006cf0 <vTaskStartScheduler+0xc0>)
 8006ca6:	f04f 32ff 	mov.w	r2, #4294967295
 8006caa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006cac:	4b11      	ldr	r3, [pc, #68]	; (8006cf4 <vTaskStartScheduler+0xc4>)
 8006cae:	2201      	movs	r2, #1
 8006cb0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006cb2:	4b11      	ldr	r3, [pc, #68]	; (8006cf8 <vTaskStartScheduler+0xc8>)
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006cb8:	f001 f8ba 	bl	8007e30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006cbc:	e00e      	b.n	8006cdc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cc4:	d10a      	bne.n	8006cdc <vTaskStartScheduler+0xac>
	__asm volatile
 8006cc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cca:	f383 8811 	msr	BASEPRI, r3
 8006cce:	f3bf 8f6f 	isb	sy
 8006cd2:	f3bf 8f4f 	dsb	sy
 8006cd6:	60fb      	str	r3, [r7, #12]
}
 8006cd8:	bf00      	nop
 8006cda:	e7fe      	b.n	8006cda <vTaskStartScheduler+0xaa>
}
 8006cdc:	bf00      	nop
 8006cde:	3718      	adds	r7, #24
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bd80      	pop	{r7, pc}
 8006ce4:	0800bf5c 	.word	0x0800bf5c
 8006ce8:	08007315 	.word	0x08007315
 8006cec:	2000141c 	.word	0x2000141c
 8006cf0:	20001418 	.word	0x20001418
 8006cf4:	20001404 	.word	0x20001404
 8006cf8:	200013fc 	.word	0x200013fc

08006cfc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006d00:	4b04      	ldr	r3, [pc, #16]	; (8006d14 <vTaskSuspendAll+0x18>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	3301      	adds	r3, #1
 8006d06:	4a03      	ldr	r2, [pc, #12]	; (8006d14 <vTaskSuspendAll+0x18>)
 8006d08:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006d0a:	bf00      	nop
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr
 8006d14:	20001420 	.word	0x20001420

08006d18 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b084      	sub	sp, #16
 8006d1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006d22:	2300      	movs	r3, #0
 8006d24:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006d26:	4b42      	ldr	r3, [pc, #264]	; (8006e30 <xTaskResumeAll+0x118>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d10a      	bne.n	8006d44 <xTaskResumeAll+0x2c>
	__asm volatile
 8006d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d32:	f383 8811 	msr	BASEPRI, r3
 8006d36:	f3bf 8f6f 	isb	sy
 8006d3a:	f3bf 8f4f 	dsb	sy
 8006d3e:	603b      	str	r3, [r7, #0]
}
 8006d40:	bf00      	nop
 8006d42:	e7fe      	b.n	8006d42 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006d44:	f001 f916 	bl	8007f74 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006d48:	4b39      	ldr	r3, [pc, #228]	; (8006e30 <xTaskResumeAll+0x118>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	3b01      	subs	r3, #1
 8006d4e:	4a38      	ldr	r2, [pc, #224]	; (8006e30 <xTaskResumeAll+0x118>)
 8006d50:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d52:	4b37      	ldr	r3, [pc, #220]	; (8006e30 <xTaskResumeAll+0x118>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d162      	bne.n	8006e20 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006d5a:	4b36      	ldr	r3, [pc, #216]	; (8006e34 <xTaskResumeAll+0x11c>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d05e      	beq.n	8006e20 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d62:	e02f      	b.n	8006dc4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d64:	4b34      	ldr	r3, [pc, #208]	; (8006e38 <xTaskResumeAll+0x120>)
 8006d66:	68db      	ldr	r3, [r3, #12]
 8006d68:	68db      	ldr	r3, [r3, #12]
 8006d6a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	3318      	adds	r3, #24
 8006d70:	4618      	mov	r0, r3
 8006d72:	f7ff f837 	bl	8005de4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	3304      	adds	r3, #4
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f7ff f832 	bl	8005de4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d84:	4b2d      	ldr	r3, [pc, #180]	; (8006e3c <xTaskResumeAll+0x124>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	d903      	bls.n	8006d94 <xTaskResumeAll+0x7c>
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d90:	4a2a      	ldr	r2, [pc, #168]	; (8006e3c <xTaskResumeAll+0x124>)
 8006d92:	6013      	str	r3, [r2, #0]
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d98:	4613      	mov	r3, r2
 8006d9a:	009b      	lsls	r3, r3, #2
 8006d9c:	4413      	add	r3, r2
 8006d9e:	009b      	lsls	r3, r3, #2
 8006da0:	4a27      	ldr	r2, [pc, #156]	; (8006e40 <xTaskResumeAll+0x128>)
 8006da2:	441a      	add	r2, r3
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	3304      	adds	r3, #4
 8006da8:	4619      	mov	r1, r3
 8006daa:	4610      	mov	r0, r2
 8006dac:	f7fe ffbd 	bl	8005d2a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006db4:	4b23      	ldr	r3, [pc, #140]	; (8006e44 <xTaskResumeAll+0x12c>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d302      	bcc.n	8006dc4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006dbe:	4b22      	ldr	r3, [pc, #136]	; (8006e48 <xTaskResumeAll+0x130>)
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006dc4:	4b1c      	ldr	r3, [pc, #112]	; (8006e38 <xTaskResumeAll+0x120>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d1cb      	bne.n	8006d64 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d001      	beq.n	8006dd6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006dd2:	f000 fb55 	bl	8007480 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006dd6:	4b1d      	ldr	r3, [pc, #116]	; (8006e4c <xTaskResumeAll+0x134>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d010      	beq.n	8006e04 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006de2:	f000 f847 	bl	8006e74 <xTaskIncrementTick>
 8006de6:	4603      	mov	r3, r0
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d002      	beq.n	8006df2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006dec:	4b16      	ldr	r3, [pc, #88]	; (8006e48 <xTaskResumeAll+0x130>)
 8006dee:	2201      	movs	r2, #1
 8006df0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	3b01      	subs	r3, #1
 8006df6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d1f1      	bne.n	8006de2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006dfe:	4b13      	ldr	r3, [pc, #76]	; (8006e4c <xTaskResumeAll+0x134>)
 8006e00:	2200      	movs	r2, #0
 8006e02:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006e04:	4b10      	ldr	r3, [pc, #64]	; (8006e48 <xTaskResumeAll+0x130>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d009      	beq.n	8006e20 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006e10:	4b0f      	ldr	r3, [pc, #60]	; (8006e50 <xTaskResumeAll+0x138>)
 8006e12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e16:	601a      	str	r2, [r3, #0]
 8006e18:	f3bf 8f4f 	dsb	sy
 8006e1c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006e20:	f001 f8d8 	bl	8007fd4 <vPortExitCritical>

	return xAlreadyYielded;
 8006e24:	68bb      	ldr	r3, [r7, #8]
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	3710      	adds	r7, #16
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bd80      	pop	{r7, pc}
 8006e2e:	bf00      	nop
 8006e30:	20001420 	.word	0x20001420
 8006e34:	200013f8 	.word	0x200013f8
 8006e38:	200013b8 	.word	0x200013b8
 8006e3c:	20001400 	.word	0x20001400
 8006e40:	20000f28 	.word	0x20000f28
 8006e44:	20000f24 	.word	0x20000f24
 8006e48:	2000140c 	.word	0x2000140c
 8006e4c:	20001408 	.word	0x20001408
 8006e50:	e000ed04 	.word	0xe000ed04

08006e54 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006e54:	b480      	push	{r7}
 8006e56:	b083      	sub	sp, #12
 8006e58:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006e5a:	4b05      	ldr	r3, [pc, #20]	; (8006e70 <xTaskGetTickCount+0x1c>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006e60:	687b      	ldr	r3, [r7, #4]
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	370c      	adds	r7, #12
 8006e66:	46bd      	mov	sp, r7
 8006e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6c:	4770      	bx	lr
 8006e6e:	bf00      	nop
 8006e70:	200013fc 	.word	0x200013fc

08006e74 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b086      	sub	sp, #24
 8006e78:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e7e:	4b4f      	ldr	r3, [pc, #316]	; (8006fbc <xTaskIncrementTick+0x148>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	f040 808f 	bne.w	8006fa6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006e88:	4b4d      	ldr	r3, [pc, #308]	; (8006fc0 <xTaskIncrementTick+0x14c>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	3301      	adds	r3, #1
 8006e8e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006e90:	4a4b      	ldr	r2, [pc, #300]	; (8006fc0 <xTaskIncrementTick+0x14c>)
 8006e92:	693b      	ldr	r3, [r7, #16]
 8006e94:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006e96:	693b      	ldr	r3, [r7, #16]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d120      	bne.n	8006ede <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006e9c:	4b49      	ldr	r3, [pc, #292]	; (8006fc4 <xTaskIncrementTick+0x150>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d00a      	beq.n	8006ebc <xTaskIncrementTick+0x48>
	__asm volatile
 8006ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eaa:	f383 8811 	msr	BASEPRI, r3
 8006eae:	f3bf 8f6f 	isb	sy
 8006eb2:	f3bf 8f4f 	dsb	sy
 8006eb6:	603b      	str	r3, [r7, #0]
}
 8006eb8:	bf00      	nop
 8006eba:	e7fe      	b.n	8006eba <xTaskIncrementTick+0x46>
 8006ebc:	4b41      	ldr	r3, [pc, #260]	; (8006fc4 <xTaskIncrementTick+0x150>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	60fb      	str	r3, [r7, #12]
 8006ec2:	4b41      	ldr	r3, [pc, #260]	; (8006fc8 <xTaskIncrementTick+0x154>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4a3f      	ldr	r2, [pc, #252]	; (8006fc4 <xTaskIncrementTick+0x150>)
 8006ec8:	6013      	str	r3, [r2, #0]
 8006eca:	4a3f      	ldr	r2, [pc, #252]	; (8006fc8 <xTaskIncrementTick+0x154>)
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	6013      	str	r3, [r2, #0]
 8006ed0:	4b3e      	ldr	r3, [pc, #248]	; (8006fcc <xTaskIncrementTick+0x158>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	4a3d      	ldr	r2, [pc, #244]	; (8006fcc <xTaskIncrementTick+0x158>)
 8006ed8:	6013      	str	r3, [r2, #0]
 8006eda:	f000 fad1 	bl	8007480 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006ede:	4b3c      	ldr	r3, [pc, #240]	; (8006fd0 <xTaskIncrementTick+0x15c>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	693a      	ldr	r2, [r7, #16]
 8006ee4:	429a      	cmp	r2, r3
 8006ee6:	d349      	bcc.n	8006f7c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ee8:	4b36      	ldr	r3, [pc, #216]	; (8006fc4 <xTaskIncrementTick+0x150>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d104      	bne.n	8006efc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ef2:	4b37      	ldr	r3, [pc, #220]	; (8006fd0 <xTaskIncrementTick+0x15c>)
 8006ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ef8:	601a      	str	r2, [r3, #0]
					break;
 8006efa:	e03f      	b.n	8006f7c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006efc:	4b31      	ldr	r3, [pc, #196]	; (8006fc4 <xTaskIncrementTick+0x150>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	68db      	ldr	r3, [r3, #12]
 8006f02:	68db      	ldr	r3, [r3, #12]
 8006f04:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006f0c:	693a      	ldr	r2, [r7, #16]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d203      	bcs.n	8006f1c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006f14:	4a2e      	ldr	r2, [pc, #184]	; (8006fd0 <xTaskIncrementTick+0x15c>)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006f1a:	e02f      	b.n	8006f7c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	3304      	adds	r3, #4
 8006f20:	4618      	mov	r0, r3
 8006f22:	f7fe ff5f 	bl	8005de4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d004      	beq.n	8006f38 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	3318      	adds	r3, #24
 8006f32:	4618      	mov	r0, r3
 8006f34:	f7fe ff56 	bl	8005de4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f3c:	4b25      	ldr	r3, [pc, #148]	; (8006fd4 <xTaskIncrementTick+0x160>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	429a      	cmp	r2, r3
 8006f42:	d903      	bls.n	8006f4c <xTaskIncrementTick+0xd8>
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f48:	4a22      	ldr	r2, [pc, #136]	; (8006fd4 <xTaskIncrementTick+0x160>)
 8006f4a:	6013      	str	r3, [r2, #0]
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f50:	4613      	mov	r3, r2
 8006f52:	009b      	lsls	r3, r3, #2
 8006f54:	4413      	add	r3, r2
 8006f56:	009b      	lsls	r3, r3, #2
 8006f58:	4a1f      	ldr	r2, [pc, #124]	; (8006fd8 <xTaskIncrementTick+0x164>)
 8006f5a:	441a      	add	r2, r3
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	3304      	adds	r3, #4
 8006f60:	4619      	mov	r1, r3
 8006f62:	4610      	mov	r0, r2
 8006f64:	f7fe fee1 	bl	8005d2a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f6c:	4b1b      	ldr	r3, [pc, #108]	; (8006fdc <xTaskIncrementTick+0x168>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d3b8      	bcc.n	8006ee8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006f76:	2301      	movs	r3, #1
 8006f78:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f7a:	e7b5      	b.n	8006ee8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006f7c:	4b17      	ldr	r3, [pc, #92]	; (8006fdc <xTaskIncrementTick+0x168>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f82:	4915      	ldr	r1, [pc, #84]	; (8006fd8 <xTaskIncrementTick+0x164>)
 8006f84:	4613      	mov	r3, r2
 8006f86:	009b      	lsls	r3, r3, #2
 8006f88:	4413      	add	r3, r2
 8006f8a:	009b      	lsls	r3, r3, #2
 8006f8c:	440b      	add	r3, r1
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	d901      	bls.n	8006f98 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006f94:	2301      	movs	r3, #1
 8006f96:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006f98:	4b11      	ldr	r3, [pc, #68]	; (8006fe0 <xTaskIncrementTick+0x16c>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d007      	beq.n	8006fb0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	617b      	str	r3, [r7, #20]
 8006fa4:	e004      	b.n	8006fb0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006fa6:	4b0f      	ldr	r3, [pc, #60]	; (8006fe4 <xTaskIncrementTick+0x170>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	3301      	adds	r3, #1
 8006fac:	4a0d      	ldr	r2, [pc, #52]	; (8006fe4 <xTaskIncrementTick+0x170>)
 8006fae:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006fb0:	697b      	ldr	r3, [r7, #20]
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	3718      	adds	r7, #24
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}
 8006fba:	bf00      	nop
 8006fbc:	20001420 	.word	0x20001420
 8006fc0:	200013fc 	.word	0x200013fc
 8006fc4:	200013b0 	.word	0x200013b0
 8006fc8:	200013b4 	.word	0x200013b4
 8006fcc:	20001410 	.word	0x20001410
 8006fd0:	20001418 	.word	0x20001418
 8006fd4:	20001400 	.word	0x20001400
 8006fd8:	20000f28 	.word	0x20000f28
 8006fdc:	20000f24 	.word	0x20000f24
 8006fe0:	2000140c 	.word	0x2000140c
 8006fe4:	20001408 	.word	0x20001408

08006fe8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b085      	sub	sp, #20
 8006fec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006fee:	4b28      	ldr	r3, [pc, #160]	; (8007090 <vTaskSwitchContext+0xa8>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d003      	beq.n	8006ffe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006ff6:	4b27      	ldr	r3, [pc, #156]	; (8007094 <vTaskSwitchContext+0xac>)
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006ffc:	e041      	b.n	8007082 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8006ffe:	4b25      	ldr	r3, [pc, #148]	; (8007094 <vTaskSwitchContext+0xac>)
 8007000:	2200      	movs	r2, #0
 8007002:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007004:	4b24      	ldr	r3, [pc, #144]	; (8007098 <vTaskSwitchContext+0xb0>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	60fb      	str	r3, [r7, #12]
 800700a:	e010      	b.n	800702e <vTaskSwitchContext+0x46>
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d10a      	bne.n	8007028 <vTaskSwitchContext+0x40>
	__asm volatile
 8007012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007016:	f383 8811 	msr	BASEPRI, r3
 800701a:	f3bf 8f6f 	isb	sy
 800701e:	f3bf 8f4f 	dsb	sy
 8007022:	607b      	str	r3, [r7, #4]
}
 8007024:	bf00      	nop
 8007026:	e7fe      	b.n	8007026 <vTaskSwitchContext+0x3e>
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	3b01      	subs	r3, #1
 800702c:	60fb      	str	r3, [r7, #12]
 800702e:	491b      	ldr	r1, [pc, #108]	; (800709c <vTaskSwitchContext+0xb4>)
 8007030:	68fa      	ldr	r2, [r7, #12]
 8007032:	4613      	mov	r3, r2
 8007034:	009b      	lsls	r3, r3, #2
 8007036:	4413      	add	r3, r2
 8007038:	009b      	lsls	r3, r3, #2
 800703a:	440b      	add	r3, r1
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d0e4      	beq.n	800700c <vTaskSwitchContext+0x24>
 8007042:	68fa      	ldr	r2, [r7, #12]
 8007044:	4613      	mov	r3, r2
 8007046:	009b      	lsls	r3, r3, #2
 8007048:	4413      	add	r3, r2
 800704a:	009b      	lsls	r3, r3, #2
 800704c:	4a13      	ldr	r2, [pc, #76]	; (800709c <vTaskSwitchContext+0xb4>)
 800704e:	4413      	add	r3, r2
 8007050:	60bb      	str	r3, [r7, #8]
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	685a      	ldr	r2, [r3, #4]
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	605a      	str	r2, [r3, #4]
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	685a      	ldr	r2, [r3, #4]
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	3308      	adds	r3, #8
 8007064:	429a      	cmp	r2, r3
 8007066:	d104      	bne.n	8007072 <vTaskSwitchContext+0x8a>
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	685b      	ldr	r3, [r3, #4]
 800706c:	685a      	ldr	r2, [r3, #4]
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	605a      	str	r2, [r3, #4]
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	685b      	ldr	r3, [r3, #4]
 8007076:	68db      	ldr	r3, [r3, #12]
 8007078:	4a09      	ldr	r2, [pc, #36]	; (80070a0 <vTaskSwitchContext+0xb8>)
 800707a:	6013      	str	r3, [r2, #0]
 800707c:	4a06      	ldr	r2, [pc, #24]	; (8007098 <vTaskSwitchContext+0xb0>)
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6013      	str	r3, [r2, #0]
}
 8007082:	bf00      	nop
 8007084:	3714      	adds	r7, #20
 8007086:	46bd      	mov	sp, r7
 8007088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708c:	4770      	bx	lr
 800708e:	bf00      	nop
 8007090:	20001420 	.word	0x20001420
 8007094:	2000140c 	.word	0x2000140c
 8007098:	20001400 	.word	0x20001400
 800709c:	20000f28 	.word	0x20000f28
 80070a0:	20000f24 	.word	0x20000f24

080070a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b084      	sub	sp, #16
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
 80070ac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d10a      	bne.n	80070ca <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80070b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070b8:	f383 8811 	msr	BASEPRI, r3
 80070bc:	f3bf 8f6f 	isb	sy
 80070c0:	f3bf 8f4f 	dsb	sy
 80070c4:	60fb      	str	r3, [r7, #12]
}
 80070c6:	bf00      	nop
 80070c8:	e7fe      	b.n	80070c8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80070ca:	4b07      	ldr	r3, [pc, #28]	; (80070e8 <vTaskPlaceOnEventList+0x44>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	3318      	adds	r3, #24
 80070d0:	4619      	mov	r1, r3
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f7fe fe4d 	bl	8005d72 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80070d8:	2101      	movs	r1, #1
 80070da:	6838      	ldr	r0, [r7, #0]
 80070dc:	f000 fa7c 	bl	80075d8 <prvAddCurrentTaskToDelayedList>
}
 80070e0:	bf00      	nop
 80070e2:	3710      	adds	r7, #16
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}
 80070e8:	20000f24 	.word	0x20000f24

080070ec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b086      	sub	sp, #24
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	60f8      	str	r0, [r7, #12]
 80070f4:	60b9      	str	r1, [r7, #8]
 80070f6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d10a      	bne.n	8007114 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80070fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007102:	f383 8811 	msr	BASEPRI, r3
 8007106:	f3bf 8f6f 	isb	sy
 800710a:	f3bf 8f4f 	dsb	sy
 800710e:	617b      	str	r3, [r7, #20]
}
 8007110:	bf00      	nop
 8007112:	e7fe      	b.n	8007112 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007114:	4b0a      	ldr	r3, [pc, #40]	; (8007140 <vTaskPlaceOnEventListRestricted+0x54>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	3318      	adds	r3, #24
 800711a:	4619      	mov	r1, r3
 800711c:	68f8      	ldr	r0, [r7, #12]
 800711e:	f7fe fe04 	bl	8005d2a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d002      	beq.n	800712e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007128:	f04f 33ff 	mov.w	r3, #4294967295
 800712c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800712e:	6879      	ldr	r1, [r7, #4]
 8007130:	68b8      	ldr	r0, [r7, #8]
 8007132:	f000 fa51 	bl	80075d8 <prvAddCurrentTaskToDelayedList>
	}
 8007136:	bf00      	nop
 8007138:	3718      	adds	r7, #24
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	20000f24 	.word	0x20000f24

08007144 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b086      	sub	sp, #24
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	68db      	ldr	r3, [r3, #12]
 8007150:	68db      	ldr	r3, [r3, #12]
 8007152:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007154:	693b      	ldr	r3, [r7, #16]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d10a      	bne.n	8007170 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800715a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800715e:	f383 8811 	msr	BASEPRI, r3
 8007162:	f3bf 8f6f 	isb	sy
 8007166:	f3bf 8f4f 	dsb	sy
 800716a:	60fb      	str	r3, [r7, #12]
}
 800716c:	bf00      	nop
 800716e:	e7fe      	b.n	800716e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007170:	693b      	ldr	r3, [r7, #16]
 8007172:	3318      	adds	r3, #24
 8007174:	4618      	mov	r0, r3
 8007176:	f7fe fe35 	bl	8005de4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800717a:	4b1e      	ldr	r3, [pc, #120]	; (80071f4 <xTaskRemoveFromEventList+0xb0>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d11d      	bne.n	80071be <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	3304      	adds	r3, #4
 8007186:	4618      	mov	r0, r3
 8007188:	f7fe fe2c 	bl	8005de4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800718c:	693b      	ldr	r3, [r7, #16]
 800718e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007190:	4b19      	ldr	r3, [pc, #100]	; (80071f8 <xTaskRemoveFromEventList+0xb4>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	429a      	cmp	r2, r3
 8007196:	d903      	bls.n	80071a0 <xTaskRemoveFromEventList+0x5c>
 8007198:	693b      	ldr	r3, [r7, #16]
 800719a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800719c:	4a16      	ldr	r2, [pc, #88]	; (80071f8 <xTaskRemoveFromEventList+0xb4>)
 800719e:	6013      	str	r3, [r2, #0]
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071a4:	4613      	mov	r3, r2
 80071a6:	009b      	lsls	r3, r3, #2
 80071a8:	4413      	add	r3, r2
 80071aa:	009b      	lsls	r3, r3, #2
 80071ac:	4a13      	ldr	r2, [pc, #76]	; (80071fc <xTaskRemoveFromEventList+0xb8>)
 80071ae:	441a      	add	r2, r3
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	3304      	adds	r3, #4
 80071b4:	4619      	mov	r1, r3
 80071b6:	4610      	mov	r0, r2
 80071b8:	f7fe fdb7 	bl	8005d2a <vListInsertEnd>
 80071bc:	e005      	b.n	80071ca <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80071be:	693b      	ldr	r3, [r7, #16]
 80071c0:	3318      	adds	r3, #24
 80071c2:	4619      	mov	r1, r3
 80071c4:	480e      	ldr	r0, [pc, #56]	; (8007200 <xTaskRemoveFromEventList+0xbc>)
 80071c6:	f7fe fdb0 	bl	8005d2a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ce:	4b0d      	ldr	r3, [pc, #52]	; (8007204 <xTaskRemoveFromEventList+0xc0>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071d4:	429a      	cmp	r2, r3
 80071d6:	d905      	bls.n	80071e4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80071d8:	2301      	movs	r3, #1
 80071da:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80071dc:	4b0a      	ldr	r3, [pc, #40]	; (8007208 <xTaskRemoveFromEventList+0xc4>)
 80071de:	2201      	movs	r2, #1
 80071e0:	601a      	str	r2, [r3, #0]
 80071e2:	e001      	b.n	80071e8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80071e4:	2300      	movs	r3, #0
 80071e6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80071e8:	697b      	ldr	r3, [r7, #20]
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3718      	adds	r7, #24
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}
 80071f2:	bf00      	nop
 80071f4:	20001420 	.word	0x20001420
 80071f8:	20001400 	.word	0x20001400
 80071fc:	20000f28 	.word	0x20000f28
 8007200:	200013b8 	.word	0x200013b8
 8007204:	20000f24 	.word	0x20000f24
 8007208:	2000140c 	.word	0x2000140c

0800720c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800720c:	b480      	push	{r7}
 800720e:	b083      	sub	sp, #12
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007214:	4b06      	ldr	r3, [pc, #24]	; (8007230 <vTaskInternalSetTimeOutState+0x24>)
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800721c:	4b05      	ldr	r3, [pc, #20]	; (8007234 <vTaskInternalSetTimeOutState+0x28>)
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	605a      	str	r2, [r3, #4]
}
 8007224:	bf00      	nop
 8007226:	370c      	adds	r7, #12
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr
 8007230:	20001410 	.word	0x20001410
 8007234:	200013fc 	.word	0x200013fc

08007238 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b088      	sub	sp, #32
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d10a      	bne.n	800725e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800724c:	f383 8811 	msr	BASEPRI, r3
 8007250:	f3bf 8f6f 	isb	sy
 8007254:	f3bf 8f4f 	dsb	sy
 8007258:	613b      	str	r3, [r7, #16]
}
 800725a:	bf00      	nop
 800725c:	e7fe      	b.n	800725c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d10a      	bne.n	800727a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007268:	f383 8811 	msr	BASEPRI, r3
 800726c:	f3bf 8f6f 	isb	sy
 8007270:	f3bf 8f4f 	dsb	sy
 8007274:	60fb      	str	r3, [r7, #12]
}
 8007276:	bf00      	nop
 8007278:	e7fe      	b.n	8007278 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800727a:	f000 fe7b 	bl	8007f74 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800727e:	4b1d      	ldr	r3, [pc, #116]	; (80072f4 <xTaskCheckForTimeOut+0xbc>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	69ba      	ldr	r2, [r7, #24]
 800728a:	1ad3      	subs	r3, r2, r3
 800728c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007296:	d102      	bne.n	800729e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007298:	2300      	movs	r3, #0
 800729a:	61fb      	str	r3, [r7, #28]
 800729c:	e023      	b.n	80072e6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	4b15      	ldr	r3, [pc, #84]	; (80072f8 <xTaskCheckForTimeOut+0xc0>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d007      	beq.n	80072ba <xTaskCheckForTimeOut+0x82>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	69ba      	ldr	r2, [r7, #24]
 80072b0:	429a      	cmp	r2, r3
 80072b2:	d302      	bcc.n	80072ba <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80072b4:	2301      	movs	r3, #1
 80072b6:	61fb      	str	r3, [r7, #28]
 80072b8:	e015      	b.n	80072e6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	697a      	ldr	r2, [r7, #20]
 80072c0:	429a      	cmp	r2, r3
 80072c2:	d20b      	bcs.n	80072dc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	1ad2      	subs	r2, r2, r3
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f7ff ff9b 	bl	800720c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80072d6:	2300      	movs	r3, #0
 80072d8:	61fb      	str	r3, [r7, #28]
 80072da:	e004      	b.n	80072e6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	2200      	movs	r2, #0
 80072e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80072e2:	2301      	movs	r3, #1
 80072e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80072e6:	f000 fe75 	bl	8007fd4 <vPortExitCritical>

	return xReturn;
 80072ea:	69fb      	ldr	r3, [r7, #28]
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	3720      	adds	r7, #32
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}
 80072f4:	200013fc 	.word	0x200013fc
 80072f8:	20001410 	.word	0x20001410

080072fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80072fc:	b480      	push	{r7}
 80072fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007300:	4b03      	ldr	r3, [pc, #12]	; (8007310 <vTaskMissedYield+0x14>)
 8007302:	2201      	movs	r2, #1
 8007304:	601a      	str	r2, [r3, #0]
}
 8007306:	bf00      	nop
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr
 8007310:	2000140c 	.word	0x2000140c

08007314 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b082      	sub	sp, #8
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800731c:	f000 f852 	bl	80073c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007320:	4b06      	ldr	r3, [pc, #24]	; (800733c <prvIdleTask+0x28>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	2b01      	cmp	r3, #1
 8007326:	d9f9      	bls.n	800731c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007328:	4b05      	ldr	r3, [pc, #20]	; (8007340 <prvIdleTask+0x2c>)
 800732a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800732e:	601a      	str	r2, [r3, #0]
 8007330:	f3bf 8f4f 	dsb	sy
 8007334:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007338:	e7f0      	b.n	800731c <prvIdleTask+0x8>
 800733a:	bf00      	nop
 800733c:	20000f28 	.word	0x20000f28
 8007340:	e000ed04 	.word	0xe000ed04

08007344 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b082      	sub	sp, #8
 8007348:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800734a:	2300      	movs	r3, #0
 800734c:	607b      	str	r3, [r7, #4]
 800734e:	e00c      	b.n	800736a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007350:	687a      	ldr	r2, [r7, #4]
 8007352:	4613      	mov	r3, r2
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	4413      	add	r3, r2
 8007358:	009b      	lsls	r3, r3, #2
 800735a:	4a12      	ldr	r2, [pc, #72]	; (80073a4 <prvInitialiseTaskLists+0x60>)
 800735c:	4413      	add	r3, r2
 800735e:	4618      	mov	r0, r3
 8007360:	f7fe fcb6 	bl	8005cd0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	3301      	adds	r3, #1
 8007368:	607b      	str	r3, [r7, #4]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2b37      	cmp	r3, #55	; 0x37
 800736e:	d9ef      	bls.n	8007350 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007370:	480d      	ldr	r0, [pc, #52]	; (80073a8 <prvInitialiseTaskLists+0x64>)
 8007372:	f7fe fcad 	bl	8005cd0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007376:	480d      	ldr	r0, [pc, #52]	; (80073ac <prvInitialiseTaskLists+0x68>)
 8007378:	f7fe fcaa 	bl	8005cd0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800737c:	480c      	ldr	r0, [pc, #48]	; (80073b0 <prvInitialiseTaskLists+0x6c>)
 800737e:	f7fe fca7 	bl	8005cd0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007382:	480c      	ldr	r0, [pc, #48]	; (80073b4 <prvInitialiseTaskLists+0x70>)
 8007384:	f7fe fca4 	bl	8005cd0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007388:	480b      	ldr	r0, [pc, #44]	; (80073b8 <prvInitialiseTaskLists+0x74>)
 800738a:	f7fe fca1 	bl	8005cd0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800738e:	4b0b      	ldr	r3, [pc, #44]	; (80073bc <prvInitialiseTaskLists+0x78>)
 8007390:	4a05      	ldr	r2, [pc, #20]	; (80073a8 <prvInitialiseTaskLists+0x64>)
 8007392:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007394:	4b0a      	ldr	r3, [pc, #40]	; (80073c0 <prvInitialiseTaskLists+0x7c>)
 8007396:	4a05      	ldr	r2, [pc, #20]	; (80073ac <prvInitialiseTaskLists+0x68>)
 8007398:	601a      	str	r2, [r3, #0]
}
 800739a:	bf00      	nop
 800739c:	3708      	adds	r7, #8
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}
 80073a2:	bf00      	nop
 80073a4:	20000f28 	.word	0x20000f28
 80073a8:	20001388 	.word	0x20001388
 80073ac:	2000139c 	.word	0x2000139c
 80073b0:	200013b8 	.word	0x200013b8
 80073b4:	200013cc 	.word	0x200013cc
 80073b8:	200013e4 	.word	0x200013e4
 80073bc:	200013b0 	.word	0x200013b0
 80073c0:	200013b4 	.word	0x200013b4

080073c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b082      	sub	sp, #8
 80073c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80073ca:	e019      	b.n	8007400 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80073cc:	f000 fdd2 	bl	8007f74 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073d0:	4b10      	ldr	r3, [pc, #64]	; (8007414 <prvCheckTasksWaitingTermination+0x50>)
 80073d2:	68db      	ldr	r3, [r3, #12]
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	3304      	adds	r3, #4
 80073dc:	4618      	mov	r0, r3
 80073de:	f7fe fd01 	bl	8005de4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80073e2:	4b0d      	ldr	r3, [pc, #52]	; (8007418 <prvCheckTasksWaitingTermination+0x54>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	3b01      	subs	r3, #1
 80073e8:	4a0b      	ldr	r2, [pc, #44]	; (8007418 <prvCheckTasksWaitingTermination+0x54>)
 80073ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80073ec:	4b0b      	ldr	r3, [pc, #44]	; (800741c <prvCheckTasksWaitingTermination+0x58>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	3b01      	subs	r3, #1
 80073f2:	4a0a      	ldr	r2, [pc, #40]	; (800741c <prvCheckTasksWaitingTermination+0x58>)
 80073f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80073f6:	f000 fded 	bl	8007fd4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 f810 	bl	8007420 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007400:	4b06      	ldr	r3, [pc, #24]	; (800741c <prvCheckTasksWaitingTermination+0x58>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d1e1      	bne.n	80073cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007408:	bf00      	nop
 800740a:	bf00      	nop
 800740c:	3708      	adds	r7, #8
 800740e:	46bd      	mov	sp, r7
 8007410:	bd80      	pop	{r7, pc}
 8007412:	bf00      	nop
 8007414:	200013cc 	.word	0x200013cc
 8007418:	200013f8 	.word	0x200013f8
 800741c:	200013e0 	.word	0x200013e0

08007420 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007420:	b580      	push	{r7, lr}
 8007422:	b084      	sub	sp, #16
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800742e:	2b00      	cmp	r3, #0
 8007430:	d108      	bne.n	8007444 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007436:	4618      	mov	r0, r3
 8007438:	f000 ff8a 	bl	8008350 <vPortFree>
				vPortFree( pxTCB );
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	f000 ff87 	bl	8008350 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007442:	e018      	b.n	8007476 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800744a:	2b01      	cmp	r3, #1
 800744c:	d103      	bne.n	8007456 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f000 ff7e 	bl	8008350 <vPortFree>
	}
 8007454:	e00f      	b.n	8007476 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800745c:	2b02      	cmp	r3, #2
 800745e:	d00a      	beq.n	8007476 <prvDeleteTCB+0x56>
	__asm volatile
 8007460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007464:	f383 8811 	msr	BASEPRI, r3
 8007468:	f3bf 8f6f 	isb	sy
 800746c:	f3bf 8f4f 	dsb	sy
 8007470:	60fb      	str	r3, [r7, #12]
}
 8007472:	bf00      	nop
 8007474:	e7fe      	b.n	8007474 <prvDeleteTCB+0x54>
	}
 8007476:	bf00      	nop
 8007478:	3710      	adds	r7, #16
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}
	...

08007480 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007480:	b480      	push	{r7}
 8007482:	b083      	sub	sp, #12
 8007484:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007486:	4b0c      	ldr	r3, [pc, #48]	; (80074b8 <prvResetNextTaskUnblockTime+0x38>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d104      	bne.n	800749a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007490:	4b0a      	ldr	r3, [pc, #40]	; (80074bc <prvResetNextTaskUnblockTime+0x3c>)
 8007492:	f04f 32ff 	mov.w	r2, #4294967295
 8007496:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007498:	e008      	b.n	80074ac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800749a:	4b07      	ldr	r3, [pc, #28]	; (80074b8 <prvResetNextTaskUnblockTime+0x38>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	68db      	ldr	r3, [r3, #12]
 80074a0:	68db      	ldr	r3, [r3, #12]
 80074a2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	685b      	ldr	r3, [r3, #4]
 80074a8:	4a04      	ldr	r2, [pc, #16]	; (80074bc <prvResetNextTaskUnblockTime+0x3c>)
 80074aa:	6013      	str	r3, [r2, #0]
}
 80074ac:	bf00      	nop
 80074ae:	370c      	adds	r7, #12
 80074b0:	46bd      	mov	sp, r7
 80074b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b6:	4770      	bx	lr
 80074b8:	200013b0 	.word	0x200013b0
 80074bc:	20001418 	.word	0x20001418

080074c0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80074c0:	b480      	push	{r7}
 80074c2:	b083      	sub	sp, #12
 80074c4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80074c6:	4b0b      	ldr	r3, [pc, #44]	; (80074f4 <xTaskGetSchedulerState+0x34>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d102      	bne.n	80074d4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80074ce:	2301      	movs	r3, #1
 80074d0:	607b      	str	r3, [r7, #4]
 80074d2:	e008      	b.n	80074e6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80074d4:	4b08      	ldr	r3, [pc, #32]	; (80074f8 <xTaskGetSchedulerState+0x38>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d102      	bne.n	80074e2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80074dc:	2302      	movs	r3, #2
 80074de:	607b      	str	r3, [r7, #4]
 80074e0:	e001      	b.n	80074e6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80074e2:	2300      	movs	r3, #0
 80074e4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80074e6:	687b      	ldr	r3, [r7, #4]
	}
 80074e8:	4618      	mov	r0, r3
 80074ea:	370c      	adds	r7, #12
 80074ec:	46bd      	mov	sp, r7
 80074ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f2:	4770      	bx	lr
 80074f4:	20001404 	.word	0x20001404
 80074f8:	20001420 	.word	0x20001420

080074fc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b086      	sub	sp, #24
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007508:	2300      	movs	r3, #0
 800750a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d056      	beq.n	80075c0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007512:	4b2e      	ldr	r3, [pc, #184]	; (80075cc <xTaskPriorityDisinherit+0xd0>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	693a      	ldr	r2, [r7, #16]
 8007518:	429a      	cmp	r2, r3
 800751a:	d00a      	beq.n	8007532 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800751c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007520:	f383 8811 	msr	BASEPRI, r3
 8007524:	f3bf 8f6f 	isb	sy
 8007528:	f3bf 8f4f 	dsb	sy
 800752c:	60fb      	str	r3, [r7, #12]
}
 800752e:	bf00      	nop
 8007530:	e7fe      	b.n	8007530 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007536:	2b00      	cmp	r3, #0
 8007538:	d10a      	bne.n	8007550 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800753a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800753e:	f383 8811 	msr	BASEPRI, r3
 8007542:	f3bf 8f6f 	isb	sy
 8007546:	f3bf 8f4f 	dsb	sy
 800754a:	60bb      	str	r3, [r7, #8]
}
 800754c:	bf00      	nop
 800754e:	e7fe      	b.n	800754e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007554:	1e5a      	subs	r2, r3, #1
 8007556:	693b      	ldr	r3, [r7, #16]
 8007558:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800755a:	693b      	ldr	r3, [r7, #16]
 800755c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007562:	429a      	cmp	r2, r3
 8007564:	d02c      	beq.n	80075c0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800756a:	2b00      	cmp	r3, #0
 800756c:	d128      	bne.n	80075c0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	3304      	adds	r3, #4
 8007572:	4618      	mov	r0, r3
 8007574:	f7fe fc36 	bl	8005de4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007578:	693b      	ldr	r3, [r7, #16]
 800757a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007580:	693b      	ldr	r3, [r7, #16]
 8007582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007584:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007588:	693b      	ldr	r3, [r7, #16]
 800758a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007590:	4b0f      	ldr	r3, [pc, #60]	; (80075d0 <xTaskPriorityDisinherit+0xd4>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	429a      	cmp	r2, r3
 8007596:	d903      	bls.n	80075a0 <xTaskPriorityDisinherit+0xa4>
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800759c:	4a0c      	ldr	r2, [pc, #48]	; (80075d0 <xTaskPriorityDisinherit+0xd4>)
 800759e:	6013      	str	r3, [r2, #0]
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075a4:	4613      	mov	r3, r2
 80075a6:	009b      	lsls	r3, r3, #2
 80075a8:	4413      	add	r3, r2
 80075aa:	009b      	lsls	r3, r3, #2
 80075ac:	4a09      	ldr	r2, [pc, #36]	; (80075d4 <xTaskPriorityDisinherit+0xd8>)
 80075ae:	441a      	add	r2, r3
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	3304      	adds	r3, #4
 80075b4:	4619      	mov	r1, r3
 80075b6:	4610      	mov	r0, r2
 80075b8:	f7fe fbb7 	bl	8005d2a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80075bc:	2301      	movs	r3, #1
 80075be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80075c0:	697b      	ldr	r3, [r7, #20]
	}
 80075c2:	4618      	mov	r0, r3
 80075c4:	3718      	adds	r7, #24
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}
 80075ca:	bf00      	nop
 80075cc:	20000f24 	.word	0x20000f24
 80075d0:	20001400 	.word	0x20001400
 80075d4:	20000f28 	.word	0x20000f28

080075d8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b084      	sub	sp, #16
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80075e2:	4b21      	ldr	r3, [pc, #132]	; (8007668 <prvAddCurrentTaskToDelayedList+0x90>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80075e8:	4b20      	ldr	r3, [pc, #128]	; (800766c <prvAddCurrentTaskToDelayedList+0x94>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	3304      	adds	r3, #4
 80075ee:	4618      	mov	r0, r3
 80075f0:	f7fe fbf8 	bl	8005de4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075fa:	d10a      	bne.n	8007612 <prvAddCurrentTaskToDelayedList+0x3a>
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d007      	beq.n	8007612 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007602:	4b1a      	ldr	r3, [pc, #104]	; (800766c <prvAddCurrentTaskToDelayedList+0x94>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	3304      	adds	r3, #4
 8007608:	4619      	mov	r1, r3
 800760a:	4819      	ldr	r0, [pc, #100]	; (8007670 <prvAddCurrentTaskToDelayedList+0x98>)
 800760c:	f7fe fb8d 	bl	8005d2a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007610:	e026      	b.n	8007660 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007612:	68fa      	ldr	r2, [r7, #12]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	4413      	add	r3, r2
 8007618:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800761a:	4b14      	ldr	r3, [pc, #80]	; (800766c <prvAddCurrentTaskToDelayedList+0x94>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	68ba      	ldr	r2, [r7, #8]
 8007620:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007622:	68ba      	ldr	r2, [r7, #8]
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	429a      	cmp	r2, r3
 8007628:	d209      	bcs.n	800763e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800762a:	4b12      	ldr	r3, [pc, #72]	; (8007674 <prvAddCurrentTaskToDelayedList+0x9c>)
 800762c:	681a      	ldr	r2, [r3, #0]
 800762e:	4b0f      	ldr	r3, [pc, #60]	; (800766c <prvAddCurrentTaskToDelayedList+0x94>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	3304      	adds	r3, #4
 8007634:	4619      	mov	r1, r3
 8007636:	4610      	mov	r0, r2
 8007638:	f7fe fb9b 	bl	8005d72 <vListInsert>
}
 800763c:	e010      	b.n	8007660 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800763e:	4b0e      	ldr	r3, [pc, #56]	; (8007678 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	4b0a      	ldr	r3, [pc, #40]	; (800766c <prvAddCurrentTaskToDelayedList+0x94>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	3304      	adds	r3, #4
 8007648:	4619      	mov	r1, r3
 800764a:	4610      	mov	r0, r2
 800764c:	f7fe fb91 	bl	8005d72 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007650:	4b0a      	ldr	r3, [pc, #40]	; (800767c <prvAddCurrentTaskToDelayedList+0xa4>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	68ba      	ldr	r2, [r7, #8]
 8007656:	429a      	cmp	r2, r3
 8007658:	d202      	bcs.n	8007660 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800765a:	4a08      	ldr	r2, [pc, #32]	; (800767c <prvAddCurrentTaskToDelayedList+0xa4>)
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	6013      	str	r3, [r2, #0]
}
 8007660:	bf00      	nop
 8007662:	3710      	adds	r7, #16
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}
 8007668:	200013fc 	.word	0x200013fc
 800766c:	20000f24 	.word	0x20000f24
 8007670:	200013e4 	.word	0x200013e4
 8007674:	200013b4 	.word	0x200013b4
 8007678:	200013b0 	.word	0x200013b0
 800767c:	20001418 	.word	0x20001418

08007680 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b08a      	sub	sp, #40	; 0x28
 8007684:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007686:	2300      	movs	r3, #0
 8007688:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800768a:	f000 fb07 	bl	8007c9c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800768e:	4b1c      	ldr	r3, [pc, #112]	; (8007700 <xTimerCreateTimerTask+0x80>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d021      	beq.n	80076da <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007696:	2300      	movs	r3, #0
 8007698:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800769a:	2300      	movs	r3, #0
 800769c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800769e:	1d3a      	adds	r2, r7, #4
 80076a0:	f107 0108 	add.w	r1, r7, #8
 80076a4:	f107 030c 	add.w	r3, r7, #12
 80076a8:	4618      	mov	r0, r3
 80076aa:	f7fe faf7 	bl	8005c9c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80076ae:	6879      	ldr	r1, [r7, #4]
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	68fa      	ldr	r2, [r7, #12]
 80076b4:	9202      	str	r2, [sp, #8]
 80076b6:	9301      	str	r3, [sp, #4]
 80076b8:	2302      	movs	r3, #2
 80076ba:	9300      	str	r3, [sp, #0]
 80076bc:	2300      	movs	r3, #0
 80076be:	460a      	mov	r2, r1
 80076c0:	4910      	ldr	r1, [pc, #64]	; (8007704 <xTimerCreateTimerTask+0x84>)
 80076c2:	4811      	ldr	r0, [pc, #68]	; (8007708 <xTimerCreateTimerTask+0x88>)
 80076c4:	f7ff f8de 	bl	8006884 <xTaskCreateStatic>
 80076c8:	4603      	mov	r3, r0
 80076ca:	4a10      	ldr	r2, [pc, #64]	; (800770c <xTimerCreateTimerTask+0x8c>)
 80076cc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80076ce:	4b0f      	ldr	r3, [pc, #60]	; (800770c <xTimerCreateTimerTask+0x8c>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d001      	beq.n	80076da <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80076d6:	2301      	movs	r3, #1
 80076d8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80076da:	697b      	ldr	r3, [r7, #20]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d10a      	bne.n	80076f6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80076e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076e4:	f383 8811 	msr	BASEPRI, r3
 80076e8:	f3bf 8f6f 	isb	sy
 80076ec:	f3bf 8f4f 	dsb	sy
 80076f0:	613b      	str	r3, [r7, #16]
}
 80076f2:	bf00      	nop
 80076f4:	e7fe      	b.n	80076f4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80076f6:	697b      	ldr	r3, [r7, #20]
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3718      	adds	r7, #24
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}
 8007700:	20001454 	.word	0x20001454
 8007704:	0800bf64 	.word	0x0800bf64
 8007708:	08007845 	.word	0x08007845
 800770c:	20001458 	.word	0x20001458

08007710 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b08a      	sub	sp, #40	; 0x28
 8007714:	af00      	add	r7, sp, #0
 8007716:	60f8      	str	r0, [r7, #12]
 8007718:	60b9      	str	r1, [r7, #8]
 800771a:	607a      	str	r2, [r7, #4]
 800771c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800771e:	2300      	movs	r3, #0
 8007720:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d10a      	bne.n	800773e <xTimerGenericCommand+0x2e>
	__asm volatile
 8007728:	f04f 0350 	mov.w	r3, #80	; 0x50
 800772c:	f383 8811 	msr	BASEPRI, r3
 8007730:	f3bf 8f6f 	isb	sy
 8007734:	f3bf 8f4f 	dsb	sy
 8007738:	623b      	str	r3, [r7, #32]
}
 800773a:	bf00      	nop
 800773c:	e7fe      	b.n	800773c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800773e:	4b1a      	ldr	r3, [pc, #104]	; (80077a8 <xTimerGenericCommand+0x98>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d02a      	beq.n	800779c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	2b05      	cmp	r3, #5
 8007756:	dc18      	bgt.n	800778a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007758:	f7ff feb2 	bl	80074c0 <xTaskGetSchedulerState>
 800775c:	4603      	mov	r3, r0
 800775e:	2b02      	cmp	r3, #2
 8007760:	d109      	bne.n	8007776 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007762:	4b11      	ldr	r3, [pc, #68]	; (80077a8 <xTimerGenericCommand+0x98>)
 8007764:	6818      	ldr	r0, [r3, #0]
 8007766:	f107 0110 	add.w	r1, r7, #16
 800776a:	2300      	movs	r3, #0
 800776c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800776e:	f7fe fca1 	bl	80060b4 <xQueueGenericSend>
 8007772:	6278      	str	r0, [r7, #36]	; 0x24
 8007774:	e012      	b.n	800779c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007776:	4b0c      	ldr	r3, [pc, #48]	; (80077a8 <xTimerGenericCommand+0x98>)
 8007778:	6818      	ldr	r0, [r3, #0]
 800777a:	f107 0110 	add.w	r1, r7, #16
 800777e:	2300      	movs	r3, #0
 8007780:	2200      	movs	r2, #0
 8007782:	f7fe fc97 	bl	80060b4 <xQueueGenericSend>
 8007786:	6278      	str	r0, [r7, #36]	; 0x24
 8007788:	e008      	b.n	800779c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800778a:	4b07      	ldr	r3, [pc, #28]	; (80077a8 <xTimerGenericCommand+0x98>)
 800778c:	6818      	ldr	r0, [r3, #0]
 800778e:	f107 0110 	add.w	r1, r7, #16
 8007792:	2300      	movs	r3, #0
 8007794:	683a      	ldr	r2, [r7, #0]
 8007796:	f7fe fd8b 	bl	80062b0 <xQueueGenericSendFromISR>
 800779a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800779c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3728      	adds	r7, #40	; 0x28
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}
 80077a6:	bf00      	nop
 80077a8:	20001454 	.word	0x20001454

080077ac <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b088      	sub	sp, #32
 80077b0:	af02      	add	r7, sp, #8
 80077b2:	6078      	str	r0, [r7, #4]
 80077b4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077b6:	4b22      	ldr	r3, [pc, #136]	; (8007840 <prvProcessExpiredTimer+0x94>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	68db      	ldr	r3, [r3, #12]
 80077bc:	68db      	ldr	r3, [r3, #12]
 80077be:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	3304      	adds	r3, #4
 80077c4:	4618      	mov	r0, r3
 80077c6:	f7fe fb0d 	bl	8005de4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80077ca:	697b      	ldr	r3, [r7, #20]
 80077cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80077d0:	f003 0304 	and.w	r3, r3, #4
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d022      	beq.n	800781e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	699a      	ldr	r2, [r3, #24]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	18d1      	adds	r1, r2, r3
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	683a      	ldr	r2, [r7, #0]
 80077e4:	6978      	ldr	r0, [r7, #20]
 80077e6:	f000 f8d1 	bl	800798c <prvInsertTimerInActiveList>
 80077ea:	4603      	mov	r3, r0
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d01f      	beq.n	8007830 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80077f0:	2300      	movs	r3, #0
 80077f2:	9300      	str	r3, [sp, #0]
 80077f4:	2300      	movs	r3, #0
 80077f6:	687a      	ldr	r2, [r7, #4]
 80077f8:	2100      	movs	r1, #0
 80077fa:	6978      	ldr	r0, [r7, #20]
 80077fc:	f7ff ff88 	bl	8007710 <xTimerGenericCommand>
 8007800:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d113      	bne.n	8007830 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8007808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800780c:	f383 8811 	msr	BASEPRI, r3
 8007810:	f3bf 8f6f 	isb	sy
 8007814:	f3bf 8f4f 	dsb	sy
 8007818:	60fb      	str	r3, [r7, #12]
}
 800781a:	bf00      	nop
 800781c:	e7fe      	b.n	800781c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007824:	f023 0301 	bic.w	r3, r3, #1
 8007828:	b2da      	uxtb	r2, r3
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	6a1b      	ldr	r3, [r3, #32]
 8007834:	6978      	ldr	r0, [r7, #20]
 8007836:	4798      	blx	r3
}
 8007838:	bf00      	nop
 800783a:	3718      	adds	r7, #24
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}
 8007840:	2000144c 	.word	0x2000144c

08007844 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b084      	sub	sp, #16
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800784c:	f107 0308 	add.w	r3, r7, #8
 8007850:	4618      	mov	r0, r3
 8007852:	f000 f857 	bl	8007904 <prvGetNextExpireTime>
 8007856:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	4619      	mov	r1, r3
 800785c:	68f8      	ldr	r0, [r7, #12]
 800785e:	f000 f803 	bl	8007868 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007862:	f000 f8d5 	bl	8007a10 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007866:	e7f1      	b.n	800784c <prvTimerTask+0x8>

08007868 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b084      	sub	sp, #16
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007872:	f7ff fa43 	bl	8006cfc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007876:	f107 0308 	add.w	r3, r7, #8
 800787a:	4618      	mov	r0, r3
 800787c:	f000 f866 	bl	800794c <prvSampleTimeNow>
 8007880:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d130      	bne.n	80078ea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d10a      	bne.n	80078a4 <prvProcessTimerOrBlockTask+0x3c>
 800788e:	687a      	ldr	r2, [r7, #4]
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	429a      	cmp	r2, r3
 8007894:	d806      	bhi.n	80078a4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007896:	f7ff fa3f 	bl	8006d18 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800789a:	68f9      	ldr	r1, [r7, #12]
 800789c:	6878      	ldr	r0, [r7, #4]
 800789e:	f7ff ff85 	bl	80077ac <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80078a2:	e024      	b.n	80078ee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d008      	beq.n	80078bc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80078aa:	4b13      	ldr	r3, [pc, #76]	; (80078f8 <prvProcessTimerOrBlockTask+0x90>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d101      	bne.n	80078b8 <prvProcessTimerOrBlockTask+0x50>
 80078b4:	2301      	movs	r3, #1
 80078b6:	e000      	b.n	80078ba <prvProcessTimerOrBlockTask+0x52>
 80078b8:	2300      	movs	r3, #0
 80078ba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80078bc:	4b0f      	ldr	r3, [pc, #60]	; (80078fc <prvProcessTimerOrBlockTask+0x94>)
 80078be:	6818      	ldr	r0, [r3, #0]
 80078c0:	687a      	ldr	r2, [r7, #4]
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	1ad3      	subs	r3, r2, r3
 80078c6:	683a      	ldr	r2, [r7, #0]
 80078c8:	4619      	mov	r1, r3
 80078ca:	f7fe ffa7 	bl	800681c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80078ce:	f7ff fa23 	bl	8006d18 <xTaskResumeAll>
 80078d2:	4603      	mov	r3, r0
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d10a      	bne.n	80078ee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80078d8:	4b09      	ldr	r3, [pc, #36]	; (8007900 <prvProcessTimerOrBlockTask+0x98>)
 80078da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078de:	601a      	str	r2, [r3, #0]
 80078e0:	f3bf 8f4f 	dsb	sy
 80078e4:	f3bf 8f6f 	isb	sy
}
 80078e8:	e001      	b.n	80078ee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80078ea:	f7ff fa15 	bl	8006d18 <xTaskResumeAll>
}
 80078ee:	bf00      	nop
 80078f0:	3710      	adds	r7, #16
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	20001450 	.word	0x20001450
 80078fc:	20001454 	.word	0x20001454
 8007900:	e000ed04 	.word	0xe000ed04

08007904 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007904:	b480      	push	{r7}
 8007906:	b085      	sub	sp, #20
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800790c:	4b0e      	ldr	r3, [pc, #56]	; (8007948 <prvGetNextExpireTime+0x44>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d101      	bne.n	800791a <prvGetNextExpireTime+0x16>
 8007916:	2201      	movs	r2, #1
 8007918:	e000      	b.n	800791c <prvGetNextExpireTime+0x18>
 800791a:	2200      	movs	r2, #0
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d105      	bne.n	8007934 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007928:	4b07      	ldr	r3, [pc, #28]	; (8007948 <prvGetNextExpireTime+0x44>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	68db      	ldr	r3, [r3, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	60fb      	str	r3, [r7, #12]
 8007932:	e001      	b.n	8007938 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007934:	2300      	movs	r3, #0
 8007936:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007938:	68fb      	ldr	r3, [r7, #12]
}
 800793a:	4618      	mov	r0, r3
 800793c:	3714      	adds	r7, #20
 800793e:	46bd      	mov	sp, r7
 8007940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007944:	4770      	bx	lr
 8007946:	bf00      	nop
 8007948:	2000144c 	.word	0x2000144c

0800794c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b084      	sub	sp, #16
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007954:	f7ff fa7e 	bl	8006e54 <xTaskGetTickCount>
 8007958:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800795a:	4b0b      	ldr	r3, [pc, #44]	; (8007988 <prvSampleTimeNow+0x3c>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	68fa      	ldr	r2, [r7, #12]
 8007960:	429a      	cmp	r2, r3
 8007962:	d205      	bcs.n	8007970 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007964:	f000 f936 	bl	8007bd4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2201      	movs	r2, #1
 800796c:	601a      	str	r2, [r3, #0]
 800796e:	e002      	b.n	8007976 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2200      	movs	r2, #0
 8007974:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007976:	4a04      	ldr	r2, [pc, #16]	; (8007988 <prvSampleTimeNow+0x3c>)
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800797c:	68fb      	ldr	r3, [r7, #12]
}
 800797e:	4618      	mov	r0, r3
 8007980:	3710      	adds	r7, #16
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}
 8007986:	bf00      	nop
 8007988:	2000145c 	.word	0x2000145c

0800798c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b086      	sub	sp, #24
 8007990:	af00      	add	r7, sp, #0
 8007992:	60f8      	str	r0, [r7, #12]
 8007994:	60b9      	str	r1, [r7, #8]
 8007996:	607a      	str	r2, [r7, #4]
 8007998:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800799a:	2300      	movs	r3, #0
 800799c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	68ba      	ldr	r2, [r7, #8]
 80079a2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	68fa      	ldr	r2, [r7, #12]
 80079a8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80079aa:	68ba      	ldr	r2, [r7, #8]
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d812      	bhi.n	80079d8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079b2:	687a      	ldr	r2, [r7, #4]
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	1ad2      	subs	r2, r2, r3
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	699b      	ldr	r3, [r3, #24]
 80079bc:	429a      	cmp	r2, r3
 80079be:	d302      	bcc.n	80079c6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80079c0:	2301      	movs	r3, #1
 80079c2:	617b      	str	r3, [r7, #20]
 80079c4:	e01b      	b.n	80079fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80079c6:	4b10      	ldr	r3, [pc, #64]	; (8007a08 <prvInsertTimerInActiveList+0x7c>)
 80079c8:	681a      	ldr	r2, [r3, #0]
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	3304      	adds	r3, #4
 80079ce:	4619      	mov	r1, r3
 80079d0:	4610      	mov	r0, r2
 80079d2:	f7fe f9ce 	bl	8005d72 <vListInsert>
 80079d6:	e012      	b.n	80079fe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80079d8:	687a      	ldr	r2, [r7, #4]
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	429a      	cmp	r2, r3
 80079de:	d206      	bcs.n	80079ee <prvInsertTimerInActiveList+0x62>
 80079e0:	68ba      	ldr	r2, [r7, #8]
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	429a      	cmp	r2, r3
 80079e6:	d302      	bcc.n	80079ee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80079e8:	2301      	movs	r3, #1
 80079ea:	617b      	str	r3, [r7, #20]
 80079ec:	e007      	b.n	80079fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80079ee:	4b07      	ldr	r3, [pc, #28]	; (8007a0c <prvInsertTimerInActiveList+0x80>)
 80079f0:	681a      	ldr	r2, [r3, #0]
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	3304      	adds	r3, #4
 80079f6:	4619      	mov	r1, r3
 80079f8:	4610      	mov	r0, r2
 80079fa:	f7fe f9ba 	bl	8005d72 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80079fe:	697b      	ldr	r3, [r7, #20]
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3718      	adds	r7, #24
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}
 8007a08:	20001450 	.word	0x20001450
 8007a0c:	2000144c 	.word	0x2000144c

08007a10 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b08e      	sub	sp, #56	; 0x38
 8007a14:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007a16:	e0ca      	b.n	8007bae <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	da18      	bge.n	8007a50 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007a1e:	1d3b      	adds	r3, r7, #4
 8007a20:	3304      	adds	r3, #4
 8007a22:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d10a      	bne.n	8007a40 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a2e:	f383 8811 	msr	BASEPRI, r3
 8007a32:	f3bf 8f6f 	isb	sy
 8007a36:	f3bf 8f4f 	dsb	sy
 8007a3a:	61fb      	str	r3, [r7, #28]
}
 8007a3c:	bf00      	nop
 8007a3e:	e7fe      	b.n	8007a3e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a46:	6850      	ldr	r0, [r2, #4]
 8007a48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a4a:	6892      	ldr	r2, [r2, #8]
 8007a4c:	4611      	mov	r1, r2
 8007a4e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	f2c0 80aa 	blt.w	8007bac <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a5e:	695b      	ldr	r3, [r3, #20]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d004      	beq.n	8007a6e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a66:	3304      	adds	r3, #4
 8007a68:	4618      	mov	r0, r3
 8007a6a:	f7fe f9bb 	bl	8005de4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007a6e:	463b      	mov	r3, r7
 8007a70:	4618      	mov	r0, r3
 8007a72:	f7ff ff6b 	bl	800794c <prvSampleTimeNow>
 8007a76:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2b09      	cmp	r3, #9
 8007a7c:	f200 8097 	bhi.w	8007bae <prvProcessReceivedCommands+0x19e>
 8007a80:	a201      	add	r2, pc, #4	; (adr r2, 8007a88 <prvProcessReceivedCommands+0x78>)
 8007a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a86:	bf00      	nop
 8007a88:	08007ab1 	.word	0x08007ab1
 8007a8c:	08007ab1 	.word	0x08007ab1
 8007a90:	08007ab1 	.word	0x08007ab1
 8007a94:	08007b25 	.word	0x08007b25
 8007a98:	08007b39 	.word	0x08007b39
 8007a9c:	08007b83 	.word	0x08007b83
 8007aa0:	08007ab1 	.word	0x08007ab1
 8007aa4:	08007ab1 	.word	0x08007ab1
 8007aa8:	08007b25 	.word	0x08007b25
 8007aac:	08007b39 	.word	0x08007b39
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ab2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007ab6:	f043 0301 	orr.w	r3, r3, #1
 8007aba:	b2da      	uxtb	r2, r3
 8007abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007abe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007ac2:	68ba      	ldr	r2, [r7, #8]
 8007ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ac6:	699b      	ldr	r3, [r3, #24]
 8007ac8:	18d1      	adds	r1, r2, r3
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ace:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ad0:	f7ff ff5c 	bl	800798c <prvInsertTimerInActiveList>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d069      	beq.n	8007bae <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007ada:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007adc:	6a1b      	ldr	r3, [r3, #32]
 8007ade:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ae0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007ae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ae4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007ae8:	f003 0304 	and.w	r3, r3, #4
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d05e      	beq.n	8007bae <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007af0:	68ba      	ldr	r2, [r7, #8]
 8007af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007af4:	699b      	ldr	r3, [r3, #24]
 8007af6:	441a      	add	r2, r3
 8007af8:	2300      	movs	r3, #0
 8007afa:	9300      	str	r3, [sp, #0]
 8007afc:	2300      	movs	r3, #0
 8007afe:	2100      	movs	r1, #0
 8007b00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007b02:	f7ff fe05 	bl	8007710 <xTimerGenericCommand>
 8007b06:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007b08:	6a3b      	ldr	r3, [r7, #32]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d14f      	bne.n	8007bae <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8007b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b12:	f383 8811 	msr	BASEPRI, r3
 8007b16:	f3bf 8f6f 	isb	sy
 8007b1a:	f3bf 8f4f 	dsb	sy
 8007b1e:	61bb      	str	r3, [r7, #24]
}
 8007b20:	bf00      	nop
 8007b22:	e7fe      	b.n	8007b22 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b26:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b2a:	f023 0301 	bic.w	r3, r3, #1
 8007b2e:	b2da      	uxtb	r2, r3
 8007b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b32:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007b36:	e03a      	b.n	8007bae <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b3a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b3e:	f043 0301 	orr.w	r3, r3, #1
 8007b42:	b2da      	uxtb	r2, r3
 8007b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b46:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007b4a:	68ba      	ldr	r2, [r7, #8]
 8007b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b4e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007b50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b52:	699b      	ldr	r3, [r3, #24]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d10a      	bne.n	8007b6e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8007b58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b5c:	f383 8811 	msr	BASEPRI, r3
 8007b60:	f3bf 8f6f 	isb	sy
 8007b64:	f3bf 8f4f 	dsb	sy
 8007b68:	617b      	str	r3, [r7, #20]
}
 8007b6a:	bf00      	nop
 8007b6c:	e7fe      	b.n	8007b6c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b70:	699a      	ldr	r2, [r3, #24]
 8007b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b74:	18d1      	adds	r1, r2, r3
 8007b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b7a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007b7c:	f7ff ff06 	bl	800798c <prvInsertTimerInActiveList>
					break;
 8007b80:	e015      	b.n	8007bae <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b84:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b88:	f003 0302 	and.w	r3, r3, #2
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d103      	bne.n	8007b98 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007b90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007b92:	f000 fbdd 	bl	8008350 <vPortFree>
 8007b96:	e00a      	b.n	8007bae <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b9a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b9e:	f023 0301 	bic.w	r3, r3, #1
 8007ba2:	b2da      	uxtb	r2, r3
 8007ba4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ba6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007baa:	e000      	b.n	8007bae <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007bac:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007bae:	4b08      	ldr	r3, [pc, #32]	; (8007bd0 <prvProcessReceivedCommands+0x1c0>)
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	1d39      	adds	r1, r7, #4
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	f7fe fc16 	bl	80063e8 <xQueueReceive>
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	f47f af2a 	bne.w	8007a18 <prvProcessReceivedCommands+0x8>
	}
}
 8007bc4:	bf00      	nop
 8007bc6:	bf00      	nop
 8007bc8:	3730      	adds	r7, #48	; 0x30
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}
 8007bce:	bf00      	nop
 8007bd0:	20001454 	.word	0x20001454

08007bd4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b088      	sub	sp, #32
 8007bd8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007bda:	e048      	b.n	8007c6e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007bdc:	4b2d      	ldr	r3, [pc, #180]	; (8007c94 <prvSwitchTimerLists+0xc0>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	68db      	ldr	r3, [r3, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007be6:	4b2b      	ldr	r3, [pc, #172]	; (8007c94 <prvSwitchTimerLists+0xc0>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	68db      	ldr	r3, [r3, #12]
 8007bec:	68db      	ldr	r3, [r3, #12]
 8007bee:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	3304      	adds	r3, #4
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f7fe f8f5 	bl	8005de4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	6a1b      	ldr	r3, [r3, #32]
 8007bfe:	68f8      	ldr	r0, [r7, #12]
 8007c00:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c08:	f003 0304 	and.w	r3, r3, #4
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d02e      	beq.n	8007c6e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	699b      	ldr	r3, [r3, #24]
 8007c14:	693a      	ldr	r2, [r7, #16]
 8007c16:	4413      	add	r3, r2
 8007c18:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007c1a:	68ba      	ldr	r2, [r7, #8]
 8007c1c:	693b      	ldr	r3, [r7, #16]
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	d90e      	bls.n	8007c40 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	68ba      	ldr	r2, [r7, #8]
 8007c26:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	68fa      	ldr	r2, [r7, #12]
 8007c2c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007c2e:	4b19      	ldr	r3, [pc, #100]	; (8007c94 <prvSwitchTimerLists+0xc0>)
 8007c30:	681a      	ldr	r2, [r3, #0]
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	3304      	adds	r3, #4
 8007c36:	4619      	mov	r1, r3
 8007c38:	4610      	mov	r0, r2
 8007c3a:	f7fe f89a 	bl	8005d72 <vListInsert>
 8007c3e:	e016      	b.n	8007c6e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c40:	2300      	movs	r3, #0
 8007c42:	9300      	str	r3, [sp, #0]
 8007c44:	2300      	movs	r3, #0
 8007c46:	693a      	ldr	r2, [r7, #16]
 8007c48:	2100      	movs	r1, #0
 8007c4a:	68f8      	ldr	r0, [r7, #12]
 8007c4c:	f7ff fd60 	bl	8007710 <xTimerGenericCommand>
 8007c50:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d10a      	bne.n	8007c6e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c5c:	f383 8811 	msr	BASEPRI, r3
 8007c60:	f3bf 8f6f 	isb	sy
 8007c64:	f3bf 8f4f 	dsb	sy
 8007c68:	603b      	str	r3, [r7, #0]
}
 8007c6a:	bf00      	nop
 8007c6c:	e7fe      	b.n	8007c6c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007c6e:	4b09      	ldr	r3, [pc, #36]	; (8007c94 <prvSwitchTimerLists+0xc0>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d1b1      	bne.n	8007bdc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007c78:	4b06      	ldr	r3, [pc, #24]	; (8007c94 <prvSwitchTimerLists+0xc0>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007c7e:	4b06      	ldr	r3, [pc, #24]	; (8007c98 <prvSwitchTimerLists+0xc4>)
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	4a04      	ldr	r2, [pc, #16]	; (8007c94 <prvSwitchTimerLists+0xc0>)
 8007c84:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007c86:	4a04      	ldr	r2, [pc, #16]	; (8007c98 <prvSwitchTimerLists+0xc4>)
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	6013      	str	r3, [r2, #0]
}
 8007c8c:	bf00      	nop
 8007c8e:	3718      	adds	r7, #24
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}
 8007c94:	2000144c 	.word	0x2000144c
 8007c98:	20001450 	.word	0x20001450

08007c9c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b082      	sub	sp, #8
 8007ca0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007ca2:	f000 f967 	bl	8007f74 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007ca6:	4b15      	ldr	r3, [pc, #84]	; (8007cfc <prvCheckForValidListAndQueue+0x60>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d120      	bne.n	8007cf0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007cae:	4814      	ldr	r0, [pc, #80]	; (8007d00 <prvCheckForValidListAndQueue+0x64>)
 8007cb0:	f7fe f80e 	bl	8005cd0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007cb4:	4813      	ldr	r0, [pc, #76]	; (8007d04 <prvCheckForValidListAndQueue+0x68>)
 8007cb6:	f7fe f80b 	bl	8005cd0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007cba:	4b13      	ldr	r3, [pc, #76]	; (8007d08 <prvCheckForValidListAndQueue+0x6c>)
 8007cbc:	4a10      	ldr	r2, [pc, #64]	; (8007d00 <prvCheckForValidListAndQueue+0x64>)
 8007cbe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007cc0:	4b12      	ldr	r3, [pc, #72]	; (8007d0c <prvCheckForValidListAndQueue+0x70>)
 8007cc2:	4a10      	ldr	r2, [pc, #64]	; (8007d04 <prvCheckForValidListAndQueue+0x68>)
 8007cc4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	9300      	str	r3, [sp, #0]
 8007cca:	4b11      	ldr	r3, [pc, #68]	; (8007d10 <prvCheckForValidListAndQueue+0x74>)
 8007ccc:	4a11      	ldr	r2, [pc, #68]	; (8007d14 <prvCheckForValidListAndQueue+0x78>)
 8007cce:	2110      	movs	r1, #16
 8007cd0:	200a      	movs	r0, #10
 8007cd2:	f7fe f919 	bl	8005f08 <xQueueGenericCreateStatic>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	4a08      	ldr	r2, [pc, #32]	; (8007cfc <prvCheckForValidListAndQueue+0x60>)
 8007cda:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007cdc:	4b07      	ldr	r3, [pc, #28]	; (8007cfc <prvCheckForValidListAndQueue+0x60>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d005      	beq.n	8007cf0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007ce4:	4b05      	ldr	r3, [pc, #20]	; (8007cfc <prvCheckForValidListAndQueue+0x60>)
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	490b      	ldr	r1, [pc, #44]	; (8007d18 <prvCheckForValidListAndQueue+0x7c>)
 8007cea:	4618      	mov	r0, r3
 8007cec:	f7fe fd6c 	bl	80067c8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007cf0:	f000 f970 	bl	8007fd4 <vPortExitCritical>
}
 8007cf4:	bf00      	nop
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	bd80      	pop	{r7, pc}
 8007cfa:	bf00      	nop
 8007cfc:	20001454 	.word	0x20001454
 8007d00:	20001424 	.word	0x20001424
 8007d04:	20001438 	.word	0x20001438
 8007d08:	2000144c 	.word	0x2000144c
 8007d0c:	20001450 	.word	0x20001450
 8007d10:	20001500 	.word	0x20001500
 8007d14:	20001460 	.word	0x20001460
 8007d18:	0800bf6c 	.word	0x0800bf6c

08007d1c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007d1c:	b480      	push	{r7}
 8007d1e:	b085      	sub	sp, #20
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	60f8      	str	r0, [r7, #12]
 8007d24:	60b9      	str	r1, [r7, #8]
 8007d26:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	3b04      	subs	r3, #4
 8007d2c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007d34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	3b04      	subs	r3, #4
 8007d3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	f023 0201 	bic.w	r2, r3, #1
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	3b04      	subs	r3, #4
 8007d4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007d4c:	4a0c      	ldr	r2, [pc, #48]	; (8007d80 <pxPortInitialiseStack+0x64>)
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	3b14      	subs	r3, #20
 8007d56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007d58:	687a      	ldr	r2, [r7, #4]
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	3b04      	subs	r3, #4
 8007d62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	f06f 0202 	mvn.w	r2, #2
 8007d6a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	3b20      	subs	r3, #32
 8007d70:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007d72:	68fb      	ldr	r3, [r7, #12]
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	3714      	adds	r7, #20
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7e:	4770      	bx	lr
 8007d80:	08007d85 	.word	0x08007d85

08007d84 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007d84:	b480      	push	{r7}
 8007d86:	b085      	sub	sp, #20
 8007d88:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007d8e:	4b12      	ldr	r3, [pc, #72]	; (8007dd8 <prvTaskExitError+0x54>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d96:	d00a      	beq.n	8007dae <prvTaskExitError+0x2a>
	__asm volatile
 8007d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d9c:	f383 8811 	msr	BASEPRI, r3
 8007da0:	f3bf 8f6f 	isb	sy
 8007da4:	f3bf 8f4f 	dsb	sy
 8007da8:	60fb      	str	r3, [r7, #12]
}
 8007daa:	bf00      	nop
 8007dac:	e7fe      	b.n	8007dac <prvTaskExitError+0x28>
	__asm volatile
 8007dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007db2:	f383 8811 	msr	BASEPRI, r3
 8007db6:	f3bf 8f6f 	isb	sy
 8007dba:	f3bf 8f4f 	dsb	sy
 8007dbe:	60bb      	str	r3, [r7, #8]
}
 8007dc0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007dc2:	bf00      	nop
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d0fc      	beq.n	8007dc4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007dca:	bf00      	nop
 8007dcc:	bf00      	nop
 8007dce:	3714      	adds	r7, #20
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd6:	4770      	bx	lr
 8007dd8:	20000018 	.word	0x20000018
 8007ddc:	00000000 	.word	0x00000000

08007de0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007de0:	4b07      	ldr	r3, [pc, #28]	; (8007e00 <pxCurrentTCBConst2>)
 8007de2:	6819      	ldr	r1, [r3, #0]
 8007de4:	6808      	ldr	r0, [r1, #0]
 8007de6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dea:	f380 8809 	msr	PSP, r0
 8007dee:	f3bf 8f6f 	isb	sy
 8007df2:	f04f 0000 	mov.w	r0, #0
 8007df6:	f380 8811 	msr	BASEPRI, r0
 8007dfa:	4770      	bx	lr
 8007dfc:	f3af 8000 	nop.w

08007e00 <pxCurrentTCBConst2>:
 8007e00:	20000f24 	.word	0x20000f24
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007e04:	bf00      	nop
 8007e06:	bf00      	nop

08007e08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007e08:	4808      	ldr	r0, [pc, #32]	; (8007e2c <prvPortStartFirstTask+0x24>)
 8007e0a:	6800      	ldr	r0, [r0, #0]
 8007e0c:	6800      	ldr	r0, [r0, #0]
 8007e0e:	f380 8808 	msr	MSP, r0
 8007e12:	f04f 0000 	mov.w	r0, #0
 8007e16:	f380 8814 	msr	CONTROL, r0
 8007e1a:	b662      	cpsie	i
 8007e1c:	b661      	cpsie	f
 8007e1e:	f3bf 8f4f 	dsb	sy
 8007e22:	f3bf 8f6f 	isb	sy
 8007e26:	df00      	svc	0
 8007e28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007e2a:	bf00      	nop
 8007e2c:	e000ed08 	.word	0xe000ed08

08007e30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b086      	sub	sp, #24
 8007e34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007e36:	4b46      	ldr	r3, [pc, #280]	; (8007f50 <xPortStartScheduler+0x120>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4a46      	ldr	r2, [pc, #280]	; (8007f54 <xPortStartScheduler+0x124>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d10a      	bne.n	8007e56 <xPortStartScheduler+0x26>
	__asm volatile
 8007e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e44:	f383 8811 	msr	BASEPRI, r3
 8007e48:	f3bf 8f6f 	isb	sy
 8007e4c:	f3bf 8f4f 	dsb	sy
 8007e50:	613b      	str	r3, [r7, #16]
}
 8007e52:	bf00      	nop
 8007e54:	e7fe      	b.n	8007e54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007e56:	4b3e      	ldr	r3, [pc, #248]	; (8007f50 <xPortStartScheduler+0x120>)
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4a3f      	ldr	r2, [pc, #252]	; (8007f58 <xPortStartScheduler+0x128>)
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	d10a      	bne.n	8007e76 <xPortStartScheduler+0x46>
	__asm volatile
 8007e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e64:	f383 8811 	msr	BASEPRI, r3
 8007e68:	f3bf 8f6f 	isb	sy
 8007e6c:	f3bf 8f4f 	dsb	sy
 8007e70:	60fb      	str	r3, [r7, #12]
}
 8007e72:	bf00      	nop
 8007e74:	e7fe      	b.n	8007e74 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007e76:	4b39      	ldr	r3, [pc, #228]	; (8007f5c <xPortStartScheduler+0x12c>)
 8007e78:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	781b      	ldrb	r3, [r3, #0]
 8007e7e:	b2db      	uxtb	r3, r3
 8007e80:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007e82:	697b      	ldr	r3, [r7, #20]
 8007e84:	22ff      	movs	r2, #255	; 0xff
 8007e86:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	781b      	ldrb	r3, [r3, #0]
 8007e8c:	b2db      	uxtb	r3, r3
 8007e8e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007e90:	78fb      	ldrb	r3, [r7, #3]
 8007e92:	b2db      	uxtb	r3, r3
 8007e94:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007e98:	b2da      	uxtb	r2, r3
 8007e9a:	4b31      	ldr	r3, [pc, #196]	; (8007f60 <xPortStartScheduler+0x130>)
 8007e9c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007e9e:	4b31      	ldr	r3, [pc, #196]	; (8007f64 <xPortStartScheduler+0x134>)
 8007ea0:	2207      	movs	r2, #7
 8007ea2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ea4:	e009      	b.n	8007eba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007ea6:	4b2f      	ldr	r3, [pc, #188]	; (8007f64 <xPortStartScheduler+0x134>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	3b01      	subs	r3, #1
 8007eac:	4a2d      	ldr	r2, [pc, #180]	; (8007f64 <xPortStartScheduler+0x134>)
 8007eae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007eb0:	78fb      	ldrb	r3, [r7, #3]
 8007eb2:	b2db      	uxtb	r3, r3
 8007eb4:	005b      	lsls	r3, r3, #1
 8007eb6:	b2db      	uxtb	r3, r3
 8007eb8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007eba:	78fb      	ldrb	r3, [r7, #3]
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ec2:	2b80      	cmp	r3, #128	; 0x80
 8007ec4:	d0ef      	beq.n	8007ea6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007ec6:	4b27      	ldr	r3, [pc, #156]	; (8007f64 <xPortStartScheduler+0x134>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f1c3 0307 	rsb	r3, r3, #7
 8007ece:	2b04      	cmp	r3, #4
 8007ed0:	d00a      	beq.n	8007ee8 <xPortStartScheduler+0xb8>
	__asm volatile
 8007ed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed6:	f383 8811 	msr	BASEPRI, r3
 8007eda:	f3bf 8f6f 	isb	sy
 8007ede:	f3bf 8f4f 	dsb	sy
 8007ee2:	60bb      	str	r3, [r7, #8]
}
 8007ee4:	bf00      	nop
 8007ee6:	e7fe      	b.n	8007ee6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007ee8:	4b1e      	ldr	r3, [pc, #120]	; (8007f64 <xPortStartScheduler+0x134>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	021b      	lsls	r3, r3, #8
 8007eee:	4a1d      	ldr	r2, [pc, #116]	; (8007f64 <xPortStartScheduler+0x134>)
 8007ef0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007ef2:	4b1c      	ldr	r3, [pc, #112]	; (8007f64 <xPortStartScheduler+0x134>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007efa:	4a1a      	ldr	r2, [pc, #104]	; (8007f64 <xPortStartScheduler+0x134>)
 8007efc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	b2da      	uxtb	r2, r3
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007f06:	4b18      	ldr	r3, [pc, #96]	; (8007f68 <xPortStartScheduler+0x138>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4a17      	ldr	r2, [pc, #92]	; (8007f68 <xPortStartScheduler+0x138>)
 8007f0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007f10:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007f12:	4b15      	ldr	r3, [pc, #84]	; (8007f68 <xPortStartScheduler+0x138>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	4a14      	ldr	r2, [pc, #80]	; (8007f68 <xPortStartScheduler+0x138>)
 8007f18:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007f1c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007f1e:	f000 f8dd 	bl	80080dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007f22:	4b12      	ldr	r3, [pc, #72]	; (8007f6c <xPortStartScheduler+0x13c>)
 8007f24:	2200      	movs	r2, #0
 8007f26:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007f28:	f000 f8fc 	bl	8008124 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007f2c:	4b10      	ldr	r3, [pc, #64]	; (8007f70 <xPortStartScheduler+0x140>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a0f      	ldr	r2, [pc, #60]	; (8007f70 <xPortStartScheduler+0x140>)
 8007f32:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007f36:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007f38:	f7ff ff66 	bl	8007e08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007f3c:	f7ff f854 	bl	8006fe8 <vTaskSwitchContext>
	prvTaskExitError();
 8007f40:	f7ff ff20 	bl	8007d84 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007f44:	2300      	movs	r3, #0
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	3718      	adds	r7, #24
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}
 8007f4e:	bf00      	nop
 8007f50:	e000ed00 	.word	0xe000ed00
 8007f54:	410fc271 	.word	0x410fc271
 8007f58:	410fc270 	.word	0x410fc270
 8007f5c:	e000e400 	.word	0xe000e400
 8007f60:	20001550 	.word	0x20001550
 8007f64:	20001554 	.word	0x20001554
 8007f68:	e000ed20 	.word	0xe000ed20
 8007f6c:	20000018 	.word	0x20000018
 8007f70:	e000ef34 	.word	0xe000ef34

08007f74 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007f74:	b480      	push	{r7}
 8007f76:	b083      	sub	sp, #12
 8007f78:	af00      	add	r7, sp, #0
	__asm volatile
 8007f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f7e:	f383 8811 	msr	BASEPRI, r3
 8007f82:	f3bf 8f6f 	isb	sy
 8007f86:	f3bf 8f4f 	dsb	sy
 8007f8a:	607b      	str	r3, [r7, #4]
}
 8007f8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007f8e:	4b0f      	ldr	r3, [pc, #60]	; (8007fcc <vPortEnterCritical+0x58>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	3301      	adds	r3, #1
 8007f94:	4a0d      	ldr	r2, [pc, #52]	; (8007fcc <vPortEnterCritical+0x58>)
 8007f96:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007f98:	4b0c      	ldr	r3, [pc, #48]	; (8007fcc <vPortEnterCritical+0x58>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d10f      	bne.n	8007fc0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007fa0:	4b0b      	ldr	r3, [pc, #44]	; (8007fd0 <vPortEnterCritical+0x5c>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	b2db      	uxtb	r3, r3
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d00a      	beq.n	8007fc0 <vPortEnterCritical+0x4c>
	__asm volatile
 8007faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fae:	f383 8811 	msr	BASEPRI, r3
 8007fb2:	f3bf 8f6f 	isb	sy
 8007fb6:	f3bf 8f4f 	dsb	sy
 8007fba:	603b      	str	r3, [r7, #0]
}
 8007fbc:	bf00      	nop
 8007fbe:	e7fe      	b.n	8007fbe <vPortEnterCritical+0x4a>
	}
}
 8007fc0:	bf00      	nop
 8007fc2:	370c      	adds	r7, #12
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fca:	4770      	bx	lr
 8007fcc:	20000018 	.word	0x20000018
 8007fd0:	e000ed04 	.word	0xe000ed04

08007fd4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b083      	sub	sp, #12
 8007fd8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007fda:	4b12      	ldr	r3, [pc, #72]	; (8008024 <vPortExitCritical+0x50>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d10a      	bne.n	8007ff8 <vPortExitCritical+0x24>
	__asm volatile
 8007fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fe6:	f383 8811 	msr	BASEPRI, r3
 8007fea:	f3bf 8f6f 	isb	sy
 8007fee:	f3bf 8f4f 	dsb	sy
 8007ff2:	607b      	str	r3, [r7, #4]
}
 8007ff4:	bf00      	nop
 8007ff6:	e7fe      	b.n	8007ff6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007ff8:	4b0a      	ldr	r3, [pc, #40]	; (8008024 <vPortExitCritical+0x50>)
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	3b01      	subs	r3, #1
 8007ffe:	4a09      	ldr	r2, [pc, #36]	; (8008024 <vPortExitCritical+0x50>)
 8008000:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008002:	4b08      	ldr	r3, [pc, #32]	; (8008024 <vPortExitCritical+0x50>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d105      	bne.n	8008016 <vPortExitCritical+0x42>
 800800a:	2300      	movs	r3, #0
 800800c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	f383 8811 	msr	BASEPRI, r3
}
 8008014:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008016:	bf00      	nop
 8008018:	370c      	adds	r7, #12
 800801a:	46bd      	mov	sp, r7
 800801c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008020:	4770      	bx	lr
 8008022:	bf00      	nop
 8008024:	20000018 	.word	0x20000018
	...

08008030 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008030:	f3ef 8009 	mrs	r0, PSP
 8008034:	f3bf 8f6f 	isb	sy
 8008038:	4b15      	ldr	r3, [pc, #84]	; (8008090 <pxCurrentTCBConst>)
 800803a:	681a      	ldr	r2, [r3, #0]
 800803c:	f01e 0f10 	tst.w	lr, #16
 8008040:	bf08      	it	eq
 8008042:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008046:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800804a:	6010      	str	r0, [r2, #0]
 800804c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008050:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008054:	f380 8811 	msr	BASEPRI, r0
 8008058:	f3bf 8f4f 	dsb	sy
 800805c:	f3bf 8f6f 	isb	sy
 8008060:	f7fe ffc2 	bl	8006fe8 <vTaskSwitchContext>
 8008064:	f04f 0000 	mov.w	r0, #0
 8008068:	f380 8811 	msr	BASEPRI, r0
 800806c:	bc09      	pop	{r0, r3}
 800806e:	6819      	ldr	r1, [r3, #0]
 8008070:	6808      	ldr	r0, [r1, #0]
 8008072:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008076:	f01e 0f10 	tst.w	lr, #16
 800807a:	bf08      	it	eq
 800807c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008080:	f380 8809 	msr	PSP, r0
 8008084:	f3bf 8f6f 	isb	sy
 8008088:	4770      	bx	lr
 800808a:	bf00      	nop
 800808c:	f3af 8000 	nop.w

08008090 <pxCurrentTCBConst>:
 8008090:	20000f24 	.word	0x20000f24
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008094:	bf00      	nop
 8008096:	bf00      	nop

08008098 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b082      	sub	sp, #8
 800809c:	af00      	add	r7, sp, #0
	__asm volatile
 800809e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080a2:	f383 8811 	msr	BASEPRI, r3
 80080a6:	f3bf 8f6f 	isb	sy
 80080aa:	f3bf 8f4f 	dsb	sy
 80080ae:	607b      	str	r3, [r7, #4]
}
 80080b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80080b2:	f7fe fedf 	bl	8006e74 <xTaskIncrementTick>
 80080b6:	4603      	mov	r3, r0
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d003      	beq.n	80080c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80080bc:	4b06      	ldr	r3, [pc, #24]	; (80080d8 <xPortSysTickHandler+0x40>)
 80080be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080c2:	601a      	str	r2, [r3, #0]
 80080c4:	2300      	movs	r3, #0
 80080c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	f383 8811 	msr	BASEPRI, r3
}
 80080ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80080d0:	bf00      	nop
 80080d2:	3708      	adds	r7, #8
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}
 80080d8:	e000ed04 	.word	0xe000ed04

080080dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80080dc:	b480      	push	{r7}
 80080de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80080e0:	4b0b      	ldr	r3, [pc, #44]	; (8008110 <vPortSetupTimerInterrupt+0x34>)
 80080e2:	2200      	movs	r2, #0
 80080e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80080e6:	4b0b      	ldr	r3, [pc, #44]	; (8008114 <vPortSetupTimerInterrupt+0x38>)
 80080e8:	2200      	movs	r2, #0
 80080ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80080ec:	4b0a      	ldr	r3, [pc, #40]	; (8008118 <vPortSetupTimerInterrupt+0x3c>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a0a      	ldr	r2, [pc, #40]	; (800811c <vPortSetupTimerInterrupt+0x40>)
 80080f2:	fba2 2303 	umull	r2, r3, r2, r3
 80080f6:	099b      	lsrs	r3, r3, #6
 80080f8:	4a09      	ldr	r2, [pc, #36]	; (8008120 <vPortSetupTimerInterrupt+0x44>)
 80080fa:	3b01      	subs	r3, #1
 80080fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80080fe:	4b04      	ldr	r3, [pc, #16]	; (8008110 <vPortSetupTimerInterrupt+0x34>)
 8008100:	2207      	movs	r2, #7
 8008102:	601a      	str	r2, [r3, #0]
}
 8008104:	bf00      	nop
 8008106:	46bd      	mov	sp, r7
 8008108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810c:	4770      	bx	lr
 800810e:	bf00      	nop
 8008110:	e000e010 	.word	0xe000e010
 8008114:	e000e018 	.word	0xe000e018
 8008118:	2000000c 	.word	0x2000000c
 800811c:	10624dd3 	.word	0x10624dd3
 8008120:	e000e014 	.word	0xe000e014

08008124 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008124:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008134 <vPortEnableVFP+0x10>
 8008128:	6801      	ldr	r1, [r0, #0]
 800812a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800812e:	6001      	str	r1, [r0, #0]
 8008130:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008132:	bf00      	nop
 8008134:	e000ed88 	.word	0xe000ed88

08008138 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008138:	b480      	push	{r7}
 800813a:	b085      	sub	sp, #20
 800813c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800813e:	f3ef 8305 	mrs	r3, IPSR
 8008142:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2b0f      	cmp	r3, #15
 8008148:	d914      	bls.n	8008174 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800814a:	4a17      	ldr	r2, [pc, #92]	; (80081a8 <vPortValidateInterruptPriority+0x70>)
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	4413      	add	r3, r2
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008154:	4b15      	ldr	r3, [pc, #84]	; (80081ac <vPortValidateInterruptPriority+0x74>)
 8008156:	781b      	ldrb	r3, [r3, #0]
 8008158:	7afa      	ldrb	r2, [r7, #11]
 800815a:	429a      	cmp	r2, r3
 800815c:	d20a      	bcs.n	8008174 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800815e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008162:	f383 8811 	msr	BASEPRI, r3
 8008166:	f3bf 8f6f 	isb	sy
 800816a:	f3bf 8f4f 	dsb	sy
 800816e:	607b      	str	r3, [r7, #4]
}
 8008170:	bf00      	nop
 8008172:	e7fe      	b.n	8008172 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008174:	4b0e      	ldr	r3, [pc, #56]	; (80081b0 <vPortValidateInterruptPriority+0x78>)
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800817c:	4b0d      	ldr	r3, [pc, #52]	; (80081b4 <vPortValidateInterruptPriority+0x7c>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	429a      	cmp	r2, r3
 8008182:	d90a      	bls.n	800819a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008188:	f383 8811 	msr	BASEPRI, r3
 800818c:	f3bf 8f6f 	isb	sy
 8008190:	f3bf 8f4f 	dsb	sy
 8008194:	603b      	str	r3, [r7, #0]
}
 8008196:	bf00      	nop
 8008198:	e7fe      	b.n	8008198 <vPortValidateInterruptPriority+0x60>
	}
 800819a:	bf00      	nop
 800819c:	3714      	adds	r7, #20
 800819e:	46bd      	mov	sp, r7
 80081a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a4:	4770      	bx	lr
 80081a6:	bf00      	nop
 80081a8:	e000e3f0 	.word	0xe000e3f0
 80081ac:	20001550 	.word	0x20001550
 80081b0:	e000ed0c 	.word	0xe000ed0c
 80081b4:	20001554 	.word	0x20001554

080081b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b08a      	sub	sp, #40	; 0x28
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80081c0:	2300      	movs	r3, #0
 80081c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80081c4:	f7fe fd9a 	bl	8006cfc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80081c8:	4b5b      	ldr	r3, [pc, #364]	; (8008338 <pvPortMalloc+0x180>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d101      	bne.n	80081d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80081d0:	f000 f920 	bl	8008414 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80081d4:	4b59      	ldr	r3, [pc, #356]	; (800833c <pvPortMalloc+0x184>)
 80081d6:	681a      	ldr	r2, [r3, #0]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	4013      	ands	r3, r2
 80081dc:	2b00      	cmp	r3, #0
 80081de:	f040 8093 	bne.w	8008308 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d01d      	beq.n	8008224 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80081e8:	2208      	movs	r2, #8
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	4413      	add	r3, r2
 80081ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	f003 0307 	and.w	r3, r3, #7
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d014      	beq.n	8008224 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	f023 0307 	bic.w	r3, r3, #7
 8008200:	3308      	adds	r3, #8
 8008202:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f003 0307 	and.w	r3, r3, #7
 800820a:	2b00      	cmp	r3, #0
 800820c:	d00a      	beq.n	8008224 <pvPortMalloc+0x6c>
	__asm volatile
 800820e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008212:	f383 8811 	msr	BASEPRI, r3
 8008216:	f3bf 8f6f 	isb	sy
 800821a:	f3bf 8f4f 	dsb	sy
 800821e:	617b      	str	r3, [r7, #20]
}
 8008220:	bf00      	nop
 8008222:	e7fe      	b.n	8008222 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d06e      	beq.n	8008308 <pvPortMalloc+0x150>
 800822a:	4b45      	ldr	r3, [pc, #276]	; (8008340 <pvPortMalloc+0x188>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	687a      	ldr	r2, [r7, #4]
 8008230:	429a      	cmp	r2, r3
 8008232:	d869      	bhi.n	8008308 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008234:	4b43      	ldr	r3, [pc, #268]	; (8008344 <pvPortMalloc+0x18c>)
 8008236:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008238:	4b42      	ldr	r3, [pc, #264]	; (8008344 <pvPortMalloc+0x18c>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800823e:	e004      	b.n	800824a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008242:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800824a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800824c:	685b      	ldr	r3, [r3, #4]
 800824e:	687a      	ldr	r2, [r7, #4]
 8008250:	429a      	cmp	r2, r3
 8008252:	d903      	bls.n	800825c <pvPortMalloc+0xa4>
 8008254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d1f1      	bne.n	8008240 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800825c:	4b36      	ldr	r3, [pc, #216]	; (8008338 <pvPortMalloc+0x180>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008262:	429a      	cmp	r2, r3
 8008264:	d050      	beq.n	8008308 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008266:	6a3b      	ldr	r3, [r7, #32]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	2208      	movs	r2, #8
 800826c:	4413      	add	r3, r2
 800826e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008272:	681a      	ldr	r2, [r3, #0]
 8008274:	6a3b      	ldr	r3, [r7, #32]
 8008276:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800827a:	685a      	ldr	r2, [r3, #4]
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	1ad2      	subs	r2, r2, r3
 8008280:	2308      	movs	r3, #8
 8008282:	005b      	lsls	r3, r3, #1
 8008284:	429a      	cmp	r2, r3
 8008286:	d91f      	bls.n	80082c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008288:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	4413      	add	r3, r2
 800828e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008290:	69bb      	ldr	r3, [r7, #24]
 8008292:	f003 0307 	and.w	r3, r3, #7
 8008296:	2b00      	cmp	r3, #0
 8008298:	d00a      	beq.n	80082b0 <pvPortMalloc+0xf8>
	__asm volatile
 800829a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800829e:	f383 8811 	msr	BASEPRI, r3
 80082a2:	f3bf 8f6f 	isb	sy
 80082a6:	f3bf 8f4f 	dsb	sy
 80082aa:	613b      	str	r3, [r7, #16]
}
 80082ac:	bf00      	nop
 80082ae:	e7fe      	b.n	80082ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80082b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b2:	685a      	ldr	r2, [r3, #4]
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	1ad2      	subs	r2, r2, r3
 80082b8:	69bb      	ldr	r3, [r7, #24]
 80082ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80082bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082be:	687a      	ldr	r2, [r7, #4]
 80082c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80082c2:	69b8      	ldr	r0, [r7, #24]
 80082c4:	f000 f908 	bl	80084d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80082c8:	4b1d      	ldr	r3, [pc, #116]	; (8008340 <pvPortMalloc+0x188>)
 80082ca:	681a      	ldr	r2, [r3, #0]
 80082cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ce:	685b      	ldr	r3, [r3, #4]
 80082d0:	1ad3      	subs	r3, r2, r3
 80082d2:	4a1b      	ldr	r2, [pc, #108]	; (8008340 <pvPortMalloc+0x188>)
 80082d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80082d6:	4b1a      	ldr	r3, [pc, #104]	; (8008340 <pvPortMalloc+0x188>)
 80082d8:	681a      	ldr	r2, [r3, #0]
 80082da:	4b1b      	ldr	r3, [pc, #108]	; (8008348 <pvPortMalloc+0x190>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	429a      	cmp	r2, r3
 80082e0:	d203      	bcs.n	80082ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80082e2:	4b17      	ldr	r3, [pc, #92]	; (8008340 <pvPortMalloc+0x188>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	4a18      	ldr	r2, [pc, #96]	; (8008348 <pvPortMalloc+0x190>)
 80082e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80082ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ec:	685a      	ldr	r2, [r3, #4]
 80082ee:	4b13      	ldr	r3, [pc, #76]	; (800833c <pvPortMalloc+0x184>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	431a      	orrs	r2, r3
 80082f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80082f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082fa:	2200      	movs	r2, #0
 80082fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80082fe:	4b13      	ldr	r3, [pc, #76]	; (800834c <pvPortMalloc+0x194>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	3301      	adds	r3, #1
 8008304:	4a11      	ldr	r2, [pc, #68]	; (800834c <pvPortMalloc+0x194>)
 8008306:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008308:	f7fe fd06 	bl	8006d18 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800830c:	69fb      	ldr	r3, [r7, #28]
 800830e:	f003 0307 	and.w	r3, r3, #7
 8008312:	2b00      	cmp	r3, #0
 8008314:	d00a      	beq.n	800832c <pvPortMalloc+0x174>
	__asm volatile
 8008316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800831a:	f383 8811 	msr	BASEPRI, r3
 800831e:	f3bf 8f6f 	isb	sy
 8008322:	f3bf 8f4f 	dsb	sy
 8008326:	60fb      	str	r3, [r7, #12]
}
 8008328:	bf00      	nop
 800832a:	e7fe      	b.n	800832a <pvPortMalloc+0x172>
	return pvReturn;
 800832c:	69fb      	ldr	r3, [r7, #28]
}
 800832e:	4618      	mov	r0, r3
 8008330:	3728      	adds	r7, #40	; 0x28
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}
 8008336:	bf00      	nop
 8008338:	20005160 	.word	0x20005160
 800833c:	20005174 	.word	0x20005174
 8008340:	20005164 	.word	0x20005164
 8008344:	20005158 	.word	0x20005158
 8008348:	20005168 	.word	0x20005168
 800834c:	2000516c 	.word	0x2000516c

08008350 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b086      	sub	sp, #24
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d04d      	beq.n	80083fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008362:	2308      	movs	r3, #8
 8008364:	425b      	negs	r3, r3
 8008366:	697a      	ldr	r2, [r7, #20]
 8008368:	4413      	add	r3, r2
 800836a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800836c:	697b      	ldr	r3, [r7, #20]
 800836e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	685a      	ldr	r2, [r3, #4]
 8008374:	4b24      	ldr	r3, [pc, #144]	; (8008408 <vPortFree+0xb8>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4013      	ands	r3, r2
 800837a:	2b00      	cmp	r3, #0
 800837c:	d10a      	bne.n	8008394 <vPortFree+0x44>
	__asm volatile
 800837e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008382:	f383 8811 	msr	BASEPRI, r3
 8008386:	f3bf 8f6f 	isb	sy
 800838a:	f3bf 8f4f 	dsb	sy
 800838e:	60fb      	str	r3, [r7, #12]
}
 8008390:	bf00      	nop
 8008392:	e7fe      	b.n	8008392 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008394:	693b      	ldr	r3, [r7, #16]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d00a      	beq.n	80083b2 <vPortFree+0x62>
	__asm volatile
 800839c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083a0:	f383 8811 	msr	BASEPRI, r3
 80083a4:	f3bf 8f6f 	isb	sy
 80083a8:	f3bf 8f4f 	dsb	sy
 80083ac:	60bb      	str	r3, [r7, #8]
}
 80083ae:	bf00      	nop
 80083b0:	e7fe      	b.n	80083b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	685a      	ldr	r2, [r3, #4]
 80083b6:	4b14      	ldr	r3, [pc, #80]	; (8008408 <vPortFree+0xb8>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4013      	ands	r3, r2
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d01e      	beq.n	80083fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d11a      	bne.n	80083fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	685a      	ldr	r2, [r3, #4]
 80083cc:	4b0e      	ldr	r3, [pc, #56]	; (8008408 <vPortFree+0xb8>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	43db      	mvns	r3, r3
 80083d2:	401a      	ands	r2, r3
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80083d8:	f7fe fc90 	bl	8006cfc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	685a      	ldr	r2, [r3, #4]
 80083e0:	4b0a      	ldr	r3, [pc, #40]	; (800840c <vPortFree+0xbc>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	4413      	add	r3, r2
 80083e6:	4a09      	ldr	r2, [pc, #36]	; (800840c <vPortFree+0xbc>)
 80083e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80083ea:	6938      	ldr	r0, [r7, #16]
 80083ec:	f000 f874 	bl	80084d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80083f0:	4b07      	ldr	r3, [pc, #28]	; (8008410 <vPortFree+0xc0>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	3301      	adds	r3, #1
 80083f6:	4a06      	ldr	r2, [pc, #24]	; (8008410 <vPortFree+0xc0>)
 80083f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80083fa:	f7fe fc8d 	bl	8006d18 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80083fe:	bf00      	nop
 8008400:	3718      	adds	r7, #24
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}
 8008406:	bf00      	nop
 8008408:	20005174 	.word	0x20005174
 800840c:	20005164 	.word	0x20005164
 8008410:	20005170 	.word	0x20005170

08008414 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008414:	b480      	push	{r7}
 8008416:	b085      	sub	sp, #20
 8008418:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800841a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800841e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008420:	4b27      	ldr	r3, [pc, #156]	; (80084c0 <prvHeapInit+0xac>)
 8008422:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f003 0307 	and.w	r3, r3, #7
 800842a:	2b00      	cmp	r3, #0
 800842c:	d00c      	beq.n	8008448 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	3307      	adds	r3, #7
 8008432:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	f023 0307 	bic.w	r3, r3, #7
 800843a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800843c:	68ba      	ldr	r2, [r7, #8]
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	1ad3      	subs	r3, r2, r3
 8008442:	4a1f      	ldr	r2, [pc, #124]	; (80084c0 <prvHeapInit+0xac>)
 8008444:	4413      	add	r3, r2
 8008446:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800844c:	4a1d      	ldr	r2, [pc, #116]	; (80084c4 <prvHeapInit+0xb0>)
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008452:	4b1c      	ldr	r3, [pc, #112]	; (80084c4 <prvHeapInit+0xb0>)
 8008454:	2200      	movs	r2, #0
 8008456:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	68ba      	ldr	r2, [r7, #8]
 800845c:	4413      	add	r3, r2
 800845e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008460:	2208      	movs	r2, #8
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	1a9b      	subs	r3, r3, r2
 8008466:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	f023 0307 	bic.w	r3, r3, #7
 800846e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	4a15      	ldr	r2, [pc, #84]	; (80084c8 <prvHeapInit+0xb4>)
 8008474:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008476:	4b14      	ldr	r3, [pc, #80]	; (80084c8 <prvHeapInit+0xb4>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	2200      	movs	r2, #0
 800847c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800847e:	4b12      	ldr	r3, [pc, #72]	; (80084c8 <prvHeapInit+0xb4>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	2200      	movs	r2, #0
 8008484:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	68fa      	ldr	r2, [r7, #12]
 800848e:	1ad2      	subs	r2, r2, r3
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008494:	4b0c      	ldr	r3, [pc, #48]	; (80084c8 <prvHeapInit+0xb4>)
 8008496:	681a      	ldr	r2, [r3, #0]
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	685b      	ldr	r3, [r3, #4]
 80084a0:	4a0a      	ldr	r2, [pc, #40]	; (80084cc <prvHeapInit+0xb8>)
 80084a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	685b      	ldr	r3, [r3, #4]
 80084a8:	4a09      	ldr	r2, [pc, #36]	; (80084d0 <prvHeapInit+0xbc>)
 80084aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80084ac:	4b09      	ldr	r3, [pc, #36]	; (80084d4 <prvHeapInit+0xc0>)
 80084ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80084b2:	601a      	str	r2, [r3, #0]
}
 80084b4:	bf00      	nop
 80084b6:	3714      	adds	r7, #20
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	4770      	bx	lr
 80084c0:	20001558 	.word	0x20001558
 80084c4:	20005158 	.word	0x20005158
 80084c8:	20005160 	.word	0x20005160
 80084cc:	20005168 	.word	0x20005168
 80084d0:	20005164 	.word	0x20005164
 80084d4:	20005174 	.word	0x20005174

080084d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80084d8:	b480      	push	{r7}
 80084da:	b085      	sub	sp, #20
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80084e0:	4b28      	ldr	r3, [pc, #160]	; (8008584 <prvInsertBlockIntoFreeList+0xac>)
 80084e2:	60fb      	str	r3, [r7, #12]
 80084e4:	e002      	b.n	80084ec <prvInsertBlockIntoFreeList+0x14>
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	60fb      	str	r3, [r7, #12]
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	687a      	ldr	r2, [r7, #4]
 80084f2:	429a      	cmp	r2, r3
 80084f4:	d8f7      	bhi.n	80084e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	685b      	ldr	r3, [r3, #4]
 80084fe:	68ba      	ldr	r2, [r7, #8]
 8008500:	4413      	add	r3, r2
 8008502:	687a      	ldr	r2, [r7, #4]
 8008504:	429a      	cmp	r2, r3
 8008506:	d108      	bne.n	800851a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	685a      	ldr	r2, [r3, #4]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	685b      	ldr	r3, [r3, #4]
 8008510:	441a      	add	r2, r3
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	685b      	ldr	r3, [r3, #4]
 8008522:	68ba      	ldr	r2, [r7, #8]
 8008524:	441a      	add	r2, r3
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	429a      	cmp	r2, r3
 800852c:	d118      	bne.n	8008560 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681a      	ldr	r2, [r3, #0]
 8008532:	4b15      	ldr	r3, [pc, #84]	; (8008588 <prvInsertBlockIntoFreeList+0xb0>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	429a      	cmp	r2, r3
 8008538:	d00d      	beq.n	8008556 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	685a      	ldr	r2, [r3, #4]
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	685b      	ldr	r3, [r3, #4]
 8008544:	441a      	add	r2, r3
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	681a      	ldr	r2, [r3, #0]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	601a      	str	r2, [r3, #0]
 8008554:	e008      	b.n	8008568 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008556:	4b0c      	ldr	r3, [pc, #48]	; (8008588 <prvInsertBlockIntoFreeList+0xb0>)
 8008558:	681a      	ldr	r2, [r3, #0]
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	601a      	str	r2, [r3, #0]
 800855e:	e003      	b.n	8008568 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	681a      	ldr	r2, [r3, #0]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008568:	68fa      	ldr	r2, [r7, #12]
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	429a      	cmp	r2, r3
 800856e:	d002      	beq.n	8008576 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	687a      	ldr	r2, [r7, #4]
 8008574:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008576:	bf00      	nop
 8008578:	3714      	adds	r7, #20
 800857a:	46bd      	mov	sp, r7
 800857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008580:	4770      	bx	lr
 8008582:	bf00      	nop
 8008584:	20005158 	.word	0x20005158
 8008588:	20005160 	.word	0x20005160

0800858c <__errno>:
 800858c:	4b01      	ldr	r3, [pc, #4]	; (8008594 <__errno+0x8>)
 800858e:	6818      	ldr	r0, [r3, #0]
 8008590:	4770      	bx	lr
 8008592:	bf00      	nop
 8008594:	2000001c 	.word	0x2000001c

08008598 <__libc_init_array>:
 8008598:	b570      	push	{r4, r5, r6, lr}
 800859a:	4d0d      	ldr	r5, [pc, #52]	; (80085d0 <__libc_init_array+0x38>)
 800859c:	4c0d      	ldr	r4, [pc, #52]	; (80085d4 <__libc_init_array+0x3c>)
 800859e:	1b64      	subs	r4, r4, r5
 80085a0:	10a4      	asrs	r4, r4, #2
 80085a2:	2600      	movs	r6, #0
 80085a4:	42a6      	cmp	r6, r4
 80085a6:	d109      	bne.n	80085bc <__libc_init_array+0x24>
 80085a8:	4d0b      	ldr	r5, [pc, #44]	; (80085d8 <__libc_init_array+0x40>)
 80085aa:	4c0c      	ldr	r4, [pc, #48]	; (80085dc <__libc_init_array+0x44>)
 80085ac:	f003 fc2e 	bl	800be0c <_init>
 80085b0:	1b64      	subs	r4, r4, r5
 80085b2:	10a4      	asrs	r4, r4, #2
 80085b4:	2600      	movs	r6, #0
 80085b6:	42a6      	cmp	r6, r4
 80085b8:	d105      	bne.n	80085c6 <__libc_init_array+0x2e>
 80085ba:	bd70      	pop	{r4, r5, r6, pc}
 80085bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80085c0:	4798      	blx	r3
 80085c2:	3601      	adds	r6, #1
 80085c4:	e7ee      	b.n	80085a4 <__libc_init_array+0xc>
 80085c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80085ca:	4798      	blx	r3
 80085cc:	3601      	adds	r6, #1
 80085ce:	e7f2      	b.n	80085b6 <__libc_init_array+0x1e>
 80085d0:	0800cf58 	.word	0x0800cf58
 80085d4:	0800cf58 	.word	0x0800cf58
 80085d8:	0800cf58 	.word	0x0800cf58
 80085dc:	0800cf5c 	.word	0x0800cf5c

080085e0 <memcpy>:
 80085e0:	440a      	add	r2, r1
 80085e2:	4291      	cmp	r1, r2
 80085e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80085e8:	d100      	bne.n	80085ec <memcpy+0xc>
 80085ea:	4770      	bx	lr
 80085ec:	b510      	push	{r4, lr}
 80085ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80085f6:	4291      	cmp	r1, r2
 80085f8:	d1f9      	bne.n	80085ee <memcpy+0xe>
 80085fa:	bd10      	pop	{r4, pc}

080085fc <memset>:
 80085fc:	4402      	add	r2, r0
 80085fe:	4603      	mov	r3, r0
 8008600:	4293      	cmp	r3, r2
 8008602:	d100      	bne.n	8008606 <memset+0xa>
 8008604:	4770      	bx	lr
 8008606:	f803 1b01 	strb.w	r1, [r3], #1
 800860a:	e7f9      	b.n	8008600 <memset+0x4>

0800860c <__cvt>:
 800860c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008610:	ec55 4b10 	vmov	r4, r5, d0
 8008614:	2d00      	cmp	r5, #0
 8008616:	460e      	mov	r6, r1
 8008618:	4619      	mov	r1, r3
 800861a:	462b      	mov	r3, r5
 800861c:	bfbb      	ittet	lt
 800861e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008622:	461d      	movlt	r5, r3
 8008624:	2300      	movge	r3, #0
 8008626:	232d      	movlt	r3, #45	; 0x2d
 8008628:	700b      	strb	r3, [r1, #0]
 800862a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800862c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008630:	4691      	mov	r9, r2
 8008632:	f023 0820 	bic.w	r8, r3, #32
 8008636:	bfbc      	itt	lt
 8008638:	4622      	movlt	r2, r4
 800863a:	4614      	movlt	r4, r2
 800863c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008640:	d005      	beq.n	800864e <__cvt+0x42>
 8008642:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008646:	d100      	bne.n	800864a <__cvt+0x3e>
 8008648:	3601      	adds	r6, #1
 800864a:	2102      	movs	r1, #2
 800864c:	e000      	b.n	8008650 <__cvt+0x44>
 800864e:	2103      	movs	r1, #3
 8008650:	ab03      	add	r3, sp, #12
 8008652:	9301      	str	r3, [sp, #4]
 8008654:	ab02      	add	r3, sp, #8
 8008656:	9300      	str	r3, [sp, #0]
 8008658:	ec45 4b10 	vmov	d0, r4, r5
 800865c:	4653      	mov	r3, sl
 800865e:	4632      	mov	r2, r6
 8008660:	f000 fe0a 	bl	8009278 <_dtoa_r>
 8008664:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008668:	4607      	mov	r7, r0
 800866a:	d102      	bne.n	8008672 <__cvt+0x66>
 800866c:	f019 0f01 	tst.w	r9, #1
 8008670:	d022      	beq.n	80086b8 <__cvt+0xac>
 8008672:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008676:	eb07 0906 	add.w	r9, r7, r6
 800867a:	d110      	bne.n	800869e <__cvt+0x92>
 800867c:	783b      	ldrb	r3, [r7, #0]
 800867e:	2b30      	cmp	r3, #48	; 0x30
 8008680:	d10a      	bne.n	8008698 <__cvt+0x8c>
 8008682:	2200      	movs	r2, #0
 8008684:	2300      	movs	r3, #0
 8008686:	4620      	mov	r0, r4
 8008688:	4629      	mov	r1, r5
 800868a:	f7f8 fa2d 	bl	8000ae8 <__aeabi_dcmpeq>
 800868e:	b918      	cbnz	r0, 8008698 <__cvt+0x8c>
 8008690:	f1c6 0601 	rsb	r6, r6, #1
 8008694:	f8ca 6000 	str.w	r6, [sl]
 8008698:	f8da 3000 	ldr.w	r3, [sl]
 800869c:	4499      	add	r9, r3
 800869e:	2200      	movs	r2, #0
 80086a0:	2300      	movs	r3, #0
 80086a2:	4620      	mov	r0, r4
 80086a4:	4629      	mov	r1, r5
 80086a6:	f7f8 fa1f 	bl	8000ae8 <__aeabi_dcmpeq>
 80086aa:	b108      	cbz	r0, 80086b0 <__cvt+0xa4>
 80086ac:	f8cd 900c 	str.w	r9, [sp, #12]
 80086b0:	2230      	movs	r2, #48	; 0x30
 80086b2:	9b03      	ldr	r3, [sp, #12]
 80086b4:	454b      	cmp	r3, r9
 80086b6:	d307      	bcc.n	80086c8 <__cvt+0xbc>
 80086b8:	9b03      	ldr	r3, [sp, #12]
 80086ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80086bc:	1bdb      	subs	r3, r3, r7
 80086be:	4638      	mov	r0, r7
 80086c0:	6013      	str	r3, [r2, #0]
 80086c2:	b004      	add	sp, #16
 80086c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086c8:	1c59      	adds	r1, r3, #1
 80086ca:	9103      	str	r1, [sp, #12]
 80086cc:	701a      	strb	r2, [r3, #0]
 80086ce:	e7f0      	b.n	80086b2 <__cvt+0xa6>

080086d0 <__exponent>:
 80086d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086d2:	4603      	mov	r3, r0
 80086d4:	2900      	cmp	r1, #0
 80086d6:	bfb8      	it	lt
 80086d8:	4249      	neglt	r1, r1
 80086da:	f803 2b02 	strb.w	r2, [r3], #2
 80086de:	bfb4      	ite	lt
 80086e0:	222d      	movlt	r2, #45	; 0x2d
 80086e2:	222b      	movge	r2, #43	; 0x2b
 80086e4:	2909      	cmp	r1, #9
 80086e6:	7042      	strb	r2, [r0, #1]
 80086e8:	dd2a      	ble.n	8008740 <__exponent+0x70>
 80086ea:	f10d 0407 	add.w	r4, sp, #7
 80086ee:	46a4      	mov	ip, r4
 80086f0:	270a      	movs	r7, #10
 80086f2:	46a6      	mov	lr, r4
 80086f4:	460a      	mov	r2, r1
 80086f6:	fb91 f6f7 	sdiv	r6, r1, r7
 80086fa:	fb07 1516 	mls	r5, r7, r6, r1
 80086fe:	3530      	adds	r5, #48	; 0x30
 8008700:	2a63      	cmp	r2, #99	; 0x63
 8008702:	f104 34ff 	add.w	r4, r4, #4294967295
 8008706:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800870a:	4631      	mov	r1, r6
 800870c:	dcf1      	bgt.n	80086f2 <__exponent+0x22>
 800870e:	3130      	adds	r1, #48	; 0x30
 8008710:	f1ae 0502 	sub.w	r5, lr, #2
 8008714:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008718:	1c44      	adds	r4, r0, #1
 800871a:	4629      	mov	r1, r5
 800871c:	4561      	cmp	r1, ip
 800871e:	d30a      	bcc.n	8008736 <__exponent+0x66>
 8008720:	f10d 0209 	add.w	r2, sp, #9
 8008724:	eba2 020e 	sub.w	r2, r2, lr
 8008728:	4565      	cmp	r5, ip
 800872a:	bf88      	it	hi
 800872c:	2200      	movhi	r2, #0
 800872e:	4413      	add	r3, r2
 8008730:	1a18      	subs	r0, r3, r0
 8008732:	b003      	add	sp, #12
 8008734:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008736:	f811 2b01 	ldrb.w	r2, [r1], #1
 800873a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800873e:	e7ed      	b.n	800871c <__exponent+0x4c>
 8008740:	2330      	movs	r3, #48	; 0x30
 8008742:	3130      	adds	r1, #48	; 0x30
 8008744:	7083      	strb	r3, [r0, #2]
 8008746:	70c1      	strb	r1, [r0, #3]
 8008748:	1d03      	adds	r3, r0, #4
 800874a:	e7f1      	b.n	8008730 <__exponent+0x60>

0800874c <_printf_float>:
 800874c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008750:	ed2d 8b02 	vpush	{d8}
 8008754:	b08d      	sub	sp, #52	; 0x34
 8008756:	460c      	mov	r4, r1
 8008758:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800875c:	4616      	mov	r6, r2
 800875e:	461f      	mov	r7, r3
 8008760:	4605      	mov	r5, r0
 8008762:	f001 fb89 	bl	8009e78 <_localeconv_r>
 8008766:	f8d0 a000 	ldr.w	sl, [r0]
 800876a:	4650      	mov	r0, sl
 800876c:	f7f7 fd3a 	bl	80001e4 <strlen>
 8008770:	2300      	movs	r3, #0
 8008772:	930a      	str	r3, [sp, #40]	; 0x28
 8008774:	6823      	ldr	r3, [r4, #0]
 8008776:	9305      	str	r3, [sp, #20]
 8008778:	f8d8 3000 	ldr.w	r3, [r8]
 800877c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008780:	3307      	adds	r3, #7
 8008782:	f023 0307 	bic.w	r3, r3, #7
 8008786:	f103 0208 	add.w	r2, r3, #8
 800878a:	f8c8 2000 	str.w	r2, [r8]
 800878e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008792:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008796:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800879a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800879e:	9307      	str	r3, [sp, #28]
 80087a0:	f8cd 8018 	str.w	r8, [sp, #24]
 80087a4:	ee08 0a10 	vmov	s16, r0
 80087a8:	4b9f      	ldr	r3, [pc, #636]	; (8008a28 <_printf_float+0x2dc>)
 80087aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087ae:	f04f 32ff 	mov.w	r2, #4294967295
 80087b2:	f7f8 f9cb 	bl	8000b4c <__aeabi_dcmpun>
 80087b6:	bb88      	cbnz	r0, 800881c <_printf_float+0xd0>
 80087b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087bc:	4b9a      	ldr	r3, [pc, #616]	; (8008a28 <_printf_float+0x2dc>)
 80087be:	f04f 32ff 	mov.w	r2, #4294967295
 80087c2:	f7f8 f9a5 	bl	8000b10 <__aeabi_dcmple>
 80087c6:	bb48      	cbnz	r0, 800881c <_printf_float+0xd0>
 80087c8:	2200      	movs	r2, #0
 80087ca:	2300      	movs	r3, #0
 80087cc:	4640      	mov	r0, r8
 80087ce:	4649      	mov	r1, r9
 80087d0:	f7f8 f994 	bl	8000afc <__aeabi_dcmplt>
 80087d4:	b110      	cbz	r0, 80087dc <_printf_float+0x90>
 80087d6:	232d      	movs	r3, #45	; 0x2d
 80087d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087dc:	4b93      	ldr	r3, [pc, #588]	; (8008a2c <_printf_float+0x2e0>)
 80087de:	4894      	ldr	r0, [pc, #592]	; (8008a30 <_printf_float+0x2e4>)
 80087e0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80087e4:	bf94      	ite	ls
 80087e6:	4698      	movls	r8, r3
 80087e8:	4680      	movhi	r8, r0
 80087ea:	2303      	movs	r3, #3
 80087ec:	6123      	str	r3, [r4, #16]
 80087ee:	9b05      	ldr	r3, [sp, #20]
 80087f0:	f023 0204 	bic.w	r2, r3, #4
 80087f4:	6022      	str	r2, [r4, #0]
 80087f6:	f04f 0900 	mov.w	r9, #0
 80087fa:	9700      	str	r7, [sp, #0]
 80087fc:	4633      	mov	r3, r6
 80087fe:	aa0b      	add	r2, sp, #44	; 0x2c
 8008800:	4621      	mov	r1, r4
 8008802:	4628      	mov	r0, r5
 8008804:	f000 f9d8 	bl	8008bb8 <_printf_common>
 8008808:	3001      	adds	r0, #1
 800880a:	f040 8090 	bne.w	800892e <_printf_float+0x1e2>
 800880e:	f04f 30ff 	mov.w	r0, #4294967295
 8008812:	b00d      	add	sp, #52	; 0x34
 8008814:	ecbd 8b02 	vpop	{d8}
 8008818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800881c:	4642      	mov	r2, r8
 800881e:	464b      	mov	r3, r9
 8008820:	4640      	mov	r0, r8
 8008822:	4649      	mov	r1, r9
 8008824:	f7f8 f992 	bl	8000b4c <__aeabi_dcmpun>
 8008828:	b140      	cbz	r0, 800883c <_printf_float+0xf0>
 800882a:	464b      	mov	r3, r9
 800882c:	2b00      	cmp	r3, #0
 800882e:	bfbc      	itt	lt
 8008830:	232d      	movlt	r3, #45	; 0x2d
 8008832:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008836:	487f      	ldr	r0, [pc, #508]	; (8008a34 <_printf_float+0x2e8>)
 8008838:	4b7f      	ldr	r3, [pc, #508]	; (8008a38 <_printf_float+0x2ec>)
 800883a:	e7d1      	b.n	80087e0 <_printf_float+0x94>
 800883c:	6863      	ldr	r3, [r4, #4]
 800883e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008842:	9206      	str	r2, [sp, #24]
 8008844:	1c5a      	adds	r2, r3, #1
 8008846:	d13f      	bne.n	80088c8 <_printf_float+0x17c>
 8008848:	2306      	movs	r3, #6
 800884a:	6063      	str	r3, [r4, #4]
 800884c:	9b05      	ldr	r3, [sp, #20]
 800884e:	6861      	ldr	r1, [r4, #4]
 8008850:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008854:	2300      	movs	r3, #0
 8008856:	9303      	str	r3, [sp, #12]
 8008858:	ab0a      	add	r3, sp, #40	; 0x28
 800885a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800885e:	ab09      	add	r3, sp, #36	; 0x24
 8008860:	ec49 8b10 	vmov	d0, r8, r9
 8008864:	9300      	str	r3, [sp, #0]
 8008866:	6022      	str	r2, [r4, #0]
 8008868:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800886c:	4628      	mov	r0, r5
 800886e:	f7ff fecd 	bl	800860c <__cvt>
 8008872:	9b06      	ldr	r3, [sp, #24]
 8008874:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008876:	2b47      	cmp	r3, #71	; 0x47
 8008878:	4680      	mov	r8, r0
 800887a:	d108      	bne.n	800888e <_printf_float+0x142>
 800887c:	1cc8      	adds	r0, r1, #3
 800887e:	db02      	blt.n	8008886 <_printf_float+0x13a>
 8008880:	6863      	ldr	r3, [r4, #4]
 8008882:	4299      	cmp	r1, r3
 8008884:	dd41      	ble.n	800890a <_printf_float+0x1be>
 8008886:	f1ab 0b02 	sub.w	fp, fp, #2
 800888a:	fa5f fb8b 	uxtb.w	fp, fp
 800888e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008892:	d820      	bhi.n	80088d6 <_printf_float+0x18a>
 8008894:	3901      	subs	r1, #1
 8008896:	465a      	mov	r2, fp
 8008898:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800889c:	9109      	str	r1, [sp, #36]	; 0x24
 800889e:	f7ff ff17 	bl	80086d0 <__exponent>
 80088a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088a4:	1813      	adds	r3, r2, r0
 80088a6:	2a01      	cmp	r2, #1
 80088a8:	4681      	mov	r9, r0
 80088aa:	6123      	str	r3, [r4, #16]
 80088ac:	dc02      	bgt.n	80088b4 <_printf_float+0x168>
 80088ae:	6822      	ldr	r2, [r4, #0]
 80088b0:	07d2      	lsls	r2, r2, #31
 80088b2:	d501      	bpl.n	80088b8 <_printf_float+0x16c>
 80088b4:	3301      	adds	r3, #1
 80088b6:	6123      	str	r3, [r4, #16]
 80088b8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d09c      	beq.n	80087fa <_printf_float+0xae>
 80088c0:	232d      	movs	r3, #45	; 0x2d
 80088c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088c6:	e798      	b.n	80087fa <_printf_float+0xae>
 80088c8:	9a06      	ldr	r2, [sp, #24]
 80088ca:	2a47      	cmp	r2, #71	; 0x47
 80088cc:	d1be      	bne.n	800884c <_printf_float+0x100>
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d1bc      	bne.n	800884c <_printf_float+0x100>
 80088d2:	2301      	movs	r3, #1
 80088d4:	e7b9      	b.n	800884a <_printf_float+0xfe>
 80088d6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80088da:	d118      	bne.n	800890e <_printf_float+0x1c2>
 80088dc:	2900      	cmp	r1, #0
 80088de:	6863      	ldr	r3, [r4, #4]
 80088e0:	dd0b      	ble.n	80088fa <_printf_float+0x1ae>
 80088e2:	6121      	str	r1, [r4, #16]
 80088e4:	b913      	cbnz	r3, 80088ec <_printf_float+0x1a0>
 80088e6:	6822      	ldr	r2, [r4, #0]
 80088e8:	07d0      	lsls	r0, r2, #31
 80088ea:	d502      	bpl.n	80088f2 <_printf_float+0x1a6>
 80088ec:	3301      	adds	r3, #1
 80088ee:	440b      	add	r3, r1
 80088f0:	6123      	str	r3, [r4, #16]
 80088f2:	65a1      	str	r1, [r4, #88]	; 0x58
 80088f4:	f04f 0900 	mov.w	r9, #0
 80088f8:	e7de      	b.n	80088b8 <_printf_float+0x16c>
 80088fa:	b913      	cbnz	r3, 8008902 <_printf_float+0x1b6>
 80088fc:	6822      	ldr	r2, [r4, #0]
 80088fe:	07d2      	lsls	r2, r2, #31
 8008900:	d501      	bpl.n	8008906 <_printf_float+0x1ba>
 8008902:	3302      	adds	r3, #2
 8008904:	e7f4      	b.n	80088f0 <_printf_float+0x1a4>
 8008906:	2301      	movs	r3, #1
 8008908:	e7f2      	b.n	80088f0 <_printf_float+0x1a4>
 800890a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800890e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008910:	4299      	cmp	r1, r3
 8008912:	db05      	blt.n	8008920 <_printf_float+0x1d4>
 8008914:	6823      	ldr	r3, [r4, #0]
 8008916:	6121      	str	r1, [r4, #16]
 8008918:	07d8      	lsls	r0, r3, #31
 800891a:	d5ea      	bpl.n	80088f2 <_printf_float+0x1a6>
 800891c:	1c4b      	adds	r3, r1, #1
 800891e:	e7e7      	b.n	80088f0 <_printf_float+0x1a4>
 8008920:	2900      	cmp	r1, #0
 8008922:	bfd4      	ite	le
 8008924:	f1c1 0202 	rsble	r2, r1, #2
 8008928:	2201      	movgt	r2, #1
 800892a:	4413      	add	r3, r2
 800892c:	e7e0      	b.n	80088f0 <_printf_float+0x1a4>
 800892e:	6823      	ldr	r3, [r4, #0]
 8008930:	055a      	lsls	r2, r3, #21
 8008932:	d407      	bmi.n	8008944 <_printf_float+0x1f8>
 8008934:	6923      	ldr	r3, [r4, #16]
 8008936:	4642      	mov	r2, r8
 8008938:	4631      	mov	r1, r6
 800893a:	4628      	mov	r0, r5
 800893c:	47b8      	blx	r7
 800893e:	3001      	adds	r0, #1
 8008940:	d12c      	bne.n	800899c <_printf_float+0x250>
 8008942:	e764      	b.n	800880e <_printf_float+0xc2>
 8008944:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008948:	f240 80e0 	bls.w	8008b0c <_printf_float+0x3c0>
 800894c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008950:	2200      	movs	r2, #0
 8008952:	2300      	movs	r3, #0
 8008954:	f7f8 f8c8 	bl	8000ae8 <__aeabi_dcmpeq>
 8008958:	2800      	cmp	r0, #0
 800895a:	d034      	beq.n	80089c6 <_printf_float+0x27a>
 800895c:	4a37      	ldr	r2, [pc, #220]	; (8008a3c <_printf_float+0x2f0>)
 800895e:	2301      	movs	r3, #1
 8008960:	4631      	mov	r1, r6
 8008962:	4628      	mov	r0, r5
 8008964:	47b8      	blx	r7
 8008966:	3001      	adds	r0, #1
 8008968:	f43f af51 	beq.w	800880e <_printf_float+0xc2>
 800896c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008970:	429a      	cmp	r2, r3
 8008972:	db02      	blt.n	800897a <_printf_float+0x22e>
 8008974:	6823      	ldr	r3, [r4, #0]
 8008976:	07d8      	lsls	r0, r3, #31
 8008978:	d510      	bpl.n	800899c <_printf_float+0x250>
 800897a:	ee18 3a10 	vmov	r3, s16
 800897e:	4652      	mov	r2, sl
 8008980:	4631      	mov	r1, r6
 8008982:	4628      	mov	r0, r5
 8008984:	47b8      	blx	r7
 8008986:	3001      	adds	r0, #1
 8008988:	f43f af41 	beq.w	800880e <_printf_float+0xc2>
 800898c:	f04f 0800 	mov.w	r8, #0
 8008990:	f104 091a 	add.w	r9, r4, #26
 8008994:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008996:	3b01      	subs	r3, #1
 8008998:	4543      	cmp	r3, r8
 800899a:	dc09      	bgt.n	80089b0 <_printf_float+0x264>
 800899c:	6823      	ldr	r3, [r4, #0]
 800899e:	079b      	lsls	r3, r3, #30
 80089a0:	f100 8105 	bmi.w	8008bae <_printf_float+0x462>
 80089a4:	68e0      	ldr	r0, [r4, #12]
 80089a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089a8:	4298      	cmp	r0, r3
 80089aa:	bfb8      	it	lt
 80089ac:	4618      	movlt	r0, r3
 80089ae:	e730      	b.n	8008812 <_printf_float+0xc6>
 80089b0:	2301      	movs	r3, #1
 80089b2:	464a      	mov	r2, r9
 80089b4:	4631      	mov	r1, r6
 80089b6:	4628      	mov	r0, r5
 80089b8:	47b8      	blx	r7
 80089ba:	3001      	adds	r0, #1
 80089bc:	f43f af27 	beq.w	800880e <_printf_float+0xc2>
 80089c0:	f108 0801 	add.w	r8, r8, #1
 80089c4:	e7e6      	b.n	8008994 <_printf_float+0x248>
 80089c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	dc39      	bgt.n	8008a40 <_printf_float+0x2f4>
 80089cc:	4a1b      	ldr	r2, [pc, #108]	; (8008a3c <_printf_float+0x2f0>)
 80089ce:	2301      	movs	r3, #1
 80089d0:	4631      	mov	r1, r6
 80089d2:	4628      	mov	r0, r5
 80089d4:	47b8      	blx	r7
 80089d6:	3001      	adds	r0, #1
 80089d8:	f43f af19 	beq.w	800880e <_printf_float+0xc2>
 80089dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80089e0:	4313      	orrs	r3, r2
 80089e2:	d102      	bne.n	80089ea <_printf_float+0x29e>
 80089e4:	6823      	ldr	r3, [r4, #0]
 80089e6:	07d9      	lsls	r1, r3, #31
 80089e8:	d5d8      	bpl.n	800899c <_printf_float+0x250>
 80089ea:	ee18 3a10 	vmov	r3, s16
 80089ee:	4652      	mov	r2, sl
 80089f0:	4631      	mov	r1, r6
 80089f2:	4628      	mov	r0, r5
 80089f4:	47b8      	blx	r7
 80089f6:	3001      	adds	r0, #1
 80089f8:	f43f af09 	beq.w	800880e <_printf_float+0xc2>
 80089fc:	f04f 0900 	mov.w	r9, #0
 8008a00:	f104 0a1a 	add.w	sl, r4, #26
 8008a04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a06:	425b      	negs	r3, r3
 8008a08:	454b      	cmp	r3, r9
 8008a0a:	dc01      	bgt.n	8008a10 <_printf_float+0x2c4>
 8008a0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a0e:	e792      	b.n	8008936 <_printf_float+0x1ea>
 8008a10:	2301      	movs	r3, #1
 8008a12:	4652      	mov	r2, sl
 8008a14:	4631      	mov	r1, r6
 8008a16:	4628      	mov	r0, r5
 8008a18:	47b8      	blx	r7
 8008a1a:	3001      	adds	r0, #1
 8008a1c:	f43f aef7 	beq.w	800880e <_printf_float+0xc2>
 8008a20:	f109 0901 	add.w	r9, r9, #1
 8008a24:	e7ee      	b.n	8008a04 <_printf_float+0x2b8>
 8008a26:	bf00      	nop
 8008a28:	7fefffff 	.word	0x7fefffff
 8008a2c:	0800cafc 	.word	0x0800cafc
 8008a30:	0800cb00 	.word	0x0800cb00
 8008a34:	0800cb08 	.word	0x0800cb08
 8008a38:	0800cb04 	.word	0x0800cb04
 8008a3c:	0800cdc9 	.word	0x0800cdc9
 8008a40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a42:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008a44:	429a      	cmp	r2, r3
 8008a46:	bfa8      	it	ge
 8008a48:	461a      	movge	r2, r3
 8008a4a:	2a00      	cmp	r2, #0
 8008a4c:	4691      	mov	r9, r2
 8008a4e:	dc37      	bgt.n	8008ac0 <_printf_float+0x374>
 8008a50:	f04f 0b00 	mov.w	fp, #0
 8008a54:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a58:	f104 021a 	add.w	r2, r4, #26
 8008a5c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008a5e:	9305      	str	r3, [sp, #20]
 8008a60:	eba3 0309 	sub.w	r3, r3, r9
 8008a64:	455b      	cmp	r3, fp
 8008a66:	dc33      	bgt.n	8008ad0 <_printf_float+0x384>
 8008a68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a6c:	429a      	cmp	r2, r3
 8008a6e:	db3b      	blt.n	8008ae8 <_printf_float+0x39c>
 8008a70:	6823      	ldr	r3, [r4, #0]
 8008a72:	07da      	lsls	r2, r3, #31
 8008a74:	d438      	bmi.n	8008ae8 <_printf_float+0x39c>
 8008a76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a78:	9a05      	ldr	r2, [sp, #20]
 8008a7a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a7c:	1a9a      	subs	r2, r3, r2
 8008a7e:	eba3 0901 	sub.w	r9, r3, r1
 8008a82:	4591      	cmp	r9, r2
 8008a84:	bfa8      	it	ge
 8008a86:	4691      	movge	r9, r2
 8008a88:	f1b9 0f00 	cmp.w	r9, #0
 8008a8c:	dc35      	bgt.n	8008afa <_printf_float+0x3ae>
 8008a8e:	f04f 0800 	mov.w	r8, #0
 8008a92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a96:	f104 0a1a 	add.w	sl, r4, #26
 8008a9a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a9e:	1a9b      	subs	r3, r3, r2
 8008aa0:	eba3 0309 	sub.w	r3, r3, r9
 8008aa4:	4543      	cmp	r3, r8
 8008aa6:	f77f af79 	ble.w	800899c <_printf_float+0x250>
 8008aaa:	2301      	movs	r3, #1
 8008aac:	4652      	mov	r2, sl
 8008aae:	4631      	mov	r1, r6
 8008ab0:	4628      	mov	r0, r5
 8008ab2:	47b8      	blx	r7
 8008ab4:	3001      	adds	r0, #1
 8008ab6:	f43f aeaa 	beq.w	800880e <_printf_float+0xc2>
 8008aba:	f108 0801 	add.w	r8, r8, #1
 8008abe:	e7ec      	b.n	8008a9a <_printf_float+0x34e>
 8008ac0:	4613      	mov	r3, r2
 8008ac2:	4631      	mov	r1, r6
 8008ac4:	4642      	mov	r2, r8
 8008ac6:	4628      	mov	r0, r5
 8008ac8:	47b8      	blx	r7
 8008aca:	3001      	adds	r0, #1
 8008acc:	d1c0      	bne.n	8008a50 <_printf_float+0x304>
 8008ace:	e69e      	b.n	800880e <_printf_float+0xc2>
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	4631      	mov	r1, r6
 8008ad4:	4628      	mov	r0, r5
 8008ad6:	9205      	str	r2, [sp, #20]
 8008ad8:	47b8      	blx	r7
 8008ada:	3001      	adds	r0, #1
 8008adc:	f43f ae97 	beq.w	800880e <_printf_float+0xc2>
 8008ae0:	9a05      	ldr	r2, [sp, #20]
 8008ae2:	f10b 0b01 	add.w	fp, fp, #1
 8008ae6:	e7b9      	b.n	8008a5c <_printf_float+0x310>
 8008ae8:	ee18 3a10 	vmov	r3, s16
 8008aec:	4652      	mov	r2, sl
 8008aee:	4631      	mov	r1, r6
 8008af0:	4628      	mov	r0, r5
 8008af2:	47b8      	blx	r7
 8008af4:	3001      	adds	r0, #1
 8008af6:	d1be      	bne.n	8008a76 <_printf_float+0x32a>
 8008af8:	e689      	b.n	800880e <_printf_float+0xc2>
 8008afa:	9a05      	ldr	r2, [sp, #20]
 8008afc:	464b      	mov	r3, r9
 8008afe:	4442      	add	r2, r8
 8008b00:	4631      	mov	r1, r6
 8008b02:	4628      	mov	r0, r5
 8008b04:	47b8      	blx	r7
 8008b06:	3001      	adds	r0, #1
 8008b08:	d1c1      	bne.n	8008a8e <_printf_float+0x342>
 8008b0a:	e680      	b.n	800880e <_printf_float+0xc2>
 8008b0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b0e:	2a01      	cmp	r2, #1
 8008b10:	dc01      	bgt.n	8008b16 <_printf_float+0x3ca>
 8008b12:	07db      	lsls	r3, r3, #31
 8008b14:	d538      	bpl.n	8008b88 <_printf_float+0x43c>
 8008b16:	2301      	movs	r3, #1
 8008b18:	4642      	mov	r2, r8
 8008b1a:	4631      	mov	r1, r6
 8008b1c:	4628      	mov	r0, r5
 8008b1e:	47b8      	blx	r7
 8008b20:	3001      	adds	r0, #1
 8008b22:	f43f ae74 	beq.w	800880e <_printf_float+0xc2>
 8008b26:	ee18 3a10 	vmov	r3, s16
 8008b2a:	4652      	mov	r2, sl
 8008b2c:	4631      	mov	r1, r6
 8008b2e:	4628      	mov	r0, r5
 8008b30:	47b8      	blx	r7
 8008b32:	3001      	adds	r0, #1
 8008b34:	f43f ae6b 	beq.w	800880e <_printf_float+0xc2>
 8008b38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	2300      	movs	r3, #0
 8008b40:	f7f7 ffd2 	bl	8000ae8 <__aeabi_dcmpeq>
 8008b44:	b9d8      	cbnz	r0, 8008b7e <_printf_float+0x432>
 8008b46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b48:	f108 0201 	add.w	r2, r8, #1
 8008b4c:	3b01      	subs	r3, #1
 8008b4e:	4631      	mov	r1, r6
 8008b50:	4628      	mov	r0, r5
 8008b52:	47b8      	blx	r7
 8008b54:	3001      	adds	r0, #1
 8008b56:	d10e      	bne.n	8008b76 <_printf_float+0x42a>
 8008b58:	e659      	b.n	800880e <_printf_float+0xc2>
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	4652      	mov	r2, sl
 8008b5e:	4631      	mov	r1, r6
 8008b60:	4628      	mov	r0, r5
 8008b62:	47b8      	blx	r7
 8008b64:	3001      	adds	r0, #1
 8008b66:	f43f ae52 	beq.w	800880e <_printf_float+0xc2>
 8008b6a:	f108 0801 	add.w	r8, r8, #1
 8008b6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b70:	3b01      	subs	r3, #1
 8008b72:	4543      	cmp	r3, r8
 8008b74:	dcf1      	bgt.n	8008b5a <_printf_float+0x40e>
 8008b76:	464b      	mov	r3, r9
 8008b78:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008b7c:	e6dc      	b.n	8008938 <_printf_float+0x1ec>
 8008b7e:	f04f 0800 	mov.w	r8, #0
 8008b82:	f104 0a1a 	add.w	sl, r4, #26
 8008b86:	e7f2      	b.n	8008b6e <_printf_float+0x422>
 8008b88:	2301      	movs	r3, #1
 8008b8a:	4642      	mov	r2, r8
 8008b8c:	e7df      	b.n	8008b4e <_printf_float+0x402>
 8008b8e:	2301      	movs	r3, #1
 8008b90:	464a      	mov	r2, r9
 8008b92:	4631      	mov	r1, r6
 8008b94:	4628      	mov	r0, r5
 8008b96:	47b8      	blx	r7
 8008b98:	3001      	adds	r0, #1
 8008b9a:	f43f ae38 	beq.w	800880e <_printf_float+0xc2>
 8008b9e:	f108 0801 	add.w	r8, r8, #1
 8008ba2:	68e3      	ldr	r3, [r4, #12]
 8008ba4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008ba6:	1a5b      	subs	r3, r3, r1
 8008ba8:	4543      	cmp	r3, r8
 8008baa:	dcf0      	bgt.n	8008b8e <_printf_float+0x442>
 8008bac:	e6fa      	b.n	80089a4 <_printf_float+0x258>
 8008bae:	f04f 0800 	mov.w	r8, #0
 8008bb2:	f104 0919 	add.w	r9, r4, #25
 8008bb6:	e7f4      	b.n	8008ba2 <_printf_float+0x456>

08008bb8 <_printf_common>:
 8008bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bbc:	4616      	mov	r6, r2
 8008bbe:	4699      	mov	r9, r3
 8008bc0:	688a      	ldr	r2, [r1, #8]
 8008bc2:	690b      	ldr	r3, [r1, #16]
 8008bc4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	bfb8      	it	lt
 8008bcc:	4613      	movlt	r3, r2
 8008bce:	6033      	str	r3, [r6, #0]
 8008bd0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008bd4:	4607      	mov	r7, r0
 8008bd6:	460c      	mov	r4, r1
 8008bd8:	b10a      	cbz	r2, 8008bde <_printf_common+0x26>
 8008bda:	3301      	adds	r3, #1
 8008bdc:	6033      	str	r3, [r6, #0]
 8008bde:	6823      	ldr	r3, [r4, #0]
 8008be0:	0699      	lsls	r1, r3, #26
 8008be2:	bf42      	ittt	mi
 8008be4:	6833      	ldrmi	r3, [r6, #0]
 8008be6:	3302      	addmi	r3, #2
 8008be8:	6033      	strmi	r3, [r6, #0]
 8008bea:	6825      	ldr	r5, [r4, #0]
 8008bec:	f015 0506 	ands.w	r5, r5, #6
 8008bf0:	d106      	bne.n	8008c00 <_printf_common+0x48>
 8008bf2:	f104 0a19 	add.w	sl, r4, #25
 8008bf6:	68e3      	ldr	r3, [r4, #12]
 8008bf8:	6832      	ldr	r2, [r6, #0]
 8008bfa:	1a9b      	subs	r3, r3, r2
 8008bfc:	42ab      	cmp	r3, r5
 8008bfe:	dc26      	bgt.n	8008c4e <_printf_common+0x96>
 8008c00:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008c04:	1e13      	subs	r3, r2, #0
 8008c06:	6822      	ldr	r2, [r4, #0]
 8008c08:	bf18      	it	ne
 8008c0a:	2301      	movne	r3, #1
 8008c0c:	0692      	lsls	r2, r2, #26
 8008c0e:	d42b      	bmi.n	8008c68 <_printf_common+0xb0>
 8008c10:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008c14:	4649      	mov	r1, r9
 8008c16:	4638      	mov	r0, r7
 8008c18:	47c0      	blx	r8
 8008c1a:	3001      	adds	r0, #1
 8008c1c:	d01e      	beq.n	8008c5c <_printf_common+0xa4>
 8008c1e:	6823      	ldr	r3, [r4, #0]
 8008c20:	68e5      	ldr	r5, [r4, #12]
 8008c22:	6832      	ldr	r2, [r6, #0]
 8008c24:	f003 0306 	and.w	r3, r3, #6
 8008c28:	2b04      	cmp	r3, #4
 8008c2a:	bf08      	it	eq
 8008c2c:	1aad      	subeq	r5, r5, r2
 8008c2e:	68a3      	ldr	r3, [r4, #8]
 8008c30:	6922      	ldr	r2, [r4, #16]
 8008c32:	bf0c      	ite	eq
 8008c34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c38:	2500      	movne	r5, #0
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	bfc4      	itt	gt
 8008c3e:	1a9b      	subgt	r3, r3, r2
 8008c40:	18ed      	addgt	r5, r5, r3
 8008c42:	2600      	movs	r6, #0
 8008c44:	341a      	adds	r4, #26
 8008c46:	42b5      	cmp	r5, r6
 8008c48:	d11a      	bne.n	8008c80 <_printf_common+0xc8>
 8008c4a:	2000      	movs	r0, #0
 8008c4c:	e008      	b.n	8008c60 <_printf_common+0xa8>
 8008c4e:	2301      	movs	r3, #1
 8008c50:	4652      	mov	r2, sl
 8008c52:	4649      	mov	r1, r9
 8008c54:	4638      	mov	r0, r7
 8008c56:	47c0      	blx	r8
 8008c58:	3001      	adds	r0, #1
 8008c5a:	d103      	bne.n	8008c64 <_printf_common+0xac>
 8008c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c64:	3501      	adds	r5, #1
 8008c66:	e7c6      	b.n	8008bf6 <_printf_common+0x3e>
 8008c68:	18e1      	adds	r1, r4, r3
 8008c6a:	1c5a      	adds	r2, r3, #1
 8008c6c:	2030      	movs	r0, #48	; 0x30
 8008c6e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008c72:	4422      	add	r2, r4
 8008c74:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008c78:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008c7c:	3302      	adds	r3, #2
 8008c7e:	e7c7      	b.n	8008c10 <_printf_common+0x58>
 8008c80:	2301      	movs	r3, #1
 8008c82:	4622      	mov	r2, r4
 8008c84:	4649      	mov	r1, r9
 8008c86:	4638      	mov	r0, r7
 8008c88:	47c0      	blx	r8
 8008c8a:	3001      	adds	r0, #1
 8008c8c:	d0e6      	beq.n	8008c5c <_printf_common+0xa4>
 8008c8e:	3601      	adds	r6, #1
 8008c90:	e7d9      	b.n	8008c46 <_printf_common+0x8e>
	...

08008c94 <_printf_i>:
 8008c94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c98:	7e0f      	ldrb	r7, [r1, #24]
 8008c9a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008c9c:	2f78      	cmp	r7, #120	; 0x78
 8008c9e:	4691      	mov	r9, r2
 8008ca0:	4680      	mov	r8, r0
 8008ca2:	460c      	mov	r4, r1
 8008ca4:	469a      	mov	sl, r3
 8008ca6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008caa:	d807      	bhi.n	8008cbc <_printf_i+0x28>
 8008cac:	2f62      	cmp	r7, #98	; 0x62
 8008cae:	d80a      	bhi.n	8008cc6 <_printf_i+0x32>
 8008cb0:	2f00      	cmp	r7, #0
 8008cb2:	f000 80d8 	beq.w	8008e66 <_printf_i+0x1d2>
 8008cb6:	2f58      	cmp	r7, #88	; 0x58
 8008cb8:	f000 80a3 	beq.w	8008e02 <_printf_i+0x16e>
 8008cbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008cc0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008cc4:	e03a      	b.n	8008d3c <_printf_i+0xa8>
 8008cc6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008cca:	2b15      	cmp	r3, #21
 8008ccc:	d8f6      	bhi.n	8008cbc <_printf_i+0x28>
 8008cce:	a101      	add	r1, pc, #4	; (adr r1, 8008cd4 <_printf_i+0x40>)
 8008cd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008cd4:	08008d2d 	.word	0x08008d2d
 8008cd8:	08008d41 	.word	0x08008d41
 8008cdc:	08008cbd 	.word	0x08008cbd
 8008ce0:	08008cbd 	.word	0x08008cbd
 8008ce4:	08008cbd 	.word	0x08008cbd
 8008ce8:	08008cbd 	.word	0x08008cbd
 8008cec:	08008d41 	.word	0x08008d41
 8008cf0:	08008cbd 	.word	0x08008cbd
 8008cf4:	08008cbd 	.word	0x08008cbd
 8008cf8:	08008cbd 	.word	0x08008cbd
 8008cfc:	08008cbd 	.word	0x08008cbd
 8008d00:	08008e4d 	.word	0x08008e4d
 8008d04:	08008d71 	.word	0x08008d71
 8008d08:	08008e2f 	.word	0x08008e2f
 8008d0c:	08008cbd 	.word	0x08008cbd
 8008d10:	08008cbd 	.word	0x08008cbd
 8008d14:	08008e6f 	.word	0x08008e6f
 8008d18:	08008cbd 	.word	0x08008cbd
 8008d1c:	08008d71 	.word	0x08008d71
 8008d20:	08008cbd 	.word	0x08008cbd
 8008d24:	08008cbd 	.word	0x08008cbd
 8008d28:	08008e37 	.word	0x08008e37
 8008d2c:	682b      	ldr	r3, [r5, #0]
 8008d2e:	1d1a      	adds	r2, r3, #4
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	602a      	str	r2, [r5, #0]
 8008d34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008d38:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	e0a3      	b.n	8008e88 <_printf_i+0x1f4>
 8008d40:	6820      	ldr	r0, [r4, #0]
 8008d42:	6829      	ldr	r1, [r5, #0]
 8008d44:	0606      	lsls	r6, r0, #24
 8008d46:	f101 0304 	add.w	r3, r1, #4
 8008d4a:	d50a      	bpl.n	8008d62 <_printf_i+0xce>
 8008d4c:	680e      	ldr	r6, [r1, #0]
 8008d4e:	602b      	str	r3, [r5, #0]
 8008d50:	2e00      	cmp	r6, #0
 8008d52:	da03      	bge.n	8008d5c <_printf_i+0xc8>
 8008d54:	232d      	movs	r3, #45	; 0x2d
 8008d56:	4276      	negs	r6, r6
 8008d58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d5c:	485e      	ldr	r0, [pc, #376]	; (8008ed8 <_printf_i+0x244>)
 8008d5e:	230a      	movs	r3, #10
 8008d60:	e019      	b.n	8008d96 <_printf_i+0x102>
 8008d62:	680e      	ldr	r6, [r1, #0]
 8008d64:	602b      	str	r3, [r5, #0]
 8008d66:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008d6a:	bf18      	it	ne
 8008d6c:	b236      	sxthne	r6, r6
 8008d6e:	e7ef      	b.n	8008d50 <_printf_i+0xbc>
 8008d70:	682b      	ldr	r3, [r5, #0]
 8008d72:	6820      	ldr	r0, [r4, #0]
 8008d74:	1d19      	adds	r1, r3, #4
 8008d76:	6029      	str	r1, [r5, #0]
 8008d78:	0601      	lsls	r1, r0, #24
 8008d7a:	d501      	bpl.n	8008d80 <_printf_i+0xec>
 8008d7c:	681e      	ldr	r6, [r3, #0]
 8008d7e:	e002      	b.n	8008d86 <_printf_i+0xf2>
 8008d80:	0646      	lsls	r6, r0, #25
 8008d82:	d5fb      	bpl.n	8008d7c <_printf_i+0xe8>
 8008d84:	881e      	ldrh	r6, [r3, #0]
 8008d86:	4854      	ldr	r0, [pc, #336]	; (8008ed8 <_printf_i+0x244>)
 8008d88:	2f6f      	cmp	r7, #111	; 0x6f
 8008d8a:	bf0c      	ite	eq
 8008d8c:	2308      	moveq	r3, #8
 8008d8e:	230a      	movne	r3, #10
 8008d90:	2100      	movs	r1, #0
 8008d92:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008d96:	6865      	ldr	r5, [r4, #4]
 8008d98:	60a5      	str	r5, [r4, #8]
 8008d9a:	2d00      	cmp	r5, #0
 8008d9c:	bfa2      	ittt	ge
 8008d9e:	6821      	ldrge	r1, [r4, #0]
 8008da0:	f021 0104 	bicge.w	r1, r1, #4
 8008da4:	6021      	strge	r1, [r4, #0]
 8008da6:	b90e      	cbnz	r6, 8008dac <_printf_i+0x118>
 8008da8:	2d00      	cmp	r5, #0
 8008daa:	d04d      	beq.n	8008e48 <_printf_i+0x1b4>
 8008dac:	4615      	mov	r5, r2
 8008dae:	fbb6 f1f3 	udiv	r1, r6, r3
 8008db2:	fb03 6711 	mls	r7, r3, r1, r6
 8008db6:	5dc7      	ldrb	r7, [r0, r7]
 8008db8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008dbc:	4637      	mov	r7, r6
 8008dbe:	42bb      	cmp	r3, r7
 8008dc0:	460e      	mov	r6, r1
 8008dc2:	d9f4      	bls.n	8008dae <_printf_i+0x11a>
 8008dc4:	2b08      	cmp	r3, #8
 8008dc6:	d10b      	bne.n	8008de0 <_printf_i+0x14c>
 8008dc8:	6823      	ldr	r3, [r4, #0]
 8008dca:	07de      	lsls	r6, r3, #31
 8008dcc:	d508      	bpl.n	8008de0 <_printf_i+0x14c>
 8008dce:	6923      	ldr	r3, [r4, #16]
 8008dd0:	6861      	ldr	r1, [r4, #4]
 8008dd2:	4299      	cmp	r1, r3
 8008dd4:	bfde      	ittt	le
 8008dd6:	2330      	movle	r3, #48	; 0x30
 8008dd8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008ddc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008de0:	1b52      	subs	r2, r2, r5
 8008de2:	6122      	str	r2, [r4, #16]
 8008de4:	f8cd a000 	str.w	sl, [sp]
 8008de8:	464b      	mov	r3, r9
 8008dea:	aa03      	add	r2, sp, #12
 8008dec:	4621      	mov	r1, r4
 8008dee:	4640      	mov	r0, r8
 8008df0:	f7ff fee2 	bl	8008bb8 <_printf_common>
 8008df4:	3001      	adds	r0, #1
 8008df6:	d14c      	bne.n	8008e92 <_printf_i+0x1fe>
 8008df8:	f04f 30ff 	mov.w	r0, #4294967295
 8008dfc:	b004      	add	sp, #16
 8008dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e02:	4835      	ldr	r0, [pc, #212]	; (8008ed8 <_printf_i+0x244>)
 8008e04:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008e08:	6829      	ldr	r1, [r5, #0]
 8008e0a:	6823      	ldr	r3, [r4, #0]
 8008e0c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008e10:	6029      	str	r1, [r5, #0]
 8008e12:	061d      	lsls	r5, r3, #24
 8008e14:	d514      	bpl.n	8008e40 <_printf_i+0x1ac>
 8008e16:	07df      	lsls	r7, r3, #31
 8008e18:	bf44      	itt	mi
 8008e1a:	f043 0320 	orrmi.w	r3, r3, #32
 8008e1e:	6023      	strmi	r3, [r4, #0]
 8008e20:	b91e      	cbnz	r6, 8008e2a <_printf_i+0x196>
 8008e22:	6823      	ldr	r3, [r4, #0]
 8008e24:	f023 0320 	bic.w	r3, r3, #32
 8008e28:	6023      	str	r3, [r4, #0]
 8008e2a:	2310      	movs	r3, #16
 8008e2c:	e7b0      	b.n	8008d90 <_printf_i+0xfc>
 8008e2e:	6823      	ldr	r3, [r4, #0]
 8008e30:	f043 0320 	orr.w	r3, r3, #32
 8008e34:	6023      	str	r3, [r4, #0]
 8008e36:	2378      	movs	r3, #120	; 0x78
 8008e38:	4828      	ldr	r0, [pc, #160]	; (8008edc <_printf_i+0x248>)
 8008e3a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008e3e:	e7e3      	b.n	8008e08 <_printf_i+0x174>
 8008e40:	0659      	lsls	r1, r3, #25
 8008e42:	bf48      	it	mi
 8008e44:	b2b6      	uxthmi	r6, r6
 8008e46:	e7e6      	b.n	8008e16 <_printf_i+0x182>
 8008e48:	4615      	mov	r5, r2
 8008e4a:	e7bb      	b.n	8008dc4 <_printf_i+0x130>
 8008e4c:	682b      	ldr	r3, [r5, #0]
 8008e4e:	6826      	ldr	r6, [r4, #0]
 8008e50:	6961      	ldr	r1, [r4, #20]
 8008e52:	1d18      	adds	r0, r3, #4
 8008e54:	6028      	str	r0, [r5, #0]
 8008e56:	0635      	lsls	r5, r6, #24
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	d501      	bpl.n	8008e60 <_printf_i+0x1cc>
 8008e5c:	6019      	str	r1, [r3, #0]
 8008e5e:	e002      	b.n	8008e66 <_printf_i+0x1d2>
 8008e60:	0670      	lsls	r0, r6, #25
 8008e62:	d5fb      	bpl.n	8008e5c <_printf_i+0x1c8>
 8008e64:	8019      	strh	r1, [r3, #0]
 8008e66:	2300      	movs	r3, #0
 8008e68:	6123      	str	r3, [r4, #16]
 8008e6a:	4615      	mov	r5, r2
 8008e6c:	e7ba      	b.n	8008de4 <_printf_i+0x150>
 8008e6e:	682b      	ldr	r3, [r5, #0]
 8008e70:	1d1a      	adds	r2, r3, #4
 8008e72:	602a      	str	r2, [r5, #0]
 8008e74:	681d      	ldr	r5, [r3, #0]
 8008e76:	6862      	ldr	r2, [r4, #4]
 8008e78:	2100      	movs	r1, #0
 8008e7a:	4628      	mov	r0, r5
 8008e7c:	f7f7 f9c0 	bl	8000200 <memchr>
 8008e80:	b108      	cbz	r0, 8008e86 <_printf_i+0x1f2>
 8008e82:	1b40      	subs	r0, r0, r5
 8008e84:	6060      	str	r0, [r4, #4]
 8008e86:	6863      	ldr	r3, [r4, #4]
 8008e88:	6123      	str	r3, [r4, #16]
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e90:	e7a8      	b.n	8008de4 <_printf_i+0x150>
 8008e92:	6923      	ldr	r3, [r4, #16]
 8008e94:	462a      	mov	r2, r5
 8008e96:	4649      	mov	r1, r9
 8008e98:	4640      	mov	r0, r8
 8008e9a:	47d0      	blx	sl
 8008e9c:	3001      	adds	r0, #1
 8008e9e:	d0ab      	beq.n	8008df8 <_printf_i+0x164>
 8008ea0:	6823      	ldr	r3, [r4, #0]
 8008ea2:	079b      	lsls	r3, r3, #30
 8008ea4:	d413      	bmi.n	8008ece <_printf_i+0x23a>
 8008ea6:	68e0      	ldr	r0, [r4, #12]
 8008ea8:	9b03      	ldr	r3, [sp, #12]
 8008eaa:	4298      	cmp	r0, r3
 8008eac:	bfb8      	it	lt
 8008eae:	4618      	movlt	r0, r3
 8008eb0:	e7a4      	b.n	8008dfc <_printf_i+0x168>
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	4632      	mov	r2, r6
 8008eb6:	4649      	mov	r1, r9
 8008eb8:	4640      	mov	r0, r8
 8008eba:	47d0      	blx	sl
 8008ebc:	3001      	adds	r0, #1
 8008ebe:	d09b      	beq.n	8008df8 <_printf_i+0x164>
 8008ec0:	3501      	adds	r5, #1
 8008ec2:	68e3      	ldr	r3, [r4, #12]
 8008ec4:	9903      	ldr	r1, [sp, #12]
 8008ec6:	1a5b      	subs	r3, r3, r1
 8008ec8:	42ab      	cmp	r3, r5
 8008eca:	dcf2      	bgt.n	8008eb2 <_printf_i+0x21e>
 8008ecc:	e7eb      	b.n	8008ea6 <_printf_i+0x212>
 8008ece:	2500      	movs	r5, #0
 8008ed0:	f104 0619 	add.w	r6, r4, #25
 8008ed4:	e7f5      	b.n	8008ec2 <_printf_i+0x22e>
 8008ed6:	bf00      	nop
 8008ed8:	0800cb0c 	.word	0x0800cb0c
 8008edc:	0800cb1d 	.word	0x0800cb1d

08008ee0 <siprintf>:
 8008ee0:	b40e      	push	{r1, r2, r3}
 8008ee2:	b500      	push	{lr}
 8008ee4:	b09c      	sub	sp, #112	; 0x70
 8008ee6:	ab1d      	add	r3, sp, #116	; 0x74
 8008ee8:	9002      	str	r0, [sp, #8]
 8008eea:	9006      	str	r0, [sp, #24]
 8008eec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008ef0:	4809      	ldr	r0, [pc, #36]	; (8008f18 <siprintf+0x38>)
 8008ef2:	9107      	str	r1, [sp, #28]
 8008ef4:	9104      	str	r1, [sp, #16]
 8008ef6:	4909      	ldr	r1, [pc, #36]	; (8008f1c <siprintf+0x3c>)
 8008ef8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008efc:	9105      	str	r1, [sp, #20]
 8008efe:	6800      	ldr	r0, [r0, #0]
 8008f00:	9301      	str	r3, [sp, #4]
 8008f02:	a902      	add	r1, sp, #8
 8008f04:	f001 fcac 	bl	800a860 <_svfiprintf_r>
 8008f08:	9b02      	ldr	r3, [sp, #8]
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	701a      	strb	r2, [r3, #0]
 8008f0e:	b01c      	add	sp, #112	; 0x70
 8008f10:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f14:	b003      	add	sp, #12
 8008f16:	4770      	bx	lr
 8008f18:	2000001c 	.word	0x2000001c
 8008f1c:	ffff0208 	.word	0xffff0208

08008f20 <siscanf>:
 8008f20:	b40e      	push	{r1, r2, r3}
 8008f22:	b510      	push	{r4, lr}
 8008f24:	b09f      	sub	sp, #124	; 0x7c
 8008f26:	ac21      	add	r4, sp, #132	; 0x84
 8008f28:	f44f 7101 	mov.w	r1, #516	; 0x204
 8008f2c:	f854 2b04 	ldr.w	r2, [r4], #4
 8008f30:	9201      	str	r2, [sp, #4]
 8008f32:	f8ad 101c 	strh.w	r1, [sp, #28]
 8008f36:	9004      	str	r0, [sp, #16]
 8008f38:	9008      	str	r0, [sp, #32]
 8008f3a:	f7f7 f953 	bl	80001e4 <strlen>
 8008f3e:	4b0c      	ldr	r3, [pc, #48]	; (8008f70 <siscanf+0x50>)
 8008f40:	9005      	str	r0, [sp, #20]
 8008f42:	9009      	str	r0, [sp, #36]	; 0x24
 8008f44:	930d      	str	r3, [sp, #52]	; 0x34
 8008f46:	480b      	ldr	r0, [pc, #44]	; (8008f74 <siscanf+0x54>)
 8008f48:	9a01      	ldr	r2, [sp, #4]
 8008f4a:	6800      	ldr	r0, [r0, #0]
 8008f4c:	9403      	str	r4, [sp, #12]
 8008f4e:	2300      	movs	r3, #0
 8008f50:	9311      	str	r3, [sp, #68]	; 0x44
 8008f52:	9316      	str	r3, [sp, #88]	; 0x58
 8008f54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008f58:	f8ad 301e 	strh.w	r3, [sp, #30]
 8008f5c:	a904      	add	r1, sp, #16
 8008f5e:	4623      	mov	r3, r4
 8008f60:	f001 fdd8 	bl	800ab14 <__ssvfiscanf_r>
 8008f64:	b01f      	add	sp, #124	; 0x7c
 8008f66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f6a:	b003      	add	sp, #12
 8008f6c:	4770      	bx	lr
 8008f6e:	bf00      	nop
 8008f70:	08008f9b 	.word	0x08008f9b
 8008f74:	2000001c 	.word	0x2000001c

08008f78 <__sread>:
 8008f78:	b510      	push	{r4, lr}
 8008f7a:	460c      	mov	r4, r1
 8008f7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f80:	f002 f9ec 	bl	800b35c <_read_r>
 8008f84:	2800      	cmp	r0, #0
 8008f86:	bfab      	itete	ge
 8008f88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008f8a:	89a3      	ldrhlt	r3, [r4, #12]
 8008f8c:	181b      	addge	r3, r3, r0
 8008f8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008f92:	bfac      	ite	ge
 8008f94:	6563      	strge	r3, [r4, #84]	; 0x54
 8008f96:	81a3      	strhlt	r3, [r4, #12]
 8008f98:	bd10      	pop	{r4, pc}

08008f9a <__seofread>:
 8008f9a:	2000      	movs	r0, #0
 8008f9c:	4770      	bx	lr

08008f9e <__swrite>:
 8008f9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fa2:	461f      	mov	r7, r3
 8008fa4:	898b      	ldrh	r3, [r1, #12]
 8008fa6:	05db      	lsls	r3, r3, #23
 8008fa8:	4605      	mov	r5, r0
 8008faa:	460c      	mov	r4, r1
 8008fac:	4616      	mov	r6, r2
 8008fae:	d505      	bpl.n	8008fbc <__swrite+0x1e>
 8008fb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fb4:	2302      	movs	r3, #2
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	f000 ff62 	bl	8009e80 <_lseek_r>
 8008fbc:	89a3      	ldrh	r3, [r4, #12]
 8008fbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008fc2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008fc6:	81a3      	strh	r3, [r4, #12]
 8008fc8:	4632      	mov	r2, r6
 8008fca:	463b      	mov	r3, r7
 8008fcc:	4628      	mov	r0, r5
 8008fce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fd2:	f000 b885 	b.w	80090e0 <_write_r>

08008fd6 <__sseek>:
 8008fd6:	b510      	push	{r4, lr}
 8008fd8:	460c      	mov	r4, r1
 8008fda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fde:	f000 ff4f 	bl	8009e80 <_lseek_r>
 8008fe2:	1c43      	adds	r3, r0, #1
 8008fe4:	89a3      	ldrh	r3, [r4, #12]
 8008fe6:	bf15      	itete	ne
 8008fe8:	6560      	strne	r0, [r4, #84]	; 0x54
 8008fea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008fee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008ff2:	81a3      	strheq	r3, [r4, #12]
 8008ff4:	bf18      	it	ne
 8008ff6:	81a3      	strhne	r3, [r4, #12]
 8008ff8:	bd10      	pop	{r4, pc}

08008ffa <__sclose>:
 8008ffa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ffe:	f000 b89f 	b.w	8009140 <_close_r>

08009002 <strncpy>:
 8009002:	b510      	push	{r4, lr}
 8009004:	3901      	subs	r1, #1
 8009006:	4603      	mov	r3, r0
 8009008:	b132      	cbz	r2, 8009018 <strncpy+0x16>
 800900a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800900e:	f803 4b01 	strb.w	r4, [r3], #1
 8009012:	3a01      	subs	r2, #1
 8009014:	2c00      	cmp	r4, #0
 8009016:	d1f7      	bne.n	8009008 <strncpy+0x6>
 8009018:	441a      	add	r2, r3
 800901a:	2100      	movs	r1, #0
 800901c:	4293      	cmp	r3, r2
 800901e:	d100      	bne.n	8009022 <strncpy+0x20>
 8009020:	bd10      	pop	{r4, pc}
 8009022:	f803 1b01 	strb.w	r1, [r3], #1
 8009026:	e7f9      	b.n	800901c <strncpy+0x1a>

08009028 <strtok>:
 8009028:	4b16      	ldr	r3, [pc, #88]	; (8009084 <strtok+0x5c>)
 800902a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800902c:	681e      	ldr	r6, [r3, #0]
 800902e:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8009030:	4605      	mov	r5, r0
 8009032:	b9fc      	cbnz	r4, 8009074 <strtok+0x4c>
 8009034:	2050      	movs	r0, #80	; 0x50
 8009036:	9101      	str	r1, [sp, #4]
 8009038:	f000 ff34 	bl	8009ea4 <malloc>
 800903c:	9901      	ldr	r1, [sp, #4]
 800903e:	65b0      	str	r0, [r6, #88]	; 0x58
 8009040:	4602      	mov	r2, r0
 8009042:	b920      	cbnz	r0, 800904e <strtok+0x26>
 8009044:	4b10      	ldr	r3, [pc, #64]	; (8009088 <strtok+0x60>)
 8009046:	4811      	ldr	r0, [pc, #68]	; (800908c <strtok+0x64>)
 8009048:	2157      	movs	r1, #87	; 0x57
 800904a:	f000 f85b 	bl	8009104 <__assert_func>
 800904e:	e9c0 4400 	strd	r4, r4, [r0]
 8009052:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8009056:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800905a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800905e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8009062:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8009066:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800906a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800906e:	6184      	str	r4, [r0, #24]
 8009070:	7704      	strb	r4, [r0, #28]
 8009072:	6244      	str	r4, [r0, #36]	; 0x24
 8009074:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8009076:	2301      	movs	r3, #1
 8009078:	4628      	mov	r0, r5
 800907a:	b002      	add	sp, #8
 800907c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009080:	f000 b806 	b.w	8009090 <__strtok_r>
 8009084:	2000001c 	.word	0x2000001c
 8009088:	0800cb2e 	.word	0x0800cb2e
 800908c:	0800cb45 	.word	0x0800cb45

08009090 <__strtok_r>:
 8009090:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009092:	b908      	cbnz	r0, 8009098 <__strtok_r+0x8>
 8009094:	6810      	ldr	r0, [r2, #0]
 8009096:	b188      	cbz	r0, 80090bc <__strtok_r+0x2c>
 8009098:	4604      	mov	r4, r0
 800909a:	4620      	mov	r0, r4
 800909c:	f814 5b01 	ldrb.w	r5, [r4], #1
 80090a0:	460f      	mov	r7, r1
 80090a2:	f817 6b01 	ldrb.w	r6, [r7], #1
 80090a6:	b91e      	cbnz	r6, 80090b0 <__strtok_r+0x20>
 80090a8:	b965      	cbnz	r5, 80090c4 <__strtok_r+0x34>
 80090aa:	6015      	str	r5, [r2, #0]
 80090ac:	4628      	mov	r0, r5
 80090ae:	e005      	b.n	80090bc <__strtok_r+0x2c>
 80090b0:	42b5      	cmp	r5, r6
 80090b2:	d1f6      	bne.n	80090a2 <__strtok_r+0x12>
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d1f0      	bne.n	800909a <__strtok_r+0xa>
 80090b8:	6014      	str	r4, [r2, #0]
 80090ba:	7003      	strb	r3, [r0, #0]
 80090bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090be:	461c      	mov	r4, r3
 80090c0:	e00c      	b.n	80090dc <__strtok_r+0x4c>
 80090c2:	b915      	cbnz	r5, 80090ca <__strtok_r+0x3a>
 80090c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80090c8:	460e      	mov	r6, r1
 80090ca:	f816 5b01 	ldrb.w	r5, [r6], #1
 80090ce:	42ab      	cmp	r3, r5
 80090d0:	d1f7      	bne.n	80090c2 <__strtok_r+0x32>
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d0f3      	beq.n	80090be <__strtok_r+0x2e>
 80090d6:	2300      	movs	r3, #0
 80090d8:	f804 3c01 	strb.w	r3, [r4, #-1]
 80090dc:	6014      	str	r4, [r2, #0]
 80090de:	e7ed      	b.n	80090bc <__strtok_r+0x2c>

080090e0 <_write_r>:
 80090e0:	b538      	push	{r3, r4, r5, lr}
 80090e2:	4d07      	ldr	r5, [pc, #28]	; (8009100 <_write_r+0x20>)
 80090e4:	4604      	mov	r4, r0
 80090e6:	4608      	mov	r0, r1
 80090e8:	4611      	mov	r1, r2
 80090ea:	2200      	movs	r2, #0
 80090ec:	602a      	str	r2, [r5, #0]
 80090ee:	461a      	mov	r2, r3
 80090f0:	f7f9 f8f1 	bl	80022d6 <_write>
 80090f4:	1c43      	adds	r3, r0, #1
 80090f6:	d102      	bne.n	80090fe <_write_r+0x1e>
 80090f8:	682b      	ldr	r3, [r5, #0]
 80090fa:	b103      	cbz	r3, 80090fe <_write_r+0x1e>
 80090fc:	6023      	str	r3, [r4, #0]
 80090fe:	bd38      	pop	{r3, r4, r5, pc}
 8009100:	20005180 	.word	0x20005180

08009104 <__assert_func>:
 8009104:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009106:	4614      	mov	r4, r2
 8009108:	461a      	mov	r2, r3
 800910a:	4b09      	ldr	r3, [pc, #36]	; (8009130 <__assert_func+0x2c>)
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	4605      	mov	r5, r0
 8009110:	68d8      	ldr	r0, [r3, #12]
 8009112:	b14c      	cbz	r4, 8009128 <__assert_func+0x24>
 8009114:	4b07      	ldr	r3, [pc, #28]	; (8009134 <__assert_func+0x30>)
 8009116:	9100      	str	r1, [sp, #0]
 8009118:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800911c:	4906      	ldr	r1, [pc, #24]	; (8009138 <__assert_func+0x34>)
 800911e:	462b      	mov	r3, r5
 8009120:	f000 fe98 	bl	8009e54 <fiprintf>
 8009124:	f002 fb66 	bl	800b7f4 <abort>
 8009128:	4b04      	ldr	r3, [pc, #16]	; (800913c <__assert_func+0x38>)
 800912a:	461c      	mov	r4, r3
 800912c:	e7f3      	b.n	8009116 <__assert_func+0x12>
 800912e:	bf00      	nop
 8009130:	2000001c 	.word	0x2000001c
 8009134:	0800cba2 	.word	0x0800cba2
 8009138:	0800cbaf 	.word	0x0800cbaf
 800913c:	0800cbdd 	.word	0x0800cbdd

08009140 <_close_r>:
 8009140:	b538      	push	{r3, r4, r5, lr}
 8009142:	4d06      	ldr	r5, [pc, #24]	; (800915c <_close_r+0x1c>)
 8009144:	2300      	movs	r3, #0
 8009146:	4604      	mov	r4, r0
 8009148:	4608      	mov	r0, r1
 800914a:	602b      	str	r3, [r5, #0]
 800914c:	f7f9 f8df 	bl	800230e <_close>
 8009150:	1c43      	adds	r3, r0, #1
 8009152:	d102      	bne.n	800915a <_close_r+0x1a>
 8009154:	682b      	ldr	r3, [r5, #0]
 8009156:	b103      	cbz	r3, 800915a <_close_r+0x1a>
 8009158:	6023      	str	r3, [r4, #0]
 800915a:	bd38      	pop	{r3, r4, r5, pc}
 800915c:	20005180 	.word	0x20005180

08009160 <quorem>:
 8009160:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009164:	6903      	ldr	r3, [r0, #16]
 8009166:	690c      	ldr	r4, [r1, #16]
 8009168:	42a3      	cmp	r3, r4
 800916a:	4607      	mov	r7, r0
 800916c:	f2c0 8081 	blt.w	8009272 <quorem+0x112>
 8009170:	3c01      	subs	r4, #1
 8009172:	f101 0814 	add.w	r8, r1, #20
 8009176:	f100 0514 	add.w	r5, r0, #20
 800917a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800917e:	9301      	str	r3, [sp, #4]
 8009180:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009184:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009188:	3301      	adds	r3, #1
 800918a:	429a      	cmp	r2, r3
 800918c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009190:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009194:	fbb2 f6f3 	udiv	r6, r2, r3
 8009198:	d331      	bcc.n	80091fe <quorem+0x9e>
 800919a:	f04f 0e00 	mov.w	lr, #0
 800919e:	4640      	mov	r0, r8
 80091a0:	46ac      	mov	ip, r5
 80091a2:	46f2      	mov	sl, lr
 80091a4:	f850 2b04 	ldr.w	r2, [r0], #4
 80091a8:	b293      	uxth	r3, r2
 80091aa:	fb06 e303 	mla	r3, r6, r3, lr
 80091ae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80091b2:	b29b      	uxth	r3, r3
 80091b4:	ebaa 0303 	sub.w	r3, sl, r3
 80091b8:	f8dc a000 	ldr.w	sl, [ip]
 80091bc:	0c12      	lsrs	r2, r2, #16
 80091be:	fa13 f38a 	uxtah	r3, r3, sl
 80091c2:	fb06 e202 	mla	r2, r6, r2, lr
 80091c6:	9300      	str	r3, [sp, #0]
 80091c8:	9b00      	ldr	r3, [sp, #0]
 80091ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80091ce:	b292      	uxth	r2, r2
 80091d0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80091d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80091d8:	f8bd 3000 	ldrh.w	r3, [sp]
 80091dc:	4581      	cmp	r9, r0
 80091de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091e2:	f84c 3b04 	str.w	r3, [ip], #4
 80091e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80091ea:	d2db      	bcs.n	80091a4 <quorem+0x44>
 80091ec:	f855 300b 	ldr.w	r3, [r5, fp]
 80091f0:	b92b      	cbnz	r3, 80091fe <quorem+0x9e>
 80091f2:	9b01      	ldr	r3, [sp, #4]
 80091f4:	3b04      	subs	r3, #4
 80091f6:	429d      	cmp	r5, r3
 80091f8:	461a      	mov	r2, r3
 80091fa:	d32e      	bcc.n	800925a <quorem+0xfa>
 80091fc:	613c      	str	r4, [r7, #16]
 80091fe:	4638      	mov	r0, r7
 8009200:	f001 f8da 	bl	800a3b8 <__mcmp>
 8009204:	2800      	cmp	r0, #0
 8009206:	db24      	blt.n	8009252 <quorem+0xf2>
 8009208:	3601      	adds	r6, #1
 800920a:	4628      	mov	r0, r5
 800920c:	f04f 0c00 	mov.w	ip, #0
 8009210:	f858 2b04 	ldr.w	r2, [r8], #4
 8009214:	f8d0 e000 	ldr.w	lr, [r0]
 8009218:	b293      	uxth	r3, r2
 800921a:	ebac 0303 	sub.w	r3, ip, r3
 800921e:	0c12      	lsrs	r2, r2, #16
 8009220:	fa13 f38e 	uxtah	r3, r3, lr
 8009224:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009228:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800922c:	b29b      	uxth	r3, r3
 800922e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009232:	45c1      	cmp	r9, r8
 8009234:	f840 3b04 	str.w	r3, [r0], #4
 8009238:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800923c:	d2e8      	bcs.n	8009210 <quorem+0xb0>
 800923e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009242:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009246:	b922      	cbnz	r2, 8009252 <quorem+0xf2>
 8009248:	3b04      	subs	r3, #4
 800924a:	429d      	cmp	r5, r3
 800924c:	461a      	mov	r2, r3
 800924e:	d30a      	bcc.n	8009266 <quorem+0x106>
 8009250:	613c      	str	r4, [r7, #16]
 8009252:	4630      	mov	r0, r6
 8009254:	b003      	add	sp, #12
 8009256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800925a:	6812      	ldr	r2, [r2, #0]
 800925c:	3b04      	subs	r3, #4
 800925e:	2a00      	cmp	r2, #0
 8009260:	d1cc      	bne.n	80091fc <quorem+0x9c>
 8009262:	3c01      	subs	r4, #1
 8009264:	e7c7      	b.n	80091f6 <quorem+0x96>
 8009266:	6812      	ldr	r2, [r2, #0]
 8009268:	3b04      	subs	r3, #4
 800926a:	2a00      	cmp	r2, #0
 800926c:	d1f0      	bne.n	8009250 <quorem+0xf0>
 800926e:	3c01      	subs	r4, #1
 8009270:	e7eb      	b.n	800924a <quorem+0xea>
 8009272:	2000      	movs	r0, #0
 8009274:	e7ee      	b.n	8009254 <quorem+0xf4>
	...

08009278 <_dtoa_r>:
 8009278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800927c:	ed2d 8b04 	vpush	{d8-d9}
 8009280:	ec57 6b10 	vmov	r6, r7, d0
 8009284:	b093      	sub	sp, #76	; 0x4c
 8009286:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009288:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800928c:	9106      	str	r1, [sp, #24]
 800928e:	ee10 aa10 	vmov	sl, s0
 8009292:	4604      	mov	r4, r0
 8009294:	9209      	str	r2, [sp, #36]	; 0x24
 8009296:	930c      	str	r3, [sp, #48]	; 0x30
 8009298:	46bb      	mov	fp, r7
 800929a:	b975      	cbnz	r5, 80092ba <_dtoa_r+0x42>
 800929c:	2010      	movs	r0, #16
 800929e:	f000 fe01 	bl	8009ea4 <malloc>
 80092a2:	4602      	mov	r2, r0
 80092a4:	6260      	str	r0, [r4, #36]	; 0x24
 80092a6:	b920      	cbnz	r0, 80092b2 <_dtoa_r+0x3a>
 80092a8:	4ba7      	ldr	r3, [pc, #668]	; (8009548 <_dtoa_r+0x2d0>)
 80092aa:	21ea      	movs	r1, #234	; 0xea
 80092ac:	48a7      	ldr	r0, [pc, #668]	; (800954c <_dtoa_r+0x2d4>)
 80092ae:	f7ff ff29 	bl	8009104 <__assert_func>
 80092b2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80092b6:	6005      	str	r5, [r0, #0]
 80092b8:	60c5      	str	r5, [r0, #12]
 80092ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092bc:	6819      	ldr	r1, [r3, #0]
 80092be:	b151      	cbz	r1, 80092d6 <_dtoa_r+0x5e>
 80092c0:	685a      	ldr	r2, [r3, #4]
 80092c2:	604a      	str	r2, [r1, #4]
 80092c4:	2301      	movs	r3, #1
 80092c6:	4093      	lsls	r3, r2
 80092c8:	608b      	str	r3, [r1, #8]
 80092ca:	4620      	mov	r0, r4
 80092cc:	f000 fe32 	bl	8009f34 <_Bfree>
 80092d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092d2:	2200      	movs	r2, #0
 80092d4:	601a      	str	r2, [r3, #0]
 80092d6:	1e3b      	subs	r3, r7, #0
 80092d8:	bfaa      	itet	ge
 80092da:	2300      	movge	r3, #0
 80092dc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80092e0:	f8c8 3000 	strge.w	r3, [r8]
 80092e4:	4b9a      	ldr	r3, [pc, #616]	; (8009550 <_dtoa_r+0x2d8>)
 80092e6:	bfbc      	itt	lt
 80092e8:	2201      	movlt	r2, #1
 80092ea:	f8c8 2000 	strlt.w	r2, [r8]
 80092ee:	ea33 030b 	bics.w	r3, r3, fp
 80092f2:	d11b      	bne.n	800932c <_dtoa_r+0xb4>
 80092f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80092f6:	f242 730f 	movw	r3, #9999	; 0x270f
 80092fa:	6013      	str	r3, [r2, #0]
 80092fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009300:	4333      	orrs	r3, r6
 8009302:	f000 8592 	beq.w	8009e2a <_dtoa_r+0xbb2>
 8009306:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009308:	b963      	cbnz	r3, 8009324 <_dtoa_r+0xac>
 800930a:	4b92      	ldr	r3, [pc, #584]	; (8009554 <_dtoa_r+0x2dc>)
 800930c:	e022      	b.n	8009354 <_dtoa_r+0xdc>
 800930e:	4b92      	ldr	r3, [pc, #584]	; (8009558 <_dtoa_r+0x2e0>)
 8009310:	9301      	str	r3, [sp, #4]
 8009312:	3308      	adds	r3, #8
 8009314:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009316:	6013      	str	r3, [r2, #0]
 8009318:	9801      	ldr	r0, [sp, #4]
 800931a:	b013      	add	sp, #76	; 0x4c
 800931c:	ecbd 8b04 	vpop	{d8-d9}
 8009320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009324:	4b8b      	ldr	r3, [pc, #556]	; (8009554 <_dtoa_r+0x2dc>)
 8009326:	9301      	str	r3, [sp, #4]
 8009328:	3303      	adds	r3, #3
 800932a:	e7f3      	b.n	8009314 <_dtoa_r+0x9c>
 800932c:	2200      	movs	r2, #0
 800932e:	2300      	movs	r3, #0
 8009330:	4650      	mov	r0, sl
 8009332:	4659      	mov	r1, fp
 8009334:	f7f7 fbd8 	bl	8000ae8 <__aeabi_dcmpeq>
 8009338:	ec4b ab19 	vmov	d9, sl, fp
 800933c:	4680      	mov	r8, r0
 800933e:	b158      	cbz	r0, 8009358 <_dtoa_r+0xe0>
 8009340:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009342:	2301      	movs	r3, #1
 8009344:	6013      	str	r3, [r2, #0]
 8009346:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009348:	2b00      	cmp	r3, #0
 800934a:	f000 856b 	beq.w	8009e24 <_dtoa_r+0xbac>
 800934e:	4883      	ldr	r0, [pc, #524]	; (800955c <_dtoa_r+0x2e4>)
 8009350:	6018      	str	r0, [r3, #0]
 8009352:	1e43      	subs	r3, r0, #1
 8009354:	9301      	str	r3, [sp, #4]
 8009356:	e7df      	b.n	8009318 <_dtoa_r+0xa0>
 8009358:	ec4b ab10 	vmov	d0, sl, fp
 800935c:	aa10      	add	r2, sp, #64	; 0x40
 800935e:	a911      	add	r1, sp, #68	; 0x44
 8009360:	4620      	mov	r0, r4
 8009362:	f001 f8cf 	bl	800a504 <__d2b>
 8009366:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800936a:	ee08 0a10 	vmov	s16, r0
 800936e:	2d00      	cmp	r5, #0
 8009370:	f000 8084 	beq.w	800947c <_dtoa_r+0x204>
 8009374:	ee19 3a90 	vmov	r3, s19
 8009378:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800937c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009380:	4656      	mov	r6, sl
 8009382:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009386:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800938a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800938e:	4b74      	ldr	r3, [pc, #464]	; (8009560 <_dtoa_r+0x2e8>)
 8009390:	2200      	movs	r2, #0
 8009392:	4630      	mov	r0, r6
 8009394:	4639      	mov	r1, r7
 8009396:	f7f6 ff87 	bl	80002a8 <__aeabi_dsub>
 800939a:	a365      	add	r3, pc, #404	; (adr r3, 8009530 <_dtoa_r+0x2b8>)
 800939c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093a0:	f7f7 f93a 	bl	8000618 <__aeabi_dmul>
 80093a4:	a364      	add	r3, pc, #400	; (adr r3, 8009538 <_dtoa_r+0x2c0>)
 80093a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093aa:	f7f6 ff7f 	bl	80002ac <__adddf3>
 80093ae:	4606      	mov	r6, r0
 80093b0:	4628      	mov	r0, r5
 80093b2:	460f      	mov	r7, r1
 80093b4:	f7f7 f8c6 	bl	8000544 <__aeabi_i2d>
 80093b8:	a361      	add	r3, pc, #388	; (adr r3, 8009540 <_dtoa_r+0x2c8>)
 80093ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093be:	f7f7 f92b 	bl	8000618 <__aeabi_dmul>
 80093c2:	4602      	mov	r2, r0
 80093c4:	460b      	mov	r3, r1
 80093c6:	4630      	mov	r0, r6
 80093c8:	4639      	mov	r1, r7
 80093ca:	f7f6 ff6f 	bl	80002ac <__adddf3>
 80093ce:	4606      	mov	r6, r0
 80093d0:	460f      	mov	r7, r1
 80093d2:	f7f7 fbd1 	bl	8000b78 <__aeabi_d2iz>
 80093d6:	2200      	movs	r2, #0
 80093d8:	9000      	str	r0, [sp, #0]
 80093da:	2300      	movs	r3, #0
 80093dc:	4630      	mov	r0, r6
 80093de:	4639      	mov	r1, r7
 80093e0:	f7f7 fb8c 	bl	8000afc <__aeabi_dcmplt>
 80093e4:	b150      	cbz	r0, 80093fc <_dtoa_r+0x184>
 80093e6:	9800      	ldr	r0, [sp, #0]
 80093e8:	f7f7 f8ac 	bl	8000544 <__aeabi_i2d>
 80093ec:	4632      	mov	r2, r6
 80093ee:	463b      	mov	r3, r7
 80093f0:	f7f7 fb7a 	bl	8000ae8 <__aeabi_dcmpeq>
 80093f4:	b910      	cbnz	r0, 80093fc <_dtoa_r+0x184>
 80093f6:	9b00      	ldr	r3, [sp, #0]
 80093f8:	3b01      	subs	r3, #1
 80093fa:	9300      	str	r3, [sp, #0]
 80093fc:	9b00      	ldr	r3, [sp, #0]
 80093fe:	2b16      	cmp	r3, #22
 8009400:	d85a      	bhi.n	80094b8 <_dtoa_r+0x240>
 8009402:	9a00      	ldr	r2, [sp, #0]
 8009404:	4b57      	ldr	r3, [pc, #348]	; (8009564 <_dtoa_r+0x2ec>)
 8009406:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800940a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800940e:	ec51 0b19 	vmov	r0, r1, d9
 8009412:	f7f7 fb73 	bl	8000afc <__aeabi_dcmplt>
 8009416:	2800      	cmp	r0, #0
 8009418:	d050      	beq.n	80094bc <_dtoa_r+0x244>
 800941a:	9b00      	ldr	r3, [sp, #0]
 800941c:	3b01      	subs	r3, #1
 800941e:	9300      	str	r3, [sp, #0]
 8009420:	2300      	movs	r3, #0
 8009422:	930b      	str	r3, [sp, #44]	; 0x2c
 8009424:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009426:	1b5d      	subs	r5, r3, r5
 8009428:	1e6b      	subs	r3, r5, #1
 800942a:	9305      	str	r3, [sp, #20]
 800942c:	bf45      	ittet	mi
 800942e:	f1c5 0301 	rsbmi	r3, r5, #1
 8009432:	9304      	strmi	r3, [sp, #16]
 8009434:	2300      	movpl	r3, #0
 8009436:	2300      	movmi	r3, #0
 8009438:	bf4c      	ite	mi
 800943a:	9305      	strmi	r3, [sp, #20]
 800943c:	9304      	strpl	r3, [sp, #16]
 800943e:	9b00      	ldr	r3, [sp, #0]
 8009440:	2b00      	cmp	r3, #0
 8009442:	db3d      	blt.n	80094c0 <_dtoa_r+0x248>
 8009444:	9b05      	ldr	r3, [sp, #20]
 8009446:	9a00      	ldr	r2, [sp, #0]
 8009448:	920a      	str	r2, [sp, #40]	; 0x28
 800944a:	4413      	add	r3, r2
 800944c:	9305      	str	r3, [sp, #20]
 800944e:	2300      	movs	r3, #0
 8009450:	9307      	str	r3, [sp, #28]
 8009452:	9b06      	ldr	r3, [sp, #24]
 8009454:	2b09      	cmp	r3, #9
 8009456:	f200 8089 	bhi.w	800956c <_dtoa_r+0x2f4>
 800945a:	2b05      	cmp	r3, #5
 800945c:	bfc4      	itt	gt
 800945e:	3b04      	subgt	r3, #4
 8009460:	9306      	strgt	r3, [sp, #24]
 8009462:	9b06      	ldr	r3, [sp, #24]
 8009464:	f1a3 0302 	sub.w	r3, r3, #2
 8009468:	bfcc      	ite	gt
 800946a:	2500      	movgt	r5, #0
 800946c:	2501      	movle	r5, #1
 800946e:	2b03      	cmp	r3, #3
 8009470:	f200 8087 	bhi.w	8009582 <_dtoa_r+0x30a>
 8009474:	e8df f003 	tbb	[pc, r3]
 8009478:	59383a2d 	.word	0x59383a2d
 800947c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009480:	441d      	add	r5, r3
 8009482:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009486:	2b20      	cmp	r3, #32
 8009488:	bfc1      	itttt	gt
 800948a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800948e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009492:	fa0b f303 	lslgt.w	r3, fp, r3
 8009496:	fa26 f000 	lsrgt.w	r0, r6, r0
 800949a:	bfda      	itte	le
 800949c:	f1c3 0320 	rsble	r3, r3, #32
 80094a0:	fa06 f003 	lslle.w	r0, r6, r3
 80094a4:	4318      	orrgt	r0, r3
 80094a6:	f7f7 f83d 	bl	8000524 <__aeabi_ui2d>
 80094aa:	2301      	movs	r3, #1
 80094ac:	4606      	mov	r6, r0
 80094ae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80094b2:	3d01      	subs	r5, #1
 80094b4:	930e      	str	r3, [sp, #56]	; 0x38
 80094b6:	e76a      	b.n	800938e <_dtoa_r+0x116>
 80094b8:	2301      	movs	r3, #1
 80094ba:	e7b2      	b.n	8009422 <_dtoa_r+0x1aa>
 80094bc:	900b      	str	r0, [sp, #44]	; 0x2c
 80094be:	e7b1      	b.n	8009424 <_dtoa_r+0x1ac>
 80094c0:	9b04      	ldr	r3, [sp, #16]
 80094c2:	9a00      	ldr	r2, [sp, #0]
 80094c4:	1a9b      	subs	r3, r3, r2
 80094c6:	9304      	str	r3, [sp, #16]
 80094c8:	4253      	negs	r3, r2
 80094ca:	9307      	str	r3, [sp, #28]
 80094cc:	2300      	movs	r3, #0
 80094ce:	930a      	str	r3, [sp, #40]	; 0x28
 80094d0:	e7bf      	b.n	8009452 <_dtoa_r+0x1da>
 80094d2:	2300      	movs	r3, #0
 80094d4:	9308      	str	r3, [sp, #32]
 80094d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094d8:	2b00      	cmp	r3, #0
 80094da:	dc55      	bgt.n	8009588 <_dtoa_r+0x310>
 80094dc:	2301      	movs	r3, #1
 80094de:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80094e2:	461a      	mov	r2, r3
 80094e4:	9209      	str	r2, [sp, #36]	; 0x24
 80094e6:	e00c      	b.n	8009502 <_dtoa_r+0x28a>
 80094e8:	2301      	movs	r3, #1
 80094ea:	e7f3      	b.n	80094d4 <_dtoa_r+0x25c>
 80094ec:	2300      	movs	r3, #0
 80094ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094f0:	9308      	str	r3, [sp, #32]
 80094f2:	9b00      	ldr	r3, [sp, #0]
 80094f4:	4413      	add	r3, r2
 80094f6:	9302      	str	r3, [sp, #8]
 80094f8:	3301      	adds	r3, #1
 80094fa:	2b01      	cmp	r3, #1
 80094fc:	9303      	str	r3, [sp, #12]
 80094fe:	bfb8      	it	lt
 8009500:	2301      	movlt	r3, #1
 8009502:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009504:	2200      	movs	r2, #0
 8009506:	6042      	str	r2, [r0, #4]
 8009508:	2204      	movs	r2, #4
 800950a:	f102 0614 	add.w	r6, r2, #20
 800950e:	429e      	cmp	r6, r3
 8009510:	6841      	ldr	r1, [r0, #4]
 8009512:	d93d      	bls.n	8009590 <_dtoa_r+0x318>
 8009514:	4620      	mov	r0, r4
 8009516:	f000 fccd 	bl	8009eb4 <_Balloc>
 800951a:	9001      	str	r0, [sp, #4]
 800951c:	2800      	cmp	r0, #0
 800951e:	d13b      	bne.n	8009598 <_dtoa_r+0x320>
 8009520:	4b11      	ldr	r3, [pc, #68]	; (8009568 <_dtoa_r+0x2f0>)
 8009522:	4602      	mov	r2, r0
 8009524:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009528:	e6c0      	b.n	80092ac <_dtoa_r+0x34>
 800952a:	2301      	movs	r3, #1
 800952c:	e7df      	b.n	80094ee <_dtoa_r+0x276>
 800952e:	bf00      	nop
 8009530:	636f4361 	.word	0x636f4361
 8009534:	3fd287a7 	.word	0x3fd287a7
 8009538:	8b60c8b3 	.word	0x8b60c8b3
 800953c:	3fc68a28 	.word	0x3fc68a28
 8009540:	509f79fb 	.word	0x509f79fb
 8009544:	3fd34413 	.word	0x3fd34413
 8009548:	0800cb2e 	.word	0x0800cb2e
 800954c:	0800cbeb 	.word	0x0800cbeb
 8009550:	7ff00000 	.word	0x7ff00000
 8009554:	0800cbe7 	.word	0x0800cbe7
 8009558:	0800cbde 	.word	0x0800cbde
 800955c:	0800cdca 	.word	0x0800cdca
 8009560:	3ff80000 	.word	0x3ff80000
 8009564:	0800cce0 	.word	0x0800cce0
 8009568:	0800cc46 	.word	0x0800cc46
 800956c:	2501      	movs	r5, #1
 800956e:	2300      	movs	r3, #0
 8009570:	9306      	str	r3, [sp, #24]
 8009572:	9508      	str	r5, [sp, #32]
 8009574:	f04f 33ff 	mov.w	r3, #4294967295
 8009578:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800957c:	2200      	movs	r2, #0
 800957e:	2312      	movs	r3, #18
 8009580:	e7b0      	b.n	80094e4 <_dtoa_r+0x26c>
 8009582:	2301      	movs	r3, #1
 8009584:	9308      	str	r3, [sp, #32]
 8009586:	e7f5      	b.n	8009574 <_dtoa_r+0x2fc>
 8009588:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800958a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800958e:	e7b8      	b.n	8009502 <_dtoa_r+0x28a>
 8009590:	3101      	adds	r1, #1
 8009592:	6041      	str	r1, [r0, #4]
 8009594:	0052      	lsls	r2, r2, #1
 8009596:	e7b8      	b.n	800950a <_dtoa_r+0x292>
 8009598:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800959a:	9a01      	ldr	r2, [sp, #4]
 800959c:	601a      	str	r2, [r3, #0]
 800959e:	9b03      	ldr	r3, [sp, #12]
 80095a0:	2b0e      	cmp	r3, #14
 80095a2:	f200 809d 	bhi.w	80096e0 <_dtoa_r+0x468>
 80095a6:	2d00      	cmp	r5, #0
 80095a8:	f000 809a 	beq.w	80096e0 <_dtoa_r+0x468>
 80095ac:	9b00      	ldr	r3, [sp, #0]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	dd32      	ble.n	8009618 <_dtoa_r+0x3a0>
 80095b2:	4ab7      	ldr	r2, [pc, #732]	; (8009890 <_dtoa_r+0x618>)
 80095b4:	f003 030f 	and.w	r3, r3, #15
 80095b8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80095bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80095c0:	9b00      	ldr	r3, [sp, #0]
 80095c2:	05d8      	lsls	r0, r3, #23
 80095c4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80095c8:	d516      	bpl.n	80095f8 <_dtoa_r+0x380>
 80095ca:	4bb2      	ldr	r3, [pc, #712]	; (8009894 <_dtoa_r+0x61c>)
 80095cc:	ec51 0b19 	vmov	r0, r1, d9
 80095d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80095d4:	f7f7 f94a 	bl	800086c <__aeabi_ddiv>
 80095d8:	f007 070f 	and.w	r7, r7, #15
 80095dc:	4682      	mov	sl, r0
 80095de:	468b      	mov	fp, r1
 80095e0:	2503      	movs	r5, #3
 80095e2:	4eac      	ldr	r6, [pc, #688]	; (8009894 <_dtoa_r+0x61c>)
 80095e4:	b957      	cbnz	r7, 80095fc <_dtoa_r+0x384>
 80095e6:	4642      	mov	r2, r8
 80095e8:	464b      	mov	r3, r9
 80095ea:	4650      	mov	r0, sl
 80095ec:	4659      	mov	r1, fp
 80095ee:	f7f7 f93d 	bl	800086c <__aeabi_ddiv>
 80095f2:	4682      	mov	sl, r0
 80095f4:	468b      	mov	fp, r1
 80095f6:	e028      	b.n	800964a <_dtoa_r+0x3d2>
 80095f8:	2502      	movs	r5, #2
 80095fa:	e7f2      	b.n	80095e2 <_dtoa_r+0x36a>
 80095fc:	07f9      	lsls	r1, r7, #31
 80095fe:	d508      	bpl.n	8009612 <_dtoa_r+0x39a>
 8009600:	4640      	mov	r0, r8
 8009602:	4649      	mov	r1, r9
 8009604:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009608:	f7f7 f806 	bl	8000618 <__aeabi_dmul>
 800960c:	3501      	adds	r5, #1
 800960e:	4680      	mov	r8, r0
 8009610:	4689      	mov	r9, r1
 8009612:	107f      	asrs	r7, r7, #1
 8009614:	3608      	adds	r6, #8
 8009616:	e7e5      	b.n	80095e4 <_dtoa_r+0x36c>
 8009618:	f000 809b 	beq.w	8009752 <_dtoa_r+0x4da>
 800961c:	9b00      	ldr	r3, [sp, #0]
 800961e:	4f9d      	ldr	r7, [pc, #628]	; (8009894 <_dtoa_r+0x61c>)
 8009620:	425e      	negs	r6, r3
 8009622:	4b9b      	ldr	r3, [pc, #620]	; (8009890 <_dtoa_r+0x618>)
 8009624:	f006 020f 	and.w	r2, r6, #15
 8009628:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800962c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009630:	ec51 0b19 	vmov	r0, r1, d9
 8009634:	f7f6 fff0 	bl	8000618 <__aeabi_dmul>
 8009638:	1136      	asrs	r6, r6, #4
 800963a:	4682      	mov	sl, r0
 800963c:	468b      	mov	fp, r1
 800963e:	2300      	movs	r3, #0
 8009640:	2502      	movs	r5, #2
 8009642:	2e00      	cmp	r6, #0
 8009644:	d17a      	bne.n	800973c <_dtoa_r+0x4c4>
 8009646:	2b00      	cmp	r3, #0
 8009648:	d1d3      	bne.n	80095f2 <_dtoa_r+0x37a>
 800964a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800964c:	2b00      	cmp	r3, #0
 800964e:	f000 8082 	beq.w	8009756 <_dtoa_r+0x4de>
 8009652:	4b91      	ldr	r3, [pc, #580]	; (8009898 <_dtoa_r+0x620>)
 8009654:	2200      	movs	r2, #0
 8009656:	4650      	mov	r0, sl
 8009658:	4659      	mov	r1, fp
 800965a:	f7f7 fa4f 	bl	8000afc <__aeabi_dcmplt>
 800965e:	2800      	cmp	r0, #0
 8009660:	d079      	beq.n	8009756 <_dtoa_r+0x4de>
 8009662:	9b03      	ldr	r3, [sp, #12]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d076      	beq.n	8009756 <_dtoa_r+0x4de>
 8009668:	9b02      	ldr	r3, [sp, #8]
 800966a:	2b00      	cmp	r3, #0
 800966c:	dd36      	ble.n	80096dc <_dtoa_r+0x464>
 800966e:	9b00      	ldr	r3, [sp, #0]
 8009670:	4650      	mov	r0, sl
 8009672:	4659      	mov	r1, fp
 8009674:	1e5f      	subs	r7, r3, #1
 8009676:	2200      	movs	r2, #0
 8009678:	4b88      	ldr	r3, [pc, #544]	; (800989c <_dtoa_r+0x624>)
 800967a:	f7f6 ffcd 	bl	8000618 <__aeabi_dmul>
 800967e:	9e02      	ldr	r6, [sp, #8]
 8009680:	4682      	mov	sl, r0
 8009682:	468b      	mov	fp, r1
 8009684:	3501      	adds	r5, #1
 8009686:	4628      	mov	r0, r5
 8009688:	f7f6 ff5c 	bl	8000544 <__aeabi_i2d>
 800968c:	4652      	mov	r2, sl
 800968e:	465b      	mov	r3, fp
 8009690:	f7f6 ffc2 	bl	8000618 <__aeabi_dmul>
 8009694:	4b82      	ldr	r3, [pc, #520]	; (80098a0 <_dtoa_r+0x628>)
 8009696:	2200      	movs	r2, #0
 8009698:	f7f6 fe08 	bl	80002ac <__adddf3>
 800969c:	46d0      	mov	r8, sl
 800969e:	46d9      	mov	r9, fp
 80096a0:	4682      	mov	sl, r0
 80096a2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80096a6:	2e00      	cmp	r6, #0
 80096a8:	d158      	bne.n	800975c <_dtoa_r+0x4e4>
 80096aa:	4b7e      	ldr	r3, [pc, #504]	; (80098a4 <_dtoa_r+0x62c>)
 80096ac:	2200      	movs	r2, #0
 80096ae:	4640      	mov	r0, r8
 80096b0:	4649      	mov	r1, r9
 80096b2:	f7f6 fdf9 	bl	80002a8 <__aeabi_dsub>
 80096b6:	4652      	mov	r2, sl
 80096b8:	465b      	mov	r3, fp
 80096ba:	4680      	mov	r8, r0
 80096bc:	4689      	mov	r9, r1
 80096be:	f7f7 fa3b 	bl	8000b38 <__aeabi_dcmpgt>
 80096c2:	2800      	cmp	r0, #0
 80096c4:	f040 8295 	bne.w	8009bf2 <_dtoa_r+0x97a>
 80096c8:	4652      	mov	r2, sl
 80096ca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80096ce:	4640      	mov	r0, r8
 80096d0:	4649      	mov	r1, r9
 80096d2:	f7f7 fa13 	bl	8000afc <__aeabi_dcmplt>
 80096d6:	2800      	cmp	r0, #0
 80096d8:	f040 8289 	bne.w	8009bee <_dtoa_r+0x976>
 80096dc:	ec5b ab19 	vmov	sl, fp, d9
 80096e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	f2c0 8148 	blt.w	8009978 <_dtoa_r+0x700>
 80096e8:	9a00      	ldr	r2, [sp, #0]
 80096ea:	2a0e      	cmp	r2, #14
 80096ec:	f300 8144 	bgt.w	8009978 <_dtoa_r+0x700>
 80096f0:	4b67      	ldr	r3, [pc, #412]	; (8009890 <_dtoa_r+0x618>)
 80096f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096f6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80096fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	f280 80d5 	bge.w	80098ac <_dtoa_r+0x634>
 8009702:	9b03      	ldr	r3, [sp, #12]
 8009704:	2b00      	cmp	r3, #0
 8009706:	f300 80d1 	bgt.w	80098ac <_dtoa_r+0x634>
 800970a:	f040 826f 	bne.w	8009bec <_dtoa_r+0x974>
 800970e:	4b65      	ldr	r3, [pc, #404]	; (80098a4 <_dtoa_r+0x62c>)
 8009710:	2200      	movs	r2, #0
 8009712:	4640      	mov	r0, r8
 8009714:	4649      	mov	r1, r9
 8009716:	f7f6 ff7f 	bl	8000618 <__aeabi_dmul>
 800971a:	4652      	mov	r2, sl
 800971c:	465b      	mov	r3, fp
 800971e:	f7f7 fa01 	bl	8000b24 <__aeabi_dcmpge>
 8009722:	9e03      	ldr	r6, [sp, #12]
 8009724:	4637      	mov	r7, r6
 8009726:	2800      	cmp	r0, #0
 8009728:	f040 8245 	bne.w	8009bb6 <_dtoa_r+0x93e>
 800972c:	9d01      	ldr	r5, [sp, #4]
 800972e:	2331      	movs	r3, #49	; 0x31
 8009730:	f805 3b01 	strb.w	r3, [r5], #1
 8009734:	9b00      	ldr	r3, [sp, #0]
 8009736:	3301      	adds	r3, #1
 8009738:	9300      	str	r3, [sp, #0]
 800973a:	e240      	b.n	8009bbe <_dtoa_r+0x946>
 800973c:	07f2      	lsls	r2, r6, #31
 800973e:	d505      	bpl.n	800974c <_dtoa_r+0x4d4>
 8009740:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009744:	f7f6 ff68 	bl	8000618 <__aeabi_dmul>
 8009748:	3501      	adds	r5, #1
 800974a:	2301      	movs	r3, #1
 800974c:	1076      	asrs	r6, r6, #1
 800974e:	3708      	adds	r7, #8
 8009750:	e777      	b.n	8009642 <_dtoa_r+0x3ca>
 8009752:	2502      	movs	r5, #2
 8009754:	e779      	b.n	800964a <_dtoa_r+0x3d2>
 8009756:	9f00      	ldr	r7, [sp, #0]
 8009758:	9e03      	ldr	r6, [sp, #12]
 800975a:	e794      	b.n	8009686 <_dtoa_r+0x40e>
 800975c:	9901      	ldr	r1, [sp, #4]
 800975e:	4b4c      	ldr	r3, [pc, #304]	; (8009890 <_dtoa_r+0x618>)
 8009760:	4431      	add	r1, r6
 8009762:	910d      	str	r1, [sp, #52]	; 0x34
 8009764:	9908      	ldr	r1, [sp, #32]
 8009766:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800976a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800976e:	2900      	cmp	r1, #0
 8009770:	d043      	beq.n	80097fa <_dtoa_r+0x582>
 8009772:	494d      	ldr	r1, [pc, #308]	; (80098a8 <_dtoa_r+0x630>)
 8009774:	2000      	movs	r0, #0
 8009776:	f7f7 f879 	bl	800086c <__aeabi_ddiv>
 800977a:	4652      	mov	r2, sl
 800977c:	465b      	mov	r3, fp
 800977e:	f7f6 fd93 	bl	80002a8 <__aeabi_dsub>
 8009782:	9d01      	ldr	r5, [sp, #4]
 8009784:	4682      	mov	sl, r0
 8009786:	468b      	mov	fp, r1
 8009788:	4649      	mov	r1, r9
 800978a:	4640      	mov	r0, r8
 800978c:	f7f7 f9f4 	bl	8000b78 <__aeabi_d2iz>
 8009790:	4606      	mov	r6, r0
 8009792:	f7f6 fed7 	bl	8000544 <__aeabi_i2d>
 8009796:	4602      	mov	r2, r0
 8009798:	460b      	mov	r3, r1
 800979a:	4640      	mov	r0, r8
 800979c:	4649      	mov	r1, r9
 800979e:	f7f6 fd83 	bl	80002a8 <__aeabi_dsub>
 80097a2:	3630      	adds	r6, #48	; 0x30
 80097a4:	f805 6b01 	strb.w	r6, [r5], #1
 80097a8:	4652      	mov	r2, sl
 80097aa:	465b      	mov	r3, fp
 80097ac:	4680      	mov	r8, r0
 80097ae:	4689      	mov	r9, r1
 80097b0:	f7f7 f9a4 	bl	8000afc <__aeabi_dcmplt>
 80097b4:	2800      	cmp	r0, #0
 80097b6:	d163      	bne.n	8009880 <_dtoa_r+0x608>
 80097b8:	4642      	mov	r2, r8
 80097ba:	464b      	mov	r3, r9
 80097bc:	4936      	ldr	r1, [pc, #216]	; (8009898 <_dtoa_r+0x620>)
 80097be:	2000      	movs	r0, #0
 80097c0:	f7f6 fd72 	bl	80002a8 <__aeabi_dsub>
 80097c4:	4652      	mov	r2, sl
 80097c6:	465b      	mov	r3, fp
 80097c8:	f7f7 f998 	bl	8000afc <__aeabi_dcmplt>
 80097cc:	2800      	cmp	r0, #0
 80097ce:	f040 80b5 	bne.w	800993c <_dtoa_r+0x6c4>
 80097d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80097d4:	429d      	cmp	r5, r3
 80097d6:	d081      	beq.n	80096dc <_dtoa_r+0x464>
 80097d8:	4b30      	ldr	r3, [pc, #192]	; (800989c <_dtoa_r+0x624>)
 80097da:	2200      	movs	r2, #0
 80097dc:	4650      	mov	r0, sl
 80097de:	4659      	mov	r1, fp
 80097e0:	f7f6 ff1a 	bl	8000618 <__aeabi_dmul>
 80097e4:	4b2d      	ldr	r3, [pc, #180]	; (800989c <_dtoa_r+0x624>)
 80097e6:	4682      	mov	sl, r0
 80097e8:	468b      	mov	fp, r1
 80097ea:	4640      	mov	r0, r8
 80097ec:	4649      	mov	r1, r9
 80097ee:	2200      	movs	r2, #0
 80097f0:	f7f6 ff12 	bl	8000618 <__aeabi_dmul>
 80097f4:	4680      	mov	r8, r0
 80097f6:	4689      	mov	r9, r1
 80097f8:	e7c6      	b.n	8009788 <_dtoa_r+0x510>
 80097fa:	4650      	mov	r0, sl
 80097fc:	4659      	mov	r1, fp
 80097fe:	f7f6 ff0b 	bl	8000618 <__aeabi_dmul>
 8009802:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009804:	9d01      	ldr	r5, [sp, #4]
 8009806:	930f      	str	r3, [sp, #60]	; 0x3c
 8009808:	4682      	mov	sl, r0
 800980a:	468b      	mov	fp, r1
 800980c:	4649      	mov	r1, r9
 800980e:	4640      	mov	r0, r8
 8009810:	f7f7 f9b2 	bl	8000b78 <__aeabi_d2iz>
 8009814:	4606      	mov	r6, r0
 8009816:	f7f6 fe95 	bl	8000544 <__aeabi_i2d>
 800981a:	3630      	adds	r6, #48	; 0x30
 800981c:	4602      	mov	r2, r0
 800981e:	460b      	mov	r3, r1
 8009820:	4640      	mov	r0, r8
 8009822:	4649      	mov	r1, r9
 8009824:	f7f6 fd40 	bl	80002a8 <__aeabi_dsub>
 8009828:	f805 6b01 	strb.w	r6, [r5], #1
 800982c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800982e:	429d      	cmp	r5, r3
 8009830:	4680      	mov	r8, r0
 8009832:	4689      	mov	r9, r1
 8009834:	f04f 0200 	mov.w	r2, #0
 8009838:	d124      	bne.n	8009884 <_dtoa_r+0x60c>
 800983a:	4b1b      	ldr	r3, [pc, #108]	; (80098a8 <_dtoa_r+0x630>)
 800983c:	4650      	mov	r0, sl
 800983e:	4659      	mov	r1, fp
 8009840:	f7f6 fd34 	bl	80002ac <__adddf3>
 8009844:	4602      	mov	r2, r0
 8009846:	460b      	mov	r3, r1
 8009848:	4640      	mov	r0, r8
 800984a:	4649      	mov	r1, r9
 800984c:	f7f7 f974 	bl	8000b38 <__aeabi_dcmpgt>
 8009850:	2800      	cmp	r0, #0
 8009852:	d173      	bne.n	800993c <_dtoa_r+0x6c4>
 8009854:	4652      	mov	r2, sl
 8009856:	465b      	mov	r3, fp
 8009858:	4913      	ldr	r1, [pc, #76]	; (80098a8 <_dtoa_r+0x630>)
 800985a:	2000      	movs	r0, #0
 800985c:	f7f6 fd24 	bl	80002a8 <__aeabi_dsub>
 8009860:	4602      	mov	r2, r0
 8009862:	460b      	mov	r3, r1
 8009864:	4640      	mov	r0, r8
 8009866:	4649      	mov	r1, r9
 8009868:	f7f7 f948 	bl	8000afc <__aeabi_dcmplt>
 800986c:	2800      	cmp	r0, #0
 800986e:	f43f af35 	beq.w	80096dc <_dtoa_r+0x464>
 8009872:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009874:	1e6b      	subs	r3, r5, #1
 8009876:	930f      	str	r3, [sp, #60]	; 0x3c
 8009878:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800987c:	2b30      	cmp	r3, #48	; 0x30
 800987e:	d0f8      	beq.n	8009872 <_dtoa_r+0x5fa>
 8009880:	9700      	str	r7, [sp, #0]
 8009882:	e049      	b.n	8009918 <_dtoa_r+0x6a0>
 8009884:	4b05      	ldr	r3, [pc, #20]	; (800989c <_dtoa_r+0x624>)
 8009886:	f7f6 fec7 	bl	8000618 <__aeabi_dmul>
 800988a:	4680      	mov	r8, r0
 800988c:	4689      	mov	r9, r1
 800988e:	e7bd      	b.n	800980c <_dtoa_r+0x594>
 8009890:	0800cce0 	.word	0x0800cce0
 8009894:	0800ccb8 	.word	0x0800ccb8
 8009898:	3ff00000 	.word	0x3ff00000
 800989c:	40240000 	.word	0x40240000
 80098a0:	401c0000 	.word	0x401c0000
 80098a4:	40140000 	.word	0x40140000
 80098a8:	3fe00000 	.word	0x3fe00000
 80098ac:	9d01      	ldr	r5, [sp, #4]
 80098ae:	4656      	mov	r6, sl
 80098b0:	465f      	mov	r7, fp
 80098b2:	4642      	mov	r2, r8
 80098b4:	464b      	mov	r3, r9
 80098b6:	4630      	mov	r0, r6
 80098b8:	4639      	mov	r1, r7
 80098ba:	f7f6 ffd7 	bl	800086c <__aeabi_ddiv>
 80098be:	f7f7 f95b 	bl	8000b78 <__aeabi_d2iz>
 80098c2:	4682      	mov	sl, r0
 80098c4:	f7f6 fe3e 	bl	8000544 <__aeabi_i2d>
 80098c8:	4642      	mov	r2, r8
 80098ca:	464b      	mov	r3, r9
 80098cc:	f7f6 fea4 	bl	8000618 <__aeabi_dmul>
 80098d0:	4602      	mov	r2, r0
 80098d2:	460b      	mov	r3, r1
 80098d4:	4630      	mov	r0, r6
 80098d6:	4639      	mov	r1, r7
 80098d8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80098dc:	f7f6 fce4 	bl	80002a8 <__aeabi_dsub>
 80098e0:	f805 6b01 	strb.w	r6, [r5], #1
 80098e4:	9e01      	ldr	r6, [sp, #4]
 80098e6:	9f03      	ldr	r7, [sp, #12]
 80098e8:	1bae      	subs	r6, r5, r6
 80098ea:	42b7      	cmp	r7, r6
 80098ec:	4602      	mov	r2, r0
 80098ee:	460b      	mov	r3, r1
 80098f0:	d135      	bne.n	800995e <_dtoa_r+0x6e6>
 80098f2:	f7f6 fcdb 	bl	80002ac <__adddf3>
 80098f6:	4642      	mov	r2, r8
 80098f8:	464b      	mov	r3, r9
 80098fa:	4606      	mov	r6, r0
 80098fc:	460f      	mov	r7, r1
 80098fe:	f7f7 f91b 	bl	8000b38 <__aeabi_dcmpgt>
 8009902:	b9d0      	cbnz	r0, 800993a <_dtoa_r+0x6c2>
 8009904:	4642      	mov	r2, r8
 8009906:	464b      	mov	r3, r9
 8009908:	4630      	mov	r0, r6
 800990a:	4639      	mov	r1, r7
 800990c:	f7f7 f8ec 	bl	8000ae8 <__aeabi_dcmpeq>
 8009910:	b110      	cbz	r0, 8009918 <_dtoa_r+0x6a0>
 8009912:	f01a 0f01 	tst.w	sl, #1
 8009916:	d110      	bne.n	800993a <_dtoa_r+0x6c2>
 8009918:	4620      	mov	r0, r4
 800991a:	ee18 1a10 	vmov	r1, s16
 800991e:	f000 fb09 	bl	8009f34 <_Bfree>
 8009922:	2300      	movs	r3, #0
 8009924:	9800      	ldr	r0, [sp, #0]
 8009926:	702b      	strb	r3, [r5, #0]
 8009928:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800992a:	3001      	adds	r0, #1
 800992c:	6018      	str	r0, [r3, #0]
 800992e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009930:	2b00      	cmp	r3, #0
 8009932:	f43f acf1 	beq.w	8009318 <_dtoa_r+0xa0>
 8009936:	601d      	str	r5, [r3, #0]
 8009938:	e4ee      	b.n	8009318 <_dtoa_r+0xa0>
 800993a:	9f00      	ldr	r7, [sp, #0]
 800993c:	462b      	mov	r3, r5
 800993e:	461d      	mov	r5, r3
 8009940:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009944:	2a39      	cmp	r2, #57	; 0x39
 8009946:	d106      	bne.n	8009956 <_dtoa_r+0x6de>
 8009948:	9a01      	ldr	r2, [sp, #4]
 800994a:	429a      	cmp	r2, r3
 800994c:	d1f7      	bne.n	800993e <_dtoa_r+0x6c6>
 800994e:	9901      	ldr	r1, [sp, #4]
 8009950:	2230      	movs	r2, #48	; 0x30
 8009952:	3701      	adds	r7, #1
 8009954:	700a      	strb	r2, [r1, #0]
 8009956:	781a      	ldrb	r2, [r3, #0]
 8009958:	3201      	adds	r2, #1
 800995a:	701a      	strb	r2, [r3, #0]
 800995c:	e790      	b.n	8009880 <_dtoa_r+0x608>
 800995e:	4ba6      	ldr	r3, [pc, #664]	; (8009bf8 <_dtoa_r+0x980>)
 8009960:	2200      	movs	r2, #0
 8009962:	f7f6 fe59 	bl	8000618 <__aeabi_dmul>
 8009966:	2200      	movs	r2, #0
 8009968:	2300      	movs	r3, #0
 800996a:	4606      	mov	r6, r0
 800996c:	460f      	mov	r7, r1
 800996e:	f7f7 f8bb 	bl	8000ae8 <__aeabi_dcmpeq>
 8009972:	2800      	cmp	r0, #0
 8009974:	d09d      	beq.n	80098b2 <_dtoa_r+0x63a>
 8009976:	e7cf      	b.n	8009918 <_dtoa_r+0x6a0>
 8009978:	9a08      	ldr	r2, [sp, #32]
 800997a:	2a00      	cmp	r2, #0
 800997c:	f000 80d7 	beq.w	8009b2e <_dtoa_r+0x8b6>
 8009980:	9a06      	ldr	r2, [sp, #24]
 8009982:	2a01      	cmp	r2, #1
 8009984:	f300 80ba 	bgt.w	8009afc <_dtoa_r+0x884>
 8009988:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800998a:	2a00      	cmp	r2, #0
 800998c:	f000 80b2 	beq.w	8009af4 <_dtoa_r+0x87c>
 8009990:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009994:	9e07      	ldr	r6, [sp, #28]
 8009996:	9d04      	ldr	r5, [sp, #16]
 8009998:	9a04      	ldr	r2, [sp, #16]
 800999a:	441a      	add	r2, r3
 800999c:	9204      	str	r2, [sp, #16]
 800999e:	9a05      	ldr	r2, [sp, #20]
 80099a0:	2101      	movs	r1, #1
 80099a2:	441a      	add	r2, r3
 80099a4:	4620      	mov	r0, r4
 80099a6:	9205      	str	r2, [sp, #20]
 80099a8:	f000 fb7c 	bl	800a0a4 <__i2b>
 80099ac:	4607      	mov	r7, r0
 80099ae:	2d00      	cmp	r5, #0
 80099b0:	dd0c      	ble.n	80099cc <_dtoa_r+0x754>
 80099b2:	9b05      	ldr	r3, [sp, #20]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	dd09      	ble.n	80099cc <_dtoa_r+0x754>
 80099b8:	42ab      	cmp	r3, r5
 80099ba:	9a04      	ldr	r2, [sp, #16]
 80099bc:	bfa8      	it	ge
 80099be:	462b      	movge	r3, r5
 80099c0:	1ad2      	subs	r2, r2, r3
 80099c2:	9204      	str	r2, [sp, #16]
 80099c4:	9a05      	ldr	r2, [sp, #20]
 80099c6:	1aed      	subs	r5, r5, r3
 80099c8:	1ad3      	subs	r3, r2, r3
 80099ca:	9305      	str	r3, [sp, #20]
 80099cc:	9b07      	ldr	r3, [sp, #28]
 80099ce:	b31b      	cbz	r3, 8009a18 <_dtoa_r+0x7a0>
 80099d0:	9b08      	ldr	r3, [sp, #32]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	f000 80af 	beq.w	8009b36 <_dtoa_r+0x8be>
 80099d8:	2e00      	cmp	r6, #0
 80099da:	dd13      	ble.n	8009a04 <_dtoa_r+0x78c>
 80099dc:	4639      	mov	r1, r7
 80099de:	4632      	mov	r2, r6
 80099e0:	4620      	mov	r0, r4
 80099e2:	f000 fc1f 	bl	800a224 <__pow5mult>
 80099e6:	ee18 2a10 	vmov	r2, s16
 80099ea:	4601      	mov	r1, r0
 80099ec:	4607      	mov	r7, r0
 80099ee:	4620      	mov	r0, r4
 80099f0:	f000 fb6e 	bl	800a0d0 <__multiply>
 80099f4:	ee18 1a10 	vmov	r1, s16
 80099f8:	4680      	mov	r8, r0
 80099fa:	4620      	mov	r0, r4
 80099fc:	f000 fa9a 	bl	8009f34 <_Bfree>
 8009a00:	ee08 8a10 	vmov	s16, r8
 8009a04:	9b07      	ldr	r3, [sp, #28]
 8009a06:	1b9a      	subs	r2, r3, r6
 8009a08:	d006      	beq.n	8009a18 <_dtoa_r+0x7a0>
 8009a0a:	ee18 1a10 	vmov	r1, s16
 8009a0e:	4620      	mov	r0, r4
 8009a10:	f000 fc08 	bl	800a224 <__pow5mult>
 8009a14:	ee08 0a10 	vmov	s16, r0
 8009a18:	2101      	movs	r1, #1
 8009a1a:	4620      	mov	r0, r4
 8009a1c:	f000 fb42 	bl	800a0a4 <__i2b>
 8009a20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	4606      	mov	r6, r0
 8009a26:	f340 8088 	ble.w	8009b3a <_dtoa_r+0x8c2>
 8009a2a:	461a      	mov	r2, r3
 8009a2c:	4601      	mov	r1, r0
 8009a2e:	4620      	mov	r0, r4
 8009a30:	f000 fbf8 	bl	800a224 <__pow5mult>
 8009a34:	9b06      	ldr	r3, [sp, #24]
 8009a36:	2b01      	cmp	r3, #1
 8009a38:	4606      	mov	r6, r0
 8009a3a:	f340 8081 	ble.w	8009b40 <_dtoa_r+0x8c8>
 8009a3e:	f04f 0800 	mov.w	r8, #0
 8009a42:	6933      	ldr	r3, [r6, #16]
 8009a44:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009a48:	6918      	ldr	r0, [r3, #16]
 8009a4a:	f000 fadb 	bl	800a004 <__hi0bits>
 8009a4e:	f1c0 0020 	rsb	r0, r0, #32
 8009a52:	9b05      	ldr	r3, [sp, #20]
 8009a54:	4418      	add	r0, r3
 8009a56:	f010 001f 	ands.w	r0, r0, #31
 8009a5a:	f000 8092 	beq.w	8009b82 <_dtoa_r+0x90a>
 8009a5e:	f1c0 0320 	rsb	r3, r0, #32
 8009a62:	2b04      	cmp	r3, #4
 8009a64:	f340 808a 	ble.w	8009b7c <_dtoa_r+0x904>
 8009a68:	f1c0 001c 	rsb	r0, r0, #28
 8009a6c:	9b04      	ldr	r3, [sp, #16]
 8009a6e:	4403      	add	r3, r0
 8009a70:	9304      	str	r3, [sp, #16]
 8009a72:	9b05      	ldr	r3, [sp, #20]
 8009a74:	4403      	add	r3, r0
 8009a76:	4405      	add	r5, r0
 8009a78:	9305      	str	r3, [sp, #20]
 8009a7a:	9b04      	ldr	r3, [sp, #16]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	dd07      	ble.n	8009a90 <_dtoa_r+0x818>
 8009a80:	ee18 1a10 	vmov	r1, s16
 8009a84:	461a      	mov	r2, r3
 8009a86:	4620      	mov	r0, r4
 8009a88:	f000 fc26 	bl	800a2d8 <__lshift>
 8009a8c:	ee08 0a10 	vmov	s16, r0
 8009a90:	9b05      	ldr	r3, [sp, #20]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	dd05      	ble.n	8009aa2 <_dtoa_r+0x82a>
 8009a96:	4631      	mov	r1, r6
 8009a98:	461a      	mov	r2, r3
 8009a9a:	4620      	mov	r0, r4
 8009a9c:	f000 fc1c 	bl	800a2d8 <__lshift>
 8009aa0:	4606      	mov	r6, r0
 8009aa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d06e      	beq.n	8009b86 <_dtoa_r+0x90e>
 8009aa8:	ee18 0a10 	vmov	r0, s16
 8009aac:	4631      	mov	r1, r6
 8009aae:	f000 fc83 	bl	800a3b8 <__mcmp>
 8009ab2:	2800      	cmp	r0, #0
 8009ab4:	da67      	bge.n	8009b86 <_dtoa_r+0x90e>
 8009ab6:	9b00      	ldr	r3, [sp, #0]
 8009ab8:	3b01      	subs	r3, #1
 8009aba:	ee18 1a10 	vmov	r1, s16
 8009abe:	9300      	str	r3, [sp, #0]
 8009ac0:	220a      	movs	r2, #10
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	4620      	mov	r0, r4
 8009ac6:	f000 fa57 	bl	8009f78 <__multadd>
 8009aca:	9b08      	ldr	r3, [sp, #32]
 8009acc:	ee08 0a10 	vmov	s16, r0
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	f000 81b1 	beq.w	8009e38 <_dtoa_r+0xbc0>
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	4639      	mov	r1, r7
 8009ada:	220a      	movs	r2, #10
 8009adc:	4620      	mov	r0, r4
 8009ade:	f000 fa4b 	bl	8009f78 <__multadd>
 8009ae2:	9b02      	ldr	r3, [sp, #8]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	4607      	mov	r7, r0
 8009ae8:	f300 808e 	bgt.w	8009c08 <_dtoa_r+0x990>
 8009aec:	9b06      	ldr	r3, [sp, #24]
 8009aee:	2b02      	cmp	r3, #2
 8009af0:	dc51      	bgt.n	8009b96 <_dtoa_r+0x91e>
 8009af2:	e089      	b.n	8009c08 <_dtoa_r+0x990>
 8009af4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009af6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009afa:	e74b      	b.n	8009994 <_dtoa_r+0x71c>
 8009afc:	9b03      	ldr	r3, [sp, #12]
 8009afe:	1e5e      	subs	r6, r3, #1
 8009b00:	9b07      	ldr	r3, [sp, #28]
 8009b02:	42b3      	cmp	r3, r6
 8009b04:	bfbf      	itttt	lt
 8009b06:	9b07      	ldrlt	r3, [sp, #28]
 8009b08:	9607      	strlt	r6, [sp, #28]
 8009b0a:	1af2      	sublt	r2, r6, r3
 8009b0c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009b0e:	bfb6      	itet	lt
 8009b10:	189b      	addlt	r3, r3, r2
 8009b12:	1b9e      	subge	r6, r3, r6
 8009b14:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009b16:	9b03      	ldr	r3, [sp, #12]
 8009b18:	bfb8      	it	lt
 8009b1a:	2600      	movlt	r6, #0
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	bfb7      	itett	lt
 8009b20:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009b24:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009b28:	1a9d      	sublt	r5, r3, r2
 8009b2a:	2300      	movlt	r3, #0
 8009b2c:	e734      	b.n	8009998 <_dtoa_r+0x720>
 8009b2e:	9e07      	ldr	r6, [sp, #28]
 8009b30:	9d04      	ldr	r5, [sp, #16]
 8009b32:	9f08      	ldr	r7, [sp, #32]
 8009b34:	e73b      	b.n	80099ae <_dtoa_r+0x736>
 8009b36:	9a07      	ldr	r2, [sp, #28]
 8009b38:	e767      	b.n	8009a0a <_dtoa_r+0x792>
 8009b3a:	9b06      	ldr	r3, [sp, #24]
 8009b3c:	2b01      	cmp	r3, #1
 8009b3e:	dc18      	bgt.n	8009b72 <_dtoa_r+0x8fa>
 8009b40:	f1ba 0f00 	cmp.w	sl, #0
 8009b44:	d115      	bne.n	8009b72 <_dtoa_r+0x8fa>
 8009b46:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b4a:	b993      	cbnz	r3, 8009b72 <_dtoa_r+0x8fa>
 8009b4c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009b50:	0d1b      	lsrs	r3, r3, #20
 8009b52:	051b      	lsls	r3, r3, #20
 8009b54:	b183      	cbz	r3, 8009b78 <_dtoa_r+0x900>
 8009b56:	9b04      	ldr	r3, [sp, #16]
 8009b58:	3301      	adds	r3, #1
 8009b5a:	9304      	str	r3, [sp, #16]
 8009b5c:	9b05      	ldr	r3, [sp, #20]
 8009b5e:	3301      	adds	r3, #1
 8009b60:	9305      	str	r3, [sp, #20]
 8009b62:	f04f 0801 	mov.w	r8, #1
 8009b66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	f47f af6a 	bne.w	8009a42 <_dtoa_r+0x7ca>
 8009b6e:	2001      	movs	r0, #1
 8009b70:	e76f      	b.n	8009a52 <_dtoa_r+0x7da>
 8009b72:	f04f 0800 	mov.w	r8, #0
 8009b76:	e7f6      	b.n	8009b66 <_dtoa_r+0x8ee>
 8009b78:	4698      	mov	r8, r3
 8009b7a:	e7f4      	b.n	8009b66 <_dtoa_r+0x8ee>
 8009b7c:	f43f af7d 	beq.w	8009a7a <_dtoa_r+0x802>
 8009b80:	4618      	mov	r0, r3
 8009b82:	301c      	adds	r0, #28
 8009b84:	e772      	b.n	8009a6c <_dtoa_r+0x7f4>
 8009b86:	9b03      	ldr	r3, [sp, #12]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	dc37      	bgt.n	8009bfc <_dtoa_r+0x984>
 8009b8c:	9b06      	ldr	r3, [sp, #24]
 8009b8e:	2b02      	cmp	r3, #2
 8009b90:	dd34      	ble.n	8009bfc <_dtoa_r+0x984>
 8009b92:	9b03      	ldr	r3, [sp, #12]
 8009b94:	9302      	str	r3, [sp, #8]
 8009b96:	9b02      	ldr	r3, [sp, #8]
 8009b98:	b96b      	cbnz	r3, 8009bb6 <_dtoa_r+0x93e>
 8009b9a:	4631      	mov	r1, r6
 8009b9c:	2205      	movs	r2, #5
 8009b9e:	4620      	mov	r0, r4
 8009ba0:	f000 f9ea 	bl	8009f78 <__multadd>
 8009ba4:	4601      	mov	r1, r0
 8009ba6:	4606      	mov	r6, r0
 8009ba8:	ee18 0a10 	vmov	r0, s16
 8009bac:	f000 fc04 	bl	800a3b8 <__mcmp>
 8009bb0:	2800      	cmp	r0, #0
 8009bb2:	f73f adbb 	bgt.w	800972c <_dtoa_r+0x4b4>
 8009bb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bb8:	9d01      	ldr	r5, [sp, #4]
 8009bba:	43db      	mvns	r3, r3
 8009bbc:	9300      	str	r3, [sp, #0]
 8009bbe:	f04f 0800 	mov.w	r8, #0
 8009bc2:	4631      	mov	r1, r6
 8009bc4:	4620      	mov	r0, r4
 8009bc6:	f000 f9b5 	bl	8009f34 <_Bfree>
 8009bca:	2f00      	cmp	r7, #0
 8009bcc:	f43f aea4 	beq.w	8009918 <_dtoa_r+0x6a0>
 8009bd0:	f1b8 0f00 	cmp.w	r8, #0
 8009bd4:	d005      	beq.n	8009be2 <_dtoa_r+0x96a>
 8009bd6:	45b8      	cmp	r8, r7
 8009bd8:	d003      	beq.n	8009be2 <_dtoa_r+0x96a>
 8009bda:	4641      	mov	r1, r8
 8009bdc:	4620      	mov	r0, r4
 8009bde:	f000 f9a9 	bl	8009f34 <_Bfree>
 8009be2:	4639      	mov	r1, r7
 8009be4:	4620      	mov	r0, r4
 8009be6:	f000 f9a5 	bl	8009f34 <_Bfree>
 8009bea:	e695      	b.n	8009918 <_dtoa_r+0x6a0>
 8009bec:	2600      	movs	r6, #0
 8009bee:	4637      	mov	r7, r6
 8009bf0:	e7e1      	b.n	8009bb6 <_dtoa_r+0x93e>
 8009bf2:	9700      	str	r7, [sp, #0]
 8009bf4:	4637      	mov	r7, r6
 8009bf6:	e599      	b.n	800972c <_dtoa_r+0x4b4>
 8009bf8:	40240000 	.word	0x40240000
 8009bfc:	9b08      	ldr	r3, [sp, #32]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	f000 80ca 	beq.w	8009d98 <_dtoa_r+0xb20>
 8009c04:	9b03      	ldr	r3, [sp, #12]
 8009c06:	9302      	str	r3, [sp, #8]
 8009c08:	2d00      	cmp	r5, #0
 8009c0a:	dd05      	ble.n	8009c18 <_dtoa_r+0x9a0>
 8009c0c:	4639      	mov	r1, r7
 8009c0e:	462a      	mov	r2, r5
 8009c10:	4620      	mov	r0, r4
 8009c12:	f000 fb61 	bl	800a2d8 <__lshift>
 8009c16:	4607      	mov	r7, r0
 8009c18:	f1b8 0f00 	cmp.w	r8, #0
 8009c1c:	d05b      	beq.n	8009cd6 <_dtoa_r+0xa5e>
 8009c1e:	6879      	ldr	r1, [r7, #4]
 8009c20:	4620      	mov	r0, r4
 8009c22:	f000 f947 	bl	8009eb4 <_Balloc>
 8009c26:	4605      	mov	r5, r0
 8009c28:	b928      	cbnz	r0, 8009c36 <_dtoa_r+0x9be>
 8009c2a:	4b87      	ldr	r3, [pc, #540]	; (8009e48 <_dtoa_r+0xbd0>)
 8009c2c:	4602      	mov	r2, r0
 8009c2e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009c32:	f7ff bb3b 	b.w	80092ac <_dtoa_r+0x34>
 8009c36:	693a      	ldr	r2, [r7, #16]
 8009c38:	3202      	adds	r2, #2
 8009c3a:	0092      	lsls	r2, r2, #2
 8009c3c:	f107 010c 	add.w	r1, r7, #12
 8009c40:	300c      	adds	r0, #12
 8009c42:	f7fe fccd 	bl	80085e0 <memcpy>
 8009c46:	2201      	movs	r2, #1
 8009c48:	4629      	mov	r1, r5
 8009c4a:	4620      	mov	r0, r4
 8009c4c:	f000 fb44 	bl	800a2d8 <__lshift>
 8009c50:	9b01      	ldr	r3, [sp, #4]
 8009c52:	f103 0901 	add.w	r9, r3, #1
 8009c56:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009c5a:	4413      	add	r3, r2
 8009c5c:	9305      	str	r3, [sp, #20]
 8009c5e:	f00a 0301 	and.w	r3, sl, #1
 8009c62:	46b8      	mov	r8, r7
 8009c64:	9304      	str	r3, [sp, #16]
 8009c66:	4607      	mov	r7, r0
 8009c68:	4631      	mov	r1, r6
 8009c6a:	ee18 0a10 	vmov	r0, s16
 8009c6e:	f7ff fa77 	bl	8009160 <quorem>
 8009c72:	4641      	mov	r1, r8
 8009c74:	9002      	str	r0, [sp, #8]
 8009c76:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009c7a:	ee18 0a10 	vmov	r0, s16
 8009c7e:	f000 fb9b 	bl	800a3b8 <__mcmp>
 8009c82:	463a      	mov	r2, r7
 8009c84:	9003      	str	r0, [sp, #12]
 8009c86:	4631      	mov	r1, r6
 8009c88:	4620      	mov	r0, r4
 8009c8a:	f000 fbb1 	bl	800a3f0 <__mdiff>
 8009c8e:	68c2      	ldr	r2, [r0, #12]
 8009c90:	f109 3bff 	add.w	fp, r9, #4294967295
 8009c94:	4605      	mov	r5, r0
 8009c96:	bb02      	cbnz	r2, 8009cda <_dtoa_r+0xa62>
 8009c98:	4601      	mov	r1, r0
 8009c9a:	ee18 0a10 	vmov	r0, s16
 8009c9e:	f000 fb8b 	bl	800a3b8 <__mcmp>
 8009ca2:	4602      	mov	r2, r0
 8009ca4:	4629      	mov	r1, r5
 8009ca6:	4620      	mov	r0, r4
 8009ca8:	9207      	str	r2, [sp, #28]
 8009caa:	f000 f943 	bl	8009f34 <_Bfree>
 8009cae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009cb2:	ea43 0102 	orr.w	r1, r3, r2
 8009cb6:	9b04      	ldr	r3, [sp, #16]
 8009cb8:	430b      	orrs	r3, r1
 8009cba:	464d      	mov	r5, r9
 8009cbc:	d10f      	bne.n	8009cde <_dtoa_r+0xa66>
 8009cbe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009cc2:	d02a      	beq.n	8009d1a <_dtoa_r+0xaa2>
 8009cc4:	9b03      	ldr	r3, [sp, #12]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	dd02      	ble.n	8009cd0 <_dtoa_r+0xa58>
 8009cca:	9b02      	ldr	r3, [sp, #8]
 8009ccc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009cd0:	f88b a000 	strb.w	sl, [fp]
 8009cd4:	e775      	b.n	8009bc2 <_dtoa_r+0x94a>
 8009cd6:	4638      	mov	r0, r7
 8009cd8:	e7ba      	b.n	8009c50 <_dtoa_r+0x9d8>
 8009cda:	2201      	movs	r2, #1
 8009cdc:	e7e2      	b.n	8009ca4 <_dtoa_r+0xa2c>
 8009cde:	9b03      	ldr	r3, [sp, #12]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	db04      	blt.n	8009cee <_dtoa_r+0xa76>
 8009ce4:	9906      	ldr	r1, [sp, #24]
 8009ce6:	430b      	orrs	r3, r1
 8009ce8:	9904      	ldr	r1, [sp, #16]
 8009cea:	430b      	orrs	r3, r1
 8009cec:	d122      	bne.n	8009d34 <_dtoa_r+0xabc>
 8009cee:	2a00      	cmp	r2, #0
 8009cf0:	ddee      	ble.n	8009cd0 <_dtoa_r+0xa58>
 8009cf2:	ee18 1a10 	vmov	r1, s16
 8009cf6:	2201      	movs	r2, #1
 8009cf8:	4620      	mov	r0, r4
 8009cfa:	f000 faed 	bl	800a2d8 <__lshift>
 8009cfe:	4631      	mov	r1, r6
 8009d00:	ee08 0a10 	vmov	s16, r0
 8009d04:	f000 fb58 	bl	800a3b8 <__mcmp>
 8009d08:	2800      	cmp	r0, #0
 8009d0a:	dc03      	bgt.n	8009d14 <_dtoa_r+0xa9c>
 8009d0c:	d1e0      	bne.n	8009cd0 <_dtoa_r+0xa58>
 8009d0e:	f01a 0f01 	tst.w	sl, #1
 8009d12:	d0dd      	beq.n	8009cd0 <_dtoa_r+0xa58>
 8009d14:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009d18:	d1d7      	bne.n	8009cca <_dtoa_r+0xa52>
 8009d1a:	2339      	movs	r3, #57	; 0x39
 8009d1c:	f88b 3000 	strb.w	r3, [fp]
 8009d20:	462b      	mov	r3, r5
 8009d22:	461d      	mov	r5, r3
 8009d24:	3b01      	subs	r3, #1
 8009d26:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009d2a:	2a39      	cmp	r2, #57	; 0x39
 8009d2c:	d071      	beq.n	8009e12 <_dtoa_r+0xb9a>
 8009d2e:	3201      	adds	r2, #1
 8009d30:	701a      	strb	r2, [r3, #0]
 8009d32:	e746      	b.n	8009bc2 <_dtoa_r+0x94a>
 8009d34:	2a00      	cmp	r2, #0
 8009d36:	dd07      	ble.n	8009d48 <_dtoa_r+0xad0>
 8009d38:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009d3c:	d0ed      	beq.n	8009d1a <_dtoa_r+0xaa2>
 8009d3e:	f10a 0301 	add.w	r3, sl, #1
 8009d42:	f88b 3000 	strb.w	r3, [fp]
 8009d46:	e73c      	b.n	8009bc2 <_dtoa_r+0x94a>
 8009d48:	9b05      	ldr	r3, [sp, #20]
 8009d4a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009d4e:	4599      	cmp	r9, r3
 8009d50:	d047      	beq.n	8009de2 <_dtoa_r+0xb6a>
 8009d52:	ee18 1a10 	vmov	r1, s16
 8009d56:	2300      	movs	r3, #0
 8009d58:	220a      	movs	r2, #10
 8009d5a:	4620      	mov	r0, r4
 8009d5c:	f000 f90c 	bl	8009f78 <__multadd>
 8009d60:	45b8      	cmp	r8, r7
 8009d62:	ee08 0a10 	vmov	s16, r0
 8009d66:	f04f 0300 	mov.w	r3, #0
 8009d6a:	f04f 020a 	mov.w	r2, #10
 8009d6e:	4641      	mov	r1, r8
 8009d70:	4620      	mov	r0, r4
 8009d72:	d106      	bne.n	8009d82 <_dtoa_r+0xb0a>
 8009d74:	f000 f900 	bl	8009f78 <__multadd>
 8009d78:	4680      	mov	r8, r0
 8009d7a:	4607      	mov	r7, r0
 8009d7c:	f109 0901 	add.w	r9, r9, #1
 8009d80:	e772      	b.n	8009c68 <_dtoa_r+0x9f0>
 8009d82:	f000 f8f9 	bl	8009f78 <__multadd>
 8009d86:	4639      	mov	r1, r7
 8009d88:	4680      	mov	r8, r0
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	220a      	movs	r2, #10
 8009d8e:	4620      	mov	r0, r4
 8009d90:	f000 f8f2 	bl	8009f78 <__multadd>
 8009d94:	4607      	mov	r7, r0
 8009d96:	e7f1      	b.n	8009d7c <_dtoa_r+0xb04>
 8009d98:	9b03      	ldr	r3, [sp, #12]
 8009d9a:	9302      	str	r3, [sp, #8]
 8009d9c:	9d01      	ldr	r5, [sp, #4]
 8009d9e:	ee18 0a10 	vmov	r0, s16
 8009da2:	4631      	mov	r1, r6
 8009da4:	f7ff f9dc 	bl	8009160 <quorem>
 8009da8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009dac:	9b01      	ldr	r3, [sp, #4]
 8009dae:	f805 ab01 	strb.w	sl, [r5], #1
 8009db2:	1aea      	subs	r2, r5, r3
 8009db4:	9b02      	ldr	r3, [sp, #8]
 8009db6:	4293      	cmp	r3, r2
 8009db8:	dd09      	ble.n	8009dce <_dtoa_r+0xb56>
 8009dba:	ee18 1a10 	vmov	r1, s16
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	220a      	movs	r2, #10
 8009dc2:	4620      	mov	r0, r4
 8009dc4:	f000 f8d8 	bl	8009f78 <__multadd>
 8009dc8:	ee08 0a10 	vmov	s16, r0
 8009dcc:	e7e7      	b.n	8009d9e <_dtoa_r+0xb26>
 8009dce:	9b02      	ldr	r3, [sp, #8]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	bfc8      	it	gt
 8009dd4:	461d      	movgt	r5, r3
 8009dd6:	9b01      	ldr	r3, [sp, #4]
 8009dd8:	bfd8      	it	le
 8009dda:	2501      	movle	r5, #1
 8009ddc:	441d      	add	r5, r3
 8009dde:	f04f 0800 	mov.w	r8, #0
 8009de2:	ee18 1a10 	vmov	r1, s16
 8009de6:	2201      	movs	r2, #1
 8009de8:	4620      	mov	r0, r4
 8009dea:	f000 fa75 	bl	800a2d8 <__lshift>
 8009dee:	4631      	mov	r1, r6
 8009df0:	ee08 0a10 	vmov	s16, r0
 8009df4:	f000 fae0 	bl	800a3b8 <__mcmp>
 8009df8:	2800      	cmp	r0, #0
 8009dfa:	dc91      	bgt.n	8009d20 <_dtoa_r+0xaa8>
 8009dfc:	d102      	bne.n	8009e04 <_dtoa_r+0xb8c>
 8009dfe:	f01a 0f01 	tst.w	sl, #1
 8009e02:	d18d      	bne.n	8009d20 <_dtoa_r+0xaa8>
 8009e04:	462b      	mov	r3, r5
 8009e06:	461d      	mov	r5, r3
 8009e08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009e0c:	2a30      	cmp	r2, #48	; 0x30
 8009e0e:	d0fa      	beq.n	8009e06 <_dtoa_r+0xb8e>
 8009e10:	e6d7      	b.n	8009bc2 <_dtoa_r+0x94a>
 8009e12:	9a01      	ldr	r2, [sp, #4]
 8009e14:	429a      	cmp	r2, r3
 8009e16:	d184      	bne.n	8009d22 <_dtoa_r+0xaaa>
 8009e18:	9b00      	ldr	r3, [sp, #0]
 8009e1a:	3301      	adds	r3, #1
 8009e1c:	9300      	str	r3, [sp, #0]
 8009e1e:	2331      	movs	r3, #49	; 0x31
 8009e20:	7013      	strb	r3, [r2, #0]
 8009e22:	e6ce      	b.n	8009bc2 <_dtoa_r+0x94a>
 8009e24:	4b09      	ldr	r3, [pc, #36]	; (8009e4c <_dtoa_r+0xbd4>)
 8009e26:	f7ff ba95 	b.w	8009354 <_dtoa_r+0xdc>
 8009e2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	f47f aa6e 	bne.w	800930e <_dtoa_r+0x96>
 8009e32:	4b07      	ldr	r3, [pc, #28]	; (8009e50 <_dtoa_r+0xbd8>)
 8009e34:	f7ff ba8e 	b.w	8009354 <_dtoa_r+0xdc>
 8009e38:	9b02      	ldr	r3, [sp, #8]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	dcae      	bgt.n	8009d9c <_dtoa_r+0xb24>
 8009e3e:	9b06      	ldr	r3, [sp, #24]
 8009e40:	2b02      	cmp	r3, #2
 8009e42:	f73f aea8 	bgt.w	8009b96 <_dtoa_r+0x91e>
 8009e46:	e7a9      	b.n	8009d9c <_dtoa_r+0xb24>
 8009e48:	0800cc46 	.word	0x0800cc46
 8009e4c:	0800cdc9 	.word	0x0800cdc9
 8009e50:	0800cbde 	.word	0x0800cbde

08009e54 <fiprintf>:
 8009e54:	b40e      	push	{r1, r2, r3}
 8009e56:	b503      	push	{r0, r1, lr}
 8009e58:	4601      	mov	r1, r0
 8009e5a:	ab03      	add	r3, sp, #12
 8009e5c:	4805      	ldr	r0, [pc, #20]	; (8009e74 <fiprintf+0x20>)
 8009e5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e62:	6800      	ldr	r0, [r0, #0]
 8009e64:	9301      	str	r3, [sp, #4]
 8009e66:	f000 fff7 	bl	800ae58 <_vfiprintf_r>
 8009e6a:	b002      	add	sp, #8
 8009e6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e70:	b003      	add	sp, #12
 8009e72:	4770      	bx	lr
 8009e74:	2000001c 	.word	0x2000001c

08009e78 <_localeconv_r>:
 8009e78:	4800      	ldr	r0, [pc, #0]	; (8009e7c <_localeconv_r+0x4>)
 8009e7a:	4770      	bx	lr
 8009e7c:	20000170 	.word	0x20000170

08009e80 <_lseek_r>:
 8009e80:	b538      	push	{r3, r4, r5, lr}
 8009e82:	4d07      	ldr	r5, [pc, #28]	; (8009ea0 <_lseek_r+0x20>)
 8009e84:	4604      	mov	r4, r0
 8009e86:	4608      	mov	r0, r1
 8009e88:	4611      	mov	r1, r2
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	602a      	str	r2, [r5, #0]
 8009e8e:	461a      	mov	r2, r3
 8009e90:	f7f8 fa64 	bl	800235c <_lseek>
 8009e94:	1c43      	adds	r3, r0, #1
 8009e96:	d102      	bne.n	8009e9e <_lseek_r+0x1e>
 8009e98:	682b      	ldr	r3, [r5, #0]
 8009e9a:	b103      	cbz	r3, 8009e9e <_lseek_r+0x1e>
 8009e9c:	6023      	str	r3, [r4, #0]
 8009e9e:	bd38      	pop	{r3, r4, r5, pc}
 8009ea0:	20005180 	.word	0x20005180

08009ea4 <malloc>:
 8009ea4:	4b02      	ldr	r3, [pc, #8]	; (8009eb0 <malloc+0xc>)
 8009ea6:	4601      	mov	r1, r0
 8009ea8:	6818      	ldr	r0, [r3, #0]
 8009eaa:	f000 bc09 	b.w	800a6c0 <_malloc_r>
 8009eae:	bf00      	nop
 8009eb0:	2000001c 	.word	0x2000001c

08009eb4 <_Balloc>:
 8009eb4:	b570      	push	{r4, r5, r6, lr}
 8009eb6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009eb8:	4604      	mov	r4, r0
 8009eba:	460d      	mov	r5, r1
 8009ebc:	b976      	cbnz	r6, 8009edc <_Balloc+0x28>
 8009ebe:	2010      	movs	r0, #16
 8009ec0:	f7ff fff0 	bl	8009ea4 <malloc>
 8009ec4:	4602      	mov	r2, r0
 8009ec6:	6260      	str	r0, [r4, #36]	; 0x24
 8009ec8:	b920      	cbnz	r0, 8009ed4 <_Balloc+0x20>
 8009eca:	4b18      	ldr	r3, [pc, #96]	; (8009f2c <_Balloc+0x78>)
 8009ecc:	4818      	ldr	r0, [pc, #96]	; (8009f30 <_Balloc+0x7c>)
 8009ece:	2166      	movs	r1, #102	; 0x66
 8009ed0:	f7ff f918 	bl	8009104 <__assert_func>
 8009ed4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ed8:	6006      	str	r6, [r0, #0]
 8009eda:	60c6      	str	r6, [r0, #12]
 8009edc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009ede:	68f3      	ldr	r3, [r6, #12]
 8009ee0:	b183      	cbz	r3, 8009f04 <_Balloc+0x50>
 8009ee2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ee4:	68db      	ldr	r3, [r3, #12]
 8009ee6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009eea:	b9b8      	cbnz	r0, 8009f1c <_Balloc+0x68>
 8009eec:	2101      	movs	r1, #1
 8009eee:	fa01 f605 	lsl.w	r6, r1, r5
 8009ef2:	1d72      	adds	r2, r6, #5
 8009ef4:	0092      	lsls	r2, r2, #2
 8009ef6:	4620      	mov	r0, r4
 8009ef8:	f000 fb60 	bl	800a5bc <_calloc_r>
 8009efc:	b160      	cbz	r0, 8009f18 <_Balloc+0x64>
 8009efe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009f02:	e00e      	b.n	8009f22 <_Balloc+0x6e>
 8009f04:	2221      	movs	r2, #33	; 0x21
 8009f06:	2104      	movs	r1, #4
 8009f08:	4620      	mov	r0, r4
 8009f0a:	f000 fb57 	bl	800a5bc <_calloc_r>
 8009f0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f10:	60f0      	str	r0, [r6, #12]
 8009f12:	68db      	ldr	r3, [r3, #12]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d1e4      	bne.n	8009ee2 <_Balloc+0x2e>
 8009f18:	2000      	movs	r0, #0
 8009f1a:	bd70      	pop	{r4, r5, r6, pc}
 8009f1c:	6802      	ldr	r2, [r0, #0]
 8009f1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009f22:	2300      	movs	r3, #0
 8009f24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009f28:	e7f7      	b.n	8009f1a <_Balloc+0x66>
 8009f2a:	bf00      	nop
 8009f2c:	0800cb2e 	.word	0x0800cb2e
 8009f30:	0800cc57 	.word	0x0800cc57

08009f34 <_Bfree>:
 8009f34:	b570      	push	{r4, r5, r6, lr}
 8009f36:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009f38:	4605      	mov	r5, r0
 8009f3a:	460c      	mov	r4, r1
 8009f3c:	b976      	cbnz	r6, 8009f5c <_Bfree+0x28>
 8009f3e:	2010      	movs	r0, #16
 8009f40:	f7ff ffb0 	bl	8009ea4 <malloc>
 8009f44:	4602      	mov	r2, r0
 8009f46:	6268      	str	r0, [r5, #36]	; 0x24
 8009f48:	b920      	cbnz	r0, 8009f54 <_Bfree+0x20>
 8009f4a:	4b09      	ldr	r3, [pc, #36]	; (8009f70 <_Bfree+0x3c>)
 8009f4c:	4809      	ldr	r0, [pc, #36]	; (8009f74 <_Bfree+0x40>)
 8009f4e:	218a      	movs	r1, #138	; 0x8a
 8009f50:	f7ff f8d8 	bl	8009104 <__assert_func>
 8009f54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f58:	6006      	str	r6, [r0, #0]
 8009f5a:	60c6      	str	r6, [r0, #12]
 8009f5c:	b13c      	cbz	r4, 8009f6e <_Bfree+0x3a>
 8009f5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009f60:	6862      	ldr	r2, [r4, #4]
 8009f62:	68db      	ldr	r3, [r3, #12]
 8009f64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009f68:	6021      	str	r1, [r4, #0]
 8009f6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009f6e:	bd70      	pop	{r4, r5, r6, pc}
 8009f70:	0800cb2e 	.word	0x0800cb2e
 8009f74:	0800cc57 	.word	0x0800cc57

08009f78 <__multadd>:
 8009f78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f7c:	690d      	ldr	r5, [r1, #16]
 8009f7e:	4607      	mov	r7, r0
 8009f80:	460c      	mov	r4, r1
 8009f82:	461e      	mov	r6, r3
 8009f84:	f101 0c14 	add.w	ip, r1, #20
 8009f88:	2000      	movs	r0, #0
 8009f8a:	f8dc 3000 	ldr.w	r3, [ip]
 8009f8e:	b299      	uxth	r1, r3
 8009f90:	fb02 6101 	mla	r1, r2, r1, r6
 8009f94:	0c1e      	lsrs	r6, r3, #16
 8009f96:	0c0b      	lsrs	r3, r1, #16
 8009f98:	fb02 3306 	mla	r3, r2, r6, r3
 8009f9c:	b289      	uxth	r1, r1
 8009f9e:	3001      	adds	r0, #1
 8009fa0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009fa4:	4285      	cmp	r5, r0
 8009fa6:	f84c 1b04 	str.w	r1, [ip], #4
 8009faa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009fae:	dcec      	bgt.n	8009f8a <__multadd+0x12>
 8009fb0:	b30e      	cbz	r6, 8009ff6 <__multadd+0x7e>
 8009fb2:	68a3      	ldr	r3, [r4, #8]
 8009fb4:	42ab      	cmp	r3, r5
 8009fb6:	dc19      	bgt.n	8009fec <__multadd+0x74>
 8009fb8:	6861      	ldr	r1, [r4, #4]
 8009fba:	4638      	mov	r0, r7
 8009fbc:	3101      	adds	r1, #1
 8009fbe:	f7ff ff79 	bl	8009eb4 <_Balloc>
 8009fc2:	4680      	mov	r8, r0
 8009fc4:	b928      	cbnz	r0, 8009fd2 <__multadd+0x5a>
 8009fc6:	4602      	mov	r2, r0
 8009fc8:	4b0c      	ldr	r3, [pc, #48]	; (8009ffc <__multadd+0x84>)
 8009fca:	480d      	ldr	r0, [pc, #52]	; (800a000 <__multadd+0x88>)
 8009fcc:	21b5      	movs	r1, #181	; 0xb5
 8009fce:	f7ff f899 	bl	8009104 <__assert_func>
 8009fd2:	6922      	ldr	r2, [r4, #16]
 8009fd4:	3202      	adds	r2, #2
 8009fd6:	f104 010c 	add.w	r1, r4, #12
 8009fda:	0092      	lsls	r2, r2, #2
 8009fdc:	300c      	adds	r0, #12
 8009fde:	f7fe faff 	bl	80085e0 <memcpy>
 8009fe2:	4621      	mov	r1, r4
 8009fe4:	4638      	mov	r0, r7
 8009fe6:	f7ff ffa5 	bl	8009f34 <_Bfree>
 8009fea:	4644      	mov	r4, r8
 8009fec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009ff0:	3501      	adds	r5, #1
 8009ff2:	615e      	str	r6, [r3, #20]
 8009ff4:	6125      	str	r5, [r4, #16]
 8009ff6:	4620      	mov	r0, r4
 8009ff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ffc:	0800cc46 	.word	0x0800cc46
 800a000:	0800cc57 	.word	0x0800cc57

0800a004 <__hi0bits>:
 800a004:	0c03      	lsrs	r3, r0, #16
 800a006:	041b      	lsls	r3, r3, #16
 800a008:	b9d3      	cbnz	r3, 800a040 <__hi0bits+0x3c>
 800a00a:	0400      	lsls	r0, r0, #16
 800a00c:	2310      	movs	r3, #16
 800a00e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a012:	bf04      	itt	eq
 800a014:	0200      	lsleq	r0, r0, #8
 800a016:	3308      	addeq	r3, #8
 800a018:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a01c:	bf04      	itt	eq
 800a01e:	0100      	lsleq	r0, r0, #4
 800a020:	3304      	addeq	r3, #4
 800a022:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a026:	bf04      	itt	eq
 800a028:	0080      	lsleq	r0, r0, #2
 800a02a:	3302      	addeq	r3, #2
 800a02c:	2800      	cmp	r0, #0
 800a02e:	db05      	blt.n	800a03c <__hi0bits+0x38>
 800a030:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a034:	f103 0301 	add.w	r3, r3, #1
 800a038:	bf08      	it	eq
 800a03a:	2320      	moveq	r3, #32
 800a03c:	4618      	mov	r0, r3
 800a03e:	4770      	bx	lr
 800a040:	2300      	movs	r3, #0
 800a042:	e7e4      	b.n	800a00e <__hi0bits+0xa>

0800a044 <__lo0bits>:
 800a044:	6803      	ldr	r3, [r0, #0]
 800a046:	f013 0207 	ands.w	r2, r3, #7
 800a04a:	4601      	mov	r1, r0
 800a04c:	d00b      	beq.n	800a066 <__lo0bits+0x22>
 800a04e:	07da      	lsls	r2, r3, #31
 800a050:	d423      	bmi.n	800a09a <__lo0bits+0x56>
 800a052:	0798      	lsls	r0, r3, #30
 800a054:	bf49      	itett	mi
 800a056:	085b      	lsrmi	r3, r3, #1
 800a058:	089b      	lsrpl	r3, r3, #2
 800a05a:	2001      	movmi	r0, #1
 800a05c:	600b      	strmi	r3, [r1, #0]
 800a05e:	bf5c      	itt	pl
 800a060:	600b      	strpl	r3, [r1, #0]
 800a062:	2002      	movpl	r0, #2
 800a064:	4770      	bx	lr
 800a066:	b298      	uxth	r0, r3
 800a068:	b9a8      	cbnz	r0, 800a096 <__lo0bits+0x52>
 800a06a:	0c1b      	lsrs	r3, r3, #16
 800a06c:	2010      	movs	r0, #16
 800a06e:	b2da      	uxtb	r2, r3
 800a070:	b90a      	cbnz	r2, 800a076 <__lo0bits+0x32>
 800a072:	3008      	adds	r0, #8
 800a074:	0a1b      	lsrs	r3, r3, #8
 800a076:	071a      	lsls	r2, r3, #28
 800a078:	bf04      	itt	eq
 800a07a:	091b      	lsreq	r3, r3, #4
 800a07c:	3004      	addeq	r0, #4
 800a07e:	079a      	lsls	r2, r3, #30
 800a080:	bf04      	itt	eq
 800a082:	089b      	lsreq	r3, r3, #2
 800a084:	3002      	addeq	r0, #2
 800a086:	07da      	lsls	r2, r3, #31
 800a088:	d403      	bmi.n	800a092 <__lo0bits+0x4e>
 800a08a:	085b      	lsrs	r3, r3, #1
 800a08c:	f100 0001 	add.w	r0, r0, #1
 800a090:	d005      	beq.n	800a09e <__lo0bits+0x5a>
 800a092:	600b      	str	r3, [r1, #0]
 800a094:	4770      	bx	lr
 800a096:	4610      	mov	r0, r2
 800a098:	e7e9      	b.n	800a06e <__lo0bits+0x2a>
 800a09a:	2000      	movs	r0, #0
 800a09c:	4770      	bx	lr
 800a09e:	2020      	movs	r0, #32
 800a0a0:	4770      	bx	lr
	...

0800a0a4 <__i2b>:
 800a0a4:	b510      	push	{r4, lr}
 800a0a6:	460c      	mov	r4, r1
 800a0a8:	2101      	movs	r1, #1
 800a0aa:	f7ff ff03 	bl	8009eb4 <_Balloc>
 800a0ae:	4602      	mov	r2, r0
 800a0b0:	b928      	cbnz	r0, 800a0be <__i2b+0x1a>
 800a0b2:	4b05      	ldr	r3, [pc, #20]	; (800a0c8 <__i2b+0x24>)
 800a0b4:	4805      	ldr	r0, [pc, #20]	; (800a0cc <__i2b+0x28>)
 800a0b6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a0ba:	f7ff f823 	bl	8009104 <__assert_func>
 800a0be:	2301      	movs	r3, #1
 800a0c0:	6144      	str	r4, [r0, #20]
 800a0c2:	6103      	str	r3, [r0, #16]
 800a0c4:	bd10      	pop	{r4, pc}
 800a0c6:	bf00      	nop
 800a0c8:	0800cc46 	.word	0x0800cc46
 800a0cc:	0800cc57 	.word	0x0800cc57

0800a0d0 <__multiply>:
 800a0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0d4:	4691      	mov	r9, r2
 800a0d6:	690a      	ldr	r2, [r1, #16]
 800a0d8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a0dc:	429a      	cmp	r2, r3
 800a0de:	bfb8      	it	lt
 800a0e0:	460b      	movlt	r3, r1
 800a0e2:	460c      	mov	r4, r1
 800a0e4:	bfbc      	itt	lt
 800a0e6:	464c      	movlt	r4, r9
 800a0e8:	4699      	movlt	r9, r3
 800a0ea:	6927      	ldr	r7, [r4, #16]
 800a0ec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a0f0:	68a3      	ldr	r3, [r4, #8]
 800a0f2:	6861      	ldr	r1, [r4, #4]
 800a0f4:	eb07 060a 	add.w	r6, r7, sl
 800a0f8:	42b3      	cmp	r3, r6
 800a0fa:	b085      	sub	sp, #20
 800a0fc:	bfb8      	it	lt
 800a0fe:	3101      	addlt	r1, #1
 800a100:	f7ff fed8 	bl	8009eb4 <_Balloc>
 800a104:	b930      	cbnz	r0, 800a114 <__multiply+0x44>
 800a106:	4602      	mov	r2, r0
 800a108:	4b44      	ldr	r3, [pc, #272]	; (800a21c <__multiply+0x14c>)
 800a10a:	4845      	ldr	r0, [pc, #276]	; (800a220 <__multiply+0x150>)
 800a10c:	f240 115d 	movw	r1, #349	; 0x15d
 800a110:	f7fe fff8 	bl	8009104 <__assert_func>
 800a114:	f100 0514 	add.w	r5, r0, #20
 800a118:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a11c:	462b      	mov	r3, r5
 800a11e:	2200      	movs	r2, #0
 800a120:	4543      	cmp	r3, r8
 800a122:	d321      	bcc.n	800a168 <__multiply+0x98>
 800a124:	f104 0314 	add.w	r3, r4, #20
 800a128:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a12c:	f109 0314 	add.w	r3, r9, #20
 800a130:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a134:	9202      	str	r2, [sp, #8]
 800a136:	1b3a      	subs	r2, r7, r4
 800a138:	3a15      	subs	r2, #21
 800a13a:	f022 0203 	bic.w	r2, r2, #3
 800a13e:	3204      	adds	r2, #4
 800a140:	f104 0115 	add.w	r1, r4, #21
 800a144:	428f      	cmp	r7, r1
 800a146:	bf38      	it	cc
 800a148:	2204      	movcc	r2, #4
 800a14a:	9201      	str	r2, [sp, #4]
 800a14c:	9a02      	ldr	r2, [sp, #8]
 800a14e:	9303      	str	r3, [sp, #12]
 800a150:	429a      	cmp	r2, r3
 800a152:	d80c      	bhi.n	800a16e <__multiply+0x9e>
 800a154:	2e00      	cmp	r6, #0
 800a156:	dd03      	ble.n	800a160 <__multiply+0x90>
 800a158:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d05a      	beq.n	800a216 <__multiply+0x146>
 800a160:	6106      	str	r6, [r0, #16]
 800a162:	b005      	add	sp, #20
 800a164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a168:	f843 2b04 	str.w	r2, [r3], #4
 800a16c:	e7d8      	b.n	800a120 <__multiply+0x50>
 800a16e:	f8b3 a000 	ldrh.w	sl, [r3]
 800a172:	f1ba 0f00 	cmp.w	sl, #0
 800a176:	d024      	beq.n	800a1c2 <__multiply+0xf2>
 800a178:	f104 0e14 	add.w	lr, r4, #20
 800a17c:	46a9      	mov	r9, r5
 800a17e:	f04f 0c00 	mov.w	ip, #0
 800a182:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a186:	f8d9 1000 	ldr.w	r1, [r9]
 800a18a:	fa1f fb82 	uxth.w	fp, r2
 800a18e:	b289      	uxth	r1, r1
 800a190:	fb0a 110b 	mla	r1, sl, fp, r1
 800a194:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a198:	f8d9 2000 	ldr.w	r2, [r9]
 800a19c:	4461      	add	r1, ip
 800a19e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a1a2:	fb0a c20b 	mla	r2, sl, fp, ip
 800a1a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a1aa:	b289      	uxth	r1, r1
 800a1ac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a1b0:	4577      	cmp	r7, lr
 800a1b2:	f849 1b04 	str.w	r1, [r9], #4
 800a1b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a1ba:	d8e2      	bhi.n	800a182 <__multiply+0xb2>
 800a1bc:	9a01      	ldr	r2, [sp, #4]
 800a1be:	f845 c002 	str.w	ip, [r5, r2]
 800a1c2:	9a03      	ldr	r2, [sp, #12]
 800a1c4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a1c8:	3304      	adds	r3, #4
 800a1ca:	f1b9 0f00 	cmp.w	r9, #0
 800a1ce:	d020      	beq.n	800a212 <__multiply+0x142>
 800a1d0:	6829      	ldr	r1, [r5, #0]
 800a1d2:	f104 0c14 	add.w	ip, r4, #20
 800a1d6:	46ae      	mov	lr, r5
 800a1d8:	f04f 0a00 	mov.w	sl, #0
 800a1dc:	f8bc b000 	ldrh.w	fp, [ip]
 800a1e0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a1e4:	fb09 220b 	mla	r2, r9, fp, r2
 800a1e8:	4492      	add	sl, r2
 800a1ea:	b289      	uxth	r1, r1
 800a1ec:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a1f0:	f84e 1b04 	str.w	r1, [lr], #4
 800a1f4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a1f8:	f8be 1000 	ldrh.w	r1, [lr]
 800a1fc:	0c12      	lsrs	r2, r2, #16
 800a1fe:	fb09 1102 	mla	r1, r9, r2, r1
 800a202:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a206:	4567      	cmp	r7, ip
 800a208:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a20c:	d8e6      	bhi.n	800a1dc <__multiply+0x10c>
 800a20e:	9a01      	ldr	r2, [sp, #4]
 800a210:	50a9      	str	r1, [r5, r2]
 800a212:	3504      	adds	r5, #4
 800a214:	e79a      	b.n	800a14c <__multiply+0x7c>
 800a216:	3e01      	subs	r6, #1
 800a218:	e79c      	b.n	800a154 <__multiply+0x84>
 800a21a:	bf00      	nop
 800a21c:	0800cc46 	.word	0x0800cc46
 800a220:	0800cc57 	.word	0x0800cc57

0800a224 <__pow5mult>:
 800a224:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a228:	4615      	mov	r5, r2
 800a22a:	f012 0203 	ands.w	r2, r2, #3
 800a22e:	4606      	mov	r6, r0
 800a230:	460f      	mov	r7, r1
 800a232:	d007      	beq.n	800a244 <__pow5mult+0x20>
 800a234:	4c25      	ldr	r4, [pc, #148]	; (800a2cc <__pow5mult+0xa8>)
 800a236:	3a01      	subs	r2, #1
 800a238:	2300      	movs	r3, #0
 800a23a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a23e:	f7ff fe9b 	bl	8009f78 <__multadd>
 800a242:	4607      	mov	r7, r0
 800a244:	10ad      	asrs	r5, r5, #2
 800a246:	d03d      	beq.n	800a2c4 <__pow5mult+0xa0>
 800a248:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a24a:	b97c      	cbnz	r4, 800a26c <__pow5mult+0x48>
 800a24c:	2010      	movs	r0, #16
 800a24e:	f7ff fe29 	bl	8009ea4 <malloc>
 800a252:	4602      	mov	r2, r0
 800a254:	6270      	str	r0, [r6, #36]	; 0x24
 800a256:	b928      	cbnz	r0, 800a264 <__pow5mult+0x40>
 800a258:	4b1d      	ldr	r3, [pc, #116]	; (800a2d0 <__pow5mult+0xac>)
 800a25a:	481e      	ldr	r0, [pc, #120]	; (800a2d4 <__pow5mult+0xb0>)
 800a25c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a260:	f7fe ff50 	bl	8009104 <__assert_func>
 800a264:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a268:	6004      	str	r4, [r0, #0]
 800a26a:	60c4      	str	r4, [r0, #12]
 800a26c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a270:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a274:	b94c      	cbnz	r4, 800a28a <__pow5mult+0x66>
 800a276:	f240 2171 	movw	r1, #625	; 0x271
 800a27a:	4630      	mov	r0, r6
 800a27c:	f7ff ff12 	bl	800a0a4 <__i2b>
 800a280:	2300      	movs	r3, #0
 800a282:	f8c8 0008 	str.w	r0, [r8, #8]
 800a286:	4604      	mov	r4, r0
 800a288:	6003      	str	r3, [r0, #0]
 800a28a:	f04f 0900 	mov.w	r9, #0
 800a28e:	07eb      	lsls	r3, r5, #31
 800a290:	d50a      	bpl.n	800a2a8 <__pow5mult+0x84>
 800a292:	4639      	mov	r1, r7
 800a294:	4622      	mov	r2, r4
 800a296:	4630      	mov	r0, r6
 800a298:	f7ff ff1a 	bl	800a0d0 <__multiply>
 800a29c:	4639      	mov	r1, r7
 800a29e:	4680      	mov	r8, r0
 800a2a0:	4630      	mov	r0, r6
 800a2a2:	f7ff fe47 	bl	8009f34 <_Bfree>
 800a2a6:	4647      	mov	r7, r8
 800a2a8:	106d      	asrs	r5, r5, #1
 800a2aa:	d00b      	beq.n	800a2c4 <__pow5mult+0xa0>
 800a2ac:	6820      	ldr	r0, [r4, #0]
 800a2ae:	b938      	cbnz	r0, 800a2c0 <__pow5mult+0x9c>
 800a2b0:	4622      	mov	r2, r4
 800a2b2:	4621      	mov	r1, r4
 800a2b4:	4630      	mov	r0, r6
 800a2b6:	f7ff ff0b 	bl	800a0d0 <__multiply>
 800a2ba:	6020      	str	r0, [r4, #0]
 800a2bc:	f8c0 9000 	str.w	r9, [r0]
 800a2c0:	4604      	mov	r4, r0
 800a2c2:	e7e4      	b.n	800a28e <__pow5mult+0x6a>
 800a2c4:	4638      	mov	r0, r7
 800a2c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2ca:	bf00      	nop
 800a2cc:	0800cda8 	.word	0x0800cda8
 800a2d0:	0800cb2e 	.word	0x0800cb2e
 800a2d4:	0800cc57 	.word	0x0800cc57

0800a2d8 <__lshift>:
 800a2d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2dc:	460c      	mov	r4, r1
 800a2de:	6849      	ldr	r1, [r1, #4]
 800a2e0:	6923      	ldr	r3, [r4, #16]
 800a2e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a2e6:	68a3      	ldr	r3, [r4, #8]
 800a2e8:	4607      	mov	r7, r0
 800a2ea:	4691      	mov	r9, r2
 800a2ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a2f0:	f108 0601 	add.w	r6, r8, #1
 800a2f4:	42b3      	cmp	r3, r6
 800a2f6:	db0b      	blt.n	800a310 <__lshift+0x38>
 800a2f8:	4638      	mov	r0, r7
 800a2fa:	f7ff fddb 	bl	8009eb4 <_Balloc>
 800a2fe:	4605      	mov	r5, r0
 800a300:	b948      	cbnz	r0, 800a316 <__lshift+0x3e>
 800a302:	4602      	mov	r2, r0
 800a304:	4b2a      	ldr	r3, [pc, #168]	; (800a3b0 <__lshift+0xd8>)
 800a306:	482b      	ldr	r0, [pc, #172]	; (800a3b4 <__lshift+0xdc>)
 800a308:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a30c:	f7fe fefa 	bl	8009104 <__assert_func>
 800a310:	3101      	adds	r1, #1
 800a312:	005b      	lsls	r3, r3, #1
 800a314:	e7ee      	b.n	800a2f4 <__lshift+0x1c>
 800a316:	2300      	movs	r3, #0
 800a318:	f100 0114 	add.w	r1, r0, #20
 800a31c:	f100 0210 	add.w	r2, r0, #16
 800a320:	4618      	mov	r0, r3
 800a322:	4553      	cmp	r3, sl
 800a324:	db37      	blt.n	800a396 <__lshift+0xbe>
 800a326:	6920      	ldr	r0, [r4, #16]
 800a328:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a32c:	f104 0314 	add.w	r3, r4, #20
 800a330:	f019 091f 	ands.w	r9, r9, #31
 800a334:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a338:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a33c:	d02f      	beq.n	800a39e <__lshift+0xc6>
 800a33e:	f1c9 0e20 	rsb	lr, r9, #32
 800a342:	468a      	mov	sl, r1
 800a344:	f04f 0c00 	mov.w	ip, #0
 800a348:	681a      	ldr	r2, [r3, #0]
 800a34a:	fa02 f209 	lsl.w	r2, r2, r9
 800a34e:	ea42 020c 	orr.w	r2, r2, ip
 800a352:	f84a 2b04 	str.w	r2, [sl], #4
 800a356:	f853 2b04 	ldr.w	r2, [r3], #4
 800a35a:	4298      	cmp	r0, r3
 800a35c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a360:	d8f2      	bhi.n	800a348 <__lshift+0x70>
 800a362:	1b03      	subs	r3, r0, r4
 800a364:	3b15      	subs	r3, #21
 800a366:	f023 0303 	bic.w	r3, r3, #3
 800a36a:	3304      	adds	r3, #4
 800a36c:	f104 0215 	add.w	r2, r4, #21
 800a370:	4290      	cmp	r0, r2
 800a372:	bf38      	it	cc
 800a374:	2304      	movcc	r3, #4
 800a376:	f841 c003 	str.w	ip, [r1, r3]
 800a37a:	f1bc 0f00 	cmp.w	ip, #0
 800a37e:	d001      	beq.n	800a384 <__lshift+0xac>
 800a380:	f108 0602 	add.w	r6, r8, #2
 800a384:	3e01      	subs	r6, #1
 800a386:	4638      	mov	r0, r7
 800a388:	612e      	str	r6, [r5, #16]
 800a38a:	4621      	mov	r1, r4
 800a38c:	f7ff fdd2 	bl	8009f34 <_Bfree>
 800a390:	4628      	mov	r0, r5
 800a392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a396:	f842 0f04 	str.w	r0, [r2, #4]!
 800a39a:	3301      	adds	r3, #1
 800a39c:	e7c1      	b.n	800a322 <__lshift+0x4a>
 800a39e:	3904      	subs	r1, #4
 800a3a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3a4:	f841 2f04 	str.w	r2, [r1, #4]!
 800a3a8:	4298      	cmp	r0, r3
 800a3aa:	d8f9      	bhi.n	800a3a0 <__lshift+0xc8>
 800a3ac:	e7ea      	b.n	800a384 <__lshift+0xac>
 800a3ae:	bf00      	nop
 800a3b0:	0800cc46 	.word	0x0800cc46
 800a3b4:	0800cc57 	.word	0x0800cc57

0800a3b8 <__mcmp>:
 800a3b8:	b530      	push	{r4, r5, lr}
 800a3ba:	6902      	ldr	r2, [r0, #16]
 800a3bc:	690c      	ldr	r4, [r1, #16]
 800a3be:	1b12      	subs	r2, r2, r4
 800a3c0:	d10e      	bne.n	800a3e0 <__mcmp+0x28>
 800a3c2:	f100 0314 	add.w	r3, r0, #20
 800a3c6:	3114      	adds	r1, #20
 800a3c8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a3cc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a3d0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a3d4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a3d8:	42a5      	cmp	r5, r4
 800a3da:	d003      	beq.n	800a3e4 <__mcmp+0x2c>
 800a3dc:	d305      	bcc.n	800a3ea <__mcmp+0x32>
 800a3de:	2201      	movs	r2, #1
 800a3e0:	4610      	mov	r0, r2
 800a3e2:	bd30      	pop	{r4, r5, pc}
 800a3e4:	4283      	cmp	r3, r0
 800a3e6:	d3f3      	bcc.n	800a3d0 <__mcmp+0x18>
 800a3e8:	e7fa      	b.n	800a3e0 <__mcmp+0x28>
 800a3ea:	f04f 32ff 	mov.w	r2, #4294967295
 800a3ee:	e7f7      	b.n	800a3e0 <__mcmp+0x28>

0800a3f0 <__mdiff>:
 800a3f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3f4:	460c      	mov	r4, r1
 800a3f6:	4606      	mov	r6, r0
 800a3f8:	4611      	mov	r1, r2
 800a3fa:	4620      	mov	r0, r4
 800a3fc:	4690      	mov	r8, r2
 800a3fe:	f7ff ffdb 	bl	800a3b8 <__mcmp>
 800a402:	1e05      	subs	r5, r0, #0
 800a404:	d110      	bne.n	800a428 <__mdiff+0x38>
 800a406:	4629      	mov	r1, r5
 800a408:	4630      	mov	r0, r6
 800a40a:	f7ff fd53 	bl	8009eb4 <_Balloc>
 800a40e:	b930      	cbnz	r0, 800a41e <__mdiff+0x2e>
 800a410:	4b3a      	ldr	r3, [pc, #232]	; (800a4fc <__mdiff+0x10c>)
 800a412:	4602      	mov	r2, r0
 800a414:	f240 2132 	movw	r1, #562	; 0x232
 800a418:	4839      	ldr	r0, [pc, #228]	; (800a500 <__mdiff+0x110>)
 800a41a:	f7fe fe73 	bl	8009104 <__assert_func>
 800a41e:	2301      	movs	r3, #1
 800a420:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a424:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a428:	bfa4      	itt	ge
 800a42a:	4643      	movge	r3, r8
 800a42c:	46a0      	movge	r8, r4
 800a42e:	4630      	mov	r0, r6
 800a430:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a434:	bfa6      	itte	ge
 800a436:	461c      	movge	r4, r3
 800a438:	2500      	movge	r5, #0
 800a43a:	2501      	movlt	r5, #1
 800a43c:	f7ff fd3a 	bl	8009eb4 <_Balloc>
 800a440:	b920      	cbnz	r0, 800a44c <__mdiff+0x5c>
 800a442:	4b2e      	ldr	r3, [pc, #184]	; (800a4fc <__mdiff+0x10c>)
 800a444:	4602      	mov	r2, r0
 800a446:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a44a:	e7e5      	b.n	800a418 <__mdiff+0x28>
 800a44c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a450:	6926      	ldr	r6, [r4, #16]
 800a452:	60c5      	str	r5, [r0, #12]
 800a454:	f104 0914 	add.w	r9, r4, #20
 800a458:	f108 0514 	add.w	r5, r8, #20
 800a45c:	f100 0e14 	add.w	lr, r0, #20
 800a460:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a464:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a468:	f108 0210 	add.w	r2, r8, #16
 800a46c:	46f2      	mov	sl, lr
 800a46e:	2100      	movs	r1, #0
 800a470:	f859 3b04 	ldr.w	r3, [r9], #4
 800a474:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a478:	fa1f f883 	uxth.w	r8, r3
 800a47c:	fa11 f18b 	uxtah	r1, r1, fp
 800a480:	0c1b      	lsrs	r3, r3, #16
 800a482:	eba1 0808 	sub.w	r8, r1, r8
 800a486:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a48a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a48e:	fa1f f888 	uxth.w	r8, r8
 800a492:	1419      	asrs	r1, r3, #16
 800a494:	454e      	cmp	r6, r9
 800a496:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a49a:	f84a 3b04 	str.w	r3, [sl], #4
 800a49e:	d8e7      	bhi.n	800a470 <__mdiff+0x80>
 800a4a0:	1b33      	subs	r3, r6, r4
 800a4a2:	3b15      	subs	r3, #21
 800a4a4:	f023 0303 	bic.w	r3, r3, #3
 800a4a8:	3304      	adds	r3, #4
 800a4aa:	3415      	adds	r4, #21
 800a4ac:	42a6      	cmp	r6, r4
 800a4ae:	bf38      	it	cc
 800a4b0:	2304      	movcc	r3, #4
 800a4b2:	441d      	add	r5, r3
 800a4b4:	4473      	add	r3, lr
 800a4b6:	469e      	mov	lr, r3
 800a4b8:	462e      	mov	r6, r5
 800a4ba:	4566      	cmp	r6, ip
 800a4bc:	d30e      	bcc.n	800a4dc <__mdiff+0xec>
 800a4be:	f10c 0203 	add.w	r2, ip, #3
 800a4c2:	1b52      	subs	r2, r2, r5
 800a4c4:	f022 0203 	bic.w	r2, r2, #3
 800a4c8:	3d03      	subs	r5, #3
 800a4ca:	45ac      	cmp	ip, r5
 800a4cc:	bf38      	it	cc
 800a4ce:	2200      	movcc	r2, #0
 800a4d0:	441a      	add	r2, r3
 800a4d2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a4d6:	b17b      	cbz	r3, 800a4f8 <__mdiff+0x108>
 800a4d8:	6107      	str	r7, [r0, #16]
 800a4da:	e7a3      	b.n	800a424 <__mdiff+0x34>
 800a4dc:	f856 8b04 	ldr.w	r8, [r6], #4
 800a4e0:	fa11 f288 	uxtah	r2, r1, r8
 800a4e4:	1414      	asrs	r4, r2, #16
 800a4e6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a4ea:	b292      	uxth	r2, r2
 800a4ec:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a4f0:	f84e 2b04 	str.w	r2, [lr], #4
 800a4f4:	1421      	asrs	r1, r4, #16
 800a4f6:	e7e0      	b.n	800a4ba <__mdiff+0xca>
 800a4f8:	3f01      	subs	r7, #1
 800a4fa:	e7ea      	b.n	800a4d2 <__mdiff+0xe2>
 800a4fc:	0800cc46 	.word	0x0800cc46
 800a500:	0800cc57 	.word	0x0800cc57

0800a504 <__d2b>:
 800a504:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a508:	4689      	mov	r9, r1
 800a50a:	2101      	movs	r1, #1
 800a50c:	ec57 6b10 	vmov	r6, r7, d0
 800a510:	4690      	mov	r8, r2
 800a512:	f7ff fccf 	bl	8009eb4 <_Balloc>
 800a516:	4604      	mov	r4, r0
 800a518:	b930      	cbnz	r0, 800a528 <__d2b+0x24>
 800a51a:	4602      	mov	r2, r0
 800a51c:	4b25      	ldr	r3, [pc, #148]	; (800a5b4 <__d2b+0xb0>)
 800a51e:	4826      	ldr	r0, [pc, #152]	; (800a5b8 <__d2b+0xb4>)
 800a520:	f240 310a 	movw	r1, #778	; 0x30a
 800a524:	f7fe fdee 	bl	8009104 <__assert_func>
 800a528:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a52c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a530:	bb35      	cbnz	r5, 800a580 <__d2b+0x7c>
 800a532:	2e00      	cmp	r6, #0
 800a534:	9301      	str	r3, [sp, #4]
 800a536:	d028      	beq.n	800a58a <__d2b+0x86>
 800a538:	4668      	mov	r0, sp
 800a53a:	9600      	str	r6, [sp, #0]
 800a53c:	f7ff fd82 	bl	800a044 <__lo0bits>
 800a540:	9900      	ldr	r1, [sp, #0]
 800a542:	b300      	cbz	r0, 800a586 <__d2b+0x82>
 800a544:	9a01      	ldr	r2, [sp, #4]
 800a546:	f1c0 0320 	rsb	r3, r0, #32
 800a54a:	fa02 f303 	lsl.w	r3, r2, r3
 800a54e:	430b      	orrs	r3, r1
 800a550:	40c2      	lsrs	r2, r0
 800a552:	6163      	str	r3, [r4, #20]
 800a554:	9201      	str	r2, [sp, #4]
 800a556:	9b01      	ldr	r3, [sp, #4]
 800a558:	61a3      	str	r3, [r4, #24]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	bf14      	ite	ne
 800a55e:	2202      	movne	r2, #2
 800a560:	2201      	moveq	r2, #1
 800a562:	6122      	str	r2, [r4, #16]
 800a564:	b1d5      	cbz	r5, 800a59c <__d2b+0x98>
 800a566:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a56a:	4405      	add	r5, r0
 800a56c:	f8c9 5000 	str.w	r5, [r9]
 800a570:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a574:	f8c8 0000 	str.w	r0, [r8]
 800a578:	4620      	mov	r0, r4
 800a57a:	b003      	add	sp, #12
 800a57c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a580:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a584:	e7d5      	b.n	800a532 <__d2b+0x2e>
 800a586:	6161      	str	r1, [r4, #20]
 800a588:	e7e5      	b.n	800a556 <__d2b+0x52>
 800a58a:	a801      	add	r0, sp, #4
 800a58c:	f7ff fd5a 	bl	800a044 <__lo0bits>
 800a590:	9b01      	ldr	r3, [sp, #4]
 800a592:	6163      	str	r3, [r4, #20]
 800a594:	2201      	movs	r2, #1
 800a596:	6122      	str	r2, [r4, #16]
 800a598:	3020      	adds	r0, #32
 800a59a:	e7e3      	b.n	800a564 <__d2b+0x60>
 800a59c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a5a0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a5a4:	f8c9 0000 	str.w	r0, [r9]
 800a5a8:	6918      	ldr	r0, [r3, #16]
 800a5aa:	f7ff fd2b 	bl	800a004 <__hi0bits>
 800a5ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a5b2:	e7df      	b.n	800a574 <__d2b+0x70>
 800a5b4:	0800cc46 	.word	0x0800cc46
 800a5b8:	0800cc57 	.word	0x0800cc57

0800a5bc <_calloc_r>:
 800a5bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a5be:	fba1 2402 	umull	r2, r4, r1, r2
 800a5c2:	b94c      	cbnz	r4, 800a5d8 <_calloc_r+0x1c>
 800a5c4:	4611      	mov	r1, r2
 800a5c6:	9201      	str	r2, [sp, #4]
 800a5c8:	f000 f87a 	bl	800a6c0 <_malloc_r>
 800a5cc:	9a01      	ldr	r2, [sp, #4]
 800a5ce:	4605      	mov	r5, r0
 800a5d0:	b930      	cbnz	r0, 800a5e0 <_calloc_r+0x24>
 800a5d2:	4628      	mov	r0, r5
 800a5d4:	b003      	add	sp, #12
 800a5d6:	bd30      	pop	{r4, r5, pc}
 800a5d8:	220c      	movs	r2, #12
 800a5da:	6002      	str	r2, [r0, #0]
 800a5dc:	2500      	movs	r5, #0
 800a5de:	e7f8      	b.n	800a5d2 <_calloc_r+0x16>
 800a5e0:	4621      	mov	r1, r4
 800a5e2:	f7fe f80b 	bl	80085fc <memset>
 800a5e6:	e7f4      	b.n	800a5d2 <_calloc_r+0x16>

0800a5e8 <_free_r>:
 800a5e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a5ea:	2900      	cmp	r1, #0
 800a5ec:	d044      	beq.n	800a678 <_free_r+0x90>
 800a5ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a5f2:	9001      	str	r0, [sp, #4]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	f1a1 0404 	sub.w	r4, r1, #4
 800a5fa:	bfb8      	it	lt
 800a5fc:	18e4      	addlt	r4, r4, r3
 800a5fe:	f001 fb4d 	bl	800bc9c <__malloc_lock>
 800a602:	4a1e      	ldr	r2, [pc, #120]	; (800a67c <_free_r+0x94>)
 800a604:	9801      	ldr	r0, [sp, #4]
 800a606:	6813      	ldr	r3, [r2, #0]
 800a608:	b933      	cbnz	r3, 800a618 <_free_r+0x30>
 800a60a:	6063      	str	r3, [r4, #4]
 800a60c:	6014      	str	r4, [r2, #0]
 800a60e:	b003      	add	sp, #12
 800a610:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a614:	f001 bb48 	b.w	800bca8 <__malloc_unlock>
 800a618:	42a3      	cmp	r3, r4
 800a61a:	d908      	bls.n	800a62e <_free_r+0x46>
 800a61c:	6825      	ldr	r5, [r4, #0]
 800a61e:	1961      	adds	r1, r4, r5
 800a620:	428b      	cmp	r3, r1
 800a622:	bf01      	itttt	eq
 800a624:	6819      	ldreq	r1, [r3, #0]
 800a626:	685b      	ldreq	r3, [r3, #4]
 800a628:	1949      	addeq	r1, r1, r5
 800a62a:	6021      	streq	r1, [r4, #0]
 800a62c:	e7ed      	b.n	800a60a <_free_r+0x22>
 800a62e:	461a      	mov	r2, r3
 800a630:	685b      	ldr	r3, [r3, #4]
 800a632:	b10b      	cbz	r3, 800a638 <_free_r+0x50>
 800a634:	42a3      	cmp	r3, r4
 800a636:	d9fa      	bls.n	800a62e <_free_r+0x46>
 800a638:	6811      	ldr	r1, [r2, #0]
 800a63a:	1855      	adds	r5, r2, r1
 800a63c:	42a5      	cmp	r5, r4
 800a63e:	d10b      	bne.n	800a658 <_free_r+0x70>
 800a640:	6824      	ldr	r4, [r4, #0]
 800a642:	4421      	add	r1, r4
 800a644:	1854      	adds	r4, r2, r1
 800a646:	42a3      	cmp	r3, r4
 800a648:	6011      	str	r1, [r2, #0]
 800a64a:	d1e0      	bne.n	800a60e <_free_r+0x26>
 800a64c:	681c      	ldr	r4, [r3, #0]
 800a64e:	685b      	ldr	r3, [r3, #4]
 800a650:	6053      	str	r3, [r2, #4]
 800a652:	4421      	add	r1, r4
 800a654:	6011      	str	r1, [r2, #0]
 800a656:	e7da      	b.n	800a60e <_free_r+0x26>
 800a658:	d902      	bls.n	800a660 <_free_r+0x78>
 800a65a:	230c      	movs	r3, #12
 800a65c:	6003      	str	r3, [r0, #0]
 800a65e:	e7d6      	b.n	800a60e <_free_r+0x26>
 800a660:	6825      	ldr	r5, [r4, #0]
 800a662:	1961      	adds	r1, r4, r5
 800a664:	428b      	cmp	r3, r1
 800a666:	bf04      	itt	eq
 800a668:	6819      	ldreq	r1, [r3, #0]
 800a66a:	685b      	ldreq	r3, [r3, #4]
 800a66c:	6063      	str	r3, [r4, #4]
 800a66e:	bf04      	itt	eq
 800a670:	1949      	addeq	r1, r1, r5
 800a672:	6021      	streq	r1, [r4, #0]
 800a674:	6054      	str	r4, [r2, #4]
 800a676:	e7ca      	b.n	800a60e <_free_r+0x26>
 800a678:	b003      	add	sp, #12
 800a67a:	bd30      	pop	{r4, r5, pc}
 800a67c:	20005178 	.word	0x20005178

0800a680 <sbrk_aligned>:
 800a680:	b570      	push	{r4, r5, r6, lr}
 800a682:	4e0e      	ldr	r6, [pc, #56]	; (800a6bc <sbrk_aligned+0x3c>)
 800a684:	460c      	mov	r4, r1
 800a686:	6831      	ldr	r1, [r6, #0]
 800a688:	4605      	mov	r5, r0
 800a68a:	b911      	cbnz	r1, 800a692 <sbrk_aligned+0x12>
 800a68c:	f000 fe78 	bl	800b380 <_sbrk_r>
 800a690:	6030      	str	r0, [r6, #0]
 800a692:	4621      	mov	r1, r4
 800a694:	4628      	mov	r0, r5
 800a696:	f000 fe73 	bl	800b380 <_sbrk_r>
 800a69a:	1c43      	adds	r3, r0, #1
 800a69c:	d00a      	beq.n	800a6b4 <sbrk_aligned+0x34>
 800a69e:	1cc4      	adds	r4, r0, #3
 800a6a0:	f024 0403 	bic.w	r4, r4, #3
 800a6a4:	42a0      	cmp	r0, r4
 800a6a6:	d007      	beq.n	800a6b8 <sbrk_aligned+0x38>
 800a6a8:	1a21      	subs	r1, r4, r0
 800a6aa:	4628      	mov	r0, r5
 800a6ac:	f000 fe68 	bl	800b380 <_sbrk_r>
 800a6b0:	3001      	adds	r0, #1
 800a6b2:	d101      	bne.n	800a6b8 <sbrk_aligned+0x38>
 800a6b4:	f04f 34ff 	mov.w	r4, #4294967295
 800a6b8:	4620      	mov	r0, r4
 800a6ba:	bd70      	pop	{r4, r5, r6, pc}
 800a6bc:	2000517c 	.word	0x2000517c

0800a6c0 <_malloc_r>:
 800a6c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6c4:	1ccd      	adds	r5, r1, #3
 800a6c6:	f025 0503 	bic.w	r5, r5, #3
 800a6ca:	3508      	adds	r5, #8
 800a6cc:	2d0c      	cmp	r5, #12
 800a6ce:	bf38      	it	cc
 800a6d0:	250c      	movcc	r5, #12
 800a6d2:	2d00      	cmp	r5, #0
 800a6d4:	4607      	mov	r7, r0
 800a6d6:	db01      	blt.n	800a6dc <_malloc_r+0x1c>
 800a6d8:	42a9      	cmp	r1, r5
 800a6da:	d905      	bls.n	800a6e8 <_malloc_r+0x28>
 800a6dc:	230c      	movs	r3, #12
 800a6de:	603b      	str	r3, [r7, #0]
 800a6e0:	2600      	movs	r6, #0
 800a6e2:	4630      	mov	r0, r6
 800a6e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6e8:	4e2e      	ldr	r6, [pc, #184]	; (800a7a4 <_malloc_r+0xe4>)
 800a6ea:	f001 fad7 	bl	800bc9c <__malloc_lock>
 800a6ee:	6833      	ldr	r3, [r6, #0]
 800a6f0:	461c      	mov	r4, r3
 800a6f2:	bb34      	cbnz	r4, 800a742 <_malloc_r+0x82>
 800a6f4:	4629      	mov	r1, r5
 800a6f6:	4638      	mov	r0, r7
 800a6f8:	f7ff ffc2 	bl	800a680 <sbrk_aligned>
 800a6fc:	1c43      	adds	r3, r0, #1
 800a6fe:	4604      	mov	r4, r0
 800a700:	d14d      	bne.n	800a79e <_malloc_r+0xde>
 800a702:	6834      	ldr	r4, [r6, #0]
 800a704:	4626      	mov	r6, r4
 800a706:	2e00      	cmp	r6, #0
 800a708:	d140      	bne.n	800a78c <_malloc_r+0xcc>
 800a70a:	6823      	ldr	r3, [r4, #0]
 800a70c:	4631      	mov	r1, r6
 800a70e:	4638      	mov	r0, r7
 800a710:	eb04 0803 	add.w	r8, r4, r3
 800a714:	f000 fe34 	bl	800b380 <_sbrk_r>
 800a718:	4580      	cmp	r8, r0
 800a71a:	d13a      	bne.n	800a792 <_malloc_r+0xd2>
 800a71c:	6821      	ldr	r1, [r4, #0]
 800a71e:	3503      	adds	r5, #3
 800a720:	1a6d      	subs	r5, r5, r1
 800a722:	f025 0503 	bic.w	r5, r5, #3
 800a726:	3508      	adds	r5, #8
 800a728:	2d0c      	cmp	r5, #12
 800a72a:	bf38      	it	cc
 800a72c:	250c      	movcc	r5, #12
 800a72e:	4629      	mov	r1, r5
 800a730:	4638      	mov	r0, r7
 800a732:	f7ff ffa5 	bl	800a680 <sbrk_aligned>
 800a736:	3001      	adds	r0, #1
 800a738:	d02b      	beq.n	800a792 <_malloc_r+0xd2>
 800a73a:	6823      	ldr	r3, [r4, #0]
 800a73c:	442b      	add	r3, r5
 800a73e:	6023      	str	r3, [r4, #0]
 800a740:	e00e      	b.n	800a760 <_malloc_r+0xa0>
 800a742:	6822      	ldr	r2, [r4, #0]
 800a744:	1b52      	subs	r2, r2, r5
 800a746:	d41e      	bmi.n	800a786 <_malloc_r+0xc6>
 800a748:	2a0b      	cmp	r2, #11
 800a74a:	d916      	bls.n	800a77a <_malloc_r+0xba>
 800a74c:	1961      	adds	r1, r4, r5
 800a74e:	42a3      	cmp	r3, r4
 800a750:	6025      	str	r5, [r4, #0]
 800a752:	bf18      	it	ne
 800a754:	6059      	strne	r1, [r3, #4]
 800a756:	6863      	ldr	r3, [r4, #4]
 800a758:	bf08      	it	eq
 800a75a:	6031      	streq	r1, [r6, #0]
 800a75c:	5162      	str	r2, [r4, r5]
 800a75e:	604b      	str	r3, [r1, #4]
 800a760:	4638      	mov	r0, r7
 800a762:	f104 060b 	add.w	r6, r4, #11
 800a766:	f001 fa9f 	bl	800bca8 <__malloc_unlock>
 800a76a:	f026 0607 	bic.w	r6, r6, #7
 800a76e:	1d23      	adds	r3, r4, #4
 800a770:	1af2      	subs	r2, r6, r3
 800a772:	d0b6      	beq.n	800a6e2 <_malloc_r+0x22>
 800a774:	1b9b      	subs	r3, r3, r6
 800a776:	50a3      	str	r3, [r4, r2]
 800a778:	e7b3      	b.n	800a6e2 <_malloc_r+0x22>
 800a77a:	6862      	ldr	r2, [r4, #4]
 800a77c:	42a3      	cmp	r3, r4
 800a77e:	bf0c      	ite	eq
 800a780:	6032      	streq	r2, [r6, #0]
 800a782:	605a      	strne	r2, [r3, #4]
 800a784:	e7ec      	b.n	800a760 <_malloc_r+0xa0>
 800a786:	4623      	mov	r3, r4
 800a788:	6864      	ldr	r4, [r4, #4]
 800a78a:	e7b2      	b.n	800a6f2 <_malloc_r+0x32>
 800a78c:	4634      	mov	r4, r6
 800a78e:	6876      	ldr	r6, [r6, #4]
 800a790:	e7b9      	b.n	800a706 <_malloc_r+0x46>
 800a792:	230c      	movs	r3, #12
 800a794:	603b      	str	r3, [r7, #0]
 800a796:	4638      	mov	r0, r7
 800a798:	f001 fa86 	bl	800bca8 <__malloc_unlock>
 800a79c:	e7a1      	b.n	800a6e2 <_malloc_r+0x22>
 800a79e:	6025      	str	r5, [r4, #0]
 800a7a0:	e7de      	b.n	800a760 <_malloc_r+0xa0>
 800a7a2:	bf00      	nop
 800a7a4:	20005178 	.word	0x20005178

0800a7a8 <__ssputs_r>:
 800a7a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7ac:	688e      	ldr	r6, [r1, #8]
 800a7ae:	429e      	cmp	r6, r3
 800a7b0:	4682      	mov	sl, r0
 800a7b2:	460c      	mov	r4, r1
 800a7b4:	4690      	mov	r8, r2
 800a7b6:	461f      	mov	r7, r3
 800a7b8:	d838      	bhi.n	800a82c <__ssputs_r+0x84>
 800a7ba:	898a      	ldrh	r2, [r1, #12]
 800a7bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a7c0:	d032      	beq.n	800a828 <__ssputs_r+0x80>
 800a7c2:	6825      	ldr	r5, [r4, #0]
 800a7c4:	6909      	ldr	r1, [r1, #16]
 800a7c6:	eba5 0901 	sub.w	r9, r5, r1
 800a7ca:	6965      	ldr	r5, [r4, #20]
 800a7cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a7d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a7d4:	3301      	adds	r3, #1
 800a7d6:	444b      	add	r3, r9
 800a7d8:	106d      	asrs	r5, r5, #1
 800a7da:	429d      	cmp	r5, r3
 800a7dc:	bf38      	it	cc
 800a7de:	461d      	movcc	r5, r3
 800a7e0:	0553      	lsls	r3, r2, #21
 800a7e2:	d531      	bpl.n	800a848 <__ssputs_r+0xa0>
 800a7e4:	4629      	mov	r1, r5
 800a7e6:	f7ff ff6b 	bl	800a6c0 <_malloc_r>
 800a7ea:	4606      	mov	r6, r0
 800a7ec:	b950      	cbnz	r0, 800a804 <__ssputs_r+0x5c>
 800a7ee:	230c      	movs	r3, #12
 800a7f0:	f8ca 3000 	str.w	r3, [sl]
 800a7f4:	89a3      	ldrh	r3, [r4, #12]
 800a7f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7fa:	81a3      	strh	r3, [r4, #12]
 800a7fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a804:	6921      	ldr	r1, [r4, #16]
 800a806:	464a      	mov	r2, r9
 800a808:	f7fd feea 	bl	80085e0 <memcpy>
 800a80c:	89a3      	ldrh	r3, [r4, #12]
 800a80e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a812:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a816:	81a3      	strh	r3, [r4, #12]
 800a818:	6126      	str	r6, [r4, #16]
 800a81a:	6165      	str	r5, [r4, #20]
 800a81c:	444e      	add	r6, r9
 800a81e:	eba5 0509 	sub.w	r5, r5, r9
 800a822:	6026      	str	r6, [r4, #0]
 800a824:	60a5      	str	r5, [r4, #8]
 800a826:	463e      	mov	r6, r7
 800a828:	42be      	cmp	r6, r7
 800a82a:	d900      	bls.n	800a82e <__ssputs_r+0x86>
 800a82c:	463e      	mov	r6, r7
 800a82e:	6820      	ldr	r0, [r4, #0]
 800a830:	4632      	mov	r2, r6
 800a832:	4641      	mov	r1, r8
 800a834:	f001 fa18 	bl	800bc68 <memmove>
 800a838:	68a3      	ldr	r3, [r4, #8]
 800a83a:	1b9b      	subs	r3, r3, r6
 800a83c:	60a3      	str	r3, [r4, #8]
 800a83e:	6823      	ldr	r3, [r4, #0]
 800a840:	4433      	add	r3, r6
 800a842:	6023      	str	r3, [r4, #0]
 800a844:	2000      	movs	r0, #0
 800a846:	e7db      	b.n	800a800 <__ssputs_r+0x58>
 800a848:	462a      	mov	r2, r5
 800a84a:	f001 fa33 	bl	800bcb4 <_realloc_r>
 800a84e:	4606      	mov	r6, r0
 800a850:	2800      	cmp	r0, #0
 800a852:	d1e1      	bne.n	800a818 <__ssputs_r+0x70>
 800a854:	6921      	ldr	r1, [r4, #16]
 800a856:	4650      	mov	r0, sl
 800a858:	f7ff fec6 	bl	800a5e8 <_free_r>
 800a85c:	e7c7      	b.n	800a7ee <__ssputs_r+0x46>
	...

0800a860 <_svfiprintf_r>:
 800a860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a864:	4698      	mov	r8, r3
 800a866:	898b      	ldrh	r3, [r1, #12]
 800a868:	061b      	lsls	r3, r3, #24
 800a86a:	b09d      	sub	sp, #116	; 0x74
 800a86c:	4607      	mov	r7, r0
 800a86e:	460d      	mov	r5, r1
 800a870:	4614      	mov	r4, r2
 800a872:	d50e      	bpl.n	800a892 <_svfiprintf_r+0x32>
 800a874:	690b      	ldr	r3, [r1, #16]
 800a876:	b963      	cbnz	r3, 800a892 <_svfiprintf_r+0x32>
 800a878:	2140      	movs	r1, #64	; 0x40
 800a87a:	f7ff ff21 	bl	800a6c0 <_malloc_r>
 800a87e:	6028      	str	r0, [r5, #0]
 800a880:	6128      	str	r0, [r5, #16]
 800a882:	b920      	cbnz	r0, 800a88e <_svfiprintf_r+0x2e>
 800a884:	230c      	movs	r3, #12
 800a886:	603b      	str	r3, [r7, #0]
 800a888:	f04f 30ff 	mov.w	r0, #4294967295
 800a88c:	e0d1      	b.n	800aa32 <_svfiprintf_r+0x1d2>
 800a88e:	2340      	movs	r3, #64	; 0x40
 800a890:	616b      	str	r3, [r5, #20]
 800a892:	2300      	movs	r3, #0
 800a894:	9309      	str	r3, [sp, #36]	; 0x24
 800a896:	2320      	movs	r3, #32
 800a898:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a89c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a8a0:	2330      	movs	r3, #48	; 0x30
 800a8a2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800aa4c <_svfiprintf_r+0x1ec>
 800a8a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a8aa:	f04f 0901 	mov.w	r9, #1
 800a8ae:	4623      	mov	r3, r4
 800a8b0:	469a      	mov	sl, r3
 800a8b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8b6:	b10a      	cbz	r2, 800a8bc <_svfiprintf_r+0x5c>
 800a8b8:	2a25      	cmp	r2, #37	; 0x25
 800a8ba:	d1f9      	bne.n	800a8b0 <_svfiprintf_r+0x50>
 800a8bc:	ebba 0b04 	subs.w	fp, sl, r4
 800a8c0:	d00b      	beq.n	800a8da <_svfiprintf_r+0x7a>
 800a8c2:	465b      	mov	r3, fp
 800a8c4:	4622      	mov	r2, r4
 800a8c6:	4629      	mov	r1, r5
 800a8c8:	4638      	mov	r0, r7
 800a8ca:	f7ff ff6d 	bl	800a7a8 <__ssputs_r>
 800a8ce:	3001      	adds	r0, #1
 800a8d0:	f000 80aa 	beq.w	800aa28 <_svfiprintf_r+0x1c8>
 800a8d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8d6:	445a      	add	r2, fp
 800a8d8:	9209      	str	r2, [sp, #36]	; 0x24
 800a8da:	f89a 3000 	ldrb.w	r3, [sl]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	f000 80a2 	beq.w	800aa28 <_svfiprintf_r+0x1c8>
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	f04f 32ff 	mov.w	r2, #4294967295
 800a8ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a8ee:	f10a 0a01 	add.w	sl, sl, #1
 800a8f2:	9304      	str	r3, [sp, #16]
 800a8f4:	9307      	str	r3, [sp, #28]
 800a8f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a8fa:	931a      	str	r3, [sp, #104]	; 0x68
 800a8fc:	4654      	mov	r4, sl
 800a8fe:	2205      	movs	r2, #5
 800a900:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a904:	4851      	ldr	r0, [pc, #324]	; (800aa4c <_svfiprintf_r+0x1ec>)
 800a906:	f7f5 fc7b 	bl	8000200 <memchr>
 800a90a:	9a04      	ldr	r2, [sp, #16]
 800a90c:	b9d8      	cbnz	r0, 800a946 <_svfiprintf_r+0xe6>
 800a90e:	06d0      	lsls	r0, r2, #27
 800a910:	bf44      	itt	mi
 800a912:	2320      	movmi	r3, #32
 800a914:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a918:	0711      	lsls	r1, r2, #28
 800a91a:	bf44      	itt	mi
 800a91c:	232b      	movmi	r3, #43	; 0x2b
 800a91e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a922:	f89a 3000 	ldrb.w	r3, [sl]
 800a926:	2b2a      	cmp	r3, #42	; 0x2a
 800a928:	d015      	beq.n	800a956 <_svfiprintf_r+0xf6>
 800a92a:	9a07      	ldr	r2, [sp, #28]
 800a92c:	4654      	mov	r4, sl
 800a92e:	2000      	movs	r0, #0
 800a930:	f04f 0c0a 	mov.w	ip, #10
 800a934:	4621      	mov	r1, r4
 800a936:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a93a:	3b30      	subs	r3, #48	; 0x30
 800a93c:	2b09      	cmp	r3, #9
 800a93e:	d94e      	bls.n	800a9de <_svfiprintf_r+0x17e>
 800a940:	b1b0      	cbz	r0, 800a970 <_svfiprintf_r+0x110>
 800a942:	9207      	str	r2, [sp, #28]
 800a944:	e014      	b.n	800a970 <_svfiprintf_r+0x110>
 800a946:	eba0 0308 	sub.w	r3, r0, r8
 800a94a:	fa09 f303 	lsl.w	r3, r9, r3
 800a94e:	4313      	orrs	r3, r2
 800a950:	9304      	str	r3, [sp, #16]
 800a952:	46a2      	mov	sl, r4
 800a954:	e7d2      	b.n	800a8fc <_svfiprintf_r+0x9c>
 800a956:	9b03      	ldr	r3, [sp, #12]
 800a958:	1d19      	adds	r1, r3, #4
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	9103      	str	r1, [sp, #12]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	bfbb      	ittet	lt
 800a962:	425b      	neglt	r3, r3
 800a964:	f042 0202 	orrlt.w	r2, r2, #2
 800a968:	9307      	strge	r3, [sp, #28]
 800a96a:	9307      	strlt	r3, [sp, #28]
 800a96c:	bfb8      	it	lt
 800a96e:	9204      	strlt	r2, [sp, #16]
 800a970:	7823      	ldrb	r3, [r4, #0]
 800a972:	2b2e      	cmp	r3, #46	; 0x2e
 800a974:	d10c      	bne.n	800a990 <_svfiprintf_r+0x130>
 800a976:	7863      	ldrb	r3, [r4, #1]
 800a978:	2b2a      	cmp	r3, #42	; 0x2a
 800a97a:	d135      	bne.n	800a9e8 <_svfiprintf_r+0x188>
 800a97c:	9b03      	ldr	r3, [sp, #12]
 800a97e:	1d1a      	adds	r2, r3, #4
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	9203      	str	r2, [sp, #12]
 800a984:	2b00      	cmp	r3, #0
 800a986:	bfb8      	it	lt
 800a988:	f04f 33ff 	movlt.w	r3, #4294967295
 800a98c:	3402      	adds	r4, #2
 800a98e:	9305      	str	r3, [sp, #20]
 800a990:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800aa5c <_svfiprintf_r+0x1fc>
 800a994:	7821      	ldrb	r1, [r4, #0]
 800a996:	2203      	movs	r2, #3
 800a998:	4650      	mov	r0, sl
 800a99a:	f7f5 fc31 	bl	8000200 <memchr>
 800a99e:	b140      	cbz	r0, 800a9b2 <_svfiprintf_r+0x152>
 800a9a0:	2340      	movs	r3, #64	; 0x40
 800a9a2:	eba0 000a 	sub.w	r0, r0, sl
 800a9a6:	fa03 f000 	lsl.w	r0, r3, r0
 800a9aa:	9b04      	ldr	r3, [sp, #16]
 800a9ac:	4303      	orrs	r3, r0
 800a9ae:	3401      	adds	r4, #1
 800a9b0:	9304      	str	r3, [sp, #16]
 800a9b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9b6:	4826      	ldr	r0, [pc, #152]	; (800aa50 <_svfiprintf_r+0x1f0>)
 800a9b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a9bc:	2206      	movs	r2, #6
 800a9be:	f7f5 fc1f 	bl	8000200 <memchr>
 800a9c2:	2800      	cmp	r0, #0
 800a9c4:	d038      	beq.n	800aa38 <_svfiprintf_r+0x1d8>
 800a9c6:	4b23      	ldr	r3, [pc, #140]	; (800aa54 <_svfiprintf_r+0x1f4>)
 800a9c8:	bb1b      	cbnz	r3, 800aa12 <_svfiprintf_r+0x1b2>
 800a9ca:	9b03      	ldr	r3, [sp, #12]
 800a9cc:	3307      	adds	r3, #7
 800a9ce:	f023 0307 	bic.w	r3, r3, #7
 800a9d2:	3308      	adds	r3, #8
 800a9d4:	9303      	str	r3, [sp, #12]
 800a9d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9d8:	4433      	add	r3, r6
 800a9da:	9309      	str	r3, [sp, #36]	; 0x24
 800a9dc:	e767      	b.n	800a8ae <_svfiprintf_r+0x4e>
 800a9de:	fb0c 3202 	mla	r2, ip, r2, r3
 800a9e2:	460c      	mov	r4, r1
 800a9e4:	2001      	movs	r0, #1
 800a9e6:	e7a5      	b.n	800a934 <_svfiprintf_r+0xd4>
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	3401      	adds	r4, #1
 800a9ec:	9305      	str	r3, [sp, #20]
 800a9ee:	4619      	mov	r1, r3
 800a9f0:	f04f 0c0a 	mov.w	ip, #10
 800a9f4:	4620      	mov	r0, r4
 800a9f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9fa:	3a30      	subs	r2, #48	; 0x30
 800a9fc:	2a09      	cmp	r2, #9
 800a9fe:	d903      	bls.n	800aa08 <_svfiprintf_r+0x1a8>
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d0c5      	beq.n	800a990 <_svfiprintf_r+0x130>
 800aa04:	9105      	str	r1, [sp, #20]
 800aa06:	e7c3      	b.n	800a990 <_svfiprintf_r+0x130>
 800aa08:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa0c:	4604      	mov	r4, r0
 800aa0e:	2301      	movs	r3, #1
 800aa10:	e7f0      	b.n	800a9f4 <_svfiprintf_r+0x194>
 800aa12:	ab03      	add	r3, sp, #12
 800aa14:	9300      	str	r3, [sp, #0]
 800aa16:	462a      	mov	r2, r5
 800aa18:	4b0f      	ldr	r3, [pc, #60]	; (800aa58 <_svfiprintf_r+0x1f8>)
 800aa1a:	a904      	add	r1, sp, #16
 800aa1c:	4638      	mov	r0, r7
 800aa1e:	f7fd fe95 	bl	800874c <_printf_float>
 800aa22:	1c42      	adds	r2, r0, #1
 800aa24:	4606      	mov	r6, r0
 800aa26:	d1d6      	bne.n	800a9d6 <_svfiprintf_r+0x176>
 800aa28:	89ab      	ldrh	r3, [r5, #12]
 800aa2a:	065b      	lsls	r3, r3, #25
 800aa2c:	f53f af2c 	bmi.w	800a888 <_svfiprintf_r+0x28>
 800aa30:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aa32:	b01d      	add	sp, #116	; 0x74
 800aa34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa38:	ab03      	add	r3, sp, #12
 800aa3a:	9300      	str	r3, [sp, #0]
 800aa3c:	462a      	mov	r2, r5
 800aa3e:	4b06      	ldr	r3, [pc, #24]	; (800aa58 <_svfiprintf_r+0x1f8>)
 800aa40:	a904      	add	r1, sp, #16
 800aa42:	4638      	mov	r0, r7
 800aa44:	f7fe f926 	bl	8008c94 <_printf_i>
 800aa48:	e7eb      	b.n	800aa22 <_svfiprintf_r+0x1c2>
 800aa4a:	bf00      	nop
 800aa4c:	0800cdb4 	.word	0x0800cdb4
 800aa50:	0800cdbe 	.word	0x0800cdbe
 800aa54:	0800874d 	.word	0x0800874d
 800aa58:	0800a7a9 	.word	0x0800a7a9
 800aa5c:	0800cdba 	.word	0x0800cdba

0800aa60 <_sungetc_r>:
 800aa60:	b538      	push	{r3, r4, r5, lr}
 800aa62:	1c4b      	adds	r3, r1, #1
 800aa64:	4614      	mov	r4, r2
 800aa66:	d103      	bne.n	800aa70 <_sungetc_r+0x10>
 800aa68:	f04f 35ff 	mov.w	r5, #4294967295
 800aa6c:	4628      	mov	r0, r5
 800aa6e:	bd38      	pop	{r3, r4, r5, pc}
 800aa70:	8993      	ldrh	r3, [r2, #12]
 800aa72:	f023 0320 	bic.w	r3, r3, #32
 800aa76:	8193      	strh	r3, [r2, #12]
 800aa78:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aa7a:	6852      	ldr	r2, [r2, #4]
 800aa7c:	b2cd      	uxtb	r5, r1
 800aa7e:	b18b      	cbz	r3, 800aaa4 <_sungetc_r+0x44>
 800aa80:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800aa82:	4293      	cmp	r3, r2
 800aa84:	dd08      	ble.n	800aa98 <_sungetc_r+0x38>
 800aa86:	6823      	ldr	r3, [r4, #0]
 800aa88:	1e5a      	subs	r2, r3, #1
 800aa8a:	6022      	str	r2, [r4, #0]
 800aa8c:	f803 5c01 	strb.w	r5, [r3, #-1]
 800aa90:	6863      	ldr	r3, [r4, #4]
 800aa92:	3301      	adds	r3, #1
 800aa94:	6063      	str	r3, [r4, #4]
 800aa96:	e7e9      	b.n	800aa6c <_sungetc_r+0xc>
 800aa98:	4621      	mov	r1, r4
 800aa9a:	f000 fdb1 	bl	800b600 <__submore>
 800aa9e:	2800      	cmp	r0, #0
 800aaa0:	d0f1      	beq.n	800aa86 <_sungetc_r+0x26>
 800aaa2:	e7e1      	b.n	800aa68 <_sungetc_r+0x8>
 800aaa4:	6921      	ldr	r1, [r4, #16]
 800aaa6:	6823      	ldr	r3, [r4, #0]
 800aaa8:	b151      	cbz	r1, 800aac0 <_sungetc_r+0x60>
 800aaaa:	4299      	cmp	r1, r3
 800aaac:	d208      	bcs.n	800aac0 <_sungetc_r+0x60>
 800aaae:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800aab2:	42a9      	cmp	r1, r5
 800aab4:	d104      	bne.n	800aac0 <_sungetc_r+0x60>
 800aab6:	3b01      	subs	r3, #1
 800aab8:	3201      	adds	r2, #1
 800aaba:	6023      	str	r3, [r4, #0]
 800aabc:	6062      	str	r2, [r4, #4]
 800aabe:	e7d5      	b.n	800aa6c <_sungetc_r+0xc>
 800aac0:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800aac4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aac8:	6363      	str	r3, [r4, #52]	; 0x34
 800aaca:	2303      	movs	r3, #3
 800aacc:	63a3      	str	r3, [r4, #56]	; 0x38
 800aace:	4623      	mov	r3, r4
 800aad0:	f803 5f46 	strb.w	r5, [r3, #70]!
 800aad4:	6023      	str	r3, [r4, #0]
 800aad6:	2301      	movs	r3, #1
 800aad8:	e7dc      	b.n	800aa94 <_sungetc_r+0x34>

0800aada <__ssrefill_r>:
 800aada:	b510      	push	{r4, lr}
 800aadc:	460c      	mov	r4, r1
 800aade:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800aae0:	b169      	cbz	r1, 800aafe <__ssrefill_r+0x24>
 800aae2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aae6:	4299      	cmp	r1, r3
 800aae8:	d001      	beq.n	800aaee <__ssrefill_r+0x14>
 800aaea:	f7ff fd7d 	bl	800a5e8 <_free_r>
 800aaee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aaf0:	6063      	str	r3, [r4, #4]
 800aaf2:	2000      	movs	r0, #0
 800aaf4:	6360      	str	r0, [r4, #52]	; 0x34
 800aaf6:	b113      	cbz	r3, 800aafe <__ssrefill_r+0x24>
 800aaf8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800aafa:	6023      	str	r3, [r4, #0]
 800aafc:	bd10      	pop	{r4, pc}
 800aafe:	6923      	ldr	r3, [r4, #16]
 800ab00:	6023      	str	r3, [r4, #0]
 800ab02:	2300      	movs	r3, #0
 800ab04:	6063      	str	r3, [r4, #4]
 800ab06:	89a3      	ldrh	r3, [r4, #12]
 800ab08:	f043 0320 	orr.w	r3, r3, #32
 800ab0c:	81a3      	strh	r3, [r4, #12]
 800ab0e:	f04f 30ff 	mov.w	r0, #4294967295
 800ab12:	e7f3      	b.n	800aafc <__ssrefill_r+0x22>

0800ab14 <__ssvfiscanf_r>:
 800ab14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab18:	460c      	mov	r4, r1
 800ab1a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800ab1e:	2100      	movs	r1, #0
 800ab20:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800ab24:	49a6      	ldr	r1, [pc, #664]	; (800adc0 <__ssvfiscanf_r+0x2ac>)
 800ab26:	91a0      	str	r1, [sp, #640]	; 0x280
 800ab28:	f10d 0804 	add.w	r8, sp, #4
 800ab2c:	49a5      	ldr	r1, [pc, #660]	; (800adc4 <__ssvfiscanf_r+0x2b0>)
 800ab2e:	4fa6      	ldr	r7, [pc, #664]	; (800adc8 <__ssvfiscanf_r+0x2b4>)
 800ab30:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800adcc <__ssvfiscanf_r+0x2b8>
 800ab34:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800ab38:	4606      	mov	r6, r0
 800ab3a:	91a1      	str	r1, [sp, #644]	; 0x284
 800ab3c:	9300      	str	r3, [sp, #0]
 800ab3e:	7813      	ldrb	r3, [r2, #0]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	f000 815a 	beq.w	800adfa <__ssvfiscanf_r+0x2e6>
 800ab46:	5dd9      	ldrb	r1, [r3, r7]
 800ab48:	f011 0108 	ands.w	r1, r1, #8
 800ab4c:	f102 0501 	add.w	r5, r2, #1
 800ab50:	d019      	beq.n	800ab86 <__ssvfiscanf_r+0x72>
 800ab52:	6863      	ldr	r3, [r4, #4]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	dd0f      	ble.n	800ab78 <__ssvfiscanf_r+0x64>
 800ab58:	6823      	ldr	r3, [r4, #0]
 800ab5a:	781a      	ldrb	r2, [r3, #0]
 800ab5c:	5cba      	ldrb	r2, [r7, r2]
 800ab5e:	0712      	lsls	r2, r2, #28
 800ab60:	d401      	bmi.n	800ab66 <__ssvfiscanf_r+0x52>
 800ab62:	462a      	mov	r2, r5
 800ab64:	e7eb      	b.n	800ab3e <__ssvfiscanf_r+0x2a>
 800ab66:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ab68:	3201      	adds	r2, #1
 800ab6a:	9245      	str	r2, [sp, #276]	; 0x114
 800ab6c:	6862      	ldr	r2, [r4, #4]
 800ab6e:	3301      	adds	r3, #1
 800ab70:	3a01      	subs	r2, #1
 800ab72:	6062      	str	r2, [r4, #4]
 800ab74:	6023      	str	r3, [r4, #0]
 800ab76:	e7ec      	b.n	800ab52 <__ssvfiscanf_r+0x3e>
 800ab78:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ab7a:	4621      	mov	r1, r4
 800ab7c:	4630      	mov	r0, r6
 800ab7e:	4798      	blx	r3
 800ab80:	2800      	cmp	r0, #0
 800ab82:	d0e9      	beq.n	800ab58 <__ssvfiscanf_r+0x44>
 800ab84:	e7ed      	b.n	800ab62 <__ssvfiscanf_r+0x4e>
 800ab86:	2b25      	cmp	r3, #37	; 0x25
 800ab88:	d012      	beq.n	800abb0 <__ssvfiscanf_r+0x9c>
 800ab8a:	469a      	mov	sl, r3
 800ab8c:	6863      	ldr	r3, [r4, #4]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	f340 8091 	ble.w	800acb6 <__ssvfiscanf_r+0x1a2>
 800ab94:	6822      	ldr	r2, [r4, #0]
 800ab96:	7813      	ldrb	r3, [r2, #0]
 800ab98:	4553      	cmp	r3, sl
 800ab9a:	f040 812e 	bne.w	800adfa <__ssvfiscanf_r+0x2e6>
 800ab9e:	6863      	ldr	r3, [r4, #4]
 800aba0:	3b01      	subs	r3, #1
 800aba2:	6063      	str	r3, [r4, #4]
 800aba4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800aba6:	3201      	adds	r2, #1
 800aba8:	3301      	adds	r3, #1
 800abaa:	6022      	str	r2, [r4, #0]
 800abac:	9345      	str	r3, [sp, #276]	; 0x114
 800abae:	e7d8      	b.n	800ab62 <__ssvfiscanf_r+0x4e>
 800abb0:	9141      	str	r1, [sp, #260]	; 0x104
 800abb2:	9143      	str	r1, [sp, #268]	; 0x10c
 800abb4:	7853      	ldrb	r3, [r2, #1]
 800abb6:	2b2a      	cmp	r3, #42	; 0x2a
 800abb8:	bf02      	ittt	eq
 800abba:	2310      	moveq	r3, #16
 800abbc:	1c95      	addeq	r5, r2, #2
 800abbe:	9341      	streq	r3, [sp, #260]	; 0x104
 800abc0:	220a      	movs	r2, #10
 800abc2:	46aa      	mov	sl, r5
 800abc4:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800abc8:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800abcc:	2b09      	cmp	r3, #9
 800abce:	d91d      	bls.n	800ac0c <__ssvfiscanf_r+0xf8>
 800abd0:	487e      	ldr	r0, [pc, #504]	; (800adcc <__ssvfiscanf_r+0x2b8>)
 800abd2:	2203      	movs	r2, #3
 800abd4:	f7f5 fb14 	bl	8000200 <memchr>
 800abd8:	b140      	cbz	r0, 800abec <__ssvfiscanf_r+0xd8>
 800abda:	2301      	movs	r3, #1
 800abdc:	eba0 0009 	sub.w	r0, r0, r9
 800abe0:	fa03 f000 	lsl.w	r0, r3, r0
 800abe4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800abe6:	4318      	orrs	r0, r3
 800abe8:	9041      	str	r0, [sp, #260]	; 0x104
 800abea:	4655      	mov	r5, sl
 800abec:	f815 3b01 	ldrb.w	r3, [r5], #1
 800abf0:	2b78      	cmp	r3, #120	; 0x78
 800abf2:	d806      	bhi.n	800ac02 <__ssvfiscanf_r+0xee>
 800abf4:	2b57      	cmp	r3, #87	; 0x57
 800abf6:	d810      	bhi.n	800ac1a <__ssvfiscanf_r+0x106>
 800abf8:	2b25      	cmp	r3, #37	; 0x25
 800abfa:	d0c6      	beq.n	800ab8a <__ssvfiscanf_r+0x76>
 800abfc:	d856      	bhi.n	800acac <__ssvfiscanf_r+0x198>
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d064      	beq.n	800accc <__ssvfiscanf_r+0x1b8>
 800ac02:	2303      	movs	r3, #3
 800ac04:	9347      	str	r3, [sp, #284]	; 0x11c
 800ac06:	230a      	movs	r3, #10
 800ac08:	9342      	str	r3, [sp, #264]	; 0x108
 800ac0a:	e071      	b.n	800acf0 <__ssvfiscanf_r+0x1dc>
 800ac0c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800ac0e:	fb02 1103 	mla	r1, r2, r3, r1
 800ac12:	3930      	subs	r1, #48	; 0x30
 800ac14:	9143      	str	r1, [sp, #268]	; 0x10c
 800ac16:	4655      	mov	r5, sl
 800ac18:	e7d3      	b.n	800abc2 <__ssvfiscanf_r+0xae>
 800ac1a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800ac1e:	2a20      	cmp	r2, #32
 800ac20:	d8ef      	bhi.n	800ac02 <__ssvfiscanf_r+0xee>
 800ac22:	a101      	add	r1, pc, #4	; (adr r1, 800ac28 <__ssvfiscanf_r+0x114>)
 800ac24:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ac28:	0800acdb 	.word	0x0800acdb
 800ac2c:	0800ac03 	.word	0x0800ac03
 800ac30:	0800ac03 	.word	0x0800ac03
 800ac34:	0800ad39 	.word	0x0800ad39
 800ac38:	0800ac03 	.word	0x0800ac03
 800ac3c:	0800ac03 	.word	0x0800ac03
 800ac40:	0800ac03 	.word	0x0800ac03
 800ac44:	0800ac03 	.word	0x0800ac03
 800ac48:	0800ac03 	.word	0x0800ac03
 800ac4c:	0800ac03 	.word	0x0800ac03
 800ac50:	0800ac03 	.word	0x0800ac03
 800ac54:	0800ad4f 	.word	0x0800ad4f
 800ac58:	0800ad25 	.word	0x0800ad25
 800ac5c:	0800acb3 	.word	0x0800acb3
 800ac60:	0800acb3 	.word	0x0800acb3
 800ac64:	0800acb3 	.word	0x0800acb3
 800ac68:	0800ac03 	.word	0x0800ac03
 800ac6c:	0800ad29 	.word	0x0800ad29
 800ac70:	0800ac03 	.word	0x0800ac03
 800ac74:	0800ac03 	.word	0x0800ac03
 800ac78:	0800ac03 	.word	0x0800ac03
 800ac7c:	0800ac03 	.word	0x0800ac03
 800ac80:	0800ad5f 	.word	0x0800ad5f
 800ac84:	0800ad31 	.word	0x0800ad31
 800ac88:	0800acd3 	.word	0x0800acd3
 800ac8c:	0800ac03 	.word	0x0800ac03
 800ac90:	0800ac03 	.word	0x0800ac03
 800ac94:	0800ad5b 	.word	0x0800ad5b
 800ac98:	0800ac03 	.word	0x0800ac03
 800ac9c:	0800ad25 	.word	0x0800ad25
 800aca0:	0800ac03 	.word	0x0800ac03
 800aca4:	0800ac03 	.word	0x0800ac03
 800aca8:	0800acdb 	.word	0x0800acdb
 800acac:	3b45      	subs	r3, #69	; 0x45
 800acae:	2b02      	cmp	r3, #2
 800acb0:	d8a7      	bhi.n	800ac02 <__ssvfiscanf_r+0xee>
 800acb2:	2305      	movs	r3, #5
 800acb4:	e01b      	b.n	800acee <__ssvfiscanf_r+0x1da>
 800acb6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800acb8:	4621      	mov	r1, r4
 800acba:	4630      	mov	r0, r6
 800acbc:	4798      	blx	r3
 800acbe:	2800      	cmp	r0, #0
 800acc0:	f43f af68 	beq.w	800ab94 <__ssvfiscanf_r+0x80>
 800acc4:	9844      	ldr	r0, [sp, #272]	; 0x110
 800acc6:	2800      	cmp	r0, #0
 800acc8:	f040 808d 	bne.w	800ade6 <__ssvfiscanf_r+0x2d2>
 800accc:	f04f 30ff 	mov.w	r0, #4294967295
 800acd0:	e08f      	b.n	800adf2 <__ssvfiscanf_r+0x2de>
 800acd2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800acd4:	f042 0220 	orr.w	r2, r2, #32
 800acd8:	9241      	str	r2, [sp, #260]	; 0x104
 800acda:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800acdc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ace0:	9241      	str	r2, [sp, #260]	; 0x104
 800ace2:	2210      	movs	r2, #16
 800ace4:	2b6f      	cmp	r3, #111	; 0x6f
 800ace6:	9242      	str	r2, [sp, #264]	; 0x108
 800ace8:	bf34      	ite	cc
 800acea:	2303      	movcc	r3, #3
 800acec:	2304      	movcs	r3, #4
 800acee:	9347      	str	r3, [sp, #284]	; 0x11c
 800acf0:	6863      	ldr	r3, [r4, #4]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	dd42      	ble.n	800ad7c <__ssvfiscanf_r+0x268>
 800acf6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800acf8:	0659      	lsls	r1, r3, #25
 800acfa:	d404      	bmi.n	800ad06 <__ssvfiscanf_r+0x1f2>
 800acfc:	6823      	ldr	r3, [r4, #0]
 800acfe:	781a      	ldrb	r2, [r3, #0]
 800ad00:	5cba      	ldrb	r2, [r7, r2]
 800ad02:	0712      	lsls	r2, r2, #28
 800ad04:	d441      	bmi.n	800ad8a <__ssvfiscanf_r+0x276>
 800ad06:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800ad08:	2b02      	cmp	r3, #2
 800ad0a:	dc50      	bgt.n	800adae <__ssvfiscanf_r+0x29a>
 800ad0c:	466b      	mov	r3, sp
 800ad0e:	4622      	mov	r2, r4
 800ad10:	a941      	add	r1, sp, #260	; 0x104
 800ad12:	4630      	mov	r0, r6
 800ad14:	f000 f9d0 	bl	800b0b8 <_scanf_chars>
 800ad18:	2801      	cmp	r0, #1
 800ad1a:	d06e      	beq.n	800adfa <__ssvfiscanf_r+0x2e6>
 800ad1c:	2802      	cmp	r0, #2
 800ad1e:	f47f af20 	bne.w	800ab62 <__ssvfiscanf_r+0x4e>
 800ad22:	e7cf      	b.n	800acc4 <__ssvfiscanf_r+0x1b0>
 800ad24:	220a      	movs	r2, #10
 800ad26:	e7dd      	b.n	800ace4 <__ssvfiscanf_r+0x1d0>
 800ad28:	2300      	movs	r3, #0
 800ad2a:	9342      	str	r3, [sp, #264]	; 0x108
 800ad2c:	2303      	movs	r3, #3
 800ad2e:	e7de      	b.n	800acee <__ssvfiscanf_r+0x1da>
 800ad30:	2308      	movs	r3, #8
 800ad32:	9342      	str	r3, [sp, #264]	; 0x108
 800ad34:	2304      	movs	r3, #4
 800ad36:	e7da      	b.n	800acee <__ssvfiscanf_r+0x1da>
 800ad38:	4629      	mov	r1, r5
 800ad3a:	4640      	mov	r0, r8
 800ad3c:	f000 fb30 	bl	800b3a0 <__sccl>
 800ad40:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ad42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad46:	9341      	str	r3, [sp, #260]	; 0x104
 800ad48:	4605      	mov	r5, r0
 800ad4a:	2301      	movs	r3, #1
 800ad4c:	e7cf      	b.n	800acee <__ssvfiscanf_r+0x1da>
 800ad4e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ad50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad54:	9341      	str	r3, [sp, #260]	; 0x104
 800ad56:	2300      	movs	r3, #0
 800ad58:	e7c9      	b.n	800acee <__ssvfiscanf_r+0x1da>
 800ad5a:	2302      	movs	r3, #2
 800ad5c:	e7c7      	b.n	800acee <__ssvfiscanf_r+0x1da>
 800ad5e:	9841      	ldr	r0, [sp, #260]	; 0x104
 800ad60:	06c3      	lsls	r3, r0, #27
 800ad62:	f53f aefe 	bmi.w	800ab62 <__ssvfiscanf_r+0x4e>
 800ad66:	9b00      	ldr	r3, [sp, #0]
 800ad68:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ad6a:	1d19      	adds	r1, r3, #4
 800ad6c:	9100      	str	r1, [sp, #0]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	f010 0f01 	tst.w	r0, #1
 800ad74:	bf14      	ite	ne
 800ad76:	801a      	strhne	r2, [r3, #0]
 800ad78:	601a      	streq	r2, [r3, #0]
 800ad7a:	e6f2      	b.n	800ab62 <__ssvfiscanf_r+0x4e>
 800ad7c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ad7e:	4621      	mov	r1, r4
 800ad80:	4630      	mov	r0, r6
 800ad82:	4798      	blx	r3
 800ad84:	2800      	cmp	r0, #0
 800ad86:	d0b6      	beq.n	800acf6 <__ssvfiscanf_r+0x1e2>
 800ad88:	e79c      	b.n	800acc4 <__ssvfiscanf_r+0x1b0>
 800ad8a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ad8c:	3201      	adds	r2, #1
 800ad8e:	9245      	str	r2, [sp, #276]	; 0x114
 800ad90:	6862      	ldr	r2, [r4, #4]
 800ad92:	3a01      	subs	r2, #1
 800ad94:	2a00      	cmp	r2, #0
 800ad96:	6062      	str	r2, [r4, #4]
 800ad98:	dd02      	ble.n	800ada0 <__ssvfiscanf_r+0x28c>
 800ad9a:	3301      	adds	r3, #1
 800ad9c:	6023      	str	r3, [r4, #0]
 800ad9e:	e7ad      	b.n	800acfc <__ssvfiscanf_r+0x1e8>
 800ada0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ada2:	4621      	mov	r1, r4
 800ada4:	4630      	mov	r0, r6
 800ada6:	4798      	blx	r3
 800ada8:	2800      	cmp	r0, #0
 800adaa:	d0a7      	beq.n	800acfc <__ssvfiscanf_r+0x1e8>
 800adac:	e78a      	b.n	800acc4 <__ssvfiscanf_r+0x1b0>
 800adae:	2b04      	cmp	r3, #4
 800adb0:	dc0e      	bgt.n	800add0 <__ssvfiscanf_r+0x2bc>
 800adb2:	466b      	mov	r3, sp
 800adb4:	4622      	mov	r2, r4
 800adb6:	a941      	add	r1, sp, #260	; 0x104
 800adb8:	4630      	mov	r0, r6
 800adba:	f000 f9d7 	bl	800b16c <_scanf_i>
 800adbe:	e7ab      	b.n	800ad18 <__ssvfiscanf_r+0x204>
 800adc0:	0800aa61 	.word	0x0800aa61
 800adc4:	0800aadb 	.word	0x0800aadb
 800adc8:	0800cde1 	.word	0x0800cde1
 800adcc:	0800cdba 	.word	0x0800cdba
 800add0:	4b0b      	ldr	r3, [pc, #44]	; (800ae00 <__ssvfiscanf_r+0x2ec>)
 800add2:	2b00      	cmp	r3, #0
 800add4:	f43f aec5 	beq.w	800ab62 <__ssvfiscanf_r+0x4e>
 800add8:	466b      	mov	r3, sp
 800adda:	4622      	mov	r2, r4
 800addc:	a941      	add	r1, sp, #260	; 0x104
 800adde:	4630      	mov	r0, r6
 800ade0:	f3af 8000 	nop.w
 800ade4:	e798      	b.n	800ad18 <__ssvfiscanf_r+0x204>
 800ade6:	89a3      	ldrh	r3, [r4, #12]
 800ade8:	f013 0f40 	tst.w	r3, #64	; 0x40
 800adec:	bf18      	it	ne
 800adee:	f04f 30ff 	movne.w	r0, #4294967295
 800adf2:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800adf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adfa:	9844      	ldr	r0, [sp, #272]	; 0x110
 800adfc:	e7f9      	b.n	800adf2 <__ssvfiscanf_r+0x2de>
 800adfe:	bf00      	nop
 800ae00:	00000000 	.word	0x00000000

0800ae04 <__sfputc_r>:
 800ae04:	6893      	ldr	r3, [r2, #8]
 800ae06:	3b01      	subs	r3, #1
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	b410      	push	{r4}
 800ae0c:	6093      	str	r3, [r2, #8]
 800ae0e:	da08      	bge.n	800ae22 <__sfputc_r+0x1e>
 800ae10:	6994      	ldr	r4, [r2, #24]
 800ae12:	42a3      	cmp	r3, r4
 800ae14:	db01      	blt.n	800ae1a <__sfputc_r+0x16>
 800ae16:	290a      	cmp	r1, #10
 800ae18:	d103      	bne.n	800ae22 <__sfputc_r+0x1e>
 800ae1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae1e:	f000 bc29 	b.w	800b674 <__swbuf_r>
 800ae22:	6813      	ldr	r3, [r2, #0]
 800ae24:	1c58      	adds	r0, r3, #1
 800ae26:	6010      	str	r0, [r2, #0]
 800ae28:	7019      	strb	r1, [r3, #0]
 800ae2a:	4608      	mov	r0, r1
 800ae2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae30:	4770      	bx	lr

0800ae32 <__sfputs_r>:
 800ae32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae34:	4606      	mov	r6, r0
 800ae36:	460f      	mov	r7, r1
 800ae38:	4614      	mov	r4, r2
 800ae3a:	18d5      	adds	r5, r2, r3
 800ae3c:	42ac      	cmp	r4, r5
 800ae3e:	d101      	bne.n	800ae44 <__sfputs_r+0x12>
 800ae40:	2000      	movs	r0, #0
 800ae42:	e007      	b.n	800ae54 <__sfputs_r+0x22>
 800ae44:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae48:	463a      	mov	r2, r7
 800ae4a:	4630      	mov	r0, r6
 800ae4c:	f7ff ffda 	bl	800ae04 <__sfputc_r>
 800ae50:	1c43      	adds	r3, r0, #1
 800ae52:	d1f3      	bne.n	800ae3c <__sfputs_r+0xa>
 800ae54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ae58 <_vfiprintf_r>:
 800ae58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae5c:	460d      	mov	r5, r1
 800ae5e:	b09d      	sub	sp, #116	; 0x74
 800ae60:	4614      	mov	r4, r2
 800ae62:	4698      	mov	r8, r3
 800ae64:	4606      	mov	r6, r0
 800ae66:	b118      	cbz	r0, 800ae70 <_vfiprintf_r+0x18>
 800ae68:	6983      	ldr	r3, [r0, #24]
 800ae6a:	b90b      	cbnz	r3, 800ae70 <_vfiprintf_r+0x18>
 800ae6c:	f000 fde4 	bl	800ba38 <__sinit>
 800ae70:	4b89      	ldr	r3, [pc, #548]	; (800b098 <_vfiprintf_r+0x240>)
 800ae72:	429d      	cmp	r5, r3
 800ae74:	d11b      	bne.n	800aeae <_vfiprintf_r+0x56>
 800ae76:	6875      	ldr	r5, [r6, #4]
 800ae78:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae7a:	07d9      	lsls	r1, r3, #31
 800ae7c:	d405      	bmi.n	800ae8a <_vfiprintf_r+0x32>
 800ae7e:	89ab      	ldrh	r3, [r5, #12]
 800ae80:	059a      	lsls	r2, r3, #22
 800ae82:	d402      	bmi.n	800ae8a <_vfiprintf_r+0x32>
 800ae84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ae86:	f000 fe75 	bl	800bb74 <__retarget_lock_acquire_recursive>
 800ae8a:	89ab      	ldrh	r3, [r5, #12]
 800ae8c:	071b      	lsls	r3, r3, #28
 800ae8e:	d501      	bpl.n	800ae94 <_vfiprintf_r+0x3c>
 800ae90:	692b      	ldr	r3, [r5, #16]
 800ae92:	b9eb      	cbnz	r3, 800aed0 <_vfiprintf_r+0x78>
 800ae94:	4629      	mov	r1, r5
 800ae96:	4630      	mov	r0, r6
 800ae98:	f000 fc3e 	bl	800b718 <__swsetup_r>
 800ae9c:	b1c0      	cbz	r0, 800aed0 <_vfiprintf_r+0x78>
 800ae9e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aea0:	07dc      	lsls	r4, r3, #31
 800aea2:	d50e      	bpl.n	800aec2 <_vfiprintf_r+0x6a>
 800aea4:	f04f 30ff 	mov.w	r0, #4294967295
 800aea8:	b01d      	add	sp, #116	; 0x74
 800aeaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeae:	4b7b      	ldr	r3, [pc, #492]	; (800b09c <_vfiprintf_r+0x244>)
 800aeb0:	429d      	cmp	r5, r3
 800aeb2:	d101      	bne.n	800aeb8 <_vfiprintf_r+0x60>
 800aeb4:	68b5      	ldr	r5, [r6, #8]
 800aeb6:	e7df      	b.n	800ae78 <_vfiprintf_r+0x20>
 800aeb8:	4b79      	ldr	r3, [pc, #484]	; (800b0a0 <_vfiprintf_r+0x248>)
 800aeba:	429d      	cmp	r5, r3
 800aebc:	bf08      	it	eq
 800aebe:	68f5      	ldreq	r5, [r6, #12]
 800aec0:	e7da      	b.n	800ae78 <_vfiprintf_r+0x20>
 800aec2:	89ab      	ldrh	r3, [r5, #12]
 800aec4:	0598      	lsls	r0, r3, #22
 800aec6:	d4ed      	bmi.n	800aea4 <_vfiprintf_r+0x4c>
 800aec8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aeca:	f000 fe54 	bl	800bb76 <__retarget_lock_release_recursive>
 800aece:	e7e9      	b.n	800aea4 <_vfiprintf_r+0x4c>
 800aed0:	2300      	movs	r3, #0
 800aed2:	9309      	str	r3, [sp, #36]	; 0x24
 800aed4:	2320      	movs	r3, #32
 800aed6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aeda:	f8cd 800c 	str.w	r8, [sp, #12]
 800aede:	2330      	movs	r3, #48	; 0x30
 800aee0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b0a4 <_vfiprintf_r+0x24c>
 800aee4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aee8:	f04f 0901 	mov.w	r9, #1
 800aeec:	4623      	mov	r3, r4
 800aeee:	469a      	mov	sl, r3
 800aef0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aef4:	b10a      	cbz	r2, 800aefa <_vfiprintf_r+0xa2>
 800aef6:	2a25      	cmp	r2, #37	; 0x25
 800aef8:	d1f9      	bne.n	800aeee <_vfiprintf_r+0x96>
 800aefa:	ebba 0b04 	subs.w	fp, sl, r4
 800aefe:	d00b      	beq.n	800af18 <_vfiprintf_r+0xc0>
 800af00:	465b      	mov	r3, fp
 800af02:	4622      	mov	r2, r4
 800af04:	4629      	mov	r1, r5
 800af06:	4630      	mov	r0, r6
 800af08:	f7ff ff93 	bl	800ae32 <__sfputs_r>
 800af0c:	3001      	adds	r0, #1
 800af0e:	f000 80aa 	beq.w	800b066 <_vfiprintf_r+0x20e>
 800af12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af14:	445a      	add	r2, fp
 800af16:	9209      	str	r2, [sp, #36]	; 0x24
 800af18:	f89a 3000 	ldrb.w	r3, [sl]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	f000 80a2 	beq.w	800b066 <_vfiprintf_r+0x20e>
 800af22:	2300      	movs	r3, #0
 800af24:	f04f 32ff 	mov.w	r2, #4294967295
 800af28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af2c:	f10a 0a01 	add.w	sl, sl, #1
 800af30:	9304      	str	r3, [sp, #16]
 800af32:	9307      	str	r3, [sp, #28]
 800af34:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af38:	931a      	str	r3, [sp, #104]	; 0x68
 800af3a:	4654      	mov	r4, sl
 800af3c:	2205      	movs	r2, #5
 800af3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af42:	4858      	ldr	r0, [pc, #352]	; (800b0a4 <_vfiprintf_r+0x24c>)
 800af44:	f7f5 f95c 	bl	8000200 <memchr>
 800af48:	9a04      	ldr	r2, [sp, #16]
 800af4a:	b9d8      	cbnz	r0, 800af84 <_vfiprintf_r+0x12c>
 800af4c:	06d1      	lsls	r1, r2, #27
 800af4e:	bf44      	itt	mi
 800af50:	2320      	movmi	r3, #32
 800af52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af56:	0713      	lsls	r3, r2, #28
 800af58:	bf44      	itt	mi
 800af5a:	232b      	movmi	r3, #43	; 0x2b
 800af5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af60:	f89a 3000 	ldrb.w	r3, [sl]
 800af64:	2b2a      	cmp	r3, #42	; 0x2a
 800af66:	d015      	beq.n	800af94 <_vfiprintf_r+0x13c>
 800af68:	9a07      	ldr	r2, [sp, #28]
 800af6a:	4654      	mov	r4, sl
 800af6c:	2000      	movs	r0, #0
 800af6e:	f04f 0c0a 	mov.w	ip, #10
 800af72:	4621      	mov	r1, r4
 800af74:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af78:	3b30      	subs	r3, #48	; 0x30
 800af7a:	2b09      	cmp	r3, #9
 800af7c:	d94e      	bls.n	800b01c <_vfiprintf_r+0x1c4>
 800af7e:	b1b0      	cbz	r0, 800afae <_vfiprintf_r+0x156>
 800af80:	9207      	str	r2, [sp, #28]
 800af82:	e014      	b.n	800afae <_vfiprintf_r+0x156>
 800af84:	eba0 0308 	sub.w	r3, r0, r8
 800af88:	fa09 f303 	lsl.w	r3, r9, r3
 800af8c:	4313      	orrs	r3, r2
 800af8e:	9304      	str	r3, [sp, #16]
 800af90:	46a2      	mov	sl, r4
 800af92:	e7d2      	b.n	800af3a <_vfiprintf_r+0xe2>
 800af94:	9b03      	ldr	r3, [sp, #12]
 800af96:	1d19      	adds	r1, r3, #4
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	9103      	str	r1, [sp, #12]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	bfbb      	ittet	lt
 800afa0:	425b      	neglt	r3, r3
 800afa2:	f042 0202 	orrlt.w	r2, r2, #2
 800afa6:	9307      	strge	r3, [sp, #28]
 800afa8:	9307      	strlt	r3, [sp, #28]
 800afaa:	bfb8      	it	lt
 800afac:	9204      	strlt	r2, [sp, #16]
 800afae:	7823      	ldrb	r3, [r4, #0]
 800afb0:	2b2e      	cmp	r3, #46	; 0x2e
 800afb2:	d10c      	bne.n	800afce <_vfiprintf_r+0x176>
 800afb4:	7863      	ldrb	r3, [r4, #1]
 800afb6:	2b2a      	cmp	r3, #42	; 0x2a
 800afb8:	d135      	bne.n	800b026 <_vfiprintf_r+0x1ce>
 800afba:	9b03      	ldr	r3, [sp, #12]
 800afbc:	1d1a      	adds	r2, r3, #4
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	9203      	str	r2, [sp, #12]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	bfb8      	it	lt
 800afc6:	f04f 33ff 	movlt.w	r3, #4294967295
 800afca:	3402      	adds	r4, #2
 800afcc:	9305      	str	r3, [sp, #20]
 800afce:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b0b4 <_vfiprintf_r+0x25c>
 800afd2:	7821      	ldrb	r1, [r4, #0]
 800afd4:	2203      	movs	r2, #3
 800afd6:	4650      	mov	r0, sl
 800afd8:	f7f5 f912 	bl	8000200 <memchr>
 800afdc:	b140      	cbz	r0, 800aff0 <_vfiprintf_r+0x198>
 800afde:	2340      	movs	r3, #64	; 0x40
 800afe0:	eba0 000a 	sub.w	r0, r0, sl
 800afe4:	fa03 f000 	lsl.w	r0, r3, r0
 800afe8:	9b04      	ldr	r3, [sp, #16]
 800afea:	4303      	orrs	r3, r0
 800afec:	3401      	adds	r4, #1
 800afee:	9304      	str	r3, [sp, #16]
 800aff0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aff4:	482c      	ldr	r0, [pc, #176]	; (800b0a8 <_vfiprintf_r+0x250>)
 800aff6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800affa:	2206      	movs	r2, #6
 800affc:	f7f5 f900 	bl	8000200 <memchr>
 800b000:	2800      	cmp	r0, #0
 800b002:	d03f      	beq.n	800b084 <_vfiprintf_r+0x22c>
 800b004:	4b29      	ldr	r3, [pc, #164]	; (800b0ac <_vfiprintf_r+0x254>)
 800b006:	bb1b      	cbnz	r3, 800b050 <_vfiprintf_r+0x1f8>
 800b008:	9b03      	ldr	r3, [sp, #12]
 800b00a:	3307      	adds	r3, #7
 800b00c:	f023 0307 	bic.w	r3, r3, #7
 800b010:	3308      	adds	r3, #8
 800b012:	9303      	str	r3, [sp, #12]
 800b014:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b016:	443b      	add	r3, r7
 800b018:	9309      	str	r3, [sp, #36]	; 0x24
 800b01a:	e767      	b.n	800aeec <_vfiprintf_r+0x94>
 800b01c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b020:	460c      	mov	r4, r1
 800b022:	2001      	movs	r0, #1
 800b024:	e7a5      	b.n	800af72 <_vfiprintf_r+0x11a>
 800b026:	2300      	movs	r3, #0
 800b028:	3401      	adds	r4, #1
 800b02a:	9305      	str	r3, [sp, #20]
 800b02c:	4619      	mov	r1, r3
 800b02e:	f04f 0c0a 	mov.w	ip, #10
 800b032:	4620      	mov	r0, r4
 800b034:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b038:	3a30      	subs	r2, #48	; 0x30
 800b03a:	2a09      	cmp	r2, #9
 800b03c:	d903      	bls.n	800b046 <_vfiprintf_r+0x1ee>
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d0c5      	beq.n	800afce <_vfiprintf_r+0x176>
 800b042:	9105      	str	r1, [sp, #20]
 800b044:	e7c3      	b.n	800afce <_vfiprintf_r+0x176>
 800b046:	fb0c 2101 	mla	r1, ip, r1, r2
 800b04a:	4604      	mov	r4, r0
 800b04c:	2301      	movs	r3, #1
 800b04e:	e7f0      	b.n	800b032 <_vfiprintf_r+0x1da>
 800b050:	ab03      	add	r3, sp, #12
 800b052:	9300      	str	r3, [sp, #0]
 800b054:	462a      	mov	r2, r5
 800b056:	4b16      	ldr	r3, [pc, #88]	; (800b0b0 <_vfiprintf_r+0x258>)
 800b058:	a904      	add	r1, sp, #16
 800b05a:	4630      	mov	r0, r6
 800b05c:	f7fd fb76 	bl	800874c <_printf_float>
 800b060:	4607      	mov	r7, r0
 800b062:	1c78      	adds	r0, r7, #1
 800b064:	d1d6      	bne.n	800b014 <_vfiprintf_r+0x1bc>
 800b066:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b068:	07d9      	lsls	r1, r3, #31
 800b06a:	d405      	bmi.n	800b078 <_vfiprintf_r+0x220>
 800b06c:	89ab      	ldrh	r3, [r5, #12]
 800b06e:	059a      	lsls	r2, r3, #22
 800b070:	d402      	bmi.n	800b078 <_vfiprintf_r+0x220>
 800b072:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b074:	f000 fd7f 	bl	800bb76 <__retarget_lock_release_recursive>
 800b078:	89ab      	ldrh	r3, [r5, #12]
 800b07a:	065b      	lsls	r3, r3, #25
 800b07c:	f53f af12 	bmi.w	800aea4 <_vfiprintf_r+0x4c>
 800b080:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b082:	e711      	b.n	800aea8 <_vfiprintf_r+0x50>
 800b084:	ab03      	add	r3, sp, #12
 800b086:	9300      	str	r3, [sp, #0]
 800b088:	462a      	mov	r2, r5
 800b08a:	4b09      	ldr	r3, [pc, #36]	; (800b0b0 <_vfiprintf_r+0x258>)
 800b08c:	a904      	add	r1, sp, #16
 800b08e:	4630      	mov	r0, r6
 800b090:	f7fd fe00 	bl	8008c94 <_printf_i>
 800b094:	e7e4      	b.n	800b060 <_vfiprintf_r+0x208>
 800b096:	bf00      	nop
 800b098:	0800cf04 	.word	0x0800cf04
 800b09c:	0800cf24 	.word	0x0800cf24
 800b0a0:	0800cee4 	.word	0x0800cee4
 800b0a4:	0800cdb4 	.word	0x0800cdb4
 800b0a8:	0800cdbe 	.word	0x0800cdbe
 800b0ac:	0800874d 	.word	0x0800874d
 800b0b0:	0800ae33 	.word	0x0800ae33
 800b0b4:	0800cdba 	.word	0x0800cdba

0800b0b8 <_scanf_chars>:
 800b0b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b0bc:	4615      	mov	r5, r2
 800b0be:	688a      	ldr	r2, [r1, #8]
 800b0c0:	4680      	mov	r8, r0
 800b0c2:	460c      	mov	r4, r1
 800b0c4:	b932      	cbnz	r2, 800b0d4 <_scanf_chars+0x1c>
 800b0c6:	698a      	ldr	r2, [r1, #24]
 800b0c8:	2a00      	cmp	r2, #0
 800b0ca:	bf0c      	ite	eq
 800b0cc:	2201      	moveq	r2, #1
 800b0ce:	f04f 32ff 	movne.w	r2, #4294967295
 800b0d2:	608a      	str	r2, [r1, #8]
 800b0d4:	6822      	ldr	r2, [r4, #0]
 800b0d6:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800b168 <_scanf_chars+0xb0>
 800b0da:	06d1      	lsls	r1, r2, #27
 800b0dc:	bf5f      	itttt	pl
 800b0de:	681a      	ldrpl	r2, [r3, #0]
 800b0e0:	1d11      	addpl	r1, r2, #4
 800b0e2:	6019      	strpl	r1, [r3, #0]
 800b0e4:	6816      	ldrpl	r6, [r2, #0]
 800b0e6:	2700      	movs	r7, #0
 800b0e8:	69a0      	ldr	r0, [r4, #24]
 800b0ea:	b188      	cbz	r0, 800b110 <_scanf_chars+0x58>
 800b0ec:	2801      	cmp	r0, #1
 800b0ee:	d107      	bne.n	800b100 <_scanf_chars+0x48>
 800b0f0:	682a      	ldr	r2, [r5, #0]
 800b0f2:	7811      	ldrb	r1, [r2, #0]
 800b0f4:	6962      	ldr	r2, [r4, #20]
 800b0f6:	5c52      	ldrb	r2, [r2, r1]
 800b0f8:	b952      	cbnz	r2, 800b110 <_scanf_chars+0x58>
 800b0fa:	2f00      	cmp	r7, #0
 800b0fc:	d031      	beq.n	800b162 <_scanf_chars+0xaa>
 800b0fe:	e022      	b.n	800b146 <_scanf_chars+0x8e>
 800b100:	2802      	cmp	r0, #2
 800b102:	d120      	bne.n	800b146 <_scanf_chars+0x8e>
 800b104:	682b      	ldr	r3, [r5, #0]
 800b106:	781b      	ldrb	r3, [r3, #0]
 800b108:	f813 3009 	ldrb.w	r3, [r3, r9]
 800b10c:	071b      	lsls	r3, r3, #28
 800b10e:	d41a      	bmi.n	800b146 <_scanf_chars+0x8e>
 800b110:	6823      	ldr	r3, [r4, #0]
 800b112:	06da      	lsls	r2, r3, #27
 800b114:	bf5e      	ittt	pl
 800b116:	682b      	ldrpl	r3, [r5, #0]
 800b118:	781b      	ldrbpl	r3, [r3, #0]
 800b11a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800b11e:	682a      	ldr	r2, [r5, #0]
 800b120:	686b      	ldr	r3, [r5, #4]
 800b122:	3201      	adds	r2, #1
 800b124:	602a      	str	r2, [r5, #0]
 800b126:	68a2      	ldr	r2, [r4, #8]
 800b128:	3b01      	subs	r3, #1
 800b12a:	3a01      	subs	r2, #1
 800b12c:	606b      	str	r3, [r5, #4]
 800b12e:	3701      	adds	r7, #1
 800b130:	60a2      	str	r2, [r4, #8]
 800b132:	b142      	cbz	r2, 800b146 <_scanf_chars+0x8e>
 800b134:	2b00      	cmp	r3, #0
 800b136:	dcd7      	bgt.n	800b0e8 <_scanf_chars+0x30>
 800b138:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b13c:	4629      	mov	r1, r5
 800b13e:	4640      	mov	r0, r8
 800b140:	4798      	blx	r3
 800b142:	2800      	cmp	r0, #0
 800b144:	d0d0      	beq.n	800b0e8 <_scanf_chars+0x30>
 800b146:	6823      	ldr	r3, [r4, #0]
 800b148:	f013 0310 	ands.w	r3, r3, #16
 800b14c:	d105      	bne.n	800b15a <_scanf_chars+0xa2>
 800b14e:	68e2      	ldr	r2, [r4, #12]
 800b150:	3201      	adds	r2, #1
 800b152:	60e2      	str	r2, [r4, #12]
 800b154:	69a2      	ldr	r2, [r4, #24]
 800b156:	b102      	cbz	r2, 800b15a <_scanf_chars+0xa2>
 800b158:	7033      	strb	r3, [r6, #0]
 800b15a:	6923      	ldr	r3, [r4, #16]
 800b15c:	443b      	add	r3, r7
 800b15e:	6123      	str	r3, [r4, #16]
 800b160:	2000      	movs	r0, #0
 800b162:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b166:	bf00      	nop
 800b168:	0800cde1 	.word	0x0800cde1

0800b16c <_scanf_i>:
 800b16c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b170:	4698      	mov	r8, r3
 800b172:	4b76      	ldr	r3, [pc, #472]	; (800b34c <_scanf_i+0x1e0>)
 800b174:	460c      	mov	r4, r1
 800b176:	4682      	mov	sl, r0
 800b178:	4616      	mov	r6, r2
 800b17a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b17e:	b087      	sub	sp, #28
 800b180:	ab03      	add	r3, sp, #12
 800b182:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b186:	4b72      	ldr	r3, [pc, #456]	; (800b350 <_scanf_i+0x1e4>)
 800b188:	69a1      	ldr	r1, [r4, #24]
 800b18a:	4a72      	ldr	r2, [pc, #456]	; (800b354 <_scanf_i+0x1e8>)
 800b18c:	2903      	cmp	r1, #3
 800b18e:	bf18      	it	ne
 800b190:	461a      	movne	r2, r3
 800b192:	68a3      	ldr	r3, [r4, #8]
 800b194:	9201      	str	r2, [sp, #4]
 800b196:	1e5a      	subs	r2, r3, #1
 800b198:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b19c:	bf88      	it	hi
 800b19e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b1a2:	4627      	mov	r7, r4
 800b1a4:	bf82      	ittt	hi
 800b1a6:	eb03 0905 	addhi.w	r9, r3, r5
 800b1aa:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b1ae:	60a3      	strhi	r3, [r4, #8]
 800b1b0:	f857 3b1c 	ldr.w	r3, [r7], #28
 800b1b4:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800b1b8:	bf98      	it	ls
 800b1ba:	f04f 0900 	movls.w	r9, #0
 800b1be:	6023      	str	r3, [r4, #0]
 800b1c0:	463d      	mov	r5, r7
 800b1c2:	f04f 0b00 	mov.w	fp, #0
 800b1c6:	6831      	ldr	r1, [r6, #0]
 800b1c8:	ab03      	add	r3, sp, #12
 800b1ca:	7809      	ldrb	r1, [r1, #0]
 800b1cc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800b1d0:	2202      	movs	r2, #2
 800b1d2:	f7f5 f815 	bl	8000200 <memchr>
 800b1d6:	b328      	cbz	r0, 800b224 <_scanf_i+0xb8>
 800b1d8:	f1bb 0f01 	cmp.w	fp, #1
 800b1dc:	d159      	bne.n	800b292 <_scanf_i+0x126>
 800b1de:	6862      	ldr	r2, [r4, #4]
 800b1e0:	b92a      	cbnz	r2, 800b1ee <_scanf_i+0x82>
 800b1e2:	6822      	ldr	r2, [r4, #0]
 800b1e4:	2308      	movs	r3, #8
 800b1e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b1ea:	6063      	str	r3, [r4, #4]
 800b1ec:	6022      	str	r2, [r4, #0]
 800b1ee:	6822      	ldr	r2, [r4, #0]
 800b1f0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800b1f4:	6022      	str	r2, [r4, #0]
 800b1f6:	68a2      	ldr	r2, [r4, #8]
 800b1f8:	1e51      	subs	r1, r2, #1
 800b1fa:	60a1      	str	r1, [r4, #8]
 800b1fc:	b192      	cbz	r2, 800b224 <_scanf_i+0xb8>
 800b1fe:	6832      	ldr	r2, [r6, #0]
 800b200:	1c51      	adds	r1, r2, #1
 800b202:	6031      	str	r1, [r6, #0]
 800b204:	7812      	ldrb	r2, [r2, #0]
 800b206:	f805 2b01 	strb.w	r2, [r5], #1
 800b20a:	6872      	ldr	r2, [r6, #4]
 800b20c:	3a01      	subs	r2, #1
 800b20e:	2a00      	cmp	r2, #0
 800b210:	6072      	str	r2, [r6, #4]
 800b212:	dc07      	bgt.n	800b224 <_scanf_i+0xb8>
 800b214:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800b218:	4631      	mov	r1, r6
 800b21a:	4650      	mov	r0, sl
 800b21c:	4790      	blx	r2
 800b21e:	2800      	cmp	r0, #0
 800b220:	f040 8085 	bne.w	800b32e <_scanf_i+0x1c2>
 800b224:	f10b 0b01 	add.w	fp, fp, #1
 800b228:	f1bb 0f03 	cmp.w	fp, #3
 800b22c:	d1cb      	bne.n	800b1c6 <_scanf_i+0x5a>
 800b22e:	6863      	ldr	r3, [r4, #4]
 800b230:	b90b      	cbnz	r3, 800b236 <_scanf_i+0xca>
 800b232:	230a      	movs	r3, #10
 800b234:	6063      	str	r3, [r4, #4]
 800b236:	6863      	ldr	r3, [r4, #4]
 800b238:	4947      	ldr	r1, [pc, #284]	; (800b358 <_scanf_i+0x1ec>)
 800b23a:	6960      	ldr	r0, [r4, #20]
 800b23c:	1ac9      	subs	r1, r1, r3
 800b23e:	f000 f8af 	bl	800b3a0 <__sccl>
 800b242:	f04f 0b00 	mov.w	fp, #0
 800b246:	68a3      	ldr	r3, [r4, #8]
 800b248:	6822      	ldr	r2, [r4, #0]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d03d      	beq.n	800b2ca <_scanf_i+0x15e>
 800b24e:	6831      	ldr	r1, [r6, #0]
 800b250:	6960      	ldr	r0, [r4, #20]
 800b252:	f891 c000 	ldrb.w	ip, [r1]
 800b256:	f810 000c 	ldrb.w	r0, [r0, ip]
 800b25a:	2800      	cmp	r0, #0
 800b25c:	d035      	beq.n	800b2ca <_scanf_i+0x15e>
 800b25e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800b262:	d124      	bne.n	800b2ae <_scanf_i+0x142>
 800b264:	0510      	lsls	r0, r2, #20
 800b266:	d522      	bpl.n	800b2ae <_scanf_i+0x142>
 800b268:	f10b 0b01 	add.w	fp, fp, #1
 800b26c:	f1b9 0f00 	cmp.w	r9, #0
 800b270:	d003      	beq.n	800b27a <_scanf_i+0x10e>
 800b272:	3301      	adds	r3, #1
 800b274:	f109 39ff 	add.w	r9, r9, #4294967295
 800b278:	60a3      	str	r3, [r4, #8]
 800b27a:	6873      	ldr	r3, [r6, #4]
 800b27c:	3b01      	subs	r3, #1
 800b27e:	2b00      	cmp	r3, #0
 800b280:	6073      	str	r3, [r6, #4]
 800b282:	dd1b      	ble.n	800b2bc <_scanf_i+0x150>
 800b284:	6833      	ldr	r3, [r6, #0]
 800b286:	3301      	adds	r3, #1
 800b288:	6033      	str	r3, [r6, #0]
 800b28a:	68a3      	ldr	r3, [r4, #8]
 800b28c:	3b01      	subs	r3, #1
 800b28e:	60a3      	str	r3, [r4, #8]
 800b290:	e7d9      	b.n	800b246 <_scanf_i+0xda>
 800b292:	f1bb 0f02 	cmp.w	fp, #2
 800b296:	d1ae      	bne.n	800b1f6 <_scanf_i+0x8a>
 800b298:	6822      	ldr	r2, [r4, #0]
 800b29a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800b29e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800b2a2:	d1bf      	bne.n	800b224 <_scanf_i+0xb8>
 800b2a4:	2310      	movs	r3, #16
 800b2a6:	6063      	str	r3, [r4, #4]
 800b2a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b2ac:	e7a2      	b.n	800b1f4 <_scanf_i+0x88>
 800b2ae:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800b2b2:	6022      	str	r2, [r4, #0]
 800b2b4:	780b      	ldrb	r3, [r1, #0]
 800b2b6:	f805 3b01 	strb.w	r3, [r5], #1
 800b2ba:	e7de      	b.n	800b27a <_scanf_i+0x10e>
 800b2bc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b2c0:	4631      	mov	r1, r6
 800b2c2:	4650      	mov	r0, sl
 800b2c4:	4798      	blx	r3
 800b2c6:	2800      	cmp	r0, #0
 800b2c8:	d0df      	beq.n	800b28a <_scanf_i+0x11e>
 800b2ca:	6823      	ldr	r3, [r4, #0]
 800b2cc:	05db      	lsls	r3, r3, #23
 800b2ce:	d50d      	bpl.n	800b2ec <_scanf_i+0x180>
 800b2d0:	42bd      	cmp	r5, r7
 800b2d2:	d909      	bls.n	800b2e8 <_scanf_i+0x17c>
 800b2d4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800b2d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b2dc:	4632      	mov	r2, r6
 800b2de:	4650      	mov	r0, sl
 800b2e0:	4798      	blx	r3
 800b2e2:	f105 39ff 	add.w	r9, r5, #4294967295
 800b2e6:	464d      	mov	r5, r9
 800b2e8:	42bd      	cmp	r5, r7
 800b2ea:	d02d      	beq.n	800b348 <_scanf_i+0x1dc>
 800b2ec:	6822      	ldr	r2, [r4, #0]
 800b2ee:	f012 0210 	ands.w	r2, r2, #16
 800b2f2:	d113      	bne.n	800b31c <_scanf_i+0x1b0>
 800b2f4:	702a      	strb	r2, [r5, #0]
 800b2f6:	6863      	ldr	r3, [r4, #4]
 800b2f8:	9e01      	ldr	r6, [sp, #4]
 800b2fa:	4639      	mov	r1, r7
 800b2fc:	4650      	mov	r0, sl
 800b2fe:	47b0      	blx	r6
 800b300:	6821      	ldr	r1, [r4, #0]
 800b302:	f8d8 3000 	ldr.w	r3, [r8]
 800b306:	f011 0f20 	tst.w	r1, #32
 800b30a:	d013      	beq.n	800b334 <_scanf_i+0x1c8>
 800b30c:	1d1a      	adds	r2, r3, #4
 800b30e:	f8c8 2000 	str.w	r2, [r8]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	6018      	str	r0, [r3, #0]
 800b316:	68e3      	ldr	r3, [r4, #12]
 800b318:	3301      	adds	r3, #1
 800b31a:	60e3      	str	r3, [r4, #12]
 800b31c:	1bed      	subs	r5, r5, r7
 800b31e:	44ab      	add	fp, r5
 800b320:	6925      	ldr	r5, [r4, #16]
 800b322:	445d      	add	r5, fp
 800b324:	6125      	str	r5, [r4, #16]
 800b326:	2000      	movs	r0, #0
 800b328:	b007      	add	sp, #28
 800b32a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b32e:	f04f 0b00 	mov.w	fp, #0
 800b332:	e7ca      	b.n	800b2ca <_scanf_i+0x15e>
 800b334:	1d1a      	adds	r2, r3, #4
 800b336:	f8c8 2000 	str.w	r2, [r8]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	f011 0f01 	tst.w	r1, #1
 800b340:	bf14      	ite	ne
 800b342:	8018      	strhne	r0, [r3, #0]
 800b344:	6018      	streq	r0, [r3, #0]
 800b346:	e7e6      	b.n	800b316 <_scanf_i+0x1aa>
 800b348:	2001      	movs	r0, #1
 800b34a:	e7ed      	b.n	800b328 <_scanf_i+0x1bc>
 800b34c:	0800bf74 	.word	0x0800bf74
 800b350:	0800b5fd 	.word	0x0800b5fd
 800b354:	0800b515 	.word	0x0800b515
 800b358:	0800cdde 	.word	0x0800cdde

0800b35c <_read_r>:
 800b35c:	b538      	push	{r3, r4, r5, lr}
 800b35e:	4d07      	ldr	r5, [pc, #28]	; (800b37c <_read_r+0x20>)
 800b360:	4604      	mov	r4, r0
 800b362:	4608      	mov	r0, r1
 800b364:	4611      	mov	r1, r2
 800b366:	2200      	movs	r2, #0
 800b368:	602a      	str	r2, [r5, #0]
 800b36a:	461a      	mov	r2, r3
 800b36c:	f7f6 ff96 	bl	800229c <_read>
 800b370:	1c43      	adds	r3, r0, #1
 800b372:	d102      	bne.n	800b37a <_read_r+0x1e>
 800b374:	682b      	ldr	r3, [r5, #0]
 800b376:	b103      	cbz	r3, 800b37a <_read_r+0x1e>
 800b378:	6023      	str	r3, [r4, #0]
 800b37a:	bd38      	pop	{r3, r4, r5, pc}
 800b37c:	20005180 	.word	0x20005180

0800b380 <_sbrk_r>:
 800b380:	b538      	push	{r3, r4, r5, lr}
 800b382:	4d06      	ldr	r5, [pc, #24]	; (800b39c <_sbrk_r+0x1c>)
 800b384:	2300      	movs	r3, #0
 800b386:	4604      	mov	r4, r0
 800b388:	4608      	mov	r0, r1
 800b38a:	602b      	str	r3, [r5, #0]
 800b38c:	f7f6 fff4 	bl	8002378 <_sbrk>
 800b390:	1c43      	adds	r3, r0, #1
 800b392:	d102      	bne.n	800b39a <_sbrk_r+0x1a>
 800b394:	682b      	ldr	r3, [r5, #0]
 800b396:	b103      	cbz	r3, 800b39a <_sbrk_r+0x1a>
 800b398:	6023      	str	r3, [r4, #0]
 800b39a:	bd38      	pop	{r3, r4, r5, pc}
 800b39c:	20005180 	.word	0x20005180

0800b3a0 <__sccl>:
 800b3a0:	b570      	push	{r4, r5, r6, lr}
 800b3a2:	780b      	ldrb	r3, [r1, #0]
 800b3a4:	4604      	mov	r4, r0
 800b3a6:	2b5e      	cmp	r3, #94	; 0x5e
 800b3a8:	bf0b      	itete	eq
 800b3aa:	784b      	ldrbeq	r3, [r1, #1]
 800b3ac:	1c48      	addne	r0, r1, #1
 800b3ae:	1c88      	addeq	r0, r1, #2
 800b3b0:	2200      	movne	r2, #0
 800b3b2:	bf08      	it	eq
 800b3b4:	2201      	moveq	r2, #1
 800b3b6:	1e61      	subs	r1, r4, #1
 800b3b8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800b3bc:	f801 2f01 	strb.w	r2, [r1, #1]!
 800b3c0:	42a9      	cmp	r1, r5
 800b3c2:	d1fb      	bne.n	800b3bc <__sccl+0x1c>
 800b3c4:	b90b      	cbnz	r3, 800b3ca <__sccl+0x2a>
 800b3c6:	3801      	subs	r0, #1
 800b3c8:	bd70      	pop	{r4, r5, r6, pc}
 800b3ca:	f082 0201 	eor.w	r2, r2, #1
 800b3ce:	54e2      	strb	r2, [r4, r3]
 800b3d0:	4605      	mov	r5, r0
 800b3d2:	4628      	mov	r0, r5
 800b3d4:	f810 1b01 	ldrb.w	r1, [r0], #1
 800b3d8:	292d      	cmp	r1, #45	; 0x2d
 800b3da:	d006      	beq.n	800b3ea <__sccl+0x4a>
 800b3dc:	295d      	cmp	r1, #93	; 0x5d
 800b3de:	d0f3      	beq.n	800b3c8 <__sccl+0x28>
 800b3e0:	b909      	cbnz	r1, 800b3e6 <__sccl+0x46>
 800b3e2:	4628      	mov	r0, r5
 800b3e4:	e7f0      	b.n	800b3c8 <__sccl+0x28>
 800b3e6:	460b      	mov	r3, r1
 800b3e8:	e7f1      	b.n	800b3ce <__sccl+0x2e>
 800b3ea:	786e      	ldrb	r6, [r5, #1]
 800b3ec:	2e5d      	cmp	r6, #93	; 0x5d
 800b3ee:	d0fa      	beq.n	800b3e6 <__sccl+0x46>
 800b3f0:	42b3      	cmp	r3, r6
 800b3f2:	dcf8      	bgt.n	800b3e6 <__sccl+0x46>
 800b3f4:	3502      	adds	r5, #2
 800b3f6:	4619      	mov	r1, r3
 800b3f8:	3101      	adds	r1, #1
 800b3fa:	428e      	cmp	r6, r1
 800b3fc:	5462      	strb	r2, [r4, r1]
 800b3fe:	dcfb      	bgt.n	800b3f8 <__sccl+0x58>
 800b400:	1af1      	subs	r1, r6, r3
 800b402:	3901      	subs	r1, #1
 800b404:	1c58      	adds	r0, r3, #1
 800b406:	42b3      	cmp	r3, r6
 800b408:	bfa8      	it	ge
 800b40a:	2100      	movge	r1, #0
 800b40c:	1843      	adds	r3, r0, r1
 800b40e:	e7e0      	b.n	800b3d2 <__sccl+0x32>

0800b410 <_strtol_l.constprop.0>:
 800b410:	2b01      	cmp	r3, #1
 800b412:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b416:	d001      	beq.n	800b41c <_strtol_l.constprop.0+0xc>
 800b418:	2b24      	cmp	r3, #36	; 0x24
 800b41a:	d906      	bls.n	800b42a <_strtol_l.constprop.0+0x1a>
 800b41c:	f7fd f8b6 	bl	800858c <__errno>
 800b420:	2316      	movs	r3, #22
 800b422:	6003      	str	r3, [r0, #0]
 800b424:	2000      	movs	r0, #0
 800b426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b42a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800b510 <_strtol_l.constprop.0+0x100>
 800b42e:	460d      	mov	r5, r1
 800b430:	462e      	mov	r6, r5
 800b432:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b436:	f814 700c 	ldrb.w	r7, [r4, ip]
 800b43a:	f017 0708 	ands.w	r7, r7, #8
 800b43e:	d1f7      	bne.n	800b430 <_strtol_l.constprop.0+0x20>
 800b440:	2c2d      	cmp	r4, #45	; 0x2d
 800b442:	d132      	bne.n	800b4aa <_strtol_l.constprop.0+0x9a>
 800b444:	782c      	ldrb	r4, [r5, #0]
 800b446:	2701      	movs	r7, #1
 800b448:	1cb5      	adds	r5, r6, #2
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d05b      	beq.n	800b506 <_strtol_l.constprop.0+0xf6>
 800b44e:	2b10      	cmp	r3, #16
 800b450:	d109      	bne.n	800b466 <_strtol_l.constprop.0+0x56>
 800b452:	2c30      	cmp	r4, #48	; 0x30
 800b454:	d107      	bne.n	800b466 <_strtol_l.constprop.0+0x56>
 800b456:	782c      	ldrb	r4, [r5, #0]
 800b458:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b45c:	2c58      	cmp	r4, #88	; 0x58
 800b45e:	d14d      	bne.n	800b4fc <_strtol_l.constprop.0+0xec>
 800b460:	786c      	ldrb	r4, [r5, #1]
 800b462:	2310      	movs	r3, #16
 800b464:	3502      	adds	r5, #2
 800b466:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800b46a:	f108 38ff 	add.w	r8, r8, #4294967295
 800b46e:	f04f 0c00 	mov.w	ip, #0
 800b472:	fbb8 f9f3 	udiv	r9, r8, r3
 800b476:	4666      	mov	r6, ip
 800b478:	fb03 8a19 	mls	sl, r3, r9, r8
 800b47c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800b480:	f1be 0f09 	cmp.w	lr, #9
 800b484:	d816      	bhi.n	800b4b4 <_strtol_l.constprop.0+0xa4>
 800b486:	4674      	mov	r4, lr
 800b488:	42a3      	cmp	r3, r4
 800b48a:	dd24      	ble.n	800b4d6 <_strtol_l.constprop.0+0xc6>
 800b48c:	f1bc 0f00 	cmp.w	ip, #0
 800b490:	db1e      	blt.n	800b4d0 <_strtol_l.constprop.0+0xc0>
 800b492:	45b1      	cmp	r9, r6
 800b494:	d31c      	bcc.n	800b4d0 <_strtol_l.constprop.0+0xc0>
 800b496:	d101      	bne.n	800b49c <_strtol_l.constprop.0+0x8c>
 800b498:	45a2      	cmp	sl, r4
 800b49a:	db19      	blt.n	800b4d0 <_strtol_l.constprop.0+0xc0>
 800b49c:	fb06 4603 	mla	r6, r6, r3, r4
 800b4a0:	f04f 0c01 	mov.w	ip, #1
 800b4a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b4a8:	e7e8      	b.n	800b47c <_strtol_l.constprop.0+0x6c>
 800b4aa:	2c2b      	cmp	r4, #43	; 0x2b
 800b4ac:	bf04      	itt	eq
 800b4ae:	782c      	ldrbeq	r4, [r5, #0]
 800b4b0:	1cb5      	addeq	r5, r6, #2
 800b4b2:	e7ca      	b.n	800b44a <_strtol_l.constprop.0+0x3a>
 800b4b4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800b4b8:	f1be 0f19 	cmp.w	lr, #25
 800b4bc:	d801      	bhi.n	800b4c2 <_strtol_l.constprop.0+0xb2>
 800b4be:	3c37      	subs	r4, #55	; 0x37
 800b4c0:	e7e2      	b.n	800b488 <_strtol_l.constprop.0+0x78>
 800b4c2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800b4c6:	f1be 0f19 	cmp.w	lr, #25
 800b4ca:	d804      	bhi.n	800b4d6 <_strtol_l.constprop.0+0xc6>
 800b4cc:	3c57      	subs	r4, #87	; 0x57
 800b4ce:	e7db      	b.n	800b488 <_strtol_l.constprop.0+0x78>
 800b4d0:	f04f 3cff 	mov.w	ip, #4294967295
 800b4d4:	e7e6      	b.n	800b4a4 <_strtol_l.constprop.0+0x94>
 800b4d6:	f1bc 0f00 	cmp.w	ip, #0
 800b4da:	da05      	bge.n	800b4e8 <_strtol_l.constprop.0+0xd8>
 800b4dc:	2322      	movs	r3, #34	; 0x22
 800b4de:	6003      	str	r3, [r0, #0]
 800b4e0:	4646      	mov	r6, r8
 800b4e2:	b942      	cbnz	r2, 800b4f6 <_strtol_l.constprop.0+0xe6>
 800b4e4:	4630      	mov	r0, r6
 800b4e6:	e79e      	b.n	800b426 <_strtol_l.constprop.0+0x16>
 800b4e8:	b107      	cbz	r7, 800b4ec <_strtol_l.constprop.0+0xdc>
 800b4ea:	4276      	negs	r6, r6
 800b4ec:	2a00      	cmp	r2, #0
 800b4ee:	d0f9      	beq.n	800b4e4 <_strtol_l.constprop.0+0xd4>
 800b4f0:	f1bc 0f00 	cmp.w	ip, #0
 800b4f4:	d000      	beq.n	800b4f8 <_strtol_l.constprop.0+0xe8>
 800b4f6:	1e69      	subs	r1, r5, #1
 800b4f8:	6011      	str	r1, [r2, #0]
 800b4fa:	e7f3      	b.n	800b4e4 <_strtol_l.constprop.0+0xd4>
 800b4fc:	2430      	movs	r4, #48	; 0x30
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d1b1      	bne.n	800b466 <_strtol_l.constprop.0+0x56>
 800b502:	2308      	movs	r3, #8
 800b504:	e7af      	b.n	800b466 <_strtol_l.constprop.0+0x56>
 800b506:	2c30      	cmp	r4, #48	; 0x30
 800b508:	d0a5      	beq.n	800b456 <_strtol_l.constprop.0+0x46>
 800b50a:	230a      	movs	r3, #10
 800b50c:	e7ab      	b.n	800b466 <_strtol_l.constprop.0+0x56>
 800b50e:	bf00      	nop
 800b510:	0800cde1 	.word	0x0800cde1

0800b514 <_strtol_r>:
 800b514:	f7ff bf7c 	b.w	800b410 <_strtol_l.constprop.0>

0800b518 <_strtoul_l.constprop.0>:
 800b518:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b51c:	4f36      	ldr	r7, [pc, #216]	; (800b5f8 <_strtoul_l.constprop.0+0xe0>)
 800b51e:	4686      	mov	lr, r0
 800b520:	460d      	mov	r5, r1
 800b522:	4628      	mov	r0, r5
 800b524:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b528:	5de6      	ldrb	r6, [r4, r7]
 800b52a:	f016 0608 	ands.w	r6, r6, #8
 800b52e:	d1f8      	bne.n	800b522 <_strtoul_l.constprop.0+0xa>
 800b530:	2c2d      	cmp	r4, #45	; 0x2d
 800b532:	d12f      	bne.n	800b594 <_strtoul_l.constprop.0+0x7c>
 800b534:	782c      	ldrb	r4, [r5, #0]
 800b536:	2601      	movs	r6, #1
 800b538:	1c85      	adds	r5, r0, #2
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d057      	beq.n	800b5ee <_strtoul_l.constprop.0+0xd6>
 800b53e:	2b10      	cmp	r3, #16
 800b540:	d109      	bne.n	800b556 <_strtoul_l.constprop.0+0x3e>
 800b542:	2c30      	cmp	r4, #48	; 0x30
 800b544:	d107      	bne.n	800b556 <_strtoul_l.constprop.0+0x3e>
 800b546:	7828      	ldrb	r0, [r5, #0]
 800b548:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b54c:	2858      	cmp	r0, #88	; 0x58
 800b54e:	d149      	bne.n	800b5e4 <_strtoul_l.constprop.0+0xcc>
 800b550:	786c      	ldrb	r4, [r5, #1]
 800b552:	2310      	movs	r3, #16
 800b554:	3502      	adds	r5, #2
 800b556:	f04f 38ff 	mov.w	r8, #4294967295
 800b55a:	2700      	movs	r7, #0
 800b55c:	fbb8 f8f3 	udiv	r8, r8, r3
 800b560:	fb03 f908 	mul.w	r9, r3, r8
 800b564:	ea6f 0909 	mvn.w	r9, r9
 800b568:	4638      	mov	r0, r7
 800b56a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b56e:	f1bc 0f09 	cmp.w	ip, #9
 800b572:	d814      	bhi.n	800b59e <_strtoul_l.constprop.0+0x86>
 800b574:	4664      	mov	r4, ip
 800b576:	42a3      	cmp	r3, r4
 800b578:	dd22      	ble.n	800b5c0 <_strtoul_l.constprop.0+0xa8>
 800b57a:	2f00      	cmp	r7, #0
 800b57c:	db1d      	blt.n	800b5ba <_strtoul_l.constprop.0+0xa2>
 800b57e:	4580      	cmp	r8, r0
 800b580:	d31b      	bcc.n	800b5ba <_strtoul_l.constprop.0+0xa2>
 800b582:	d101      	bne.n	800b588 <_strtoul_l.constprop.0+0x70>
 800b584:	45a1      	cmp	r9, r4
 800b586:	db18      	blt.n	800b5ba <_strtoul_l.constprop.0+0xa2>
 800b588:	fb00 4003 	mla	r0, r0, r3, r4
 800b58c:	2701      	movs	r7, #1
 800b58e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b592:	e7ea      	b.n	800b56a <_strtoul_l.constprop.0+0x52>
 800b594:	2c2b      	cmp	r4, #43	; 0x2b
 800b596:	bf04      	itt	eq
 800b598:	782c      	ldrbeq	r4, [r5, #0]
 800b59a:	1c85      	addeq	r5, r0, #2
 800b59c:	e7cd      	b.n	800b53a <_strtoul_l.constprop.0+0x22>
 800b59e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b5a2:	f1bc 0f19 	cmp.w	ip, #25
 800b5a6:	d801      	bhi.n	800b5ac <_strtoul_l.constprop.0+0x94>
 800b5a8:	3c37      	subs	r4, #55	; 0x37
 800b5aa:	e7e4      	b.n	800b576 <_strtoul_l.constprop.0+0x5e>
 800b5ac:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b5b0:	f1bc 0f19 	cmp.w	ip, #25
 800b5b4:	d804      	bhi.n	800b5c0 <_strtoul_l.constprop.0+0xa8>
 800b5b6:	3c57      	subs	r4, #87	; 0x57
 800b5b8:	e7dd      	b.n	800b576 <_strtoul_l.constprop.0+0x5e>
 800b5ba:	f04f 37ff 	mov.w	r7, #4294967295
 800b5be:	e7e6      	b.n	800b58e <_strtoul_l.constprop.0+0x76>
 800b5c0:	2f00      	cmp	r7, #0
 800b5c2:	da07      	bge.n	800b5d4 <_strtoul_l.constprop.0+0xbc>
 800b5c4:	2322      	movs	r3, #34	; 0x22
 800b5c6:	f8ce 3000 	str.w	r3, [lr]
 800b5ca:	f04f 30ff 	mov.w	r0, #4294967295
 800b5ce:	b932      	cbnz	r2, 800b5de <_strtoul_l.constprop.0+0xc6>
 800b5d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b5d4:	b106      	cbz	r6, 800b5d8 <_strtoul_l.constprop.0+0xc0>
 800b5d6:	4240      	negs	r0, r0
 800b5d8:	2a00      	cmp	r2, #0
 800b5da:	d0f9      	beq.n	800b5d0 <_strtoul_l.constprop.0+0xb8>
 800b5dc:	b107      	cbz	r7, 800b5e0 <_strtoul_l.constprop.0+0xc8>
 800b5de:	1e69      	subs	r1, r5, #1
 800b5e0:	6011      	str	r1, [r2, #0]
 800b5e2:	e7f5      	b.n	800b5d0 <_strtoul_l.constprop.0+0xb8>
 800b5e4:	2430      	movs	r4, #48	; 0x30
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d1b5      	bne.n	800b556 <_strtoul_l.constprop.0+0x3e>
 800b5ea:	2308      	movs	r3, #8
 800b5ec:	e7b3      	b.n	800b556 <_strtoul_l.constprop.0+0x3e>
 800b5ee:	2c30      	cmp	r4, #48	; 0x30
 800b5f0:	d0a9      	beq.n	800b546 <_strtoul_l.constprop.0+0x2e>
 800b5f2:	230a      	movs	r3, #10
 800b5f4:	e7af      	b.n	800b556 <_strtoul_l.constprop.0+0x3e>
 800b5f6:	bf00      	nop
 800b5f8:	0800cde1 	.word	0x0800cde1

0800b5fc <_strtoul_r>:
 800b5fc:	f7ff bf8c 	b.w	800b518 <_strtoul_l.constprop.0>

0800b600 <__submore>:
 800b600:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b604:	460c      	mov	r4, r1
 800b606:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b608:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b60c:	4299      	cmp	r1, r3
 800b60e:	d11d      	bne.n	800b64c <__submore+0x4c>
 800b610:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b614:	f7ff f854 	bl	800a6c0 <_malloc_r>
 800b618:	b918      	cbnz	r0, 800b622 <__submore+0x22>
 800b61a:	f04f 30ff 	mov.w	r0, #4294967295
 800b61e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b622:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b626:	63a3      	str	r3, [r4, #56]	; 0x38
 800b628:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800b62c:	6360      	str	r0, [r4, #52]	; 0x34
 800b62e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800b632:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800b636:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800b63a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b63e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800b642:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800b646:	6020      	str	r0, [r4, #0]
 800b648:	2000      	movs	r0, #0
 800b64a:	e7e8      	b.n	800b61e <__submore+0x1e>
 800b64c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800b64e:	0077      	lsls	r7, r6, #1
 800b650:	463a      	mov	r2, r7
 800b652:	f000 fb2f 	bl	800bcb4 <_realloc_r>
 800b656:	4605      	mov	r5, r0
 800b658:	2800      	cmp	r0, #0
 800b65a:	d0de      	beq.n	800b61a <__submore+0x1a>
 800b65c:	eb00 0806 	add.w	r8, r0, r6
 800b660:	4601      	mov	r1, r0
 800b662:	4632      	mov	r2, r6
 800b664:	4640      	mov	r0, r8
 800b666:	f7fc ffbb 	bl	80085e0 <memcpy>
 800b66a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800b66e:	f8c4 8000 	str.w	r8, [r4]
 800b672:	e7e9      	b.n	800b648 <__submore+0x48>

0800b674 <__swbuf_r>:
 800b674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b676:	460e      	mov	r6, r1
 800b678:	4614      	mov	r4, r2
 800b67a:	4605      	mov	r5, r0
 800b67c:	b118      	cbz	r0, 800b686 <__swbuf_r+0x12>
 800b67e:	6983      	ldr	r3, [r0, #24]
 800b680:	b90b      	cbnz	r3, 800b686 <__swbuf_r+0x12>
 800b682:	f000 f9d9 	bl	800ba38 <__sinit>
 800b686:	4b21      	ldr	r3, [pc, #132]	; (800b70c <__swbuf_r+0x98>)
 800b688:	429c      	cmp	r4, r3
 800b68a:	d12b      	bne.n	800b6e4 <__swbuf_r+0x70>
 800b68c:	686c      	ldr	r4, [r5, #4]
 800b68e:	69a3      	ldr	r3, [r4, #24]
 800b690:	60a3      	str	r3, [r4, #8]
 800b692:	89a3      	ldrh	r3, [r4, #12]
 800b694:	071a      	lsls	r2, r3, #28
 800b696:	d52f      	bpl.n	800b6f8 <__swbuf_r+0x84>
 800b698:	6923      	ldr	r3, [r4, #16]
 800b69a:	b36b      	cbz	r3, 800b6f8 <__swbuf_r+0x84>
 800b69c:	6923      	ldr	r3, [r4, #16]
 800b69e:	6820      	ldr	r0, [r4, #0]
 800b6a0:	1ac0      	subs	r0, r0, r3
 800b6a2:	6963      	ldr	r3, [r4, #20]
 800b6a4:	b2f6      	uxtb	r6, r6
 800b6a6:	4283      	cmp	r3, r0
 800b6a8:	4637      	mov	r7, r6
 800b6aa:	dc04      	bgt.n	800b6b6 <__swbuf_r+0x42>
 800b6ac:	4621      	mov	r1, r4
 800b6ae:	4628      	mov	r0, r5
 800b6b0:	f000 f92e 	bl	800b910 <_fflush_r>
 800b6b4:	bb30      	cbnz	r0, 800b704 <__swbuf_r+0x90>
 800b6b6:	68a3      	ldr	r3, [r4, #8]
 800b6b8:	3b01      	subs	r3, #1
 800b6ba:	60a3      	str	r3, [r4, #8]
 800b6bc:	6823      	ldr	r3, [r4, #0]
 800b6be:	1c5a      	adds	r2, r3, #1
 800b6c0:	6022      	str	r2, [r4, #0]
 800b6c2:	701e      	strb	r6, [r3, #0]
 800b6c4:	6963      	ldr	r3, [r4, #20]
 800b6c6:	3001      	adds	r0, #1
 800b6c8:	4283      	cmp	r3, r0
 800b6ca:	d004      	beq.n	800b6d6 <__swbuf_r+0x62>
 800b6cc:	89a3      	ldrh	r3, [r4, #12]
 800b6ce:	07db      	lsls	r3, r3, #31
 800b6d0:	d506      	bpl.n	800b6e0 <__swbuf_r+0x6c>
 800b6d2:	2e0a      	cmp	r6, #10
 800b6d4:	d104      	bne.n	800b6e0 <__swbuf_r+0x6c>
 800b6d6:	4621      	mov	r1, r4
 800b6d8:	4628      	mov	r0, r5
 800b6da:	f000 f919 	bl	800b910 <_fflush_r>
 800b6de:	b988      	cbnz	r0, 800b704 <__swbuf_r+0x90>
 800b6e0:	4638      	mov	r0, r7
 800b6e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6e4:	4b0a      	ldr	r3, [pc, #40]	; (800b710 <__swbuf_r+0x9c>)
 800b6e6:	429c      	cmp	r4, r3
 800b6e8:	d101      	bne.n	800b6ee <__swbuf_r+0x7a>
 800b6ea:	68ac      	ldr	r4, [r5, #8]
 800b6ec:	e7cf      	b.n	800b68e <__swbuf_r+0x1a>
 800b6ee:	4b09      	ldr	r3, [pc, #36]	; (800b714 <__swbuf_r+0xa0>)
 800b6f0:	429c      	cmp	r4, r3
 800b6f2:	bf08      	it	eq
 800b6f4:	68ec      	ldreq	r4, [r5, #12]
 800b6f6:	e7ca      	b.n	800b68e <__swbuf_r+0x1a>
 800b6f8:	4621      	mov	r1, r4
 800b6fa:	4628      	mov	r0, r5
 800b6fc:	f000 f80c 	bl	800b718 <__swsetup_r>
 800b700:	2800      	cmp	r0, #0
 800b702:	d0cb      	beq.n	800b69c <__swbuf_r+0x28>
 800b704:	f04f 37ff 	mov.w	r7, #4294967295
 800b708:	e7ea      	b.n	800b6e0 <__swbuf_r+0x6c>
 800b70a:	bf00      	nop
 800b70c:	0800cf04 	.word	0x0800cf04
 800b710:	0800cf24 	.word	0x0800cf24
 800b714:	0800cee4 	.word	0x0800cee4

0800b718 <__swsetup_r>:
 800b718:	4b32      	ldr	r3, [pc, #200]	; (800b7e4 <__swsetup_r+0xcc>)
 800b71a:	b570      	push	{r4, r5, r6, lr}
 800b71c:	681d      	ldr	r5, [r3, #0]
 800b71e:	4606      	mov	r6, r0
 800b720:	460c      	mov	r4, r1
 800b722:	b125      	cbz	r5, 800b72e <__swsetup_r+0x16>
 800b724:	69ab      	ldr	r3, [r5, #24]
 800b726:	b913      	cbnz	r3, 800b72e <__swsetup_r+0x16>
 800b728:	4628      	mov	r0, r5
 800b72a:	f000 f985 	bl	800ba38 <__sinit>
 800b72e:	4b2e      	ldr	r3, [pc, #184]	; (800b7e8 <__swsetup_r+0xd0>)
 800b730:	429c      	cmp	r4, r3
 800b732:	d10f      	bne.n	800b754 <__swsetup_r+0x3c>
 800b734:	686c      	ldr	r4, [r5, #4]
 800b736:	89a3      	ldrh	r3, [r4, #12]
 800b738:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b73c:	0719      	lsls	r1, r3, #28
 800b73e:	d42c      	bmi.n	800b79a <__swsetup_r+0x82>
 800b740:	06dd      	lsls	r5, r3, #27
 800b742:	d411      	bmi.n	800b768 <__swsetup_r+0x50>
 800b744:	2309      	movs	r3, #9
 800b746:	6033      	str	r3, [r6, #0]
 800b748:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b74c:	81a3      	strh	r3, [r4, #12]
 800b74e:	f04f 30ff 	mov.w	r0, #4294967295
 800b752:	e03e      	b.n	800b7d2 <__swsetup_r+0xba>
 800b754:	4b25      	ldr	r3, [pc, #148]	; (800b7ec <__swsetup_r+0xd4>)
 800b756:	429c      	cmp	r4, r3
 800b758:	d101      	bne.n	800b75e <__swsetup_r+0x46>
 800b75a:	68ac      	ldr	r4, [r5, #8]
 800b75c:	e7eb      	b.n	800b736 <__swsetup_r+0x1e>
 800b75e:	4b24      	ldr	r3, [pc, #144]	; (800b7f0 <__swsetup_r+0xd8>)
 800b760:	429c      	cmp	r4, r3
 800b762:	bf08      	it	eq
 800b764:	68ec      	ldreq	r4, [r5, #12]
 800b766:	e7e6      	b.n	800b736 <__swsetup_r+0x1e>
 800b768:	0758      	lsls	r0, r3, #29
 800b76a:	d512      	bpl.n	800b792 <__swsetup_r+0x7a>
 800b76c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b76e:	b141      	cbz	r1, 800b782 <__swsetup_r+0x6a>
 800b770:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b774:	4299      	cmp	r1, r3
 800b776:	d002      	beq.n	800b77e <__swsetup_r+0x66>
 800b778:	4630      	mov	r0, r6
 800b77a:	f7fe ff35 	bl	800a5e8 <_free_r>
 800b77e:	2300      	movs	r3, #0
 800b780:	6363      	str	r3, [r4, #52]	; 0x34
 800b782:	89a3      	ldrh	r3, [r4, #12]
 800b784:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b788:	81a3      	strh	r3, [r4, #12]
 800b78a:	2300      	movs	r3, #0
 800b78c:	6063      	str	r3, [r4, #4]
 800b78e:	6923      	ldr	r3, [r4, #16]
 800b790:	6023      	str	r3, [r4, #0]
 800b792:	89a3      	ldrh	r3, [r4, #12]
 800b794:	f043 0308 	orr.w	r3, r3, #8
 800b798:	81a3      	strh	r3, [r4, #12]
 800b79a:	6923      	ldr	r3, [r4, #16]
 800b79c:	b94b      	cbnz	r3, 800b7b2 <__swsetup_r+0x9a>
 800b79e:	89a3      	ldrh	r3, [r4, #12]
 800b7a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b7a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b7a8:	d003      	beq.n	800b7b2 <__swsetup_r+0x9a>
 800b7aa:	4621      	mov	r1, r4
 800b7ac:	4630      	mov	r0, r6
 800b7ae:	f000 fa09 	bl	800bbc4 <__smakebuf_r>
 800b7b2:	89a0      	ldrh	r0, [r4, #12]
 800b7b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b7b8:	f010 0301 	ands.w	r3, r0, #1
 800b7bc:	d00a      	beq.n	800b7d4 <__swsetup_r+0xbc>
 800b7be:	2300      	movs	r3, #0
 800b7c0:	60a3      	str	r3, [r4, #8]
 800b7c2:	6963      	ldr	r3, [r4, #20]
 800b7c4:	425b      	negs	r3, r3
 800b7c6:	61a3      	str	r3, [r4, #24]
 800b7c8:	6923      	ldr	r3, [r4, #16]
 800b7ca:	b943      	cbnz	r3, 800b7de <__swsetup_r+0xc6>
 800b7cc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b7d0:	d1ba      	bne.n	800b748 <__swsetup_r+0x30>
 800b7d2:	bd70      	pop	{r4, r5, r6, pc}
 800b7d4:	0781      	lsls	r1, r0, #30
 800b7d6:	bf58      	it	pl
 800b7d8:	6963      	ldrpl	r3, [r4, #20]
 800b7da:	60a3      	str	r3, [r4, #8]
 800b7dc:	e7f4      	b.n	800b7c8 <__swsetup_r+0xb0>
 800b7de:	2000      	movs	r0, #0
 800b7e0:	e7f7      	b.n	800b7d2 <__swsetup_r+0xba>
 800b7e2:	bf00      	nop
 800b7e4:	2000001c 	.word	0x2000001c
 800b7e8:	0800cf04 	.word	0x0800cf04
 800b7ec:	0800cf24 	.word	0x0800cf24
 800b7f0:	0800cee4 	.word	0x0800cee4

0800b7f4 <abort>:
 800b7f4:	b508      	push	{r3, lr}
 800b7f6:	2006      	movs	r0, #6
 800b7f8:	f000 fab4 	bl	800bd64 <raise>
 800b7fc:	2001      	movs	r0, #1
 800b7fe:	f7f6 fd43 	bl	8002288 <_exit>
	...

0800b804 <__sflush_r>:
 800b804:	898a      	ldrh	r2, [r1, #12]
 800b806:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b80a:	4605      	mov	r5, r0
 800b80c:	0710      	lsls	r0, r2, #28
 800b80e:	460c      	mov	r4, r1
 800b810:	d458      	bmi.n	800b8c4 <__sflush_r+0xc0>
 800b812:	684b      	ldr	r3, [r1, #4]
 800b814:	2b00      	cmp	r3, #0
 800b816:	dc05      	bgt.n	800b824 <__sflush_r+0x20>
 800b818:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	dc02      	bgt.n	800b824 <__sflush_r+0x20>
 800b81e:	2000      	movs	r0, #0
 800b820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b824:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b826:	2e00      	cmp	r6, #0
 800b828:	d0f9      	beq.n	800b81e <__sflush_r+0x1a>
 800b82a:	2300      	movs	r3, #0
 800b82c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b830:	682f      	ldr	r7, [r5, #0]
 800b832:	602b      	str	r3, [r5, #0]
 800b834:	d032      	beq.n	800b89c <__sflush_r+0x98>
 800b836:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b838:	89a3      	ldrh	r3, [r4, #12]
 800b83a:	075a      	lsls	r2, r3, #29
 800b83c:	d505      	bpl.n	800b84a <__sflush_r+0x46>
 800b83e:	6863      	ldr	r3, [r4, #4]
 800b840:	1ac0      	subs	r0, r0, r3
 800b842:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b844:	b10b      	cbz	r3, 800b84a <__sflush_r+0x46>
 800b846:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b848:	1ac0      	subs	r0, r0, r3
 800b84a:	2300      	movs	r3, #0
 800b84c:	4602      	mov	r2, r0
 800b84e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b850:	6a21      	ldr	r1, [r4, #32]
 800b852:	4628      	mov	r0, r5
 800b854:	47b0      	blx	r6
 800b856:	1c43      	adds	r3, r0, #1
 800b858:	89a3      	ldrh	r3, [r4, #12]
 800b85a:	d106      	bne.n	800b86a <__sflush_r+0x66>
 800b85c:	6829      	ldr	r1, [r5, #0]
 800b85e:	291d      	cmp	r1, #29
 800b860:	d82c      	bhi.n	800b8bc <__sflush_r+0xb8>
 800b862:	4a2a      	ldr	r2, [pc, #168]	; (800b90c <__sflush_r+0x108>)
 800b864:	40ca      	lsrs	r2, r1
 800b866:	07d6      	lsls	r6, r2, #31
 800b868:	d528      	bpl.n	800b8bc <__sflush_r+0xb8>
 800b86a:	2200      	movs	r2, #0
 800b86c:	6062      	str	r2, [r4, #4]
 800b86e:	04d9      	lsls	r1, r3, #19
 800b870:	6922      	ldr	r2, [r4, #16]
 800b872:	6022      	str	r2, [r4, #0]
 800b874:	d504      	bpl.n	800b880 <__sflush_r+0x7c>
 800b876:	1c42      	adds	r2, r0, #1
 800b878:	d101      	bne.n	800b87e <__sflush_r+0x7a>
 800b87a:	682b      	ldr	r3, [r5, #0]
 800b87c:	b903      	cbnz	r3, 800b880 <__sflush_r+0x7c>
 800b87e:	6560      	str	r0, [r4, #84]	; 0x54
 800b880:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b882:	602f      	str	r7, [r5, #0]
 800b884:	2900      	cmp	r1, #0
 800b886:	d0ca      	beq.n	800b81e <__sflush_r+0x1a>
 800b888:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b88c:	4299      	cmp	r1, r3
 800b88e:	d002      	beq.n	800b896 <__sflush_r+0x92>
 800b890:	4628      	mov	r0, r5
 800b892:	f7fe fea9 	bl	800a5e8 <_free_r>
 800b896:	2000      	movs	r0, #0
 800b898:	6360      	str	r0, [r4, #52]	; 0x34
 800b89a:	e7c1      	b.n	800b820 <__sflush_r+0x1c>
 800b89c:	6a21      	ldr	r1, [r4, #32]
 800b89e:	2301      	movs	r3, #1
 800b8a0:	4628      	mov	r0, r5
 800b8a2:	47b0      	blx	r6
 800b8a4:	1c41      	adds	r1, r0, #1
 800b8a6:	d1c7      	bne.n	800b838 <__sflush_r+0x34>
 800b8a8:	682b      	ldr	r3, [r5, #0]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d0c4      	beq.n	800b838 <__sflush_r+0x34>
 800b8ae:	2b1d      	cmp	r3, #29
 800b8b0:	d001      	beq.n	800b8b6 <__sflush_r+0xb2>
 800b8b2:	2b16      	cmp	r3, #22
 800b8b4:	d101      	bne.n	800b8ba <__sflush_r+0xb6>
 800b8b6:	602f      	str	r7, [r5, #0]
 800b8b8:	e7b1      	b.n	800b81e <__sflush_r+0x1a>
 800b8ba:	89a3      	ldrh	r3, [r4, #12]
 800b8bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b8c0:	81a3      	strh	r3, [r4, #12]
 800b8c2:	e7ad      	b.n	800b820 <__sflush_r+0x1c>
 800b8c4:	690f      	ldr	r7, [r1, #16]
 800b8c6:	2f00      	cmp	r7, #0
 800b8c8:	d0a9      	beq.n	800b81e <__sflush_r+0x1a>
 800b8ca:	0793      	lsls	r3, r2, #30
 800b8cc:	680e      	ldr	r6, [r1, #0]
 800b8ce:	bf08      	it	eq
 800b8d0:	694b      	ldreq	r3, [r1, #20]
 800b8d2:	600f      	str	r7, [r1, #0]
 800b8d4:	bf18      	it	ne
 800b8d6:	2300      	movne	r3, #0
 800b8d8:	eba6 0807 	sub.w	r8, r6, r7
 800b8dc:	608b      	str	r3, [r1, #8]
 800b8de:	f1b8 0f00 	cmp.w	r8, #0
 800b8e2:	dd9c      	ble.n	800b81e <__sflush_r+0x1a>
 800b8e4:	6a21      	ldr	r1, [r4, #32]
 800b8e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b8e8:	4643      	mov	r3, r8
 800b8ea:	463a      	mov	r2, r7
 800b8ec:	4628      	mov	r0, r5
 800b8ee:	47b0      	blx	r6
 800b8f0:	2800      	cmp	r0, #0
 800b8f2:	dc06      	bgt.n	800b902 <__sflush_r+0xfe>
 800b8f4:	89a3      	ldrh	r3, [r4, #12]
 800b8f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b8fa:	81a3      	strh	r3, [r4, #12]
 800b8fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b900:	e78e      	b.n	800b820 <__sflush_r+0x1c>
 800b902:	4407      	add	r7, r0
 800b904:	eba8 0800 	sub.w	r8, r8, r0
 800b908:	e7e9      	b.n	800b8de <__sflush_r+0xda>
 800b90a:	bf00      	nop
 800b90c:	20400001 	.word	0x20400001

0800b910 <_fflush_r>:
 800b910:	b538      	push	{r3, r4, r5, lr}
 800b912:	690b      	ldr	r3, [r1, #16]
 800b914:	4605      	mov	r5, r0
 800b916:	460c      	mov	r4, r1
 800b918:	b913      	cbnz	r3, 800b920 <_fflush_r+0x10>
 800b91a:	2500      	movs	r5, #0
 800b91c:	4628      	mov	r0, r5
 800b91e:	bd38      	pop	{r3, r4, r5, pc}
 800b920:	b118      	cbz	r0, 800b92a <_fflush_r+0x1a>
 800b922:	6983      	ldr	r3, [r0, #24]
 800b924:	b90b      	cbnz	r3, 800b92a <_fflush_r+0x1a>
 800b926:	f000 f887 	bl	800ba38 <__sinit>
 800b92a:	4b14      	ldr	r3, [pc, #80]	; (800b97c <_fflush_r+0x6c>)
 800b92c:	429c      	cmp	r4, r3
 800b92e:	d11b      	bne.n	800b968 <_fflush_r+0x58>
 800b930:	686c      	ldr	r4, [r5, #4]
 800b932:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d0ef      	beq.n	800b91a <_fflush_r+0xa>
 800b93a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b93c:	07d0      	lsls	r0, r2, #31
 800b93e:	d404      	bmi.n	800b94a <_fflush_r+0x3a>
 800b940:	0599      	lsls	r1, r3, #22
 800b942:	d402      	bmi.n	800b94a <_fflush_r+0x3a>
 800b944:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b946:	f000 f915 	bl	800bb74 <__retarget_lock_acquire_recursive>
 800b94a:	4628      	mov	r0, r5
 800b94c:	4621      	mov	r1, r4
 800b94e:	f7ff ff59 	bl	800b804 <__sflush_r>
 800b952:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b954:	07da      	lsls	r2, r3, #31
 800b956:	4605      	mov	r5, r0
 800b958:	d4e0      	bmi.n	800b91c <_fflush_r+0xc>
 800b95a:	89a3      	ldrh	r3, [r4, #12]
 800b95c:	059b      	lsls	r3, r3, #22
 800b95e:	d4dd      	bmi.n	800b91c <_fflush_r+0xc>
 800b960:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b962:	f000 f908 	bl	800bb76 <__retarget_lock_release_recursive>
 800b966:	e7d9      	b.n	800b91c <_fflush_r+0xc>
 800b968:	4b05      	ldr	r3, [pc, #20]	; (800b980 <_fflush_r+0x70>)
 800b96a:	429c      	cmp	r4, r3
 800b96c:	d101      	bne.n	800b972 <_fflush_r+0x62>
 800b96e:	68ac      	ldr	r4, [r5, #8]
 800b970:	e7df      	b.n	800b932 <_fflush_r+0x22>
 800b972:	4b04      	ldr	r3, [pc, #16]	; (800b984 <_fflush_r+0x74>)
 800b974:	429c      	cmp	r4, r3
 800b976:	bf08      	it	eq
 800b978:	68ec      	ldreq	r4, [r5, #12]
 800b97a:	e7da      	b.n	800b932 <_fflush_r+0x22>
 800b97c:	0800cf04 	.word	0x0800cf04
 800b980:	0800cf24 	.word	0x0800cf24
 800b984:	0800cee4 	.word	0x0800cee4

0800b988 <std>:
 800b988:	2300      	movs	r3, #0
 800b98a:	b510      	push	{r4, lr}
 800b98c:	4604      	mov	r4, r0
 800b98e:	e9c0 3300 	strd	r3, r3, [r0]
 800b992:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b996:	6083      	str	r3, [r0, #8]
 800b998:	8181      	strh	r1, [r0, #12]
 800b99a:	6643      	str	r3, [r0, #100]	; 0x64
 800b99c:	81c2      	strh	r2, [r0, #14]
 800b99e:	6183      	str	r3, [r0, #24]
 800b9a0:	4619      	mov	r1, r3
 800b9a2:	2208      	movs	r2, #8
 800b9a4:	305c      	adds	r0, #92	; 0x5c
 800b9a6:	f7fc fe29 	bl	80085fc <memset>
 800b9aa:	4b05      	ldr	r3, [pc, #20]	; (800b9c0 <std+0x38>)
 800b9ac:	6263      	str	r3, [r4, #36]	; 0x24
 800b9ae:	4b05      	ldr	r3, [pc, #20]	; (800b9c4 <std+0x3c>)
 800b9b0:	62a3      	str	r3, [r4, #40]	; 0x28
 800b9b2:	4b05      	ldr	r3, [pc, #20]	; (800b9c8 <std+0x40>)
 800b9b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b9b6:	4b05      	ldr	r3, [pc, #20]	; (800b9cc <std+0x44>)
 800b9b8:	6224      	str	r4, [r4, #32]
 800b9ba:	6323      	str	r3, [r4, #48]	; 0x30
 800b9bc:	bd10      	pop	{r4, pc}
 800b9be:	bf00      	nop
 800b9c0:	08008f79 	.word	0x08008f79
 800b9c4:	08008f9f 	.word	0x08008f9f
 800b9c8:	08008fd7 	.word	0x08008fd7
 800b9cc:	08008ffb 	.word	0x08008ffb

0800b9d0 <_cleanup_r>:
 800b9d0:	4901      	ldr	r1, [pc, #4]	; (800b9d8 <_cleanup_r+0x8>)
 800b9d2:	f000 b8af 	b.w	800bb34 <_fwalk_reent>
 800b9d6:	bf00      	nop
 800b9d8:	0800b911 	.word	0x0800b911

0800b9dc <__sfmoreglue>:
 800b9dc:	b570      	push	{r4, r5, r6, lr}
 800b9de:	2268      	movs	r2, #104	; 0x68
 800b9e0:	1e4d      	subs	r5, r1, #1
 800b9e2:	4355      	muls	r5, r2
 800b9e4:	460e      	mov	r6, r1
 800b9e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b9ea:	f7fe fe69 	bl	800a6c0 <_malloc_r>
 800b9ee:	4604      	mov	r4, r0
 800b9f0:	b140      	cbz	r0, 800ba04 <__sfmoreglue+0x28>
 800b9f2:	2100      	movs	r1, #0
 800b9f4:	e9c0 1600 	strd	r1, r6, [r0]
 800b9f8:	300c      	adds	r0, #12
 800b9fa:	60a0      	str	r0, [r4, #8]
 800b9fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ba00:	f7fc fdfc 	bl	80085fc <memset>
 800ba04:	4620      	mov	r0, r4
 800ba06:	bd70      	pop	{r4, r5, r6, pc}

0800ba08 <__sfp_lock_acquire>:
 800ba08:	4801      	ldr	r0, [pc, #4]	; (800ba10 <__sfp_lock_acquire+0x8>)
 800ba0a:	f000 b8b3 	b.w	800bb74 <__retarget_lock_acquire_recursive>
 800ba0e:	bf00      	nop
 800ba10:	20005185 	.word	0x20005185

0800ba14 <__sfp_lock_release>:
 800ba14:	4801      	ldr	r0, [pc, #4]	; (800ba1c <__sfp_lock_release+0x8>)
 800ba16:	f000 b8ae 	b.w	800bb76 <__retarget_lock_release_recursive>
 800ba1a:	bf00      	nop
 800ba1c:	20005185 	.word	0x20005185

0800ba20 <__sinit_lock_acquire>:
 800ba20:	4801      	ldr	r0, [pc, #4]	; (800ba28 <__sinit_lock_acquire+0x8>)
 800ba22:	f000 b8a7 	b.w	800bb74 <__retarget_lock_acquire_recursive>
 800ba26:	bf00      	nop
 800ba28:	20005186 	.word	0x20005186

0800ba2c <__sinit_lock_release>:
 800ba2c:	4801      	ldr	r0, [pc, #4]	; (800ba34 <__sinit_lock_release+0x8>)
 800ba2e:	f000 b8a2 	b.w	800bb76 <__retarget_lock_release_recursive>
 800ba32:	bf00      	nop
 800ba34:	20005186 	.word	0x20005186

0800ba38 <__sinit>:
 800ba38:	b510      	push	{r4, lr}
 800ba3a:	4604      	mov	r4, r0
 800ba3c:	f7ff fff0 	bl	800ba20 <__sinit_lock_acquire>
 800ba40:	69a3      	ldr	r3, [r4, #24]
 800ba42:	b11b      	cbz	r3, 800ba4c <__sinit+0x14>
 800ba44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba48:	f7ff bff0 	b.w	800ba2c <__sinit_lock_release>
 800ba4c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ba50:	6523      	str	r3, [r4, #80]	; 0x50
 800ba52:	4b13      	ldr	r3, [pc, #76]	; (800baa0 <__sinit+0x68>)
 800ba54:	4a13      	ldr	r2, [pc, #76]	; (800baa4 <__sinit+0x6c>)
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	62a2      	str	r2, [r4, #40]	; 0x28
 800ba5a:	42a3      	cmp	r3, r4
 800ba5c:	bf04      	itt	eq
 800ba5e:	2301      	moveq	r3, #1
 800ba60:	61a3      	streq	r3, [r4, #24]
 800ba62:	4620      	mov	r0, r4
 800ba64:	f000 f820 	bl	800baa8 <__sfp>
 800ba68:	6060      	str	r0, [r4, #4]
 800ba6a:	4620      	mov	r0, r4
 800ba6c:	f000 f81c 	bl	800baa8 <__sfp>
 800ba70:	60a0      	str	r0, [r4, #8]
 800ba72:	4620      	mov	r0, r4
 800ba74:	f000 f818 	bl	800baa8 <__sfp>
 800ba78:	2200      	movs	r2, #0
 800ba7a:	60e0      	str	r0, [r4, #12]
 800ba7c:	2104      	movs	r1, #4
 800ba7e:	6860      	ldr	r0, [r4, #4]
 800ba80:	f7ff ff82 	bl	800b988 <std>
 800ba84:	68a0      	ldr	r0, [r4, #8]
 800ba86:	2201      	movs	r2, #1
 800ba88:	2109      	movs	r1, #9
 800ba8a:	f7ff ff7d 	bl	800b988 <std>
 800ba8e:	68e0      	ldr	r0, [r4, #12]
 800ba90:	2202      	movs	r2, #2
 800ba92:	2112      	movs	r1, #18
 800ba94:	f7ff ff78 	bl	800b988 <std>
 800ba98:	2301      	movs	r3, #1
 800ba9a:	61a3      	str	r3, [r4, #24]
 800ba9c:	e7d2      	b.n	800ba44 <__sinit+0xc>
 800ba9e:	bf00      	nop
 800baa0:	0800caf8 	.word	0x0800caf8
 800baa4:	0800b9d1 	.word	0x0800b9d1

0800baa8 <__sfp>:
 800baa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baaa:	4607      	mov	r7, r0
 800baac:	f7ff ffac 	bl	800ba08 <__sfp_lock_acquire>
 800bab0:	4b1e      	ldr	r3, [pc, #120]	; (800bb2c <__sfp+0x84>)
 800bab2:	681e      	ldr	r6, [r3, #0]
 800bab4:	69b3      	ldr	r3, [r6, #24]
 800bab6:	b913      	cbnz	r3, 800babe <__sfp+0x16>
 800bab8:	4630      	mov	r0, r6
 800baba:	f7ff ffbd 	bl	800ba38 <__sinit>
 800babe:	3648      	adds	r6, #72	; 0x48
 800bac0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bac4:	3b01      	subs	r3, #1
 800bac6:	d503      	bpl.n	800bad0 <__sfp+0x28>
 800bac8:	6833      	ldr	r3, [r6, #0]
 800baca:	b30b      	cbz	r3, 800bb10 <__sfp+0x68>
 800bacc:	6836      	ldr	r6, [r6, #0]
 800bace:	e7f7      	b.n	800bac0 <__sfp+0x18>
 800bad0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bad4:	b9d5      	cbnz	r5, 800bb0c <__sfp+0x64>
 800bad6:	4b16      	ldr	r3, [pc, #88]	; (800bb30 <__sfp+0x88>)
 800bad8:	60e3      	str	r3, [r4, #12]
 800bada:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bade:	6665      	str	r5, [r4, #100]	; 0x64
 800bae0:	f000 f847 	bl	800bb72 <__retarget_lock_init_recursive>
 800bae4:	f7ff ff96 	bl	800ba14 <__sfp_lock_release>
 800bae8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800baec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800baf0:	6025      	str	r5, [r4, #0]
 800baf2:	61a5      	str	r5, [r4, #24]
 800baf4:	2208      	movs	r2, #8
 800baf6:	4629      	mov	r1, r5
 800baf8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bafc:	f7fc fd7e 	bl	80085fc <memset>
 800bb00:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bb04:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bb08:	4620      	mov	r0, r4
 800bb0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb0c:	3468      	adds	r4, #104	; 0x68
 800bb0e:	e7d9      	b.n	800bac4 <__sfp+0x1c>
 800bb10:	2104      	movs	r1, #4
 800bb12:	4638      	mov	r0, r7
 800bb14:	f7ff ff62 	bl	800b9dc <__sfmoreglue>
 800bb18:	4604      	mov	r4, r0
 800bb1a:	6030      	str	r0, [r6, #0]
 800bb1c:	2800      	cmp	r0, #0
 800bb1e:	d1d5      	bne.n	800bacc <__sfp+0x24>
 800bb20:	f7ff ff78 	bl	800ba14 <__sfp_lock_release>
 800bb24:	230c      	movs	r3, #12
 800bb26:	603b      	str	r3, [r7, #0]
 800bb28:	e7ee      	b.n	800bb08 <__sfp+0x60>
 800bb2a:	bf00      	nop
 800bb2c:	0800caf8 	.word	0x0800caf8
 800bb30:	ffff0001 	.word	0xffff0001

0800bb34 <_fwalk_reent>:
 800bb34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb38:	4606      	mov	r6, r0
 800bb3a:	4688      	mov	r8, r1
 800bb3c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bb40:	2700      	movs	r7, #0
 800bb42:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bb46:	f1b9 0901 	subs.w	r9, r9, #1
 800bb4a:	d505      	bpl.n	800bb58 <_fwalk_reent+0x24>
 800bb4c:	6824      	ldr	r4, [r4, #0]
 800bb4e:	2c00      	cmp	r4, #0
 800bb50:	d1f7      	bne.n	800bb42 <_fwalk_reent+0xe>
 800bb52:	4638      	mov	r0, r7
 800bb54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb58:	89ab      	ldrh	r3, [r5, #12]
 800bb5a:	2b01      	cmp	r3, #1
 800bb5c:	d907      	bls.n	800bb6e <_fwalk_reent+0x3a>
 800bb5e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bb62:	3301      	adds	r3, #1
 800bb64:	d003      	beq.n	800bb6e <_fwalk_reent+0x3a>
 800bb66:	4629      	mov	r1, r5
 800bb68:	4630      	mov	r0, r6
 800bb6a:	47c0      	blx	r8
 800bb6c:	4307      	orrs	r7, r0
 800bb6e:	3568      	adds	r5, #104	; 0x68
 800bb70:	e7e9      	b.n	800bb46 <_fwalk_reent+0x12>

0800bb72 <__retarget_lock_init_recursive>:
 800bb72:	4770      	bx	lr

0800bb74 <__retarget_lock_acquire_recursive>:
 800bb74:	4770      	bx	lr

0800bb76 <__retarget_lock_release_recursive>:
 800bb76:	4770      	bx	lr

0800bb78 <__swhatbuf_r>:
 800bb78:	b570      	push	{r4, r5, r6, lr}
 800bb7a:	460e      	mov	r6, r1
 800bb7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb80:	2900      	cmp	r1, #0
 800bb82:	b096      	sub	sp, #88	; 0x58
 800bb84:	4614      	mov	r4, r2
 800bb86:	461d      	mov	r5, r3
 800bb88:	da08      	bge.n	800bb9c <__swhatbuf_r+0x24>
 800bb8a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bb8e:	2200      	movs	r2, #0
 800bb90:	602a      	str	r2, [r5, #0]
 800bb92:	061a      	lsls	r2, r3, #24
 800bb94:	d410      	bmi.n	800bbb8 <__swhatbuf_r+0x40>
 800bb96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bb9a:	e00e      	b.n	800bbba <__swhatbuf_r+0x42>
 800bb9c:	466a      	mov	r2, sp
 800bb9e:	f000 f90b 	bl	800bdb8 <_fstat_r>
 800bba2:	2800      	cmp	r0, #0
 800bba4:	dbf1      	blt.n	800bb8a <__swhatbuf_r+0x12>
 800bba6:	9a01      	ldr	r2, [sp, #4]
 800bba8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bbac:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bbb0:	425a      	negs	r2, r3
 800bbb2:	415a      	adcs	r2, r3
 800bbb4:	602a      	str	r2, [r5, #0]
 800bbb6:	e7ee      	b.n	800bb96 <__swhatbuf_r+0x1e>
 800bbb8:	2340      	movs	r3, #64	; 0x40
 800bbba:	2000      	movs	r0, #0
 800bbbc:	6023      	str	r3, [r4, #0]
 800bbbe:	b016      	add	sp, #88	; 0x58
 800bbc0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bbc4 <__smakebuf_r>:
 800bbc4:	898b      	ldrh	r3, [r1, #12]
 800bbc6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bbc8:	079d      	lsls	r5, r3, #30
 800bbca:	4606      	mov	r6, r0
 800bbcc:	460c      	mov	r4, r1
 800bbce:	d507      	bpl.n	800bbe0 <__smakebuf_r+0x1c>
 800bbd0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bbd4:	6023      	str	r3, [r4, #0]
 800bbd6:	6123      	str	r3, [r4, #16]
 800bbd8:	2301      	movs	r3, #1
 800bbda:	6163      	str	r3, [r4, #20]
 800bbdc:	b002      	add	sp, #8
 800bbde:	bd70      	pop	{r4, r5, r6, pc}
 800bbe0:	ab01      	add	r3, sp, #4
 800bbe2:	466a      	mov	r2, sp
 800bbe4:	f7ff ffc8 	bl	800bb78 <__swhatbuf_r>
 800bbe8:	9900      	ldr	r1, [sp, #0]
 800bbea:	4605      	mov	r5, r0
 800bbec:	4630      	mov	r0, r6
 800bbee:	f7fe fd67 	bl	800a6c0 <_malloc_r>
 800bbf2:	b948      	cbnz	r0, 800bc08 <__smakebuf_r+0x44>
 800bbf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbf8:	059a      	lsls	r2, r3, #22
 800bbfa:	d4ef      	bmi.n	800bbdc <__smakebuf_r+0x18>
 800bbfc:	f023 0303 	bic.w	r3, r3, #3
 800bc00:	f043 0302 	orr.w	r3, r3, #2
 800bc04:	81a3      	strh	r3, [r4, #12]
 800bc06:	e7e3      	b.n	800bbd0 <__smakebuf_r+0xc>
 800bc08:	4b0d      	ldr	r3, [pc, #52]	; (800bc40 <__smakebuf_r+0x7c>)
 800bc0a:	62b3      	str	r3, [r6, #40]	; 0x28
 800bc0c:	89a3      	ldrh	r3, [r4, #12]
 800bc0e:	6020      	str	r0, [r4, #0]
 800bc10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc14:	81a3      	strh	r3, [r4, #12]
 800bc16:	9b00      	ldr	r3, [sp, #0]
 800bc18:	6163      	str	r3, [r4, #20]
 800bc1a:	9b01      	ldr	r3, [sp, #4]
 800bc1c:	6120      	str	r0, [r4, #16]
 800bc1e:	b15b      	cbz	r3, 800bc38 <__smakebuf_r+0x74>
 800bc20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc24:	4630      	mov	r0, r6
 800bc26:	f000 f8d9 	bl	800bddc <_isatty_r>
 800bc2a:	b128      	cbz	r0, 800bc38 <__smakebuf_r+0x74>
 800bc2c:	89a3      	ldrh	r3, [r4, #12]
 800bc2e:	f023 0303 	bic.w	r3, r3, #3
 800bc32:	f043 0301 	orr.w	r3, r3, #1
 800bc36:	81a3      	strh	r3, [r4, #12]
 800bc38:	89a0      	ldrh	r0, [r4, #12]
 800bc3a:	4305      	orrs	r5, r0
 800bc3c:	81a5      	strh	r5, [r4, #12]
 800bc3e:	e7cd      	b.n	800bbdc <__smakebuf_r+0x18>
 800bc40:	0800b9d1 	.word	0x0800b9d1

0800bc44 <__ascii_mbtowc>:
 800bc44:	b082      	sub	sp, #8
 800bc46:	b901      	cbnz	r1, 800bc4a <__ascii_mbtowc+0x6>
 800bc48:	a901      	add	r1, sp, #4
 800bc4a:	b142      	cbz	r2, 800bc5e <__ascii_mbtowc+0x1a>
 800bc4c:	b14b      	cbz	r3, 800bc62 <__ascii_mbtowc+0x1e>
 800bc4e:	7813      	ldrb	r3, [r2, #0]
 800bc50:	600b      	str	r3, [r1, #0]
 800bc52:	7812      	ldrb	r2, [r2, #0]
 800bc54:	1e10      	subs	r0, r2, #0
 800bc56:	bf18      	it	ne
 800bc58:	2001      	movne	r0, #1
 800bc5a:	b002      	add	sp, #8
 800bc5c:	4770      	bx	lr
 800bc5e:	4610      	mov	r0, r2
 800bc60:	e7fb      	b.n	800bc5a <__ascii_mbtowc+0x16>
 800bc62:	f06f 0001 	mvn.w	r0, #1
 800bc66:	e7f8      	b.n	800bc5a <__ascii_mbtowc+0x16>

0800bc68 <memmove>:
 800bc68:	4288      	cmp	r0, r1
 800bc6a:	b510      	push	{r4, lr}
 800bc6c:	eb01 0402 	add.w	r4, r1, r2
 800bc70:	d902      	bls.n	800bc78 <memmove+0x10>
 800bc72:	4284      	cmp	r4, r0
 800bc74:	4623      	mov	r3, r4
 800bc76:	d807      	bhi.n	800bc88 <memmove+0x20>
 800bc78:	1e43      	subs	r3, r0, #1
 800bc7a:	42a1      	cmp	r1, r4
 800bc7c:	d008      	beq.n	800bc90 <memmove+0x28>
 800bc7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bc82:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bc86:	e7f8      	b.n	800bc7a <memmove+0x12>
 800bc88:	4402      	add	r2, r0
 800bc8a:	4601      	mov	r1, r0
 800bc8c:	428a      	cmp	r2, r1
 800bc8e:	d100      	bne.n	800bc92 <memmove+0x2a>
 800bc90:	bd10      	pop	{r4, pc}
 800bc92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bc96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bc9a:	e7f7      	b.n	800bc8c <memmove+0x24>

0800bc9c <__malloc_lock>:
 800bc9c:	4801      	ldr	r0, [pc, #4]	; (800bca4 <__malloc_lock+0x8>)
 800bc9e:	f7ff bf69 	b.w	800bb74 <__retarget_lock_acquire_recursive>
 800bca2:	bf00      	nop
 800bca4:	20005184 	.word	0x20005184

0800bca8 <__malloc_unlock>:
 800bca8:	4801      	ldr	r0, [pc, #4]	; (800bcb0 <__malloc_unlock+0x8>)
 800bcaa:	f7ff bf64 	b.w	800bb76 <__retarget_lock_release_recursive>
 800bcae:	bf00      	nop
 800bcb0:	20005184 	.word	0x20005184

0800bcb4 <_realloc_r>:
 800bcb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcb8:	4680      	mov	r8, r0
 800bcba:	4614      	mov	r4, r2
 800bcbc:	460e      	mov	r6, r1
 800bcbe:	b921      	cbnz	r1, 800bcca <_realloc_r+0x16>
 800bcc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bcc4:	4611      	mov	r1, r2
 800bcc6:	f7fe bcfb 	b.w	800a6c0 <_malloc_r>
 800bcca:	b92a      	cbnz	r2, 800bcd8 <_realloc_r+0x24>
 800bccc:	f7fe fc8c 	bl	800a5e8 <_free_r>
 800bcd0:	4625      	mov	r5, r4
 800bcd2:	4628      	mov	r0, r5
 800bcd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcd8:	f000 f890 	bl	800bdfc <_malloc_usable_size_r>
 800bcdc:	4284      	cmp	r4, r0
 800bcde:	4607      	mov	r7, r0
 800bce0:	d802      	bhi.n	800bce8 <_realloc_r+0x34>
 800bce2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bce6:	d812      	bhi.n	800bd0e <_realloc_r+0x5a>
 800bce8:	4621      	mov	r1, r4
 800bcea:	4640      	mov	r0, r8
 800bcec:	f7fe fce8 	bl	800a6c0 <_malloc_r>
 800bcf0:	4605      	mov	r5, r0
 800bcf2:	2800      	cmp	r0, #0
 800bcf4:	d0ed      	beq.n	800bcd2 <_realloc_r+0x1e>
 800bcf6:	42bc      	cmp	r4, r7
 800bcf8:	4622      	mov	r2, r4
 800bcfa:	4631      	mov	r1, r6
 800bcfc:	bf28      	it	cs
 800bcfe:	463a      	movcs	r2, r7
 800bd00:	f7fc fc6e 	bl	80085e0 <memcpy>
 800bd04:	4631      	mov	r1, r6
 800bd06:	4640      	mov	r0, r8
 800bd08:	f7fe fc6e 	bl	800a5e8 <_free_r>
 800bd0c:	e7e1      	b.n	800bcd2 <_realloc_r+0x1e>
 800bd0e:	4635      	mov	r5, r6
 800bd10:	e7df      	b.n	800bcd2 <_realloc_r+0x1e>

0800bd12 <_raise_r>:
 800bd12:	291f      	cmp	r1, #31
 800bd14:	b538      	push	{r3, r4, r5, lr}
 800bd16:	4604      	mov	r4, r0
 800bd18:	460d      	mov	r5, r1
 800bd1a:	d904      	bls.n	800bd26 <_raise_r+0x14>
 800bd1c:	2316      	movs	r3, #22
 800bd1e:	6003      	str	r3, [r0, #0]
 800bd20:	f04f 30ff 	mov.w	r0, #4294967295
 800bd24:	bd38      	pop	{r3, r4, r5, pc}
 800bd26:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bd28:	b112      	cbz	r2, 800bd30 <_raise_r+0x1e>
 800bd2a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bd2e:	b94b      	cbnz	r3, 800bd44 <_raise_r+0x32>
 800bd30:	4620      	mov	r0, r4
 800bd32:	f000 f831 	bl	800bd98 <_getpid_r>
 800bd36:	462a      	mov	r2, r5
 800bd38:	4601      	mov	r1, r0
 800bd3a:	4620      	mov	r0, r4
 800bd3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd40:	f000 b818 	b.w	800bd74 <_kill_r>
 800bd44:	2b01      	cmp	r3, #1
 800bd46:	d00a      	beq.n	800bd5e <_raise_r+0x4c>
 800bd48:	1c59      	adds	r1, r3, #1
 800bd4a:	d103      	bne.n	800bd54 <_raise_r+0x42>
 800bd4c:	2316      	movs	r3, #22
 800bd4e:	6003      	str	r3, [r0, #0]
 800bd50:	2001      	movs	r0, #1
 800bd52:	e7e7      	b.n	800bd24 <_raise_r+0x12>
 800bd54:	2400      	movs	r4, #0
 800bd56:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bd5a:	4628      	mov	r0, r5
 800bd5c:	4798      	blx	r3
 800bd5e:	2000      	movs	r0, #0
 800bd60:	e7e0      	b.n	800bd24 <_raise_r+0x12>
	...

0800bd64 <raise>:
 800bd64:	4b02      	ldr	r3, [pc, #8]	; (800bd70 <raise+0xc>)
 800bd66:	4601      	mov	r1, r0
 800bd68:	6818      	ldr	r0, [r3, #0]
 800bd6a:	f7ff bfd2 	b.w	800bd12 <_raise_r>
 800bd6e:	bf00      	nop
 800bd70:	2000001c 	.word	0x2000001c

0800bd74 <_kill_r>:
 800bd74:	b538      	push	{r3, r4, r5, lr}
 800bd76:	4d07      	ldr	r5, [pc, #28]	; (800bd94 <_kill_r+0x20>)
 800bd78:	2300      	movs	r3, #0
 800bd7a:	4604      	mov	r4, r0
 800bd7c:	4608      	mov	r0, r1
 800bd7e:	4611      	mov	r1, r2
 800bd80:	602b      	str	r3, [r5, #0]
 800bd82:	f7f6 fa71 	bl	8002268 <_kill>
 800bd86:	1c43      	adds	r3, r0, #1
 800bd88:	d102      	bne.n	800bd90 <_kill_r+0x1c>
 800bd8a:	682b      	ldr	r3, [r5, #0]
 800bd8c:	b103      	cbz	r3, 800bd90 <_kill_r+0x1c>
 800bd8e:	6023      	str	r3, [r4, #0]
 800bd90:	bd38      	pop	{r3, r4, r5, pc}
 800bd92:	bf00      	nop
 800bd94:	20005180 	.word	0x20005180

0800bd98 <_getpid_r>:
 800bd98:	f7f6 ba5e 	b.w	8002258 <_getpid>

0800bd9c <__ascii_wctomb>:
 800bd9c:	b149      	cbz	r1, 800bdb2 <__ascii_wctomb+0x16>
 800bd9e:	2aff      	cmp	r2, #255	; 0xff
 800bda0:	bf85      	ittet	hi
 800bda2:	238a      	movhi	r3, #138	; 0x8a
 800bda4:	6003      	strhi	r3, [r0, #0]
 800bda6:	700a      	strbls	r2, [r1, #0]
 800bda8:	f04f 30ff 	movhi.w	r0, #4294967295
 800bdac:	bf98      	it	ls
 800bdae:	2001      	movls	r0, #1
 800bdb0:	4770      	bx	lr
 800bdb2:	4608      	mov	r0, r1
 800bdb4:	4770      	bx	lr
	...

0800bdb8 <_fstat_r>:
 800bdb8:	b538      	push	{r3, r4, r5, lr}
 800bdba:	4d07      	ldr	r5, [pc, #28]	; (800bdd8 <_fstat_r+0x20>)
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	4604      	mov	r4, r0
 800bdc0:	4608      	mov	r0, r1
 800bdc2:	4611      	mov	r1, r2
 800bdc4:	602b      	str	r3, [r5, #0]
 800bdc6:	f7f6 faae 	bl	8002326 <_fstat>
 800bdca:	1c43      	adds	r3, r0, #1
 800bdcc:	d102      	bne.n	800bdd4 <_fstat_r+0x1c>
 800bdce:	682b      	ldr	r3, [r5, #0]
 800bdd0:	b103      	cbz	r3, 800bdd4 <_fstat_r+0x1c>
 800bdd2:	6023      	str	r3, [r4, #0]
 800bdd4:	bd38      	pop	{r3, r4, r5, pc}
 800bdd6:	bf00      	nop
 800bdd8:	20005180 	.word	0x20005180

0800bddc <_isatty_r>:
 800bddc:	b538      	push	{r3, r4, r5, lr}
 800bdde:	4d06      	ldr	r5, [pc, #24]	; (800bdf8 <_isatty_r+0x1c>)
 800bde0:	2300      	movs	r3, #0
 800bde2:	4604      	mov	r4, r0
 800bde4:	4608      	mov	r0, r1
 800bde6:	602b      	str	r3, [r5, #0]
 800bde8:	f7f6 faad 	bl	8002346 <_isatty>
 800bdec:	1c43      	adds	r3, r0, #1
 800bdee:	d102      	bne.n	800bdf6 <_isatty_r+0x1a>
 800bdf0:	682b      	ldr	r3, [r5, #0]
 800bdf2:	b103      	cbz	r3, 800bdf6 <_isatty_r+0x1a>
 800bdf4:	6023      	str	r3, [r4, #0]
 800bdf6:	bd38      	pop	{r3, r4, r5, pc}
 800bdf8:	20005180 	.word	0x20005180

0800bdfc <_malloc_usable_size_r>:
 800bdfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be00:	1f18      	subs	r0, r3, #4
 800be02:	2b00      	cmp	r3, #0
 800be04:	bfbc      	itt	lt
 800be06:	580b      	ldrlt	r3, [r1, r0]
 800be08:	18c0      	addlt	r0, r0, r3
 800be0a:	4770      	bx	lr

0800be0c <_init>:
 800be0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be0e:	bf00      	nop
 800be10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be12:	bc08      	pop	{r3}
 800be14:	469e      	mov	lr, r3
 800be16:	4770      	bx	lr

0800be18 <_fini>:
 800be18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be1a:	bf00      	nop
 800be1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be1e:	bc08      	pop	{r3}
 800be20:	469e      	mov	lr, r3
 800be22:	4770      	bx	lr
