From 46849ab0022cbc68462e1eb9b605a516d246c1b2 Mon Sep 17 00:00:00 2001
From: Evoke Zhang <evoke.zhang@amlogic.com>
Date: Tue, 20 May 2014 17:56:53 +0800
Subject: [PATCH 4225/5965] PD#92093: update tcon sync signal config for m8 lcd
 driver

---
 arch/arm/boot/dts/amlogic/meson8_k100_1G.dtd | 2 +-
 arch/arm/boot/dts/amlogic/meson8_k100_2G.dtd | 2 +-
 drivers/amlogic/display/vout/aml_lcd.dtd     | 2 +-
 drivers/amlogic/display/vout/lcdoutc.c       | 9 ++-------
 drivers/amlogic/display/vout/mipi_dsi_util.c | 4 ++--
 include/linux/amlogic/vout/lcdoutc.h         | 2 +-
 6 files changed, 8 insertions(+), 13 deletions(-)

diff --git a/arch/arm/boot/dts/amlogic/meson8_k100_1G.dtd b/arch/arm/boot/dts/amlogic/meson8_k100_1G.dtd
index 74601691fa87..4de15f8af5e7 100755
--- a/arch/arm/boot/dts/amlogic/meson8_k100_1G.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8_k100_1G.dtd
@@ -1126,7 +1126,7 @@ sdio{
 		clock_hz_pol=<207700000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
 		hsync_width_backporch=<5 120>;	/** hsync_width, hsync_backporch(include hsync_width) */
 		vsync_width_backporch=<1 22>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
+		pol_hsync_vsync=<1 1>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
 	};
 
 //$$ MATCH "lcd_model_config_match" = <&lcd_B080XAN01>
diff --git a/arch/arm/boot/dts/amlogic/meson8_k100_2G.dtd b/arch/arm/boot/dts/amlogic/meson8_k100_2G.dtd
index 8a35543031c8..cb8d3738e733 100755
--- a/arch/arm/boot/dts/amlogic/meson8_k100_2G.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8_k100_2G.dtd
@@ -1136,7 +1136,7 @@ sdio{
 		clock_hz_pol=<207700000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
 		hsync_width_backporch=<5 120>;	/** hsync_width, hsync_backporch(include hsync_width) */
 		vsync_width_backporch=<1 22>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
+		pol_hsync_vsync=<1 1>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
 	};
 
 //$$ MATCH "lcd_model_config_match" = <&lcd_B080XAN01>
diff --git a/drivers/amlogic/display/vout/aml_lcd.dtd b/drivers/amlogic/display/vout/aml_lcd.dtd
index 5b53c89edb56..1a2025020414 100755
--- a/drivers/amlogic/display/vout/aml_lcd.dtd
+++ b/drivers/amlogic/display/vout/aml_lcd.dtd
@@ -546,7 +546,7 @@
         clock_hz_pol=<207700000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
         hsync_width_backporch=<5 120>;	/** hsync_width, hsync_backporch(include hsync_width) */
         vsync_width_backporch=<1 22>;	/** vsync_width, vsync_backporch(include vsync_width) */
-        pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
+        pol_hsync_vsync=<1 1>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
     };
 
 //******************************************************************************
diff --git a/drivers/amlogic/display/vout/lcdoutc.c b/drivers/amlogic/display/vout/lcdoutc.c
index ae639d43d049..f0ae79c64305 100755
--- a/drivers/amlogic/display/vout/lcdoutc.c
+++ b/drivers/amlogic/display/vout/lcdoutc.c
@@ -787,13 +787,8 @@ static void set_tcon_lcd(Lcd_Config_t *pConf)
 	hs_pol = ((pConf->lcd_timing.pol_cntl_addr >> LCD_HS_POL) & 1);	//0 for low active, 1 for high active
 	vs_pol = ((pConf->lcd_timing.pol_cntl_addr >> LCD_VS_POL) & 1);	//0 for low active, 1 for high active
 	
-	if(lcd_type==LCD_DIGITAL_MIPI) {
-		;
-	}
-	else {
-		WRITE_LCD_REG(L_POL_CNTL_ADDR,   ((1 << LCD_TCON_DE_SEL) | (1 << LCD_TCON_VS_SEL) | (1 << LCD_TCON_HS_SEL))); //enable tcon DE, Hsync, Vsync
-		SET_LCD_REG_MASK(L_POL_CNTL_ADDR, ((0 << LCD_DE_POL) | (vs_pol << LCD_VS_POL) | (hs_pol << LCD_HS_POL)));	//adjust hvsync pol
-	}
+	WRITE_LCD_REG(L_POL_CNTL_ADDR,   ((1 << LCD_TCON_DE_SEL) | (1 << LCD_TCON_VS_SEL) | (1 << LCD_TCON_HS_SEL))); //enable tcon DE, Hsync, Vsync
+	SET_LCD_REG_MASK(L_POL_CNTL_ADDR, ((0 << LCD_DE_POL) | ((vs_pol ? 0 : 1) << LCD_VS_POL) | ((hs_pol ? 0 : 1) << LCD_HS_POL)));	//adjust hvsync pol
 	
 	//DE signal
 	WRITE_LCD_REG(L_DE_HS_ADDR,		tcon_adr->oeh_hs_addr);
diff --git a/drivers/amlogic/display/vout/mipi_dsi_util.c b/drivers/amlogic/display/vout/mipi_dsi_util.c
index 7218056e560f..76d647048903 100755
--- a/drivers/amlogic/display/vout/mipi_dsi_util.c
+++ b/drivers/amlogic/display/vout/mipi_dsi_util.c
@@ -744,8 +744,8 @@ static void set_mipi_dsi_host(int lane_num,                      // lane number,
     // 2.3   Configure Signal polarity
     WRITE_LCD_REG( MIPI_DSI_DWC_DPI_CFG_POL_OS, (0x0 << BIT_COLORM_ACTIVE_LOW) |
                         (0x0 << BIT_SHUTD_ACTIVE_LOW)  |
-                        (0x0 << BIT_HSYNC_ACTIVE_LOW)  |
-                        (0x0 << BIT_VSYNC_ACTIVE_LOW)  |
+                        ((((p->lcd_timing.pol_cntl_addr >> LCD_HS_POL) & 1) ? 0 : 1) << BIT_HSYNC_ACTIVE_LOW)  |
+                        ((((p->lcd_timing.pol_cntl_addr >> LCD_VS_POL) & 1) ? 0 : 1) << BIT_VSYNC_ACTIVE_LOW)  |
                         (0x0 << BIT_DATAEN_ACTIVE_LOW));
 
     if (operation_mode == OPERATION_VIDEO_MODE) {
diff --git a/include/linux/amlogic/vout/lcdoutc.h b/include/linux/amlogic/vout/lcdoutc.h
index c757e66eb54d..69180e5858cb 100755
--- a/include/linux/amlogic/vout/lcdoutc.h
+++ b/include/linux/amlogic/vout/lcdoutc.h
@@ -123,7 +123,7 @@
 	#define LVDS_REPACK					0
 
 /* for video encoder */
-	#define	MIPI_DELAY				2
+	#define	MIPI_DELAY				8
 	#define	LVDS_DELAY				8
 	#define	EDP_DELAY				8
 	#define	TTL_DELAY				19
-- 
2.19.0

