Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov 14 16:21:33 2022
| Host         : DESKTOP-7ILI8OM running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tinyriscv_soc_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (234)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (670)
5. checking no_input_delay (8)
6. checking no_output_delay (10)
7. checking multiple_clock (8150)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (234)
--------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (670)
--------------------------------------------------
 There are 670 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (8150)
---------------------------------
 There are 8150 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.207        0.000                      0                48904        0.056        0.000                      0                48904        3.000        0.000                       0                  8156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100M                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.207        0.000                      0                48904        0.140        0.000                      0                48904        8.750        0.000                       0                  8152  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.209        0.000                      0                48904        0.140        0.000                      0                48904        8.750        0.000                       0                  8152  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.207        0.000                      0                48904        0.056        0.000                      0                48904  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.207        0.000                      0                48904        0.056        0.000                      0                48904  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[26][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.499ns  (logic 4.994ns (25.611%)  route 14.505ns (74.389%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.878     8.927    u_ram/_ram_reg_768_1023_14_14/A0
    SLICE_X74Y191        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.051 r  u_ram/_ram_reg_768_1023_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.051    u_ram/_ram_reg_768_1023_14_14/OD
    SLICE_X74Y191        MUXF7 (Prop_muxf7_I0_O)      0.241     9.292 r  u_ram/_ram_reg_768_1023_14_14/F7.B/O
                         net (fo=1, routed)           0.000     9.292    u_ram/_ram_reg_768_1023_14_14/O0
    SLICE_X74Y191        MUXF8 (Prop_muxf8_I0_O)      0.098     9.390 r  u_ram/_ram_reg_768_1023_14_14/F8/O
                         net (fo=1, routed)           0.943    10.333    u_ram/_ram_reg_768_1023_14_14_n_0
    SLICE_X75Y187        LUT6 (Prop_lut6_I0_O)        0.319    10.652 r  u_ram/qout_r[14]_i_15__0/O
                         net (fo=1, routed)           0.000    10.652    u_ram/qout_r[14]_i_15__0_n_0
    SLICE_X75Y187        MUXF7 (Prop_muxf7_I0_O)      0.212    10.864 r  u_ram/qout_r_reg[14]_i_9/O
                         net (fo=1, routed)           0.922    11.786    u_ram/qout_r_reg[14]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    12.085 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.159    13.243    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X52Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.367 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.521    13.888    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X47Y170        LUT6 (Prop_lut6_I3_O)        0.124    14.012 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=5, routed)           0.799    14.810    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X33Y170        LUT6 (Prop_lut6_I5_O)        0.124    14.934 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23/O
                         net (fo=1, routed)           0.581    15.515    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23_n_0
    SLICE_X31Y166        LUT6 (Prop_lut6_I3_O)        0.124    15.639 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13/O
                         net (fo=1, routed)           0.307    15.946    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13_n_0
    SLICE_X28Y166        LUT6 (Prop_lut6_I4_O)        0.124    16.070 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5/O
                         net (fo=1, routed)           0.656    16.726    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5_n_0
    SLICE_X21Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.850 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_2/O
                         net (fo=35, routed)          1.168    18.018    u_tinyriscv/u_div/ex_reg_wdata_o[6]
    SLICE_X8Y147         LUT6 (Prop_lut6_I2_O)        0.124    18.142 r  u_tinyriscv/u_div/regs[26][6]_i_2/O
                         net (fo=1, routed)           0.496    18.639    u_tinyriscv/u_div/regs[26][6]_i_2_n_0
    SLICE_X8Y147         LUT5 (Prop_lut5_I0_O)        0.124    18.763 r  u_tinyriscv/u_div/regs[26][6]_i_1/O
                         net (fo=1, routed)           0.000    18.763    u_tinyriscv/u_regs/regs_reg[26][6]_0
    SLICE_X8Y147         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[26][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.509    18.488    u_tinyriscv/u_regs/clk_out1
    SLICE_X8Y147         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[26][6]/C
                         clock pessimism              0.488    18.977    
                         clock uncertainty           -0.084    18.893    
    SLICE_X8Y147         FDRE (Setup_fdre_C_D)        0.077    18.970    u_tinyriscv/u_regs/regs_reg[26][6]
  -------------------------------------------------------------------
                         required time                         18.970    
                         arrival time                         -18.763    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3328_3583_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.806ns  (logic 4.850ns (25.790%)  route 13.956ns (74.210%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 18.700 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.539     6.616    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X72Y158        LUT3 (Prop_lut3_I0_O)        0.150     6.766 r  u_uart_debug/_ram_reg_0_255_21_21_i_9/O
                         net (fo=192, routed)         1.520     8.286    u_ram/_ram_reg_512_767_21_21/A0
    SLICE_X80Y160        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326     8.612 r  u_ram/_ram_reg_512_767_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.612    u_ram/_ram_reg_512_767_21_21/OD
    SLICE_X80Y160        MUXF7 (Prop_muxf7_I0_O)      0.241     8.853 r  u_ram/_ram_reg_512_767_21_21/F7.B/O
                         net (fo=1, routed)           0.000     8.853    u_ram/_ram_reg_512_767_21_21/O0
    SLICE_X80Y160        MUXF8 (Prop_muxf8_I0_O)      0.098     8.951 r  u_ram/_ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           1.009     9.960    u_ram/_ram_reg_512_767_21_21_n_0
    SLICE_X79Y166        LUT6 (Prop_lut6_I1_O)        0.319    10.279 r  u_ram/qout_r[21]_i_15__0/O
                         net (fo=1, routed)           0.000    10.279    u_ram/qout_r[21]_i_15__0_n_0
    SLICE_X79Y166        MUXF7 (Prop_muxf7_I0_O)      0.212    10.491 r  u_ram/qout_r_reg[21]_i_9/O
                         net (fo=1, routed)           0.752    11.243    u_ram/qout_r_reg[21]_i_9_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I1_O)        0.299    11.542 r  u_ram/qout_r[21]_i_5__0/O
                         net (fo=3, routed)           1.056    12.598    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[21]
    SLICE_X51Y170        LUT6 (Prop_lut6_I0_O)        0.124    12.722 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20/O
                         net (fo=1, routed)           0.514    13.235    u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20_n_0
    SLICE_X43Y170        LUT6 (Prop_lut6_I3_O)        0.124    13.359 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_12/O
                         net (fo=4, routed)           0.914    14.273    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[21]
    SLICE_X22Y165        LUT6 (Prop_lut6_I0_O)        0.124    14.397 f  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4/O
                         net (fo=1, routed)           0.561    14.958    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4_n_0
    SLICE_X22Y165        LUT6 (Prop_lut6_I5_O)        0.124    15.082 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_2/O
                         net (fo=6, routed)           1.408    16.491    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[21]
    SLICE_X61Y165        LUT6 (Prop_lut6_I1_O)        0.124    16.615 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_21_21_i_1/O
                         net (fo=64, routed)          1.455    18.069    u_ram/_ram_reg_3328_3583_21_21/D
    SLICE_X78Y156        RAMS64E                                      r  u_ram/_ram_reg_3328_3583_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.720    18.700    u_ram/_ram_reg_3328_3583_21_21/WCLK
    SLICE_X78Y156        RAMS64E                                      r  u_ram/_ram_reg_3328_3583_21_21/RAMS64E_A/CLK
                         clock pessimism              0.497    19.197    
                         clock uncertainty           -0.084    19.113    
    SLICE_X78Y156        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.388    u_ram/_ram_reg_3328_3583_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.388    
                         arrival time                         -18.069    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 4.994ns (25.841%)  route 14.332ns (74.159%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.878     8.927    u_ram/_ram_reg_768_1023_14_14/A0
    SLICE_X74Y191        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.051 r  u_ram/_ram_reg_768_1023_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.051    u_ram/_ram_reg_768_1023_14_14/OD
    SLICE_X74Y191        MUXF7 (Prop_muxf7_I0_O)      0.241     9.292 r  u_ram/_ram_reg_768_1023_14_14/F7.B/O
                         net (fo=1, routed)           0.000     9.292    u_ram/_ram_reg_768_1023_14_14/O0
    SLICE_X74Y191        MUXF8 (Prop_muxf8_I0_O)      0.098     9.390 r  u_ram/_ram_reg_768_1023_14_14/F8/O
                         net (fo=1, routed)           0.943    10.333    u_ram/_ram_reg_768_1023_14_14_n_0
    SLICE_X75Y187        LUT6 (Prop_lut6_I0_O)        0.319    10.652 r  u_ram/qout_r[14]_i_15__0/O
                         net (fo=1, routed)           0.000    10.652    u_ram/qout_r[14]_i_15__0_n_0
    SLICE_X75Y187        MUXF7 (Prop_muxf7_I0_O)      0.212    10.864 r  u_ram/qout_r_reg[14]_i_9/O
                         net (fo=1, routed)           0.922    11.786    u_ram/qout_r_reg[14]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    12.085 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.159    13.243    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X52Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.367 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.521    13.888    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X47Y170        LUT6 (Prop_lut6_I3_O)        0.124    14.012 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=5, routed)           0.799    14.810    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X33Y170        LUT6 (Prop_lut6_I5_O)        0.124    14.934 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23/O
                         net (fo=1, routed)           0.581    15.515    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23_n_0
    SLICE_X31Y166        LUT6 (Prop_lut6_I3_O)        0.124    15.639 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13/O
                         net (fo=1, routed)           0.307    15.946    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13_n_0
    SLICE_X28Y166        LUT6 (Prop_lut6_I4_O)        0.124    16.070 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5/O
                         net (fo=1, routed)           0.656    16.726    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5_n_0
    SLICE_X21Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.850 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_2/O
                         net (fo=35, routed)          1.088    17.938    u_tinyriscv/u_div/ex_reg_wdata_o[6]
    SLICE_X15Y147        LUT6 (Prop_lut6_I5_O)        0.124    18.062 r  u_tinyriscv/u_div/regs[6][6]_i_2/O
                         net (fo=1, routed)           0.403    18.465    u_tinyriscv/u_div/regs[6][6]_i_2_n_0
    SLICE_X15Y147        LUT5 (Prop_lut5_I0_O)        0.124    18.589 r  u_tinyriscv/u_div/regs[6][6]_i_1/O
                         net (fo=1, routed)           0.000    18.589    u_tinyriscv/u_regs/regs_reg[6][6]_0
    SLICE_X15Y147        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.509    18.488    u_tinyriscv/u_regs/clk_out1
    SLICE_X15Y147        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[6][6]/C
                         clock pessimism              0.488    18.977    
                         clock uncertainty           -0.084    18.893    
    SLICE_X15Y147        FDRE (Setup_fdre_C_D)        0.029    18.922    u_tinyriscv/u_regs/regs_reg[6][6]
  -------------------------------------------------------------------
                         required time                         18.922    
                         arrival time                         -18.589    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_256_511_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.764ns  (logic 4.622ns (24.633%)  route 14.142ns (75.367%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.898     8.946    u_ram/_ram_reg_256_511_13_13/A0
    SLICE_X76Y190        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.070 r  u_ram/_ram_reg_256_511_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.070    u_ram/_ram_reg_256_511_13_13/OD
    SLICE_X76Y190        MUXF7 (Prop_muxf7_I0_O)      0.241     9.311 r  u_ram/_ram_reg_256_511_13_13/F7.B/O
                         net (fo=1, routed)           0.000     9.311    u_ram/_ram_reg_256_511_13_13/O0
    SLICE_X76Y190        MUXF8 (Prop_muxf8_I0_O)      0.098     9.409 r  u_ram/_ram_reg_256_511_13_13/F8/O
                         net (fo=1, routed)           0.759    10.168    u_ram/_ram_reg_256_511_13_13_n_0
    SLICE_X75Y185        LUT6 (Prop_lut6_I3_O)        0.319    10.487 r  u_ram/qout_r[13]_i_15__0/O
                         net (fo=1, routed)           0.000    10.487    u_ram/qout_r[13]_i_15__0_n_0
    SLICE_X75Y185        MUXF7 (Prop_muxf7_I0_O)      0.212    10.699 r  u_ram/qout_r_reg[13]_i_9/O
                         net (fo=1, routed)           0.749    11.448    u_ram/qout_r_reg[13]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    11.747 r  u_ram/qout_r[13]_i_5__0/O
                         net (fo=3, routed)           1.256    13.003    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[13]
    SLICE_X44Y172        LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_5/O
                         net (fo=1, routed)           0.576    13.703    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_5_n_0
    SLICE_X43Y168        LUT6 (Prop_lut6_I3_O)        0.124    13.827 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_4/O
                         net (fo=5, routed)           0.509    14.336    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[13]
    SLICE_X36Y168        LUT6 (Prop_lut6_I5_O)        0.124    14.460 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_3/O
                         net (fo=1, routed)           0.340    14.800    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_3_n_0
    SLICE_X37Y168        LUT6 (Prop_lut6_I1_O)        0.124    14.924 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_2/O
                         net (fo=6, routed)           1.262    16.186    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[13]
    SLICE_X63Y170        LUT6 (Prop_lut6_I1_O)        0.124    16.310 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_13_13_i_1/O
                         net (fo=64, routed)          1.717    18.027    u_ram/_ram_reg_256_511_13_13/D
    SLICE_X76Y190        RAMS64E                                      r  u_ram/_ram_reg_256_511_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.717    18.697    u_ram/_ram_reg_256_511_13_13/WCLK
    SLICE_X76Y190        RAMS64E                                      r  u_ram/_ram_reg_256_511_13_13/RAMS64E_A/CLK
                         clock pessimism              0.497    19.194    
                         clock uncertainty           -0.084    19.110    
    SLICE_X76Y190        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.385    u_ram/_ram_reg_256_511_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.385    
                         arrival time                         -18.027    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3840_4095_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.764ns  (logic 4.850ns (25.848%)  route 13.914ns (74.152%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.539     6.616    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X72Y158        LUT3 (Prop_lut3_I0_O)        0.150     6.766 r  u_uart_debug/_ram_reg_0_255_21_21_i_9/O
                         net (fo=192, routed)         1.520     8.286    u_ram/_ram_reg_512_767_21_21/A0
    SLICE_X80Y160        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326     8.612 r  u_ram/_ram_reg_512_767_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.612    u_ram/_ram_reg_512_767_21_21/OD
    SLICE_X80Y160        MUXF7 (Prop_muxf7_I0_O)      0.241     8.853 r  u_ram/_ram_reg_512_767_21_21/F7.B/O
                         net (fo=1, routed)           0.000     8.853    u_ram/_ram_reg_512_767_21_21/O0
    SLICE_X80Y160        MUXF8 (Prop_muxf8_I0_O)      0.098     8.951 r  u_ram/_ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           1.009     9.960    u_ram/_ram_reg_512_767_21_21_n_0
    SLICE_X79Y166        LUT6 (Prop_lut6_I1_O)        0.319    10.279 r  u_ram/qout_r[21]_i_15__0/O
                         net (fo=1, routed)           0.000    10.279    u_ram/qout_r[21]_i_15__0_n_0
    SLICE_X79Y166        MUXF7 (Prop_muxf7_I0_O)      0.212    10.491 r  u_ram/qout_r_reg[21]_i_9/O
                         net (fo=1, routed)           0.752    11.243    u_ram/qout_r_reg[21]_i_9_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I1_O)        0.299    11.542 r  u_ram/qout_r[21]_i_5__0/O
                         net (fo=3, routed)           1.056    12.598    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[21]
    SLICE_X51Y170        LUT6 (Prop_lut6_I0_O)        0.124    12.722 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20/O
                         net (fo=1, routed)           0.514    13.235    u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20_n_0
    SLICE_X43Y170        LUT6 (Prop_lut6_I3_O)        0.124    13.359 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_12/O
                         net (fo=4, routed)           0.914    14.273    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[21]
    SLICE_X22Y165        LUT6 (Prop_lut6_I0_O)        0.124    14.397 f  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4/O
                         net (fo=1, routed)           0.561    14.958    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4_n_0
    SLICE_X22Y165        LUT6 (Prop_lut6_I5_O)        0.124    15.082 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_2/O
                         net (fo=6, routed)           1.408    16.491    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[21]
    SLICE_X61Y165        LUT6 (Prop_lut6_I1_O)        0.124    16.615 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_21_21_i_1/O
                         net (fo=64, routed)          1.413    18.027    u_ram/_ram_reg_3840_4095_21_21/D
    SLICE_X78Y158        RAMS64E                                      r  u_ram/_ram_reg_3840_4095_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.719    18.699    u_ram/_ram_reg_3840_4095_21_21/WCLK
    SLICE_X78Y158        RAMS64E                                      r  u_ram/_ram_reg_3840_4095_21_21/RAMS64E_A/CLK
                         clock pessimism              0.497    19.196    
                         clock uncertainty           -0.084    19.112    
    SLICE_X78Y158        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.387    u_ram/_ram_reg_3840_4095_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.387    
                         arrival time                         -18.027    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3584_3839_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.749ns  (logic 4.622ns (24.652%)  route 14.127ns (75.348%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.878     8.927    u_ram/_ram_reg_768_1023_14_14/A0
    SLICE_X74Y191        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.051 r  u_ram/_ram_reg_768_1023_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.051    u_ram/_ram_reg_768_1023_14_14/OD
    SLICE_X74Y191        MUXF7 (Prop_muxf7_I0_O)      0.241     9.292 r  u_ram/_ram_reg_768_1023_14_14/F7.B/O
                         net (fo=1, routed)           0.000     9.292    u_ram/_ram_reg_768_1023_14_14/O0
    SLICE_X74Y191        MUXF8 (Prop_muxf8_I0_O)      0.098     9.390 r  u_ram/_ram_reg_768_1023_14_14/F8/O
                         net (fo=1, routed)           0.943    10.333    u_ram/_ram_reg_768_1023_14_14_n_0
    SLICE_X75Y187        LUT6 (Prop_lut6_I0_O)        0.319    10.652 r  u_ram/qout_r[14]_i_15__0/O
                         net (fo=1, routed)           0.000    10.652    u_ram/qout_r[14]_i_15__0_n_0
    SLICE_X75Y187        MUXF7 (Prop_muxf7_I0_O)      0.212    10.864 r  u_ram/qout_r_reg[14]_i_9/O
                         net (fo=1, routed)           0.922    11.786    u_ram/qout_r_reg[14]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    12.085 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.159    13.243    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X52Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.367 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.521    13.888    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X47Y170        LUT6 (Prop_lut6_I3_O)        0.124    14.012 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=5, routed)           0.595    14.607    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X43Y172        LUT6 (Prop_lut6_I3_O)        0.124    14.731 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_3/O
                         net (fo=1, routed)           0.151    14.882    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_3_n_0
    SLICE_X43Y172        LUT6 (Prop_lut6_I1_O)        0.124    15.006 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_2/O
                         net (fo=6, routed)           1.255    16.261    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[14]
    SLICE_X64Y172        LUT6 (Prop_lut6_I1_O)        0.124    16.385 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_14_14_i_1/O
                         net (fo=64, routed)          1.627    18.012    u_ram/_ram_reg_3584_3839_14_14/D
    SLICE_X80Y189        RAMS64E                                      r  u_ram/_ram_reg_3584_3839_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.718    18.698    u_ram/_ram_reg_3584_3839_14_14/WCLK
    SLICE_X80Y189        RAMS64E                                      r  u_ram/_ram_reg_3584_3839_14_14/RAMS64E_A/CLK
                         clock pessimism              0.497    19.195    
                         clock uncertainty           -0.084    19.111    
    SLICE_X80Y189        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.386    u_ram/_ram_reg_3584_3839_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.386    
                         arrival time                         -18.012    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3840_4095_12_12/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.733ns  (logic 4.622ns (24.674%)  route 14.111ns (75.326%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.838     8.886    u_ram/_ram_reg_512_767_12_12/A0
    SLICE_X80Y187        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.010 r  u_ram/_ram_reg_512_767_12_12/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.010    u_ram/_ram_reg_512_767_12_12/OD
    SLICE_X80Y187        MUXF7 (Prop_muxf7_I0_O)      0.241     9.251 r  u_ram/_ram_reg_512_767_12_12/F7.B/O
                         net (fo=1, routed)           0.000     9.251    u_ram/_ram_reg_512_767_12_12/O0
    SLICE_X80Y187        MUXF8 (Prop_muxf8_I0_O)      0.098     9.349 r  u_ram/_ram_reg_512_767_12_12/F8/O
                         net (fo=1, routed)           0.969    10.318    u_ram/_ram_reg_512_767_12_12_n_0
    SLICE_X79Y182        LUT6 (Prop_lut6_I1_O)        0.319    10.637 r  u_ram/qout_r[12]_i_15__0/O
                         net (fo=1, routed)           0.000    10.637    u_ram/qout_r[12]_i_15__0_n_0
    SLICE_X79Y182        MUXF7 (Prop_muxf7_I0_O)      0.212    10.849 r  u_ram/qout_r_reg[12]_i_9/O
                         net (fo=1, routed)           1.364    12.214    u_ram/qout_r_reg[12]_i_9_n_0
    SLICE_X57Y182        LUT6 (Prop_lut6_I1_O)        0.299    12.513 r  u_ram/qout_r[12]_i_5__0/O
                         net (fo=3, routed)           0.937    13.449    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[12]
    SLICE_X48Y171        LUT6 (Prop_lut6_I0_O)        0.124    13.573 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_5/O
                         net (fo=1, routed)           0.455    14.028    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_5_n_0
    SLICE_X41Y171        LUT6 (Prop_lut6_I3_O)        0.124    14.152 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_4/O
                         net (fo=5, routed)           0.466    14.618    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[12]
    SLICE_X39Y173        LUT6 (Prop_lut6_I3_O)        0.124    14.742 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_3/O
                         net (fo=1, routed)           0.448    15.190    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_3_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I1_O)        0.124    15.314 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_2/O
                         net (fo=6, routed)           0.815    16.128    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[12]
    SLICE_X49Y178        LUT6 (Prop_lut6_I1_O)        0.124    16.252 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_12_12_i_1/O
                         net (fo=64, routed)          1.744    17.996    u_ram/_ram_reg_3840_4095_12_12/D
    SLICE_X78Y189        RAMS64E                                      r  u_ram/_ram_reg_3840_4095_12_12/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.718    18.698    u_ram/_ram_reg_3840_4095_12_12/WCLK
    SLICE_X78Y189        RAMS64E                                      r  u_ram/_ram_reg_3840_4095_12_12/RAMS64E_A/CLK
                         clock pessimism              0.497    19.195    
                         clock uncertainty           -0.084    19.111    
    SLICE_X78Y189        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.386    u_ram/_ram_reg_3840_4095_12_12/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.386    
                         arrival time                         -17.996    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3328_3583_12_12/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.733ns  (logic 4.622ns (24.673%)  route 14.111ns (75.327%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.838     8.886    u_ram/_ram_reg_512_767_12_12/A0
    SLICE_X80Y187        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.010 r  u_ram/_ram_reg_512_767_12_12/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.010    u_ram/_ram_reg_512_767_12_12/OD
    SLICE_X80Y187        MUXF7 (Prop_muxf7_I0_O)      0.241     9.251 r  u_ram/_ram_reg_512_767_12_12/F7.B/O
                         net (fo=1, routed)           0.000     9.251    u_ram/_ram_reg_512_767_12_12/O0
    SLICE_X80Y187        MUXF8 (Prop_muxf8_I0_O)      0.098     9.349 r  u_ram/_ram_reg_512_767_12_12/F8/O
                         net (fo=1, routed)           0.969    10.318    u_ram/_ram_reg_512_767_12_12_n_0
    SLICE_X79Y182        LUT6 (Prop_lut6_I1_O)        0.319    10.637 r  u_ram/qout_r[12]_i_15__0/O
                         net (fo=1, routed)           0.000    10.637    u_ram/qout_r[12]_i_15__0_n_0
    SLICE_X79Y182        MUXF7 (Prop_muxf7_I0_O)      0.212    10.849 r  u_ram/qout_r_reg[12]_i_9/O
                         net (fo=1, routed)           1.364    12.214    u_ram/qout_r_reg[12]_i_9_n_0
    SLICE_X57Y182        LUT6 (Prop_lut6_I1_O)        0.299    12.513 r  u_ram/qout_r[12]_i_5__0/O
                         net (fo=3, routed)           0.937    13.449    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[12]
    SLICE_X48Y171        LUT6 (Prop_lut6_I0_O)        0.124    13.573 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_5/O
                         net (fo=1, routed)           0.455    14.028    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_5_n_0
    SLICE_X41Y171        LUT6 (Prop_lut6_I3_O)        0.124    14.152 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_4/O
                         net (fo=5, routed)           0.466    14.618    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[12]
    SLICE_X39Y173        LUT6 (Prop_lut6_I3_O)        0.124    14.742 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_3/O
                         net (fo=1, routed)           0.448    15.190    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_3_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I1_O)        0.124    15.314 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_2/O
                         net (fo=6, routed)           0.815    16.128    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[12]
    SLICE_X49Y178        LUT6 (Prop_lut6_I1_O)        0.124    16.252 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_12_12_i_1/O
                         net (fo=64, routed)          1.744    17.996    u_ram/_ram_reg_3328_3583_12_12/D
    SLICE_X78Y191        RAMS64E                                      r  u_ram/_ram_reg_3328_3583_12_12/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.719    18.699    u_ram/_ram_reg_3328_3583_12_12/WCLK
    SLICE_X78Y191        RAMS64E                                      r  u_ram/_ram_reg_3328_3583_12_12/RAMS64E_A/CLK
                         clock pessimism              0.497    19.196    
                         clock uncertainty           -0.084    19.112    
    SLICE_X78Y191        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.387    u_ram/_ram_reg_3328_3583_12_12/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.387    
                         arrival time                         -17.996    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3072_3327_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.722ns  (logic 4.850ns (25.905%)  route 13.872ns (74.095%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.539     6.616    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X72Y158        LUT3 (Prop_lut3_I0_O)        0.150     6.766 r  u_uart_debug/_ram_reg_0_255_21_21_i_9/O
                         net (fo=192, routed)         1.520     8.286    u_ram/_ram_reg_512_767_21_21/A0
    SLICE_X80Y160        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326     8.612 r  u_ram/_ram_reg_512_767_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.612    u_ram/_ram_reg_512_767_21_21/OD
    SLICE_X80Y160        MUXF7 (Prop_muxf7_I0_O)      0.241     8.853 r  u_ram/_ram_reg_512_767_21_21/F7.B/O
                         net (fo=1, routed)           0.000     8.853    u_ram/_ram_reg_512_767_21_21/O0
    SLICE_X80Y160        MUXF8 (Prop_muxf8_I0_O)      0.098     8.951 r  u_ram/_ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           1.009     9.960    u_ram/_ram_reg_512_767_21_21_n_0
    SLICE_X79Y166        LUT6 (Prop_lut6_I1_O)        0.319    10.279 r  u_ram/qout_r[21]_i_15__0/O
                         net (fo=1, routed)           0.000    10.279    u_ram/qout_r[21]_i_15__0_n_0
    SLICE_X79Y166        MUXF7 (Prop_muxf7_I0_O)      0.212    10.491 r  u_ram/qout_r_reg[21]_i_9/O
                         net (fo=1, routed)           0.752    11.243    u_ram/qout_r_reg[21]_i_9_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I1_O)        0.299    11.542 r  u_ram/qout_r[21]_i_5__0/O
                         net (fo=3, routed)           1.056    12.598    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[21]
    SLICE_X51Y170        LUT6 (Prop_lut6_I0_O)        0.124    12.722 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20/O
                         net (fo=1, routed)           0.514    13.235    u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20_n_0
    SLICE_X43Y170        LUT6 (Prop_lut6_I3_O)        0.124    13.359 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_12/O
                         net (fo=4, routed)           0.914    14.273    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[21]
    SLICE_X22Y165        LUT6 (Prop_lut6_I0_O)        0.124    14.397 f  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4/O
                         net (fo=1, routed)           0.561    14.958    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4_n_0
    SLICE_X22Y165        LUT6 (Prop_lut6_I5_O)        0.124    15.082 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_2/O
                         net (fo=6, routed)           1.408    16.491    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[21]
    SLICE_X61Y165        LUT6 (Prop_lut6_I1_O)        0.124    16.615 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_21_21_i_1/O
                         net (fo=64, routed)          1.371    17.985    u_ram/_ram_reg_3072_3327_21_21/D
    SLICE_X76Y156        RAMS64E                                      r  u_ram/_ram_reg_3072_3327_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.719    18.699    u_ram/_ram_reg_3072_3327_21_21/WCLK
    SLICE_X76Y156        RAMS64E                                      r  u_ram/_ram_reg_3072_3327_21_21/RAMS64E_A/CLK
                         clock pessimism              0.497    19.196    
                         clock uncertainty           -0.084    19.112    
    SLICE_X76Y156        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.387    u_ram/_ram_reg_3072_3327_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.387    
                         arrival time                         -17.985    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[21][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.299ns  (logic 4.994ns (25.877%)  route 14.305ns (74.123%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.878     8.927    u_ram/_ram_reg_768_1023_14_14/A0
    SLICE_X74Y191        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.051 r  u_ram/_ram_reg_768_1023_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.051    u_ram/_ram_reg_768_1023_14_14/OD
    SLICE_X74Y191        MUXF7 (Prop_muxf7_I0_O)      0.241     9.292 r  u_ram/_ram_reg_768_1023_14_14/F7.B/O
                         net (fo=1, routed)           0.000     9.292    u_ram/_ram_reg_768_1023_14_14/O0
    SLICE_X74Y191        MUXF8 (Prop_muxf8_I0_O)      0.098     9.390 r  u_ram/_ram_reg_768_1023_14_14/F8/O
                         net (fo=1, routed)           0.943    10.333    u_ram/_ram_reg_768_1023_14_14_n_0
    SLICE_X75Y187        LUT6 (Prop_lut6_I0_O)        0.319    10.652 r  u_ram/qout_r[14]_i_15__0/O
                         net (fo=1, routed)           0.000    10.652    u_ram/qout_r[14]_i_15__0_n_0
    SLICE_X75Y187        MUXF7 (Prop_muxf7_I0_O)      0.212    10.864 r  u_ram/qout_r_reg[14]_i_9/O
                         net (fo=1, routed)           0.922    11.786    u_ram/qout_r_reg[14]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    12.085 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.159    13.243    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X52Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.367 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.521    13.888    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X47Y170        LUT6 (Prop_lut6_I3_O)        0.124    14.012 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=5, routed)           0.799    14.810    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X33Y170        LUT6 (Prop_lut6_I5_O)        0.124    14.934 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23/O
                         net (fo=1, routed)           0.581    15.515    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23_n_0
    SLICE_X31Y166        LUT6 (Prop_lut6_I3_O)        0.124    15.639 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13/O
                         net (fo=1, routed)           0.307    15.946    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13_n_0
    SLICE_X28Y166        LUT6 (Prop_lut6_I4_O)        0.124    16.070 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5/O
                         net (fo=1, routed)           0.656    16.726    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5_n_0
    SLICE_X21Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.850 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_2/O
                         net (fo=35, routed)          1.158    18.008    u_tinyriscv/u_div/ex_reg_wdata_o[6]
    SLICE_X8Y147         LUT6 (Prop_lut6_I2_O)        0.124    18.132 r  u_tinyriscv/u_div/regs[21][6]_i_2/O
                         net (fo=1, routed)           0.306    18.438    u_tinyriscv/u_div/regs[21][6]_i_2_n_0
    SLICE_X8Y146         LUT5 (Prop_lut5_I0_O)        0.124    18.562 r  u_tinyriscv/u_div/regs[21][6]_i_1/O
                         net (fo=1, routed)           0.000    18.562    u_tinyriscv/u_regs/regs_reg[21][6]_0
    SLICE_X8Y146         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[21][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.508    18.487    u_tinyriscv/u_regs/clk_out1
    SLICE_X8Y146         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[21][6]/C
                         clock pessimism              0.488    18.976    
                         clock uncertainty           -0.084    18.892    
    SLICE_X8Y146         FDRE (Setup_fdre_C_D)        0.077    18.969    u_tinyriscv/u_regs/regs_reg[21][6]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -18.562    
  -------------------------------------------------------------------
                         slack                                  0.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_clint/data_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_csr_reg/mcause_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.647    -0.517    u_tinyriscv/u_clint/clk_out1
    SLICE_X11Y185        FDRE                                         r  u_tinyriscv/u_clint/data_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y185        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  u_tinyriscv/u_clint/data_o_reg[26]/Q
                         net (fo=1, routed)           0.087    -0.289    u_tinyriscv/u_id_ex/inst_ff/mie_reg[31]_0[26]
    SLICE_X10Y185        LUT4 (Prop_lut4_I3_O)        0.045    -0.244 r  u_tinyriscv/u_id_ex/inst_ff/mstatus[26]_i_1/O
                         net (fo=6, routed)           0.000    -0.244    u_tinyriscv/u_csr_reg/D[26]
    SLICE_X10Y185        FDRE                                         r  u_tinyriscv/u_csr_reg/mcause_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.921    -0.752    u_tinyriscv/u_csr_reg/clk_out1
    SLICE_X10Y185        FDRE                                         r  u_tinyriscv/u_csr_reg/mcause_reg[26]/C
                         clock pessimism              0.248    -0.504    
    SLICE_X10Y185        FDRE (Hold_fdre_C_D)         0.120    -0.384    u_tinyriscv/u_csr_reg/mcause_reg[26]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 spi_0/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/spi_status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.408%)  route 0.081ns (36.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.639    -0.525    spi_0/clk_out1
    SLICE_X55Y158        FDRE                                         r  spi_0/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  spi_0/en_reg/Q
                         net (fo=14, routed)          0.081    -0.302    spi_0/en
    SLICE_X55Y158        FDRE                                         r  spi_0/spi_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.913    -0.760    spi_0/clk_out1
    SLICE_X55Y158        FDRE                                         r  spi_0/spi_status_reg[0]/C
                         clock pessimism              0.235    -0.525    
    SLICE_X55Y158        FDRE (Hold_fdre_C_D)         0.075    -0.450    spi_0/spi_status_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_div/dividend_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_div/result_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.645    -0.519    u_tinyriscv/u_div/clk_out1
    SLICE_X32Y162        FDRE                                         r  u_tinyriscv/u_div/dividend_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  u_tinyriscv/u_div/dividend_r_reg[29]/Q
                         net (fo=3, routed)           0.077    -0.301    u_tinyriscv/u_div/in16[30]
    SLICE_X33Y162        LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  u_tinyriscv/u_div/result_o[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    u_tinyriscv/u_div/result_o1_in[29]
    SLICE_X33Y162        FDRE                                         r  u_tinyriscv/u_div/result_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.918    -0.755    u_tinyriscv/u_div/clk_out1
    SLICE_X33Y162        FDRE                                         r  u_tinyriscv/u_div/result_o_reg[29]/C
                         clock pessimism              0.249    -0.506    
    SLICE_X33Y162        FDRE (Hold_fdre_C_D)         0.091    -0.415    u_tinyriscv/u_div/result_o_reg[29]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 spi_0/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.269%)  route 0.083ns (30.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.644    -0.520    spi_0/clk_out1
    SLICE_X65Y155        FDRE                                         r  spi_0/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  spi_0/clk_cnt_reg[2]/Q
                         net (fo=6, routed)           0.083    -0.296    spi_0/clk_cnt_reg[2]
    SLICE_X64Y155        LUT6 (Prop_lut6_I2_O)        0.045    -0.251 r  spi_0/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    spi_0/clk_cnt[5]_i_1_n_0
    SLICE_X64Y155        FDRE                                         r  spi_0/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.920    -0.753    spi_0/clk_out1
    SLICE_X64Y155        FDRE                                         r  spi_0/clk_cnt_reg[5]/C
                         clock pessimism              0.246    -0.507    
    SLICE_X64Y155        FDRE (Hold_fdre_C_D)         0.092    -0.415    spi_0/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_0/uart_baud_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/rx_div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.465%)  route 0.354ns (65.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.639    -0.525    uart_0/clk_out1
    SLICE_X52Y158        FDSE                                         r  uart_0/uart_baud_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y158        FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  uart_0/uart_baud_reg[4]/Q
                         net (fo=4, routed)           0.354    -0.030    uart_0/uart_baud_reg_n_0_[4]
    SLICE_X49Y156        LUT3 (Prop_lut3_I2_O)        0.045     0.015 r  uart_0/rx_div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.015    uart_0/p_1_in[3]
    SLICE_X49Y156        FDRE                                         r  uart_0/rx_div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.917    -0.756    uart_0/clk_out1
    SLICE_X49Y156        FDRE                                         r  uart_0/rx_div_cnt_reg[3]/C
                         clock pessimism              0.500    -0.256    
    SLICE_X49Y156        FDRE (Hold_fdre_C_D)         0.107    -0.149    uart_0/rx_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/tx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.192ns (36.123%)  route 0.340ns (63.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.645    -0.519    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X41Y198        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y198        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  u_jtag_top/u_jtag_dm/tx/ack_reg/Q
                         net (fo=5, routed)           0.340    -0.038    u_jtag_top/u_jtag_dm/tx/ack_0
    SLICE_X52Y194        LUT4 (Prop_lut4_I1_O)        0.051     0.013 r  u_jtag_top/u_jtag_dm/tx/state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.013    u_jtag_top/u_jtag_dm/tx/state_next[2]
    SLICE_X52Y194        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.914    -0.759    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X52Y194        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/state_reg[2]/C
                         clock pessimism              0.500    -0.259    
    SLICE_X52Y194        FDCE (Hold_fdce_C_D)         0.107    -0.152    u_jtag_top/u_jtag_dm/tx/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_pc_reg/pc_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.637    -0.527    u_tinyriscv/u_pc_reg/clk_out1
    SLICE_X16Y175        FDRE                                         r  u_tinyriscv/u_pc_reg/pc_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_tinyriscv/u_pc_reg/pc_o_reg[11]/Q
                         net (fo=4, routed)           0.098    -0.288    u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[31]_1[11]
    SLICE_X17Y175        FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.910    -0.763    u_tinyriscv/u_if_id/inst_addr_ff/clk_out1
    SLICE_X17Y175        FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[11]/C
                         clock pessimism              0.249    -0.514    
    SLICE_X17Y175        FDRE (Hold_fdre_C_D)         0.057    -0.457    u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.681%)  route 0.137ns (49.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.643    -0.521    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X41Y191        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y191        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  u_jtag_top/u_jtag_dm/data0_reg[23]/Q
                         net (fo=2, routed)           0.137    -0.243    u_jtag_top/u_jtag_dm/data0_reg_n_0_[23]
    SLICE_X36Y191        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.920    -0.753    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X36Y191        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[23]/C
                         clock pessimism              0.271    -0.482    
    SLICE_X36Y191        FDCE (Hold_fdce_C_D)         0.070    -0.412    u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/tx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.394%)  route 0.340ns (64.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.645    -0.519    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X41Y198        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y198        FDCE (Prop_fdce_C_Q)         0.141    -0.378 f  u_jtag_top/u_jtag_dm/tx/ack_reg/Q
                         net (fo=5, routed)           0.340    -0.038    u_jtag_top/u_jtag_dm/tx/ack_0
    SLICE_X52Y194        LUT5 (Prop_lut5_I4_O)        0.045     0.007 r  u_jtag_top/u_jtag_dm/tx/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.007    u_jtag_top/u_jtag_dm/tx/state_next[1]
    SLICE_X52Y194        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.914    -0.759    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X52Y194        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/state_reg[1]/C
                         clock pessimism              0.500    -0.259    
    SLICE_X52Y194        FDCE (Hold_fdce_C_D)         0.092    -0.167    u_jtag_top/u_jtag_dm/tx/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.638    -0.526    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X47Y186        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y186        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  u_jtag_top/u_jtag_dm/data0_reg[26]/Q
                         net (fo=2, routed)           0.121    -0.264    u_jtag_top/u_jtag_dm/data0_reg_n_0_[26]
    SLICE_X47Y187        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.913    -0.760    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X47Y187        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[26]/C
                         clock pessimism              0.250    -0.510    
    SLICE_X47Y187        FDCE (Hold_fdce_C_D)         0.070    -0.440    u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk_100M_to_50M/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y161    gpio_0/gpio_ctrl_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X61Y164    gpio_0/gpio_ctrl_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X49Y165    gpio_0/gpio_ctrl_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y171    gpio_0/gpio_ctrl_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y164    gpio_0/gpio_ctrl_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y171    gpio_0/gpio_ctrl_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y168    gpio_0/gpio_ctrl_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y177    gpio_0/gpio_ctrl_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y147    u_ram/_ram_reg_1792_2047_29_29/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y187    u_ram/_ram_reg_512_767_12_12/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y187    u_ram/_ram_reg_512_767_12_12/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y187    u_ram/_ram_reg_512_767_12_12/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y187    u_ram/_ram_reg_512_767_12_12/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y185    u_ram/_ram_reg_512_767_13_13/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y185    u_ram/_ram_reg_512_767_13_13/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y185    u_ram/_ram_reg_512_767_13_13/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y185    u_ram/_ram_reg_512_767_13_13/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y188    u_ram/_ram_reg_512_767_14_14/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y147    u_ram/_ram_reg_1792_2047_29_29/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y160    u_ram/_ram_reg_1792_2047_30_30/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y160    u_ram/_ram_reg_1792_2047_30_30/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y151    u_ram/_ram_reg_512_767_11_11/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y151    u_ram/_ram_reg_512_767_11_11/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y185    u_ram/_ram_reg_512_767_13_13/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y185    u_rom/_rom_reg_2560_2815_16_16/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y185    u_rom/_rom_reg_2560_2815_16_16/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y185    u_rom/_rom_reg_2560_2815_16_16/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y185    u_rom/_rom_reg_2560_2815_16_16/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_100M_to_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[26][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.499ns  (logic 4.994ns (25.611%)  route 14.505ns (74.389%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.878     8.927    u_ram/_ram_reg_768_1023_14_14/A0
    SLICE_X74Y191        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.051 r  u_ram/_ram_reg_768_1023_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.051    u_ram/_ram_reg_768_1023_14_14/OD
    SLICE_X74Y191        MUXF7 (Prop_muxf7_I0_O)      0.241     9.292 r  u_ram/_ram_reg_768_1023_14_14/F7.B/O
                         net (fo=1, routed)           0.000     9.292    u_ram/_ram_reg_768_1023_14_14/O0
    SLICE_X74Y191        MUXF8 (Prop_muxf8_I0_O)      0.098     9.390 r  u_ram/_ram_reg_768_1023_14_14/F8/O
                         net (fo=1, routed)           0.943    10.333    u_ram/_ram_reg_768_1023_14_14_n_0
    SLICE_X75Y187        LUT6 (Prop_lut6_I0_O)        0.319    10.652 r  u_ram/qout_r[14]_i_15__0/O
                         net (fo=1, routed)           0.000    10.652    u_ram/qout_r[14]_i_15__0_n_0
    SLICE_X75Y187        MUXF7 (Prop_muxf7_I0_O)      0.212    10.864 r  u_ram/qout_r_reg[14]_i_9/O
                         net (fo=1, routed)           0.922    11.786    u_ram/qout_r_reg[14]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    12.085 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.159    13.243    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X52Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.367 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.521    13.888    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X47Y170        LUT6 (Prop_lut6_I3_O)        0.124    14.012 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=5, routed)           0.799    14.810    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X33Y170        LUT6 (Prop_lut6_I5_O)        0.124    14.934 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23/O
                         net (fo=1, routed)           0.581    15.515    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23_n_0
    SLICE_X31Y166        LUT6 (Prop_lut6_I3_O)        0.124    15.639 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13/O
                         net (fo=1, routed)           0.307    15.946    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13_n_0
    SLICE_X28Y166        LUT6 (Prop_lut6_I4_O)        0.124    16.070 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5/O
                         net (fo=1, routed)           0.656    16.726    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5_n_0
    SLICE_X21Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.850 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_2/O
                         net (fo=35, routed)          1.168    18.018    u_tinyriscv/u_div/ex_reg_wdata_o[6]
    SLICE_X8Y147         LUT6 (Prop_lut6_I2_O)        0.124    18.142 r  u_tinyriscv/u_div/regs[26][6]_i_2/O
                         net (fo=1, routed)           0.496    18.639    u_tinyriscv/u_div/regs[26][6]_i_2_n_0
    SLICE_X8Y147         LUT5 (Prop_lut5_I0_O)        0.124    18.763 r  u_tinyriscv/u_div/regs[26][6]_i_1/O
                         net (fo=1, routed)           0.000    18.763    u_tinyriscv/u_regs/regs_reg[26][6]_0
    SLICE_X8Y147         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[26][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.509    18.488    u_tinyriscv/u_regs/clk_out1
    SLICE_X8Y147         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[26][6]/C
                         clock pessimism              0.488    18.977    
                         clock uncertainty           -0.082    18.895    
    SLICE_X8Y147         FDRE (Setup_fdre_C_D)        0.077    18.972    u_tinyriscv/u_regs/regs_reg[26][6]
  -------------------------------------------------------------------
                         required time                         18.972    
                         arrival time                         -18.763    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3328_3583_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.806ns  (logic 4.850ns (25.790%)  route 13.956ns (74.210%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 18.700 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.539     6.616    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X72Y158        LUT3 (Prop_lut3_I0_O)        0.150     6.766 r  u_uart_debug/_ram_reg_0_255_21_21_i_9/O
                         net (fo=192, routed)         1.520     8.286    u_ram/_ram_reg_512_767_21_21/A0
    SLICE_X80Y160        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326     8.612 r  u_ram/_ram_reg_512_767_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.612    u_ram/_ram_reg_512_767_21_21/OD
    SLICE_X80Y160        MUXF7 (Prop_muxf7_I0_O)      0.241     8.853 r  u_ram/_ram_reg_512_767_21_21/F7.B/O
                         net (fo=1, routed)           0.000     8.853    u_ram/_ram_reg_512_767_21_21/O0
    SLICE_X80Y160        MUXF8 (Prop_muxf8_I0_O)      0.098     8.951 r  u_ram/_ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           1.009     9.960    u_ram/_ram_reg_512_767_21_21_n_0
    SLICE_X79Y166        LUT6 (Prop_lut6_I1_O)        0.319    10.279 r  u_ram/qout_r[21]_i_15__0/O
                         net (fo=1, routed)           0.000    10.279    u_ram/qout_r[21]_i_15__0_n_0
    SLICE_X79Y166        MUXF7 (Prop_muxf7_I0_O)      0.212    10.491 r  u_ram/qout_r_reg[21]_i_9/O
                         net (fo=1, routed)           0.752    11.243    u_ram/qout_r_reg[21]_i_9_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I1_O)        0.299    11.542 r  u_ram/qout_r[21]_i_5__0/O
                         net (fo=3, routed)           1.056    12.598    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[21]
    SLICE_X51Y170        LUT6 (Prop_lut6_I0_O)        0.124    12.722 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20/O
                         net (fo=1, routed)           0.514    13.235    u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20_n_0
    SLICE_X43Y170        LUT6 (Prop_lut6_I3_O)        0.124    13.359 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_12/O
                         net (fo=4, routed)           0.914    14.273    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[21]
    SLICE_X22Y165        LUT6 (Prop_lut6_I0_O)        0.124    14.397 f  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4/O
                         net (fo=1, routed)           0.561    14.958    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4_n_0
    SLICE_X22Y165        LUT6 (Prop_lut6_I5_O)        0.124    15.082 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_2/O
                         net (fo=6, routed)           1.408    16.491    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[21]
    SLICE_X61Y165        LUT6 (Prop_lut6_I1_O)        0.124    16.615 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_21_21_i_1/O
                         net (fo=64, routed)          1.455    18.069    u_ram/_ram_reg_3328_3583_21_21/D
    SLICE_X78Y156        RAMS64E                                      r  u_ram/_ram_reg_3328_3583_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.720    18.700    u_ram/_ram_reg_3328_3583_21_21/WCLK
    SLICE_X78Y156        RAMS64E                                      r  u_ram/_ram_reg_3328_3583_21_21/RAMS64E_A/CLK
                         clock pessimism              0.497    19.197    
                         clock uncertainty           -0.082    19.115    
    SLICE_X78Y156        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.390    u_ram/_ram_reg_3328_3583_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.390    
                         arrival time                         -18.069    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 4.994ns (25.841%)  route 14.332ns (74.159%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.878     8.927    u_ram/_ram_reg_768_1023_14_14/A0
    SLICE_X74Y191        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.051 r  u_ram/_ram_reg_768_1023_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.051    u_ram/_ram_reg_768_1023_14_14/OD
    SLICE_X74Y191        MUXF7 (Prop_muxf7_I0_O)      0.241     9.292 r  u_ram/_ram_reg_768_1023_14_14/F7.B/O
                         net (fo=1, routed)           0.000     9.292    u_ram/_ram_reg_768_1023_14_14/O0
    SLICE_X74Y191        MUXF8 (Prop_muxf8_I0_O)      0.098     9.390 r  u_ram/_ram_reg_768_1023_14_14/F8/O
                         net (fo=1, routed)           0.943    10.333    u_ram/_ram_reg_768_1023_14_14_n_0
    SLICE_X75Y187        LUT6 (Prop_lut6_I0_O)        0.319    10.652 r  u_ram/qout_r[14]_i_15__0/O
                         net (fo=1, routed)           0.000    10.652    u_ram/qout_r[14]_i_15__0_n_0
    SLICE_X75Y187        MUXF7 (Prop_muxf7_I0_O)      0.212    10.864 r  u_ram/qout_r_reg[14]_i_9/O
                         net (fo=1, routed)           0.922    11.786    u_ram/qout_r_reg[14]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    12.085 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.159    13.243    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X52Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.367 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.521    13.888    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X47Y170        LUT6 (Prop_lut6_I3_O)        0.124    14.012 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=5, routed)           0.799    14.810    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X33Y170        LUT6 (Prop_lut6_I5_O)        0.124    14.934 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23/O
                         net (fo=1, routed)           0.581    15.515    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23_n_0
    SLICE_X31Y166        LUT6 (Prop_lut6_I3_O)        0.124    15.639 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13/O
                         net (fo=1, routed)           0.307    15.946    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13_n_0
    SLICE_X28Y166        LUT6 (Prop_lut6_I4_O)        0.124    16.070 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5/O
                         net (fo=1, routed)           0.656    16.726    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5_n_0
    SLICE_X21Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.850 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_2/O
                         net (fo=35, routed)          1.088    17.938    u_tinyriscv/u_div/ex_reg_wdata_o[6]
    SLICE_X15Y147        LUT6 (Prop_lut6_I5_O)        0.124    18.062 r  u_tinyriscv/u_div/regs[6][6]_i_2/O
                         net (fo=1, routed)           0.403    18.465    u_tinyriscv/u_div/regs[6][6]_i_2_n_0
    SLICE_X15Y147        LUT5 (Prop_lut5_I0_O)        0.124    18.589 r  u_tinyriscv/u_div/regs[6][6]_i_1/O
                         net (fo=1, routed)           0.000    18.589    u_tinyriscv/u_regs/regs_reg[6][6]_0
    SLICE_X15Y147        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.509    18.488    u_tinyriscv/u_regs/clk_out1
    SLICE_X15Y147        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[6][6]/C
                         clock pessimism              0.488    18.977    
                         clock uncertainty           -0.082    18.895    
    SLICE_X15Y147        FDRE (Setup_fdre_C_D)        0.029    18.924    u_tinyriscv/u_regs/regs_reg[6][6]
  -------------------------------------------------------------------
                         required time                         18.924    
                         arrival time                         -18.589    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_256_511_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.764ns  (logic 4.622ns (24.633%)  route 14.142ns (75.367%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.898     8.946    u_ram/_ram_reg_256_511_13_13/A0
    SLICE_X76Y190        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.070 r  u_ram/_ram_reg_256_511_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.070    u_ram/_ram_reg_256_511_13_13/OD
    SLICE_X76Y190        MUXF7 (Prop_muxf7_I0_O)      0.241     9.311 r  u_ram/_ram_reg_256_511_13_13/F7.B/O
                         net (fo=1, routed)           0.000     9.311    u_ram/_ram_reg_256_511_13_13/O0
    SLICE_X76Y190        MUXF8 (Prop_muxf8_I0_O)      0.098     9.409 r  u_ram/_ram_reg_256_511_13_13/F8/O
                         net (fo=1, routed)           0.759    10.168    u_ram/_ram_reg_256_511_13_13_n_0
    SLICE_X75Y185        LUT6 (Prop_lut6_I3_O)        0.319    10.487 r  u_ram/qout_r[13]_i_15__0/O
                         net (fo=1, routed)           0.000    10.487    u_ram/qout_r[13]_i_15__0_n_0
    SLICE_X75Y185        MUXF7 (Prop_muxf7_I0_O)      0.212    10.699 r  u_ram/qout_r_reg[13]_i_9/O
                         net (fo=1, routed)           0.749    11.448    u_ram/qout_r_reg[13]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    11.747 r  u_ram/qout_r[13]_i_5__0/O
                         net (fo=3, routed)           1.256    13.003    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[13]
    SLICE_X44Y172        LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_5/O
                         net (fo=1, routed)           0.576    13.703    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_5_n_0
    SLICE_X43Y168        LUT6 (Prop_lut6_I3_O)        0.124    13.827 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_4/O
                         net (fo=5, routed)           0.509    14.336    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[13]
    SLICE_X36Y168        LUT6 (Prop_lut6_I5_O)        0.124    14.460 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_3/O
                         net (fo=1, routed)           0.340    14.800    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_3_n_0
    SLICE_X37Y168        LUT6 (Prop_lut6_I1_O)        0.124    14.924 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_2/O
                         net (fo=6, routed)           1.262    16.186    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[13]
    SLICE_X63Y170        LUT6 (Prop_lut6_I1_O)        0.124    16.310 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_13_13_i_1/O
                         net (fo=64, routed)          1.717    18.027    u_ram/_ram_reg_256_511_13_13/D
    SLICE_X76Y190        RAMS64E                                      r  u_ram/_ram_reg_256_511_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.717    18.697    u_ram/_ram_reg_256_511_13_13/WCLK
    SLICE_X76Y190        RAMS64E                                      r  u_ram/_ram_reg_256_511_13_13/RAMS64E_A/CLK
                         clock pessimism              0.497    19.194    
                         clock uncertainty           -0.082    19.112    
    SLICE_X76Y190        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.387    u_ram/_ram_reg_256_511_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.387    
                         arrival time                         -18.027    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3840_4095_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.764ns  (logic 4.850ns (25.848%)  route 13.914ns (74.152%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.539     6.616    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X72Y158        LUT3 (Prop_lut3_I0_O)        0.150     6.766 r  u_uart_debug/_ram_reg_0_255_21_21_i_9/O
                         net (fo=192, routed)         1.520     8.286    u_ram/_ram_reg_512_767_21_21/A0
    SLICE_X80Y160        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326     8.612 r  u_ram/_ram_reg_512_767_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.612    u_ram/_ram_reg_512_767_21_21/OD
    SLICE_X80Y160        MUXF7 (Prop_muxf7_I0_O)      0.241     8.853 r  u_ram/_ram_reg_512_767_21_21/F7.B/O
                         net (fo=1, routed)           0.000     8.853    u_ram/_ram_reg_512_767_21_21/O0
    SLICE_X80Y160        MUXF8 (Prop_muxf8_I0_O)      0.098     8.951 r  u_ram/_ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           1.009     9.960    u_ram/_ram_reg_512_767_21_21_n_0
    SLICE_X79Y166        LUT6 (Prop_lut6_I1_O)        0.319    10.279 r  u_ram/qout_r[21]_i_15__0/O
                         net (fo=1, routed)           0.000    10.279    u_ram/qout_r[21]_i_15__0_n_0
    SLICE_X79Y166        MUXF7 (Prop_muxf7_I0_O)      0.212    10.491 r  u_ram/qout_r_reg[21]_i_9/O
                         net (fo=1, routed)           0.752    11.243    u_ram/qout_r_reg[21]_i_9_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I1_O)        0.299    11.542 r  u_ram/qout_r[21]_i_5__0/O
                         net (fo=3, routed)           1.056    12.598    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[21]
    SLICE_X51Y170        LUT6 (Prop_lut6_I0_O)        0.124    12.722 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20/O
                         net (fo=1, routed)           0.514    13.235    u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20_n_0
    SLICE_X43Y170        LUT6 (Prop_lut6_I3_O)        0.124    13.359 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_12/O
                         net (fo=4, routed)           0.914    14.273    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[21]
    SLICE_X22Y165        LUT6 (Prop_lut6_I0_O)        0.124    14.397 f  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4/O
                         net (fo=1, routed)           0.561    14.958    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4_n_0
    SLICE_X22Y165        LUT6 (Prop_lut6_I5_O)        0.124    15.082 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_2/O
                         net (fo=6, routed)           1.408    16.491    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[21]
    SLICE_X61Y165        LUT6 (Prop_lut6_I1_O)        0.124    16.615 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_21_21_i_1/O
                         net (fo=64, routed)          1.413    18.027    u_ram/_ram_reg_3840_4095_21_21/D
    SLICE_X78Y158        RAMS64E                                      r  u_ram/_ram_reg_3840_4095_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.719    18.699    u_ram/_ram_reg_3840_4095_21_21/WCLK
    SLICE_X78Y158        RAMS64E                                      r  u_ram/_ram_reg_3840_4095_21_21/RAMS64E_A/CLK
                         clock pessimism              0.497    19.196    
                         clock uncertainty           -0.082    19.114    
    SLICE_X78Y158        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.389    u_ram/_ram_reg_3840_4095_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                         -18.027    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3584_3839_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.749ns  (logic 4.622ns (24.652%)  route 14.127ns (75.348%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.878     8.927    u_ram/_ram_reg_768_1023_14_14/A0
    SLICE_X74Y191        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.051 r  u_ram/_ram_reg_768_1023_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.051    u_ram/_ram_reg_768_1023_14_14/OD
    SLICE_X74Y191        MUXF7 (Prop_muxf7_I0_O)      0.241     9.292 r  u_ram/_ram_reg_768_1023_14_14/F7.B/O
                         net (fo=1, routed)           0.000     9.292    u_ram/_ram_reg_768_1023_14_14/O0
    SLICE_X74Y191        MUXF8 (Prop_muxf8_I0_O)      0.098     9.390 r  u_ram/_ram_reg_768_1023_14_14/F8/O
                         net (fo=1, routed)           0.943    10.333    u_ram/_ram_reg_768_1023_14_14_n_0
    SLICE_X75Y187        LUT6 (Prop_lut6_I0_O)        0.319    10.652 r  u_ram/qout_r[14]_i_15__0/O
                         net (fo=1, routed)           0.000    10.652    u_ram/qout_r[14]_i_15__0_n_0
    SLICE_X75Y187        MUXF7 (Prop_muxf7_I0_O)      0.212    10.864 r  u_ram/qout_r_reg[14]_i_9/O
                         net (fo=1, routed)           0.922    11.786    u_ram/qout_r_reg[14]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    12.085 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.159    13.243    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X52Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.367 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.521    13.888    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X47Y170        LUT6 (Prop_lut6_I3_O)        0.124    14.012 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=5, routed)           0.595    14.607    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X43Y172        LUT6 (Prop_lut6_I3_O)        0.124    14.731 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_3/O
                         net (fo=1, routed)           0.151    14.882    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_3_n_0
    SLICE_X43Y172        LUT6 (Prop_lut6_I1_O)        0.124    15.006 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_2/O
                         net (fo=6, routed)           1.255    16.261    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[14]
    SLICE_X64Y172        LUT6 (Prop_lut6_I1_O)        0.124    16.385 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_14_14_i_1/O
                         net (fo=64, routed)          1.627    18.012    u_ram/_ram_reg_3584_3839_14_14/D
    SLICE_X80Y189        RAMS64E                                      r  u_ram/_ram_reg_3584_3839_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.718    18.698    u_ram/_ram_reg_3584_3839_14_14/WCLK
    SLICE_X80Y189        RAMS64E                                      r  u_ram/_ram_reg_3584_3839_14_14/RAMS64E_A/CLK
                         clock pessimism              0.497    19.195    
                         clock uncertainty           -0.082    19.113    
    SLICE_X80Y189        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.388    u_ram/_ram_reg_3584_3839_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.388    
                         arrival time                         -18.012    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3840_4095_12_12/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.733ns  (logic 4.622ns (24.674%)  route 14.111ns (75.326%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.838     8.886    u_ram/_ram_reg_512_767_12_12/A0
    SLICE_X80Y187        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.010 r  u_ram/_ram_reg_512_767_12_12/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.010    u_ram/_ram_reg_512_767_12_12/OD
    SLICE_X80Y187        MUXF7 (Prop_muxf7_I0_O)      0.241     9.251 r  u_ram/_ram_reg_512_767_12_12/F7.B/O
                         net (fo=1, routed)           0.000     9.251    u_ram/_ram_reg_512_767_12_12/O0
    SLICE_X80Y187        MUXF8 (Prop_muxf8_I0_O)      0.098     9.349 r  u_ram/_ram_reg_512_767_12_12/F8/O
                         net (fo=1, routed)           0.969    10.318    u_ram/_ram_reg_512_767_12_12_n_0
    SLICE_X79Y182        LUT6 (Prop_lut6_I1_O)        0.319    10.637 r  u_ram/qout_r[12]_i_15__0/O
                         net (fo=1, routed)           0.000    10.637    u_ram/qout_r[12]_i_15__0_n_0
    SLICE_X79Y182        MUXF7 (Prop_muxf7_I0_O)      0.212    10.849 r  u_ram/qout_r_reg[12]_i_9/O
                         net (fo=1, routed)           1.364    12.214    u_ram/qout_r_reg[12]_i_9_n_0
    SLICE_X57Y182        LUT6 (Prop_lut6_I1_O)        0.299    12.513 r  u_ram/qout_r[12]_i_5__0/O
                         net (fo=3, routed)           0.937    13.449    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[12]
    SLICE_X48Y171        LUT6 (Prop_lut6_I0_O)        0.124    13.573 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_5/O
                         net (fo=1, routed)           0.455    14.028    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_5_n_0
    SLICE_X41Y171        LUT6 (Prop_lut6_I3_O)        0.124    14.152 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_4/O
                         net (fo=5, routed)           0.466    14.618    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[12]
    SLICE_X39Y173        LUT6 (Prop_lut6_I3_O)        0.124    14.742 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_3/O
                         net (fo=1, routed)           0.448    15.190    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_3_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I1_O)        0.124    15.314 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_2/O
                         net (fo=6, routed)           0.815    16.128    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[12]
    SLICE_X49Y178        LUT6 (Prop_lut6_I1_O)        0.124    16.252 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_12_12_i_1/O
                         net (fo=64, routed)          1.744    17.996    u_ram/_ram_reg_3840_4095_12_12/D
    SLICE_X78Y189        RAMS64E                                      r  u_ram/_ram_reg_3840_4095_12_12/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.718    18.698    u_ram/_ram_reg_3840_4095_12_12/WCLK
    SLICE_X78Y189        RAMS64E                                      r  u_ram/_ram_reg_3840_4095_12_12/RAMS64E_A/CLK
                         clock pessimism              0.497    19.195    
                         clock uncertainty           -0.082    19.113    
    SLICE_X78Y189        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.388    u_ram/_ram_reg_3840_4095_12_12/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.388    
                         arrival time                         -17.996    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3328_3583_12_12/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.733ns  (logic 4.622ns (24.673%)  route 14.111ns (75.327%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.838     8.886    u_ram/_ram_reg_512_767_12_12/A0
    SLICE_X80Y187        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.010 r  u_ram/_ram_reg_512_767_12_12/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.010    u_ram/_ram_reg_512_767_12_12/OD
    SLICE_X80Y187        MUXF7 (Prop_muxf7_I0_O)      0.241     9.251 r  u_ram/_ram_reg_512_767_12_12/F7.B/O
                         net (fo=1, routed)           0.000     9.251    u_ram/_ram_reg_512_767_12_12/O0
    SLICE_X80Y187        MUXF8 (Prop_muxf8_I0_O)      0.098     9.349 r  u_ram/_ram_reg_512_767_12_12/F8/O
                         net (fo=1, routed)           0.969    10.318    u_ram/_ram_reg_512_767_12_12_n_0
    SLICE_X79Y182        LUT6 (Prop_lut6_I1_O)        0.319    10.637 r  u_ram/qout_r[12]_i_15__0/O
                         net (fo=1, routed)           0.000    10.637    u_ram/qout_r[12]_i_15__0_n_0
    SLICE_X79Y182        MUXF7 (Prop_muxf7_I0_O)      0.212    10.849 r  u_ram/qout_r_reg[12]_i_9/O
                         net (fo=1, routed)           1.364    12.214    u_ram/qout_r_reg[12]_i_9_n_0
    SLICE_X57Y182        LUT6 (Prop_lut6_I1_O)        0.299    12.513 r  u_ram/qout_r[12]_i_5__0/O
                         net (fo=3, routed)           0.937    13.449    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[12]
    SLICE_X48Y171        LUT6 (Prop_lut6_I0_O)        0.124    13.573 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_5/O
                         net (fo=1, routed)           0.455    14.028    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_5_n_0
    SLICE_X41Y171        LUT6 (Prop_lut6_I3_O)        0.124    14.152 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_4/O
                         net (fo=5, routed)           0.466    14.618    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[12]
    SLICE_X39Y173        LUT6 (Prop_lut6_I3_O)        0.124    14.742 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_3/O
                         net (fo=1, routed)           0.448    15.190    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_3_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I1_O)        0.124    15.314 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_2/O
                         net (fo=6, routed)           0.815    16.128    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[12]
    SLICE_X49Y178        LUT6 (Prop_lut6_I1_O)        0.124    16.252 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_12_12_i_1/O
                         net (fo=64, routed)          1.744    17.996    u_ram/_ram_reg_3328_3583_12_12/D
    SLICE_X78Y191        RAMS64E                                      r  u_ram/_ram_reg_3328_3583_12_12/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.719    18.699    u_ram/_ram_reg_3328_3583_12_12/WCLK
    SLICE_X78Y191        RAMS64E                                      r  u_ram/_ram_reg_3328_3583_12_12/RAMS64E_A/CLK
                         clock pessimism              0.497    19.196    
                         clock uncertainty           -0.082    19.114    
    SLICE_X78Y191        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.389    u_ram/_ram_reg_3328_3583_12_12/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                         -17.996    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3072_3327_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.722ns  (logic 4.850ns (25.905%)  route 13.872ns (74.095%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.539     6.616    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X72Y158        LUT3 (Prop_lut3_I0_O)        0.150     6.766 r  u_uart_debug/_ram_reg_0_255_21_21_i_9/O
                         net (fo=192, routed)         1.520     8.286    u_ram/_ram_reg_512_767_21_21/A0
    SLICE_X80Y160        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326     8.612 r  u_ram/_ram_reg_512_767_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.612    u_ram/_ram_reg_512_767_21_21/OD
    SLICE_X80Y160        MUXF7 (Prop_muxf7_I0_O)      0.241     8.853 r  u_ram/_ram_reg_512_767_21_21/F7.B/O
                         net (fo=1, routed)           0.000     8.853    u_ram/_ram_reg_512_767_21_21/O0
    SLICE_X80Y160        MUXF8 (Prop_muxf8_I0_O)      0.098     8.951 r  u_ram/_ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           1.009     9.960    u_ram/_ram_reg_512_767_21_21_n_0
    SLICE_X79Y166        LUT6 (Prop_lut6_I1_O)        0.319    10.279 r  u_ram/qout_r[21]_i_15__0/O
                         net (fo=1, routed)           0.000    10.279    u_ram/qout_r[21]_i_15__0_n_0
    SLICE_X79Y166        MUXF7 (Prop_muxf7_I0_O)      0.212    10.491 r  u_ram/qout_r_reg[21]_i_9/O
                         net (fo=1, routed)           0.752    11.243    u_ram/qout_r_reg[21]_i_9_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I1_O)        0.299    11.542 r  u_ram/qout_r[21]_i_5__0/O
                         net (fo=3, routed)           1.056    12.598    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[21]
    SLICE_X51Y170        LUT6 (Prop_lut6_I0_O)        0.124    12.722 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20/O
                         net (fo=1, routed)           0.514    13.235    u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20_n_0
    SLICE_X43Y170        LUT6 (Prop_lut6_I3_O)        0.124    13.359 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_12/O
                         net (fo=4, routed)           0.914    14.273    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[21]
    SLICE_X22Y165        LUT6 (Prop_lut6_I0_O)        0.124    14.397 f  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4/O
                         net (fo=1, routed)           0.561    14.958    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4_n_0
    SLICE_X22Y165        LUT6 (Prop_lut6_I5_O)        0.124    15.082 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_2/O
                         net (fo=6, routed)           1.408    16.491    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[21]
    SLICE_X61Y165        LUT6 (Prop_lut6_I1_O)        0.124    16.615 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_21_21_i_1/O
                         net (fo=64, routed)          1.371    17.985    u_ram/_ram_reg_3072_3327_21_21/D
    SLICE_X76Y156        RAMS64E                                      r  u_ram/_ram_reg_3072_3327_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.719    18.699    u_ram/_ram_reg_3072_3327_21_21/WCLK
    SLICE_X76Y156        RAMS64E                                      r  u_ram/_ram_reg_3072_3327_21_21/RAMS64E_A/CLK
                         clock pessimism              0.497    19.196    
                         clock uncertainty           -0.082    19.114    
    SLICE_X76Y156        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.389    u_ram/_ram_reg_3072_3327_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                         -17.985    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[21][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.299ns  (logic 4.994ns (25.877%)  route 14.305ns (74.123%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.878     8.927    u_ram/_ram_reg_768_1023_14_14/A0
    SLICE_X74Y191        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.051 r  u_ram/_ram_reg_768_1023_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.051    u_ram/_ram_reg_768_1023_14_14/OD
    SLICE_X74Y191        MUXF7 (Prop_muxf7_I0_O)      0.241     9.292 r  u_ram/_ram_reg_768_1023_14_14/F7.B/O
                         net (fo=1, routed)           0.000     9.292    u_ram/_ram_reg_768_1023_14_14/O0
    SLICE_X74Y191        MUXF8 (Prop_muxf8_I0_O)      0.098     9.390 r  u_ram/_ram_reg_768_1023_14_14/F8/O
                         net (fo=1, routed)           0.943    10.333    u_ram/_ram_reg_768_1023_14_14_n_0
    SLICE_X75Y187        LUT6 (Prop_lut6_I0_O)        0.319    10.652 r  u_ram/qout_r[14]_i_15__0/O
                         net (fo=1, routed)           0.000    10.652    u_ram/qout_r[14]_i_15__0_n_0
    SLICE_X75Y187        MUXF7 (Prop_muxf7_I0_O)      0.212    10.864 r  u_ram/qout_r_reg[14]_i_9/O
                         net (fo=1, routed)           0.922    11.786    u_ram/qout_r_reg[14]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    12.085 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.159    13.243    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X52Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.367 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.521    13.888    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X47Y170        LUT6 (Prop_lut6_I3_O)        0.124    14.012 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=5, routed)           0.799    14.810    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X33Y170        LUT6 (Prop_lut6_I5_O)        0.124    14.934 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23/O
                         net (fo=1, routed)           0.581    15.515    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23_n_0
    SLICE_X31Y166        LUT6 (Prop_lut6_I3_O)        0.124    15.639 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13/O
                         net (fo=1, routed)           0.307    15.946    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13_n_0
    SLICE_X28Y166        LUT6 (Prop_lut6_I4_O)        0.124    16.070 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5/O
                         net (fo=1, routed)           0.656    16.726    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5_n_0
    SLICE_X21Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.850 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_2/O
                         net (fo=35, routed)          1.158    18.008    u_tinyriscv/u_div/ex_reg_wdata_o[6]
    SLICE_X8Y147         LUT6 (Prop_lut6_I2_O)        0.124    18.132 r  u_tinyriscv/u_div/regs[21][6]_i_2/O
                         net (fo=1, routed)           0.306    18.438    u_tinyriscv/u_div/regs[21][6]_i_2_n_0
    SLICE_X8Y146         LUT5 (Prop_lut5_I0_O)        0.124    18.562 r  u_tinyriscv/u_div/regs[21][6]_i_1/O
                         net (fo=1, routed)           0.000    18.562    u_tinyriscv/u_regs/regs_reg[21][6]_0
    SLICE_X8Y146         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[21][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.508    18.487    u_tinyriscv/u_regs/clk_out1
    SLICE_X8Y146         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[21][6]/C
                         clock pessimism              0.488    18.976    
                         clock uncertainty           -0.082    18.894    
    SLICE_X8Y146         FDRE (Setup_fdre_C_D)        0.077    18.971    u_tinyriscv/u_regs/regs_reg[21][6]
  -------------------------------------------------------------------
                         required time                         18.971    
                         arrival time                         -18.562    
  -------------------------------------------------------------------
                         slack                                  0.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_clint/data_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_csr_reg/mcause_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.647    -0.517    u_tinyriscv/u_clint/clk_out1
    SLICE_X11Y185        FDRE                                         r  u_tinyriscv/u_clint/data_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y185        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  u_tinyriscv/u_clint/data_o_reg[26]/Q
                         net (fo=1, routed)           0.087    -0.289    u_tinyriscv/u_id_ex/inst_ff/mie_reg[31]_0[26]
    SLICE_X10Y185        LUT4 (Prop_lut4_I3_O)        0.045    -0.244 r  u_tinyriscv/u_id_ex/inst_ff/mstatus[26]_i_1/O
                         net (fo=6, routed)           0.000    -0.244    u_tinyriscv/u_csr_reg/D[26]
    SLICE_X10Y185        FDRE                                         r  u_tinyriscv/u_csr_reg/mcause_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.921    -0.752    u_tinyriscv/u_csr_reg/clk_out1
    SLICE_X10Y185        FDRE                                         r  u_tinyriscv/u_csr_reg/mcause_reg[26]/C
                         clock pessimism              0.248    -0.504    
    SLICE_X10Y185        FDRE (Hold_fdre_C_D)         0.120    -0.384    u_tinyriscv/u_csr_reg/mcause_reg[26]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 spi_0/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/spi_status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.408%)  route 0.081ns (36.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.639    -0.525    spi_0/clk_out1
    SLICE_X55Y158        FDRE                                         r  spi_0/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  spi_0/en_reg/Q
                         net (fo=14, routed)          0.081    -0.302    spi_0/en
    SLICE_X55Y158        FDRE                                         r  spi_0/spi_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.913    -0.760    spi_0/clk_out1
    SLICE_X55Y158        FDRE                                         r  spi_0/spi_status_reg[0]/C
                         clock pessimism              0.235    -0.525    
    SLICE_X55Y158        FDRE (Hold_fdre_C_D)         0.075    -0.450    spi_0/spi_status_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_div/dividend_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_div/result_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.645    -0.519    u_tinyriscv/u_div/clk_out1
    SLICE_X32Y162        FDRE                                         r  u_tinyriscv/u_div/dividend_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  u_tinyriscv/u_div/dividend_r_reg[29]/Q
                         net (fo=3, routed)           0.077    -0.301    u_tinyriscv/u_div/in16[30]
    SLICE_X33Y162        LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  u_tinyriscv/u_div/result_o[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    u_tinyriscv/u_div/result_o1_in[29]
    SLICE_X33Y162        FDRE                                         r  u_tinyriscv/u_div/result_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.918    -0.755    u_tinyriscv/u_div/clk_out1
    SLICE_X33Y162        FDRE                                         r  u_tinyriscv/u_div/result_o_reg[29]/C
                         clock pessimism              0.249    -0.506    
    SLICE_X33Y162        FDRE (Hold_fdre_C_D)         0.091    -0.415    u_tinyriscv/u_div/result_o_reg[29]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 spi_0/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.269%)  route 0.083ns (30.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.644    -0.520    spi_0/clk_out1
    SLICE_X65Y155        FDRE                                         r  spi_0/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  spi_0/clk_cnt_reg[2]/Q
                         net (fo=6, routed)           0.083    -0.296    spi_0/clk_cnt_reg[2]
    SLICE_X64Y155        LUT6 (Prop_lut6_I2_O)        0.045    -0.251 r  spi_0/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    spi_0/clk_cnt[5]_i_1_n_0
    SLICE_X64Y155        FDRE                                         r  spi_0/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.920    -0.753    spi_0/clk_out1
    SLICE_X64Y155        FDRE                                         r  spi_0/clk_cnt_reg[5]/C
                         clock pessimism              0.246    -0.507    
    SLICE_X64Y155        FDRE (Hold_fdre_C_D)         0.092    -0.415    spi_0/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_0/uart_baud_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/rx_div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.465%)  route 0.354ns (65.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.639    -0.525    uart_0/clk_out1
    SLICE_X52Y158        FDSE                                         r  uart_0/uart_baud_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y158        FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  uart_0/uart_baud_reg[4]/Q
                         net (fo=4, routed)           0.354    -0.030    uart_0/uart_baud_reg_n_0_[4]
    SLICE_X49Y156        LUT3 (Prop_lut3_I2_O)        0.045     0.015 r  uart_0/rx_div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.015    uart_0/p_1_in[3]
    SLICE_X49Y156        FDRE                                         r  uart_0/rx_div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.917    -0.756    uart_0/clk_out1
    SLICE_X49Y156        FDRE                                         r  uart_0/rx_div_cnt_reg[3]/C
                         clock pessimism              0.500    -0.256    
    SLICE_X49Y156        FDRE (Hold_fdre_C_D)         0.107    -0.149    uart_0/rx_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/tx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.192ns (36.123%)  route 0.340ns (63.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.645    -0.519    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X41Y198        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y198        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  u_jtag_top/u_jtag_dm/tx/ack_reg/Q
                         net (fo=5, routed)           0.340    -0.038    u_jtag_top/u_jtag_dm/tx/ack_0
    SLICE_X52Y194        LUT4 (Prop_lut4_I1_O)        0.051     0.013 r  u_jtag_top/u_jtag_dm/tx/state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.013    u_jtag_top/u_jtag_dm/tx/state_next[2]
    SLICE_X52Y194        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.914    -0.759    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X52Y194        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/state_reg[2]/C
                         clock pessimism              0.500    -0.259    
    SLICE_X52Y194        FDCE (Hold_fdce_C_D)         0.107    -0.152    u_jtag_top/u_jtag_dm/tx/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_pc_reg/pc_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.637    -0.527    u_tinyriscv/u_pc_reg/clk_out1
    SLICE_X16Y175        FDRE                                         r  u_tinyriscv/u_pc_reg/pc_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_tinyriscv/u_pc_reg/pc_o_reg[11]/Q
                         net (fo=4, routed)           0.098    -0.288    u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[31]_1[11]
    SLICE_X17Y175        FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.910    -0.763    u_tinyriscv/u_if_id/inst_addr_ff/clk_out1
    SLICE_X17Y175        FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[11]/C
                         clock pessimism              0.249    -0.514    
    SLICE_X17Y175        FDRE (Hold_fdre_C_D)         0.057    -0.457    u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.681%)  route 0.137ns (49.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.643    -0.521    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X41Y191        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y191        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  u_jtag_top/u_jtag_dm/data0_reg[23]/Q
                         net (fo=2, routed)           0.137    -0.243    u_jtag_top/u_jtag_dm/data0_reg_n_0_[23]
    SLICE_X36Y191        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.920    -0.753    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X36Y191        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[23]/C
                         clock pessimism              0.271    -0.482    
    SLICE_X36Y191        FDCE (Hold_fdce_C_D)         0.070    -0.412    u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/tx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.394%)  route 0.340ns (64.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.645    -0.519    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X41Y198        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y198        FDCE (Prop_fdce_C_Q)         0.141    -0.378 f  u_jtag_top/u_jtag_dm/tx/ack_reg/Q
                         net (fo=5, routed)           0.340    -0.038    u_jtag_top/u_jtag_dm/tx/ack_0
    SLICE_X52Y194        LUT5 (Prop_lut5_I4_O)        0.045     0.007 r  u_jtag_top/u_jtag_dm/tx/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.007    u_jtag_top/u_jtag_dm/tx/state_next[1]
    SLICE_X52Y194        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.914    -0.759    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X52Y194        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/state_reg[1]/C
                         clock pessimism              0.500    -0.259    
    SLICE_X52Y194        FDCE (Hold_fdce_C_D)         0.092    -0.167    u_jtag_top/u_jtag_dm/tx/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.638    -0.526    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X47Y186        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y186        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  u_jtag_top/u_jtag_dm/data0_reg[26]/Q
                         net (fo=2, routed)           0.121    -0.264    u_jtag_top/u_jtag_dm/data0_reg_n_0_[26]
    SLICE_X47Y187        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.913    -0.760    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X47Y187        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[26]/C
                         clock pessimism              0.250    -0.510    
    SLICE_X47Y187        FDCE (Hold_fdce_C_D)         0.070    -0.440    u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk_100M_to_50M/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y161    gpio_0/gpio_ctrl_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X61Y164    gpio_0/gpio_ctrl_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X49Y165    gpio_0/gpio_ctrl_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y171    gpio_0/gpio_ctrl_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y164    gpio_0/gpio_ctrl_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y171    gpio_0/gpio_ctrl_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y168    gpio_0/gpio_ctrl_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y177    gpio_0/gpio_ctrl_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y147    u_ram/_ram_reg_1792_2047_29_29/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y187    u_ram/_ram_reg_512_767_12_12/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y187    u_ram/_ram_reg_512_767_12_12/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y187    u_ram/_ram_reg_512_767_12_12/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y187    u_ram/_ram_reg_512_767_12_12/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y185    u_ram/_ram_reg_512_767_13_13/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y185    u_ram/_ram_reg_512_767_13_13/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y185    u_ram/_ram_reg_512_767_13_13/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y185    u_ram/_ram_reg_512_767_13_13/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y188    u_ram/_ram_reg_512_767_14_14/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y147    u_ram/_ram_reg_1792_2047_29_29/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y160    u_ram/_ram_reg_1792_2047_30_30/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y160    u_ram/_ram_reg_1792_2047_30_30/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y151    u_ram/_ram_reg_512_767_11_11/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y151    u_ram/_ram_reg_512_767_11_11/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y185    u_ram/_ram_reg_512_767_13_13/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y185    u_rom/_rom_reg_2560_2815_16_16/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y185    u_rom/_rom_reg_2560_2815_16_16/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y185    u_rom/_rom_reg_2560_2815_16_16/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y185    u_rom/_rom_reg_2560_2815_16_16/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_100M_to_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[26][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.499ns  (logic 4.994ns (25.611%)  route 14.505ns (74.389%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.878     8.927    u_ram/_ram_reg_768_1023_14_14/A0
    SLICE_X74Y191        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.051 r  u_ram/_ram_reg_768_1023_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.051    u_ram/_ram_reg_768_1023_14_14/OD
    SLICE_X74Y191        MUXF7 (Prop_muxf7_I0_O)      0.241     9.292 r  u_ram/_ram_reg_768_1023_14_14/F7.B/O
                         net (fo=1, routed)           0.000     9.292    u_ram/_ram_reg_768_1023_14_14/O0
    SLICE_X74Y191        MUXF8 (Prop_muxf8_I0_O)      0.098     9.390 r  u_ram/_ram_reg_768_1023_14_14/F8/O
                         net (fo=1, routed)           0.943    10.333    u_ram/_ram_reg_768_1023_14_14_n_0
    SLICE_X75Y187        LUT6 (Prop_lut6_I0_O)        0.319    10.652 r  u_ram/qout_r[14]_i_15__0/O
                         net (fo=1, routed)           0.000    10.652    u_ram/qout_r[14]_i_15__0_n_0
    SLICE_X75Y187        MUXF7 (Prop_muxf7_I0_O)      0.212    10.864 r  u_ram/qout_r_reg[14]_i_9/O
                         net (fo=1, routed)           0.922    11.786    u_ram/qout_r_reg[14]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    12.085 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.159    13.243    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X52Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.367 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.521    13.888    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X47Y170        LUT6 (Prop_lut6_I3_O)        0.124    14.012 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=5, routed)           0.799    14.810    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X33Y170        LUT6 (Prop_lut6_I5_O)        0.124    14.934 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23/O
                         net (fo=1, routed)           0.581    15.515    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23_n_0
    SLICE_X31Y166        LUT6 (Prop_lut6_I3_O)        0.124    15.639 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13/O
                         net (fo=1, routed)           0.307    15.946    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13_n_0
    SLICE_X28Y166        LUT6 (Prop_lut6_I4_O)        0.124    16.070 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5/O
                         net (fo=1, routed)           0.656    16.726    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5_n_0
    SLICE_X21Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.850 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_2/O
                         net (fo=35, routed)          1.168    18.018    u_tinyriscv/u_div/ex_reg_wdata_o[6]
    SLICE_X8Y147         LUT6 (Prop_lut6_I2_O)        0.124    18.142 r  u_tinyriscv/u_div/regs[26][6]_i_2/O
                         net (fo=1, routed)           0.496    18.639    u_tinyriscv/u_div/regs[26][6]_i_2_n_0
    SLICE_X8Y147         LUT5 (Prop_lut5_I0_O)        0.124    18.763 r  u_tinyriscv/u_div/regs[26][6]_i_1/O
                         net (fo=1, routed)           0.000    18.763    u_tinyriscv/u_regs/regs_reg[26][6]_0
    SLICE_X8Y147         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[26][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.509    18.488    u_tinyriscv/u_regs/clk_out1
    SLICE_X8Y147         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[26][6]/C
                         clock pessimism              0.488    18.977    
                         clock uncertainty           -0.084    18.893    
    SLICE_X8Y147         FDRE (Setup_fdre_C_D)        0.077    18.970    u_tinyriscv/u_regs/regs_reg[26][6]
  -------------------------------------------------------------------
                         required time                         18.970    
                         arrival time                         -18.763    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3328_3583_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.806ns  (logic 4.850ns (25.790%)  route 13.956ns (74.210%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 18.700 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.539     6.616    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X72Y158        LUT3 (Prop_lut3_I0_O)        0.150     6.766 r  u_uart_debug/_ram_reg_0_255_21_21_i_9/O
                         net (fo=192, routed)         1.520     8.286    u_ram/_ram_reg_512_767_21_21/A0
    SLICE_X80Y160        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326     8.612 r  u_ram/_ram_reg_512_767_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.612    u_ram/_ram_reg_512_767_21_21/OD
    SLICE_X80Y160        MUXF7 (Prop_muxf7_I0_O)      0.241     8.853 r  u_ram/_ram_reg_512_767_21_21/F7.B/O
                         net (fo=1, routed)           0.000     8.853    u_ram/_ram_reg_512_767_21_21/O0
    SLICE_X80Y160        MUXF8 (Prop_muxf8_I0_O)      0.098     8.951 r  u_ram/_ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           1.009     9.960    u_ram/_ram_reg_512_767_21_21_n_0
    SLICE_X79Y166        LUT6 (Prop_lut6_I1_O)        0.319    10.279 r  u_ram/qout_r[21]_i_15__0/O
                         net (fo=1, routed)           0.000    10.279    u_ram/qout_r[21]_i_15__0_n_0
    SLICE_X79Y166        MUXF7 (Prop_muxf7_I0_O)      0.212    10.491 r  u_ram/qout_r_reg[21]_i_9/O
                         net (fo=1, routed)           0.752    11.243    u_ram/qout_r_reg[21]_i_9_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I1_O)        0.299    11.542 r  u_ram/qout_r[21]_i_5__0/O
                         net (fo=3, routed)           1.056    12.598    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[21]
    SLICE_X51Y170        LUT6 (Prop_lut6_I0_O)        0.124    12.722 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20/O
                         net (fo=1, routed)           0.514    13.235    u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20_n_0
    SLICE_X43Y170        LUT6 (Prop_lut6_I3_O)        0.124    13.359 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_12/O
                         net (fo=4, routed)           0.914    14.273    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[21]
    SLICE_X22Y165        LUT6 (Prop_lut6_I0_O)        0.124    14.397 f  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4/O
                         net (fo=1, routed)           0.561    14.958    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4_n_0
    SLICE_X22Y165        LUT6 (Prop_lut6_I5_O)        0.124    15.082 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_2/O
                         net (fo=6, routed)           1.408    16.491    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[21]
    SLICE_X61Y165        LUT6 (Prop_lut6_I1_O)        0.124    16.615 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_21_21_i_1/O
                         net (fo=64, routed)          1.455    18.069    u_ram/_ram_reg_3328_3583_21_21/D
    SLICE_X78Y156        RAMS64E                                      r  u_ram/_ram_reg_3328_3583_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.720    18.700    u_ram/_ram_reg_3328_3583_21_21/WCLK
    SLICE_X78Y156        RAMS64E                                      r  u_ram/_ram_reg_3328_3583_21_21/RAMS64E_A/CLK
                         clock pessimism              0.497    19.197    
                         clock uncertainty           -0.084    19.113    
    SLICE_X78Y156        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.388    u_ram/_ram_reg_3328_3583_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.388    
                         arrival time                         -18.069    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 4.994ns (25.841%)  route 14.332ns (74.159%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.878     8.927    u_ram/_ram_reg_768_1023_14_14/A0
    SLICE_X74Y191        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.051 r  u_ram/_ram_reg_768_1023_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.051    u_ram/_ram_reg_768_1023_14_14/OD
    SLICE_X74Y191        MUXF7 (Prop_muxf7_I0_O)      0.241     9.292 r  u_ram/_ram_reg_768_1023_14_14/F7.B/O
                         net (fo=1, routed)           0.000     9.292    u_ram/_ram_reg_768_1023_14_14/O0
    SLICE_X74Y191        MUXF8 (Prop_muxf8_I0_O)      0.098     9.390 r  u_ram/_ram_reg_768_1023_14_14/F8/O
                         net (fo=1, routed)           0.943    10.333    u_ram/_ram_reg_768_1023_14_14_n_0
    SLICE_X75Y187        LUT6 (Prop_lut6_I0_O)        0.319    10.652 r  u_ram/qout_r[14]_i_15__0/O
                         net (fo=1, routed)           0.000    10.652    u_ram/qout_r[14]_i_15__0_n_0
    SLICE_X75Y187        MUXF7 (Prop_muxf7_I0_O)      0.212    10.864 r  u_ram/qout_r_reg[14]_i_9/O
                         net (fo=1, routed)           0.922    11.786    u_ram/qout_r_reg[14]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    12.085 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.159    13.243    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X52Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.367 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.521    13.888    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X47Y170        LUT6 (Prop_lut6_I3_O)        0.124    14.012 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=5, routed)           0.799    14.810    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X33Y170        LUT6 (Prop_lut6_I5_O)        0.124    14.934 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23/O
                         net (fo=1, routed)           0.581    15.515    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23_n_0
    SLICE_X31Y166        LUT6 (Prop_lut6_I3_O)        0.124    15.639 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13/O
                         net (fo=1, routed)           0.307    15.946    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13_n_0
    SLICE_X28Y166        LUT6 (Prop_lut6_I4_O)        0.124    16.070 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5/O
                         net (fo=1, routed)           0.656    16.726    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5_n_0
    SLICE_X21Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.850 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_2/O
                         net (fo=35, routed)          1.088    17.938    u_tinyriscv/u_div/ex_reg_wdata_o[6]
    SLICE_X15Y147        LUT6 (Prop_lut6_I5_O)        0.124    18.062 r  u_tinyriscv/u_div/regs[6][6]_i_2/O
                         net (fo=1, routed)           0.403    18.465    u_tinyriscv/u_div/regs[6][6]_i_2_n_0
    SLICE_X15Y147        LUT5 (Prop_lut5_I0_O)        0.124    18.589 r  u_tinyriscv/u_div/regs[6][6]_i_1/O
                         net (fo=1, routed)           0.000    18.589    u_tinyriscv/u_regs/regs_reg[6][6]_0
    SLICE_X15Y147        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.509    18.488    u_tinyriscv/u_regs/clk_out1
    SLICE_X15Y147        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[6][6]/C
                         clock pessimism              0.488    18.977    
                         clock uncertainty           -0.084    18.893    
    SLICE_X15Y147        FDRE (Setup_fdre_C_D)        0.029    18.922    u_tinyriscv/u_regs/regs_reg[6][6]
  -------------------------------------------------------------------
                         required time                         18.922    
                         arrival time                         -18.589    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_256_511_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.764ns  (logic 4.622ns (24.633%)  route 14.142ns (75.367%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.898     8.946    u_ram/_ram_reg_256_511_13_13/A0
    SLICE_X76Y190        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.070 r  u_ram/_ram_reg_256_511_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.070    u_ram/_ram_reg_256_511_13_13/OD
    SLICE_X76Y190        MUXF7 (Prop_muxf7_I0_O)      0.241     9.311 r  u_ram/_ram_reg_256_511_13_13/F7.B/O
                         net (fo=1, routed)           0.000     9.311    u_ram/_ram_reg_256_511_13_13/O0
    SLICE_X76Y190        MUXF8 (Prop_muxf8_I0_O)      0.098     9.409 r  u_ram/_ram_reg_256_511_13_13/F8/O
                         net (fo=1, routed)           0.759    10.168    u_ram/_ram_reg_256_511_13_13_n_0
    SLICE_X75Y185        LUT6 (Prop_lut6_I3_O)        0.319    10.487 r  u_ram/qout_r[13]_i_15__0/O
                         net (fo=1, routed)           0.000    10.487    u_ram/qout_r[13]_i_15__0_n_0
    SLICE_X75Y185        MUXF7 (Prop_muxf7_I0_O)      0.212    10.699 r  u_ram/qout_r_reg[13]_i_9/O
                         net (fo=1, routed)           0.749    11.448    u_ram/qout_r_reg[13]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    11.747 r  u_ram/qout_r[13]_i_5__0/O
                         net (fo=3, routed)           1.256    13.003    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[13]
    SLICE_X44Y172        LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_5/O
                         net (fo=1, routed)           0.576    13.703    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_5_n_0
    SLICE_X43Y168        LUT6 (Prop_lut6_I3_O)        0.124    13.827 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_4/O
                         net (fo=5, routed)           0.509    14.336    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[13]
    SLICE_X36Y168        LUT6 (Prop_lut6_I5_O)        0.124    14.460 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_3/O
                         net (fo=1, routed)           0.340    14.800    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_3_n_0
    SLICE_X37Y168        LUT6 (Prop_lut6_I1_O)        0.124    14.924 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_2/O
                         net (fo=6, routed)           1.262    16.186    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[13]
    SLICE_X63Y170        LUT6 (Prop_lut6_I1_O)        0.124    16.310 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_13_13_i_1/O
                         net (fo=64, routed)          1.717    18.027    u_ram/_ram_reg_256_511_13_13/D
    SLICE_X76Y190        RAMS64E                                      r  u_ram/_ram_reg_256_511_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.717    18.697    u_ram/_ram_reg_256_511_13_13/WCLK
    SLICE_X76Y190        RAMS64E                                      r  u_ram/_ram_reg_256_511_13_13/RAMS64E_A/CLK
                         clock pessimism              0.497    19.194    
                         clock uncertainty           -0.084    19.110    
    SLICE_X76Y190        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.385    u_ram/_ram_reg_256_511_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.385    
                         arrival time                         -18.027    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3840_4095_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.764ns  (logic 4.850ns (25.848%)  route 13.914ns (74.152%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.539     6.616    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X72Y158        LUT3 (Prop_lut3_I0_O)        0.150     6.766 r  u_uart_debug/_ram_reg_0_255_21_21_i_9/O
                         net (fo=192, routed)         1.520     8.286    u_ram/_ram_reg_512_767_21_21/A0
    SLICE_X80Y160        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326     8.612 r  u_ram/_ram_reg_512_767_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.612    u_ram/_ram_reg_512_767_21_21/OD
    SLICE_X80Y160        MUXF7 (Prop_muxf7_I0_O)      0.241     8.853 r  u_ram/_ram_reg_512_767_21_21/F7.B/O
                         net (fo=1, routed)           0.000     8.853    u_ram/_ram_reg_512_767_21_21/O0
    SLICE_X80Y160        MUXF8 (Prop_muxf8_I0_O)      0.098     8.951 r  u_ram/_ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           1.009     9.960    u_ram/_ram_reg_512_767_21_21_n_0
    SLICE_X79Y166        LUT6 (Prop_lut6_I1_O)        0.319    10.279 r  u_ram/qout_r[21]_i_15__0/O
                         net (fo=1, routed)           0.000    10.279    u_ram/qout_r[21]_i_15__0_n_0
    SLICE_X79Y166        MUXF7 (Prop_muxf7_I0_O)      0.212    10.491 r  u_ram/qout_r_reg[21]_i_9/O
                         net (fo=1, routed)           0.752    11.243    u_ram/qout_r_reg[21]_i_9_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I1_O)        0.299    11.542 r  u_ram/qout_r[21]_i_5__0/O
                         net (fo=3, routed)           1.056    12.598    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[21]
    SLICE_X51Y170        LUT6 (Prop_lut6_I0_O)        0.124    12.722 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20/O
                         net (fo=1, routed)           0.514    13.235    u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20_n_0
    SLICE_X43Y170        LUT6 (Prop_lut6_I3_O)        0.124    13.359 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_12/O
                         net (fo=4, routed)           0.914    14.273    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[21]
    SLICE_X22Y165        LUT6 (Prop_lut6_I0_O)        0.124    14.397 f  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4/O
                         net (fo=1, routed)           0.561    14.958    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4_n_0
    SLICE_X22Y165        LUT6 (Prop_lut6_I5_O)        0.124    15.082 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_2/O
                         net (fo=6, routed)           1.408    16.491    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[21]
    SLICE_X61Y165        LUT6 (Prop_lut6_I1_O)        0.124    16.615 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_21_21_i_1/O
                         net (fo=64, routed)          1.413    18.027    u_ram/_ram_reg_3840_4095_21_21/D
    SLICE_X78Y158        RAMS64E                                      r  u_ram/_ram_reg_3840_4095_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.719    18.699    u_ram/_ram_reg_3840_4095_21_21/WCLK
    SLICE_X78Y158        RAMS64E                                      r  u_ram/_ram_reg_3840_4095_21_21/RAMS64E_A/CLK
                         clock pessimism              0.497    19.196    
                         clock uncertainty           -0.084    19.112    
    SLICE_X78Y158        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.387    u_ram/_ram_reg_3840_4095_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.387    
                         arrival time                         -18.027    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3584_3839_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.749ns  (logic 4.622ns (24.652%)  route 14.127ns (75.348%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.878     8.927    u_ram/_ram_reg_768_1023_14_14/A0
    SLICE_X74Y191        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.051 r  u_ram/_ram_reg_768_1023_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.051    u_ram/_ram_reg_768_1023_14_14/OD
    SLICE_X74Y191        MUXF7 (Prop_muxf7_I0_O)      0.241     9.292 r  u_ram/_ram_reg_768_1023_14_14/F7.B/O
                         net (fo=1, routed)           0.000     9.292    u_ram/_ram_reg_768_1023_14_14/O0
    SLICE_X74Y191        MUXF8 (Prop_muxf8_I0_O)      0.098     9.390 r  u_ram/_ram_reg_768_1023_14_14/F8/O
                         net (fo=1, routed)           0.943    10.333    u_ram/_ram_reg_768_1023_14_14_n_0
    SLICE_X75Y187        LUT6 (Prop_lut6_I0_O)        0.319    10.652 r  u_ram/qout_r[14]_i_15__0/O
                         net (fo=1, routed)           0.000    10.652    u_ram/qout_r[14]_i_15__0_n_0
    SLICE_X75Y187        MUXF7 (Prop_muxf7_I0_O)      0.212    10.864 r  u_ram/qout_r_reg[14]_i_9/O
                         net (fo=1, routed)           0.922    11.786    u_ram/qout_r_reg[14]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    12.085 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.159    13.243    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X52Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.367 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.521    13.888    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X47Y170        LUT6 (Prop_lut6_I3_O)        0.124    14.012 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=5, routed)           0.595    14.607    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X43Y172        LUT6 (Prop_lut6_I3_O)        0.124    14.731 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_3/O
                         net (fo=1, routed)           0.151    14.882    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_3_n_0
    SLICE_X43Y172        LUT6 (Prop_lut6_I1_O)        0.124    15.006 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_2/O
                         net (fo=6, routed)           1.255    16.261    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[14]
    SLICE_X64Y172        LUT6 (Prop_lut6_I1_O)        0.124    16.385 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_14_14_i_1/O
                         net (fo=64, routed)          1.627    18.012    u_ram/_ram_reg_3584_3839_14_14/D
    SLICE_X80Y189        RAMS64E                                      r  u_ram/_ram_reg_3584_3839_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.718    18.698    u_ram/_ram_reg_3584_3839_14_14/WCLK
    SLICE_X80Y189        RAMS64E                                      r  u_ram/_ram_reg_3584_3839_14_14/RAMS64E_A/CLK
                         clock pessimism              0.497    19.195    
                         clock uncertainty           -0.084    19.111    
    SLICE_X80Y189        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.386    u_ram/_ram_reg_3584_3839_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.386    
                         arrival time                         -18.012    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3840_4095_12_12/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.733ns  (logic 4.622ns (24.674%)  route 14.111ns (75.326%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.838     8.886    u_ram/_ram_reg_512_767_12_12/A0
    SLICE_X80Y187        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.010 r  u_ram/_ram_reg_512_767_12_12/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.010    u_ram/_ram_reg_512_767_12_12/OD
    SLICE_X80Y187        MUXF7 (Prop_muxf7_I0_O)      0.241     9.251 r  u_ram/_ram_reg_512_767_12_12/F7.B/O
                         net (fo=1, routed)           0.000     9.251    u_ram/_ram_reg_512_767_12_12/O0
    SLICE_X80Y187        MUXF8 (Prop_muxf8_I0_O)      0.098     9.349 r  u_ram/_ram_reg_512_767_12_12/F8/O
                         net (fo=1, routed)           0.969    10.318    u_ram/_ram_reg_512_767_12_12_n_0
    SLICE_X79Y182        LUT6 (Prop_lut6_I1_O)        0.319    10.637 r  u_ram/qout_r[12]_i_15__0/O
                         net (fo=1, routed)           0.000    10.637    u_ram/qout_r[12]_i_15__0_n_0
    SLICE_X79Y182        MUXF7 (Prop_muxf7_I0_O)      0.212    10.849 r  u_ram/qout_r_reg[12]_i_9/O
                         net (fo=1, routed)           1.364    12.214    u_ram/qout_r_reg[12]_i_9_n_0
    SLICE_X57Y182        LUT6 (Prop_lut6_I1_O)        0.299    12.513 r  u_ram/qout_r[12]_i_5__0/O
                         net (fo=3, routed)           0.937    13.449    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[12]
    SLICE_X48Y171        LUT6 (Prop_lut6_I0_O)        0.124    13.573 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_5/O
                         net (fo=1, routed)           0.455    14.028    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_5_n_0
    SLICE_X41Y171        LUT6 (Prop_lut6_I3_O)        0.124    14.152 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_4/O
                         net (fo=5, routed)           0.466    14.618    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[12]
    SLICE_X39Y173        LUT6 (Prop_lut6_I3_O)        0.124    14.742 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_3/O
                         net (fo=1, routed)           0.448    15.190    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_3_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I1_O)        0.124    15.314 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_2/O
                         net (fo=6, routed)           0.815    16.128    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[12]
    SLICE_X49Y178        LUT6 (Prop_lut6_I1_O)        0.124    16.252 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_12_12_i_1/O
                         net (fo=64, routed)          1.744    17.996    u_ram/_ram_reg_3840_4095_12_12/D
    SLICE_X78Y189        RAMS64E                                      r  u_ram/_ram_reg_3840_4095_12_12/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.718    18.698    u_ram/_ram_reg_3840_4095_12_12/WCLK
    SLICE_X78Y189        RAMS64E                                      r  u_ram/_ram_reg_3840_4095_12_12/RAMS64E_A/CLK
                         clock pessimism              0.497    19.195    
                         clock uncertainty           -0.084    19.111    
    SLICE_X78Y189        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.386    u_ram/_ram_reg_3840_4095_12_12/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.386    
                         arrival time                         -17.996    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3328_3583_12_12/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.733ns  (logic 4.622ns (24.673%)  route 14.111ns (75.327%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.838     8.886    u_ram/_ram_reg_512_767_12_12/A0
    SLICE_X80Y187        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.010 r  u_ram/_ram_reg_512_767_12_12/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.010    u_ram/_ram_reg_512_767_12_12/OD
    SLICE_X80Y187        MUXF7 (Prop_muxf7_I0_O)      0.241     9.251 r  u_ram/_ram_reg_512_767_12_12/F7.B/O
                         net (fo=1, routed)           0.000     9.251    u_ram/_ram_reg_512_767_12_12/O0
    SLICE_X80Y187        MUXF8 (Prop_muxf8_I0_O)      0.098     9.349 r  u_ram/_ram_reg_512_767_12_12/F8/O
                         net (fo=1, routed)           0.969    10.318    u_ram/_ram_reg_512_767_12_12_n_0
    SLICE_X79Y182        LUT6 (Prop_lut6_I1_O)        0.319    10.637 r  u_ram/qout_r[12]_i_15__0/O
                         net (fo=1, routed)           0.000    10.637    u_ram/qout_r[12]_i_15__0_n_0
    SLICE_X79Y182        MUXF7 (Prop_muxf7_I0_O)      0.212    10.849 r  u_ram/qout_r_reg[12]_i_9/O
                         net (fo=1, routed)           1.364    12.214    u_ram/qout_r_reg[12]_i_9_n_0
    SLICE_X57Y182        LUT6 (Prop_lut6_I1_O)        0.299    12.513 r  u_ram/qout_r[12]_i_5__0/O
                         net (fo=3, routed)           0.937    13.449    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[12]
    SLICE_X48Y171        LUT6 (Prop_lut6_I0_O)        0.124    13.573 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_5/O
                         net (fo=1, routed)           0.455    14.028    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_5_n_0
    SLICE_X41Y171        LUT6 (Prop_lut6_I3_O)        0.124    14.152 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_4/O
                         net (fo=5, routed)           0.466    14.618    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[12]
    SLICE_X39Y173        LUT6 (Prop_lut6_I3_O)        0.124    14.742 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_3/O
                         net (fo=1, routed)           0.448    15.190    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_3_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I1_O)        0.124    15.314 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_2/O
                         net (fo=6, routed)           0.815    16.128    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[12]
    SLICE_X49Y178        LUT6 (Prop_lut6_I1_O)        0.124    16.252 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_12_12_i_1/O
                         net (fo=64, routed)          1.744    17.996    u_ram/_ram_reg_3328_3583_12_12/D
    SLICE_X78Y191        RAMS64E                                      r  u_ram/_ram_reg_3328_3583_12_12/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.719    18.699    u_ram/_ram_reg_3328_3583_12_12/WCLK
    SLICE_X78Y191        RAMS64E                                      r  u_ram/_ram_reg_3328_3583_12_12/RAMS64E_A/CLK
                         clock pessimism              0.497    19.196    
                         clock uncertainty           -0.084    19.112    
    SLICE_X78Y191        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.387    u_ram/_ram_reg_3328_3583_12_12/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.387    
                         arrival time                         -17.996    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3072_3327_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.722ns  (logic 4.850ns (25.905%)  route 13.872ns (74.095%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.539     6.616    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X72Y158        LUT3 (Prop_lut3_I0_O)        0.150     6.766 r  u_uart_debug/_ram_reg_0_255_21_21_i_9/O
                         net (fo=192, routed)         1.520     8.286    u_ram/_ram_reg_512_767_21_21/A0
    SLICE_X80Y160        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326     8.612 r  u_ram/_ram_reg_512_767_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.612    u_ram/_ram_reg_512_767_21_21/OD
    SLICE_X80Y160        MUXF7 (Prop_muxf7_I0_O)      0.241     8.853 r  u_ram/_ram_reg_512_767_21_21/F7.B/O
                         net (fo=1, routed)           0.000     8.853    u_ram/_ram_reg_512_767_21_21/O0
    SLICE_X80Y160        MUXF8 (Prop_muxf8_I0_O)      0.098     8.951 r  u_ram/_ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           1.009     9.960    u_ram/_ram_reg_512_767_21_21_n_0
    SLICE_X79Y166        LUT6 (Prop_lut6_I1_O)        0.319    10.279 r  u_ram/qout_r[21]_i_15__0/O
                         net (fo=1, routed)           0.000    10.279    u_ram/qout_r[21]_i_15__0_n_0
    SLICE_X79Y166        MUXF7 (Prop_muxf7_I0_O)      0.212    10.491 r  u_ram/qout_r_reg[21]_i_9/O
                         net (fo=1, routed)           0.752    11.243    u_ram/qout_r_reg[21]_i_9_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I1_O)        0.299    11.542 r  u_ram/qout_r[21]_i_5__0/O
                         net (fo=3, routed)           1.056    12.598    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[21]
    SLICE_X51Y170        LUT6 (Prop_lut6_I0_O)        0.124    12.722 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20/O
                         net (fo=1, routed)           0.514    13.235    u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20_n_0
    SLICE_X43Y170        LUT6 (Prop_lut6_I3_O)        0.124    13.359 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_12/O
                         net (fo=4, routed)           0.914    14.273    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[21]
    SLICE_X22Y165        LUT6 (Prop_lut6_I0_O)        0.124    14.397 f  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4/O
                         net (fo=1, routed)           0.561    14.958    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4_n_0
    SLICE_X22Y165        LUT6 (Prop_lut6_I5_O)        0.124    15.082 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_2/O
                         net (fo=6, routed)           1.408    16.491    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[21]
    SLICE_X61Y165        LUT6 (Prop_lut6_I1_O)        0.124    16.615 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_21_21_i_1/O
                         net (fo=64, routed)          1.371    17.985    u_ram/_ram_reg_3072_3327_21_21/D
    SLICE_X76Y156        RAMS64E                                      r  u_ram/_ram_reg_3072_3327_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.719    18.699    u_ram/_ram_reg_3072_3327_21_21/WCLK
    SLICE_X76Y156        RAMS64E                                      r  u_ram/_ram_reg_3072_3327_21_21/RAMS64E_A/CLK
                         clock pessimism              0.497    19.196    
                         clock uncertainty           -0.084    19.112    
    SLICE_X76Y156        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.387    u_ram/_ram_reg_3072_3327_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.387    
                         arrival time                         -17.985    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[21][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.299ns  (logic 4.994ns (25.877%)  route 14.305ns (74.123%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.878     8.927    u_ram/_ram_reg_768_1023_14_14/A0
    SLICE_X74Y191        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.051 r  u_ram/_ram_reg_768_1023_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.051    u_ram/_ram_reg_768_1023_14_14/OD
    SLICE_X74Y191        MUXF7 (Prop_muxf7_I0_O)      0.241     9.292 r  u_ram/_ram_reg_768_1023_14_14/F7.B/O
                         net (fo=1, routed)           0.000     9.292    u_ram/_ram_reg_768_1023_14_14/O0
    SLICE_X74Y191        MUXF8 (Prop_muxf8_I0_O)      0.098     9.390 r  u_ram/_ram_reg_768_1023_14_14/F8/O
                         net (fo=1, routed)           0.943    10.333    u_ram/_ram_reg_768_1023_14_14_n_0
    SLICE_X75Y187        LUT6 (Prop_lut6_I0_O)        0.319    10.652 r  u_ram/qout_r[14]_i_15__0/O
                         net (fo=1, routed)           0.000    10.652    u_ram/qout_r[14]_i_15__0_n_0
    SLICE_X75Y187        MUXF7 (Prop_muxf7_I0_O)      0.212    10.864 r  u_ram/qout_r_reg[14]_i_9/O
                         net (fo=1, routed)           0.922    11.786    u_ram/qout_r_reg[14]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    12.085 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.159    13.243    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X52Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.367 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.521    13.888    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X47Y170        LUT6 (Prop_lut6_I3_O)        0.124    14.012 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=5, routed)           0.799    14.810    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X33Y170        LUT6 (Prop_lut6_I5_O)        0.124    14.934 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23/O
                         net (fo=1, routed)           0.581    15.515    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23_n_0
    SLICE_X31Y166        LUT6 (Prop_lut6_I3_O)        0.124    15.639 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13/O
                         net (fo=1, routed)           0.307    15.946    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13_n_0
    SLICE_X28Y166        LUT6 (Prop_lut6_I4_O)        0.124    16.070 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5/O
                         net (fo=1, routed)           0.656    16.726    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5_n_0
    SLICE_X21Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.850 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_2/O
                         net (fo=35, routed)          1.158    18.008    u_tinyriscv/u_div/ex_reg_wdata_o[6]
    SLICE_X8Y147         LUT6 (Prop_lut6_I2_O)        0.124    18.132 r  u_tinyriscv/u_div/regs[21][6]_i_2/O
                         net (fo=1, routed)           0.306    18.438    u_tinyriscv/u_div/regs[21][6]_i_2_n_0
    SLICE_X8Y146         LUT5 (Prop_lut5_I0_O)        0.124    18.562 r  u_tinyriscv/u_div/regs[21][6]_i_1/O
                         net (fo=1, routed)           0.000    18.562    u_tinyriscv/u_regs/regs_reg[21][6]_0
    SLICE_X8Y146         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[21][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.508    18.487    u_tinyriscv/u_regs/clk_out1
    SLICE_X8Y146         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[21][6]/C
                         clock pessimism              0.488    18.976    
                         clock uncertainty           -0.084    18.892    
    SLICE_X8Y146         FDRE (Setup_fdre_C_D)        0.077    18.969    u_tinyriscv/u_regs/regs_reg[21][6]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -18.562    
  -------------------------------------------------------------------
                         slack                                  0.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_clint/data_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_csr_reg/mcause_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.647    -0.517    u_tinyriscv/u_clint/clk_out1
    SLICE_X11Y185        FDRE                                         r  u_tinyriscv/u_clint/data_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y185        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  u_tinyriscv/u_clint/data_o_reg[26]/Q
                         net (fo=1, routed)           0.087    -0.289    u_tinyriscv/u_id_ex/inst_ff/mie_reg[31]_0[26]
    SLICE_X10Y185        LUT4 (Prop_lut4_I3_O)        0.045    -0.244 r  u_tinyriscv/u_id_ex/inst_ff/mstatus[26]_i_1/O
                         net (fo=6, routed)           0.000    -0.244    u_tinyriscv/u_csr_reg/D[26]
    SLICE_X10Y185        FDRE                                         r  u_tinyriscv/u_csr_reg/mcause_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.921    -0.752    u_tinyriscv/u_csr_reg/clk_out1
    SLICE_X10Y185        FDRE                                         r  u_tinyriscv/u_csr_reg/mcause_reg[26]/C
                         clock pessimism              0.248    -0.504    
                         clock uncertainty            0.084    -0.420    
    SLICE_X10Y185        FDRE (Hold_fdre_C_D)         0.120    -0.300    u_tinyriscv/u_csr_reg/mcause_reg[26]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 spi_0/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/spi_status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.408%)  route 0.081ns (36.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.639    -0.525    spi_0/clk_out1
    SLICE_X55Y158        FDRE                                         r  spi_0/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  spi_0/en_reg/Q
                         net (fo=14, routed)          0.081    -0.302    spi_0/en
    SLICE_X55Y158        FDRE                                         r  spi_0/spi_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.913    -0.760    spi_0/clk_out1
    SLICE_X55Y158        FDRE                                         r  spi_0/spi_status_reg[0]/C
                         clock pessimism              0.235    -0.525    
                         clock uncertainty            0.084    -0.441    
    SLICE_X55Y158        FDRE (Hold_fdre_C_D)         0.075    -0.366    spi_0/spi_status_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_div/dividend_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_div/result_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.645    -0.519    u_tinyriscv/u_div/clk_out1
    SLICE_X32Y162        FDRE                                         r  u_tinyriscv/u_div/dividend_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  u_tinyriscv/u_div/dividend_r_reg[29]/Q
                         net (fo=3, routed)           0.077    -0.301    u_tinyriscv/u_div/in16[30]
    SLICE_X33Y162        LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  u_tinyriscv/u_div/result_o[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    u_tinyriscv/u_div/result_o1_in[29]
    SLICE_X33Y162        FDRE                                         r  u_tinyriscv/u_div/result_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.918    -0.755    u_tinyriscv/u_div/clk_out1
    SLICE_X33Y162        FDRE                                         r  u_tinyriscv/u_div/result_o_reg[29]/C
                         clock pessimism              0.249    -0.506    
                         clock uncertainty            0.084    -0.422    
    SLICE_X33Y162        FDRE (Hold_fdre_C_D)         0.091    -0.331    u_tinyriscv/u_div/result_o_reg[29]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 spi_0/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.269%)  route 0.083ns (30.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.644    -0.520    spi_0/clk_out1
    SLICE_X65Y155        FDRE                                         r  spi_0/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  spi_0/clk_cnt_reg[2]/Q
                         net (fo=6, routed)           0.083    -0.296    spi_0/clk_cnt_reg[2]
    SLICE_X64Y155        LUT6 (Prop_lut6_I2_O)        0.045    -0.251 r  spi_0/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    spi_0/clk_cnt[5]_i_1_n_0
    SLICE_X64Y155        FDRE                                         r  spi_0/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.920    -0.753    spi_0/clk_out1
    SLICE_X64Y155        FDRE                                         r  spi_0/clk_cnt_reg[5]/C
                         clock pessimism              0.246    -0.507    
                         clock uncertainty            0.084    -0.423    
    SLICE_X64Y155        FDRE (Hold_fdre_C_D)         0.092    -0.331    spi_0/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 uart_0/uart_baud_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/rx_div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.465%)  route 0.354ns (65.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.639    -0.525    uart_0/clk_out1
    SLICE_X52Y158        FDSE                                         r  uart_0/uart_baud_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y158        FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  uart_0/uart_baud_reg[4]/Q
                         net (fo=4, routed)           0.354    -0.030    uart_0/uart_baud_reg_n_0_[4]
    SLICE_X49Y156        LUT3 (Prop_lut3_I2_O)        0.045     0.015 r  uart_0/rx_div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.015    uart_0/p_1_in[3]
    SLICE_X49Y156        FDRE                                         r  uart_0/rx_div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.917    -0.756    uart_0/clk_out1
    SLICE_X49Y156        FDRE                                         r  uart_0/rx_div_cnt_reg[3]/C
                         clock pessimism              0.500    -0.256    
                         clock uncertainty            0.084    -0.172    
    SLICE_X49Y156        FDRE (Hold_fdre_C_D)         0.107    -0.065    uart_0/rx_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/tx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.192ns (36.123%)  route 0.340ns (63.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.645    -0.519    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X41Y198        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y198        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  u_jtag_top/u_jtag_dm/tx/ack_reg/Q
                         net (fo=5, routed)           0.340    -0.038    u_jtag_top/u_jtag_dm/tx/ack_0
    SLICE_X52Y194        LUT4 (Prop_lut4_I1_O)        0.051     0.013 r  u_jtag_top/u_jtag_dm/tx/state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.013    u_jtag_top/u_jtag_dm/tx/state_next[2]
    SLICE_X52Y194        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.914    -0.759    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X52Y194        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/state_reg[2]/C
                         clock pessimism              0.500    -0.259    
                         clock uncertainty            0.084    -0.175    
    SLICE_X52Y194        FDCE (Hold_fdce_C_D)         0.107    -0.068    u_jtag_top/u_jtag_dm/tx/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_pc_reg/pc_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.637    -0.527    u_tinyriscv/u_pc_reg/clk_out1
    SLICE_X16Y175        FDRE                                         r  u_tinyriscv/u_pc_reg/pc_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_tinyriscv/u_pc_reg/pc_o_reg[11]/Q
                         net (fo=4, routed)           0.098    -0.288    u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[31]_1[11]
    SLICE_X17Y175        FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.910    -0.763    u_tinyriscv/u_if_id/inst_addr_ff/clk_out1
    SLICE_X17Y175        FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[11]/C
                         clock pessimism              0.249    -0.514    
                         clock uncertainty            0.084    -0.430    
    SLICE_X17Y175        FDRE (Hold_fdre_C_D)         0.057    -0.373    u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.681%)  route 0.137ns (49.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.643    -0.521    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X41Y191        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y191        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  u_jtag_top/u_jtag_dm/data0_reg[23]/Q
                         net (fo=2, routed)           0.137    -0.243    u_jtag_top/u_jtag_dm/data0_reg_n_0_[23]
    SLICE_X36Y191        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.920    -0.753    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X36Y191        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[23]/C
                         clock pessimism              0.271    -0.482    
                         clock uncertainty            0.084    -0.398    
    SLICE_X36Y191        FDCE (Hold_fdce_C_D)         0.070    -0.328    u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/tx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.394%)  route 0.340ns (64.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.645    -0.519    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X41Y198        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y198        FDCE (Prop_fdce_C_Q)         0.141    -0.378 f  u_jtag_top/u_jtag_dm/tx/ack_reg/Q
                         net (fo=5, routed)           0.340    -0.038    u_jtag_top/u_jtag_dm/tx/ack_0
    SLICE_X52Y194        LUT5 (Prop_lut5_I4_O)        0.045     0.007 r  u_jtag_top/u_jtag_dm/tx/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.007    u_jtag_top/u_jtag_dm/tx/state_next[1]
    SLICE_X52Y194        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.914    -0.759    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X52Y194        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/state_reg[1]/C
                         clock pessimism              0.500    -0.259    
                         clock uncertainty            0.084    -0.175    
    SLICE_X52Y194        FDCE (Hold_fdce_C_D)         0.092    -0.083    u_jtag_top/u_jtag_dm/tx/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.638    -0.526    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X47Y186        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y186        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  u_jtag_top/u_jtag_dm/data0_reg[26]/Q
                         net (fo=2, routed)           0.121    -0.264    u_jtag_top/u_jtag_dm/data0_reg_n_0_[26]
    SLICE_X47Y187        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.913    -0.760    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X47Y187        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[26]/C
                         clock pessimism              0.250    -0.510    
                         clock uncertainty            0.084    -0.426    
    SLICE_X47Y187        FDCE (Hold_fdce_C_D)         0.070    -0.356    u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[26][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.499ns  (logic 4.994ns (25.611%)  route 14.505ns (74.389%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.878     8.927    u_ram/_ram_reg_768_1023_14_14/A0
    SLICE_X74Y191        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.051 r  u_ram/_ram_reg_768_1023_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.051    u_ram/_ram_reg_768_1023_14_14/OD
    SLICE_X74Y191        MUXF7 (Prop_muxf7_I0_O)      0.241     9.292 r  u_ram/_ram_reg_768_1023_14_14/F7.B/O
                         net (fo=1, routed)           0.000     9.292    u_ram/_ram_reg_768_1023_14_14/O0
    SLICE_X74Y191        MUXF8 (Prop_muxf8_I0_O)      0.098     9.390 r  u_ram/_ram_reg_768_1023_14_14/F8/O
                         net (fo=1, routed)           0.943    10.333    u_ram/_ram_reg_768_1023_14_14_n_0
    SLICE_X75Y187        LUT6 (Prop_lut6_I0_O)        0.319    10.652 r  u_ram/qout_r[14]_i_15__0/O
                         net (fo=1, routed)           0.000    10.652    u_ram/qout_r[14]_i_15__0_n_0
    SLICE_X75Y187        MUXF7 (Prop_muxf7_I0_O)      0.212    10.864 r  u_ram/qout_r_reg[14]_i_9/O
                         net (fo=1, routed)           0.922    11.786    u_ram/qout_r_reg[14]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    12.085 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.159    13.243    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X52Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.367 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.521    13.888    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X47Y170        LUT6 (Prop_lut6_I3_O)        0.124    14.012 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=5, routed)           0.799    14.810    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X33Y170        LUT6 (Prop_lut6_I5_O)        0.124    14.934 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23/O
                         net (fo=1, routed)           0.581    15.515    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23_n_0
    SLICE_X31Y166        LUT6 (Prop_lut6_I3_O)        0.124    15.639 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13/O
                         net (fo=1, routed)           0.307    15.946    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13_n_0
    SLICE_X28Y166        LUT6 (Prop_lut6_I4_O)        0.124    16.070 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5/O
                         net (fo=1, routed)           0.656    16.726    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5_n_0
    SLICE_X21Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.850 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_2/O
                         net (fo=35, routed)          1.168    18.018    u_tinyriscv/u_div/ex_reg_wdata_o[6]
    SLICE_X8Y147         LUT6 (Prop_lut6_I2_O)        0.124    18.142 r  u_tinyriscv/u_div/regs[26][6]_i_2/O
                         net (fo=1, routed)           0.496    18.639    u_tinyriscv/u_div/regs[26][6]_i_2_n_0
    SLICE_X8Y147         LUT5 (Prop_lut5_I0_O)        0.124    18.763 r  u_tinyriscv/u_div/regs[26][6]_i_1/O
                         net (fo=1, routed)           0.000    18.763    u_tinyriscv/u_regs/regs_reg[26][6]_0
    SLICE_X8Y147         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[26][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.509    18.488    u_tinyriscv/u_regs/clk_out1
    SLICE_X8Y147         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[26][6]/C
                         clock pessimism              0.488    18.977    
                         clock uncertainty           -0.084    18.893    
    SLICE_X8Y147         FDRE (Setup_fdre_C_D)        0.077    18.970    u_tinyriscv/u_regs/regs_reg[26][6]
  -------------------------------------------------------------------
                         required time                         18.970    
                         arrival time                         -18.763    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3328_3583_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.806ns  (logic 4.850ns (25.790%)  route 13.956ns (74.210%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 18.700 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.539     6.616    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X72Y158        LUT3 (Prop_lut3_I0_O)        0.150     6.766 r  u_uart_debug/_ram_reg_0_255_21_21_i_9/O
                         net (fo=192, routed)         1.520     8.286    u_ram/_ram_reg_512_767_21_21/A0
    SLICE_X80Y160        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326     8.612 r  u_ram/_ram_reg_512_767_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.612    u_ram/_ram_reg_512_767_21_21/OD
    SLICE_X80Y160        MUXF7 (Prop_muxf7_I0_O)      0.241     8.853 r  u_ram/_ram_reg_512_767_21_21/F7.B/O
                         net (fo=1, routed)           0.000     8.853    u_ram/_ram_reg_512_767_21_21/O0
    SLICE_X80Y160        MUXF8 (Prop_muxf8_I0_O)      0.098     8.951 r  u_ram/_ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           1.009     9.960    u_ram/_ram_reg_512_767_21_21_n_0
    SLICE_X79Y166        LUT6 (Prop_lut6_I1_O)        0.319    10.279 r  u_ram/qout_r[21]_i_15__0/O
                         net (fo=1, routed)           0.000    10.279    u_ram/qout_r[21]_i_15__0_n_0
    SLICE_X79Y166        MUXF7 (Prop_muxf7_I0_O)      0.212    10.491 r  u_ram/qout_r_reg[21]_i_9/O
                         net (fo=1, routed)           0.752    11.243    u_ram/qout_r_reg[21]_i_9_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I1_O)        0.299    11.542 r  u_ram/qout_r[21]_i_5__0/O
                         net (fo=3, routed)           1.056    12.598    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[21]
    SLICE_X51Y170        LUT6 (Prop_lut6_I0_O)        0.124    12.722 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20/O
                         net (fo=1, routed)           0.514    13.235    u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20_n_0
    SLICE_X43Y170        LUT6 (Prop_lut6_I3_O)        0.124    13.359 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_12/O
                         net (fo=4, routed)           0.914    14.273    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[21]
    SLICE_X22Y165        LUT6 (Prop_lut6_I0_O)        0.124    14.397 f  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4/O
                         net (fo=1, routed)           0.561    14.958    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4_n_0
    SLICE_X22Y165        LUT6 (Prop_lut6_I5_O)        0.124    15.082 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_2/O
                         net (fo=6, routed)           1.408    16.491    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[21]
    SLICE_X61Y165        LUT6 (Prop_lut6_I1_O)        0.124    16.615 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_21_21_i_1/O
                         net (fo=64, routed)          1.455    18.069    u_ram/_ram_reg_3328_3583_21_21/D
    SLICE_X78Y156        RAMS64E                                      r  u_ram/_ram_reg_3328_3583_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.720    18.700    u_ram/_ram_reg_3328_3583_21_21/WCLK
    SLICE_X78Y156        RAMS64E                                      r  u_ram/_ram_reg_3328_3583_21_21/RAMS64E_A/CLK
                         clock pessimism              0.497    19.197    
                         clock uncertainty           -0.084    19.113    
    SLICE_X78Y156        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.388    u_ram/_ram_reg_3328_3583_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.388    
                         arrival time                         -18.069    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 4.994ns (25.841%)  route 14.332ns (74.159%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.878     8.927    u_ram/_ram_reg_768_1023_14_14/A0
    SLICE_X74Y191        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.051 r  u_ram/_ram_reg_768_1023_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.051    u_ram/_ram_reg_768_1023_14_14/OD
    SLICE_X74Y191        MUXF7 (Prop_muxf7_I0_O)      0.241     9.292 r  u_ram/_ram_reg_768_1023_14_14/F7.B/O
                         net (fo=1, routed)           0.000     9.292    u_ram/_ram_reg_768_1023_14_14/O0
    SLICE_X74Y191        MUXF8 (Prop_muxf8_I0_O)      0.098     9.390 r  u_ram/_ram_reg_768_1023_14_14/F8/O
                         net (fo=1, routed)           0.943    10.333    u_ram/_ram_reg_768_1023_14_14_n_0
    SLICE_X75Y187        LUT6 (Prop_lut6_I0_O)        0.319    10.652 r  u_ram/qout_r[14]_i_15__0/O
                         net (fo=1, routed)           0.000    10.652    u_ram/qout_r[14]_i_15__0_n_0
    SLICE_X75Y187        MUXF7 (Prop_muxf7_I0_O)      0.212    10.864 r  u_ram/qout_r_reg[14]_i_9/O
                         net (fo=1, routed)           0.922    11.786    u_ram/qout_r_reg[14]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    12.085 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.159    13.243    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X52Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.367 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.521    13.888    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X47Y170        LUT6 (Prop_lut6_I3_O)        0.124    14.012 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=5, routed)           0.799    14.810    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X33Y170        LUT6 (Prop_lut6_I5_O)        0.124    14.934 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23/O
                         net (fo=1, routed)           0.581    15.515    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23_n_0
    SLICE_X31Y166        LUT6 (Prop_lut6_I3_O)        0.124    15.639 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13/O
                         net (fo=1, routed)           0.307    15.946    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13_n_0
    SLICE_X28Y166        LUT6 (Prop_lut6_I4_O)        0.124    16.070 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5/O
                         net (fo=1, routed)           0.656    16.726    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5_n_0
    SLICE_X21Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.850 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_2/O
                         net (fo=35, routed)          1.088    17.938    u_tinyriscv/u_div/ex_reg_wdata_o[6]
    SLICE_X15Y147        LUT6 (Prop_lut6_I5_O)        0.124    18.062 r  u_tinyriscv/u_div/regs[6][6]_i_2/O
                         net (fo=1, routed)           0.403    18.465    u_tinyriscv/u_div/regs[6][6]_i_2_n_0
    SLICE_X15Y147        LUT5 (Prop_lut5_I0_O)        0.124    18.589 r  u_tinyriscv/u_div/regs[6][6]_i_1/O
                         net (fo=1, routed)           0.000    18.589    u_tinyriscv/u_regs/regs_reg[6][6]_0
    SLICE_X15Y147        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.509    18.488    u_tinyriscv/u_regs/clk_out1
    SLICE_X15Y147        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[6][6]/C
                         clock pessimism              0.488    18.977    
                         clock uncertainty           -0.084    18.893    
    SLICE_X15Y147        FDRE (Setup_fdre_C_D)        0.029    18.922    u_tinyriscv/u_regs/regs_reg[6][6]
  -------------------------------------------------------------------
                         required time                         18.922    
                         arrival time                         -18.589    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_256_511_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.764ns  (logic 4.622ns (24.633%)  route 14.142ns (75.367%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.898     8.946    u_ram/_ram_reg_256_511_13_13/A0
    SLICE_X76Y190        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.070 r  u_ram/_ram_reg_256_511_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.070    u_ram/_ram_reg_256_511_13_13/OD
    SLICE_X76Y190        MUXF7 (Prop_muxf7_I0_O)      0.241     9.311 r  u_ram/_ram_reg_256_511_13_13/F7.B/O
                         net (fo=1, routed)           0.000     9.311    u_ram/_ram_reg_256_511_13_13/O0
    SLICE_X76Y190        MUXF8 (Prop_muxf8_I0_O)      0.098     9.409 r  u_ram/_ram_reg_256_511_13_13/F8/O
                         net (fo=1, routed)           0.759    10.168    u_ram/_ram_reg_256_511_13_13_n_0
    SLICE_X75Y185        LUT6 (Prop_lut6_I3_O)        0.319    10.487 r  u_ram/qout_r[13]_i_15__0/O
                         net (fo=1, routed)           0.000    10.487    u_ram/qout_r[13]_i_15__0_n_0
    SLICE_X75Y185        MUXF7 (Prop_muxf7_I0_O)      0.212    10.699 r  u_ram/qout_r_reg[13]_i_9/O
                         net (fo=1, routed)           0.749    11.448    u_ram/qout_r_reg[13]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    11.747 r  u_ram/qout_r[13]_i_5__0/O
                         net (fo=3, routed)           1.256    13.003    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[13]
    SLICE_X44Y172        LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_5/O
                         net (fo=1, routed)           0.576    13.703    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_5_n_0
    SLICE_X43Y168        LUT6 (Prop_lut6_I3_O)        0.124    13.827 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_4/O
                         net (fo=5, routed)           0.509    14.336    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[13]
    SLICE_X36Y168        LUT6 (Prop_lut6_I5_O)        0.124    14.460 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_3/O
                         net (fo=1, routed)           0.340    14.800    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_3_n_0
    SLICE_X37Y168        LUT6 (Prop_lut6_I1_O)        0.124    14.924 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[13]_i_2/O
                         net (fo=6, routed)           1.262    16.186    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[13]
    SLICE_X63Y170        LUT6 (Prop_lut6_I1_O)        0.124    16.310 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_13_13_i_1/O
                         net (fo=64, routed)          1.717    18.027    u_ram/_ram_reg_256_511_13_13/D
    SLICE_X76Y190        RAMS64E                                      r  u_ram/_ram_reg_256_511_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.717    18.697    u_ram/_ram_reg_256_511_13_13/WCLK
    SLICE_X76Y190        RAMS64E                                      r  u_ram/_ram_reg_256_511_13_13/RAMS64E_A/CLK
                         clock pessimism              0.497    19.194    
                         clock uncertainty           -0.084    19.110    
    SLICE_X76Y190        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.385    u_ram/_ram_reg_256_511_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.385    
                         arrival time                         -18.027    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3840_4095_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.764ns  (logic 4.850ns (25.848%)  route 13.914ns (74.152%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.539     6.616    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X72Y158        LUT3 (Prop_lut3_I0_O)        0.150     6.766 r  u_uart_debug/_ram_reg_0_255_21_21_i_9/O
                         net (fo=192, routed)         1.520     8.286    u_ram/_ram_reg_512_767_21_21/A0
    SLICE_X80Y160        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326     8.612 r  u_ram/_ram_reg_512_767_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.612    u_ram/_ram_reg_512_767_21_21/OD
    SLICE_X80Y160        MUXF7 (Prop_muxf7_I0_O)      0.241     8.853 r  u_ram/_ram_reg_512_767_21_21/F7.B/O
                         net (fo=1, routed)           0.000     8.853    u_ram/_ram_reg_512_767_21_21/O0
    SLICE_X80Y160        MUXF8 (Prop_muxf8_I0_O)      0.098     8.951 r  u_ram/_ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           1.009     9.960    u_ram/_ram_reg_512_767_21_21_n_0
    SLICE_X79Y166        LUT6 (Prop_lut6_I1_O)        0.319    10.279 r  u_ram/qout_r[21]_i_15__0/O
                         net (fo=1, routed)           0.000    10.279    u_ram/qout_r[21]_i_15__0_n_0
    SLICE_X79Y166        MUXF7 (Prop_muxf7_I0_O)      0.212    10.491 r  u_ram/qout_r_reg[21]_i_9/O
                         net (fo=1, routed)           0.752    11.243    u_ram/qout_r_reg[21]_i_9_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I1_O)        0.299    11.542 r  u_ram/qout_r[21]_i_5__0/O
                         net (fo=3, routed)           1.056    12.598    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[21]
    SLICE_X51Y170        LUT6 (Prop_lut6_I0_O)        0.124    12.722 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20/O
                         net (fo=1, routed)           0.514    13.235    u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20_n_0
    SLICE_X43Y170        LUT6 (Prop_lut6_I3_O)        0.124    13.359 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_12/O
                         net (fo=4, routed)           0.914    14.273    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[21]
    SLICE_X22Y165        LUT6 (Prop_lut6_I0_O)        0.124    14.397 f  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4/O
                         net (fo=1, routed)           0.561    14.958    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4_n_0
    SLICE_X22Y165        LUT6 (Prop_lut6_I5_O)        0.124    15.082 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_2/O
                         net (fo=6, routed)           1.408    16.491    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[21]
    SLICE_X61Y165        LUT6 (Prop_lut6_I1_O)        0.124    16.615 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_21_21_i_1/O
                         net (fo=64, routed)          1.413    18.027    u_ram/_ram_reg_3840_4095_21_21/D
    SLICE_X78Y158        RAMS64E                                      r  u_ram/_ram_reg_3840_4095_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.719    18.699    u_ram/_ram_reg_3840_4095_21_21/WCLK
    SLICE_X78Y158        RAMS64E                                      r  u_ram/_ram_reg_3840_4095_21_21/RAMS64E_A/CLK
                         clock pessimism              0.497    19.196    
                         clock uncertainty           -0.084    19.112    
    SLICE_X78Y158        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.387    u_ram/_ram_reg_3840_4095_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.387    
                         arrival time                         -18.027    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3584_3839_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.749ns  (logic 4.622ns (24.652%)  route 14.127ns (75.348%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.878     8.927    u_ram/_ram_reg_768_1023_14_14/A0
    SLICE_X74Y191        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.051 r  u_ram/_ram_reg_768_1023_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.051    u_ram/_ram_reg_768_1023_14_14/OD
    SLICE_X74Y191        MUXF7 (Prop_muxf7_I0_O)      0.241     9.292 r  u_ram/_ram_reg_768_1023_14_14/F7.B/O
                         net (fo=1, routed)           0.000     9.292    u_ram/_ram_reg_768_1023_14_14/O0
    SLICE_X74Y191        MUXF8 (Prop_muxf8_I0_O)      0.098     9.390 r  u_ram/_ram_reg_768_1023_14_14/F8/O
                         net (fo=1, routed)           0.943    10.333    u_ram/_ram_reg_768_1023_14_14_n_0
    SLICE_X75Y187        LUT6 (Prop_lut6_I0_O)        0.319    10.652 r  u_ram/qout_r[14]_i_15__0/O
                         net (fo=1, routed)           0.000    10.652    u_ram/qout_r[14]_i_15__0_n_0
    SLICE_X75Y187        MUXF7 (Prop_muxf7_I0_O)      0.212    10.864 r  u_ram/qout_r_reg[14]_i_9/O
                         net (fo=1, routed)           0.922    11.786    u_ram/qout_r_reg[14]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    12.085 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.159    13.243    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X52Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.367 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.521    13.888    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X47Y170        LUT6 (Prop_lut6_I3_O)        0.124    14.012 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=5, routed)           0.595    14.607    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X43Y172        LUT6 (Prop_lut6_I3_O)        0.124    14.731 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_3/O
                         net (fo=1, routed)           0.151    14.882    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_3_n_0
    SLICE_X43Y172        LUT6 (Prop_lut6_I1_O)        0.124    15.006 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_2/O
                         net (fo=6, routed)           1.255    16.261    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[14]
    SLICE_X64Y172        LUT6 (Prop_lut6_I1_O)        0.124    16.385 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_14_14_i_1/O
                         net (fo=64, routed)          1.627    18.012    u_ram/_ram_reg_3584_3839_14_14/D
    SLICE_X80Y189        RAMS64E                                      r  u_ram/_ram_reg_3584_3839_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.718    18.698    u_ram/_ram_reg_3584_3839_14_14/WCLK
    SLICE_X80Y189        RAMS64E                                      r  u_ram/_ram_reg_3584_3839_14_14/RAMS64E_A/CLK
                         clock pessimism              0.497    19.195    
                         clock uncertainty           -0.084    19.111    
    SLICE_X80Y189        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.386    u_ram/_ram_reg_3584_3839_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.386    
                         arrival time                         -18.012    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3840_4095_12_12/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.733ns  (logic 4.622ns (24.674%)  route 14.111ns (75.326%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.838     8.886    u_ram/_ram_reg_512_767_12_12/A0
    SLICE_X80Y187        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.010 r  u_ram/_ram_reg_512_767_12_12/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.010    u_ram/_ram_reg_512_767_12_12/OD
    SLICE_X80Y187        MUXF7 (Prop_muxf7_I0_O)      0.241     9.251 r  u_ram/_ram_reg_512_767_12_12/F7.B/O
                         net (fo=1, routed)           0.000     9.251    u_ram/_ram_reg_512_767_12_12/O0
    SLICE_X80Y187        MUXF8 (Prop_muxf8_I0_O)      0.098     9.349 r  u_ram/_ram_reg_512_767_12_12/F8/O
                         net (fo=1, routed)           0.969    10.318    u_ram/_ram_reg_512_767_12_12_n_0
    SLICE_X79Y182        LUT6 (Prop_lut6_I1_O)        0.319    10.637 r  u_ram/qout_r[12]_i_15__0/O
                         net (fo=1, routed)           0.000    10.637    u_ram/qout_r[12]_i_15__0_n_0
    SLICE_X79Y182        MUXF7 (Prop_muxf7_I0_O)      0.212    10.849 r  u_ram/qout_r_reg[12]_i_9/O
                         net (fo=1, routed)           1.364    12.214    u_ram/qout_r_reg[12]_i_9_n_0
    SLICE_X57Y182        LUT6 (Prop_lut6_I1_O)        0.299    12.513 r  u_ram/qout_r[12]_i_5__0/O
                         net (fo=3, routed)           0.937    13.449    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[12]
    SLICE_X48Y171        LUT6 (Prop_lut6_I0_O)        0.124    13.573 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_5/O
                         net (fo=1, routed)           0.455    14.028    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_5_n_0
    SLICE_X41Y171        LUT6 (Prop_lut6_I3_O)        0.124    14.152 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_4/O
                         net (fo=5, routed)           0.466    14.618    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[12]
    SLICE_X39Y173        LUT6 (Prop_lut6_I3_O)        0.124    14.742 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_3/O
                         net (fo=1, routed)           0.448    15.190    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_3_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I1_O)        0.124    15.314 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_2/O
                         net (fo=6, routed)           0.815    16.128    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[12]
    SLICE_X49Y178        LUT6 (Prop_lut6_I1_O)        0.124    16.252 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_12_12_i_1/O
                         net (fo=64, routed)          1.744    17.996    u_ram/_ram_reg_3840_4095_12_12/D
    SLICE_X78Y189        RAMS64E                                      r  u_ram/_ram_reg_3840_4095_12_12/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.718    18.698    u_ram/_ram_reg_3840_4095_12_12/WCLK
    SLICE_X78Y189        RAMS64E                                      r  u_ram/_ram_reg_3840_4095_12_12/RAMS64E_A/CLK
                         clock pessimism              0.497    19.195    
                         clock uncertainty           -0.084    19.111    
    SLICE_X78Y189        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.386    u_ram/_ram_reg_3840_4095_12_12/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.386    
                         arrival time                         -17.996    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3328_3583_12_12/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.733ns  (logic 4.622ns (24.673%)  route 14.111ns (75.327%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.838     8.886    u_ram/_ram_reg_512_767_12_12/A0
    SLICE_X80Y187        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.010 r  u_ram/_ram_reg_512_767_12_12/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.010    u_ram/_ram_reg_512_767_12_12/OD
    SLICE_X80Y187        MUXF7 (Prop_muxf7_I0_O)      0.241     9.251 r  u_ram/_ram_reg_512_767_12_12/F7.B/O
                         net (fo=1, routed)           0.000     9.251    u_ram/_ram_reg_512_767_12_12/O0
    SLICE_X80Y187        MUXF8 (Prop_muxf8_I0_O)      0.098     9.349 r  u_ram/_ram_reg_512_767_12_12/F8/O
                         net (fo=1, routed)           0.969    10.318    u_ram/_ram_reg_512_767_12_12_n_0
    SLICE_X79Y182        LUT6 (Prop_lut6_I1_O)        0.319    10.637 r  u_ram/qout_r[12]_i_15__0/O
                         net (fo=1, routed)           0.000    10.637    u_ram/qout_r[12]_i_15__0_n_0
    SLICE_X79Y182        MUXF7 (Prop_muxf7_I0_O)      0.212    10.849 r  u_ram/qout_r_reg[12]_i_9/O
                         net (fo=1, routed)           1.364    12.214    u_ram/qout_r_reg[12]_i_9_n_0
    SLICE_X57Y182        LUT6 (Prop_lut6_I1_O)        0.299    12.513 r  u_ram/qout_r[12]_i_5__0/O
                         net (fo=3, routed)           0.937    13.449    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[12]
    SLICE_X48Y171        LUT6 (Prop_lut6_I0_O)        0.124    13.573 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_5/O
                         net (fo=1, routed)           0.455    14.028    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_5_n_0
    SLICE_X41Y171        LUT6 (Prop_lut6_I3_O)        0.124    14.152 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_4/O
                         net (fo=5, routed)           0.466    14.618    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[12]
    SLICE_X39Y173        LUT6 (Prop_lut6_I3_O)        0.124    14.742 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_3/O
                         net (fo=1, routed)           0.448    15.190    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_3_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I1_O)        0.124    15.314 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[12]_i_2/O
                         net (fo=6, routed)           0.815    16.128    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[12]
    SLICE_X49Y178        LUT6 (Prop_lut6_I1_O)        0.124    16.252 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_12_12_i_1/O
                         net (fo=64, routed)          1.744    17.996    u_ram/_ram_reg_3328_3583_12_12/D
    SLICE_X78Y191        RAMS64E                                      r  u_ram/_ram_reg_3328_3583_12_12/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.719    18.699    u_ram/_ram_reg_3328_3583_12_12/WCLK
    SLICE_X78Y191        RAMS64E                                      r  u_ram/_ram_reg_3328_3583_12_12/RAMS64E_A/CLK
                         clock pessimism              0.497    19.196    
                         clock uncertainty           -0.084    19.112    
    SLICE_X78Y191        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.387    u_ram/_ram_reg_3328_3583_12_12/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.387    
                         arrival time                         -17.996    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3072_3327_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.722ns  (logic 4.850ns (25.905%)  route 13.872ns (74.095%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.539     6.616    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X72Y158        LUT3 (Prop_lut3_I0_O)        0.150     6.766 r  u_uart_debug/_ram_reg_0_255_21_21_i_9/O
                         net (fo=192, routed)         1.520     8.286    u_ram/_ram_reg_512_767_21_21/A0
    SLICE_X80Y160        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326     8.612 r  u_ram/_ram_reg_512_767_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.612    u_ram/_ram_reg_512_767_21_21/OD
    SLICE_X80Y160        MUXF7 (Prop_muxf7_I0_O)      0.241     8.853 r  u_ram/_ram_reg_512_767_21_21/F7.B/O
                         net (fo=1, routed)           0.000     8.853    u_ram/_ram_reg_512_767_21_21/O0
    SLICE_X80Y160        MUXF8 (Prop_muxf8_I0_O)      0.098     8.951 r  u_ram/_ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           1.009     9.960    u_ram/_ram_reg_512_767_21_21_n_0
    SLICE_X79Y166        LUT6 (Prop_lut6_I1_O)        0.319    10.279 r  u_ram/qout_r[21]_i_15__0/O
                         net (fo=1, routed)           0.000    10.279    u_ram/qout_r[21]_i_15__0_n_0
    SLICE_X79Y166        MUXF7 (Prop_muxf7_I0_O)      0.212    10.491 r  u_ram/qout_r_reg[21]_i_9/O
                         net (fo=1, routed)           0.752    11.243    u_ram/qout_r_reg[21]_i_9_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I1_O)        0.299    11.542 r  u_ram/qout_r[21]_i_5__0/O
                         net (fo=3, routed)           1.056    12.598    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[21]
    SLICE_X51Y170        LUT6 (Prop_lut6_I0_O)        0.124    12.722 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20/O
                         net (fo=1, routed)           0.514    13.235    u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_20_n_0
    SLICE_X43Y170        LUT6 (Prop_lut6_I3_O)        0.124    13.359 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_12/O
                         net (fo=4, routed)           0.914    14.273    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[21]
    SLICE_X22Y165        LUT6 (Prop_lut6_I0_O)        0.124    14.397 f  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4/O
                         net (fo=1, routed)           0.561    14.958    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_4_n_0
    SLICE_X22Y165        LUT6 (Prop_lut6_I5_O)        0.124    15.082 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[21]_i_2/O
                         net (fo=6, routed)           1.408    16.491    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[21]
    SLICE_X61Y165        LUT6 (Prop_lut6_I1_O)        0.124    16.615 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_21_21_i_1/O
                         net (fo=64, routed)          1.371    17.985    u_ram/_ram_reg_3072_3327_21_21/D
    SLICE_X76Y156        RAMS64E                                      r  u_ram/_ram_reg_3072_3327_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.719    18.699    u_ram/_ram_reg_3072_3327_21_21/WCLK
    SLICE_X76Y156        RAMS64E                                      r  u_ram/_ram_reg_3072_3327_21_21/RAMS64E_A/CLK
                         clock pessimism              0.497    19.196    
                         clock uncertainty           -0.084    19.112    
    SLICE_X76Y156        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.387    u_ram/_ram_reg_3072_3327_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.387    
                         arrival time                         -17.985    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[21][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.299ns  (logic 4.994ns (25.877%)  route 14.305ns (74.123%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.803    -0.737    u_tinyriscv/u_id_ex/op2_ff/clk_out1
    SLICE_X23Y167        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[0]/Q
                         net (fo=36, routed)          0.576     0.295    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[0]
    SLICE_X25Y167        LUT2 (Prop_lut2_I1_O)        0.124     0.419 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18/O
                         net (fo=1, routed)           0.000     0.419    u_tinyriscv/u_id_ex/op1_ff/regs[1][1]_i_18_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.951    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][1]_i_11_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.065    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.179    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_42_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.293    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_14_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.407    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][19]_i_32_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.521    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_6_n_0
    SLICE_X25Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.635    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][27]_i_5_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 f  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][31]_i_7/O[2]
                         net (fo=4, routed)           0.816     2.690    u_tinyriscv/data3[30]
    SLICE_X43Y174        LUT6 (Prop_lut6_I0_O)        0.302     2.992 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          0.900     3.892    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.938     4.954    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.847     6.925    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X71Y175        LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.878     8.927    u_ram/_ram_reg_768_1023_14_14/A0
    SLICE_X74Y191        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.051 r  u_ram/_ram_reg_768_1023_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.051    u_ram/_ram_reg_768_1023_14_14/OD
    SLICE_X74Y191        MUXF7 (Prop_muxf7_I0_O)      0.241     9.292 r  u_ram/_ram_reg_768_1023_14_14/F7.B/O
                         net (fo=1, routed)           0.000     9.292    u_ram/_ram_reg_768_1023_14_14/O0
    SLICE_X74Y191        MUXF8 (Prop_muxf8_I0_O)      0.098     9.390 r  u_ram/_ram_reg_768_1023_14_14/F8/O
                         net (fo=1, routed)           0.943    10.333    u_ram/_ram_reg_768_1023_14_14_n_0
    SLICE_X75Y187        LUT6 (Prop_lut6_I0_O)        0.319    10.652 r  u_ram/qout_r[14]_i_15__0/O
                         net (fo=1, routed)           0.000    10.652    u_ram/qout_r[14]_i_15__0_n_0
    SLICE_X75Y187        MUXF7 (Prop_muxf7_I0_O)      0.212    10.864 r  u_ram/qout_r_reg[14]_i_9/O
                         net (fo=1, routed)           0.922    11.786    u_ram/qout_r_reg[14]_i_9_n_0
    SLICE_X65Y179        LUT6 (Prop_lut6_I1_O)        0.299    12.085 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.159    13.243    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X52Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.367 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.521    13.888    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X47Y170        LUT6 (Prop_lut6_I3_O)        0.124    14.012 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=5, routed)           0.799    14.810    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X33Y170        LUT6 (Prop_lut6_I5_O)        0.124    14.934 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23/O
                         net (fo=1, routed)           0.581    15.515    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_23_n_0
    SLICE_X31Y166        LUT6 (Prop_lut6_I3_O)        0.124    15.639 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13/O
                         net (fo=1, routed)           0.307    15.946    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_13_n_0
    SLICE_X28Y166        LUT6 (Prop_lut6_I4_O)        0.124    16.070 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5/O
                         net (fo=1, routed)           0.656    16.726    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_5_n_0
    SLICE_X21Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.850 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_2/O
                         net (fo=35, routed)          1.158    18.008    u_tinyriscv/u_div/ex_reg_wdata_o[6]
    SLICE_X8Y147         LUT6 (Prop_lut6_I2_O)        0.124    18.132 r  u_tinyriscv/u_div/regs[21][6]_i_2/O
                         net (fo=1, routed)           0.306    18.438    u_tinyriscv/u_div/regs[21][6]_i_2_n_0
    SLICE_X8Y146         LUT5 (Prop_lut5_I0_O)        0.124    18.562 r  u_tinyriscv/u_div/regs[21][6]_i_1/O
                         net (fo=1, routed)           0.000    18.562    u_tinyriscv/u_regs/regs_reg[21][6]_0
    SLICE_X8Y146         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[21][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        1.508    18.487    u_tinyriscv/u_regs/clk_out1
    SLICE_X8Y146         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[21][6]/C
                         clock pessimism              0.488    18.976    
                         clock uncertainty           -0.084    18.892    
    SLICE_X8Y146         FDRE (Setup_fdre_C_D)        0.077    18.969    u_tinyriscv/u_regs/regs_reg[21][6]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -18.562    
  -------------------------------------------------------------------
                         slack                                  0.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_clint/data_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_csr_reg/mcause_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.647    -0.517    u_tinyriscv/u_clint/clk_out1
    SLICE_X11Y185        FDRE                                         r  u_tinyriscv/u_clint/data_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y185        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  u_tinyriscv/u_clint/data_o_reg[26]/Q
                         net (fo=1, routed)           0.087    -0.289    u_tinyriscv/u_id_ex/inst_ff/mie_reg[31]_0[26]
    SLICE_X10Y185        LUT4 (Prop_lut4_I3_O)        0.045    -0.244 r  u_tinyriscv/u_id_ex/inst_ff/mstatus[26]_i_1/O
                         net (fo=6, routed)           0.000    -0.244    u_tinyriscv/u_csr_reg/D[26]
    SLICE_X10Y185        FDRE                                         r  u_tinyriscv/u_csr_reg/mcause_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.921    -0.752    u_tinyriscv/u_csr_reg/clk_out1
    SLICE_X10Y185        FDRE                                         r  u_tinyriscv/u_csr_reg/mcause_reg[26]/C
                         clock pessimism              0.248    -0.504    
                         clock uncertainty            0.084    -0.420    
    SLICE_X10Y185        FDRE (Hold_fdre_C_D)         0.120    -0.300    u_tinyriscv/u_csr_reg/mcause_reg[26]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 spi_0/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/spi_status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.408%)  route 0.081ns (36.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.639    -0.525    spi_0/clk_out1
    SLICE_X55Y158        FDRE                                         r  spi_0/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  spi_0/en_reg/Q
                         net (fo=14, routed)          0.081    -0.302    spi_0/en
    SLICE_X55Y158        FDRE                                         r  spi_0/spi_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.913    -0.760    spi_0/clk_out1
    SLICE_X55Y158        FDRE                                         r  spi_0/spi_status_reg[0]/C
                         clock pessimism              0.235    -0.525    
                         clock uncertainty            0.084    -0.441    
    SLICE_X55Y158        FDRE (Hold_fdre_C_D)         0.075    -0.366    spi_0/spi_status_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_div/dividend_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_div/result_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.645    -0.519    u_tinyriscv/u_div/clk_out1
    SLICE_X32Y162        FDRE                                         r  u_tinyriscv/u_div/dividend_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  u_tinyriscv/u_div/dividend_r_reg[29]/Q
                         net (fo=3, routed)           0.077    -0.301    u_tinyriscv/u_div/in16[30]
    SLICE_X33Y162        LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  u_tinyriscv/u_div/result_o[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    u_tinyriscv/u_div/result_o1_in[29]
    SLICE_X33Y162        FDRE                                         r  u_tinyriscv/u_div/result_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.918    -0.755    u_tinyriscv/u_div/clk_out1
    SLICE_X33Y162        FDRE                                         r  u_tinyriscv/u_div/result_o_reg[29]/C
                         clock pessimism              0.249    -0.506    
                         clock uncertainty            0.084    -0.422    
    SLICE_X33Y162        FDRE (Hold_fdre_C_D)         0.091    -0.331    u_tinyriscv/u_div/result_o_reg[29]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 spi_0/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.269%)  route 0.083ns (30.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.644    -0.520    spi_0/clk_out1
    SLICE_X65Y155        FDRE                                         r  spi_0/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  spi_0/clk_cnt_reg[2]/Q
                         net (fo=6, routed)           0.083    -0.296    spi_0/clk_cnt_reg[2]
    SLICE_X64Y155        LUT6 (Prop_lut6_I2_O)        0.045    -0.251 r  spi_0/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    spi_0/clk_cnt[5]_i_1_n_0
    SLICE_X64Y155        FDRE                                         r  spi_0/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.920    -0.753    spi_0/clk_out1
    SLICE_X64Y155        FDRE                                         r  spi_0/clk_cnt_reg[5]/C
                         clock pessimism              0.246    -0.507    
                         clock uncertainty            0.084    -0.423    
    SLICE_X64Y155        FDRE (Hold_fdre_C_D)         0.092    -0.331    spi_0/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 uart_0/uart_baud_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/rx_div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.465%)  route 0.354ns (65.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.639    -0.525    uart_0/clk_out1
    SLICE_X52Y158        FDSE                                         r  uart_0/uart_baud_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y158        FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  uart_0/uart_baud_reg[4]/Q
                         net (fo=4, routed)           0.354    -0.030    uart_0/uart_baud_reg_n_0_[4]
    SLICE_X49Y156        LUT3 (Prop_lut3_I2_O)        0.045     0.015 r  uart_0/rx_div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.015    uart_0/p_1_in[3]
    SLICE_X49Y156        FDRE                                         r  uart_0/rx_div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.917    -0.756    uart_0/clk_out1
    SLICE_X49Y156        FDRE                                         r  uart_0/rx_div_cnt_reg[3]/C
                         clock pessimism              0.500    -0.256    
                         clock uncertainty            0.084    -0.172    
    SLICE_X49Y156        FDRE (Hold_fdre_C_D)         0.107    -0.065    uart_0/rx_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/tx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.192ns (36.123%)  route 0.340ns (63.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.645    -0.519    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X41Y198        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y198        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  u_jtag_top/u_jtag_dm/tx/ack_reg/Q
                         net (fo=5, routed)           0.340    -0.038    u_jtag_top/u_jtag_dm/tx/ack_0
    SLICE_X52Y194        LUT4 (Prop_lut4_I1_O)        0.051     0.013 r  u_jtag_top/u_jtag_dm/tx/state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.013    u_jtag_top/u_jtag_dm/tx/state_next[2]
    SLICE_X52Y194        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.914    -0.759    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X52Y194        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/state_reg[2]/C
                         clock pessimism              0.500    -0.259    
                         clock uncertainty            0.084    -0.175    
    SLICE_X52Y194        FDCE (Hold_fdce_C_D)         0.107    -0.068    u_jtag_top/u_jtag_dm/tx/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_pc_reg/pc_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.637    -0.527    u_tinyriscv/u_pc_reg/clk_out1
    SLICE_X16Y175        FDRE                                         r  u_tinyriscv/u_pc_reg/pc_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_tinyriscv/u_pc_reg/pc_o_reg[11]/Q
                         net (fo=4, routed)           0.098    -0.288    u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[31]_1[11]
    SLICE_X17Y175        FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.910    -0.763    u_tinyriscv/u_if_id/inst_addr_ff/clk_out1
    SLICE_X17Y175        FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[11]/C
                         clock pessimism              0.249    -0.514    
                         clock uncertainty            0.084    -0.430    
    SLICE_X17Y175        FDRE (Hold_fdre_C_D)         0.057    -0.373    u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.681%)  route 0.137ns (49.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.643    -0.521    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X41Y191        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y191        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  u_jtag_top/u_jtag_dm/data0_reg[23]/Q
                         net (fo=2, routed)           0.137    -0.243    u_jtag_top/u_jtag_dm/data0_reg_n_0_[23]
    SLICE_X36Y191        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.920    -0.753    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X36Y191        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[23]/C
                         clock pessimism              0.271    -0.482    
                         clock uncertainty            0.084    -0.398    
    SLICE_X36Y191        FDCE (Hold_fdce_C_D)         0.070    -0.328    u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/tx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.394%)  route 0.340ns (64.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.645    -0.519    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X41Y198        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y198        FDCE (Prop_fdce_C_Q)         0.141    -0.378 f  u_jtag_top/u_jtag_dm/tx/ack_reg/Q
                         net (fo=5, routed)           0.340    -0.038    u_jtag_top/u_jtag_dm/tx/ack_0
    SLICE_X52Y194        LUT5 (Prop_lut5_I4_O)        0.045     0.007 r  u_jtag_top/u_jtag_dm/tx/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.007    u_jtag_top/u_jtag_dm/tx/state_next[1]
    SLICE_X52Y194        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.914    -0.759    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X52Y194        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/state_reg[1]/C
                         clock pessimism              0.500    -0.259    
                         clock uncertainty            0.084    -0.175    
    SLICE_X52Y194        FDCE (Hold_fdce_C_D)         0.092    -0.083    u_jtag_top/u_jtag_dm/tx/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.638    -0.526    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X47Y186        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y186        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  u_jtag_top/u_jtag_dm/data0_reg[26]/Q
                         net (fo=2, routed)           0.121    -0.264    u_jtag_top/u_jtag_dm/data0_reg_n_0_[26]
    SLICE_X47Y187        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=8150, routed)        0.913    -0.760    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X47Y187        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[26]/C
                         clock pessimism              0.250    -0.510    
                         clock uncertainty            0.084    -0.426    
    SLICE_X47Y187        FDCE (Hold_fdce_C_D)         0.070    -0.356    u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.092    





