> Previously, we looked at [Architecture Diagrams](09_diagrams.md).

# Chapter 10: Code Inventory
## File Structure
```mermaid
graph TD
    ROOT_DIR_MERMAID_0[tests/analog_design_sample_project/]
    FILE_0[agc_system.sp]
    FILE_1[README.md]
    FILE_2[dc_analysis.inc]
    FILE_3[transient_analysis.inc]
    FILE_4[voltage_controlled_resistor.va]
    DIR_analysis_1[analysis/]
    DIR_models_2[models/]
    ROOT_DIR_MERMAID_0 --> DIR_analysis_1
    DIR_analysis_1 --> FILE_2
    DIR_analysis_1 --> FILE_3
    ROOT_DIR_MERMAID_0 --> DIR_models_2
    DIR_models_2 --> FILE_4
    ROOT_DIR_MERMAID_0 --> FILE_0
    ROOT_DIR_MERMAID_0 --> FILE_1
    %% Styling for better readability
    classDef dir fill:#dadada,stroke:#333,stroke-width:2px,color:#333,font-weight:bold;
    classDef file fill:#f9f9f9,stroke:#ccc,stroke-width:1px,color:#333;
    class ROOT_DIR_MERMAID_0 dir;
    class FILE_0 file;
    class FILE_1 file;
    class FILE_2 file;
    class FILE_3 file;
    class FILE_4 file;
    class DIR_analysis_1 dir;
    class DIR_models_2 dir;
```
## File Descriptions Summary
*   **`agc_system.sp`**: * Automatic Gain Control (AGC) System
*   **`README.md`**: Analog Sample Project: Automatic Gain Control (AGC) Amplifier
*   **`dc_analysis.inc`**: * DC Operating Point Analysis
*   **`transient_analysis.inc`**: * Transient Analysis
*   **`voltage_controlled_resistor.va`**: // Voltage Controlled Resistor (VCR)
---
## Detailed File Content
No detailed structural information could be generated for the files based on the selected parser.

> Next, we will examine [Project Review](11_project_review.md).


---

*Generated by [SourceLens AI](https://github.com/openXFlow/sourceLensAI) using LLM: `gemini` (cloud) - model: `gemini-2.0-flash` | Language Profile: `Python`*