-makelib ies/xil_defaultlib -sv \
  "G:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "G:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies/xpm \
  "G:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies/processing_system7_bfm_v2_0_5 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/2527/hdl/processing_system7_bfm_v2_0_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/lcd_design/ip/lcd_design_processing_system7_0_0/sim/lcd_design_processing_system7_0_0.v" \
-endlib
-makelib ies/lib_cdc_v1_0_2 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies/lib_pkg_v1_0_2 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/832a/hdl/lib_pkg_v1_0_rfs.vhd" \
-endlib
-makelib ies/fifo_generator_v13_1_2 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/a807/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies/fifo_generator_v13_1_2 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/a807/hdl/fifo_generator_v13_1_rfs.vhd" \
-endlib
-makelib ies/fifo_generator_v13_1_2 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/a807/hdl/fifo_generator_v13_1_rfs.v" \
-endlib
-makelib ies/lib_fifo_v1_0_6 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/61a7/hdl/lib_fifo_v1_0_rfs.vhd" \
-endlib
-makelib ies/blk_mem_gen_v8_3_4 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/59b0/simulation/blk_mem_gen_v8_3.v" \
-endlib
-makelib ies/lib_bmg_v1_0_6 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/7d44/hdl/lib_bmg_v1_0_rfs.vhd" \
-endlib
-makelib ies/lib_srl_fifo_v1_0_2 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
-endlib
-makelib ies/axi_datamover_v5_1_12 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/1cd0/hdl/axi_datamover_v5_1_vh_rfs.vhd" \
-endlib
-makelib ies/axi_vdma_v6_2_9 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/3e37/hdl/axi_vdma_v6_2_rfs.v" \
-endlib
-makelib ies/axi_vdma_v6_2_9 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/3e37/hdl/axi_vdma_v6_2_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/lcd_design/ip/lcd_design_axi_vdma_0_0/sim/lcd_design_axi_vdma_0_0.vhd" \
-endlib
-makelib ies/axi_lite_ipif_v3_0_4 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies/v_tc_v6_1_9 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/9581/hdl/v_tc_v6_1_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/lcd_design/ip/lcd_design_v_tc_0_0/sim/lcd_design_v_tc_0_0.vhd" \
-endlib
-makelib ies/v_vid_in_axi4s_v4_0_4 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/251f/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \
-endlib
-makelib ies/v_axi4s_vid_out_v4_0_4 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/a7c9/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/lcd_design/ip/lcd_design_v_axi4s_vid_out_0_0/sim/lcd_design_v_axi4s_vid_out_0_0.v" \
  "../../../bd/lcd_design/ipshared/8dc1/src/rgb2lcd.v" \
  "../../../bd/lcd_design/ip/lcd_design_rgb2lcd_0_0/sim/lcd_design_rgb2lcd_0_0.v" \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/ab26/src/mmcme2_drp.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/ab26/src/axi_dynclk_S00_AXI.vhd" \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/ab26/src/axi_dynclk.vhd" \
  "../../../bd/lcd_design/ip/lcd_design_axi_dynclk_0_0/sim/lcd_design_axi_dynclk_0_0.vhd" \
-endlib
-makelib ies/proc_sys_reset_v5_0_10 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/lcd_design/ip/lcd_design_rst_ps7_0_100M_0/sim/lcd_design_rst_ps7_0_100M_0.vhd" \
-endlib
-makelib ies/generic_baseblocks_v2_1_0 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_infrastructure_v1_1_0 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib ies/axi_register_slice_v2_1_10 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_data_fifo_v2_1_9 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_crossbar_v2_1_11 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/lcd_design/ip/lcd_design_xbar_0/sim/lcd_design_xbar_0.v" \
  "../../../bd/lcd_design/hdl/lcd_design.v" \
  "../../../bd/lcd_design/ipshared/2e37/xlconcat.v" \
  "../../../bd/lcd_design/ip/lcd_design_xlconcat_0_0/sim/lcd_design_xlconcat_0_0.v" \
-endlib
-makelib ies/axi_protocol_converter_v2_1_10 \
  "../../../../XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/lcd_design/ip/lcd_design_auto_pc_0/sim/lcd_design_auto_pc_0.v" \
  "../../../bd/lcd_design/ip/lcd_design_auto_pc_1/sim/lcd_design_auto_pc_1.v" \
-endlib
-makelib ies/xil_defaultlib \
  glbl.v
-endlib

