###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Tue Aug 23 06:25:51 2022
#  Design:            SYSTEM_TOP_dft
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix SYSTEM_TOP_dft_postRoute -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin U0_SYS_Controller/U0_RX_Controller/Current_
State_reg[2]/CK 
Endpoint:   U0_SYS_Controller/U0_RX_Controller/Current_State_reg[2]/SI (^) 
checked with  leading edge of 'CLK3'
Beginpoint: SI[0]                                                      (^) 
triggered by  leading edge of '@'
Path Groups: {CLK3}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.340
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.381
  Arrival Time                  0.399
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+-----------+-------+---------+----------| 
     | SI[0]                                              |  ^   | SI[0]                                             |           |       |   0.000 |   -0.018 | 
     | U0_SYS_Controller/U0_RX_Controller/FE_PHC28_SI_0_/ |  ^   | SI[0]                                             | DLY4X1M   | 0.000 |   0.000 |   -0.018 | 
     | A                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_Controller/U0_RX_Controller/FE_PHC28_SI_0_/ |  ^   | U0_SYS_Controller/U0_RX_Controller/FE_PHN28_SI_0_ | DLY4X1M   | 0.351 |   0.351 |    0.333 | 
     | Y                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_Controller/U0_RX_Controller/FE_PHC33_SI_0_/ |  ^   | U0_SYS_Controller/U0_RX_Controller/FE_PHN28_SI_0_ | CLKBUFX1M | 0.000 |   0.351 |    0.333 | 
     | A                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_Controller/U0_RX_Controller/FE_PHC33_SI_0_/ |  ^   | U0_SYS_Controller/U0_RX_Controller/FE_PHN33_SI_0_ | CLKBUFX1M | 0.047 |   0.399 |    0.381 | 
     | Y                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_Controller/U0_RX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_RX_Controller/FE_PHN33_SI_0_ | SDFFRQX2M | 0.000 |   0.399 |    0.381 | 
     | eg[2]/SI                                           |      |                                                   |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk         |            |       |   0.000 |    0.018 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.018 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.037 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.037 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.053 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.053 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.114 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.114 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.176 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.176 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.241 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.244 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.268 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.268 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.298 | 
     | REF_CLK_m__L5_I0/A                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.299 | 
     | REF_CLK_m__L5_I0/Y                                 |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.331 | 
     | REF_CLK_m__L6_I1/A                                 |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.002 |   0.314 |    0.332 | 
     | REF_CLK_m__L6_I1/Y                                 |  ^   | REF_CLK_m__L6_N1 | CLKINVX32M | 0.025 |   0.340 |    0.358 | 
     | U0_SYS_Controller/U0_RX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N1 | SDFFRQX2M  | 0.000 |   0.340 |    0.358 | 
     | eg[2]/CK                                           |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_ALU/ALU_OUT_reg[0]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[0]/SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SI[2]                    (^) triggered by  leading edge of '@'
Path Groups: {ALU_CLK}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.107
+ Hold                         -0.062
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.073
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |      |                |           |       |  Time   |   Time   | 
     |--------------------------+------+----------------+-----------+-------+---------+----------| 
     | SI[2]                    |  ^   | SI[2]          |           |       |   0.000 |   -0.028 | 
     | FE_PHC29_SI_2_/A         |  ^   | SI[2]          | BUFX2M    | 0.000 |   0.000 |   -0.028 | 
     | FE_PHC29_SI_2_/Y         |  ^   | FE_PHN29_SI_2_ | BUFX2M    | 0.073 |   0.073 |    0.045 | 
     | U0_ALU/ALU_OUT_reg[0]/SI |  ^   | FE_PHN29_SI_2_ | SDFFRQX2M | 0.000 |   0.073 |    0.045 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |      |                |            |       |  Time   |   Time   | 
     |--------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |    0.028 | 
     | ALU_CLK__L1_I0/A         |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |    0.028 | 
     | ALU_CLK__L1_I0/Y         |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.061 |   0.061 |    0.089 | 
     | ALU_CLK__L2_I0/A         |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.061 |    0.089 | 
     | ALU_CLK__L2_I0/Y         |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.027 |   0.087 |    0.115 | 
     | ALU_CLK__L3_I1/A         |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.001 |   0.088 |    0.116 | 
     | ALU_CLK__L3_I1/Y         |  ^   | ALU_CLK__L3_N1 | CLKINVX32M | 0.019 |   0.107 |    0.135 | 
     | U0_ALU/ALU_OUT_reg[0]/CK |  ^   | ALU_CLK__L3_N1 | SDFFRQX2M  | 0.000 |   0.107 |    0.135 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin U1_RST_SYNC/FFSTAGES_reg[0]/CK 
Endpoint:   U1_RST_SYNC/FFSTAGES_reg[0]/RN (^) checked with  leading edge of 
'CLK3'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.585
  Arrival Time                  0.643
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                |      |                             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-----------------------------+-----------+-------+---------+----------| 
     | scan_rst                       |  ^   | scan_rst                    |           |       |   0.000 |   -0.059 | 
     | FE_PHC25_scan_rst/A            |  ^   | scan_rst                    | DLY4X1M   | 0.000 |   0.000 |   -0.059 | 
     | FE_PHC25_scan_rst/Y            |  ^   | FE_PHN25_scan_rst           | DLY4X1M   | 0.436 |   0.436 |    0.378 | 
     | U3_mux2X1/FE_PHC32_scan_rst/A  |  ^   | FE_PHN25_scan_rst           | CLKBUFX8M | 0.000 |   0.436 |    0.378 | 
     | U3_mux2X1/FE_PHC32_scan_rst/Y  |  ^   | U3_mux2X1/FE_PHN32_scan_rst | CLKBUFX8M | 0.070 |   0.506 |    0.447 | 
     | U3_mux2X1/U1/B                 |  ^   | U3_mux2X1/FE_PHN32_scan_rst | MX2X2M    | 0.000 |   0.506 |    0.447 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m                       | MX2X2M    | 0.137 |   0.643 |    0.585 | 
     | U1_RST_SYNC/FFSTAGES_reg[0]/RN |  ^   | RST_m                       | SDFFRQX2M | 0.000 |   0.643 |    0.585 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk           |            |       |   0.000 |    0.059 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.059 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.018 |    0.077 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.078 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.094 | 
     | U1_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.094 | 
     | U1_mux2X1/U1/Y                 |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.181 | 
     | UART_CLK_m__L1_I0/A            |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.181 | 
     | UART_CLK_m__L1_I0/Y            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.234 | 
     | UART_CLK_m__L2_I0/A            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.234 | 
     | UART_CLK_m__L2_I0/Y            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.281 | 
     | UART_CLK_m__L3_I0/A            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.281 | 
     | UART_CLK_m__L3_I0/Y            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.328 | 
     | UART_CLK_m__L4_I0/A            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.328 | 
     | UART_CLK_m__L4_I0/Y            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.375 | 
     | UART_CLK_m__L5_I0/A            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.375 | 
     | UART_CLK_m__L5_I0/Y            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.421 | 
     | UART_CLK_m__L6_I0/A            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.421 | 
     | UART_CLK_m__L6_I0/Y            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.467 | 
     | UART_CLK_m__L7_I0/A            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.467 | 
     | UART_CLK_m__L7_I0/Y            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.511 | 
     | UART_CLK_m__L8_I0/A            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.511 | 
     | UART_CLK_m__L8_I0/Y            |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.573 | 
     | UART_CLK_m__L9_I0/A            |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.574 | 
     | UART_CLK_m__L9_I0/Y            |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.538 |    0.597 | 
     | UART_CLK_m__L10_I0/A           |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.538 |    0.597 | 
     | UART_CLK_m__L10_I0/Y           |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.020 |   0.558 |    0.617 | 
     | U1_RST_SYNC/FFSTAGES_reg[0]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.559 |    0.617 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin U1_RST_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U1_RST_SYNC/FFSTAGES_reg[1]/RN (^) checked with  leading edge of 
'CLK3'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.078
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.581
  Arrival Time                  0.643
  Slack Time                    0.062
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                |      |                             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-----------------------------+-----------+-------+---------+----------| 
     | scan_rst                       |  ^   | scan_rst                    |           |       |   0.000 |   -0.062 | 
     | FE_PHC25_scan_rst/A            |  ^   | scan_rst                    | DLY4X1M   | 0.000 |   0.000 |   -0.062 | 
     | FE_PHC25_scan_rst/Y            |  ^   | FE_PHN25_scan_rst           | DLY4X1M   | 0.436 |   0.436 |    0.374 | 
     | U3_mux2X1/FE_PHC32_scan_rst/A  |  ^   | FE_PHN25_scan_rst           | CLKBUFX8M | 0.000 |   0.436 |    0.374 | 
     | U3_mux2X1/FE_PHC32_scan_rst/Y  |  ^   | U3_mux2X1/FE_PHN32_scan_rst | CLKBUFX8M | 0.070 |   0.506 |    0.444 | 
     | U3_mux2X1/U1/B                 |  ^   | U3_mux2X1/FE_PHN32_scan_rst | MX2X2M    | 0.000 |   0.506 |    0.444 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m                       | MX2X2M    | 0.137 |   0.643 |    0.581 | 
     | U1_RST_SYNC/FFSTAGES_reg[1]/RN |  ^   | RST_m                       | SDFFRQX1M | 0.000 |   0.643 |    0.581 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk           |            |       |   0.000 |    0.062 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.062 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.018 |    0.081 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.082 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.097 | 
     | U1_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.097 | 
     | U1_mux2X1/U1/Y                 |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.185 | 
     | UART_CLK_m__L1_I0/A            |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.185 | 
     | UART_CLK_m__L1_I0/Y            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.238 | 
     | UART_CLK_m__L2_I0/A            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.238 | 
     | UART_CLK_m__L2_I0/Y            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.285 | 
     | UART_CLK_m__L3_I0/A            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.285 | 
     | UART_CLK_m__L3_I0/Y            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.331 | 
     | UART_CLK_m__L4_I0/A            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.331 | 
     | UART_CLK_m__L4_I0/Y            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.379 | 
     | UART_CLK_m__L5_I0/A            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.379 | 
     | UART_CLK_m__L5_I0/Y            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.425 | 
     | UART_CLK_m__L6_I0/A            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.425 | 
     | UART_CLK_m__L6_I0/Y            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.471 | 
     | UART_CLK_m__L7_I0/A            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.471 | 
     | UART_CLK_m__L7_I0/Y            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.515 | 
     | UART_CLK_m__L8_I0/A            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.515 | 
     | UART_CLK_m__L8_I0/Y            |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.577 | 
     | UART_CLK_m__L9_I0/A            |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.578 | 
     | UART_CLK_m__L9_I0/Y            |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.538 |    0.601 | 
     | UART_CLK_m__L10_I0/A           |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.538 |    0.601 | 
     | UART_CLK_m__L10_I0/Y           |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.020 |   0.558 |    0.621 | 
     | U1_RST_SYNC/FFSTAGES_reg[1]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX1M  | 0.001 |   0.559 |    0.621 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_Register_File/registers_reg[5][1]/CK 
Endpoint:   U0_Register_File/registers_reg[5][1]/SI (^) checked with  leading 
edge of 'CLK3'
Beginpoint: SI[1]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {CLK3}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.340
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.374
  Arrival Time                  0.438
  Slack Time                    0.063
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                                         |      |                |           |       |  Time   |   Time   | 
     |-----------------------------------------+------+----------------+-----------+-------+---------+----------| 
     | SI[1]                                   |  ^   | SI[1]          |           |       |   0.000 |   -0.063 | 
     | FE_PHC26_SI_1_/A                        |  ^   | SI[1]          | DLY4X1M   | 0.000 |   0.000 |   -0.063 | 
     | FE_PHC26_SI_1_/Y                        |  ^   | FE_PHN26_SI_1_ | DLY4X1M   | 0.438 |   0.438 |    0.374 | 
     | U0_Register_File/registers_reg[5][1]/SI |  ^   | FE_PHN26_SI_1_ | SDFFRQX2M | 0.000 |   0.438 |    0.374 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                |  ^   | scan_clk         |            |       |   0.000 |    0.063 | 
     | scan_clk__L1_I0/A                       |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.063 | 
     | scan_clk__L1_I0/Y                       |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.082 | 
     | scan_clk__L2_I0/A                       |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.083 | 
     | scan_clk__L2_I0/Y                       |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.098 | 
     | U0_mux2X1/U1/B                          |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.098 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.160 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.160 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.222 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.222 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.286 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.289 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.022 |   0.248 |    0.311 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.000 |   0.248 |    0.311 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.031 |   0.279 |    0.343 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.280 |    0.343 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2 | CLKINVX40M | 0.033 |   0.313 |    0.377 | 
     | REF_CLK_m__L6_I6/A                      |  v   | REF_CLK_m__L5_N2 | CLKINVX32M | 0.001 |   0.314 |    0.378 | 
     | REF_CLK_m__L6_I6/Y                      |  ^   | REF_CLK_m__L6_N6 | CLKINVX32M | 0.025 |   0.339 |    0.403 | 
     | U0_Register_File/registers_reg[5][1]/CK |  ^   | REF_CLK_m__L6_N6 | SDFFRQX2M  | 0.000 |   0.340 |    0.403 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_DATA_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U0_DATA_SYNC/FFSTAGES_reg[1]/D (^) checked with  leading edge of 
'CLK3'
Beginpoint: U0_DATA_SYNC/FFSTAGES_reg[0]/Q (^) triggered by  leading edge of 
'CLK3'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.340
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.388
  Arrival Time                  0.484
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.096 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk                 | CLKINVX40M | 0.000 |   0.000 |   -0.096 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0          | CLKINVX40M | 0.019 |   0.019 |   -0.077 | 
     | scan_clk__L2_I0/A               |  v   | scan_clk__L1_N0          | CLKINVX32M | 0.001 |   0.019 |   -0.076 | 
     | scan_clk__L2_I0/Y               |  ^   | scan_clk__L2_N0          | CLKINVX32M | 0.016 |   0.035 |   -0.061 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk__L2_N0          | MX2X4M     | 0.000 |   0.035 |   -0.061 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_CLK_m                | MX2X4M     | 0.061 |   0.096 |    0.001 | 
     | REF_CLK_m__L1_I0/A              |  ^   | REF_CLK_m                | CLKBUFX20M | 0.000 |   0.096 |    0.001 | 
     | REF_CLK_m__L1_I0/Y              |  ^   | REF_CLK_m__L1_N0         | CLKBUFX20M | 0.062 |   0.158 |    0.063 | 
     | REF_CLK_m__L2_I1/A              |  ^   | REF_CLK_m__L1_N0         | CLKBUFX40M | 0.000 |   0.158 |    0.063 | 
     | REF_CLK_m__L2_I1/Y              |  ^   | REF_CLK_m__L2_N1         | CLKBUFX40M | 0.065 |   0.223 |    0.127 | 
     | REF_CLK_m__L3_I1/A              |  ^   | REF_CLK_m__L2_N1         | CLKINVX40M | 0.003 |   0.226 |    0.130 | 
     | REF_CLK_m__L3_I1/Y              |  v   | REF_CLK_m__L3_N1         | CLKINVX40M | 0.024 |   0.250 |    0.154 | 
     | REF_CLK_m__L4_I0/A              |  v   | REF_CLK_m__L3_N1         | CLKINVX40M | 0.000 |   0.250 |    0.154 | 
     | REF_CLK_m__L4_I0/Y              |  ^   | REF_CLK_m__L4_N0         | CLKINVX40M | 0.030 |   0.280 |    0.184 | 
     | REF_CLK_m__L5_I0/A              |  ^   | REF_CLK_m__L4_N0         | CLKINVX40M | 0.001 |   0.281 |    0.185 | 
     | REF_CLK_m__L5_I0/Y              |  v   | REF_CLK_m__L5_N0         | CLKINVX40M | 0.032 |   0.313 |    0.217 | 
     | REF_CLK_m__L6_I1/A              |  v   | REF_CLK_m__L5_N0         | CLKINVX32M | 0.002 |   0.314 |    0.219 | 
     | REF_CLK_m__L6_I1/Y              |  ^   | REF_CLK_m__L6_N1         | CLKINVX32M | 0.025 |   0.340 |    0.244 | 
     | U0_DATA_SYNC/FFSTAGES_reg[0]/CK |  ^   | REF_CLK_m__L6_N1         | SDFFRQX2M  | 0.001 |   0.340 |    0.245 | 
     | U0_DATA_SYNC/FFSTAGES_reg[0]/Q  |  ^   | U0_DATA_SYNC/FFSTAGES[0] | SDFFRQX2M  | 0.144 |   0.484 |    0.388 | 
     | U0_DATA_SYNC/FFSTAGES_reg[1]/D  |  ^   | U0_DATA_SYNC/FFSTAGES[0] | SDFFRQX2M  | 0.000 |   0.484 |    0.388 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                  |            |       |  Time   |   Time   | 
     |---------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk         |            |       |   0.000 |    0.096 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.096 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.114 | 
     | scan_clk__L2_I0/A               |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.115 | 
     | scan_clk__L2_I0/Y               |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.131 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.131 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.192 | 
     | REF_CLK_m__L1_I0/A              |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.192 | 
     | REF_CLK_m__L1_I0/Y              |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.254 | 
     | REF_CLK_m__L2_I1/A              |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.254 | 
     | REF_CLK_m__L2_I1/Y              |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.318 | 
     | REF_CLK_m__L3_I1/A              |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.321 | 
     | REF_CLK_m__L3_I1/Y              |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.345 | 
     | REF_CLK_m__L4_I0/A              |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.345 | 
     | REF_CLK_m__L4_I0/Y              |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.375 | 
     | REF_CLK_m__L5_I0/A              |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.376 | 
     | REF_CLK_m__L5_I0/Y              |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.408 | 
     | REF_CLK_m__L6_I1/A              |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.002 |   0.314 |    0.410 | 
     | REF_CLK_m__L6_I1/Y              |  ^   | REF_CLK_m__L6_N1 | CLKINVX32M | 0.025 |   0.340 |    0.435 | 
     | U0_DATA_SYNC/FFSTAGES_reg[1]/CK |  ^   | REF_CLK_m__L6_N1 | SDFFRQX2M  | 0.001 |   0.340 |    0.436 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_BIT_SYNC/FFSTAGES_reg[0][1]/CK 
Endpoint:   U0_BIT_SYNC/FFSTAGES_reg[0][1]/D (^) checked with  leading edge of 
'CLK3'
Beginpoint: U0_BIT_SYNC/FFSTAGES_reg[0][0]/Q (^) triggered by  leading edge of 
'CLK3'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.339
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.387
  Arrival Time                  0.483
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                            |            |       |  Time   |   Time   | 
     |-----------------------------------+------+----------------------------+------------+-------+---------+----------| 
     | scan_clk                          |  ^   | scan_clk                   |            |       |   0.000 |   -0.096 | 
     | scan_clk__L1_I0/A                 |  ^   | scan_clk                   | CLKINVX40M | 0.000 |   0.000 |   -0.096 | 
     | scan_clk__L1_I0/Y                 |  v   | scan_clk__L1_N0            | CLKINVX40M | 0.019 |   0.019 |   -0.078 | 
     | scan_clk__L2_I0/A                 |  v   | scan_clk__L1_N0            | CLKINVX32M | 0.001 |   0.019 |   -0.077 | 
     | scan_clk__L2_I0/Y                 |  ^   | scan_clk__L2_N0            | CLKINVX32M | 0.016 |   0.035 |   -0.062 | 
     | U0_mux2X1/U1/B                    |  ^   | scan_clk__L2_N0            | MX2X4M     | 0.000 |   0.035 |   -0.062 | 
     | U0_mux2X1/U1/Y                    |  ^   | REF_CLK_m                  | MX2X4M     | 0.061 |   0.096 |   -0.000 | 
     | REF_CLK_m__L1_I0/A                |  ^   | REF_CLK_m                  | CLKBUFX20M | 0.000 |   0.096 |   -0.000 | 
     | REF_CLK_m__L1_I0/Y                |  ^   | REF_CLK_m__L1_N0           | CLKBUFX20M | 0.062 |   0.158 |    0.062 | 
     | REF_CLK_m__L2_I1/A                |  ^   | REF_CLK_m__L1_N0           | CLKBUFX40M | 0.000 |   0.158 |    0.062 | 
     | REF_CLK_m__L2_I1/Y                |  ^   | REF_CLK_m__L2_N1           | CLKBUFX40M | 0.065 |   0.223 |    0.126 | 
     | REF_CLK_m__L3_I1/A                |  ^   | REF_CLK_m__L2_N1           | CLKINVX40M | 0.003 |   0.226 |    0.129 | 
     | REF_CLK_m__L3_I1/Y                |  v   | REF_CLK_m__L3_N1           | CLKINVX40M | 0.024 |   0.250 |    0.153 | 
     | REF_CLK_m__L4_I0/A                |  v   | REF_CLK_m__L3_N1           | CLKINVX40M | 0.000 |   0.250 |    0.153 | 
     | REF_CLK_m__L4_I0/Y                |  ^   | REF_CLK_m__L4_N0           | CLKINVX40M | 0.030 |   0.280 |    0.183 | 
     | REF_CLK_m__L5_I0/A                |  ^   | REF_CLK_m__L4_N0           | CLKINVX40M | 0.001 |   0.281 |    0.184 | 
     | REF_CLK_m__L5_I0/Y                |  v   | REF_CLK_m__L5_N0           | CLKINVX40M | 0.032 |   0.313 |    0.216 | 
     | REF_CLK_m__L6_I0/A                |  v   | REF_CLK_m__L5_N0           | CLKINVX32M | 0.001 |   0.314 |    0.217 | 
     | REF_CLK_m__L6_I0/Y                |  ^   | REF_CLK_m__L6_N0           | CLKINVX32M | 0.025 |   0.338 |    0.242 | 
     | U0_BIT_SYNC/FFSTAGES_reg[0][0]/CK |  ^   | REF_CLK_m__L6_N0           | SDFFRQX2M  | 0.001 |   0.339 |    0.243 | 
     | U0_BIT_SYNC/FFSTAGES_reg[0][0]/Q  |  ^   | U0_BIT_SYNC/FFSTAGES[0][0] | SDFFRQX2M  | 0.144 |   0.483 |    0.387 | 
     | U0_BIT_SYNC/FFSTAGES_reg[0][1]/D  |  ^   | U0_BIT_SYNC/FFSTAGES[0][0] | SDFFRQX2M  | 0.000 |   0.483 |    0.387 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                          |  ^   | scan_clk         |            |       |   0.000 |    0.096 | 
     | scan_clk__L1_I0/A                 |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.096 | 
     | scan_clk__L1_I0/Y                 |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.115 | 
     | scan_clk__L2_I0/A                 |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.116 | 
     | scan_clk__L2_I0/Y                 |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.131 | 
     | U0_mux2X1/U1/B                    |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.131 | 
     | U0_mux2X1/U1/Y                    |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.193 | 
     | REF_CLK_m__L1_I0/A                |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.193 | 
     | REF_CLK_m__L1_I0/Y                |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.255 | 
     | REF_CLK_m__L2_I1/A                |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.255 | 
     | REF_CLK_m__L2_I1/Y                |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.319 | 
     | REF_CLK_m__L3_I1/A                |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.322 | 
     | REF_CLK_m__L3_I1/Y                |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.346 | 
     | REF_CLK_m__L4_I0/A                |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.346 | 
     | REF_CLK_m__L4_I0/Y                |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.376 | 
     | REF_CLK_m__L5_I0/A                |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.377 | 
     | REF_CLK_m__L5_I0/Y                |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.409 | 
     | REF_CLK_m__L6_I0/A                |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.314 |    0.410 | 
     | REF_CLK_m__L6_I0/Y                |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.025 |   0.338 |    0.435 | 
     | U0_BIT_SYNC/FFSTAGES_reg[0][1]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.339 |    0.435 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U1_DATA_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U1_DATA_SYNC/FFSTAGES_reg[1]/D (^) checked with  leading edge of 
'CLK3'
Beginpoint: U1_DATA_SYNC/FFSTAGES_reg[0]/Q (^) triggered by  leading edge of 
'CLK3'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.329
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.377
  Arrival Time                  0.475
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.099 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk                 | CLKINVX40M | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0          | CLKINVX40M | 0.019 |   0.019 |   -0.080 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0          | CLKBUFX20M | 0.001 |   0.019 |   -0.079 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1          | CLKBUFX20M | 0.052 |   0.071 |   -0.028 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1          | CLKBUFX20M | 0.000 |   0.071 |   -0.028 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0          | CLKBUFX20M | 0.065 |   0.137 |    0.038 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0          | CLKINVX40M | 0.002 |   0.139 |    0.040 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0          | CLKINVX40M | 0.019 |   0.157 |    0.058 | 
     | U2_mux2X1/U1/B                  |  ^   | scan_clk__L4_N0          | MX2X4M     | 0.000 |   0.157 |    0.058 | 
     | U2_mux2X1/U1/Y                  |  ^   | UART_TX_CLK_m            | MX2X4M     | 0.062 |   0.220 |    0.121 | 
     | UART_TX_CLK_m__L1_I0/A          |  ^   | UART_TX_CLK_m            | CLKBUFX20M | 0.000 |   0.220 |    0.121 | 
     | UART_TX_CLK_m__L1_I0/Y          |  ^   | UART_TX_CLK_m__L1_N0     | CLKBUFX20M | 0.060 |   0.279 |    0.181 | 
     | UART_TX_CLK_m__L2_I0/A          |  ^   | UART_TX_CLK_m__L1_N0     | CLKINVX40M | 0.000 |   0.279 |    0.181 | 
     | UART_TX_CLK_m__L2_I0/Y          |  v   | UART_TX_CLK_m__L2_N0     | CLKINVX40M | 0.026 |   0.306 |    0.207 | 
     | UART_TX_CLK_m__L3_I1/A          |  v   | UART_TX_CLK_m__L2_N0     | CLKINVX32M | 0.001 |   0.306 |    0.208 | 
     | UART_TX_CLK_m__L3_I1/Y          |  ^   | UART_TX_CLK_m__L3_N1     | CLKINVX32M | 0.022 |   0.329 |    0.230 | 
     | U1_DATA_SYNC/FFSTAGES_reg[0]/CK |  ^   | UART_TX_CLK_m__L3_N1     | SDFFRQX2M  | 0.000 |   0.329 |    0.230 | 
     | U1_DATA_SYNC/FFSTAGES_reg[0]/Q  |  ^   | U1_DATA_SYNC/FFSTAGES[0] | SDFFRQX2M  | 0.146 |   0.475 |    0.377 | 
     | U1_DATA_SYNC/FFSTAGES_reg[1]/D  |  ^   | U1_DATA_SYNC/FFSTAGES[0] | SDFFRQX2M  | 0.000 |   0.475 |    0.377 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |            |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk             |            |       |   0.000 |    0.099 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.019 |    0.117 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.118 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.170 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.170 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.235 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.238 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.256 | 
     | U2_mux2X1/U1/B                  |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.256 | 
     | U2_mux2X1/U1/Y                  |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.318 | 
     | UART_TX_CLK_m__L1_I0/A          |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.318 | 
     | UART_TX_CLK_m__L1_I0/Y          |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.378 | 
     | UART_TX_CLK_m__L2_I0/A          |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.378 | 
     | UART_TX_CLK_m__L2_I0/Y          |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.405 | 
     | UART_TX_CLK_m__L3_I1/A          |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.306 |    0.405 | 
     | UART_TX_CLK_m__L3_I1/Y          |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.022 |   0.329 |    0.428 | 
     | U1_DATA_SYNC/FFSTAGES_reg[1]/CK |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.000 |   0.329 |    0.428 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U1_RST_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U1_RST_SYNC/FFSTAGES_reg[1]/D (^) checked with  leading edge of 
'CLK3'
Beginpoint: U1_RST_SYNC/FFSTAGES_reg[0]/Q (^) triggered by  leading edge of 
'CLK3'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.559
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.602
  Arrival Time                  0.704
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                                |      |                         |            |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |            |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk                | CLKINVX40M | 0.000 |   0.000 |   -0.101 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0         | CLKINVX40M | 0.019 |   0.019 |   -0.083 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0         | CLKINVX32M | 0.001 |   0.019 |   -0.082 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0         | CLKINVX32M | 0.016 |   0.035 |   -0.066 | 
     | U1_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0         | MX2X8M     | 0.000 |   0.035 |   -0.066 | 
     | U1_mux2X1/U1/Y                 |  ^   | UART_CLK_m              | MX2X8M     | 0.087 |   0.122 |    0.021 | 
     | UART_CLK_m__L1_I0/A            |  ^   | UART_CLK_m              | CLKBUFX24M | 0.000 |   0.122 |    0.021 | 
     | UART_CLK_m__L1_I0/Y            |  ^   | UART_CLK_m__L1_N0       | CLKBUFX24M | 0.053 |   0.176 |    0.074 | 
     | UART_CLK_m__L2_I0/A            |  ^   | UART_CLK_m__L1_N0       | CLKBUFX24M | 0.000 |   0.176 |    0.074 | 
     | UART_CLK_m__L2_I0/Y            |  ^   | UART_CLK_m__L2_N0       | CLKBUFX24M | 0.047 |   0.222 |    0.121 | 
     | UART_CLK_m__L3_I0/A            |  ^   | UART_CLK_m__L2_N0       | CLKBUFX24M | 0.000 |   0.222 |    0.121 | 
     | UART_CLK_m__L3_I0/Y            |  ^   | UART_CLK_m__L3_N0       | CLKBUFX24M | 0.046 |   0.269 |    0.168 | 
     | UART_CLK_m__L4_I0/A            |  ^   | UART_CLK_m__L3_N0       | CLKBUFX24M | 0.000 |   0.269 |    0.168 | 
     | UART_CLK_m__L4_I0/Y            |  ^   | UART_CLK_m__L4_N0       | CLKBUFX24M | 0.047 |   0.316 |    0.215 | 
     | UART_CLK_m__L5_I0/A            |  ^   | UART_CLK_m__L4_N0       | CLKBUFX24M | 0.000 |   0.316 |    0.215 | 
     | UART_CLK_m__L5_I0/Y            |  ^   | UART_CLK_m__L5_N0       | CLKBUFX24M | 0.047 |   0.363 |    0.261 | 
     | UART_CLK_m__L6_I0/A            |  ^   | UART_CLK_m__L5_N0       | CLKBUFX40M | 0.000 |   0.363 |    0.261 | 
     | UART_CLK_m__L6_I0/Y            |  ^   | UART_CLK_m__L6_N0       | CLKBUFX40M | 0.045 |   0.408 |    0.307 | 
     | UART_CLK_m__L7_I0/A            |  ^   | UART_CLK_m__L6_N0       | CLKBUFX40M | 0.000 |   0.408 |    0.307 | 
     | UART_CLK_m__L7_I0/Y            |  ^   | UART_CLK_m__L7_N0       | CLKBUFX40M | 0.044 |   0.452 |    0.351 | 
     | UART_CLK_m__L8_I0/A            |  ^   | UART_CLK_m__L7_N0       | CLKBUFX32M | 0.000 |   0.452 |    0.351 | 
     | UART_CLK_m__L8_I0/Y            |  ^   | UART_CLK_m__L8_N0       | CLKBUFX32M | 0.062 |   0.515 |    0.413 | 
     | UART_CLK_m__L9_I0/A            |  ^   | UART_CLK_m__L8_N0       | CLKINVX40M | 0.001 |   0.515 |    0.414 | 
     | UART_CLK_m__L9_I0/Y            |  v   | UART_CLK_m__L9_N0       | CLKINVX40M | 0.023 |   0.538 |    0.437 | 
     | UART_CLK_m__L10_I0/A           |  v   | UART_CLK_m__L9_N0       | CLKINVX40M | 0.000 |   0.538 |    0.437 | 
     | UART_CLK_m__L10_I0/Y           |  ^   | UART_CLK_m__L10_N0      | CLKINVX40M | 0.020 |   0.558 |    0.457 | 
     | U1_RST_SYNC/FFSTAGES_reg[0]/CK |  ^   | UART_CLK_m__L10_N0      | SDFFRQX2M  | 0.001 |   0.559 |    0.457 | 
     | U1_RST_SYNC/FFSTAGES_reg[0]/Q  |  ^   | U1_RST_SYNC/FFSTAGES[0] | SDFFRQX2M  | 0.145 |   0.704 |    0.602 | 
     | U1_RST_SYNC/FFSTAGES_reg[1]/D  |  ^   | U1_RST_SYNC/FFSTAGES[0] | SDFFRQX1M  | 0.000 |   0.704 |    0.602 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk           |            |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.101 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.120 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.121 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.136 | 
     | U1_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.136 | 
     | U1_mux2X1/U1/Y                 |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.224 | 
     | UART_CLK_m__L1_I0/A            |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.224 | 
     | UART_CLK_m__L1_I0/Y            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.277 | 
     | UART_CLK_m__L2_I0/A            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.277 | 
     | UART_CLK_m__L2_I0/Y            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.324 | 
     | UART_CLK_m__L3_I0/A            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.324 | 
     | UART_CLK_m__L3_I0/Y            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.370 | 
     | UART_CLK_m__L4_I0/A            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.370 | 
     | UART_CLK_m__L4_I0/Y            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.417 | 
     | UART_CLK_m__L5_I0/A            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.417 | 
     | UART_CLK_m__L5_I0/Y            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.464 | 
     | UART_CLK_m__L6_I0/A            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.464 | 
     | UART_CLK_m__L6_I0/Y            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.510 | 
     | UART_CLK_m__L7_I0/A            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.510 | 
     | UART_CLK_m__L7_I0/Y            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.554 | 
     | UART_CLK_m__L8_I0/A            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.554 | 
     | UART_CLK_m__L8_I0/Y            |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.616 | 
     | UART_CLK_m__L9_I0/A            |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.616 | 
     | UART_CLK_m__L9_I0/Y            |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.538 |    0.640 | 
     | UART_CLK_m__L10_I0/A           |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.538 |    0.640 | 
     | UART_CLK_m__L10_I0/Y           |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.020 |   0.558 |    0.659 | 
     | U1_RST_SYNC/FFSTAGES_reg[1]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX1M  | 0.001 |   0.559 |    0.660 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_DATA_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U0_DATA_SYNC/FFSTAGES_reg[1]/SI (^) checked with  leading edge of 
'CLK3'
Beginpoint: U0_DATA_SYNC/FFSTAGES_reg[0]/Q  (^) triggered by  leading edge of 
'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.340
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.381
  Arrival Time                  0.484
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk                 | CLKINVX40M | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0          | CLKINVX40M | 0.019 |   0.019 |   -0.084 | 
     | scan_clk__L2_I0/A               |  v   | scan_clk__L1_N0          | CLKINVX32M | 0.001 |   0.019 |   -0.084 | 
     | scan_clk__L2_I0/Y               |  ^   | scan_clk__L2_N0          | CLKINVX32M | 0.016 |   0.035 |   -0.068 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk__L2_N0          | MX2X4M     | 0.000 |   0.035 |   -0.068 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_CLK_m                | MX2X4M     | 0.061 |   0.096 |   -0.007 | 
     | REF_CLK_m__L1_I0/A              |  ^   | REF_CLK_m                | CLKBUFX20M | 0.000 |   0.096 |   -0.007 | 
     | REF_CLK_m__L1_I0/Y              |  ^   | REF_CLK_m__L1_N0         | CLKBUFX20M | 0.062 |   0.158 |    0.055 | 
     | REF_CLK_m__L2_I1/A              |  ^   | REF_CLK_m__L1_N0         | CLKBUFX40M | 0.000 |   0.158 |    0.055 | 
     | REF_CLK_m__L2_I1/Y              |  ^   | REF_CLK_m__L2_N1         | CLKBUFX40M | 0.065 |   0.223 |    0.120 | 
     | REF_CLK_m__L3_I1/A              |  ^   | REF_CLK_m__L2_N1         | CLKINVX40M | 0.003 |   0.226 |    0.123 | 
     | REF_CLK_m__L3_I1/Y              |  v   | REF_CLK_m__L3_N1         | CLKINVX40M | 0.024 |   0.250 |    0.147 | 
     | REF_CLK_m__L4_I0/A              |  v   | REF_CLK_m__L3_N1         | CLKINVX40M | 0.000 |   0.250 |    0.147 | 
     | REF_CLK_m__L4_I0/Y              |  ^   | REF_CLK_m__L4_N0         | CLKINVX40M | 0.030 |   0.280 |    0.177 | 
     | REF_CLK_m__L5_I0/A              |  ^   | REF_CLK_m__L4_N0         | CLKINVX40M | 0.001 |   0.281 |    0.178 | 
     | REF_CLK_m__L5_I0/Y              |  v   | REF_CLK_m__L5_N0         | CLKINVX40M | 0.032 |   0.313 |    0.210 | 
     | REF_CLK_m__L6_I1/A              |  v   | REF_CLK_m__L5_N0         | CLKINVX32M | 0.002 |   0.314 |    0.211 | 
     | REF_CLK_m__L6_I1/Y              |  ^   | REF_CLK_m__L6_N1         | CLKINVX32M | 0.025 |   0.340 |    0.237 | 
     | U0_DATA_SYNC/FFSTAGES_reg[0]/CK |  ^   | REF_CLK_m__L6_N1         | SDFFRQX2M  | 0.001 |   0.340 |    0.237 | 
     | U0_DATA_SYNC/FFSTAGES_reg[0]/Q  |  ^   | U0_DATA_SYNC/FFSTAGES[0] | SDFFRQX2M  | 0.144 |   0.484 |    0.381 | 
     | U0_DATA_SYNC/FFSTAGES_reg[1]/SI |  ^   | U0_DATA_SYNC/FFSTAGES[0] | SDFFRQX2M  | 0.000 |   0.484 |    0.381 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                  |            |       |  Time   |   Time   | 
     |---------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk         |            |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.121 | 
     | scan_clk__L2_I0/A               |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.122 | 
     | scan_clk__L2_I0/Y               |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.138 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.138 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.199 | 
     | REF_CLK_m__L1_I0/A              |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.199 | 
     | REF_CLK_m__L1_I0/Y              |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.261 | 
     | REF_CLK_m__L2_I1/A              |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.261 | 
     | REF_CLK_m__L2_I1/Y              |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.326 | 
     | REF_CLK_m__L3_I1/A              |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.328 | 
     | REF_CLK_m__L3_I1/Y              |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.353 | 
     | REF_CLK_m__L4_I0/A              |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.353 | 
     | REF_CLK_m__L4_I0/Y              |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.382 | 
     | REF_CLK_m__L5_I0/A              |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.384 | 
     | REF_CLK_m__L5_I0/Y              |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.416 | 
     | REF_CLK_m__L6_I1/A              |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.002 |   0.314 |    0.417 | 
     | REF_CLK_m__L6_I1/Y              |  ^   | REF_CLK_m__L6_N1 | CLKINVX32M | 0.025 |   0.340 |    0.443 | 
     | U0_DATA_SYNC/FFSTAGES_reg[1]/CK |  ^   | REF_CLK_m__L6_N1 | SDFFRQX2M  | 0.001 |   0.340 |    0.443 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_RST_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U0_RST_SYNC/FFSTAGES_reg[1]/D (^) checked with  leading edge of 
'CLK3'
Beginpoint: U0_RST_SYNC/FFSTAGES_reg[0]/Q (^) triggered by  leading edge of 
'CLK3'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.339
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.382
  Arrival Time                  0.486
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                                |      |                         |            |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |            |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk                | CLKINVX40M | 0.000 |   0.000 |   -0.104 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0         | CLKINVX40M | 0.019 |   0.019 |   -0.085 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0         | CLKINVX32M | 0.001 |   0.019 |   -0.084 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0         | CLKINVX32M | 0.016 |   0.035 |   -0.069 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0         | MX2X4M     | 0.000 |   0.035 |   -0.069 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m               | MX2X4M     | 0.061 |   0.096 |   -0.007 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m               | CLKBUFX20M | 0.000 |   0.096 |   -0.007 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0        | CLKBUFX20M | 0.062 |   0.158 |    0.055 | 
     | REF_CLK_m__L2_I1/A             |  ^   | REF_CLK_m__L1_N0        | CLKBUFX40M | 0.000 |   0.158 |    0.055 | 
     | REF_CLK_m__L2_I1/Y             |  ^   | REF_CLK_m__L2_N1        | CLKBUFX40M | 0.065 |   0.223 |    0.119 | 
     | REF_CLK_m__L3_I1/A             |  ^   | REF_CLK_m__L2_N1        | CLKINVX40M | 0.003 |   0.226 |    0.122 | 
     | REF_CLK_m__L3_I1/Y             |  v   | REF_CLK_m__L3_N1        | CLKINVX40M | 0.024 |   0.250 |    0.146 | 
     | REF_CLK_m__L4_I0/A             |  v   | REF_CLK_m__L3_N1        | CLKINVX40M | 0.000 |   0.250 |    0.146 | 
     | REF_CLK_m__L4_I0/Y             |  ^   | REF_CLK_m__L4_N0        | CLKINVX40M | 0.030 |   0.280 |    0.176 | 
     | REF_CLK_m__L5_I0/A             |  ^   | REF_CLK_m__L4_N0        | CLKINVX40M | 0.001 |   0.281 |    0.177 | 
     | REF_CLK_m__L5_I0/Y             |  v   | REF_CLK_m__L5_N0        | CLKINVX40M | 0.032 |   0.313 |    0.209 | 
     | REF_CLK_m__L6_I0/A             |  v   | REF_CLK_m__L5_N0        | CLKINVX32M | 0.001 |   0.314 |    0.210 | 
     | REF_CLK_m__L6_I0/Y             |  ^   | REF_CLK_m__L6_N0        | CLKINVX32M | 0.025 |   0.338 |    0.235 | 
     | U0_RST_SYNC/FFSTAGES_reg[0]/CK |  ^   | REF_CLK_m__L6_N0        | SDFFRQX2M  | 0.001 |   0.339 |    0.235 | 
     | U0_RST_SYNC/FFSTAGES_reg[0]/Q  |  ^   | U0_RST_SYNC/FFSTAGES[0] | SDFFRQX2M  | 0.147 |   0.486 |    0.382 | 
     | U0_RST_SYNC/FFSTAGES_reg[1]/D  |  ^   | U0_RST_SYNC/FFSTAGES[0] | SDFFRQX1M  | 0.000 |   0.486 |    0.382 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk         |            |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.104 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.122 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.123 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.138 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.138 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.200 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.200 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.262 | 
     | REF_CLK_m__L2_I1/A             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.262 | 
     | REF_CLK_m__L2_I1/Y             |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.326 | 
     | REF_CLK_m__L3_I1/A             |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.329 | 
     | REF_CLK_m__L3_I1/Y             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.353 | 
     | REF_CLK_m__L4_I0/A             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.353 | 
     | REF_CLK_m__L4_I0/Y             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.383 | 
     | REF_CLK_m__L5_I0/A             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.384 | 
     | REF_CLK_m__L5_I0/Y             |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.416 | 
     | REF_CLK_m__L6_I0/A             |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.314 |    0.417 | 
     | REF_CLK_m__L6_I0/Y             |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.025 |   0.338 |    0.442 | 
     | U0_RST_SYNC/FFSTAGES_reg[1]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX1M  | 0.001 |   0.339 |    0.442 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_BIT_SYNC/FFSTAGES_reg[0][1]/CK 
Endpoint:   U0_BIT_SYNC/FFSTAGES_reg[0][1]/SI (^) checked with  leading edge of 
'CLK3'
Beginpoint: U0_BIT_SYNC/FFSTAGES_reg[0][0]/Q  (^) triggered by  leading edge of 
'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.339
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.379
  Arrival Time                  0.483
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                            |            |       |  Time   |   Time   | 
     |-----------------------------------+------+----------------------------+------------+-------+---------+----------| 
     | scan_clk                          |  ^   | scan_clk                   |            |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0/A                 |  ^   | scan_clk                   | CLKINVX40M | 0.000 |   0.000 |   -0.104 | 
     | scan_clk__L1_I0/Y                 |  v   | scan_clk__L1_N0            | CLKINVX40M | 0.019 |   0.019 |   -0.085 | 
     | scan_clk__L2_I0/A                 |  v   | scan_clk__L1_N0            | CLKINVX32M | 0.001 |   0.019 |   -0.084 | 
     | scan_clk__L2_I0/Y                 |  ^   | scan_clk__L2_N0            | CLKINVX32M | 0.016 |   0.035 |   -0.069 | 
     | U0_mux2X1/U1/B                    |  ^   | scan_clk__L2_N0            | MX2X4M     | 0.000 |   0.035 |   -0.069 | 
     | U0_mux2X1/U1/Y                    |  ^   | REF_CLK_m                  | MX2X4M     | 0.061 |   0.096 |   -0.007 | 
     | REF_CLK_m__L1_I0/A                |  ^   | REF_CLK_m                  | CLKBUFX20M | 0.000 |   0.096 |   -0.007 | 
     | REF_CLK_m__L1_I0/Y                |  ^   | REF_CLK_m__L1_N0           | CLKBUFX20M | 0.062 |   0.158 |    0.054 | 
     | REF_CLK_m__L2_I1/A                |  ^   | REF_CLK_m__L1_N0           | CLKBUFX40M | 0.000 |   0.158 |    0.054 | 
     | REF_CLK_m__L2_I1/Y                |  ^   | REF_CLK_m__L2_N1           | CLKBUFX40M | 0.065 |   0.223 |    0.119 | 
     | REF_CLK_m__L3_I1/A                |  ^   | REF_CLK_m__L2_N1           | CLKINVX40M | 0.003 |   0.226 |    0.122 | 
     | REF_CLK_m__L3_I1/Y                |  v   | REF_CLK_m__L3_N1           | CLKINVX40M | 0.024 |   0.250 |    0.146 | 
     | REF_CLK_m__L4_I0/A                |  v   | REF_CLK_m__L3_N1           | CLKINVX40M | 0.000 |   0.250 |    0.146 | 
     | REF_CLK_m__L4_I0/Y                |  ^   | REF_CLK_m__L4_N0           | CLKINVX40M | 0.030 |   0.280 |    0.176 | 
     | REF_CLK_m__L5_I0/A                |  ^   | REF_CLK_m__L4_N0           | CLKINVX40M | 0.001 |   0.281 |    0.177 | 
     | REF_CLK_m__L5_I0/Y                |  v   | REF_CLK_m__L5_N0           | CLKINVX40M | 0.032 |   0.313 |    0.209 | 
     | REF_CLK_m__L6_I0/A                |  v   | REF_CLK_m__L5_N0           | CLKINVX32M | 0.001 |   0.314 |    0.210 | 
     | REF_CLK_m__L6_I0/Y                |  ^   | REF_CLK_m__L6_N0           | CLKINVX32M | 0.025 |   0.338 |    0.235 | 
     | U0_BIT_SYNC/FFSTAGES_reg[0][0]/CK |  ^   | REF_CLK_m__L6_N0           | SDFFRQX2M  | 0.001 |   0.339 |    0.235 | 
     | U0_BIT_SYNC/FFSTAGES_reg[0][0]/Q  |  ^   | U0_BIT_SYNC/FFSTAGES[0][0] | SDFFRQX2M  | 0.144 |   0.483 |    0.379 | 
     | U0_BIT_SYNC/FFSTAGES_reg[0][1]/SI |  ^   | U0_BIT_SYNC/FFSTAGES[0][0] | SDFFRQX2M  | 0.000 |   0.483 |    0.379 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                          |  ^   | scan_clk         |            |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0/A                 |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.104 | 
     | scan_clk__L1_I0/Y                 |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.122 | 
     | scan_clk__L2_I0/A                 |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.123 | 
     | scan_clk__L2_I0/Y                 |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.139 | 
     | U0_mux2X1/U1/B                    |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.139 | 
     | U0_mux2X1/U1/Y                    |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.200 | 
     | REF_CLK_m__L1_I0/A                |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.200 | 
     | REF_CLK_m__L1_I0/Y                |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.262 | 
     | REF_CLK_m__L2_I1/A                |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.262 | 
     | REF_CLK_m__L2_I1/Y                |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.327 | 
     | REF_CLK_m__L3_I1/A                |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.329 | 
     | REF_CLK_m__L3_I1/Y                |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.354 | 
     | REF_CLK_m__L4_I0/A                |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.354 | 
     | REF_CLK_m__L4_I0/Y                |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.383 | 
     | REF_CLK_m__L5_I0/A                |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.385 | 
     | REF_CLK_m__L5_I0/Y                |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.417 | 
     | REF_CLK_m__L6_I0/A                |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.314 |    0.417 | 
     | REF_CLK_m__L6_I0/Y                |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.025 |   0.338 |    0.442 | 
     | U0_BIT_SYNC/FFSTAGES_reg[0][1]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.339 |    0.443 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U1_DATA_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U1_DATA_SYNC/FFSTAGES_reg[1]/SI (^) checked with  leading edge of 
'CLK3'
Beginpoint: U1_DATA_SYNC/FFSTAGES_reg[0]/Q  (^) triggered by  leading edge of 
'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.329
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.475
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk                 | CLKINVX40M | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0          | CLKINVX40M | 0.019 |   0.019 |   -0.088 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0          | CLKBUFX20M | 0.001 |   0.019 |   -0.087 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1          | CLKBUFX20M | 0.052 |   0.071 |   -0.035 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1          | CLKBUFX20M | 0.000 |   0.071 |   -0.035 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0          | CLKBUFX20M | 0.065 |   0.137 |    0.030 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0          | CLKINVX40M | 0.002 |   0.139 |    0.033 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0          | CLKINVX40M | 0.019 |   0.157 |    0.051 | 
     | U2_mux2X1/U1/B                  |  ^   | scan_clk__L4_N0          | MX2X4M     | 0.000 |   0.157 |    0.051 | 
     | U2_mux2X1/U1/Y                  |  ^   | UART_TX_CLK_m            | MX2X4M     | 0.062 |   0.220 |    0.113 | 
     | UART_TX_CLK_m__L1_I0/A          |  ^   | UART_TX_CLK_m            | CLKBUFX20M | 0.000 |   0.220 |    0.113 | 
     | UART_TX_CLK_m__L1_I0/Y          |  ^   | UART_TX_CLK_m__L1_N0     | CLKBUFX20M | 0.060 |   0.279 |    0.173 | 
     | UART_TX_CLK_m__L2_I0/A          |  ^   | UART_TX_CLK_m__L1_N0     | CLKINVX40M | 0.000 |   0.279 |    0.173 | 
     | UART_TX_CLK_m__L2_I0/Y          |  v   | UART_TX_CLK_m__L2_N0     | CLKINVX40M | 0.026 |   0.306 |    0.200 | 
     | UART_TX_CLK_m__L3_I1/A          |  v   | UART_TX_CLK_m__L2_N0     | CLKINVX32M | 0.001 |   0.306 |    0.200 | 
     | UART_TX_CLK_m__L3_I1/Y          |  ^   | UART_TX_CLK_m__L3_N1     | CLKINVX32M | 0.022 |   0.329 |    0.223 | 
     | U1_DATA_SYNC/FFSTAGES_reg[0]/CK |  ^   | UART_TX_CLK_m__L3_N1     | SDFFRQX2M  | 0.000 |   0.329 |    0.223 | 
     | U1_DATA_SYNC/FFSTAGES_reg[0]/Q  |  ^   | U1_DATA_SYNC/FFSTAGES[0] | SDFFRQX2M  | 0.146 |   0.475 |    0.369 | 
     | U1_DATA_SYNC/FFSTAGES_reg[1]/SI |  ^   | U1_DATA_SYNC/FFSTAGES[0] | SDFFRQX2M  | 0.000 |   0.475 |    0.369 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |            |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk             |            |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.019 |    0.125 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.126 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.177 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.177 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.243 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.245 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.263 | 
     | U2_mux2X1/U1/B                  |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.263 | 
     | U2_mux2X1/U1/Y                  |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.326 | 
     | UART_TX_CLK_m__L1_I0/A          |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.326 | 
     | UART_TX_CLK_m__L1_I0/Y          |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.386 | 
     | UART_TX_CLK_m__L2_I0/A          |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.386 | 
     | UART_TX_CLK_m__L2_I0/Y          |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.412 | 
     | UART_TX_CLK_m__L3_I1/A          |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.306 |    0.413 | 
     | UART_TX_CLK_m__L3_I1/Y          |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.022 |   0.329 |    0.435 | 
     | U1_DATA_SYNC/FFSTAGES_reg[1]/CK |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.000 |   0.329 |    0.435 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U1_RST_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U1_RST_SYNC/FFSTAGES_reg[1]/SI (^) checked with  leading edge of 
'CLK3'
Beginpoint: U1_RST_SYNC/FFSTAGES_reg[0]/Q  (^) triggered by  leading edge of 
'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.595
  Arrival Time                  0.704
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                                |      |                         |            |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |            |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk                | CLKINVX40M | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0         | CLKINVX40M | 0.019 |   0.019 |   -0.090 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0         | CLKINVX32M | 0.001 |   0.019 |   -0.089 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0         | CLKINVX32M | 0.016 |   0.035 |   -0.074 | 
     | U1_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0         | MX2X8M     | 0.000 |   0.035 |   -0.074 | 
     | U1_mux2X1/U1/Y                 |  ^   | UART_CLK_m              | MX2X8M     | 0.087 |   0.122 |    0.014 | 
     | UART_CLK_m__L1_I0/A            |  ^   | UART_CLK_m              | CLKBUFX24M | 0.000 |   0.122 |    0.014 | 
     | UART_CLK_m__L1_I0/Y            |  ^   | UART_CLK_m__L1_N0       | CLKBUFX24M | 0.053 |   0.176 |    0.067 | 
     | UART_CLK_m__L2_I0/A            |  ^   | UART_CLK_m__L1_N0       | CLKBUFX24M | 0.000 |   0.176 |    0.067 | 
     | UART_CLK_m__L2_I0/Y            |  ^   | UART_CLK_m__L2_N0       | CLKBUFX24M | 0.047 |   0.222 |    0.114 | 
     | UART_CLK_m__L3_I0/A            |  ^   | UART_CLK_m__L2_N0       | CLKBUFX24M | 0.000 |   0.222 |    0.114 | 
     | UART_CLK_m__L3_I0/Y            |  ^   | UART_CLK_m__L3_N0       | CLKBUFX24M | 0.046 |   0.269 |    0.160 | 
     | UART_CLK_m__L4_I0/A            |  ^   | UART_CLK_m__L3_N0       | CLKBUFX24M | 0.000 |   0.269 |    0.160 | 
     | UART_CLK_m__L4_I0/Y            |  ^   | UART_CLK_m__L4_N0       | CLKBUFX24M | 0.047 |   0.316 |    0.208 | 
     | UART_CLK_m__L5_I0/A            |  ^   | UART_CLK_m__L4_N0       | CLKBUFX24M | 0.000 |   0.316 |    0.208 | 
     | UART_CLK_m__L5_I0/Y            |  ^   | UART_CLK_m__L5_N0       | CLKBUFX24M | 0.047 |   0.363 |    0.254 | 
     | UART_CLK_m__L6_I0/A            |  ^   | UART_CLK_m__L5_N0       | CLKBUFX40M | 0.000 |   0.363 |    0.254 | 
     | UART_CLK_m__L6_I0/Y            |  ^   | UART_CLK_m__L6_N0       | CLKBUFX40M | 0.045 |   0.408 |    0.300 | 
     | UART_CLK_m__L7_I0/A            |  ^   | UART_CLK_m__L6_N0       | CLKBUFX40M | 0.000 |   0.408 |    0.300 | 
     | UART_CLK_m__L7_I0/Y            |  ^   | UART_CLK_m__L7_N0       | CLKBUFX40M | 0.044 |   0.452 |    0.344 | 
     | UART_CLK_m__L8_I0/A            |  ^   | UART_CLK_m__L7_N0       | CLKBUFX32M | 0.000 |   0.452 |    0.344 | 
     | UART_CLK_m__L8_I0/Y            |  ^   | UART_CLK_m__L8_N0       | CLKBUFX32M | 0.062 |   0.515 |    0.406 | 
     | UART_CLK_m__L9_I0/A            |  ^   | UART_CLK_m__L8_N0       | CLKINVX40M | 0.001 |   0.515 |    0.407 | 
     | UART_CLK_m__L9_I0/Y            |  v   | UART_CLK_m__L9_N0       | CLKINVX40M | 0.023 |   0.538 |    0.430 | 
     | UART_CLK_m__L10_I0/A           |  v   | UART_CLK_m__L9_N0       | CLKINVX40M | 0.000 |   0.538 |    0.430 | 
     | UART_CLK_m__L10_I0/Y           |  ^   | UART_CLK_m__L10_N0      | CLKINVX40M | 0.020 |   0.558 |    0.450 | 
     | U1_RST_SYNC/FFSTAGES_reg[0]/CK |  ^   | UART_CLK_m__L10_N0      | SDFFRQX2M  | 0.001 |   0.559 |    0.450 | 
     | U1_RST_SYNC/FFSTAGES_reg[0]/Q  |  ^   | U1_RST_SYNC/FFSTAGES[0] | SDFFRQX2M  | 0.145 |   0.704 |    0.595 | 
     | U1_RST_SYNC/FFSTAGES_reg[1]/SI |  ^   | U1_RST_SYNC/FFSTAGES[0] | SDFFRQX1M  | 0.000 |   0.704 |    0.595 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk           |            |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.127 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.128 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.143 | 
     | U1_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.143 | 
     | U1_mux2X1/U1/Y                 |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.231 | 
     | UART_CLK_m__L1_I0/A            |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.231 | 
     | UART_CLK_m__L1_I0/Y            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.284 | 
     | UART_CLK_m__L2_I0/A            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.284 | 
     | UART_CLK_m__L2_I0/Y            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.331 | 
     | UART_CLK_m__L3_I0/A            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.331 | 
     | UART_CLK_m__L3_I0/Y            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.377 | 
     | UART_CLK_m__L4_I0/A            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.377 | 
     | UART_CLK_m__L4_I0/Y            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.425 | 
     | UART_CLK_m__L5_I0/A            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.425 | 
     | UART_CLK_m__L5_I0/Y            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.471 | 
     | UART_CLK_m__L6_I0/A            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.471 | 
     | UART_CLK_m__L6_I0/Y            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.517 | 
     | UART_CLK_m__L7_I0/A            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.517 | 
     | UART_CLK_m__L7_I0/Y            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.561 | 
     | UART_CLK_m__L8_I0/A            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.561 | 
     | UART_CLK_m__L8_I0/Y            |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.623 | 
     | UART_CLK_m__L9_I0/A            |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.624 | 
     | UART_CLK_m__L9_I0/Y            |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.538 |    0.647 | 
     | UART_CLK_m__L10_I0/A           |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.538 |    0.647 | 
     | UART_CLK_m__L10_I0/Y           |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.020 |   0.558 |    0.667 | 
     | U1_RST_SYNC/FFSTAGES_reg[1]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX1M  | 0.001 |   0.559 |    0.667 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_RST_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U0_RST_SYNC/FFSTAGES_reg[1]/SI (^) checked with  leading edge of 
'CLK3'
Beginpoint: U0_RST_SYNC/FFSTAGES_reg[0]/Q  (^) triggered by  leading edge of 
'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.339
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.375
  Arrival Time                  0.486
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                                |      |                         |            |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |            |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk                | CLKINVX40M | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0         | CLKINVX40M | 0.019 |   0.019 |   -0.092 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0         | CLKINVX32M | 0.001 |   0.019 |   -0.091 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0         | CLKINVX32M | 0.016 |   0.035 |   -0.076 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0         | MX2X4M     | 0.000 |   0.035 |   -0.076 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m               | MX2X4M     | 0.061 |   0.096 |   -0.014 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m               | CLKBUFX20M | 0.000 |   0.096 |   -0.014 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0        | CLKBUFX20M | 0.062 |   0.158 |    0.047 | 
     | REF_CLK_m__L2_I1/A             |  ^   | REF_CLK_m__L1_N0        | CLKBUFX40M | 0.000 |   0.158 |    0.047 | 
     | REF_CLK_m__L2_I1/Y             |  ^   | REF_CLK_m__L2_N1        | CLKBUFX40M | 0.065 |   0.223 |    0.112 | 
     | REF_CLK_m__L3_I1/A             |  ^   | REF_CLK_m__L2_N1        | CLKINVX40M | 0.003 |   0.226 |    0.115 | 
     | REF_CLK_m__L3_I1/Y             |  v   | REF_CLK_m__L3_N1        | CLKINVX40M | 0.024 |   0.250 |    0.139 | 
     | REF_CLK_m__L4_I0/A             |  v   | REF_CLK_m__L3_N1        | CLKINVX40M | 0.000 |   0.250 |    0.139 | 
     | REF_CLK_m__L4_I0/Y             |  ^   | REF_CLK_m__L4_N0        | CLKINVX40M | 0.030 |   0.280 |    0.169 | 
     | REF_CLK_m__L5_I0/A             |  ^   | REF_CLK_m__L4_N0        | CLKINVX40M | 0.001 |   0.281 |    0.170 | 
     | REF_CLK_m__L5_I0/Y             |  v   | REF_CLK_m__L5_N0        | CLKINVX40M | 0.032 |   0.313 |    0.202 | 
     | REF_CLK_m__L6_I0/A             |  v   | REF_CLK_m__L5_N0        | CLKINVX32M | 0.001 |   0.314 |    0.203 | 
     | REF_CLK_m__L6_I0/Y             |  ^   | REF_CLK_m__L6_N0        | CLKINVX32M | 0.025 |   0.338 |    0.228 | 
     | U0_RST_SYNC/FFSTAGES_reg[0]/CK |  ^   | REF_CLK_m__L6_N0        | SDFFRQX2M  | 0.001 |   0.339 |    0.228 | 
     | U0_RST_SYNC/FFSTAGES_reg[0]/Q  |  ^   | U0_RST_SYNC/FFSTAGES[0] | SDFFRQX2M  | 0.147 |   0.486 |    0.375 | 
     | U0_RST_SYNC/FFSTAGES_reg[1]/SI |  ^   | U0_RST_SYNC/FFSTAGES[0] | SDFFRQX1M  | 0.000 |   0.486 |    0.375 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk         |            |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.129 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.130 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.146 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.146 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.207 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.207 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.269 | 
     | REF_CLK_m__L2_I1/A             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.269 | 
     | REF_CLK_m__L2_I1/Y             |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.334 | 
     | REF_CLK_m__L3_I1/A             |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.336 | 
     | REF_CLK_m__L3_I1/Y             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.361 | 
     | REF_CLK_m__L4_I0/A             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.361 | 
     | REF_CLK_m__L4_I0/Y             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.390 | 
     | REF_CLK_m__L5_I0/A             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.392 | 
     | REF_CLK_m__L5_I0/Y             |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.424 | 
     | REF_CLK_m__L6_I0/A             |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.314 |    0.424 | 
     | REF_CLK_m__L6_I0/Y             |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.025 |   0.338 |    0.449 | 
     | U0_RST_SYNC/FFSTAGES_reg[1]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX1M  | 0.001 |   0.339 |    0.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[0]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[0]/SI (^) checked 
with  leading edge of 'CLK3'
Beginpoint: U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/Q          (^) triggered 
by  leading edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.598
  Arrival Time                  0.711
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |   -0.094 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |   -0.093 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |   -0.077 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |   -0.077 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.010 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.010 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.063 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.063 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.110 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.110 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.157 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.157 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.204 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.204 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.250 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.250 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.296 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.296 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.340 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.340 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.402 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.403 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.538 |    0.426 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.538 |    0.426 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.020 |   0.558 |    0.446 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/CK      |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.559 |    0.446 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/Q       |  ^   | U0_UART_RX/n5      | SDFFRQX2M  | 0.152 |   0.711 |    0.598 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[0] |  ^   | U0_UART_RX/n5      | SDFFRQX2M  | 0.000 |   0.711 |    0.598 | 
     | /SI                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.018 |    0.131 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.132 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.147 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.147 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.235 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.235 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.288 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.288 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.335 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.335 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.381 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.381 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.428 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.428 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.475 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.475 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.521 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.521 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.565 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.565 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.627 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.627 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.538 |    0.651 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.538 |    0.651 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.020 |   0.558 |    0.670 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[0] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.559 |    0.671 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_
c_reg[5]/CK 
Endpoint:   U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_reg[5]/SI (^) 
checked with  leading edge of 'CLK3'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_reg[4]/Q  (^) 
triggered by  leading edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.381
  Arrival Time                  0.493
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.019 |   0.019 |   -0.094 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0                                    | CLKINVX32M | 0.001 |   0.019 |   -0.093 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0                                    | CLKINVX32M | 0.016 |   0.035 |   -0.077 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0                                    | MX2X4M     | 0.000 |   0.035 |   -0.077 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.061 |   0.096 |   -0.016 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.096 |   -0.016 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.062 |   0.158 |    0.046 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.158 |    0.046 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.065 |   0.223 |    0.110 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.003 |   0.226 |    0.113 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.024 |   0.250 |    0.137 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.250 |    0.137 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.030 |   0.280 |    0.167 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.281 |    0.168 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.033 |   0.313 |    0.201 | 
     | REF_CLK_m__L6_I4/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.315 |    0.202 | 
     | REF_CLK_m__L6_I4/Y                                 |  ^   | REF_CLK_m__L6_N4                                   | CLKINVX32M | 0.026 |   0.341 |    0.228 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | REF_CLK_m__L6_N4                                   | SDFFRQX2M  | 0.000 |   0.341 |    0.229 | 
     | eg[4]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c[4 | SDFFRQX2M  | 0.152 |   0.493 |    0.381 | 
     | eg[4]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c[4 | SDFFRQX2M  | 0.000 |   0.493 |    0.381 | 
     | eg[5]/SI                                           |      | ]                                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk         |            |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.131 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.132 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.147 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.147 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.209 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.209 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.271 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.271 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.335 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.338 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.362 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.362 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.392 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.393 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.033 |   0.313 |    0.426 | 
     | REF_CLK_m__L6_I4/A                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.315 |    0.427 | 
     | REF_CLK_m__L6_I4/Y                                 |  ^   | REF_CLK_m__L6_N4 | CLKINVX32M | 0.026 |   0.341 |    0.453 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | REF_CLK_m__L6_N4 | SDFFRQX2M  | 0.000 |   0.341 |    0.453 | 
     | eg[5]/CK                                           |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_DATA_SYNC/PulseGenFF_reg/CK 
Endpoint:   U0_DATA_SYNC/PulseGenFF_reg/D  (^) checked with  leading edge of 
'CLK3'
Beginpoint: U0_DATA_SYNC/FFSTAGES_reg[1]/Q (^) triggered by  leading edge of 
'CLK3'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.340
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.386
  Arrival Time                  0.499
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk                 | CLKINVX40M | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0          | CLKINVX40M | 0.019 |   0.019 |   -0.094 | 
     | scan_clk__L2_I0/A               |  v   | scan_clk__L1_N0          | CLKINVX32M | 0.001 |   0.019 |   -0.093 | 
     | scan_clk__L2_I0/Y               |  ^   | scan_clk__L2_N0          | CLKINVX32M | 0.016 |   0.035 |   -0.078 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk__L2_N0          | MX2X4M     | 0.000 |   0.035 |   -0.078 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_CLK_m                | MX2X4M     | 0.061 |   0.096 |   -0.016 | 
     | REF_CLK_m__L1_I0/A              |  ^   | REF_CLK_m                | CLKBUFX20M | 0.000 |   0.096 |   -0.016 | 
     | REF_CLK_m__L1_I0/Y              |  ^   | REF_CLK_m__L1_N0         | CLKBUFX20M | 0.062 |   0.158 |    0.046 | 
     | REF_CLK_m__L2_I1/A              |  ^   | REF_CLK_m__L1_N0         | CLKBUFX40M | 0.000 |   0.158 |    0.046 | 
     | REF_CLK_m__L2_I1/Y              |  ^   | REF_CLK_m__L2_N1         | CLKBUFX40M | 0.065 |   0.223 |    0.110 | 
     | REF_CLK_m__L3_I1/A              |  ^   | REF_CLK_m__L2_N1         | CLKINVX40M | 0.003 |   0.226 |    0.113 | 
     | REF_CLK_m__L3_I1/Y              |  v   | REF_CLK_m__L3_N1         | CLKINVX40M | 0.024 |   0.250 |    0.137 | 
     | REF_CLK_m__L4_I0/A              |  v   | REF_CLK_m__L3_N1         | CLKINVX40M | 0.000 |   0.250 |    0.137 | 
     | REF_CLK_m__L4_I0/Y              |  ^   | REF_CLK_m__L4_N0         | CLKINVX40M | 0.030 |   0.280 |    0.167 | 
     | REF_CLK_m__L5_I0/A              |  ^   | REF_CLK_m__L4_N0         | CLKINVX40M | 0.001 |   0.281 |    0.168 | 
     | REF_CLK_m__L5_I0/Y              |  v   | REF_CLK_m__L5_N0         | CLKINVX40M | 0.032 |   0.313 |    0.200 | 
     | REF_CLK_m__L6_I1/A              |  v   | REF_CLK_m__L5_N0         | CLKINVX32M | 0.002 |   0.314 |    0.202 | 
     | REF_CLK_m__L6_I1/Y              |  ^   | REF_CLK_m__L6_N1         | CLKINVX32M | 0.025 |   0.340 |    0.227 | 
     | U0_DATA_SYNC/FFSTAGES_reg[1]/CK |  ^   | REF_CLK_m__L6_N1         | SDFFRQX2M  | 0.001 |   0.340 |    0.228 | 
     | U0_DATA_SYNC/FFSTAGES_reg[1]/Q  |  ^   | U0_DATA_SYNC/FFSTAGES[1] | SDFFRQX2M  | 0.159 |   0.499 |    0.386 | 
     | U0_DATA_SYNC/PulseGenFF_reg/D   |  ^   | U0_DATA_SYNC/FFSTAGES[1] | SDFFRQX2M  | 0.000 |   0.499 |    0.386 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk         |            |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.131 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.132 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.148 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.148 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.209 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.209 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.271 | 
     | REF_CLK_m__L2_I1/A             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.271 | 
     | REF_CLK_m__L2_I1/Y             |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.335 | 
     | REF_CLK_m__L3_I1/A             |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.338 | 
     | REF_CLK_m__L3_I1/Y             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.362 | 
     | REF_CLK_m__L4_I0/A             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.362 | 
     | REF_CLK_m__L4_I0/Y             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.392 | 
     | REF_CLK_m__L5_I0/A             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.393 | 
     | REF_CLK_m__L5_I0/Y             |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.425 | 
     | REF_CLK_m__L6_I1/A             |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.002 |   0.314 |    0.427 | 
     | REF_CLK_m__L6_I1/Y             |  ^   | REF_CLK_m__L6_N1 | CLKINVX32M | 0.025 |   0.340 |    0.452 | 
     | U0_DATA_SYNC/PulseGenFF_reg/CK |  ^   | REF_CLK_m__L6_N1 | SDFFRQX2M  | 0.001 |   0.340 |    0.453 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U1_DATA_SYNC/PulseGenFF_reg/CK 
Endpoint:   U1_DATA_SYNC/PulseGenFF_reg/D  (^) checked with  leading edge of 
'CLK3'
Beginpoint: U1_DATA_SYNC/FFSTAGES_reg[1]/Q (^) triggered by  leading edge of 
'CLK3'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.329
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.375
  Arrival Time                  0.488
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk                 | CLKINVX40M | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0          | CLKINVX40M | 0.019 |   0.019 |   -0.095 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0          | CLKBUFX20M | 0.001 |   0.019 |   -0.094 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1          | CLKBUFX20M | 0.052 |   0.071 |   -0.042 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1          | CLKBUFX20M | 0.000 |   0.071 |   -0.042 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0          | CLKBUFX20M | 0.065 |   0.137 |    0.023 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0          | CLKINVX40M | 0.002 |   0.139 |    0.026 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0          | CLKINVX40M | 0.019 |   0.157 |    0.044 | 
     | U2_mux2X1/U1/B                  |  ^   | scan_clk__L4_N0          | MX2X4M     | 0.000 |   0.157 |    0.044 | 
     | U2_mux2X1/U1/Y                  |  ^   | UART_TX_CLK_m            | MX2X4M     | 0.062 |   0.220 |    0.107 | 
     | UART_TX_CLK_m__L1_I0/A          |  ^   | UART_TX_CLK_m            | CLKBUFX20M | 0.000 |   0.220 |    0.107 | 
     | UART_TX_CLK_m__L1_I0/Y          |  ^   | UART_TX_CLK_m__L1_N0     | CLKBUFX20M | 0.060 |   0.279 |    0.166 | 
     | UART_TX_CLK_m__L2_I0/A          |  ^   | UART_TX_CLK_m__L1_N0     | CLKINVX40M | 0.000 |   0.279 |    0.166 | 
     | UART_TX_CLK_m__L2_I0/Y          |  v   | UART_TX_CLK_m__L2_N0     | CLKINVX40M | 0.026 |   0.306 |    0.193 | 
     | UART_TX_CLK_m__L3_I1/A          |  v   | UART_TX_CLK_m__L2_N0     | CLKINVX32M | 0.001 |   0.306 |    0.193 | 
     | UART_TX_CLK_m__L3_I1/Y          |  ^   | UART_TX_CLK_m__L3_N1     | CLKINVX32M | 0.022 |   0.329 |    0.216 | 
     | U1_DATA_SYNC/FFSTAGES_reg[1]/CK |  ^   | UART_TX_CLK_m__L3_N1     | SDFFRQX2M  | 0.000 |   0.329 |    0.216 | 
     | U1_DATA_SYNC/FFSTAGES_reg[1]/Q  |  ^   | U1_DATA_SYNC/FFSTAGES[1] | SDFFRQX2M  | 0.159 |   0.488 |    0.375 | 
     | U1_DATA_SYNC/PulseGenFF_reg/D   |  ^   | U1_DATA_SYNC/FFSTAGES[1] | SDFFRQX2M  | 0.000 |   0.488 |    0.375 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                |      |                      |            |       |  Time   |   Time   | 
     |--------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk             |            |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.019 |    0.132 | 
     | scan_clk__L2_I1/A              |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.132 | 
     | scan_clk__L2_I1/Y              |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.184 | 
     | scan_clk__L3_I0/A              |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.184 | 
     | scan_clk__L3_I0/Y              |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.250 | 
     | scan_clk__L4_I0/A              |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.252 | 
     | scan_clk__L4_I0/Y              |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.270 | 
     | U2_mux2X1/U1/B                 |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.270 | 
     | U2_mux2X1/U1/Y                 |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.333 | 
     | UART_TX_CLK_m__L1_I0/A         |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.333 | 
     | UART_TX_CLK_m__L1_I0/Y         |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.392 | 
     | UART_TX_CLK_m__L2_I0/A         |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.392 | 
     | UART_TX_CLK_m__L2_I0/Y         |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.419 | 
     | UART_TX_CLK_m__L3_I0/A         |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.000 |   0.306 |    0.419 | 
     | UART_TX_CLK_m__L3_I0/Y         |  ^   | UART_TX_CLK_m__L3_N0 | CLKINVX32M | 0.022 |   0.328 |    0.441 | 
     | U1_DATA_SYNC/PulseGenFF_reg/CK |  ^   | UART_TX_CLK_m__L3_N0 | SDFFRQX2M  | 0.000 |   0.329 |    0.442 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_
c_reg[6]/CK 
Endpoint:   U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_reg[6]/SI (^) 
checked with  leading edge of 'CLK3'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_reg[5]/Q  (^) 
triggered by  leading edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.381
  Arrival Time                  0.494
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.019 |   0.019 |   -0.095 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0                                    | CLKINVX32M | 0.001 |   0.019 |   -0.094 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0                                    | CLKINVX32M | 0.016 |   0.035 |   -0.078 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0                                    | MX2X4M     | 0.000 |   0.035 |   -0.078 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.061 |   0.096 |   -0.017 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.096 |   -0.017 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.062 |   0.158 |    0.045 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.158 |    0.045 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.065 |   0.223 |    0.110 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.003 |   0.226 |    0.112 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.024 |   0.250 |    0.137 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.250 |    0.137 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.030 |   0.280 |    0.166 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.281 |    0.167 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.033 |   0.313 |    0.200 | 
     | REF_CLK_m__L6_I4/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.315 |    0.201 | 
     | REF_CLK_m__L6_I4/Y                                 |  ^   | REF_CLK_m__L6_N4                                   | CLKINVX32M | 0.026 |   0.341 |    0.227 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | REF_CLK_m__L6_N4                                   | SDFFRQX2M  | 0.000 |   0.341 |    0.228 | 
     | eg[5]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c[5 | SDFFRQX2M  | 0.153 |   0.494 |    0.381 | 
     | eg[5]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c[5 | SDFFRQX2M  | 0.000 |   0.494 |    0.381 | 
     | eg[6]/SI                                           |      | ]                                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk         |            |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.132 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.133 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.148 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.148 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.210 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.210 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.271 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.271 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.336 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.339 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.363 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.363 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.393 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.394 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.033 |   0.313 |    0.427 | 
     | REF_CLK_m__L6_I4/A                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.315 |    0.428 | 
     | REF_CLK_m__L6_I4/Y                                 |  ^   | REF_CLK_m__L6_N4 | CLKINVX32M | 0.026 |   0.341 |    0.454 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | REF_CLK_m__L6_N4 | SDFFRQX2M  | 0.000 |   0.341 |    0.454 | 
     | eg[6]/CK                                           |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_SYS_Controller/U0_TX_Controller/TXCont_
Pdata_c_reg[0]/CK 
Endpoint:   U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_reg[0]/SI (^) 
checked with  leading edge of 'CLK3'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_reg[7]/Q   (^) 
triggered by  leading edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.381
  Arrival Time                  0.496
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.019 |   0.019 |   -0.097 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0                                    | CLKINVX32M | 0.001 |   0.019 |   -0.096 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0                                    | CLKINVX32M | 0.016 |   0.035 |   -0.081 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0                                    | MX2X4M     | 0.000 |   0.035 |   -0.081 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.061 |   0.096 |   -0.019 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.096 |   -0.019 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.062 |   0.158 |    0.043 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.158 |    0.043 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.065 |   0.223 |    0.107 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.003 |   0.226 |    0.110 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.024 |   0.250 |    0.134 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.250 |    0.134 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.030 |   0.280 |    0.164 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.281 |    0.165 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.033 |   0.313 |    0.198 | 
     | REF_CLK_m__L6_I4/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.315 |    0.199 | 
     | REF_CLK_m__L6_I4/Y                                 |  ^   | REF_CLK_m__L6_N4                                   | CLKINVX32M | 0.026 |   0.341 |    0.225 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | REF_CLK_m__L6_N4                                   | SDFFRQX2M  | 0.000 |   0.341 |    0.225 | 
     | eg[7]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c[7 | SDFFRQX2M  | 0.155 |   0.496 |    0.381 | 
     | eg[7]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_ |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c[7 | SDFFRQX2M  | 0.000 |   0.496 |    0.381 | 
     | reg[0]/SI                                          |      | ]                                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk         |            |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.134 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.135 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.150 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.150 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.212 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.212 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.274 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.274 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.338 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.341 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.365 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.365 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.395 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.396 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.033 |   0.313 |    0.429 | 
     | REF_CLK_m__L6_I4/A                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.315 |    0.430 | 
     | REF_CLK_m__L6_I4/Y                                 |  ^   | REF_CLK_m__L6_N4 | CLKINVX32M | 0.026 |   0.341 |    0.456 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_ |  ^   | REF_CLK_m__L6_N4 | SDFFRQX2M  | 0.000 |   0.341 |    0.457 | 
     | reg[0]/CK                                          |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_UART_RX/U0_RXFSM/Current_State_reg[2]/CK 
Endpoint:   U0_UART_RX/U0_RXFSM/Current_State_reg[2]/D (v) checked with  
leading edge of 'CLK3'
Beginpoint: U0_Register_File/registers_reg[2][0]/Q     (^) triggered by  
leading edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.559
+ Hold                         -0.088
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.571
  Arrival Time                  0.687
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                                   |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk                          |            |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk                          | CLKINVX40M | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0                   | CLKINVX40M | 0.019 |   0.019 |   -0.097 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0                   | CLKINVX32M | 0.001 |   0.019 |   -0.097 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0                   | CLKINVX32M | 0.016 |   0.035 |   -0.081 | 
     | U0_mux2X1/U1/B                             |  ^   | scan_clk__L2_N0                   | MX2X4M     | 0.000 |   0.035 |   -0.081 | 
     | U0_mux2X1/U1/Y                             |  ^   | REF_CLK_m                         | MX2X4M     | 0.061 |   0.096 |   -0.020 | 
     | REF_CLK_m__L1_I0/A                         |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.096 |   -0.020 | 
     | REF_CLK_m__L1_I0/Y                         |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.062 |   0.158 |    0.042 | 
     | REF_CLK_m__L2_I1/A                         |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.000 |   0.158 |    0.042 | 
     | REF_CLK_m__L2_I1/Y                         |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.065 |   0.223 |    0.107 | 
     | REF_CLK_m__L3_I1/A                         |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.226 |    0.110 | 
     | REF_CLK_m__L3_I1/Y                         |  v   | REF_CLK_m__L3_N1                  | CLKINVX40M | 0.024 |   0.250 |    0.134 | 
     | REF_CLK_m__L4_I0/A                         |  v   | REF_CLK_m__L3_N1                  | CLKINVX40M | 0.000 |   0.250 |    0.134 | 
     | REF_CLK_m__L4_I0/Y                         |  ^   | REF_CLK_m__L4_N0                  | CLKINVX40M | 0.030 |   0.280 |    0.164 | 
     | REF_CLK_m__L5_I1/A                         |  ^   | REF_CLK_m__L4_N0                  | CLKINVX40M | 0.001 |   0.281 |    0.165 | 
     | REF_CLK_m__L5_I1/Y                         |  v   | REF_CLK_m__L5_N1                  | CLKINVX40M | 0.033 |   0.313 |    0.197 | 
     | REF_CLK_m__L6_I3/A                         |  v   | REF_CLK_m__L5_N1                  | CLKINVX32M | 0.001 |   0.315 |    0.199 | 
     | REF_CLK_m__L6_I3/Y                         |  ^   | REF_CLK_m__L6_N3                  | CLKINVX32M | 0.026 |   0.341 |    0.225 | 
     | U0_Register_File/registers_reg[2][0]/CK    |  ^   | REF_CLK_m__L6_N3                  | SDFFRQX2M  | 0.001 |   0.342 |    0.226 | 
     | U0_Register_File/registers_reg[2][0]/Q     |  ^   | UART_Config[0]                    | SDFFRQX2M  | 0.219 |   0.561 |    0.445 | 
     | U0_UART_RX/U0_RXFSM/U19/A1                 |  ^   | UART_Config[0]                    | OAI32X1M   | 0.001 |   0.561 |    0.445 | 
     | U0_UART_RX/U0_RXFSM/U19/Y                  |  v   | U0_UART_RX/U0_RXFSM/n14           | OAI32X1M   | 0.059 |   0.620 |    0.504 | 
     | U0_UART_RX/U0_RXFSM/U18/A                  |  v   | U0_UART_RX/U0_RXFSM/n14           | INVX2M     | 0.000 |   0.620 |    0.504 | 
     | U0_UART_RX/U0_RXFSM/U18/Y                  |  ^   | U0_UART_RX/U0_RXFSM/n5            | INVX2M     | 0.036 |   0.657 |    0.541 | 
     | U0_UART_RX/U0_RXFSM/U17/C0                 |  ^   | U0_UART_RX/U0_RXFSM/n5            | OAI2B11X2M | 0.000 |   0.657 |    0.541 | 
     | U0_UART_RX/U0_RXFSM/U17/Y                  |  v   | U0_UART_RX/U0_RXFSM/Next_State[2] | OAI2B11X2M | 0.030 |   0.687 |    0.571 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[2]/D |  v   | U0_UART_RX/U0_RXFSM/Next_State[2] | SDFFRQX2M  | 0.000 |   0.687 |    0.571 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                    |  ^   | scan_clk           |            |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0/A                           |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L1_I0/Y                           |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.134 | 
     | scan_clk__L2_I0/A                           |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.135 | 
     | scan_clk__L2_I0/Y                           |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.151 | 
     | U1_mux2X1/U1/B                              |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.151 | 
     | U1_mux2X1/U1/Y                              |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.238 | 
     | UART_CLK_m__L1_I0/A                         |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.238 | 
     | UART_CLK_m__L1_I0/Y                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.292 | 
     | UART_CLK_m__L2_I0/A                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.292 | 
     | UART_CLK_m__L2_I0/Y                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.338 | 
     | UART_CLK_m__L3_I0/A                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.338 | 
     | UART_CLK_m__L3_I0/Y                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.385 | 
     | UART_CLK_m__L4_I0/A                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.385 | 
     | UART_CLK_m__L4_I0/Y                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.432 | 
     | UART_CLK_m__L5_I0/A                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.432 | 
     | UART_CLK_m__L5_I0/Y                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.479 | 
     | UART_CLK_m__L6_I0/A                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.479 | 
     | UART_CLK_m__L6_I0/Y                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.524 | 
     | UART_CLK_m__L7_I0/A                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.524 | 
     | UART_CLK_m__L7_I0/Y                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.568 | 
     | UART_CLK_m__L8_I0/A                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.568 | 
     | UART_CLK_m__L8_I0/Y                         |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.630 | 
     | UART_CLK_m__L9_I0/A                         |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.631 | 
     | UART_CLK_m__L9_I0/Y                         |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.538 |    0.654 | 
     | UART_CLK_m__L10_I0/A                        |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.538 |    0.654 | 
     | UART_CLK_m__L10_I0/Y                        |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.020 |   0.558 |    0.674 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[2]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.559 |    0.675 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_
c_reg[3]/CK 
Endpoint:   U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_reg[3]/SI (^) 
checked with  leading edge of 'CLK3'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_reg[2]/Q  (^) 
triggered by  leading edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.381
  Arrival Time                  0.496
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.019 |   0.019 |   -0.097 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0                                    | CLKINVX32M | 0.001 |   0.019 |   -0.097 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0                                    | CLKINVX32M | 0.016 |   0.035 |   -0.081 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0                                    | MX2X4M     | 0.000 |   0.035 |   -0.081 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.061 |   0.096 |   -0.020 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.096 |   -0.020 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.062 |   0.158 |    0.042 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.158 |    0.042 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.065 |   0.223 |    0.107 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.003 |   0.226 |    0.110 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.024 |   0.250 |    0.134 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.250 |    0.134 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.030 |   0.280 |    0.164 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.281 |    0.165 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.033 |   0.313 |    0.197 | 
     | REF_CLK_m__L6_I4/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.315 |    0.199 | 
     | REF_CLK_m__L6_I4/Y                                 |  ^   | REF_CLK_m__L6_N4                                   | CLKINVX32M | 0.026 |   0.341 |    0.225 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | REF_CLK_m__L6_N4                                   | SDFFRQX2M  | 0.000 |   0.341 |    0.225 | 
     | eg[2]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c[2 | SDFFRQX2M  | 0.155 |   0.496 |    0.381 | 
     | eg[2]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c[2 | SDFFRQX2M  | 0.000 |   0.496 |    0.381 | 
     | eg[3]/SI                                           |      | ]                                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk         |            |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.134 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.135 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.151 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.151 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.212 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.212 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.274 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.274 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.339 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.341 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.366 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.366 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.395 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.397 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.033 |   0.313 |    0.429 | 
     | REF_CLK_m__L6_I4/A                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.315 |    0.430 | 
     | REF_CLK_m__L6_I4/Y                                 |  ^   | REF_CLK_m__L6_N4 | CLKINVX32M | 0.026 |   0.341 |    0.457 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | REF_CLK_m__L6_N4 | SDFFRQX2M  | 0.000 |   0.341 |    0.457 | 
     | eg[3]/CK                                           |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_
reg[0]/CK 
Endpoint:   U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[0]/SI (^) 
checked with  leading edge of 'CLK3'
Beginpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParityEn_out_reg/Q  (^) 
triggered by  leading edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.329
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.485
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                          |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                 |            |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                 | CLKINVX40M | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0          | CLKINVX40M | 0.019 |   0.019 |   -0.098 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0          | CLKBUFX20M | 0.001 |   0.019 |   -0.097 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1          | CLKBUFX20M | 0.052 |   0.071 |   -0.045 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1          | CLKBUFX20M | 0.000 |   0.071 |   -0.045 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0          | CLKBUFX20M | 0.065 |   0.137 |    0.020 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0          | CLKINVX40M | 0.002 |   0.139 |    0.023 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0          | CLKINVX40M | 0.019 |   0.157 |    0.041 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk__L4_N0          | MX2X4M     | 0.000 |   0.157 |    0.041 | 
     | U2_mux2X1/U1/Y                                     |  ^   | UART_TX_CLK_m            | MX2X4M     | 0.062 |   0.220 |    0.104 | 
     | UART_TX_CLK_m__L1_I0/A                             |  ^   | UART_TX_CLK_m            | CLKBUFX20M | 0.000 |   0.220 |    0.104 | 
     | UART_TX_CLK_m__L1_I0/Y                             |  ^   | UART_TX_CLK_m__L1_N0     | CLKBUFX20M | 0.060 |   0.279 |    0.163 | 
     | UART_TX_CLK_m__L2_I0/A                             |  ^   | UART_TX_CLK_m__L1_N0     | CLKINVX40M | 0.000 |   0.279 |    0.163 | 
     | UART_TX_CLK_m__L2_I0/Y                             |  v   | UART_TX_CLK_m__L2_N0     | CLKINVX40M | 0.026 |   0.306 |    0.190 | 
     | UART_TX_CLK_m__L3_I1/A                             |  v   | UART_TX_CLK_m__L2_N0     | CLKINVX32M | 0.001 |   0.306 |    0.190 | 
     | UART_TX_CLK_m__L3_I1/Y                             |  ^   | UART_TX_CLK_m__L3_N1     | CLKINVX32M | 0.022 |   0.329 |    0.213 | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParityEn_out_ |  ^   | UART_TX_CLK_m__L3_N1     | SDFFRQX2M  | 0.000 |   0.329 |    0.213 | 
     | reg/CK                                             |      |                          |            |       |         |          | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParityEn_out_ |  ^   | U0_Uart_TX_Top/Parity_En | SDFFRQX2M  | 0.156 |   0.485 |    0.369 | 
     | reg/Q                                              |      |                          |            |       |         |          | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg |  ^   | U0_Uart_TX_Top/Parity_En | SDFFRQX2M  | 0.000 |   0.485 |    0.369 | 
     | [0]/SI                                             |      |                          |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk             |            |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.019 |    0.135 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.135 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.187 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.187 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.253 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.255 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.273 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.273 | 
     | U2_mux2X1/U1/Y                                     |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.336 | 
     | UART_TX_CLK_m__L1_I0/A                             |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.336 | 
     | UART_TX_CLK_m__L1_I0/Y                             |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.395 | 
     | UART_TX_CLK_m__L2_I0/A                             |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.395 | 
     | UART_TX_CLK_m__L2_I0/Y                             |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.422 | 
     | UART_TX_CLK_m__L3_I1/A                             |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.306 |    0.422 | 
     | UART_TX_CLK_m__L3_I1/Y                             |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.022 |   0.329 |    0.445 | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.000 |   0.329 |    0.445 | 
     | [0]/CK                                             |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_SYS_Controller/U0_TX_Controller/TXCont_
Pdata_c_reg[6]/CK 
Endpoint:   U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_reg[6]/SI (^) 
checked with  leading edge of 'CLK3'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_reg[5]/Q  (^) 
triggered by  leading edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.381
  Arrival Time                  0.497
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.019 |   0.019 |   -0.098 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0                                    | CLKINVX32M | 0.001 |   0.019 |   -0.097 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0                                    | CLKINVX32M | 0.016 |   0.035 |   -0.081 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0                                    | MX2X4M     | 0.000 |   0.035 |   -0.081 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.061 |   0.096 |   -0.020 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.096 |   -0.020 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.062 |   0.158 |    0.042 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.158 |    0.042 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.065 |   0.223 |    0.106 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.003 |   0.226 |    0.109 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.024 |   0.250 |    0.133 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.250 |    0.133 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.030 |   0.280 |    0.163 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.281 |    0.164 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.033 |   0.313 |    0.197 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.315 |    0.198 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.026 |   0.341 |    0.225 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_ |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.341 |    0.225 | 
     | reg[5]/CK                                          |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_ |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c[ | SDFFRQX2M  | 0.156 |   0.497 |    0.381 | 
     | reg[5]/Q                                           |      | 5]                                                 |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_ |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c[ | SDFFRQX2M  | 0.000 |   0.497 |    0.381 | 
     | reg[6]/SI                                          |      | 5]                                                 |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk         |            |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.135 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.136 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.151 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.151 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.213 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.213 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.275 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.275 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.339 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.342 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.366 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.366 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.396 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.397 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.033 |   0.313 |    0.430 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.315 |    0.431 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3 | CLKINVX32M | 0.026 |   0.341 |    0.457 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_ |  ^   | REF_CLK_m__L6_N3 | SDFFRQX2M  | 0.000 |   0.341 |    0.458 | 
     | reg[6]/CK                                          |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_
c_reg[7]/CK 
Endpoint:   U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_reg[7]/SI (^) 
checked with  leading edge of 'CLK3'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_reg[6]/Q  (^) 
triggered by  leading edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.380
  Arrival Time                  0.498
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.117 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.019 |   0.019 |   -0.099 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0                                    | CLKINVX32M | 0.001 |   0.019 |   -0.098 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0                                    | CLKINVX32M | 0.016 |   0.035 |   -0.083 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0                                    | MX2X4M     | 0.000 |   0.035 |   -0.083 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.061 |   0.096 |   -0.021 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.096 |   -0.021 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.062 |   0.158 |    0.041 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.158 |    0.041 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.065 |   0.223 |    0.105 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.003 |   0.226 |    0.108 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.024 |   0.250 |    0.132 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.250 |    0.132 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.030 |   0.280 |    0.162 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.281 |    0.163 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.033 |   0.313 |    0.196 | 
     | REF_CLK_m__L6_I4/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.315 |    0.197 | 
     | REF_CLK_m__L6_I4/Y                                 |  ^   | REF_CLK_m__L6_N4                                   | CLKINVX32M | 0.026 |   0.341 |    0.223 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | REF_CLK_m__L6_N4                                   | SDFFRQX2M  | 0.000 |   0.341 |    0.223 | 
     | eg[6]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c[6 | SDFFRQX2M  | 0.157 |   0.498 |    0.380 | 
     | eg[6]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c[6 | SDFFRQX2M  | 0.000 |   0.498 |    0.380 | 
     | eg[7]/SI                                           |      | ]                                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk         |            |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.117 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.136 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.137 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.152 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.152 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.214 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.214 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.276 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.276 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.340 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.343 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.367 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.367 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.397 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.398 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.033 |   0.313 |    0.431 | 
     | REF_CLK_m__L6_I4/A                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.315 |    0.432 | 
     | REF_CLK_m__L6_I4/Y                                 |  ^   | REF_CLK_m__L6_N4 | CLKINVX32M | 0.026 |   0.341 |    0.458 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | REF_CLK_m__L6_N4 | SDFFRQX2M  | 0.000 |   0.341 |    0.458 | 
     | eg[7]/CK                                           |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_SYS_Controller/U0_TX_Controller/TXCont_
Pdata_c_reg[5]/CK 
Endpoint:   U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_reg[5]/SI (^) 
checked with  leading edge of 'CLK3'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_reg[4]/Q  (^) 
triggered by  leading edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.381
  Arrival Time                  0.499
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.118 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.019 |   0.019 |   -0.100 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0                                    | CLKINVX32M | 0.001 |   0.019 |   -0.099 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0                                    | CLKINVX32M | 0.016 |   0.035 |   -0.083 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0                                    | MX2X4M     | 0.000 |   0.035 |   -0.083 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.061 |   0.096 |   -0.022 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.096 |   -0.022 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.062 |   0.158 |    0.040 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.158 |    0.040 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.065 |   0.223 |    0.105 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.003 |   0.226 |    0.107 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.024 |   0.250 |    0.132 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.250 |    0.132 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.030 |   0.280 |    0.161 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.281 |    0.162 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.033 |   0.313 |    0.195 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.315 |    0.197 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.026 |   0.341 |    0.223 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_ |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.341 |    0.223 | 
     | reg[4]/CK                                          |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_ |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c[ | SDFFRQX2M  | 0.158 |   0.499 |    0.381 | 
     | reg[4]/Q                                           |      | 4]                                                 |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_ |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c[ | SDFFRQX2M  | 0.000 |   0.499 |    0.381 | 
     | reg[5]/SI                                          |      | 4]                                                 |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk         |            |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.118 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.137 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.138 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.153 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.153 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.215 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.215 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.276 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.276 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.341 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.344 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.368 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.368 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.398 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.399 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.033 |   0.313 |    0.432 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.315 |    0.433 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3 | CLKINVX32M | 0.026 |   0.341 |    0.459 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_ |  ^   | REF_CLK_m__L6_N3 | SDFFRQX2M  | 0.000 |   0.341 |    0.460 | 
     | reg[5]/CK                                          |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_Register_File/registers_reg[11][2]/CK 
Endpoint:   U0_Register_File/registers_reg[11][2]/SI (^) checked with  leading 
edge of 'CLK3'
Beginpoint: U0_Register_File/registers_reg[11][1]/Q  (^) triggered by  leading 
edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.380
  Arrival Time                  0.498
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk                          |            |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk                          | CLKINVX40M | 0.000 |   0.000 |   -0.118 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0                   | CLKINVX40M | 0.019 |   0.019 |   -0.100 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0                   | CLKINVX32M | 0.001 |   0.019 |   -0.099 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0                   | CLKINVX32M | 0.016 |   0.035 |   -0.083 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0                   | MX2X4M     | 0.000 |   0.035 |   -0.083 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m                         | MX2X4M     | 0.061 |   0.096 |   -0.022 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.096 |   -0.022 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.062 |   0.158 |    0.040 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.000 |   0.158 |    0.040 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.065 |   0.223 |    0.104 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.226 |    0.107 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.022 |   0.248 |    0.130 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.000 |   0.248 |    0.130 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.031 |   0.279 |    0.161 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.280 |    0.161 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3                  | CLKINVX40M | 0.034 |   0.314 |    0.195 | 
     | REF_CLK_m__L6_I10/A                      |  v   | REF_CLK_m__L5_N3                  | CLKINVX32M | 0.001 |   0.315 |    0.196 | 
     | REF_CLK_m__L6_I10/Y                      |  ^   | REF_CLK_m__L6_N10                 | CLKINVX32M | 0.025 |   0.339 |    0.221 | 
     | U0_Register_File/registers_reg[11][1]/CK |  ^   | REF_CLK_m__L6_N10                 | SDFFRQX2M  | 0.000 |   0.340 |    0.221 | 
     | U0_Register_File/registers_reg[11][1]/Q  |  ^   | U0_Register_File/registers[11][1] | SDFFRQX2M  | 0.159 |   0.498 |    0.380 | 
     | U0_Register_File/registers_reg[11][2]/SI |  ^   | U0_Register_File/registers[11][1] | SDFFRQX2M  | 0.000 |   0.498 |    0.380 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk          |            |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk          | CLKINVX40M | 0.000 |   0.000 |    0.118 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0   | CLKINVX40M | 0.019 |   0.019 |    0.137 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0   | CLKINVX32M | 0.001 |   0.019 |    0.138 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0   | CLKINVX32M | 0.016 |   0.035 |    0.153 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0   | MX2X4M     | 0.000 |   0.035 |    0.153 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m         | MX2X4M     | 0.061 |   0.096 |    0.215 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.096 |    0.215 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.062 |   0.158 |    0.277 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.000 |   0.158 |    0.277 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.065 |   0.223 |    0.341 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.226 |    0.344 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.022 |   0.248 |    0.366 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.000 |   0.248 |    0.366 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.031 |   0.279 |    0.397 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.280 |    0.398 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.034 |   0.314 |    0.432 | 
     | REF_CLK_m__L6_I11/A                      |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.315 |    0.433 | 
     | REF_CLK_m__L6_I11/Y                      |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.026 |   0.341 |    0.459 | 
     | U0_Register_File/registers_reg[11][2]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.341 |    0.459 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[0]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]/SI (^) checked 
with  leading edge of 'CLK3'
Beginpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[2]/Q   (^) triggered 
by  leading edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.598
  Arrival Time                  0.717
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk              |            |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk              | CLKINVX40M | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0       | CLKINVX40M | 0.019 |   0.019 |   -0.100 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0       | CLKINVX32M | 0.001 |   0.019 |   -0.099 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0       | CLKINVX32M | 0.016 |   0.035 |   -0.084 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0       | MX2X8M     | 0.000 |   0.035 |   -0.084 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m            | MX2X8M     | 0.087 |   0.122 |    0.004 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m            | CLKBUFX24M | 0.000 |   0.122 |    0.004 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0     | CLKBUFX24M | 0.053 |   0.176 |    0.057 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0     | CLKBUFX24M | 0.000 |   0.176 |    0.057 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0     | CLKBUFX24M | 0.047 |   0.222 |    0.104 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0     | CLKBUFX24M | 0.000 |   0.222 |    0.104 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0     | CLKBUFX24M | 0.046 |   0.269 |    0.150 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0     | CLKBUFX24M | 0.000 |   0.269 |    0.150 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0     | CLKBUFX24M | 0.047 |   0.316 |    0.198 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0     | CLKBUFX24M | 0.000 |   0.316 |    0.198 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0     | CLKBUFX24M | 0.047 |   0.363 |    0.244 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0     | CLKBUFX40M | 0.000 |   0.363 |    0.244 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0     | CLKBUFX40M | 0.045 |   0.408 |    0.290 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0     | CLKBUFX40M | 0.000 |   0.408 |    0.290 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0     | CLKBUFX40M | 0.044 |   0.452 |    0.334 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0     | CLKBUFX32M | 0.000 |   0.452 |    0.334 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0     | CLKBUFX32M | 0.062 |   0.515 |    0.396 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0     | CLKINVX40M | 0.001 |   0.515 |    0.397 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0     | CLKINVX40M | 0.023 |   0.538 |    0.420 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0     | CLKINVX40M | 0.000 |   0.538 |    0.420 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0    | CLKINVX40M | 0.020 |   0.558 |    0.440 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[2]/ |  ^   | UART_CLK_m__L10_N0    | SDFFRQX2M  | 0.001 |   0.559 |    0.440 | 
     | CK                                                 |      |                       |            |       |         |          | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[2]/ |  ^   | U0_UART_RX/bit_cnt[2] | SDFFRQX2M  | 0.158 |   0.717 |    0.598 | 
     | Q                                                  |      |                       |            |       |         |          | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0] |  ^   | U0_UART_RX/bit_cnt[2] | SDFFRQX2M  | 0.000 |   0.717 |    0.598 | 
     | /SI                                                |      |                       |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.137 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.138 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.153 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.153 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.241 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.241 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.294 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.294 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.341 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.341 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.387 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.387 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.435 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.435 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.481 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.481 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.527 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.527 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.571 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.571 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.633 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.634 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.538 |    0.657 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.538 |    0.657 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.020 |   0.558 |    0.677 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.559 |    0.677 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_SYS_Controller/U0_TX_Controller/TXCont_
Pdata_c_reg[7]/CK 
Endpoint:   U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_reg[7]/SI (^) 
checked with  leading edge of 'CLK3'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_reg[6]/Q  (^) 
triggered by  leading edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.381
  Arrival Time                  0.500
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.019 |   0.019 |   -0.100 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0                                    | CLKINVX32M | 0.001 |   0.019 |   -0.100 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0                                    | CLKINVX32M | 0.016 |   0.035 |   -0.084 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0                                    | MX2X4M     | 0.000 |   0.035 |   -0.084 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.061 |   0.096 |   -0.023 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.096 |   -0.023 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.062 |   0.158 |    0.039 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.158 |    0.039 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.065 |   0.223 |    0.104 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.003 |   0.226 |    0.107 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.024 |   0.250 |    0.131 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.250 |    0.131 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.030 |   0.280 |    0.161 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.281 |    0.162 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.033 |   0.313 |    0.195 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.315 |    0.196 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.026 |   0.341 |    0.222 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_ |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.341 |    0.222 | 
     | reg[6]/CK                                          |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_ |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c[ | SDFFRQX2M  | 0.158 |   0.500 |    0.381 | 
     | reg[6]/Q                                           |      | 6]                                                 |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_ |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c[ | SDFFRQX2M  | 0.000 |   0.500 |    0.381 | 
     | reg[7]/SI                                          |      | 6]                                                 |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk         |            |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.137 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.138 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.154 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.154 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.215 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.215 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.277 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.277 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.342 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.344 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.369 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.369 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.398 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.399 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.033 |   0.313 |    0.432 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.315 |    0.434 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3 | CLKINVX32M | 0.026 |   0.341 |    0.460 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Pdata_c_ |  ^   | REF_CLK_m__L6_N3 | SDFFRQX2M  | 0.000 |   0.341 |    0.460 | 
     | reg[7]/CK                                          |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_
c_reg[2]/CK 
Endpoint:   U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_reg[2]/SI (^) 
checked with  leading edge of 'CLK3'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_reg[1]/Q  (^) 
triggered by  leading edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.380
  Arrival Time                  0.499
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.019 |   0.019 |   -0.100 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0                                    | CLKINVX32M | 0.001 |   0.019 |   -0.100 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0                                    | CLKINVX32M | 0.016 |   0.035 |   -0.084 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0                                    | MX2X4M     | 0.000 |   0.035 |   -0.084 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.061 |   0.096 |   -0.023 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.096 |   -0.023 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.062 |   0.158 |    0.039 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.158 |    0.039 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.065 |   0.223 |    0.104 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.003 |   0.226 |    0.107 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.024 |   0.250 |    0.131 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.250 |    0.131 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.030 |   0.280 |    0.161 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.281 |    0.162 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.033 |   0.313 |    0.194 | 
     | REF_CLK_m__L6_I4/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.315 |    0.196 | 
     | REF_CLK_m__L6_I4/Y                                 |  ^   | REF_CLK_m__L6_N4                                   | CLKINVX32M | 0.026 |   0.341 |    0.222 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | REF_CLK_m__L6_N4                                   | SDFFRQX2M  | 0.000 |   0.341 |    0.222 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c[1 | SDFFRQX2M  | 0.158 |   0.499 |    0.380 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c[1 | SDFFRQX2M  | 0.000 |   0.499 |    0.380 | 
     | eg[2]/SI                                           |      | ]                                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk         |            |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.137 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.138 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.154 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.154 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.215 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.215 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.277 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.277 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.342 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.344 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.369 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.369 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.398 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.400 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.033 |   0.313 |    0.432 | 
     | REF_CLK_m__L6_I4/A                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.315 |    0.433 | 
     | REF_CLK_m__L6_I4/Y                                 |  ^   | REF_CLK_m__L6_N4 | CLKINVX32M | 0.026 |   0.341 |    0.460 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | REF_CLK_m__L6_N4 | SDFFRQX2M  | 0.000 |   0.341 |    0.460 | 
     | eg[2]/CK                                           |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_
c_reg[1]/CK 
Endpoint:   U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_reg[1]/SI (^) 
checked with  leading edge of 'CLK3'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_reg[0]/Q  (^) 
triggered by  leading edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.380
  Arrival Time                  0.500
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.019 |   0.019 |   -0.101 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0                                    | CLKINVX32M | 0.001 |   0.019 |   -0.100 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0                                    | CLKINVX32M | 0.016 |   0.035 |   -0.084 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0                                    | MX2X4M     | 0.000 |   0.035 |   -0.084 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.061 |   0.096 |   -0.023 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.096 |   -0.023 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.062 |   0.158 |    0.039 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.158 |    0.039 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.065 |   0.223 |    0.103 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.003 |   0.226 |    0.106 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.024 |   0.250 |    0.130 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.250 |    0.130 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.030 |   0.280 |    0.160 | 
     | REF_CLK_m__L5_I0/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.281 |    0.161 | 
     | REF_CLK_m__L5_I0/Y                                 |  v   | REF_CLK_m__L5_N0                                   | CLKINVX40M | 0.032 |   0.313 |    0.193 | 
     | REF_CLK_m__L6_I2/A                                 |  v   | REF_CLK_m__L5_N0                                   | CLKINVX32M | 0.001 |   0.314 |    0.195 | 
     | REF_CLK_m__L6_I2/Y                                 |  ^   | REF_CLK_m__L6_N2                                   | CLKINVX32M | 0.026 |   0.341 |    0.221 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | REF_CLK_m__L6_N2                                   | SDFFRQX2M  | 0.000 |   0.341 |    0.222 | 
     | eg[0]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c[0 | SDFFRQX2M  | 0.159 |   0.500 |    0.380 | 
     | eg[0]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c[0 | SDFFRQX2M  | 0.000 |   0.500 |    0.380 | 
     | eg[1]/SI                                           |      | ]                                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk         |            |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.138 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.139 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.154 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.154 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.216 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.216 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.278 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.278 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.342 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.345 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.369 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.369 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.399 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.400 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.033 |   0.313 |    0.433 | 
     | REF_CLK_m__L6_I4/A                                 |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.315 |    0.434 | 
     | REF_CLK_m__L6_I4/Y                                 |  ^   | REF_CLK_m__L6_N4 | CLKINVX32M | 0.026 |   0.341 |    0.460 | 
     | U0_SYS_Controller/U0_TX_Controller/TXCont_Addr_c_r |  ^   | REF_CLK_m__L6_N4 | SDFFRQX2M  | 0.000 |   0.341 |    0.460 | 
     | eg[1]/CK                                           |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_DATA_SYNC/PulseGenFF_reg/CK 
Endpoint:   U0_DATA_SYNC/PulseGenFF_reg/SI (^) checked with  leading edge of 
'CLK3'
Beginpoint: U0_DATA_SYNC/FFSTAGES_reg[1]/Q (^) triggered by  leading edge of 
'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.340
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.379
  Arrival Time                  0.499
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk                 | CLKINVX40M | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0          | CLKINVX40M | 0.019 |   0.019 |   -0.101 | 
     | scan_clk__L2_I0/A               |  v   | scan_clk__L1_N0          | CLKINVX32M | 0.001 |   0.019 |   -0.100 | 
     | scan_clk__L2_I0/Y               |  ^   | scan_clk__L2_N0          | CLKINVX32M | 0.016 |   0.035 |   -0.085 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk__L2_N0          | MX2X4M     | 0.000 |   0.035 |   -0.085 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_CLK_m                | MX2X4M     | 0.061 |   0.096 |   -0.023 | 
     | REF_CLK_m__L1_I0/A              |  ^   | REF_CLK_m                | CLKBUFX20M | 0.000 |   0.096 |   -0.023 | 
     | REF_CLK_m__L1_I0/Y              |  ^   | REF_CLK_m__L1_N0         | CLKBUFX20M | 0.062 |   0.158 |    0.039 | 
     | REF_CLK_m__L2_I1/A              |  ^   | REF_CLK_m__L1_N0         | CLKBUFX40M | 0.000 |   0.158 |    0.039 | 
     | REF_CLK_m__L2_I1/Y              |  ^   | REF_CLK_m__L2_N1         | CLKBUFX40M | 0.065 |   0.223 |    0.103 | 
     | REF_CLK_m__L3_I1/A              |  ^   | REF_CLK_m__L2_N1         | CLKINVX40M | 0.003 |   0.226 |    0.106 | 
     | REF_CLK_m__L3_I1/Y              |  v   | REF_CLK_m__L3_N1         | CLKINVX40M | 0.024 |   0.250 |    0.130 | 
     | REF_CLK_m__L4_I0/A              |  v   | REF_CLK_m__L3_N1         | CLKINVX40M | 0.000 |   0.250 |    0.130 | 
     | REF_CLK_m__L4_I0/Y              |  ^   | REF_CLK_m__L4_N0         | CLKINVX40M | 0.030 |   0.280 |    0.160 | 
     | REF_CLK_m__L5_I0/A              |  ^   | REF_CLK_m__L4_N0         | CLKINVX40M | 0.001 |   0.281 |    0.161 | 
     | REF_CLK_m__L5_I0/Y              |  v   | REF_CLK_m__L5_N0         | CLKINVX40M | 0.032 |   0.313 |    0.193 | 
     | REF_CLK_m__L6_I1/A              |  v   | REF_CLK_m__L5_N0         | CLKINVX32M | 0.002 |   0.314 |    0.195 | 
     | REF_CLK_m__L6_I1/Y              |  ^   | REF_CLK_m__L6_N1         | CLKINVX32M | 0.025 |   0.340 |    0.220 | 
     | U0_DATA_SYNC/FFSTAGES_reg[1]/CK |  ^   | REF_CLK_m__L6_N1         | SDFFRQX2M  | 0.001 |   0.340 |    0.221 | 
     | U0_DATA_SYNC/FFSTAGES_reg[1]/Q  |  ^   | U0_DATA_SYNC/FFSTAGES[1] | SDFFRQX2M  | 0.159 |   0.499 |    0.379 | 
     | U0_DATA_SYNC/PulseGenFF_reg/SI  |  ^   | U0_DATA_SYNC/FFSTAGES[1] | SDFFRQX2M  | 0.000 |   0.499 |    0.379 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk         |            |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.138 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.139 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.154 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.154 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.216 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.216 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.278 | 
     | REF_CLK_m__L2_I1/A             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.278 | 
     | REF_CLK_m__L2_I1/Y             |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.342 | 
     | REF_CLK_m__L3_I1/A             |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.345 | 
     | REF_CLK_m__L3_I1/Y             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.369 | 
     | REF_CLK_m__L4_I0/A             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.369 | 
     | REF_CLK_m__L4_I0/Y             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.399 | 
     | REF_CLK_m__L5_I0/A             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.400 | 
     | REF_CLK_m__L5_I0/Y             |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.432 | 
     | REF_CLK_m__L6_I1/A             |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.002 |   0.314 |    0.434 | 
     | REF_CLK_m__L6_I1/Y             |  ^   | REF_CLK_m__L6_N1 | CLKINVX32M | 0.025 |   0.340 |    0.459 | 
     | U0_DATA_SYNC/PulseGenFF_reg/CK |  ^   | REF_CLK_m__L6_N1 | SDFFRQX2M  | 0.001 |   0.340 |    0.460 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U1_DATA_SYNC/PulseGenFF_reg/CK 
Endpoint:   U1_DATA_SYNC/PulseGenFF_reg/SI (^) checked with  leading edge of 
'CLK3'
Beginpoint: U1_DATA_SYNC/FFSTAGES_reg[1]/Q (^) triggered by  leading edge of 
'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.329
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.368
  Arrival Time                  0.488
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.120 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk                 | CLKINVX40M | 0.000 |   0.000 |   -0.120 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0          | CLKINVX40M | 0.019 |   0.019 |   -0.101 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0          | CLKBUFX20M | 0.001 |   0.019 |   -0.100 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1          | CLKBUFX20M | 0.052 |   0.071 |   -0.049 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1          | CLKBUFX20M | 0.000 |   0.071 |   -0.049 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0          | CLKBUFX20M | 0.065 |   0.137 |    0.017 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0          | CLKINVX40M | 0.002 |   0.139 |    0.019 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0          | CLKINVX40M | 0.019 |   0.157 |    0.037 | 
     | U2_mux2X1/U1/B                  |  ^   | scan_clk__L4_N0          | MX2X4M     | 0.000 |   0.157 |    0.037 | 
     | U2_mux2X1/U1/Y                  |  ^   | UART_TX_CLK_m            | MX2X4M     | 0.062 |   0.220 |    0.100 | 
     | UART_TX_CLK_m__L1_I0/A          |  ^   | UART_TX_CLK_m            | CLKBUFX20M | 0.000 |   0.220 |    0.100 | 
     | UART_TX_CLK_m__L1_I0/Y          |  ^   | UART_TX_CLK_m__L1_N0     | CLKBUFX20M | 0.060 |   0.279 |    0.160 | 
     | UART_TX_CLK_m__L2_I0/A          |  ^   | UART_TX_CLK_m__L1_N0     | CLKINVX40M | 0.000 |   0.279 |    0.160 | 
     | UART_TX_CLK_m__L2_I0/Y          |  v   | UART_TX_CLK_m__L2_N0     | CLKINVX40M | 0.026 |   0.306 |    0.186 | 
     | UART_TX_CLK_m__L3_I1/A          |  v   | UART_TX_CLK_m__L2_N0     | CLKINVX32M | 0.001 |   0.306 |    0.187 | 
     | UART_TX_CLK_m__L3_I1/Y          |  ^   | UART_TX_CLK_m__L3_N1     | CLKINVX32M | 0.022 |   0.329 |    0.209 | 
     | U1_DATA_SYNC/FFSTAGES_reg[1]/CK |  ^   | UART_TX_CLK_m__L3_N1     | SDFFRQX2M  | 0.000 |   0.329 |    0.209 | 
     | U1_DATA_SYNC/FFSTAGES_reg[1]/Q  |  ^   | U1_DATA_SYNC/FFSTAGES[1] | SDFFRQX2M  | 0.159 |   0.488 |    0.368 | 
     | U1_DATA_SYNC/PulseGenFF_reg/SI  |  ^   | U1_DATA_SYNC/FFSTAGES[1] | SDFFRQX2M  | 0.000 |   0.488 |    0.368 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                |      |                      |            |       |  Time   |   Time   | 
     |--------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk             |            |       |   0.000 |    0.120 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.120 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.019 |    0.138 | 
     | scan_clk__L2_I1/A              |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.139 | 
     | scan_clk__L2_I1/Y              |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.191 | 
     | scan_clk__L3_I0/A              |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.191 | 
     | scan_clk__L3_I0/Y              |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.256 | 
     | scan_clk__L4_I0/A              |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.259 | 
     | scan_clk__L4_I0/Y              |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.277 | 
     | U2_mux2X1/U1/B                 |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.277 | 
     | U2_mux2X1/U1/Y                 |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.339 | 
     | UART_TX_CLK_m__L1_I0/A         |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.339 | 
     | UART_TX_CLK_m__L1_I0/Y         |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.399 | 
     | UART_TX_CLK_m__L2_I0/A         |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.399 | 
     | UART_TX_CLK_m__L2_I0/Y         |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.426 | 
     | UART_TX_CLK_m__L3_I0/A         |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.000 |   0.306 |    0.426 | 
     | UART_TX_CLK_m__L3_I0/Y         |  ^   | UART_TX_CLK_m__L3_N0 | CLKINVX32M | 0.022 |   0.328 |    0.448 | 
     | U1_DATA_SYNC/PulseGenFF_reg/CK |  ^   | UART_TX_CLK_m__L3_N0 | SDFFRQX2M  | 0.000 |   0.329 |    0.449 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_Register_File/registers_reg[10][1]/CK 
Endpoint:   U0_Register_File/registers_reg[10][1]/SI (^) checked with  leading 
edge of 'CLK3'
Beginpoint: U0_Register_File/registers_reg[10][0]/Q  (^) triggered by  leading 
edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.340
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.379
  Arrival Time                  0.499
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk                          |            |       |   0.000 |   -0.120 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk                          | CLKINVX40M | 0.000 |   0.000 |   -0.120 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0                   | CLKINVX40M | 0.019 |   0.019 |   -0.101 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0                   | CLKINVX32M | 0.001 |   0.019 |   -0.101 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0                   | CLKINVX32M | 0.016 |   0.035 |   -0.085 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0                   | MX2X4M     | 0.000 |   0.035 |   -0.085 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m                         | MX2X4M     | 0.061 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.062 |   0.158 |    0.038 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.000 |   0.158 |    0.038 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.065 |   0.223 |    0.103 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.226 |    0.106 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.022 |   0.248 |    0.128 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.000 |   0.248 |    0.128 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.031 |   0.279 |    0.159 | 
     | REF_CLK_m__L5_I2/A                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.280 |    0.160 | 
     | REF_CLK_m__L5_I2/Y                       |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.033 |   0.313 |    0.193 | 
     | REF_CLK_m__L6_I6/A                       |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.001 |   0.314 |    0.194 | 
     | REF_CLK_m__L6_I6/Y                       |  ^   | REF_CLK_m__L6_N6                  | CLKINVX32M | 0.025 |   0.339 |    0.219 | 
     | U0_Register_File/registers_reg[10][0]/CK |  ^   | REF_CLK_m__L6_N6                  | SDFFRQX2M  | 0.000 |   0.340 |    0.220 | 
     | U0_Register_File/registers_reg[10][0]/Q  |  ^   | U0_Register_File/registers[10][0] | SDFFRQX2M  | 0.159 |   0.499 |    0.379 | 
     | U0_Register_File/registers_reg[10][1]/SI |  ^   | U0_Register_File/registers[10][0] | SDFFRQX2M  | 0.000 |   0.499 |    0.379 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk          |            |       |   0.000 |    0.120 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk          | CLKINVX40M | 0.000 |   0.000 |    0.120 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0   | CLKINVX40M | 0.019 |   0.019 |    0.138 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0   | CLKINVX32M | 0.001 |   0.019 |    0.139 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0   | CLKINVX32M | 0.016 |   0.035 |    0.155 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0   | MX2X4M     | 0.000 |   0.035 |    0.155 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m         | MX2X4M     | 0.061 |   0.096 |    0.216 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.096 |    0.216 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.062 |   0.158 |    0.278 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.000 |   0.158 |    0.278 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.065 |   0.223 |    0.343 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.226 |    0.346 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.022 |   0.248 |    0.368 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.000 |   0.248 |    0.368 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.031 |   0.279 |    0.399 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.280 |    0.400 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.034 |   0.314 |    0.433 | 
     | REF_CLK_m__L6_I10/A                      |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.315 |    0.435 | 
     | REF_CLK_m__L6_I10/Y                      |  ^   | REF_CLK_m__L6_N10 | CLKINVX32M | 0.025 |   0.339 |    0.459 | 
     | U0_Register_File/registers_reg[10][1]/CK |  ^   | REF_CLK_m__L6_N10 | SDFFRQX2M  | 0.000 |   0.340 |    0.459 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_Register_File/registers_reg[10][2]/CK 
Endpoint:   U0_Register_File/registers_reg[10][2]/SI (^) checked with  leading 
edge of 'CLK3'
Beginpoint: U0_Register_File/registers_reg[10][1]/Q  (^) triggered by  leading 
edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.380
  Arrival Time                  0.500
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk                          |            |       |   0.000 |   -0.120 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk                          | CLKINVX40M | 0.000 |   0.000 |   -0.120 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0                   | CLKINVX40M | 0.019 |   0.019 |   -0.101 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0                   | CLKINVX32M | 0.001 |   0.019 |   -0.101 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0                   | CLKINVX32M | 0.016 |   0.035 |   -0.085 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0                   | MX2X4M     | 0.000 |   0.035 |   -0.085 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m                         | MX2X4M     | 0.061 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.062 |   0.158 |    0.038 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.000 |   0.158 |    0.038 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.065 |   0.223 |    0.103 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.226 |    0.106 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.022 |   0.248 |    0.128 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.000 |   0.248 |    0.128 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.031 |   0.279 |    0.159 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.280 |    0.160 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3                  | CLKINVX40M | 0.034 |   0.314 |    0.194 | 
     | REF_CLK_m__L6_I10/A                      |  v   | REF_CLK_m__L5_N3                  | CLKINVX32M | 0.001 |   0.315 |    0.195 | 
     | REF_CLK_m__L6_I10/Y                      |  ^   | REF_CLK_m__L6_N10                 | CLKINVX32M | 0.025 |   0.339 |    0.219 | 
     | U0_Register_File/registers_reg[10][1]/CK |  ^   | REF_CLK_m__L6_N10                 | SDFFRQX2M  | 0.000 |   0.340 |    0.220 | 
     | U0_Register_File/registers_reg[10][1]/Q  |  ^   | U0_Register_File/registers[10][1] | SDFFRQX2M  | 0.160 |   0.500 |    0.380 | 
     | U0_Register_File/registers_reg[10][2]/SI |  ^   | U0_Register_File/registers[10][1] | SDFFRQX2M  | 0.000 |   0.500 |    0.380 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk          |            |       |   0.000 |    0.120 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk          | CLKINVX40M | 0.000 |   0.000 |    0.120 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0   | CLKINVX40M | 0.019 |   0.019 |    0.138 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0   | CLKINVX32M | 0.001 |   0.019 |    0.139 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0   | CLKINVX32M | 0.016 |   0.035 |    0.155 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0   | MX2X4M     | 0.000 |   0.035 |    0.155 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m         | MX2X4M     | 0.061 |   0.096 |    0.216 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.096 |    0.216 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.062 |   0.158 |    0.278 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.000 |   0.158 |    0.278 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.065 |   0.223 |    0.343 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.226 |    0.346 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.022 |   0.248 |    0.368 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.000 |   0.248 |    0.368 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.031 |   0.279 |    0.399 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.280 |    0.400 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.034 |   0.314 |    0.433 | 
     | REF_CLK_m__L6_I11/A                      |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.315 |    0.435 | 
     | REF_CLK_m__L6_I11/Y                      |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.026 |   0.341 |    0.460 | 
     | U0_Register_File/registers_reg[10][2]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.341 |    0.461 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_Register_File/registers_reg[11][0]/CK 
Endpoint:   U0_Register_File/registers_reg[11][0]/SI (^) checked with  leading 
edge of 'CLK3'
Beginpoint: U0_Register_File/registers_reg[10][7]/Q  (^) triggered by  leading 
edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.340
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.379
  Arrival Time                  0.499
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk                          |            |       |   0.000 |   -0.120 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk                          | CLKINVX40M | 0.000 |   0.000 |   -0.120 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0                   | CLKINVX40M | 0.019 |   0.019 |   -0.102 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0                   | CLKINVX32M | 0.001 |   0.019 |   -0.101 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0                   | CLKINVX32M | 0.016 |   0.035 |   -0.085 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0                   | MX2X4M     | 0.000 |   0.035 |   -0.085 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m                         | MX2X4M     | 0.061 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.062 |   0.158 |    0.038 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.000 |   0.158 |    0.038 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.065 |   0.223 |    0.103 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.226 |    0.106 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.022 |   0.248 |    0.128 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.000 |   0.248 |    0.128 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.031 |   0.279 |    0.159 | 
     | REF_CLK_m__L5_I2/A                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.280 |    0.160 | 
     | REF_CLK_m__L5_I2/Y                       |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.033 |   0.313 |    0.193 | 
     | REF_CLK_m__L6_I6/A                       |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.001 |   0.314 |    0.194 | 
     | REF_CLK_m__L6_I6/Y                       |  ^   | REF_CLK_m__L6_N6                  | CLKINVX32M | 0.025 |   0.339 |    0.219 | 
     | U0_Register_File/registers_reg[10][7]/CK |  ^   | REF_CLK_m__L6_N6                  | SDFFRQX2M  | 0.000 |   0.340 |    0.219 | 
     | U0_Register_File/registers_reg[10][7]/Q  |  ^   | U0_Register_File/registers[10][7] | SDFFRQX2M  | 0.159 |   0.499 |    0.379 | 
     | U0_Register_File/registers_reg[11][0]/SI |  ^   | U0_Register_File/registers[10][7] | SDFFRQX2M  | 0.000 |   0.499 |    0.379 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk         |            |       |   0.000 |    0.120 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.120 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.139 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.139 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.155 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.155 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.216 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.216 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.278 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.278 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.343 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.346 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.022 |   0.248 |    0.368 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.000 |   0.248 |    0.368 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.031 |   0.279 |    0.399 | 
     | REF_CLK_m__L5_I2/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.280 |    0.400 | 
     | REF_CLK_m__L5_I2/Y                       |  v   | REF_CLK_m__L5_N2 | CLKINVX40M | 0.033 |   0.313 |    0.433 | 
     | REF_CLK_m__L6_I6/A                       |  v   | REF_CLK_m__L5_N2 | CLKINVX32M | 0.001 |   0.314 |    0.434 | 
     | REF_CLK_m__L6_I6/Y                       |  ^   | REF_CLK_m__L6_N6 | CLKINVX32M | 0.025 |   0.339 |    0.459 | 
     | U0_Register_File/registers_reg[11][0]/CK |  ^   | REF_CLK_m__L6_N6 | SDFFRQX2M  | 0.000 |   0.340 |    0.460 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_Register_File/registers_reg[8][6]/CK 
Endpoint:   U0_Register_File/registers_reg[8][6]/SI (^) checked with  leading 
edge of 'CLK3'
Beginpoint: U0_Register_File/registers_reg[8][5]/Q  (^) triggered by  leading 
edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.380
  Arrival Time                  0.500
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                |  ^   | scan_clk                         |            |       |   0.000 |   -0.120 | 
     | scan_clk__L1_I0/A                       |  ^   | scan_clk                         | CLKINVX40M | 0.000 |   0.000 |   -0.120 | 
     | scan_clk__L1_I0/Y                       |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.019 |   0.019 |   -0.102 | 
     | scan_clk__L2_I0/A                       |  v   | scan_clk__L1_N0                  | CLKINVX32M | 0.001 |   0.019 |   -0.101 | 
     | scan_clk__L2_I0/Y                       |  ^   | scan_clk__L2_N0                  | CLKINVX32M | 0.016 |   0.035 |   -0.085 | 
     | U0_mux2X1/U1/B                          |  ^   | scan_clk__L2_N0                  | MX2X4M     | 0.000 |   0.035 |   -0.085 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                        | MX2X4M     | 0.061 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                        | CLKBUFX20M | 0.000 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0                 | CLKBUFX20M | 0.062 |   0.158 |    0.038 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0                 | CLKBUFX40M | 0.000 |   0.158 |    0.038 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1                 | CLKBUFX40M | 0.065 |   0.223 |    0.103 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1                 | CLKINVX40M | 0.003 |   0.226 |    0.106 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2                 | CLKINVX40M | 0.022 |   0.248 |    0.128 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2                 | CLKINVX32M | 0.000 |   0.248 |    0.128 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1                 | CLKINVX32M | 0.031 |   0.279 |    0.159 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1                 | CLKINVX40M | 0.001 |   0.280 |    0.160 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3                 | CLKINVX40M | 0.034 |   0.314 |    0.193 | 
     | REF_CLK_m__L6_I11/A                     |  v   | REF_CLK_m__L5_N3                 | CLKINVX32M | 0.001 |   0.315 |    0.195 | 
     | REF_CLK_m__L6_I11/Y                     |  ^   | REF_CLK_m__L6_N11                | CLKINVX32M | 0.026 |   0.341 |    0.220 | 
     | U0_Register_File/registers_reg[8][5]/CK |  ^   | REF_CLK_m__L6_N11                | SDFFRQX2M  | 0.000 |   0.341 |    0.221 | 
     | U0_Register_File/registers_reg[8][5]/Q  |  ^   | U0_Register_File/registers[8][5] | SDFFRQX2M  | 0.160 |   0.500 |    0.380 | 
     | U0_Register_File/registers_reg[8][6]/SI |  ^   | U0_Register_File/registers[8][5] | SDFFRQX2M  | 0.000 |   0.500 |    0.380 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | scan_clk                                |  ^   | scan_clk          |            |       |   0.000 |    0.120 | 
     | scan_clk__L1_I0/A                       |  ^   | scan_clk          | CLKINVX40M | 0.000 |   0.000 |    0.120 | 
     | scan_clk__L1_I0/Y                       |  v   | scan_clk__L1_N0   | CLKINVX40M | 0.019 |   0.019 |    0.139 | 
     | scan_clk__L2_I0/A                       |  v   | scan_clk__L1_N0   | CLKINVX32M | 0.001 |   0.019 |    0.139 | 
     | scan_clk__L2_I0/Y                       |  ^   | scan_clk__L2_N0   | CLKINVX32M | 0.016 |   0.035 |    0.155 | 
     | U0_mux2X1/U1/B                          |  ^   | scan_clk__L2_N0   | MX2X4M     | 0.000 |   0.035 |    0.155 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.061 |   0.096 |    0.216 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.096 |    0.216 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.062 |   0.158 |    0.278 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.000 |   0.158 |    0.278 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.065 |   0.223 |    0.343 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.226 |    0.346 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.022 |   0.248 |    0.368 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.000 |   0.248 |    0.368 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.031 |   0.279 |    0.399 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.280 |    0.400 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.034 |   0.314 |    0.434 | 
     | REF_CLK_m__L6_I11/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.315 |    0.435 | 
     | REF_CLK_m__L6_I11/Y                     |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.026 |   0.341 |    0.461 | 
     | U0_Register_File/registers_reg[8][6]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.341 |    0.461 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_Register_File/registers_reg[14][1]/CK 
Endpoint:   U0_Register_File/registers_reg[14][1]/SI (^) checked with  leading 
edge of 'CLK3'
Beginpoint: U0_Register_File/registers_reg[14][0]/Q  (^) triggered by  leading 
edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.342
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.381
  Arrival Time                  0.502
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk                          |            |       |   0.000 |   -0.120 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk                          | CLKINVX40M | 0.000 |   0.000 |   -0.120 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0                   | CLKINVX40M | 0.019 |   0.019 |   -0.102 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0                   | CLKINVX32M | 0.001 |   0.019 |   -0.101 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0                   | CLKINVX32M | 0.016 |   0.035 |   -0.085 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0                   | MX2X4M     | 0.000 |   0.035 |   -0.085 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m                         | MX2X4M     | 0.061 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.062 |   0.158 |    0.038 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.000 |   0.158 |    0.038 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.065 |   0.223 |    0.102 | 
     | REF_CLK_m__L3_I1/A                       |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.226 |    0.105 | 
     | REF_CLK_m__L3_I1/Y                       |  v   | REF_CLK_m__L3_N1                  | CLKINVX40M | 0.024 |   0.250 |    0.129 | 
     | REF_CLK_m__L4_I0/A                       |  v   | REF_CLK_m__L3_N1                  | CLKINVX40M | 0.000 |   0.250 |    0.129 | 
     | REF_CLK_m__L4_I0/Y                       |  ^   | REF_CLK_m__L4_N0                  | CLKINVX40M | 0.030 |   0.280 |    0.159 | 
     | REF_CLK_m__L5_I1/A                       |  ^   | REF_CLK_m__L4_N0                  | CLKINVX40M | 0.001 |   0.281 |    0.160 | 
     | REF_CLK_m__L5_I1/Y                       |  v   | REF_CLK_m__L5_N1                  | CLKINVX40M | 0.033 |   0.313 |    0.193 | 
     | REF_CLK_m__L6_I5/A                       |  v   | REF_CLK_m__L5_N1                  | CLKINVX32M | 0.001 |   0.315 |    0.194 | 
     | REF_CLK_m__L6_I5/Y                       |  ^   | REF_CLK_m__L6_N5                  | CLKINVX32M | 0.027 |   0.341 |    0.221 | 
     | U0_Register_File/registers_reg[14][0]/CK |  ^   | REF_CLK_m__L6_N5                  | SDFFRQX2M  | 0.001 |   0.342 |    0.222 | 
     | U0_Register_File/registers_reg[14][0]/Q  |  ^   | U0_Register_File/registers[14][0] | SDFFRQX2M  | 0.160 |   0.502 |    0.381 | 
     | U0_Register_File/registers_reg[14][1]/SI |  ^   | U0_Register_File/registers[14][0] | SDFFRQX2M  | 0.000 |   0.502 |    0.381 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk         |            |       |   0.000 |    0.120 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.120 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.139 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.140 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.155 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.155 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.217 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.217 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.279 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.279 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.343 | 
     | REF_CLK_m__L3_I1/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.346 | 
     | REF_CLK_m__L3_I1/Y                       |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.370 | 
     | REF_CLK_m__L4_I0/A                       |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.370 | 
     | REF_CLK_m__L4_I0/Y                       |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.400 | 
     | REF_CLK_m__L5_I1/A                       |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.401 | 
     | REF_CLK_m__L5_I1/Y                       |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.033 |   0.313 |    0.434 | 
     | REF_CLK_m__L6_I5/A                       |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.315 |    0.435 | 
     | REF_CLK_m__L6_I5/Y                       |  ^   | REF_CLK_m__L6_N5 | CLKINVX32M | 0.027 |   0.341 |    0.462 | 
     | U0_Register_File/registers_reg[14][1]/CK |  ^   | REF_CLK_m__L6_N5 | SDFFRQX2M  | 0.001 |   0.342 |    0.462 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_Register_File/registers_reg[14][5]/CK 
Endpoint:   U0_Register_File/registers_reg[14][5]/SI (^) checked with  leading 
edge of 'CLK3'
Beginpoint: U0_Register_File/registers_reg[14][4]/Q  (^) triggered by  leading 
edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.380
  Arrival Time                  0.501
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk                          |            |       |   0.000 |   -0.120 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk                          | CLKINVX40M | 0.000 |   0.000 |   -0.120 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0                   | CLKINVX40M | 0.019 |   0.019 |   -0.102 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0                   | CLKINVX32M | 0.001 |   0.019 |   -0.101 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0                   | CLKINVX32M | 0.016 |   0.035 |   -0.085 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0                   | MX2X4M     | 0.000 |   0.035 |   -0.085 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m                         | MX2X4M     | 0.061 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.062 |   0.158 |    0.038 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.000 |   0.158 |    0.038 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.065 |   0.223 |    0.102 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.226 |    0.105 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.022 |   0.248 |    0.128 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.000 |   0.248 |    0.128 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.031 |   0.279 |    0.159 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.280 |    0.159 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3                  | CLKINVX40M | 0.034 |   0.314 |    0.193 | 
     | REF_CLK_m__L6_I9/A                       |  v   | REF_CLK_m__L5_N3                  | CLKINVX32M | 0.001 |   0.315 |    0.195 | 
     | REF_CLK_m__L6_I9/Y                       |  ^   | REF_CLK_m__L6_N9                  | CLKINVX32M | 0.026 |   0.341 |    0.220 | 
     | U0_Register_File/registers_reg[14][4]/CK |  ^   | REF_CLK_m__L6_N9                  | SDFFRQX2M  | 0.000 |   0.341 |    0.221 | 
     | U0_Register_File/registers_reg[14][4]/Q  |  ^   | U0_Register_File/registers[14][4] | SDFFRQX2M  | 0.160 |   0.501 |    0.380 | 
     | U0_Register_File/registers_reg[14][5]/SI |  ^   | U0_Register_File/registers[14][4] | SDFFRQX2M  | 0.000 |   0.501 |    0.380 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk         |            |       |   0.000 |    0.120 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.120 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.139 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.140 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.155 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.155 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.217 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.217 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.279 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.279 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.343 | 
     | REF_CLK_m__L3_I1/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.346 | 
     | REF_CLK_m__L3_I1/Y                       |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.370 | 
     | REF_CLK_m__L4_I0/A                       |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.370 | 
     | REF_CLK_m__L4_I0/Y                       |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.400 | 
     | REF_CLK_m__L5_I1/A                       |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.401 | 
     | REF_CLK_m__L5_I1/Y                       |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.033 |   0.313 |    0.434 | 
     | REF_CLK_m__L6_I4/A                       |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.315 |    0.435 | 
     | REF_CLK_m__L6_I4/Y                       |  ^   | REF_CLK_m__L6_N4 | CLKINVX32M | 0.026 |   0.341 |    0.461 | 
     | U0_Register_File/registers_reg[14][5]/CK |  ^   | REF_CLK_m__L6_N4 | SDFFRQX2M  | 0.000 |   0.341 |    0.461 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_Register_File/registers_reg[13][5]/CK 
Endpoint:   U0_Register_File/registers_reg[13][5]/SI (^) checked with  leading 
edge of 'CLK3'
Beginpoint: U0_Register_File/registers_reg[13][4]/Q  (^) triggered by  leading 
edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.380
  Arrival Time                  0.501
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk                          |            |       |   0.000 |   -0.120 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk                          | CLKINVX40M | 0.000 |   0.000 |   -0.120 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0                   | CLKINVX40M | 0.019 |   0.019 |   -0.102 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0                   | CLKINVX32M | 0.001 |   0.019 |   -0.101 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0                   | CLKINVX32M | 0.016 |   0.035 |   -0.086 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0                   | MX2X4M     | 0.000 |   0.035 |   -0.086 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m                         | MX2X4M     | 0.061 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.062 |   0.158 |    0.038 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.000 |   0.158 |    0.038 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.065 |   0.223 |    0.102 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.226 |    0.105 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.022 |   0.248 |    0.127 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.000 |   0.248 |    0.127 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.031 |   0.279 |    0.159 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.280 |    0.159 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3                  | CLKINVX40M | 0.034 |   0.314 |    0.193 | 
     | REF_CLK_m__L6_I9/A                       |  v   | REF_CLK_m__L5_N3                  | CLKINVX32M | 0.001 |   0.315 |    0.194 | 
     | REF_CLK_m__L6_I9/Y                       |  ^   | REF_CLK_m__L6_N9                  | CLKINVX32M | 0.026 |   0.341 |    0.220 | 
     | U0_Register_File/registers_reg[13][4]/CK |  ^   | REF_CLK_m__L6_N9                  | SDFFRQX2M  | 0.000 |   0.341 |    0.221 | 
     | U0_Register_File/registers_reg[13][4]/Q  |  ^   | U0_Register_File/registers[13][4] | SDFFRQX2M  | 0.160 |   0.501 |    0.380 | 
     | U0_Register_File/registers_reg[13][5]/SI |  ^   | U0_Register_File/registers[13][4] | SDFFRQX2M  | 0.000 |   0.501 |    0.380 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk         |            |       |   0.000 |    0.120 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.120 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.139 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.140 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.155 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.155 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.217 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.217 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.279 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.279 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.343 | 
     | REF_CLK_m__L3_I1/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.346 | 
     | REF_CLK_m__L3_I1/Y                       |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.370 | 
     | REF_CLK_m__L4_I0/A                       |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.370 | 
     | REF_CLK_m__L4_I0/Y                       |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.400 | 
     | REF_CLK_m__L5_I1/A                       |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.401 | 
     | REF_CLK_m__L5_I1/Y                       |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.033 |   0.313 |    0.434 | 
     | REF_CLK_m__L6_I4/A                       |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.315 |    0.435 | 
     | REF_CLK_m__L6_I4/Y                       |  ^   | REF_CLK_m__L6_N4 | CLKINVX32M | 0.026 |   0.341 |    0.461 | 
     | U0_Register_File/registers_reg[13][5]/CK |  ^   | REF_CLK_m__L6_N4 | SDFFRQX2M  | 0.000 |   0.341 |    0.461 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_Register_File/registers_reg[10][6]/CK 
Endpoint:   U0_Register_File/registers_reg[10][6]/SI (^) checked with  leading 
edge of 'CLK3'
Beginpoint: U0_Register_File/registers_reg[10][5]/Q  (^) triggered by  leading 
edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.380
  Arrival Time                  0.501
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk                          |            |       |   0.000 |   -0.120 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk                          | CLKINVX40M | 0.000 |   0.000 |   -0.120 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0                   | CLKINVX40M | 0.019 |   0.019 |   -0.102 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0                   | CLKINVX32M | 0.001 |   0.019 |   -0.101 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0                   | CLKINVX32M | 0.016 |   0.035 |   -0.086 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0                   | MX2X4M     | 0.000 |   0.035 |   -0.086 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m                         | MX2X4M     | 0.061 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.062 |   0.158 |    0.038 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.000 |   0.158 |    0.038 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.065 |   0.223 |    0.102 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.226 |    0.105 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.022 |   0.248 |    0.127 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.000 |   0.248 |    0.127 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.031 |   0.279 |    0.159 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.280 |    0.159 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3                  | CLKINVX40M | 0.034 |   0.314 |    0.193 | 
     | REF_CLK_m__L6_I11/A                      |  v   | REF_CLK_m__L5_N3                  | CLKINVX32M | 0.001 |   0.315 |    0.194 | 
     | REF_CLK_m__L6_I11/Y                      |  ^   | REF_CLK_m__L6_N11                 | CLKINVX32M | 0.026 |   0.341 |    0.220 | 
     | U0_Register_File/registers_reg[10][5]/CK |  ^   | REF_CLK_m__L6_N11                 | SDFFRQX2M  | 0.000 |   0.341 |    0.220 | 
     | U0_Register_File/registers_reg[10][5]/Q  |  ^   | U0_Register_File/registers[10][5] | SDFFRQX2M  | 0.160 |   0.501 |    0.380 | 
     | U0_Register_File/registers_reg[10][6]/SI |  ^   | U0_Register_File/registers[10][5] | SDFFRQX2M  | 0.000 |   0.501 |    0.380 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk         |            |       |   0.000 |    0.120 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.120 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.139 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.140 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.155 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.155 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.217 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.217 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.279 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.279 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.343 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.346 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.022 |   0.248 |    0.368 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.000 |   0.248 |    0.368 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.031 |   0.279 |    0.400 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.280 |    0.400 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3 | CLKINVX40M | 0.034 |   0.314 |    0.434 | 
     | REF_CLK_m__L6_I9/A                       |  v   | REF_CLK_m__L5_N3 | CLKINVX32M | 0.001 |   0.315 |    0.435 | 
     | REF_CLK_m__L6_I9/Y                       |  ^   | REF_CLK_m__L6_N9 | CLKINVX32M | 0.026 |   0.341 |    0.461 | 
     | U0_Register_File/registers_reg[10][6]/CK |  ^   | REF_CLK_m__L6_N9 | SDFFRQX2M  | 0.000 |   0.341 |    0.461 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_Register_File/registers_reg[11][1]/CK 
Endpoint:   U0_Register_File/registers_reg[11][1]/SI (^) checked with  leading 
edge of 'CLK3'
Beginpoint: U0_Register_File/registers_reg[11][0]/Q  (^) triggered by  leading 
edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.340
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.379
  Arrival Time                  0.499
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk                          |            |       |   0.000 |   -0.121 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk                          | CLKINVX40M | 0.000 |   0.000 |   -0.121 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0                   | CLKINVX40M | 0.019 |   0.019 |   -0.102 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0                   | CLKINVX32M | 0.001 |   0.019 |   -0.101 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0                   | CLKINVX32M | 0.016 |   0.035 |   -0.086 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0                   | MX2X4M     | 0.000 |   0.035 |   -0.086 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m                         | MX2X4M     | 0.061 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.062 |   0.158 |    0.038 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.000 |   0.158 |    0.038 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.065 |   0.223 |    0.102 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.226 |    0.105 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.022 |   0.248 |    0.127 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.000 |   0.248 |    0.127 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.031 |   0.279 |    0.158 | 
     | REF_CLK_m__L5_I2/A                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.280 |    0.159 | 
     | REF_CLK_m__L5_I2/Y                       |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.033 |   0.313 |    0.192 | 
     | REF_CLK_m__L6_I6/A                       |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.001 |   0.314 |    0.194 | 
     | REF_CLK_m__L6_I6/Y                       |  ^   | REF_CLK_m__L6_N6                  | CLKINVX32M | 0.025 |   0.339 |    0.219 | 
     | U0_Register_File/registers_reg[11][0]/CK |  ^   | REF_CLK_m__L6_N6                  | SDFFRQX2M  | 0.000 |   0.340 |    0.219 | 
     | U0_Register_File/registers_reg[11][0]/Q  |  ^   | U0_Register_File/registers[11][0] | SDFFRQX2M  | 0.160 |   0.499 |    0.379 | 
     | U0_Register_File/registers_reg[11][1]/SI |  ^   | U0_Register_File/registers[11][0] | SDFFRQX2M  | 0.000 |   0.499 |    0.379 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk          |            |       |   0.000 |    0.121 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk          | CLKINVX40M | 0.000 |   0.000 |    0.121 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0   | CLKINVX40M | 0.019 |   0.019 |    0.139 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0   | CLKINVX32M | 0.001 |   0.019 |    0.140 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0   | CLKINVX32M | 0.016 |   0.035 |    0.156 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0   | MX2X4M     | 0.000 |   0.035 |    0.156 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m         | MX2X4M     | 0.061 |   0.096 |    0.217 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.096 |    0.217 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.062 |   0.158 |    0.279 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.000 |   0.158 |    0.279 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.065 |   0.223 |    0.343 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.226 |    0.346 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.022 |   0.248 |    0.369 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.000 |   0.248 |    0.369 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.031 |   0.279 |    0.400 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.280 |    0.400 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.034 |   0.314 |    0.434 | 
     | REF_CLK_m__L6_I10/A                      |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.315 |    0.435 | 
     | REF_CLK_m__L6_I10/Y                      |  ^   | REF_CLK_m__L6_N10 | CLKINVX32M | 0.025 |   0.339 |    0.460 | 
     | U0_Register_File/registers_reg[11][1]/CK |  ^   | REF_CLK_m__L6_N10 | SDFFRQX2M  | 0.000 |   0.340 |    0.460 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_Register_File/registers_reg[11][5]/CK 
Endpoint:   U0_Register_File/registers_reg[11][5]/SI (^) checked with  leading 
edge of 'CLK3'
Beginpoint: U0_Register_File/registers_reg[11][4]/Q  (^) triggered by  leading 
edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.380
  Arrival Time                  0.501
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk                          |            |       |   0.000 |   -0.121 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk                          | CLKINVX40M | 0.000 |   0.000 |   -0.121 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0                   | CLKINVX40M | 0.019 |   0.019 |   -0.102 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0                   | CLKINVX32M | 0.001 |   0.019 |   -0.101 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0                   | CLKINVX32M | 0.016 |   0.035 |   -0.086 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0                   | MX2X4M     | 0.000 |   0.035 |   -0.086 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m                         | MX2X4M     | 0.061 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.096 |   -0.024 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.062 |   0.158 |    0.037 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.000 |   0.158 |    0.037 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.065 |   0.223 |    0.102 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.226 |    0.105 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.022 |   0.248 |    0.127 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.000 |   0.248 |    0.127 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.031 |   0.279 |    0.158 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.280 |    0.159 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3                  | CLKINVX40M | 0.034 |   0.314 |    0.193 | 
     | REF_CLK_m__L6_I11/A                      |  v   | REF_CLK_m__L5_N3                  | CLKINVX32M | 0.001 |   0.315 |    0.194 | 
     | REF_CLK_m__L6_I11/Y                      |  ^   | REF_CLK_m__L6_N11                 | CLKINVX32M | 0.026 |   0.341 |    0.220 | 
     | U0_Register_File/registers_reg[11][4]/CK |  ^   | REF_CLK_m__L6_N11                 | SDFFRQX2M  | 0.000 |   0.341 |    0.220 | 
     | U0_Register_File/registers_reg[11][4]/Q  |  ^   | U0_Register_File/registers[11][4] | SDFFRQX2M  | 0.160 |   0.501 |    0.380 | 
     | U0_Register_File/registers_reg[11][5]/SI |  ^   | U0_Register_File/registers[11][4] | SDFFRQX2M  | 0.000 |   0.501 |    0.380 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk         |            |       |   0.000 |    0.121 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.121 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.139 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.140 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.156 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.156 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.217 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.217 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.279 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.279 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.344 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.346 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.022 |   0.248 |    0.369 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.000 |   0.248 |    0.369 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.031 |   0.279 |    0.400 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.280 |    0.401 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3 | CLKINVX40M | 0.034 |   0.314 |    0.434 | 
     | REF_CLK_m__L6_I9/A                       |  v   | REF_CLK_m__L5_N3 | CLKINVX32M | 0.001 |   0.315 |    0.436 | 
     | REF_CLK_m__L6_I9/Y                       |  ^   | REF_CLK_m__L6_N9 | CLKINVX32M | 0.026 |   0.341 |    0.461 | 
     | U0_Register_File/registers_reg[11][5]/CK |  ^   | REF_CLK_m__L6_N9 | SDFFRQX2M  | 0.000 |   0.341 |    0.462 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_Register_File/registers_reg[7][3]/CK 
Endpoint:   U0_Register_File/registers_reg[7][3]/SI (^) checked with  leading 
edge of 'CLK3'
Beginpoint: U0_Register_File/registers_reg[7][2]/Q  (^) triggered by  leading 
edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.340
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.379
  Arrival Time                  0.500
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                |  ^   | scan_clk                         |            |       |   0.000 |   -0.121 | 
     | scan_clk__L1_I0/A                       |  ^   | scan_clk                         | CLKINVX40M | 0.000 |   0.000 |   -0.121 | 
     | scan_clk__L1_I0/Y                       |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.019 |   0.019 |   -0.103 | 
     | scan_clk__L2_I0/A                       |  v   | scan_clk__L1_N0                  | CLKINVX32M | 0.001 |   0.019 |   -0.102 | 
     | scan_clk__L2_I0/Y                       |  ^   | scan_clk__L2_N0                  | CLKINVX32M | 0.016 |   0.035 |   -0.086 | 
     | U0_mux2X1/U1/B                          |  ^   | scan_clk__L2_N0                  | MX2X4M     | 0.000 |   0.035 |   -0.086 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                        | MX2X4M     | 0.061 |   0.096 |   -0.025 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                        | CLKBUFX20M | 0.000 |   0.096 |   -0.025 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0                 | CLKBUFX20M | 0.062 |   0.158 |    0.037 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0                 | CLKBUFX40M | 0.000 |   0.158 |    0.037 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1                 | CLKBUFX40M | 0.065 |   0.223 |    0.101 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1                 | CLKINVX40M | 0.003 |   0.226 |    0.104 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2                 | CLKINVX40M | 0.022 |   0.248 |    0.127 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2                 | CLKINVX32M | 0.000 |   0.248 |    0.127 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1                 | CLKINVX32M | 0.031 |   0.279 |    0.158 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1                 | CLKINVX40M | 0.001 |   0.280 |    0.159 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2                 | CLKINVX40M | 0.033 |   0.313 |    0.192 | 
     | REF_CLK_m__L6_I8/A                      |  v   | REF_CLK_m__L5_N2                 | CLKINVX32M | 0.001 |   0.314 |    0.193 | 
     | REF_CLK_m__L6_I8/Y                      |  ^   | REF_CLK_m__L6_N8                 | CLKINVX32M | 0.025 |   0.339 |    0.218 | 
     | U0_Register_File/registers_reg[7][2]/CK |  ^   | REF_CLK_m__L6_N8                 | SDFFRQX2M  | 0.000 |   0.340 |    0.218 | 
     | U0_Register_File/registers_reg[7][2]/Q  |  ^   | U0_Register_File/registers[7][2] | SDFFRQX2M  | 0.161 |   0.500 |    0.379 | 
     | U0_Register_File/registers_reg[7][3]/SI |  ^   | U0_Register_File/registers[7][2] | SDFFRQX2M  | 0.000 |   0.500 |    0.379 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                |  ^   | scan_clk         |            |       |   0.000 |    0.121 | 
     | scan_clk__L1_I0/A                       |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.121 | 
     | scan_clk__L1_I0/Y                       |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.140 | 
     | scan_clk__L2_I0/A                       |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.141 | 
     | scan_clk__L2_I0/Y                       |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.156 | 
     | U0_mux2X1/U1/B                          |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.156 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.218 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.218 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.280 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.280 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.344 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.347 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.022 |   0.248 |    0.369 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.000 |   0.248 |    0.369 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.031 |   0.279 |    0.400 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.280 |    0.401 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2 | CLKINVX40M | 0.033 |   0.313 |    0.434 | 
     | REF_CLK_m__L6_I8/A                      |  v   | REF_CLK_m__L5_N2 | CLKINVX32M | 0.001 |   0.314 |    0.435 | 
     | REF_CLK_m__L6_I8/Y                      |  ^   | REF_CLK_m__L6_N8 | CLKINVX32M | 0.025 |   0.339 |    0.461 | 
     | U0_Register_File/registers_reg[7][3]/CK |  ^   | REF_CLK_m__L6_N8 | SDFFRQX2M  | 0.000 |   0.340 |    0.461 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_Register_File/registers_reg[7][7]/CK 
Endpoint:   U0_Register_File/registers_reg[7][7]/SI (^) checked with  leading 
edge of 'CLK3'
Beginpoint: U0_Register_File/registers_reg[7][6]/Q  (^) triggered by  leading 
edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.340
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.379
  Arrival Time                  0.500
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                |  ^   | scan_clk                         |            |       |   0.000 |   -0.121 | 
     | scan_clk__L1_I0/A                       |  ^   | scan_clk                         | CLKINVX40M | 0.000 |   0.000 |   -0.121 | 
     | scan_clk__L1_I0/Y                       |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.019 |   0.019 |   -0.103 | 
     | scan_clk__L2_I0/A                       |  v   | scan_clk__L1_N0                  | CLKINVX32M | 0.001 |   0.019 |   -0.102 | 
     | scan_clk__L2_I0/Y                       |  ^   | scan_clk__L2_N0                  | CLKINVX32M | 0.016 |   0.035 |   -0.086 | 
     | U0_mux2X1/U1/B                          |  ^   | scan_clk__L2_N0                  | MX2X4M     | 0.000 |   0.035 |   -0.086 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                        | MX2X4M     | 0.061 |   0.096 |   -0.025 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                        | CLKBUFX20M | 0.000 |   0.096 |   -0.025 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0                 | CLKBUFX20M | 0.062 |   0.158 |    0.037 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0                 | CLKBUFX40M | 0.000 |   0.158 |    0.037 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1                 | CLKBUFX40M | 0.065 |   0.223 |    0.101 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1                 | CLKINVX40M | 0.003 |   0.226 |    0.104 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2                 | CLKINVX40M | 0.022 |   0.248 |    0.127 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2                 | CLKINVX32M | 0.000 |   0.248 |    0.127 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1                 | CLKINVX32M | 0.031 |   0.279 |    0.158 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1                 | CLKINVX40M | 0.001 |   0.280 |    0.158 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3                 | CLKINVX40M | 0.034 |   0.314 |    0.192 | 
     | REF_CLK_m__L6_I10/A                     |  v   | REF_CLK_m__L5_N3                 | CLKINVX32M | 0.001 |   0.315 |    0.193 | 
     | REF_CLK_m__L6_I10/Y                     |  ^   | REF_CLK_m__L6_N10                | CLKINVX32M | 0.025 |   0.339 |    0.218 | 
     | U0_Register_File/registers_reg[7][6]/CK |  ^   | REF_CLK_m__L6_N10                | SDFFRQX2M  | 0.000 |   0.340 |    0.218 | 
     | U0_Register_File/registers_reg[7][6]/Q  |  ^   | U0_Register_File/registers[7][6] | SDFFRQX2M  | 0.161 |   0.500 |    0.379 | 
     | U0_Register_File/registers_reg[7][7]/SI |  ^   | U0_Register_File/registers[7][6] | SDFFRQX2M  | 0.000 |   0.500 |    0.379 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | scan_clk                                |  ^   | scan_clk          |            |       |   0.000 |    0.121 | 
     | scan_clk__L1_I0/A                       |  ^   | scan_clk          | CLKINVX40M | 0.000 |   0.000 |    0.121 | 
     | scan_clk__L1_I0/Y                       |  v   | scan_clk__L1_N0   | CLKINVX40M | 0.019 |   0.019 |    0.140 | 
     | scan_clk__L2_I0/A                       |  v   | scan_clk__L1_N0   | CLKINVX32M | 0.001 |   0.019 |    0.141 | 
     | scan_clk__L2_I0/Y                       |  ^   | scan_clk__L2_N0   | CLKINVX32M | 0.016 |   0.035 |    0.156 | 
     | U0_mux2X1/U1/B                          |  ^   | scan_clk__L2_N0   | MX2X4M     | 0.000 |   0.035 |    0.156 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.061 |   0.096 |    0.218 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.096 |    0.218 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.062 |   0.158 |    0.280 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.000 |   0.158 |    0.280 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.065 |   0.223 |    0.344 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.226 |    0.347 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.022 |   0.248 |    0.369 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.000 |   0.248 |    0.369 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.031 |   0.279 |    0.400 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.280 |    0.401 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.034 |   0.314 |    0.435 | 
     | REF_CLK_m__L6_I10/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.315 |    0.436 | 
     | REF_CLK_m__L6_I10/Y                     |  ^   | REF_CLK_m__L6_N10 | CLKINVX32M | 0.025 |   0.339 |    0.461 | 
     | U0_Register_File/registers_reg[7][7]/CK |  ^   | REF_CLK_m__L6_N10 | SDFFRQX2M  | 0.000 |   0.340 |    0.461 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_
reg[4]/CK 
Endpoint:   U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[4]/SI (^) 
checked with  leading edge of 'CLK3'
Beginpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[3]/Q  (^) 
triggered by  leading edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.329
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.368
  Arrival Time                  0.489
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                        |            |       |   0.000 |   -0.121 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                        | CLKINVX40M | 0.000 |   0.000 |   -0.121 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                 | CLKINVX40M | 0.019 |   0.019 |   -0.103 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                 | CLKBUFX20M | 0.001 |   0.019 |   -0.102 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                 | CLKBUFX20M | 0.052 |   0.071 |   -0.050 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                 | CLKBUFX20M | 0.000 |   0.071 |   -0.050 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                 | CLKBUFX20M | 0.065 |   0.137 |    0.015 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                 | CLKINVX40M | 0.002 |   0.139 |    0.017 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                 | CLKINVX40M | 0.019 |   0.157 |    0.036 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk__L4_N0                 | MX2X4M     | 0.000 |   0.157 |    0.036 | 
     | U2_mux2X1/U1/Y                                     |  ^   | UART_TX_CLK_m                   | MX2X4M     | 0.062 |   0.220 |    0.098 | 
     | UART_TX_CLK_m__L1_I0/A                             |  ^   | UART_TX_CLK_m                   | CLKBUFX20M | 0.000 |   0.220 |    0.098 | 
     | UART_TX_CLK_m__L1_I0/Y                             |  ^   | UART_TX_CLK_m__L1_N0            | CLKBUFX20M | 0.060 |   0.279 |    0.158 | 
     | UART_TX_CLK_m__L2_I0/A                             |  ^   | UART_TX_CLK_m__L1_N0            | CLKINVX40M | 0.000 |   0.279 |    0.158 | 
     | UART_TX_CLK_m__L2_I0/Y                             |  v   | UART_TX_CLK_m__L2_N0            | CLKINVX40M | 0.026 |   0.306 |    0.184 | 
     | UART_TX_CLK_m__L3_I0/A                             |  v   | UART_TX_CLK_m__L2_N0            | CLKINVX32M | 0.000 |   0.306 |    0.185 | 
     | UART_TX_CLK_m__L3_I0/Y                             |  ^   | UART_TX_CLK_m__L3_N0            | CLKINVX32M | 0.022 |   0.328 |    0.207 | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg |  ^   | UART_TX_CLK_m__L3_N0            | SDFFRQX2M  | 0.000 |   0.329 |    0.207 | 
     | [3]/CK                                             |      |                                 |            |       |         |          | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg |  ^   | U0_Uart_TX_Top/Parallel_Data[3] | SDFFRQX2M  | 0.161 |   0.489 |    0.368 | 
     | [3]/Q                                              |      |                                 |            |       |         |          | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg |  ^   | U0_Uart_TX_Top/Parallel_Data[3] | SDFFRQX2M  | 0.000 |   0.489 |    0.368 | 
     | [4]/SI                                             |      |                                 |            |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk             |            |       |   0.000 |    0.121 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.121 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.019 |    0.140 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.141 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.193 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.193 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.258 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.260 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.279 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.279 | 
     | U2_mux2X1/U1/Y                                     |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.341 | 
     | UART_TX_CLK_m__L1_I0/A                             |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.341 | 
     | UART_TX_CLK_m__L1_I0/Y                             |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.401 | 
     | UART_TX_CLK_m__L2_I0/A                             |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.401 | 
     | UART_TX_CLK_m__L2_I0/Y                             |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.427 | 
     | UART_TX_CLK_m__L3_I0/A                             |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.000 |   0.306 |    0.428 | 
     | UART_TX_CLK_m__L3_I0/Y                             |  ^   | UART_TX_CLK_m__L3_N0 | CLKINVX32M | 0.022 |   0.328 |    0.450 | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg |  ^   | UART_TX_CLK_m__L3_N0 | SDFFRQX2M  | 0.000 |   0.329 |    0.450 | 
     | [4]/CK                                             |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_SYS_Controller/U0_RX_Controller/command_
reg[5]/CK 
Endpoint:   U0_SYS_Controller/U0_RX_Controller/command_reg[5]/SI (^) checked 
with  leading edge of 'CLK3'
Beginpoint: U0_SYS_Controller/U0_RX_Controller/command_reg[4]/Q  (^) triggered 
by  leading edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.382
  Arrival Time                  0.503
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                |            |       |   0.000 |   -0.122 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                | CLKINVX40M | 0.000 |   0.000 |   -0.122 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                         | CLKINVX40M | 0.019 |   0.019 |   -0.103 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0                         | CLKINVX32M | 0.001 |   0.019 |   -0.102 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0                         | CLKINVX32M | 0.016 |   0.035 |   -0.087 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0                         | MX2X4M     | 0.000 |   0.035 |   -0.087 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                               | MX2X4M     | 0.061 |   0.096 |   -0.025 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                               | CLKBUFX20M | 0.000 |   0.096 |   -0.025 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                        | CLKBUFX20M | 0.062 |   0.158 |    0.037 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                        | CLKBUFX40M | 0.000 |   0.158 |    0.037 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                        | CLKBUFX40M | 0.065 |   0.223 |    0.101 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                        | CLKINVX40M | 0.003 |   0.226 |    0.104 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                        | CLKINVX40M | 0.024 |   0.250 |    0.128 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                        | CLKINVX40M | 0.000 |   0.250 |    0.128 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                        | CLKINVX40M | 0.030 |   0.280 |    0.158 | 
     | REF_CLK_m__L5_I0/A                                 |  ^   | REF_CLK_m__L4_N0                        | CLKINVX40M | 0.001 |   0.281 |    0.159 | 
     | REF_CLK_m__L5_I0/Y                                 |  v   | REF_CLK_m__L5_N0                        | CLKINVX40M | 0.032 |   0.313 |    0.191 | 
     | REF_CLK_m__L6_I2/A                                 |  v   | REF_CLK_m__L5_N0                        | CLKINVX32M | 0.001 |   0.314 |    0.193 | 
     | REF_CLK_m__L6_I2/Y                                 |  ^   | REF_CLK_m__L6_N2                        | CLKINVX32M | 0.026 |   0.341 |    0.219 | 
     | U0_SYS_Controller/U0_RX_Controller/command_reg[4]/ |  ^   | REF_CLK_m__L6_N2                        | SDFFRX1M   | 0.001 |   0.341 |    0.220 | 
     | CK                                                 |      |                                         |            |       |         |          | 
     | U0_SYS_Controller/U0_RX_Controller/command_reg[4]/ |  ^   | U0_SYS_Controller/U0_RX_Controller/n100 | SDFFRX1M   | 0.162 |   0.503 |    0.382 | 
     | Q                                                  |      |                                         |            |       |         |          | 
     | U0_SYS_Controller/U0_RX_Controller/command_reg[5]/ |  ^   | U0_SYS_Controller/U0_RX_Controller/n100 | SDFFRQX2M  | 0.000 |   0.503 |    0.382 | 
     | SI                                                 |      |                                         |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk         |            |       |   0.000 |    0.122 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.122 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.140 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.141 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.156 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.156 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.218 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.218 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.280 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.280 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.344 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.347 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.371 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.371 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.401 | 
     | REF_CLK_m__L5_I0/A                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.402 | 
     | REF_CLK_m__L5_I0/Y                                 |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.434 | 
     | REF_CLK_m__L6_I2/A                                 |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.314 |    0.436 | 
     | REF_CLK_m__L6_I2/Y                                 |  ^   | REF_CLK_m__L6_N2 | CLKINVX32M | 0.026 |   0.341 |    0.462 | 
     | U0_SYS_Controller/U0_RX_Controller/command_reg[5]/ |  ^   | REF_CLK_m__L6_N2 | SDFFRQX2M  | 0.001 |   0.341 |    0.463 | 
     | CK                                                 |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_Register_File/registers_reg[12][5]/CK 
Endpoint:   U0_Register_File/registers_reg[12][5]/SI (^) checked with  leading 
edge of 'CLK3'
Beginpoint: U0_Register_File/registers_reg[12][4]/Q  (^) triggered by  leading 
edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.341
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.380
  Arrival Time                  0.502
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk                          |            |       |   0.000 |   -0.122 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk                          | CLKINVX40M | 0.000 |   0.000 |   -0.122 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0                   | CLKINVX40M | 0.019 |   0.019 |   -0.103 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0                   | CLKINVX32M | 0.001 |   0.019 |   -0.102 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0                   | CLKINVX32M | 0.016 |   0.035 |   -0.087 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0                   | MX2X4M     | 0.000 |   0.035 |   -0.087 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m                         | MX2X4M     | 0.061 |   0.096 |   -0.025 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.096 |   -0.025 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.062 |   0.158 |    0.037 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.000 |   0.158 |    0.037 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.065 |   0.223 |    0.101 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.226 |    0.104 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.022 |   0.248 |    0.126 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.000 |   0.248 |    0.126 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.031 |   0.279 |    0.157 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.280 |    0.158 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3                  | CLKINVX40M | 0.034 |   0.314 |    0.192 | 
     | REF_CLK_m__L6_I9/A                       |  v   | REF_CLK_m__L5_N3                  | CLKINVX32M | 0.001 |   0.315 |    0.193 | 
     | REF_CLK_m__L6_I9/Y                       |  ^   | REF_CLK_m__L6_N9                  | CLKINVX32M | 0.026 |   0.341 |    0.219 | 
     | U0_Register_File/registers_reg[12][4]/CK |  ^   | REF_CLK_m__L6_N9                  | SDFFRQX2M  | 0.000 |   0.341 |    0.219 | 
     | U0_Register_File/registers_reg[12][4]/Q  |  ^   | U0_Register_File/registers[12][4] | SDFFRQX2M  | 0.161 |   0.502 |    0.380 | 
     | U0_Register_File/registers_reg[12][5]/SI |  ^   | U0_Register_File/registers[12][4] | SDFFRQX2M  | 0.000 |   0.502 |    0.380 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk         |            |       |   0.000 |    0.122 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.122 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.140 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.141 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.157 | 
     | U0_mux2X1/U1/B                           |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.157 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.218 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.218 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.280 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.280 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.344 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.347 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.022 |   0.248 |    0.370 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.000 |   0.248 |    0.370 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.031 |   0.279 |    0.401 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.280 |    0.401 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3 | CLKINVX40M | 0.034 |   0.314 |    0.435 | 
     | REF_CLK_m__L6_I9/A                       |  v   | REF_CLK_m__L5_N3 | CLKINVX32M | 0.001 |   0.315 |    0.437 | 
     | REF_CLK_m__L6_I9/Y                       |  ^   | REF_CLK_m__L6_N9 | CLKINVX32M | 0.026 |   0.341 |    0.462 | 
     | U0_Register_File/registers_reg[12][5]/CK |  ^   | REF_CLK_m__L6_N9 | SDFFRQX2M  | 0.000 |   0.341 |    0.463 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_Register_File/registers_reg[6][1]/CK 
Endpoint:   U0_Register_File/registers_reg[6][1]/SI (^) checked with  leading 
edge of 'CLK3'
Beginpoint: U0_Register_File/registers_reg[6][0]/Q  (^) triggered by  leading 
edge of 'CLK3'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.340
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.379
  Arrival Time                  0.500
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                |  ^   | scan_clk                         |            |       |   0.000 |   -0.122 | 
     | scan_clk__L1_I0/A                       |  ^   | scan_clk                         | CLKINVX40M | 0.000 |   0.000 |   -0.122 | 
     | scan_clk__L1_I0/Y                       |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.019 |   0.019 |   -0.103 | 
     | scan_clk__L2_I0/A                       |  v   | scan_clk__L1_N0                  | CLKINVX32M | 0.001 |   0.019 |   -0.103 | 
     | scan_clk__L2_I0/Y                       |  ^   | scan_clk__L2_N0                  | CLKINVX32M | 0.016 |   0.035 |   -0.087 | 
     | U0_mux2X1/U1/B                          |  ^   | scan_clk__L2_N0                  | MX2X4M     | 0.000 |   0.035 |   -0.087 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                        | MX2X4M     | 0.061 |   0.096 |   -0.026 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                        | CLKBUFX20M | 0.000 |   0.096 |   -0.026 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0                 | CLKBUFX20M | 0.062 |   0.158 |    0.036 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0                 | CLKBUFX40M | 0.000 |   0.158 |    0.036 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1                 | CLKBUFX40M | 0.065 |   0.223 |    0.101 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1                 | CLKINVX40M | 0.003 |   0.226 |    0.104 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2                 | CLKINVX40M | 0.022 |   0.248 |    0.126 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2                 | CLKINVX32M | 0.000 |   0.248 |    0.126 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1                 | CLKINVX32M | 0.031 |   0.279 |    0.157 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1                 | CLKINVX40M | 0.001 |   0.280 |    0.158 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3                 | CLKINVX40M | 0.034 |   0.314 |    0.192 | 
     | REF_CLK_m__L6_I10/A                     |  v   | REF_CLK_m__L5_N3                 | CLKINVX32M | 0.001 |   0.315 |    0.193 | 
     | REF_CLK_m__L6_I10/Y                     |  ^   | REF_CLK_m__L6_N10                | CLKINVX32M | 0.025 |   0.339 |    0.217 | 
     | U0_Register_File/registers_reg[6][0]/CK |  ^   | REF_CLK_m__L6_N10                | SDFFRQX2M  | 0.000 |   0.340 |    0.218 | 
     | U0_Register_File/registers_reg[6][0]/Q  |  ^   | U0_Register_File/registers[6][0] | SDFFRQX2M  | 0.161 |   0.500 |    0.379 | 
     | U0_Register_File/registers_reg[6][1]/SI |  ^   | U0_Register_File/registers[6][0] | SDFFRQX2M  | 0.000 |   0.500 |    0.379 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                |  ^   | scan_clk         |            |       |   0.000 |    0.122 | 
     | scan_clk__L1_I0/A                       |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.122 | 
     | scan_clk__L1_I0/Y                       |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.140 | 
     | scan_clk__L2_I0/A                       |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.141 | 
     | scan_clk__L2_I0/Y                       |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.157 | 
     | U0_mux2X1/U1/B                          |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.157 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.218 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.218 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.280 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.280 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.345 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.348 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.022 |   0.248 |    0.370 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.000 |   0.248 |    0.370 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.031 |   0.279 |    0.401 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.280 |    0.402 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2 | CLKINVX40M | 0.033 |   0.313 |    0.435 | 
     | REF_CLK_m__L6_I8/A                      |  v   | REF_CLK_m__L5_N2 | CLKINVX32M | 0.001 |   0.314 |    0.436 | 
     | REF_CLK_m__L6_I8/Y                      |  ^   | REF_CLK_m__L6_N8 | CLKINVX32M | 0.025 |   0.339 |    0.461 | 
     | U0_Register_File/registers_reg[6][1]/CK |  ^   | REF_CLK_m__L6_N8 | SDFFRQX2M  | 0.000 |   0.340 |    0.461 | 
     +-------------------------------------------------------------------------------------------------------------+ 

