[p GLOBOPT AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F47K42 ]
[d frameptr 16353 ]
"104 D:\projects\xTendLoRa\LWmesh/app/app_inc\EEPROM.h
[e E16294 . `uc
EEPROM_BOOTLOADER 0
EEPROM_SERIAL 1
EEPROM_APPKEY 2
EEPROM_NETKEY 3
EEPROM_NETID 4
EEPROM_SINK 5
EEPROM_RADIO_CH 6
EEPROM_TX_POWER 7
EEPROM_RSSI 8
EEPROM_UART_PARITY 9
EEPROM_UART_BAUD 10
EEPROM_SF 11
EEPROM_MBADDR 12
EEPROM_GOOD_RSSI 13
]
"84 D:\projects\xTendLoRa\LWmesh/app/app_inc\application.h
[e E16605 UART_BAUD_ENUM `uc
UART_BAUD_9600 0
UART_BAUD_19200 1
UART_BAUD_38400 2
UART_BAUD_57600 3
UART_BAUD_115200 4
UART_BAUD_SENTINAL 5
]
"85
[e E16599 UART_PARITY_ENUM `uc
UART_8BIT_NO_PARITY 0
UART_7BIT_MODE 1
UART_9BIT_ODD_PARITY 2
UART_9BIT_EVEN_PARITY 3
UART_PARITY_SENTINAL 4
]
"218
[e E16680 atState `uc
initMessage 0
lookingForA 1
lookingForT 2
readingCommand 3
endingCommand 4
processCommand 5
resetATMachine 6
]
"239
[e E16693 . `uc
TX_UCAST_ACK 1
TX_UCAST_NOACK 2
TX_MCAST 3
TX_BCAST 4
TX_PING 5
]
"262
[e E16700 . `uc
RO_MAC1 1
RO_MAC2 2
RO_MAC3 3
RO_MAC4 4
RO_MAC5 5
RO_MAC6 6
RO_SINK_ID 7
RO_FW_VER 8
RO_REGION 9
RO_MODE 10
RO_TX_MSG_ID 11
RO_RX_MSG_ID 12
RO_RX_MSG_COUNT 13
RO_SADDR 14
RO_ADDR_DEBUG1 15
RO_ADDR_DEBUG2 16
]
"287
[e E16718 . `uc
WO_AES1 1
WO_AES2 2
WO_AES3 3
WO_AES4 4
WO_AES5 5
WO_AES6 6
WO_AES7 7
WO_AES8 8
WO_NAES1 9
WO_NAES2 10
WO_NAES3 11
WO_NAES4 12
WO_NAES5 13
WO_NAES6 14
WO_NAES7 15
WO_NAES8 16
WO_SET_SINK 17
]
"327
[e E16737 . `uc
RW_NET_ID 1
RW_TX_POW 2
RW_SF 3
RW_TARGET_RSSI 4
RW_CAD_COL 5
RW_RF_CH 6
RW_MESH_HOPS 7
RW_LAST_ERR 8
RW_MBADDR 9
RW_MB_ADDR_KEY1 10
RW_MB_ADDR_KEY2 11
RW_MB_BAUD_RATE 12
RW_MB_PARITY 13
RW_MB_UART_KEY1 14
RW_MB_UART_KEY2 15
RW_MB_RSSI_ACCEPT 16
RW_MB_SOFT_RESET 17
RW_MB_MIN_LOOP_TIME 18
RW_MB_MAX_LOOP_TIME 19
RW_MB_MCASTID_1 20
RW_MB_MCASTID_2 21
RW_MB_MCASTID_3 22
RW_MB_MCASTID_4 23
RW_MB_MCASTID_5 24
RW_MB_MCASTID_6 25
RW_MB_MCASTID_7 26
RW_MB_MCASTID_8 27
RW_MB_MCASTID_9 28
RW_MB_MCASTID_10 29
RW_MB_MCASTID_KEY1 30
RW_MB_MCASTID_KEY2 31
RW_MB_ACK_STAT 32
]
"338
[e E16771 . `uc
TX_CONTROL 1
TX_DEST 2
TX_WORD1 3
]
"350
[e E16776 . `uc
RX_CONTROL 1
RX_NO_MSG 2
RX_SRC_ADDR 3
RX_WORD1 4
]
"355
[e E16782 . `uc
NA 1
IND 2
]
"34 D:\projects\xTendLoRa\LWmesh/app/app_inc\uart_default_control.h
[e E16866 USER_APPLICATION_STATE `uc
CURRENT_PROFILE 0
DEFAULT_PROFILE 1
]
"106 D:\projects\xTendLoRa\LWmesh/phy/sx1276/sx1276_inc\sx1276.h
[e E16927 radio_state_enum `uc
RAD_RESET_LOW 0
RAD_RESET_LOW_WAIT 1
RAD_RESET_HIGH 2
RAD_RESET_HIGH_WAIT 3
INIT_RADIO 4
START_RX 5
WAIT_FOR_RX 6
RX_MESSAGE 7
WAIT_RANDOM_TX 8
START_CAD 9
WAIT_FOR_CAD 10
START_TX 11
WAIT_FOR_TX 12
RESET_RADIO_ENGINE 13
]
"93 D:\projects\xTendLoRa\LWmesh/app/app_src/application.c
[e E17159 rst_state `uc
WAIT_FOR_RESET 0
WAIT_FOR_TIMEOUT 1
RESET_DEVICE 2
]
"156
[e E16336 . `uc
DIG_ZERO 0
DIG_ONE 1
E_OK 2
E_PIN 3
E_MODE 4
NOT_VADLID_ADDR 5
FAILED_SAVE_NADDR 6
MESSAGE_TOO_LONG 7
KEYLENERROR 8
UNDEFCMD 9
CHOUTOFBOUNDS 10
TXOUTOFBOUNDS 11
RSSIOUTOFBOUNDS 12
ILLEGALPARAMETER 13
MESSAGE_IN_CACHE 14
MESSAGE_NOT_IN_CACHE 15
NO_RX_MESSAGES 16
NO_FREE_BUF 17
NO_ACK_STATUS 18
BAD_COMMAND_FORMAT 19
CRC_OK 20
CRC_BAD 21
MCAST_TABLE_FULL 22
E_UNKNOWN 23
]
"181
[e E16527 . `uc
NWK_SUCCESS_STATUS 0
NWK_ERROR_STATUS 1
NWK_OUT_OF_MEMORY_STATUS 2
NWK_NO_ACK_STATUS 16
NWK_NO_ROUTE_STATUS 17
NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS 32
NWK_PHY_NO_ACK_STATUS 33
]
"199
[e E16499 . `uc
NWK_OPT_ACK_REQUEST 1
NWK_OPT_ENABLE_SECURITY 2
NWK_OPT_BROADCAST_PAN_ID 4
NWK_OPT_LINK_LOCAL 8
NWK_OPT_MULTICAST 16
]
"350
[e E17013 . `uc
MB_PAR_NONE 0
MB_PAR_ODD 1
MB_PAR_EVEN 2
]
"813
[e E16633 endpoint_t `uc
NETWORK_EP 0
DATA_EP 1
MANAGEMENT_EP 2
OTA_EP 3
RESV1 4
RESV2 5
RESV3 6
RESV4 7
RESV5 8
RESV6 9
RESV7 10
RESV8 11
RESV9 12
RESV10 13
RESV11 14
RESV12 15
]
"1936
[e E17083 . `uc
MB_RTU 0
MB_ASCII 1
MB_TCP 2
]
[e E17092 . `uc
MB_ENOERR 0
MB_ENOREG 1
MB_EINVAL 2
MB_EPORTERR 3
MB_ENORES 4
MB_EIO 5
MB_EILLSTATE 6
MB_ETIMEDOUT 7
]
"2353
[e E17088 . `uc
MB_REG_READ 0
MB_REG_WRITE 1
]
"104 D:\projects\xTendLoRa\LWmesh/app/app_inc/EEPROM.h
[e E16127 . `uc
EEPROM_BOOTLOADER 0
EEPROM_SERIAL 1
EEPROM_APPKEY 2
EEPROM_NETKEY 3
EEPROM_NETID 4
EEPROM_SINK 5
EEPROM_RADIO_CH 6
EEPROM_TX_POWER 7
EEPROM_RSSI 8
EEPROM_UART_PARITY 9
EEPROM_UART_BAUD 10
EEPROM_SF 11
EEPROM_MBADDR 12
EEPROM_GOOD_RSSI 13
]
"84 D:\projects\xTendLoRa\LWmesh/app/app_inc\application.h
[e E16605 UART_BAUD_ENUM `uc
UART_BAUD_9600 0
UART_BAUD_19200 1
UART_BAUD_38400 2
UART_BAUD_57600 3
UART_BAUD_115200 4
UART_BAUD_SENTINAL 5
]
"85
[e E16599 UART_PARITY_ENUM `uc
UART_8BIT_NO_PARITY 0
UART_7BIT_MODE 1
UART_9BIT_ODD_PARITY 2
UART_9BIT_EVEN_PARITY 3
UART_PARITY_SENTINAL 4
]
"218
[e E16680 atState `uc
initMessage 0
lookingForA 1
lookingForT 2
readingCommand 3
endingCommand 4
processCommand 5
resetATMachine 6
]
"239
[e E16693 . `uc
TX_UCAST_ACK 1
TX_UCAST_NOACK 2
TX_MCAST 3
TX_BCAST 4
TX_PING 5
]
"262
[e E16700 . `uc
RO_MAC1 1
RO_MAC2 2
RO_MAC3 3
RO_MAC4 4
RO_MAC5 5
RO_MAC6 6
RO_SINK_ID 7
RO_FW_VER 8
RO_REGION 9
RO_MODE 10
RO_TX_MSG_ID 11
RO_RX_MSG_ID 12
RO_RX_MSG_COUNT 13
RO_SADDR 14
RO_ADDR_DEBUG1 15
RO_ADDR_DEBUG2 16
]
"287
[e E16718 . `uc
WO_AES1 1
WO_AES2 2
WO_AES3 3
WO_AES4 4
WO_AES5 5
WO_AES6 6
WO_AES7 7
WO_AES8 8
WO_NAES1 9
WO_NAES2 10
WO_NAES3 11
WO_NAES4 12
WO_NAES5 13
WO_NAES6 14
WO_NAES7 15
WO_NAES8 16
WO_SET_SINK 17
]
"327
[e E16737 . `uc
RW_NET_ID 1
RW_TX_POW 2
RW_SF 3
RW_TARGET_RSSI 4
RW_CAD_COL 5
RW_RF_CH 6
RW_MESH_HOPS 7
RW_LAST_ERR 8
RW_MBADDR 9
RW_MB_ADDR_KEY1 10
RW_MB_ADDR_KEY2 11
RW_MB_BAUD_RATE 12
RW_MB_PARITY 13
RW_MB_UART_KEY1 14
RW_MB_UART_KEY2 15
RW_MB_RSSI_ACCEPT 16
RW_MB_SOFT_RESET 17
RW_MB_MIN_LOOP_TIME 18
RW_MB_MAX_LOOP_TIME 19
RW_MB_MCASTID_1 20
RW_MB_MCASTID_2 21
RW_MB_MCASTID_3 22
RW_MB_MCASTID_4 23
RW_MB_MCASTID_5 24
RW_MB_MCASTID_6 25
RW_MB_MCASTID_7 26
RW_MB_MCASTID_8 27
RW_MB_MCASTID_9 28
RW_MB_MCASTID_10 29
RW_MB_MCASTID_KEY1 30
RW_MB_MCASTID_KEY2 31
RW_MB_ACK_STAT 32
]
"338
[e E16771 . `uc
TX_CONTROL 1
TX_DEST 2
TX_WORD1 3
]
"350
[e E16776 . `uc
RX_CONTROL 1
RX_NO_MSG 2
RX_SRC_ADDR 3
RX_WORD1 4
]
"355
[e E16782 . `uc
NA 1
IND 2
]
"106 D:\projects\xTendLoRa\LWmesh/phy/sx1276/sx1276_inc\sx1276.h
[e E16865 radio_state_enum `uc
RAD_RESET_LOW 0
RAD_RESET_LOW_WAIT 1
RAD_RESET_HIGH 2
RAD_RESET_HIGH_WAIT 3
INIT_RADIO 4
START_RX 5
WAIT_FOR_RX 6
RX_MESSAGE 7
WAIT_RANDOM_TX 8
START_CAD 9
WAIT_FOR_CAD 10
START_TX 11
WAIT_FOR_TX 12
RESET_RADIO_ENGINE 13
]
"197 D:\projects\xTendLoRa\LWmesh/app/app_src/EEPROM.c
[e E16336 . `uc
DIG_ZERO 0
DIG_ONE 1
E_OK 2
E_PIN 3
E_MODE 4
NOT_VADLID_ADDR 5
FAILED_SAVE_NADDR 6
MESSAGE_TOO_LONG 7
KEYLENERROR 8
UNDEFCMD 9
CHOUTOFBOUNDS 10
TXOUTOFBOUNDS 11
RSSIOUTOFBOUNDS 12
ILLEGALPARAMETER 13
MESSAGE_IN_CACHE 14
MESSAGE_NOT_IN_CACHE 15
NO_RX_MESSAGES 16
NO_FREE_BUF 17
NO_ACK_STATUS 18
BAD_COMMAND_FORMAT 19
CRC_OK 20
CRC_BAD 21
MCAST_TABLE_FULL 22
E_UNKNOWN 23
]
"34 D:\projects\xTendLoRa\LWmesh/app/app_inc\uart_default_control.h
[e E16129 USER_APPLICATION_STATE `uc
CURRENT_PROFILE 0
DEFAULT_PROFILE 1
]
"104 D:\projects\xTendLoRa\LWmesh/app/app_inc\EEPROM.h
[e E16312 . `uc
EEPROM_BOOTLOADER 0
EEPROM_SERIAL 1
EEPROM_APPKEY 2
EEPROM_NETKEY 3
EEPROM_NETID 4
EEPROM_SINK 5
EEPROM_RADIO_CH 6
EEPROM_TX_POWER 7
EEPROM_RSSI 8
EEPROM_UART_PARITY 9
EEPROM_UART_BAUD 10
EEPROM_SF 11
EEPROM_MBADDR 12
EEPROM_GOOD_RSSI 13
]
"84 D:\projects\xTendLoRa\LWmesh/app/app_inc\application.h
[e E16623 UART_BAUD_ENUM `uc
UART_BAUD_9600 0
UART_BAUD_19200 1
UART_BAUD_38400 2
UART_BAUD_57600 3
UART_BAUD_115200 4
UART_BAUD_SENTINAL 5
]
"85
[e E16617 UART_PARITY_ENUM `uc
UART_8BIT_NO_PARITY 0
UART_7BIT_MODE 1
UART_9BIT_ODD_PARITY 2
UART_9BIT_EVEN_PARITY 3
UART_PARITY_SENTINAL 4
]
"218
[e E16698 atState `uc
initMessage 0
lookingForA 1
lookingForT 2
readingCommand 3
endingCommand 4
processCommand 5
resetATMachine 6
]
"239
[e E16711 . `uc
TX_UCAST_ACK 1
TX_UCAST_NOACK 2
TX_MCAST 3
TX_BCAST 4
TX_PING 5
]
"262
[e E16718 . `uc
RO_MAC1 1
RO_MAC2 2
RO_MAC3 3
RO_MAC4 4
RO_MAC5 5
RO_MAC6 6
RO_SINK_ID 7
RO_FW_VER 8
RO_REGION 9
RO_MODE 10
RO_TX_MSG_ID 11
RO_RX_MSG_ID 12
RO_RX_MSG_COUNT 13
RO_SADDR 14
RO_ADDR_DEBUG1 15
RO_ADDR_DEBUG2 16
]
"287
[e E16736 . `uc
WO_AES1 1
WO_AES2 2
WO_AES3 3
WO_AES4 4
WO_AES5 5
WO_AES6 6
WO_AES7 7
WO_AES8 8
WO_NAES1 9
WO_NAES2 10
WO_NAES3 11
WO_NAES4 12
WO_NAES5 13
WO_NAES6 14
WO_NAES7 15
WO_NAES8 16
WO_SET_SINK 17
]
"327
[e E16755 . `uc
RW_NET_ID 1
RW_TX_POW 2
RW_SF 3
RW_TARGET_RSSI 4
RW_CAD_COL 5
RW_RF_CH 6
RW_MESH_HOPS 7
RW_LAST_ERR 8
RW_MBADDR 9
RW_MB_ADDR_KEY1 10
RW_MB_ADDR_KEY2 11
RW_MB_BAUD_RATE 12
RW_MB_PARITY 13
RW_MB_UART_KEY1 14
RW_MB_UART_KEY2 15
RW_MB_RSSI_ACCEPT 16
RW_MB_SOFT_RESET 17
RW_MB_MIN_LOOP_TIME 18
RW_MB_MAX_LOOP_TIME 19
RW_MB_MCASTID_1 20
RW_MB_MCASTID_2 21
RW_MB_MCASTID_3 22
RW_MB_MCASTID_4 23
RW_MB_MCASTID_5 24
RW_MB_MCASTID_6 25
RW_MB_MCASTID_7 26
RW_MB_MCASTID_8 27
RW_MB_MCASTID_9 28
RW_MB_MCASTID_10 29
RW_MB_MCASTID_KEY1 30
RW_MB_MCASTID_KEY2 31
RW_MB_ACK_STAT 32
]
"338
[e E16789 . `uc
TX_CONTROL 1
TX_DEST 2
TX_WORD1 3
]
"350
[e E16794 . `uc
RX_CONTROL 1
RX_NO_MSG 2
RX_SRC_ADDR 3
RX_WORD1 4
]
"355
[e E16800 . `uc
NA 1
IND 2
]
"30 D:\projects\xTendLoRa\LWmesh/app/app_src/uart_default_control.c
[e E16967 UART_DEFAULT_STATE_T `uc
UART_DEFAULT_INIT 0
WAIT_GPIO_GO_LOW 1
DEBOUNCE_ACTIVATION 2
SWITCH_TO_DEFAULT 3
WAIT_GPIO_GO_HIGH 4
DEBOUNCE_DEACTIVATION 5
SWITCH_TO_CURRENT 6
]
"64
[e E16900 . `uc
MB_RTU 0
MB_ASCII 1
MB_TCP 2
]
[e E16830 . `uc
MB_PAR_NONE 0
MB_PAR_ODD 1
MB_PAR_EVEN 2
]
[e E16909 . `uc
MB_ENOERR 0
MB_ENOREG 1
MB_EINVAL 2
MB_EPORTERR 3
MB_ENORES 4
MB_EIO 5
MB_EILLSTATE 6
MB_ETIMEDOUT 7
]
"106 D:\projects\xTendLoRa\LWmesh/phy/sx1276/sx1276_inc\sx1276.h
[e E16332 radio_state_enum `uc
RAD_RESET_LOW 0
RAD_RESET_LOW_WAIT 1
RAD_RESET_HIGH 2
RAD_RESET_HIGH_WAIT 3
INIT_RADIO 4
START_RX 5
WAIT_FOR_RX 6
RX_MESSAGE 7
WAIT_RANDOM_TX 8
START_CAD 9
WAIT_FOR_CAD 10
START_TX 11
WAIT_FOR_TX 12
RESET_RADIO_ENGINE 13
]
"104 D:\projects\xTendLoRa\LWmesh/app/app_inc/EEPROM.h
[e E16387 . `uc
EEPROM_BOOTLOADER 0
EEPROM_SERIAL 1
EEPROM_APPKEY 2
EEPROM_NETKEY 3
EEPROM_NETID 4
EEPROM_SINK 5
EEPROM_RADIO_CH 6
EEPROM_TX_POWER 7
EEPROM_RSSI 8
EEPROM_UART_PARITY 9
EEPROM_UART_BAUD 10
EEPROM_SF 11
EEPROM_MBADDR 12
EEPROM_GOOD_RSSI 13
]
"84 D:\projects\xTendLoRa\LWmesh/app/app_inc\application.h
[e E16698 UART_BAUD_ENUM `uc
UART_BAUD_9600 0
UART_BAUD_19200 1
UART_BAUD_38400 2
UART_BAUD_57600 3
UART_BAUD_115200 4
UART_BAUD_SENTINAL 5
]
"85
[e E16692 UART_PARITY_ENUM `uc
UART_8BIT_NO_PARITY 0
UART_7BIT_MODE 1
UART_9BIT_ODD_PARITY 2
UART_9BIT_EVEN_PARITY 3
UART_PARITY_SENTINAL 4
]
"218
[e E16773 atState `uc
initMessage 0
lookingForA 1
lookingForT 2
readingCommand 3
endingCommand 4
processCommand 5
resetATMachine 6
]
"239
[e E16786 . `uc
TX_UCAST_ACK 1
TX_UCAST_NOACK 2
TX_MCAST 3
TX_BCAST 4
TX_PING 5
]
"262
[e E16793 . `uc
RO_MAC1 1
RO_MAC2 2
RO_MAC3 3
RO_MAC4 4
RO_MAC5 5
RO_MAC6 6
RO_SINK_ID 7
RO_FW_VER 8
RO_REGION 9
RO_MODE 10
RO_TX_MSG_ID 11
RO_RX_MSG_ID 12
RO_RX_MSG_COUNT 13
RO_SADDR 14
RO_ADDR_DEBUG1 15
RO_ADDR_DEBUG2 16
]
"287
[e E16811 . `uc
WO_AES1 1
WO_AES2 2
WO_AES3 3
WO_AES4 4
WO_AES5 5
WO_AES6 6
WO_AES7 7
WO_AES8 8
WO_NAES1 9
WO_NAES2 10
WO_NAES3 11
WO_NAES4 12
WO_NAES5 13
WO_NAES6 14
WO_NAES7 15
WO_NAES8 16
WO_SET_SINK 17
]
"327
[e E16830 . `uc
RW_NET_ID 1
RW_TX_POW 2
RW_SF 3
RW_TARGET_RSSI 4
RW_CAD_COL 5
RW_RF_CH 6
RW_MESH_HOPS 7
RW_LAST_ERR 8
RW_MBADDR 9
RW_MB_ADDR_KEY1 10
RW_MB_ADDR_KEY2 11
RW_MB_BAUD_RATE 12
RW_MB_PARITY 13
RW_MB_UART_KEY1 14
RW_MB_UART_KEY2 15
RW_MB_RSSI_ACCEPT 16
RW_MB_SOFT_RESET 17
RW_MB_MIN_LOOP_TIME 18
RW_MB_MAX_LOOP_TIME 19
RW_MB_MCASTID_1 20
RW_MB_MCASTID_2 21
RW_MB_MCASTID_3 22
RW_MB_MCASTID_4 23
RW_MB_MCASTID_5 24
RW_MB_MCASTID_6 25
RW_MB_MCASTID_7 26
RW_MB_MCASTID_8 27
RW_MB_MCASTID_9 28
RW_MB_MCASTID_10 29
RW_MB_MCASTID_KEY1 30
RW_MB_MCASTID_KEY2 31
RW_MB_ACK_STAT 32
]
"338
[e E16864 . `uc
TX_CONTROL 1
TX_DEST 2
TX_WORD1 3
]
"350
[e E16869 . `uc
RX_CONTROL 1
RX_NO_MSG 2
RX_SRC_ADDR 3
RX_WORD1 4
]
"355
[e E16875 . `uc
NA 1
IND 2
]
"34 D:\projects\xTendLoRa\LWmesh/app/app_inc\uart_default_control.h
[e E16897 USER_APPLICATION_STATE `uc
CURRENT_PROFILE 0
DEFAULT_PROFILE 1
]
"79 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/spi1.c
[e E355 . `uc
SPI1_DEFAULT 0
]
"77 D:\projects\xTendLoRa\LWmesh/modbus/functions/mbfuncholding.c
[e E16360 . `uc
MB_EX_NONE 0
MB_EX_ILLEGAL_FUNCTION 1
MB_EX_ILLEGAL_DATA_ADDRESS 2
MB_EX_ILLEGAL_DATA_VALUE 3
MB_EX_SLAVE_DEVICE_FAILURE 4
MB_EX_ACKNOWLEDGE 5
MB_EX_SLAVE_BUSY 6
MB_EX_MEMORY_PARITY_ERROR 8
MB_EX_GATEWAY_PATH_FAILED 10
MB_EX_GATEWAY_TGT_FAILED 11
]
"81
[e E16392 . `uc
MB_ENOERR 0
MB_ENOREG 1
MB_EINVAL 2
MB_EPORTERR 3
MB_ENORES 4
MB_EIO 5
MB_EILLSTATE 6
MB_ETIMEDOUT 7
]
"90
[e E16388 . `uc
MB_REG_READ 0
MB_REG_WRITE 1
]
"117 D:\projects\xTendLoRa\LWmesh/modbus/functions/mbutils.c
[e E16392 . `uc
MB_ENOERR 0
MB_ENOREG 1
MB_EINVAL 2
MB_EPORTERR 3
MB_ENORES 4
MB_EIO 5
MB_EILLSTATE 6
MB_ETIMEDOUT 7
]
[e E16360 . `uc
MB_EX_NONE 0
MB_EX_ILLEGAL_FUNCTION 1
MB_EX_ILLEGAL_DATA_ADDRESS 2
MB_EX_ILLEGAL_DATA_VALUE 3
MB_EX_SLAVE_DEVICE_FAILURE 4
MB_EX_ACKNOWLEDGE 5
MB_EX_SLAVE_BUSY 6
MB_EX_MEMORY_PARITY_ERROR 8
MB_EX_GATEWAY_PATH_FAILED 10
MB_EX_GATEWAY_TGT_FAILED 11
]
"27 D:\projects\xTendLoRa\LWmesh/modbus/port/portevent.c
[e E16140 . `uc
EV_READY 0
EV_FRAME_RECEIVED 1
EV_EXECUTE 2
EV_FRAME_SENT 3
]
"63 D:\projects\xTendLoRa\LWmesh/modbus/port/portserial.c
[e E16146 . `uc
MB_PAR_NONE 0
MB_PAR_ODD 1
MB_PAR_EVEN 2
]
"69 D:\projects\xTendLoRa\LWmesh/modbus/rtu/mbrtu.c
[e E16490 . `uc
STATE_TX_IDLE 0
STATE_TX_XMIT 1
]
"70
[e E16484 . `uc
STATE_RX_INIT 0
STATE_RX_IDLE 1
STATE_RX_RCV 2
STATE_RX_ERROR 3
]
"81
[e E16313 . `uc
MB_PAR_NONE 0
MB_PAR_ODD 1
MB_PAR_EVEN 2
]
[e E16392 . `uc
MB_ENOERR 0
MB_ENOREG 1
MB_EINVAL 2
MB_EPORTERR 3
MB_ENORES 4
MB_EIO 5
MB_EILLSTATE 6
MB_ETIMEDOUT 7
]
"311
[e E16307 . `uc
EV_READY 0
EV_FRAME_RECEIVED 1
EV_EXECUTE 2
EV_FRAME_SENT 3
]
"63 D:\projects\xTendLoRa\LWmesh/modbus/mb.c
[e E16383 . `uc
MB_RTU 0
MB_ASCII 1
MB_TCP 2
]
"70
[e E16498 . `uc
STATE_ENABLED 0
STATE_DISABLED 1
STATE_NOT_INITIALIZED 2
]
"75
[e E16392 . `uc
MB_ENOERR 0
MB_ENOREG 1
MB_EINVAL 2
MB_EPORTERR 3
MB_ENORES 4
MB_EIO 5
MB_EILLSTATE 6
MB_ETIMEDOUT 7
]
"95
[e E16360 . `uc
MB_EX_NONE 0
MB_EX_ILLEGAL_FUNCTION 1
MB_EX_ILLEGAL_DATA_ADDRESS 2
MB_EX_ILLEGAL_DATA_VALUE 3
MB_EX_SLAVE_DEVICE_FAILURE 4
MB_EX_ACKNOWLEDGE 5
MB_EX_SLAVE_BUSY 6
MB_EX_MEMORY_PARITY_ERROR 8
MB_EX_GATEWAY_PATH_FAILED 10
MB_EX_GATEWAY_TGT_FAILED 11
]
"130
[e E16313 . `uc
MB_PAR_NONE 0
MB_PAR_ODD 1
MB_PAR_EVEN 2
]
"342
[e E16307 . `uc
EV_READY 0
EV_FRAME_RECEIVED 1
EV_EXECUTE 2
EV_FRAME_SENT 3
]
"89 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkDataReq.c
[e E567 . `uc
NWK_DATA_REQ_STATE_INITIAL 0
NWK_DATA_REQ_STATE_WAIT_CONF 1
NWK_DATA_REQ_STATE_CONFIRM 2
]
"90
[e E510 . `uc
NWK_SUCCESS_STATUS 0
NWK_ERROR_STATUS 1
NWK_OUT_OF_MEMORY_STATUS 2
NWK_NO_ACK_STATUS 16
NWK_NO_ROUTE_STATUS 17
NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS 32
NWK_PHY_NO_ACK_STATUS 33
]
"126
[e E482 . `uc
NWK_OPT_ACK_REQUEST 1
NWK_OPT_ENABLE_SECURITY 2
NWK_OPT_BROADCAST_PAN_ID 4
NWK_OPT_LINK_LOCAL 8
NWK_OPT_MULTICAST 16
]
[e E550 . `uc
NWK_TX_CONTROL_BROADCAST_PAN_ID 1
NWK_TX_CONTROL_ROUTING 2
NWK_TX_CONTROL_DIRECT_LINK 4
]
"73 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
[e E550 . `uc
NWK_FRAME_STATE_FREE 0
]
"133
[e E510 . `uc
NWK_SUCCESS_STATUS 0
NWK_ERROR_STATUS 1
NWK_OUT_OF_MEMORY_STATUS 2
NWK_NO_ACK_STATUS 16
NWK_NO_ROUTE_STATUS 17
NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS 32
NWK_PHY_NO_ACK_STATUS 33
]
"258 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRoute.c
[e E343 . `uc
NWK_SUCCESS_STATUS 0
NWK_ERROR_STATUS 1
NWK_OUT_OF_MEMORY_STATUS 2
NWK_NO_ACK_STATUS 16
NWK_NO_ROUTE_STATUS 17
NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS 32
NWK_PHY_NO_ACK_STATUS 33
]
"319
[e E383 . `uc
NWK_TX_CONTROL_BROADCAST_PAN_ID 1
NWK_TX_CONTROL_ROUTING 2
NWK_TX_CONTROL_DIRECT_LINK 4
]
"347
[e E400 . `uc
NWK_COMMAND_ACK 0
NWK_COMMAND_ROUTE_ERROR 1
NWK_COMMAND_ROUTE_REQUEST 2
NWK_COMMAND_ROUTE_REPLY 3
]
"95 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRx.c
[e E16339 SYS_TimerMode_t `uc
SYS_TIMER_INTERVAL_MODE 0
SYS_TIMER_PERIODIC_MODE 1
]
"127
[e E16614 . `uc
NWK_RX_STATE_RECEIVED 32
NWK_RX_STATE_DECRYPT 33
NWK_RX_STATE_INDICATE 34
NWK_RX_STATE_ROUTE 35
NWK_RX_STATE_FINISH 36
]
"153
[e E16583 . `uc
NWK_COMMAND_ACK 0
NWK_COMMAND_ROUTE_ERROR 1
NWK_COMMAND_ROUTE_REQUEST 2
NWK_COMMAND_ROUTE_REPLY 3
]
"440
[e E16422 . `uc
NWK_IND_OPT_ACK_REQUESTED 1
NWK_IND_OPT_SECURED 2
NWK_IND_OPT_BROADCAST 4
NWK_IND_OPT_LOCAL 8
NWK_IND_OPT_BROADCAST_PAN_ID 16
NWK_IND_OPT_LINK_LOCAL 32
NWK_IND_OPT_MULTICAST 64
]
"86 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkTx.c
[e E16339 SYS_TimerMode_t `uc
SYS_TIMER_INTERVAL_MODE 0
SYS_TIMER_PERIODIC_MODE 1
]
"113
[e E16566 . `uc
NWK_TX_CONTROL_BROADCAST_PAN_ID 1
NWK_TX_CONTROL_ROUTING 2
NWK_TX_CONTROL_DIRECT_LINK 4
]
"115
[e E16614 . `uc
NWK_TX_STATE_ENCRYPT 16
NWK_TX_STATE_WAIT_DELAY 17
NWK_TX_STATE_DELAY 18
NWK_TX_STATE_SEND 19
NWK_TX_STATE_WAIT_CONF 20
NWK_TX_STATE_SENT 21
NWK_TX_STATE_WAIT_ACK 22
NWK_TX_STATE_CONFIRM 23
]
"127
[e E16526 . `uc
NWK_SUCCESS_STATUS 0
NWK_ERROR_STATUS 1
NWK_OUT_OF_MEMORY_STATUS 2
NWK_NO_ACK_STATUS 16
NWK_NO_ROUTE_STATUS 17
NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS 32
NWK_PHY_NO_ACK_STATUS 33
]
"281
[e E16300 . `uc
PHY_STATUS_SUCCESS 0
PHY_STATUS_CHANNEL_ACCESS_FAILURE 1
PHY_STATUS_NO_ACK 2
PHY_STATUS_ERROR 3
]
"106 D:\projects\xTendLoRa\LWmesh/phy/sx1276/sx1276_inc\sx1276.h
[e E16366 radio_state_enum `uc
RAD_RESET_LOW 0
RAD_RESET_LOW_WAIT 1
RAD_RESET_HIGH 2
RAD_RESET_HIGH_WAIT 3
INIT_RADIO 4
START_RX 5
WAIT_FOR_RX 6
RX_MESSAGE 7
WAIT_RANDOM_TX 8
START_CAD 9
WAIT_FOR_CAD 10
START_TX 11
WAIT_FOR_TX 12
RESET_RADIO_ENGINE 13
]
[e E16386 radio_state_enum `uc
RAD_RESET_LOW 0
RAD_RESET_LOW_WAIT 1
RAD_RESET_HIGH 2
RAD_RESET_HIGH_WAIT 3
INIT_RADIO 4
START_RX 5
WAIT_FOR_RX 6
RX_MESSAGE 7
WAIT_RANDOM_TX 8
START_CAD 9
WAIT_FOR_CAD 10
START_TX 11
WAIT_FOR_TX 12
RESET_RADIO_ENGINE 13
]
"799 D:\projects\xTendLoRa\LWmesh/phy/sx1276/sx1276_src/sx1276.c
[e E16133 . `uc
PHY_STATUS_SUCCESS 0
PHY_STATUS_CHANNEL_ACCESS_FAILURE 1
PHY_STATUS_NO_ACK 2
PHY_STATUS_ERROR 3
]
"41 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_src/sx1280-hal.c
[e E16884 . `uc
IRQ_HEADER_ERROR_CODE 0
IRQ_SYNCWORD_ERROR_CODE 1
IRQ_CRC_ERROR_CODE 2
IRQ_RANGING_ON_LORA_ERROR_CODE 3
]
[e E16890 . `uc
IRQ_RANGING_SLAVE_ERROR_CODE 0
IRQ_RANGING_SLAVE_VALID_CODE 1
IRQ_RANGING_MASTER_ERROR_CODE 2
IRQ_RANGING_MASTER_VALID_CODE 3
]
[e E16817 RadioCommands_u `uc
RADIO_GET_STATUS 192
RADIO_WRITE_REGISTER 24
RADIO_READ_REGISTER 25
RADIO_WRITE_BUFFER 26
RADIO_READ_BUFFER 27
RADIO_SET_SLEEP 132
RADIO_SET_STANDBY 128
RADIO_SET_FS 193
RADIO_SET_TX 131
RADIO_SET_RX 130
RADIO_SET_RXDUTYCYCLE 148
RADIO_SET_CAD 197
RADIO_SET_TXCONTINUOUSWAVE 209
RADIO_SET_TXCONTINUOUSPREAMBLE 210
RADIO_SET_PACKETTYPE 138
RADIO_GET_PACKETTYPE 3
RADIO_SET_RFFREQUENCY 134
RADIO_SET_TXPARAMS 142
RADIO_SET_CADPARAMS 136
RADIO_SET_BUFFERBASEADDRESS 143
RADIO_SET_MODULATIONPARAMS 139
RADIO_SET_PACKETPARAMS 140
RADIO_GET_RXBUFFERSTATUS 23
RADIO_GET_PACKETSTATUS 29
RADIO_GET_RSSIINST 31
RADIO_SET_DIOIRQPARAMS 141
RADIO_GET_IRQSTATUS 21
RADIO_CLR_IRQSTATUS 151
RADIO_CALIBRATE 137
RADIO_SET_REGULATORMODE 150
RADIO_SET_SAVECONTEXT 213
RADIO_SET_AUTOTX 152
RADIO_SET_AUTOFS 158
RADIO_SET_LONGPREAMBLE 155
RADIO_SET_UARTSPEED 157
RADIO_SET_RANGING_ROLE 163
]
[e E16584 . `uc
USE_LDO 0
USE_DCDC 1
]
[e E16580 . `uc
STDBY_RC 0
STDBY_XOSC 1
]
[e E16588 . `uc
PACKET_TYPE_GFSK 0
PACKET_TYPE_LORA 1
PACKET_TYPE_RANGING 2
PACKET_TYPE_FLRC 3
PACKET_TYPE_BLE 4
PACKET_TYPE_NONE 15
]
[e E16613 . `uc
GFSK_BLE_BR_2_000_BW_2_4 4
GFSK_BLE_BR_1_600_BW_2_4 40
GFSK_BLE_BR_1_000_BW_2_4 76
GFSK_BLE_BR_1_000_BW_1_2 69
GFSK_BLE_BR_0_800_BW_2_4 112
GFSK_BLE_BR_0_800_BW_1_2 105
GFSK_BLE_BR_0_500_BW_1_2 141
GFSK_BLE_BR_0_500_BW_0_6 134
GFSK_BLE_BR_0_400_BW_1_2 177
GFSK_BLE_BR_0_400_BW_0_6 170
GFSK_BLE_BR_0_250_BW_0_6 206
GFSK_BLE_BR_0_250_BW_0_3 199
GFSK_BLE_BR_0_125_BW_0_3 239
]
[e E16628 . `uc
GFSK_BLE_MOD_IND_0_35 0
GFSK_BLE_MOD_IND_0_50 1
GFSK_BLE_MOD_IND_0_75 2
GFSK_BLE_MOD_IND_1_00 3
GFSK_BLE_MOD_IND_1_25 4
GFSK_BLE_MOD_IND_1_50 5
GFSK_BLE_MOD_IND_1_75 6
GFSK_BLE_MOD_IND_2_00 7
GFSK_BLE_MOD_IND_2_25 8
GFSK_BLE_MOD_IND_2_50 9
GFSK_BLE_MOD_IND_2_75 10
GFSK_BLE_MOD_IND_3_00 11
GFSK_BLE_MOD_IND_3_25 12
GFSK_BLE_MOD_IND_3_50 13
GFSK_BLE_MOD_IND_3_75 14
GFSK_BLE_MOD_IND_4_00 15
]
[e E16661 . `uc
RADIO_MOD_SHAPING_BT_OFF 0
RADIO_MOD_SHAPING_BT_1_0 16
RADIO_MOD_SHAPING_BT_0_5 32
]
[e E16666 . `uc
LORA_SF5 80
LORA_SF6 96
LORA_SF7 112
LORA_SF8 128
LORA_SF9 144
LORA_SF10 160
LORA_SF11 176
LORA_SF12 192
]
[e E16676 . `uc
LORA_BW_0200 52
LORA_BW_0400 38
LORA_BW_0800 24
LORA_BW_1600 10
]
[e E16682 . `uc
LORA_CR_4_5 1
LORA_CR_4_6 2
LORA_CR_4_7 3
LORA_CR_4_8 4
LORA_CR_LI_4_5 5
LORA_CR_LI_4_6 6
LORA_CR_LI_4_7 7
]
[e E16646 . `uc
FLRC_BR_2_600_BW_2_4 4
FLRC_BR_2_080_BW_2_4 40
FLRC_BR_1_300_BW_1_2 69
FLRC_BR_1_040_BW_1_2 105
FLRC_BR_0_650_BW_0_6 134
FLRC_BR_0_520_BW_0_6 170
FLRC_BR_0_325_BW_0_3 199
FLRC_BR_0_260_BW_0_3 235
]
[e E16656 . `uc
FLRC_CR_1_2 0
FLRC_CR_3_4 2
FLRC_CR_1_0 4
]
[e E16691 . `uc
PREAMBLE_LENGTH_04_BITS 0
PREAMBLE_LENGTH_08_BITS 16
PREAMBLE_LENGTH_12_BITS 32
PREAMBLE_LENGTH_16_BITS 48
PREAMBLE_LENGTH_20_BITS 64
PREAMBLE_LENGTH_24_BITS 80
PREAMBLE_LENGTH_28_BITS 96
PREAMBLE_LENGTH_32_BITS 112
]
[e E16705 . `uc
GFSK_SYNCWORD_LENGTH_1_BYTE 0
GFSK_SYNCWORD_LENGTH_2_BYTE 2
GFSK_SYNCWORD_LENGTH_3_BYTE 4
GFSK_SYNCWORD_LENGTH_4_BYTE 6
GFSK_SYNCWORD_LENGTH_5_BYTE 8
]
[e E16712 . `uc
RADIO_RX_MATCH_SYNCWORD_OFF 0
RADIO_RX_MATCH_SYNCWORD_1 16
RADIO_RX_MATCH_SYNCWORD_2 32
RADIO_RX_MATCH_SYNCWORD_1_2 48
RADIO_RX_MATCH_SYNCWORD_3 64
RADIO_RX_MATCH_SYNCWORD_1_3 80
RADIO_RX_MATCH_SYNCWORD_2_3 96
RADIO_RX_MATCH_SYNCWORD_1_2_3 112
]
[e E16722 . `uc
RADIO_PACKET_FIXED_LENGTH 0
RADIO_PACKET_VARIABLE_LENGTH 32
]
[e E16726 . `uc
RADIO_CRC_OFF 0
RADIO_CRC_1_BYTES 16
RADIO_CRC_2_BYTES 32
RADIO_CRC_3_BYTES 48
]
[e E16732 . `uc
RADIO_WHITENING_ON 0
RADIO_WHITENING_OFF 8
]
[e E16736 . `uc
LORA_PACKET_VARIABLE_LENGTH 0
LORA_PACKET_FIXED_LENGTH 128
LORA_PACKET_EXPLICIT 0
LORA_PACKET_IMPLICIT 128
]
[e E16742 . `uc
LORA_CRC_ON 32
LORA_CRC_OFF 0
]
[e E16746 . `uc
LORA_IQ_NORMAL 64
LORA_IQ_INVERTED 0
]
[e E16701 . `uc
FLRC_NO_SYNCWORD 0
FLRC_SYNCWORD_LENGTH_4_BYTE 4
]
[e E16762 . `uc
BLE_PAYLOAD_LENGTH_MAX_31_BYTES 0
BLE_PAYLOAD_LENGTH_MAX_37_BYTES 32
BLE_TX_TEST_MODE 64
BLE_PAYLOAD_LENGTH_MAX_255_BYTES 128
]
[e E16768 . `uc
BLE_CRC_OFF 0
BLE_CRC_3B 16
]
[e E16772 . `uc
BLE_PRBS_9 0
BLE_PRBS_15 12
BLE_EYELONG_1_0 4
BLE_EYELONG_0_1 24
BLE_EYESHORT_1_0 8
BLE_EYESHORT_0_1 28
BLE_ALL_1 16
BLE_ALL_0 20
]
[e E16596 . `uc
RADIO_RAMP_02_US 0
RADIO_RAMP_04_US 32
RADIO_RAMP_06_US 64
RADIO_RAMP_08_US 96
RADIO_RAMP_10_US 128
RADIO_RAMP_12_US 160
RADIO_RAMP_16_US 192
RADIO_RAMP_20_US 224
]
[e E16807 . `uc
RADIO_TICK_SIZE_0015_US 0
RADIO_TICK_SIZE_0062_US 1
RADIO_TICK_SIZE_1000_US 2
RADIO_TICK_SIZE_4000_US 3
]
[e E16813 . `uc
RADIO_RANGING_ROLE_SLAVE 0
RADIO_RANGING_ROLE_MASTER 1
]
[e E16571 . `uc
MODE_SLEEP 0
MODE_STDBY_RC 1
MODE_STDBY_XOSC 2
MODE_FS 3
MODE_TX 4
MODE_RX 5
MODE_CAD 6
]
[e E16606 . `uc
LORA_CAD_01_SYMBOL 0
LORA_CAD_02_SYMBOL 32
LORA_CAD_04_SYMBOL 64
LORA_CAD_08_SYMBOL 96
LORA_CAD_16_SYMBOL 128
]
[e E16552 . `uc
LNA_LOW_POWER_MODE 0
LNA_HIGH_SENSITIVITY_MODE 1
]
[e E16750 . `uc
RANGING_IDCHECK_LENGTH_08_BITS 0
RANGING_IDCHECK_LENGTH_16_BITS 1
RANGING_IDCHECK_LENGTH_24_BITS 2
RANGING_IDCHECK_LENGTH_32_BITS 3
]
[e E16756 . `uc
RANGING_RESULT_RAW 0
RANGING_RESULT_AVERAGED 1
RANGING_RESULT_DEBIASED 2
RANGING_RESULT_FILTERED 3
]
"45 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_src/sx1280.c
[e E648 . `uc
MODE_SLEEP 0
MODE_STDBY_RC 1
MODE_STDBY_XOSC 2
MODE_FS 3
MODE_TX 4
MODE_RX 5
MODE_CAD 6
]
"50
[e E665 . `uc
PACKET_TYPE_GFSK 0
PACKET_TYPE_LORA 1
PACKET_TYPE_RANGING 2
PACKET_TYPE_FLRC 3
PACKET_TYPE_BLE 4
PACKET_TYPE_NONE 15
]
"55
[e E753 . `uc
LORA_BW_0200 52
LORA_BW_0400 38
LORA_BW_0800 24
LORA_BW_1600 10
]
"74
[e E961 . `uc
IRQ_HEADER_ERROR_CODE 0
IRQ_SYNCWORD_ERROR_CODE 1
IRQ_CRC_ERROR_CODE 2
IRQ_RANGING_ON_LORA_ERROR_CODE 3
]
[e E967 . `uc
IRQ_RANGING_SLAVE_ERROR_CODE 0
IRQ_RANGING_SLAVE_VALID_CODE 1
IRQ_RANGING_MASTER_ERROR_CODE 2
IRQ_RANGING_MASTER_VALID_CODE 3
]
"110
[e E894 RadioCommands_u `uc
RADIO_GET_STATUS 192
RADIO_WRITE_REGISTER 24
RADIO_READ_REGISTER 25
RADIO_WRITE_BUFFER 26
RADIO_READ_BUFFER 27
RADIO_SET_SLEEP 132
RADIO_SET_STANDBY 128
RADIO_SET_FS 193
RADIO_SET_TX 131
RADIO_SET_RX 130
RADIO_SET_RXDUTYCYCLE 148
RADIO_SET_CAD 197
RADIO_SET_TXCONTINUOUSWAVE 209
RADIO_SET_TXCONTINUOUSPREAMBLE 210
RADIO_SET_PACKETTYPE 138
RADIO_GET_PACKETTYPE 3
RADIO_SET_RFFREQUENCY 134
RADIO_SET_TXPARAMS 142
RADIO_SET_CADPARAMS 136
RADIO_SET_BUFFERBASEADDRESS 143
RADIO_SET_MODULATIONPARAMS 139
RADIO_SET_PACKETPARAMS 140
RADIO_GET_RXBUFFERSTATUS 23
RADIO_GET_PACKETSTATUS 29
RADIO_GET_RSSIINST 31
RADIO_SET_DIOIRQPARAMS 141
RADIO_GET_IRQSTATUS 21
RADIO_CLR_IRQSTATUS 151
RADIO_CALIBRATE 137
RADIO_SET_REGULATORMODE 150
RADIO_SET_SAVECONTEXT 213
RADIO_SET_AUTOTX 152
RADIO_SET_AUTOFS 158
RADIO_SET_LONGPREAMBLE 155
RADIO_SET_UARTSPEED 157
RADIO_SET_RANGING_ROLE 163
]
"131
[e E657 . `uc
STDBY_RC 0
STDBY_XOSC 1
]
"150
[e E884 . `uc
RADIO_TICK_SIZE_0015_US 0
RADIO_TICK_SIZE_0062_US 1
RADIO_TICK_SIZE_1000_US 2
RADIO_TICK_SIZE_4000_US 3
]
"157
[e E859 . `ui
IRQ_RADIO_NONE 0
IRQ_TX_DONE 1
IRQ_RX_DONE 2
IRQ_SYNCWORD_VALID 4
IRQ_SYNCWORD_ERROR 8
IRQ_HEADER_VALID 16
IRQ_HEADER_ERROR 32
IRQ_CRC_ERROR 64
IRQ_RANGING_SLAVE_RESPONSE_DONE 128
IRQ_RANGING_SLAVE_REQUEST_DISCARDED 256
IRQ_RANGING_MASTER_RESULT_VALID 512
IRQ_RANGING_MASTER_RESULT_TIMEOUT 1024
IRQ_RANGING_SLAVE_REQUEST_VALID 2048
IRQ_CAD_DONE 4096
IRQ_CAD_ACTIVITY_DETECTED 8192
IRQ_RX_TX_TIMEOUT 16384
IRQ_PREAMBLE_DETECTED -32768
IRQ_RADIO_ALL -1
]
"163
[e E890 . `uc
RADIO_RANGING_ROLE_SLAVE 0
RADIO_RANGING_ROLE_MASTER 1
]
"245
[e E673 . `uc
RADIO_RAMP_02_US 0
RADIO_RAMP_04_US 32
RADIO_RAMP_06_US 64
RADIO_RAMP_08_US 96
RADIO_RAMP_10_US 128
RADIO_RAMP_12_US 160
RADIO_RAMP_16_US 192
RADIO_RAMP_20_US 224
]
"256
[e E683 . `uc
LORA_CAD_01_SYMBOL 0
LORA_CAD_02_SYMBOL 32
LORA_CAD_04_SYMBOL 64
LORA_CAD_08_SYMBOL 96
LORA_CAD_16_SYMBOL 128
]
"271
[e E690 . `uc
GFSK_BLE_BR_2_000_BW_2_4 4
GFSK_BLE_BR_1_600_BW_2_4 40
GFSK_BLE_BR_1_000_BW_2_4 76
GFSK_BLE_BR_1_000_BW_1_2 69
GFSK_BLE_BR_0_800_BW_2_4 112
GFSK_BLE_BR_0_800_BW_1_2 105
GFSK_BLE_BR_0_500_BW_1_2 141
GFSK_BLE_BR_0_500_BW_0_6 134
GFSK_BLE_BR_0_400_BW_1_2 177
GFSK_BLE_BR_0_400_BW_0_6 170
GFSK_BLE_BR_0_250_BW_0_6 206
GFSK_BLE_BR_0_250_BW_0_3 199
GFSK_BLE_BR_0_125_BW_0_3 239
]
[e E705 . `uc
GFSK_BLE_MOD_IND_0_35 0
GFSK_BLE_MOD_IND_0_50 1
GFSK_BLE_MOD_IND_0_75 2
GFSK_BLE_MOD_IND_1_00 3
GFSK_BLE_MOD_IND_1_25 4
GFSK_BLE_MOD_IND_1_50 5
GFSK_BLE_MOD_IND_1_75 6
GFSK_BLE_MOD_IND_2_00 7
GFSK_BLE_MOD_IND_2_25 8
GFSK_BLE_MOD_IND_2_50 9
GFSK_BLE_MOD_IND_2_75 10
GFSK_BLE_MOD_IND_3_00 11
GFSK_BLE_MOD_IND_3_25 12
GFSK_BLE_MOD_IND_3_50 13
GFSK_BLE_MOD_IND_3_75 14
GFSK_BLE_MOD_IND_4_00 15
]
[e E738 . `uc
RADIO_MOD_SHAPING_BT_OFF 0
RADIO_MOD_SHAPING_BT_1_0 16
RADIO_MOD_SHAPING_BT_0_5 32
]
[e E743 . `uc
LORA_SF5 80
LORA_SF6 96
LORA_SF7 112
LORA_SF8 128
LORA_SF9 144
LORA_SF10 160
LORA_SF11 176
LORA_SF12 192
]
[e E759 . `uc
LORA_CR_4_5 1
LORA_CR_4_6 2
LORA_CR_4_7 3
LORA_CR_4_8 4
LORA_CR_LI_4_5 5
LORA_CR_LI_4_6 6
LORA_CR_LI_4_7 7
]
[e E723 . `uc
FLRC_BR_2_600_BW_2_4 4
FLRC_BR_2_080_BW_2_4 40
FLRC_BR_1_300_BW_1_2 69
FLRC_BR_1_040_BW_1_2 105
FLRC_BR_0_650_BW_0_6 134
FLRC_BR_0_520_BW_0_6 170
FLRC_BR_0_325_BW_0_3 199
FLRC_BR_0_260_BW_0_3 235
]
[e E733 . `uc
FLRC_CR_1_2 0
FLRC_CR_3_4 2
FLRC_CR_1_0 4
]
"319
[e E768 . `uc
PREAMBLE_LENGTH_04_BITS 0
PREAMBLE_LENGTH_08_BITS 16
PREAMBLE_LENGTH_12_BITS 32
PREAMBLE_LENGTH_16_BITS 48
PREAMBLE_LENGTH_20_BITS 64
PREAMBLE_LENGTH_24_BITS 80
PREAMBLE_LENGTH_28_BITS 96
PREAMBLE_LENGTH_32_BITS 112
]
[e E782 . `uc
GFSK_SYNCWORD_LENGTH_1_BYTE 0
GFSK_SYNCWORD_LENGTH_2_BYTE 2
GFSK_SYNCWORD_LENGTH_3_BYTE 4
GFSK_SYNCWORD_LENGTH_4_BYTE 6
GFSK_SYNCWORD_LENGTH_5_BYTE 8
]
[e E789 . `uc
RADIO_RX_MATCH_SYNCWORD_OFF 0
RADIO_RX_MATCH_SYNCWORD_1 16
RADIO_RX_MATCH_SYNCWORD_2 32
RADIO_RX_MATCH_SYNCWORD_1_2 48
RADIO_RX_MATCH_SYNCWORD_3 64
RADIO_RX_MATCH_SYNCWORD_1_3 80
RADIO_RX_MATCH_SYNCWORD_2_3 96
RADIO_RX_MATCH_SYNCWORD_1_2_3 112
]
[e E799 . `uc
RADIO_PACKET_FIXED_LENGTH 0
RADIO_PACKET_VARIABLE_LENGTH 32
]
[e E803 . `uc
RADIO_CRC_OFF 0
RADIO_CRC_1_BYTES 16
RADIO_CRC_2_BYTES 32
RADIO_CRC_3_BYTES 48
]
[e E809 . `uc
RADIO_WHITENING_ON 0
RADIO_WHITENING_OFF 8
]
[e E813 . `uc
LORA_PACKET_VARIABLE_LENGTH 0
LORA_PACKET_FIXED_LENGTH 128
LORA_PACKET_EXPLICIT 0
LORA_PACKET_IMPLICIT 128
]
[e E819 . `uc
LORA_CRC_ON 32
LORA_CRC_OFF 0
]
[e E823 . `uc
LORA_IQ_NORMAL 64
LORA_IQ_INVERTED 0
]
[e E778 . `uc
FLRC_NO_SYNCWORD 0
FLRC_SYNCWORD_LENGTH_4_BYTE 4
]
[e E839 . `uc
BLE_PAYLOAD_LENGTH_MAX_31_BYTES 0
BLE_PAYLOAD_LENGTH_MAX_37_BYTES 32
BLE_TX_TEST_MODE 64
BLE_PAYLOAD_LENGTH_MAX_255_BYTES 128
]
[e E845 . `uc
BLE_CRC_OFF 0
BLE_CRC_3B 16
]
[e E849 . `uc
BLE_PRBS_9 0
BLE_PRBS_15 12
BLE_EYELONG_1_0 4
BLE_EYELONG_0_1 24
BLE_EYESHORT_1_0 8
BLE_EYESHORT_0_1 28
BLE_ALL_1 16
BLE_ALL_0 20
]
"558
[e E661 . `uc
USE_LDO 0
USE_DCDC 1
]
"780
[e E629 . `uc
LNA_LOW_POWER_MODE 0
LNA_HIGH_SENSITIVITY_MODE 1
]
"797
[e E827 . `uc
RANGING_IDCHECK_LENGTH_08_BITS 0
RANGING_IDCHECK_LENGTH_16_BITS 1
RANGING_IDCHECK_LENGTH_24_BITS 2
RANGING_IDCHECK_LENGTH_32_BITS 3
]
"840
[e E833 . `uc
RANGING_RESULT_RAW 0
RANGING_RESULT_AVERAGED 1
RANGING_RESULT_DEBIASED 2
RANGING_RESULT_FILTERED 3
]
"57 D:\projects\xTendLoRa\LWmesh/sys/sys_src/sysTimer.c
[e E177 SYS_TimerMode_t `uc
SYS_TIMER_INTERVAL_MODE 0
SYS_TIMER_PERIODIC_MODE 1
]
"104 D:\projects\xTendLoRa\LWmesh/app/app_inc/EEPROM.h
[e E16547 . `uc
EEPROM_BOOTLOADER 0
EEPROM_SERIAL 1
EEPROM_APPKEY 2
EEPROM_NETKEY 3
EEPROM_NETID 4
EEPROM_SINK 5
EEPROM_RADIO_CH 6
EEPROM_TX_POWER 7
EEPROM_RSSI 8
EEPROM_UART_PARITY 9
EEPROM_UART_BAUD 10
EEPROM_SF 11
EEPROM_MBADDR 12
EEPROM_GOOD_RSSI 13
]
"84 D:\projects\xTendLoRa\LWmesh/app/app_inc\application.h
[e E16652 UART_BAUD_ENUM `uc
UART_BAUD_9600 0
UART_BAUD_19200 1
UART_BAUD_38400 2
UART_BAUD_57600 3
UART_BAUD_115200 4
UART_BAUD_SENTINAL 5
]
"85
[e E16646 UART_PARITY_ENUM `uc
UART_8BIT_NO_PARITY 0
UART_7BIT_MODE 1
UART_9BIT_ODD_PARITY 2
UART_9BIT_EVEN_PARITY 3
UART_PARITY_SENTINAL 4
]
"218
[e E16727 atState `uc
initMessage 0
lookingForA 1
lookingForT 2
readingCommand 3
endingCommand 4
processCommand 5
resetATMachine 6
]
"239
[e E16740 . `uc
TX_UCAST_ACK 1
TX_UCAST_NOACK 2
TX_MCAST 3
TX_BCAST 4
TX_PING 5
]
"262
[e E16747 . `uc
RO_MAC1 1
RO_MAC2 2
RO_MAC3 3
RO_MAC4 4
RO_MAC5 5
RO_MAC6 6
RO_SINK_ID 7
RO_FW_VER 8
RO_REGION 9
RO_MODE 10
RO_TX_MSG_ID 11
RO_RX_MSG_ID 12
RO_RX_MSG_COUNT 13
RO_SADDR 14
RO_ADDR_DEBUG1 15
RO_ADDR_DEBUG2 16
]
"287
[e E16765 . `uc
WO_AES1 1
WO_AES2 2
WO_AES3 3
WO_AES4 4
WO_AES5 5
WO_AES6 6
WO_AES7 7
WO_AES8 8
WO_NAES1 9
WO_NAES2 10
WO_NAES3 11
WO_NAES4 12
WO_NAES5 13
WO_NAES6 14
WO_NAES7 15
WO_NAES8 16
WO_SET_SINK 17
]
"327
[e E16784 . `uc
RW_NET_ID 1
RW_TX_POW 2
RW_SF 3
RW_TARGET_RSSI 4
RW_CAD_COL 5
RW_RF_CH 6
RW_MESH_HOPS 7
RW_LAST_ERR 8
RW_MBADDR 9
RW_MB_ADDR_KEY1 10
RW_MB_ADDR_KEY2 11
RW_MB_BAUD_RATE 12
RW_MB_PARITY 13
RW_MB_UART_KEY1 14
RW_MB_UART_KEY2 15
RW_MB_RSSI_ACCEPT 16
RW_MB_SOFT_RESET 17
RW_MB_MIN_LOOP_TIME 18
RW_MB_MAX_LOOP_TIME 19
RW_MB_MCASTID_1 20
RW_MB_MCASTID_2 21
RW_MB_MCASTID_3 22
RW_MB_MCASTID_4 23
RW_MB_MCASTID_5 24
RW_MB_MCASTID_6 25
RW_MB_MCASTID_7 26
RW_MB_MCASTID_8 27
RW_MB_MCASTID_9 28
RW_MB_MCASTID_10 29
RW_MB_MCASTID_KEY1 30
RW_MB_MCASTID_KEY2 31
RW_MB_ACK_STAT 32
]
"338
[e E16818 . `uc
TX_CONTROL 1
TX_DEST 2
TX_WORD1 3
]
"350
[e E16823 . `uc
RX_CONTROL 1
RX_NO_MSG 2
RX_SRC_ADDR 3
RX_WORD1 4
]
"355
[e E16829 . `uc
NA 1
IND 2
]
"151 D:\projects\xTendLoRa\LWmesh/aes/aes_src/AES.c
[v _KeyExpansion KeyExpansion `(v  1 s 1 KeyExpansion ]
"229
[v _AES_init_ctx_iv AES_init_ctx_iv `(v  1 e 1 0 ]
"242
[v _AddRoundKey AddRoundKey `(v  1 s 1 AddRoundKey ]
"256
[v _SubBytes SubBytes `(v  1 s 1 SubBytes ]
"271
[v _ShiftRows ShiftRows `(v  1 s 1 ShiftRows ]
"299
[v _xtime xtime `(uc  1 s 1 xtime ]
"305
[v _MixColumns MixColumns `(v  1 s 1 MixColumns ]
"347
[v _InvMixColumns InvMixColumns `(v  1 s 1 InvMixColumns ]
"368
[v _InvSubBytes InvSubBytes `(v  1 s 1 InvSubBytes ]
"380
[v _InvShiftRows InvShiftRows `(v  1 s 1 InvShiftRows ]
"410
[v _Cipher Cipher `(v  1 s 1 Cipher ]
"436
[v _InvCipher InvCipher `(v  1 s 1 InvCipher ]
"489
[v _XorWithIv XorWithIv `(v  1 s 1 XorWithIv ]
"498
[v _AES_CBC_encrypt_buffer AES_CBC_encrypt_buffer `(v  1 e 1 0 ]
"514
[v _AES_CBC_decrypt_buffer AES_CBC_decrypt_buffer `(v  1 e 1 0 ]
"92 D:\projects\xTendLoRa\LWmesh/app/app_src/application.c
[v _reset_handler reset_handler `(v  1 s 1 reset_handler ]
"121
[v _app_aes_encrypt app_aes_encrypt `(v  1 s 1 app_aes_encrypt ]
"142
[v _app_aes_decrypt app_aes_decrypt `(uc  1 s 1 app_aes_decrypt ]
"165
[v _needed_packet_length needed_packet_length `(uc  1 s 1 needed_packet_length ]
"178
[v _appDataConf appDataConf `(v  1 e 1 0 ]
"198
[v _check_multicast_rx check_multicast_rx `(a  1 s 1 check_multicast_rx ]
"212
[v _appDataInd appDataInd `(a  1 s 1 appDataInd ]
"241
[v _appManagementEp appManagementEp `(a  1 s 1 appManagementEp ]
"264
[v _get_free_tx_buffer get_free_tx_buffer `(a  1 s 1 get_free_tx_buffer ]
"276
[v _free_tx_buffer free_tx_buffer `(v  1 s 1 free_tx_buffer ]
"296
[v _get_free_rx_buffer get_free_rx_buffer `(a  1 s 1 get_free_rx_buffer ]
"314
[v _UART_error_handler UART_error_handler `(v  1 s 1 UART_error_handler ]
[v i2_UART_error_handler UART_error_handler `(v  1 s 1 i2_UART_error_handler ]
"331
[v _set_parity set_parity `(uc  1 e 1 0 ]
"390
[v _set_uart_baud set_uart_baud `(uc  1 e 1 0 ]
"775
[v _cmdSetSink cmdSetSink `(v  1 s 1 cmdSetSink ]
"1767
[v _loadMACAddr loadMACAddr `(v  1 s 1 loadMACAddr ]
"1793
[v _bootLoadApplication bootLoadApplication `(v  1 e 1 0 ]
"1984
[v _keycmp keycmp `(uc  1 s 1 keycmp ]
"2001
[v _compute_option compute_option `T(uc  1 s 1 compute_option ]
"2023
[v _handle_write_only_regs handle_write_only_regs `(v  1 s 1 handle_write_only_regs ]
"2063
[v _handle_rw_regs handle_rw_regs `(v  1 s 1 handle_rw_regs ]
"2199
[v _handle_tx_regs handle_tx_regs `(v  1 s 1 handle_tx_regs ]
"2246
[v _handle_rx_regs handle_rx_regs `(v  1 s 1 handle_rx_regs ]
"2263
[v _fill_rx_regs fill_rx_regs `(v  1 s 1 fill_rx_regs ]
"2293
[v _load_on_demand_mb_regs load_on_demand_mb_regs `(v  1 s 1 load_on_demand_mb_regs ]
"2306
[v _MBRTUStack MBRTUStack `(v  1 e 1 0 ]
"2353
[v _rw_mb_regs rw_mb_regs `(v  1 s 1 rw_mb_regs ]
"2372
[v _eMBRegHoldingCB eMBRegHoldingCB `(E17092  1 e 1 0 ]
"2464
[v _exract_sink_addr exract_sink_addr `(v  1 s 1 exract_sink_addr ]
"2487
[v _application application `T(v  1 e 1 0 ]
"56 D:\projects\xTendLoRa\LWmesh/app/app_src/circular_buffer.c
[v _CircularBufferInit CircularBufferInit `(v  1 e 1 0 ]
"71
[v _CircularBufferPushBack CircularBufferPushBack `(c  1 e 1 0 ]
"89
[v _CircularBufferPopFront CircularBufferPopFront `(c  1 e 1 0 ]
"128
[v _CircularBufferSize CircularBufferSize `(ui  1 e 2 0 ]
"137
[v _CircularBufferEmpty CircularBufferEmpty `T(a  1 e 1 0 ]
"28 D:\projects\xTendLoRa\LWmesh/app/app_src/crc.c
[v _crc16_app crc16_app `(us  1 e 2 0 ]
"74 D:\projects\xTendLoRa\LWmesh/app/app_src/EEPROM.c
[v _DATAEE_ReadByte_Platform DATAEE_ReadByte_Platform `(uc  1 e 1 0 ]
"113
[v _DATAEE_WriteByte_Platform DATAEE_WriteByte_Platform `(v  1 e 1 0 ]
"120
[v _sync_eeprom sync_eeprom `(v  1 e 1 0 ]
"196
[v _set_eeprom_sync set_eeprom_sync `(uc  1 e 1 0 ]
"28 D:\projects\xTendLoRa\LWmesh/hal/hal_src/Timers.c
[v _Timer0Handler Timer0Handler `(v  1 e 1 0 ]
"55
[v _get_timer0base get_timer0base `T(us  1 e 2 0 ]
"63
[v _set_timer0base set_timer0base `T(v  1 e 1 0 ]
"77 D:\projects\xTendLoRa\LWmesh/modbus/functions/mbfuncholding.c
[v _eMBFuncWriteHoldingRegister eMBFuncWriteHoldingRegister `(E16360  1 e 1 0 ]
"110
[v _eMBFuncWriteMultipleHoldingRegister eMBFuncWriteMultipleHoldingRegister `(E16360  1 e 1 0 ]
"170
[v _eMBFuncReadHoldingRegister eMBFuncReadHoldingRegister `(E16360  1 e 1 0 ]
"235
[v _eMBFuncReadWriteMultipleHoldingRegister eMBFuncReadWriteMultipleHoldingRegister `(E16360  1 e 1 0 ]
"117 D:\projects\xTendLoRa\LWmesh/modbus/functions/mbutils.c
[v _prveMBError2Exception prveMBError2Exception `(E16360  1 e 1 0 ]
"130 D:\projects\xTendLoRa\LWmesh/modbus/mb.c
[v _eMBInit eMBInit `(E17092  1 e 1 0 ]
"292
[v _eMBEnable eMBEnable `(E17092  1 e 1 0 ]
"310
[v _eMBDisable eMBDisable `(E17092  1 e 1 0 ]
"332
[v _eMBPoll eMBPoll `(E17092  1 e 1 0 ]
"32 D:\projects\xTendLoRa\LWmesh/modbus/port/portevent.c
[v _xMBPortEventInit xMBPortEventInit `(uc  1 e 1 0 ]
"39
[v _xMBPortEventPost xMBPortEventPost `(uc  1 e 1 0 ]
[v i2_xMBPortEventPost xMBPortEventPost `(uc  1 e 1 0 ]
"47
[v _xMBPortEventGet xMBPortEventGet `(uc  1 e 1 0 ]
"42 D:\projects\xTendLoRa\LWmesh/modbus/port/portserial.c
[v _vMBPortSerialEnable vMBPortSerialEnable `(v  1 e 1 0 ]
"63
[v _xMBPortSerialInit xMBPortSerialInit `(uc  1 e 1 0 ]
"69
[v _xMBPortSerialPutByte xMBPortSerialPutByte `(uc  1 e 1 0 ]
"85
[v _xMBPortSerialGetByte xMBPortSerialGetByte `(uc  1 e 1 0 ]
"106
[v _prvvUARTTxReadyISR prvvUARTTxReadyISR `(v  1 e 1 0 ]
"117
[v _prvvUARTRxISR prvvUARTRxISR `(v  1 e 1 0 ]
"35 D:\projects\xTendLoRa\LWmesh/modbus/port/porttimer.c
[v _xMBPortTimersInit xMBPortTimersInit `(uc  1 e 1 0 ]
"49
[v _vMBPortTimersEnable vMBPortTimersEnable `(v  1 e 1 0 ]
"65
[v _vMBPortTimersDisable vMBPortTimersDisable `(v  1 e 1 0 ]
[v i2_vMBPortTimersDisable vMBPortTimersDisable `(v  1 e 1 0 ]
"80
[v _prvvTIMERExpiredISR prvvTIMERExpiredISR `(v  1 e 1 0 ]
"91
[v _vMBPortTimersDelay vMBPortTimersDelay `(v  1 e 1 0 ]
"85 D:\projects\xTendLoRa\LWmesh/modbus/rtu/mbcrc.c
[v _usMBCRC16 usMBCRC16 `(us  1 e 2 0 ]
"81 D:\projects\xTendLoRa\LWmesh/modbus/rtu/mbrtu.c
[v _eMBRTUInit eMBRTUInit `(E16392  1 e 1 0 ]
"126
[v _eMBRTUStart eMBRTUStart `(v  1 e 1 0 ]
"142
[v _eMBRTUStop eMBRTUStop `(v  1 e 1 0 ]
"151
[v _eMBRTUReceive eMBRTUReceive `(E16392  1 e 1 0 ]
"187
[v _eMBRTUSend eMBRTUSend `(E16392  1 e 1 0 ]
"226
[v _xMBRTUReceiveFSM xMBRTUReceiveFSM `(uc  1 e 1 0 ]
"286
[v _xMBRTUTransmitFSM xMBRTUTransmitFSM `(uc  1 e 1 0 ]
"324
[v _xMBRTUTimerT35Expired xMBRTUTimerT35Expired `(uc  1 e 1 0 ]
"70 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwk.c
[v _NWK_Init NWK_Init `(v  1 e 1 0 ]
"106
[v _NWK_SetAddr NWK_SetAddr `(v  1 e 1 0 ]
"116
[v _NWK_SetPanId NWK_SetPanId `(v  1 e 1 0 ]
"127
[v _NWK_OpenEndpoint NWK_OpenEndpoint `(v  1 e 1 0 ]
"196
[v _NWK_TaskHandler NWK_TaskHandler `(v  1 e 1 0 ]
"78 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkDataReq.c
[v _nwkDataReqInit nwkDataReqInit `(v  1 e 1 0 ]
"87
[v _NWK_DataReq NWK_DataReq `(v  1 e 1 0 ]
"111
[v _nwkDataReqSendFrame nwkDataReqSendFrame `(v  1 s 1 nwkDataReqSendFrame ]
"170
[v _nwkDataReqTxConf nwkDataReqTxConf `(v  1 s 1 nwkDataReqTxConf ]
"190
[v _nwkDataReqConfirm nwkDataReqConfirm `(v  1 s 1 nwkDataReqConfirm ]
"211
[v _nwkDataReqTaskHandler nwkDataReqTaskHandler `(v  1 e 1 0 ]
"70 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
[v _nwkFrameInit nwkFrameInit `(v  1 e 1 0 ]
"109 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkFrame.h
"99
"59
"67
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"80 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
"79 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkFrame.h
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
"80 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
"107 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkFrame.h
"109
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
"80 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
"115 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkFrame.h
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
"80 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v _nwkFrameAlloc nwkFrameAlloc `(*.39S4320  1 e 2 0 ]
"100
[v _nwkFrameFree nwkFrameFree `(v  1 e 1 0 ]
"109 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkFrame.h
"99
"59
"67
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"111 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
"79 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkFrame.h
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
"111 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
"107 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkFrame.h
"109
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
"111 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
"115 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkFrame.h
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
"111 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v _nwkFrameNext nwkFrameNext `(*.39S4320  1 e 2 0 ]
"131
[v _nwkFrameCommandInit nwkFrameCommandInit `(v  1 e 1 0 ]
"145
[v _nwkFramePayloadSize nwkFramePayloadSize `T(uc  1 e 1 0 ]
"70 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkGroup.c
[v _nwkGroupInit nwkGroupInit `(v  1 e 1 0 ]
"81
[v _NWK_GroupAdd NWK_GroupAdd `(a  1 e 1 0 ]
"101
[v _NWK_GroupIsMember NWK_GroupIsMember `(a  1 e 1 0 ]
"115
[v _nwkGroupSwitch nwkGroupSwitch `(a  1 s 1 nwkGroupSwitch ]
"81 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRoute.c
[v _nwkRouteInit nwkRouteInit `(v  1 e 1 0 ]
"64 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkRoute.h
[s S5116 NWK_RouteTableEntry_t 7 `uc 1 fixed 1 0 :1:0 
`uc 1 multicast 1 0 :1:1 
`uc 1 reserved 1 0 :2:2 
`uc 1 score 1 0 :4:4 
`us 1 dstAddr 2 1 `us 1 nextHopAddr 2 3 `uc 1 rank 1 5 `uc 1 lqi 1 6 ]
"93 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRoute.c
[v _NWK_RouteFindEntry NWK_RouteFindEntry `(*.39S5116  1 e 2 0 ]
"64 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkRoute.h
[s S5116 NWK_RouteTableEntry_t 7 `uc 1 fixed 1 0 :1:0 
`uc 1 multicast 1 0 :1:1 
`uc 1 reserved 1 0 :2:2 
`uc 1 score 1 0 :4:4 
`us 1 dstAddr 2 1 `us 1 nextHopAddr 2 3 `uc 1 rank 1 5 `uc 1 lqi 1 6 ]
"107 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRoute.c
[v _NWK_RouteNewEntry NWK_RouteNewEntry `(*.39S5116  1 e 2 0 ]
"136
[v _NWK_RouteFreeEntry NWK_RouteFreeEntry `(v  1 e 1 0 ]
"146
[v _NWK_RouteNextHop NWK_RouteNextHop `(us  1 e 2 0 ]
"185
[v _nwkRouteRemove nwkRouteRemove `(v  1 e 1 0 ]
"196
[v _nwkRouteFrameReceived nwkRouteFrameReceived `(v  1 e 1 0 ]
"246
[v _nwkRouteFrameSent nwkRouteFrameSent `(v  1 e 1 0 ]
"274
[v _nwkRoutePrepareTx nwkRoutePrepareTx `(v  1 e 1 0 ]
"309
[v _nwkRouteFrame nwkRouteFrame `(v  1 e 1 0 ]
"331
[v _nwkRouteSendRouteError nwkRouteSendRouteError `(v  1 s 1 nwkRouteSendRouteError ]
"357
[v _nwkRouteErrorReceived nwkRouteErrorReceived `(a  1 e 1 0 ]
"371
[v _nwkRouteNormalizeRanks nwkRouteNormalizeRanks `(v  1 s 1 nwkRouteNormalizeRanks ]
"381
[v _nwkIsRouter nwkIsRouter `(a  1 e 1 0 ]
"102 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRx.c
[v _nwkRxInit nwkRxInit `(v  1 e 1 0 ]
"116
[v _PHY_DataInd PHY_DataInd `(v  1 e 1 0 ]
"136
[v _nwkRxSendAck nwkRxSendAck `(v  1 s 1 nwkRxSendAck ]
"181
[v _nwkRxDuplicateRejectionTimerHandler nwkRxDuplicateRejectionTimerHandler `(v  1 s 1 nwkRxDuplicateRejectionTimerHandler ]
"200
[v _nwkRxRejectDuplicate nwkRxRejectDuplicate `(a  1 s 1 nwkRxRejectDuplicate ]
"257
[v _nwkRxServiceDataInd nwkRxServiceDataInd `(a  1 s 1 nwkRxServiceDataInd ]
"292
[v _nwkRxHandleReceivedFrame nwkRxHandleReceivedFrame `(v  1 s 1 nwkRxHandleReceivedFrame ]
"423
[v _nwkRxIndicateFrame nwkRxIndicateFrame `(a  1 s 1 nwkRxIndicateFrame ]
"453
[v _nwkRxHandleIndication nwkRxHandleIndication `(v  1 s 1 nwkRxHandleIndication ]
"483
[v _nwkRxTaskHandler nwkRxTaskHandler `(v  1 e 1 0 ]
"94 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkTx.c
[v _nwkTxInit nwkTxInit `(v  1 e 1 0 ]
"109
[v _nwkTxFrame nwkTxFrame `(v  1 e 1 0 ]
"159
[v _nwkTxBroadcastFrame nwkTxBroadcastFrame `(v  1 e 1 0 ]
"182
[v _nwkTxAckReceived nwkTxAckReceived `(a  1 e 1 0 ]
"205
[v _nwkTxAckWaitTimerHandler nwkTxAckWaitTimerHandler `(v  1 s 1 nwkTxAckWaitTimerHandler ]
"227
[v _nwkTxConfirm nwkTxConfirm `(v  1 e 1 0 ]
"244
[v _nwkTxDelayTimerHandler nwkTxDelayTimerHandler `(v  1 s 1 nwkTxDelayTimerHandler ]
"266
[v _nwkTxConvertPhyStatus nwkTxConvertPhyStatus `(uc  1 s 1 nwkTxConvertPhyStatus ]
"286
[v _PHY_DataConf PHY_DataConf `(v  1 e 1 0 ]
"297
[v _nwkTxTaskHandler nwkTxTaskHandler `(v  1 e 1 0 ]
"35 D:\projects\xTendLoRa\LWmesh/phy/phy_src/phy.c
[v _PHY_Init PHY_Init `(v  1 e 1 0 ]
"43
[v _PHY_SetChannel PHY_SetChannel `(v  1 e 1 0 ]
"47
[v _PHY_SetPanId PHY_SetPanId `(v  1 e 1 0 ]
"51
[v _PHY_SetShortAddr PHY_SetShortAddr `(v  1 e 1 0 ]
"59
[v _PHY_Sleep PHY_Sleep `(v  1 e 1 0 ]
"63
[v _PHY_Wakeup PHY_Wakeup `(v  1 e 1 0 ]
"67
[v _PHY_DataReq PHY_DataReq `(v  1 e 1 0 ]
"75
[v _PHY_TaskHandler PHY_TaskHandler `(v  1 e 1 0 ]
"79
[v _PHY_Set_Packet_Rssi_Threshold PHY_Set_Packet_Rssi_Threshold `T(v  1 e 1 0 ]
"83
[v _PHY_Get_Packet_Rssi_Threshold PHY_Get_Packet_Rssi_Threshold `T(c  1 e 1 0 ]
"87
[v _PHY_Get_Packet_Rssi_Threshold_Limits PHY_Get_Packet_Rssi_Threshold_Limits `T(v  1 e 1 0 ]
"34 D:\projects\xTendLoRa\LWmesh/phy/sx1276/sx1276_src/sx1276.c
[v _SX1276Read SX1276Read `(uc  1 s 1 SX1276Read ]
"47
[v _SX1276Write SX1276Write `(v  1 s 1 SX1276Write ]
"59
[v _SX1276ReadBuffer SX1276ReadBuffer `(v  1 s 1 SX1276ReadBuffer ]
"76
[v _SX1276WriteBuffer SX1276WriteBuffer `(v  1 s 1 SX1276WriteBuffer ]
"116
[v _idle idle `(v  1 e 1 0 ]
"139
[v _setTxPower setTxPower `(v  1 e 1 0 ]
"159
[v _setFrequency setFrequency `(ul  1 e 4 0 ]
"197
[v _setSpreadingFactor setSpreadingFactor `(v  1 e 1 0 ]
"222
[v _setSignalBandwidth setSignalBandwidth `(v  1 e 1 0 ]
"260
[v _getSpreadingFactor getSpreadingFactor `(ul  1 e 4 0 ]
"271
[v _getSignalBandwidth getSignalBandwidth `(ul  1 e 4 0 ]
"296
[v _setCodingRate4 setCodingRate4 `(v  1 e 1 0 ]
"315
[v _setPreambleLength setPreambleLength `(v  1 e 1 0 ]
"328
[v _setSyncWord setSyncWord `(v  1 e 1 0 ]
"350
[v _enableCrc enableCrc `(v  1 e 1 0 ]
"373
[v _explicitHeaderMode explicitHeaderMode `(v  1 e 1 0 ]
"387
[v _implicitHeaderMode implicitHeaderMode `(v  1 e 1 0 ]
"401
[v _receive receive `(v  1 e 1 0 ]
"443
[v _initRadio initRadio `(v  1 e 1 0 ]
"502
[v _cad cad `(uc  1 e 1 0 ]
"545
[v _start_radio_cad start_radio_cad `(v  1 e 1 0 ]
"598
[v _get_rssi get_rssi `(c  1 e 1 0 ]
"612
[v _get_lqi get_lqi `(uc  1 s 1 get_lqi ]
"625
[v _DIO0_Receive_ISR DIO0_Receive_ISR `(v  1 e 1 0 ]
"664
[v _sx1276_send sx1276_send `(v  1 s 1 sx1276_send ]
"710
[v _radio_engine radio_engine `(v  1 e 1 0 ]
"125 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_src/sx1280-hal.c
[v _SX1280HalWaitOnBusy SX1280HalWaitOnBusy `(v  1 e 1 0 ]
"130
[v _SX1280HalInit SX1280HalInit `(v  1 e 1 0 ]
"136
[v _SX1280HalIoIrqInit SX1280HalIoIrqInit `(v  1 e 1 0 ]
"154
[v _SX1280HalReset SX1280HalReset `(v  1 e 1 0 ]
"213
[v _SX1280HalWriteCommand SX1280HalWriteCommand `(v  1 e 1 0 ]
"236
[v _SX1280HalReadCommand SX1280HalReadCommand `(v  1 e 1 0 ]
"256
[v _SX1280HalWriteRegisters SX1280HalWriteRegisters `(v  1 e 1 0 ]
"276
[v _SX1280HalWriteRegister SX1280HalWriteRegister `(v  1 e 1 0 ]
"281
[v _SX1280HalReadRegisters SX1280HalReadRegisters `(v  1 e 1 0 ]
"304
[v _SX1280HalReadRegister SX1280HalReadRegister `(uc  1 e 1 0 ]
"311
[v _SX1280HalWriteBuffer SX1280HalWriteBuffer `(v  1 e 1 0 ]
"330
[v _SX1280HalReadBuffer SX1280HalReadBuffer `(v  1 e 1 0 ]
"351
[v _SX1280HalGetDioStatus SX1280HalGetDioStatus `(uc  1 e 1 0 ]
"76 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_src/sx1280.c
[v _SX1280complement2 SX1280complement2 `(l  1 e 4 0 ]
"86
[v _SX1280Init SX1280Init `(v  1 e 1 0 ]
"93
[v _SX1280SetRegistersDefault SX1280SetRegistersDefault `(v  1 e 1 0 ]
"101
[v _SX1280GetFirmwareVersion SX1280GetFirmwareVersion `(us  1 e 2 0 ]
"225 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/sx1280.h
"230
[s S7757 . 1 `uc 1 CpuBusy 1 0 :1:0 
`uc 1 DmaBusy 1 0 :1:1 
`uc 1 CmdStatus 1 0 :3:2 
`uc 1 ChipMode 1 0 :3:5 
]
"106 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_src/sx1280.c
[u S7762 . 1 `S7757 1 Fields 1 0 `uc 1 Value 1 0 ]
[v _SX1280GetStatus SX1280GetStatus `(S7762  1 e 1 0 ]
"115
[v _SX1280GetOpMode SX1280GetOpMode `(E16571  1 e 1 0 ]
"120
[v _SX1280SetSleep SX1280SetSleep `(v  1 e 1 0 ]
"131
[v _SX1280SetStandby SX1280SetStandby `(v  1 e 1 0 ]
"144
[v _SX1280SetFs SX1280SetFs `(v  1 e 1 0 ]
"150
[v _SX1280SetTx SX1280SetTx `(v  1 e 1 0 ]
"169
[v _SX1280SetRx SX1280SetRx `(v  1 e 1 0 ]
"188
[v _SX1280SetRxDutyCycle SX1280SetRxDutyCycle `(v  1 e 1 0 ]
"201
[v _SX1280SetCad SX1280SetCad `(v  1 e 1 0 ]
"207
[v _SX1280SetTxContinuousWave SX1280SetTxContinuousWave `(v  1 e 1 0 ]
"212
[v _SX1280SetTxContinuousPreamble SX1280SetTxContinuousPreamble `(v  1 e 1 0 ]
"217
[v _SX1280SetPacketType SX1280SetPacketType `(v  1 e 1 0 ]
"225
[v _SX1280GetPacketType SX1280GetPacketType `(E16588  1 e 1 0 ]
"233
[v _SX1280SetRfFrequency SX1280SetRfFrequency `(v  1 e 1 0 ]
"245
[v _SX1280SetTxParams SX1280SetTxParams `(v  1 e 1 0 ]
"256
[v _SX1280SetCadParams SX1280SetCadParams `(v  1 e 1 0 ]
"262
[v _SX1280SetBufferBaseAddresses SX1280SetBufferBaseAddresses `(v  1 e 1 0 ]
"271
[v _SX1280SetModulationParams SX1280SetModulationParams `(v  1 e 1 0 ]
"319
[v _SX1280SetPacketParams SX1280SetPacketParams `(v  1 e 1 0 ]
"386
[v _SX1280GetRxBufferStatus SX1280GetRxBufferStatus `(v  1 e 1 0 ]
"412
[v _SX1280GetPacketStatus SX1280GetPacketStatus `(v  1 e 1 0 ]
"504
[v _SX1280GetRssiInst SX1280GetRssiInst `(c  1 e 1 0 ]
"513
[v _SX1280SetDioIrqParams SX1280SetDioIrqParams `(v  1 e 1 0 ]
"528
[v _SX1280GetIrqStatus SX1280GetIrqStatus `(us  1 e 2 0 ]
"537
[v _SX1280ClearIrqStatus SX1280ClearIrqStatus `(v  1 e 1 0 ]
"546
[v _SX1280Calibrate SX1280Calibrate `(v  1 e 1 0 ]
"558
[v _SX1280SetRegulatorMode SX1280SetRegulatorMode `(v  1 e 1 0 ]
"563
[v _SX1280SetSaveContext SX1280SetSaveContext `(v  1 e 1 0 ]
"568
[v _SX1280SetAutoTx SX1280SetAutoTx `(v  1 e 1 0 ]
"578
[v _SX1280StopAutoTx SX1280StopAutoTx `(v  1 e 1 0 ]
"584
[v _SX1280SetAutoFS SX1280SetAutoFS `(v  1 e 1 0 ]
"589
[v _SX1280SetLongPreamble SX1280SetLongPreamble `(v  1 e 1 0 ]
"594
[v _SX1280SetPayload SX1280SetPayload `(v  1 e 1 0 ]
"599
[v _SX1280GetPayload SX1280GetPayload `(uc  1 e 1 0 ]
"612
[v _SX1280SendPayload SX1280SendPayload `(v  1 e 1 0 ]
"618
[v _SX1280SetSyncWord SX1280SetSyncWord `(uc  1 e 1 0 ]
"691
[v _SX1280SetSyncWordErrorTolerance SX1280SetSyncWordErrorTolerance `(v  1 e 1 0 ]
"697
[v _SX1280SetCrcSeed SX1280SetCrcSeed `(v  1 e 1 0 ]
"716
[v _SX1280SetBleAccessAddress SX1280SetBleAccessAddress `(v  1 e 1 0 ]
"724
[v _SX1280SetBleAdvertizerAccessAddress SX1280SetBleAdvertizerAccessAddress `(v  1 e 1 0 ]
"729
[v _SX1280SetCrcPolynomial SX1280SetCrcPolynomial `(v  1 e 1 0 ]
"748
[v _SX1280SetWhiteningSeed SX1280SetWhiteningSeed `(v  1 e 1 0 ]
"763
[v _SX1280EnableManualGain SX1280EnableManualGain `(v  1 e 1 0 ]
"769
[v _SX1280DisableManualGain SX1280DisableManualGain `(v  1 e 1 0 ]
"775
[v _SX1280SetManualGainValue SX1280SetManualGainValue `(v  1 e 1 0 ]
"780
[v _SX1280SetLNAGainSetting SX1280SetLNAGainSetting `(v  1 e 1 0 ]
"797
[v _SX1280SetRangingIdLength SX1280SetRangingIdLength `(v  1 e 1 0 ]
"810
[v _SX1280SetDeviceRangingAddress SX1280SetDeviceRangingAddress `(v  1 e 1 0 ]
"825
[v _SX1280SetRangingRequestAddress SX1280SetRangingRequestAddress `(v  1 e 1 0 ]
"840
[v _SX1280GetRangingResult SX1280GetRangingResult `(d  1 e 4 0 ]
"879
[v _SX1280GetRangingPowerDeltaThresholdIndicator SX1280GetRangingPowerDeltaThresholdIndicator `(uc  1 e 1 0 ]
"887
[v _SX1280SetRangingCalibration SX1280SetRangingCalibration `(v  1 e 1 0 ]
"901
[v _SX1280RangingClearFilterResult SX1280RangingClearFilterResult `(v  1 e 1 0 ]
"910
[v _SX1280RangingSetFilterNumSamples SX1280RangingSetFilterNumSamples `(v  1 e 1 0 ]
"946
[v _SX1280SetRangingRole SX1280SetRangingRole `(v  1 e 1 0 ]
"954
[v _SX1280GetFrequencyError SX1280GetFrequencyError `(d  1 e 4 0 ]
"983
[v _SX1280SetPollingMode SX1280SetPollingMode `(v  1 e 1 0 ]
"988
[v _SX1280GetLoRaBandwidth SX1280GetLoRaBandwidth `(l  1 e 4 0 ]
"1111
[v _SX1280SetInterruptMode SX1280SetInterruptMode `(v  1 e 1 0 ]
"1116
[v _SX1280OnDioIrq SX1280OnDioIrq `(v  1 e 1 0 ]
"1133
[v _SX1280ProcessIrqs SX1280ProcessIrqs `(v  1 e 1 0 ]
"58 D:\projects\xTendLoRa\LWmesh/sys/sys_src/sys.c
[v _SYS_Init SYS_Init `(v  1 e 1 0 ]
"67
[v _SYS_TaskHandler SYS_TaskHandler `(v  1 e 1 0 ]
"63 D:\projects\xTendLoRa\LWmesh/sys/sys_src/sysTimer.c
[v _SYS_TimerInit SYS_TimerInit `(v  1 e 1 0 ]
"70
[v _SYS_TimerStart SYS_TimerStart `(v  1 e 1 0 ]
"102
[v _SYS_TimerStarted SYS_TimerStarted `(a  1 e 1 0 ]
"112
[v _SYS_TimerTaskHandler SYS_TimerTaskHandler `(v  1 e 1 0 ]
"146
[v _placeTimer placeTimer `(v  1 s 1 placeTimer ]
"26 D:\projects\xTendLoRa\LWmesh/wdt/wdt_src/wdt.c
[v _start_loop_timer start_loop_timer `T(v  1 e 1 0 ]
"33
[v _stop_loop_timer stop_loop_timer `T(v  1 e 1 0 ]
"47
[v _get_loop_time get_loop_time `T(v  1 e 1 0 ]
"7 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\__lldiv.c
[v ___lldiv __lldiv `(ul  1 e 4 0 ]
"7 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\__strtoxl.c
[v ___strtoxl __strtoxl `(ul  1 e 4 0 ]
"7 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\_Exit.c
[v __Exit _Exit `(v  1 e 1 0 ]
[v i2__Exit _Exit `(v  1 e 1 0 ]
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\abort.c
[v _abort abort `(v  1 e 1 0 ]
[v i2_abort abort `(v  1 e 1 0 ]
"1 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\abs.c
[v _abs abs `(i  1 e 2 0 ]
[v i2_abs abs `(i  1 e 2 0 ]
"9 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
[v ___aodiv __aodiv `(o  1 e 8 0 ]
[v i2___aodiv __aodiv `(o  1 e 8 0 ]
"9 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
[v ___aomod __aomod `(o  1 e 8 0 ]
[v i2___aomod __aomod `(o  1 e 8 0 ]
"8 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\assert.c
[v ___assert_fail __assert_fail `(v  1 e 1 0 ]
[v i2___assert_fail __assert_fail `(v  1 e 1 0 ]
"17 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\atexit.c
[v ___funcs_on_exit __funcs_on_exit `(v  1 e 1 0 ]
[v i2___funcs_on_exit __funcs_on_exit `(v  1 e 1 0 ]
"27
[v ___cxa_atexit __cxa_atexit `(i  1 e 2 0 ]
"45
[v _call call `(v  1 s 1 call ]
[v i2_call call `(v  1 s 1 i2_call ]
"7 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
"72 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
[v _pad pad `(i  1 s 2 pad ]
[v i2_pad pad `(i  1 s 2 i2_pad ]
"287
[v _dtoa dtoa `(i  1 s 2 dtoa ]
[v i2_dtoa dtoa `(i  1 s 2 i2_dtoa ]
"568
[v _stoa stoa `(i  1 s 2 stoa ]
[v i2_stoa stoa `(i  1 s 2 i2_stoa ]
"692
[v _vfpfcnvrt vfpfcnvrt `(i  1 s 2 vfpfcnvrt ]
[v i2_vfpfcnvrt vfpfcnvrt `(i  1 s 2 i2_vfpfcnvrt ]
"1390
[v _vfprintf vfprintf `(i  1 e 2 0 ]
[v i2_vfprintf vfprintf `(i  1 e 2 0 ]
"8 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\exit.c
[v _exit exit `(v  1 e 1 0 ]
[v i2_exit exit `(v  1 e 1 0 ]
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fabsf.c
[v _fabsf fabsf `(f  1 e 4 0 ]
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
[v ___flge __flge `(b  1 e 0 0 ]
"15 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flneg.c
[v ___flneg __flneg `(d  1 e 4 0 ]
"62 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"43 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
[v ___fltol __fltol `(l  1 e 4 0 ]
"86 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"19 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"5 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\isalpha.c
[v _isalpha isalpha `(i  1 e 2 0 ]
"5 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\isdigit.c
[v _isdigit isdigit `(i  1 e 2 0 ]
"5 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\islower.c
[v _islower islower `(i  1 e 2 0 ]
"5 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\isspace.c
[v _isspace isspace `(i  1 e 2 0 ]
"7 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\llmod.c
[v ___llmod __llmod `(ul  1 e 4 0 ]
"7 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\memcpy.c
[v _memcpy memcpy `(*.39v  1 e 2 0 ]
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\memset.c
[v _memset memset `(*.39v  1 e 2 0 ]
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nanf.c
[v _nanf nanf `(f  1 e 4 0 ]
"8 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
[v _fputc fputc `(i  1 e 2 0 ]
[v i2_fputc fputc `(i  1 e 2 0 ]
"8 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
[v _fputs fputs `(i  1 e 2 0 ]
[v i2_fputs fputs `(i  1 e 2 0 ]
"52 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\powf.c
[v _powf powf `JJ(f  1 e 4 0 ]
"5 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\printf.c
[v _printf printf `(i  1 e 2 0 ]
[v i2_printf printf `(i  1 e 2 0 ]
"6 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\rand.c
[v _srand srand `(v  1 e 1 0 ]
"11
[v _rand rand `(i  1 e 2 0 ]
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\scalbnf.c
[v _scalbnf scalbnf `(f  1 e 4 0 ]
"10 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"22 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sqrtf.c
[v _sqrtf sqrtf `(f  1 e 4 0 ]
"3 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strchr.c
[v _strchr strchr `(*.39uc  1 e 2 0 ]
"5 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
[v _strlen strlen `(ui  1 e 2 0 ]
[v i2_strlen strlen `(ui  1 e 2 0 ]
"3 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strncmp.c
[v _strncmp strncmp `(i  1 e 2 0 ]
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strstr.c
[v _strstr strstr `(*.39uc  1 e 2 0 ]
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strtoul.c
[v _strtoul strtoul `(ul  1 e 4 0 ]
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\toupper.c
[v _toupper toupper `(i  1 e 2 0 ]
"15 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
[v i2___wmul __wmul `(ui  1 e 2 0 ]
"15 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"91 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul64.c
[v ___omul __omul `(uo  1 e 8 0 ]
"10 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
[v ___xxtofl __xxtofl `(d  1 e 4 0 ]
"50 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\main.c
[v _main main `(v  1 e 1 0 ]
"76 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/crc.c
[v _CRC_Initialize CRC_Initialize `(v  1 e 1 0 ]
"125
[v _CRC_8BitDataWrite CRC_8BitDataWrite `(a  1 e 1 0 ]
"138
[v _CRC_ReverseValue CRC_ReverseValue `(us  1 s 2 CRC_ReverseValue ]
"159
[v _CRC_CalculatedResultGet CRC_CalculatedResultGet `(us  1 e 2 0 ]
"52 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_Initialize INTERRUPT_Initialize `(v  1 e 1 0 ]
"78
[v _Default_ISR Default_ISR `IIH(v  1 e 1 0 ]
"50 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"64
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
"78
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
"59 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/memory.c
[v _FLASH_ReadByte FLASH_ReadByte `(uc  1 e 1 0 ]
"95
[v _FLASH_WriteBlock FLASH_WriteBlock `(c  1 e 1 0 ]
"146
[v _FLASH_EraseBlock FLASH_EraseBlock `(v  1 e 1 0 ]
"172
[v _DATAEE_WriteByte DATAEE_WriteByte `(v  1 e 1 0 ]
"194
[v _DATAEE_ReadByte DATAEE_ReadByte `(uc  1 e 1 0 ]
"212
[v _DIA_ReadByte DIA_ReadByte `(uc  1 e 1 0 ]
"55 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
"64 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/spi1.c
[v _SPI1_Initialize SPI1_Initialize `(v  1 e 1 0 ]
"100
[v _SPI1_ExchangeByte SPI1_ExchangeByte `(uc  1 e 1 0 ]
"108
[v _SPI1_ExchangeBlock SPI1_ExchangeBlock `(v  1 e 1 0 ]
"121
[v _SPI1_WriteBlock SPI1_WriteBlock `(v  1 e 1 0 ]
"130
[v _SPI1_ReadBlock SPI1_ReadBlock `(v  1 e 1 0 ]
"62 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/tmr0.c
[v _TMR0_Initialize TMR0_Initialize `(v  1 e 1 0 ]
"122
[v _TMR0_ISR TMR0_ISR `IIH(v  1 e 1 0 ]
"133
[v _TMR0_CallBack TMR0_CallBack `(v  1 e 1 0 ]
"143
[v _TMR0_SetInterruptHandler TMR0_SetInterruptHandler `(v  1 e 1 0 ]
"147
[v _TMR0_DefaultInterruptHandler TMR0_DefaultInterruptHandler `(v  1 e 1 0 ]
"65 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/tmr3.c
[v _TMR3_Initialize TMR3_Initialize `(v  1 e 1 0 ]
"100
[v _TMR3_StartTimer TMR3_StartTimer `(v  1 e 1 0 ]
"106
[v _TMR3_StopTimer TMR3_StopTimer `(v  1 e 1 0 ]
[v i2_TMR3_StopTimer TMR3_StopTimer `(v  1 e 1 0 ]
"128
[v _TMR3_WriteTimer TMR3_WriteTimer `(v  1 e 1 0 ]
[v i2_TMR3_WriteTimer TMR3_WriteTimer `(v  1 e 1 0 ]
"165
[v _TMR3_ISR TMR3_ISR `IIH(v  1 e 1 0 ]
"177
[v _TMR3_CallBack TMR3_CallBack `(v  1 e 1 0 ]
"186
[v _TMR3_SetInterruptHandler TMR3_SetInterruptHandler `(v  1 e 1 0 ]
"190
[v _TMR3_DefaultInterruptHandler TMR3_DefaultInterruptHandler `(v  1 e 1 0 ]
"63 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/tmr5.c
[v _TMR5_Initialize TMR5_Initialize `(v  1 e 1 0 ]
"92
[v _TMR5_StartTimer TMR5_StartTimer `(v  1 e 1 0 ]
"98
[v _TMR5_StopTimer TMR5_StopTimer `(v  1 e 1 0 ]
"104
[v _TMR5_ReadTimer TMR5_ReadTimer `(us  1 e 2 0 ]
"120
[v _TMR5_WriteTimer TMR5_WriteTimer `(v  1 e 1 0 ]
"87 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/uart1.c
[v _UART1_Initialize UART1_Initialize `(v  1 e 1 0 ]
"161
[v _UART1_is_rx_ready UART1_is_rx_ready `(a  1 e 1 0 ]
[v i2_UART1_is_rx_ready UART1_is_rx_ready `(a  1 e 1 0 ]
"166
[v _UART1_is_tx_ready UART1_is_tx_ready `(a  1 e 1 0 ]
"180
[v _UART1_Read UART1_Read `(uc  1 e 1 0 ]
[v i2_UART1_Read UART1_Read `(uc  1 e 1 0 ]
"202
[v _UART1_Write UART1_Write `(v  1 e 1 0 ]
[v i2_UART1_Write UART1_Write `(v  1 e 1 0 ]
"230
[v _putch putch `(v  1 e 1 0 ]
[v i2_putch putch `(v  1 e 1 0 ]
"235
[v _UART1_tx_vect_isr UART1_tx_vect_isr `IIH(v  1 e 1 0 ]
"243
[v _UART1_rx_vect_isr UART1_rx_vect_isr `IIH(v  1 e 1 0 ]
"253
[v _UART1_Transmit_ISR UART1_Transmit_ISR `(v  1 e 1 0 ]
"273
[v _UART1_Receive_ISR UART1_Receive_ISR `(v  1 e 1 0 ]
"297
[v _UART1_RxDataHandler UART1_RxDataHandler `(v  1 e 1 0 ]
"307
[v _UART1_DefaultFramingErrorHandler UART1_DefaultFramingErrorHandler `(v  1 e 1 0 ]
"309
[v _UART1_DefaultOverrunErrorHandler UART1_DefaultOverrunErrorHandler `(v  1 e 1 0 ]
"311
[v _UART1_DefaultErrorHandler UART1_DefaultErrorHandler `(v  1 e 1 0 ]
"315
[v _UART1_SetFramingErrorHandler UART1_SetFramingErrorHandler `(v  1 e 1 0 ]
"319
[v _UART1_SetOverrunErrorHandler UART1_SetOverrunErrorHandler `(v  1 e 1 0 ]
"323
[v _UART1_SetErrorHandler UART1_SetErrorHandler `(v  1 e 1 0 ]
"329
[v _UART1_SetRxInterruptHandler UART1_SetRxInterruptHandler `(v  1 e 1 0 ]
"333
[v _UART1_SetTxInterruptHandler UART1_SetTxInterruptHandler `(v  1 e 1 0 ]
"79 D:\projects\xTendLoRa\LWmesh/aes/aes_src/AES.c
[v _sbox sbox `C[256]uc  1 s 256 sbox ]
"98
[v _rsbox rsbox `C[256]uc  1 s 256 rsbox ]
"118
[v _Rcon Rcon `C[11]uc  1 s 11 Rcon ]
[s S193 eeprom_write_flags_type 2 `uc 1 flag_master 1 0 :1:0 
`uc 1 flag_bootload 1 0 :1:1 
`uc 1 flag_serial 1 0 :1:2 
`uc 1 flag_appkey 1 0 :1:3 
`uc 1 flag_netkey 1 0 :1:4 
`uc 1 flag_netid 1 0 :1:5 
`uc 1 flag_sink 1 0 :1:6 
`uc 1 flag_radio_ch 1 0 :1:7 
`uc 1 flag_tx_power 1 1 :1:0 
`uc 1 flag_rssi 1 1 :1:1 
`uc 1 flag_uart_parity 1 1 :1:2 
`uc 1 flag_uart_baud 1 1 :1:3 
`uc 1 flag_sf 1 1 :1:4 
`uc 1 flag_mbaddr 1 1 :1:5 
`uc 1 flag_good_rssi 1 1 :1:6 
`uc 1 resv 1 1 :1:7 
]
"123 D:\projects\xTendLoRa\LWmesh/app/app_inc/EEPROM.h
[v _eeprom_write_flags eeprom_write_flags `S193  1 e 2 0 ]
"79 D:\projects\xTendLoRa\LWmesh/app/app_inc\application.h
[v _current_baud_rate current_baud_rate `um  1 e 3 0 ]
"84
[v _uart_baud_rate uart_baud_rate `E16605  1 e 1 0 ]
"85
[v _uart_parity uart_parity `E16599  1 e 1 0 ]
"86
[v _curent_parity curent_parity `uc  1 e 1 0 ]
"87
[v _pan_id pan_id `us  1 e 2 0 ]
"106
[v _currentAddr0 currentAddr0 `uc  1 e 1 0 ]
[v _currentAddr1 currentAddr1 `uc  1 e 1 0 ]
[v _currentNetID currentNetID `uc  1 e 1 0 ]
"108
[v _sinkAddr0 sinkAddr0 `uc  1 e 1 0 ]
[v _sinkAddr1 sinkAddr1 `uc  1 e 1 0 ]
"109
[v _mcast_id mcast_id `us  1 e 2 0 ]
"111
[v _EUIDbyte EUIDbyte `[12]uc  1 e 12 0 ]
"113
[v _currentMode currentMode `uc  1 e 1 0 ]
"114
[v _msgIDCounter msgIDCounter `uc  1 e 1 0 ]
"117
[v _aes_key aes_key `[16]uc  1 e 16 0 ]
"118
[v _net_key net_key `[16]uc  1 e 16 0 ]
"126
[v _ATTimeoutTimer ATTimeoutTimer `VEus  1 e 2 0 ]
[s S224 NWK_DataReq_t 20 `*.39v 1 next 2 0 `*.39v 1 frame 2 2 `uc 1 state 1 4 `us 1 dstAddr 2 5 `uc 1 dstEndpoint 1 7 `uc 1 srcEndpoint 1 8 `uc 1 options 1 9 `uc 1 memberRadius 1 10 `uc 1 nonMemberRadius 1 11 `*.39uc 1 data 2 12 `uc 1 size 1 14 `*.38(v 1 confirm 3 15 `uc 1 status 1 18 `uc 1 control 1 19 ]
"165
[s S243 tx_buffer_t 133 `uc 1 retires 1 0 :2:0 
`uc 1 free 1 0 :1:2 
`uc 1 active 1 0 :1:3 
`uc 1 resv 1 0 :4:4 
`uc 1 backoff_timer 1 1 `uc 1 msgid 1 2 `S224 1 nwkDataReq 20 3 `[110]uc 1 payload 110 23 ]
[v _tx_buffer tx_buffer `[4]S243  1 e 532 0 ]
[s S252 NWK_DataInd_t 12 `us 1 srcAddr 2 0 `us 1 dstAddr 2 2 `uc 1 srcEndpoint 1 4 `uc 1 dstEndpoint 1 5 `uc 1 options 1 6 `*.39uc 1 data 2 7 `uc 1 size 1 9 `uc 1 lqi 1 10 `c 1 rssi 1 11 ]
"179
[s S262 rx_buffer_t 123 `uc 1 free 1 0 :1:0 
`uc 1 resv 1 0 :7:1 
`S252 1 rx_ind 12 1 `[110]uc 1 payload 110 13 ]
[v _rx_buffer rx_buffer `[8]S262  1 e 984 0 ]
"180
[v _rx_buffer_queue rx_buffer_queue `[8]uc  1 e 8 0 ]
[s S267 . 10 `*.39uc 1 buf 2 0 `ui 1 write_pos 2 2 `ui 1 read_pos 2 4 `ui 1 element_size 2 6 `ui 1 max_size 2 8 ]
"181
[v _rx_buffer_queue_context rx_buffer_queue_context `S267  1 e 10 0 ]
[s S273 msg_ack_t 4 `us 1 dest_addr 2 0 `uc 1 msgid 1 2 `a 1 status 1 3 ]
"189
[v _msg_ack_queue msg_ack_queue `[8]S273  1 e 32 0 ]
"190
[v _msg_ack_queue_context msg_ack_queue_context `S267  1 e 10 0 ]
"196
[v _uartmode uartmode `uc  1 e 1 0 ]
"197
[v _mb_rtu_addr mb_rtu_addr `uc  1 e 1 0 ]
"218
[v _atStateVar atStateVar `E16680  1 e 1 0 ]
"358
[v _reset_timer reset_timer `us  1 e 2 0 ]
"35 D:\projects\xTendLoRa\LWmesh/app/app_inc\led.h
[v _ledtimer ledtimer `VEus  1 e 2 0 ]
"29 D:\projects\xTendLoRa\LWmesh/app/app_inc\uart_default_control.h
[v _blen_sample_timer blen_sample_timer `us  1 e 2 0 ]
"34
[v _user_application_state user_application_state `E16866  1 e 1 0 ]
"54 D:\projects\xTendLoRa\LWmesh/app/app_src/application.c
[v _ascii_lut ascii_lut `C[16]uc  1 e 16 0 ]
"75
[v _read_only_mb_regs read_only_mb_regs `[17]us  1 s 34 read_only_mb_regs ]
"76
[v _write_only_mb_regs write_only_mb_regs `[18]us  1 s 36 write_only_mb_regs ]
"77
[v _read_write_mb_regs read_write_mb_regs `[33]us  1 s 66 read_write_mb_regs ]
"78
[v _tx_ctl_mb_regs tx_ctl_mb_regs `[59]us  1 s 118 tx_ctl_mb_regs ]
"79
[v _rx_ctl_mb_regs rx_ctl_mb_regs `[60]us  1 s 120 rx_ctl_mb_regs ]
"80
[v _write_only_mb_regs_update write_only_mb_regs_update `uc  1 s 1 write_only_mb_regs_update ]
"81
[v _read_write_mb_regs_update read_write_mb_regs_update `uc  1 s 1 read_write_mb_regs_update ]
"82
[v _tx_ctl_mb_regs_upadte tx_ctl_mb_regs_upadte `uc  1 s 1 tx_ctl_mb_regs_upadte ]
"83
[v _rx_ctl_mb_regs_upadte rx_ctl_mb_regs_upadte `uc  1 s 1 rx_ctl_mb_regs_upadte ]
"84
[v _need_reset need_reset `uc  1 s 1 need_reset ]
"30 D:\projects\xTendLoRa\LWmesh/app/app_src/uart_default_control.c
[v _uart_default_state_var uart_default_state_var `E16967  1 e 1 0 ]
"51 D:\projects\xTendLoRa\LWmesh/hal/hal_inc\Timers.h
[v _halTimerIrqCount halTimerIrqCount `VEus  1 e 2 0 ]
"52
[v _test_timer test_timer `VEus  1 e 2 0 ]
"62 D:\projects\xTendLoRa\LWmesh/modbus/mb.c
[v _ucMBAddress ucMBAddress `uc  1 s 1 ucMBAddress ]
"63
[v _eMBCurrentMode eMBCurrentMode `E16383  1 s 1 eMBCurrentMode ]
"70
[v _eMBState eMBState `E16498  1 s 1 eMBState ]
"75
[v _peMBFrameSendCur peMBFrameSendCur `*.38(E16392  1 s 3 peMBFrameSendCur ]
"76
[v _pvMBFrameStartCur pvMBFrameStartCur `*.38(v  1 s 3 pvMBFrameStartCur ]
"77
[v _pvMBFrameStopCur pvMBFrameStopCur `*.38(v  1 s 3 pvMBFrameStopCur ]
"78
[v _peMBFrameReceiveCur peMBFrameReceiveCur `*.38(E16392  1 s 3 peMBFrameReceiveCur ]
"79
[v _pvMBFrameCloseCur pvMBFrameCloseCur `*.38(v  1 s 3 pvMBFrameCloseCur ]
"85
[v _pxMBFrameCBByteReceived pxMBFrameCBByteReceived `*.38(uc  1 e 3 0 ]
"86
[v _pxMBFrameCBTransmitterEmpty pxMBFrameCBTransmitterEmpty `*.38(uc  1 e 3 0 ]
"87
[v _pxMBPortCBTimerExpired pxMBPortCBTimerExpired `*.38(uc  1 e 3 0 ]
[s S4004 . 4 `uc 1 ucFunctionCode 1 0 `*.38(E16360 1 pxHandler 3 1 ]
"95
[v _xFuncHandlers xFuncHandlers `[6]S4004  1 s 24 xFuncHandlers ]
"27 D:\projects\xTendLoRa\LWmesh/modbus/port/portevent.c
[v _eQueuedEvent eQueuedEvent `E16140  1 s 1 eQueuedEvent ]
"28
[v _xEventInQueue xEventInQueue `uc  1 s 1 xEventInQueue ]
"31 D:\projects\xTendLoRa\LWmesh/modbus/port/porttimer.c
[v _timerval timerval `us  1 s 2 timerval ]
"34 D:\projects\xTendLoRa\LWmesh/modbus/rtu/mbcrc.c
[v _aucCRCHi aucCRCHi `C[256]uc  1 s 256 aucCRCHi ]
"59
[v _aucCRCLo aucCRCLo `C[256]uc  1 s 256 aucCRCLo ]
"69 D:\projects\xTendLoRa\LWmesh/modbus/rtu/mbrtu.c
[v _eSndState eSndState `VEE16490  1 s 1 eSndState ]
"70
[v _eRcvState eRcvState `VEE16484  1 s 1 eRcvState ]
"72
[v _ucRTUBuf ucRTUBuf `VE[256]uc  1 e 256 0 ]
"74
[v _pucSndBufferCur pucSndBufferCur `*.39VEuc  1 s 2 pucSndBufferCur ]
"75
[v _usSndBufferCount usSndBufferCount `VEus  1 s 2 usSndBufferCount ]
"77
[v _usRcvBufferPos usRcvBufferPos `VEus  1 s 2 usRcvBufferPos ]
[s S4132 NwkIb_t 56 `us 1 addr 2 0 `us 1 panId 2 2 `uc 1 nwkSeqNum 1 4 `uc 1 macSeqNum 1 5 `[16]*.38(a 1 endpoint 48 6 `us 1 lock 2 54 ]
"63 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwk.c
[v _nwkIb nwkIb `S4132  1 e 56 0 ]
"71 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkDataReq.c
[v _nwkDataReqQueue nwkDataReqQueue `*.39S224  1 s 2 nwkDataReqQueue ]
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"63 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v _nwkFrameFrames nwkFrameFrames `[16]S4320  1 s 2224 nwkFrameFrames ]
"63 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkGroup.c
[v _nwkGroups nwkGroups `[10]us  1 s 20 nwkGroups ]
[s S5116 NWK_RouteTableEntry_t 7 `uc 1 fixed 1 0 :1:0 
`uc 1 multicast 1 0 :1:1 
`uc 1 reserved 1 0 :2:2 
`uc 1 score 1 0 :4:4 
`us 1 dstAddr 2 1 `us 1 nextHopAddr 2 3 `uc 1 rank 1 5 `uc 1 lqi 1 6 ]
"73 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRoute.c
[v _nwkRouteTable nwkRouteTable `[32]S5116  1 s 224 nwkRouteTable ]
"74
[v _nwk_RoutingEnabled nwk_RoutingEnabled `a  1 s 1 nwk_RoutingEnabled ]
[s S5733 NwkDuplicateRejectionEntry_t 5 `us 1 src 2 0 `uc 1 seq 1 2 `uc 1 mask 1 3 `uc 1 ttl 1 4 ]
"93 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRx.c
[v _nwkRxDuplicateRejectionTable nwkRxDuplicateRejectionTable `[32]S5733  1 s 160 nwkRxDuplicateRejectionTable ]
"94
[v _nwkRxAckControl nwkRxAckControl `uc  1 s 1 nwkRxAckControl ]
"95
[s S5742 SYS_Timer_t 14 `*.39S5742 1 next 2 0 `ul 1 timeout 4 2 `ul 1 interval 4 6 `E16339 1 mode 1 10 `*.38(v 1 handler 3 11 ]
[v _nwkRxDuplicateRejectionTimer nwkRxDuplicateRejectionTimer `S5742  1 s 14 nwkRxDuplicateRejectionTimer ]
"85 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkTx.c
[v _nwkTxPhyActiveFrame nwkTxPhyActiveFrame `*.39S4320  1 s 2 nwkTxPhyActiveFrame ]
"86
[v _nwkTxAckWaitTimer nwkTxAckWaitTimer `S5742  1 s 14 nwkTxAckWaitTimer ]
"87
[v _nwkTxDelayTimer nwkTxDelayTimer `S5742  1 s 14 nwkTxDelayTimer ]
"42 D:\projects\xTendLoRa\LWmesh/phy/sx1276/sx1276_inc\sx1276.h
[v __implicitHeaderMode _implicitHeaderMode `uc  1 e 1 0 ]
"43
[v _symbolDuration symbolDuration `ul  1 e 4 0 ]
"44
[v __packetIndex _packetIndex `uc  1 e 1 0 ]
"45
[v __cadBackoffTimer _cadBackoffTimer `VEus  1 e 2 0 ]
[v _cadTimeOut cadTimeOut `VEus  1 e 2 0 ]
"46
[v _cadDone cadDone `uc  1 e 1 0 ]
[v _cadCounter cadCounter `uc  1 e 1 0 ]
[v _need_radio_reset need_radio_reset `uc  1 e 1 0 ]
"48
[v _packetRSSI packetRSSI `c  1 e 1 0 ]
[v _SNR SNR `c  1 e 1 0 ]
"49
[v _txTimeOut txTimeOut `VEus  1 e 2 0 ]
"50
[v _current_sf current_sf `uc  1 e 1 0 ]
"53
[v _channel channel `uc  1 e 1 0 ]
"63
[v _fhssList fhssList `C[10]ul  1 e 40 0 ]
"69
[v _fhssdebug fhssdebug `VEuc  1 e 1 0 ]
"72
[v _RSSITarget RSSITarget `c  1 e 1 0 ]
"75
[v _TXPower TXPower `uc  1 e 1 0 ]
"81
[v _rssi_debug rssi_debug `c  1 e 1 0 ]
"86
[v _phyRxBuffer phyRxBuffer `[128]uc  1 e 128 0 ]
"87
[v _phyTxBuffer phyTxBuffer `[128]uc  1 e 128 0 ]
"88
[v _phyTxSize phyTxSize `uc  1 e 1 0 ]
"106
[v _radio_state_var radio_state_var `E16927  1 e 1 0 ]
"3 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/rangingCorrectionSF10BW0400.h
[v _RangingCorrectionSF10BW0400 RangingCorrectionSF10BW0400 `C[160]d  1 e 640 0 ]
[s S9081 . 41 `Cuc 1 order 1 0 `C[10]d 1 coefficients 40 1 ]
"148
[v _correctionRangingPolynomeSF10BW0400 correctionRangingPolynomeSF10BW0400 `CS9081  1 e 41 0 ]
"4 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/rangingCorrectionSF10BW0800.h
[v _RangingCorrectionSF10BW0800 RangingCorrectionSF10BW0800 `C[160]d  1 e 640 0 ]
"169
[v _correctionRangingPolynomeSF10BW0800 correctionRangingPolynomeSF10BW0800 `CS9081  1 e 41 0 ]
"4 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/rangingCorrectionSF10BW1600.h
[v _RangingCorrectionSF10BW1600 RangingCorrectionSF10BW1600 `C[160]d  1 e 640 0 ]
"169
[v _correctionRangingPolynomeSF10BW1600 correctionRangingPolynomeSF10BW1600 `CS9081  1 e 41 0 ]
"3 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/rangingCorrectionSF5BW0400.h
[v _RangingCorrectionSF5BW0400 RangingCorrectionSF5BW0400 `C[160]d  1 e 640 0 ]
"148
[v _correctionRangingPolynomeSF5BW0400 correctionRangingPolynomeSF5BW0400 `CS9081  1 e 41 0 ]
"4 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/rangingCorrectionSF5BW0800.h
[v _RangingCorrectionSF5BW0800 RangingCorrectionSF5BW0800 `C[160]d  1 e 640 0 ]
"169
[v _correctionRangingPolynomeSF5BW0800 correctionRangingPolynomeSF5BW0800 `CS9081  1 e 41 0 ]
"4 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/rangingCorrectionSF5BW1600.h
[v _RangingCorrectionSF5BW1600 RangingCorrectionSF5BW1600 `C[160]d  1 e 640 0 ]
"169
[v _correctionRangingPolynomeSF5BW1600 correctionRangingPolynomeSF5BW1600 `CS9081  1 e 41 0 ]
"3 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/rangingCorrectionSF6BW0400.h
[v _RangingCorrectionSF6BW0400 RangingCorrectionSF6BW0400 `C[160]d  1 e 640 0 ]
"148
[v _correctionRangingPolynomeSF6BW0400 correctionRangingPolynomeSF6BW0400 `CS9081  1 e 41 0 ]
"4 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/rangingCorrectionSF6BW0800.h
[v _RangingCorrectionSF6BW0800 RangingCorrectionSF6BW0800 `C[160]d  1 e 640 0 ]
"169
[v _correctionRangingPolynomeSF6BW0800 correctionRangingPolynomeSF6BW0800 `CS9081  1 e 41 0 ]
"4 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/rangingCorrectionSF6BW1600.h
[v _RangingCorrectionSF6BW1600 RangingCorrectionSF6BW1600 `C[160]d  1 e 640 0 ]
"169
[v _correctionRangingPolynomeSF6BW1600 correctionRangingPolynomeSF6BW1600 `CS9081  1 e 41 0 ]
"3 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/rangingCorrectionSF7BW0400.h
[v _RangingCorrectionSF7BW0400 RangingCorrectionSF7BW0400 `C[160]d  1 e 640 0 ]
"148
[v _correctionRangingPolynomeSF7BW0400 correctionRangingPolynomeSF7BW0400 `CS9081  1 e 41 0 ]
"4 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/rangingCorrectionSF7BW0800.h
[v _RangingCorrectionSF7BW0800 RangingCorrectionSF7BW0800 `C[160]d  1 e 640 0 ]
"169
[v _correctionRangingPolynomeSF7BW0800 correctionRangingPolynomeSF7BW0800 `CS9081  1 e 41 0 ]
"4 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/rangingCorrectionSF7BW1600.h
[v _RangingCorrectionSF7BW1600 RangingCorrectionSF7BW1600 `C[160]d  1 e 640 0 ]
"169
[v _correctionRangingPolynomeSF7BW1600 correctionRangingPolynomeSF7BW1600 `CS9081  1 e 41 0 ]
"3 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/rangingCorrectionSF8BW0400.h
[v _RangingCorrectionSF8BW0400 RangingCorrectionSF8BW0400 `C[160]d  1 e 640 0 ]
"148
[v _correctionRangingPolynomeSF8BW0400 correctionRangingPolynomeSF8BW0400 `CS9081  1 e 41 0 ]
"4 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/rangingCorrectionSF8BW0800.h
[v _RangingCorrectionSF8BW0800 RangingCorrectionSF8BW0800 `C[160]d  1 e 640 0 ]
"169
[v _correctionRangingPolynomeSF8BW0800 correctionRangingPolynomeSF8BW0800 `CS9081  1 e 41 0 ]
"4 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/rangingCorrectionSF8BW1600.h
[v _RangingCorrectionSF8BW1600 RangingCorrectionSF8BW1600 `C[160]d  1 e 640 0 ]
"169
[v _correctionRangingPolynomeSF8BW1600 correctionRangingPolynomeSF8BW1600 `CS9081  1 e 41 0 ]
"3 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/rangingCorrectionSF9BW0400.h
[v _RangingCorrectionSF9BW0400 RangingCorrectionSF9BW0400 `C[160]d  1 e 640 0 ]
"148
[v _correctionRangingPolynomeSF9BW0400 correctionRangingPolynomeSF9BW0400 `CS9081  1 e 41 0 ]
"4 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/rangingCorrectionSF9BW0800.h
[v _RangingCorrectionSF9BW0800 RangingCorrectionSF9BW0800 `C[160]d  1 e 640 0 ]
"169
[v _correctionRangingPolynomeSF9BW0800 correctionRangingPolynomeSF9BW0800 `CS9081  1 e 41 0 ]
"4 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc/rangingCorrectionSF9BW1600.h
[v _RangingCorrectionSF9BW1600 RangingCorrectionSF9BW1600 `C[160]d  1 e 640 0 ]
"169
[v _correctionRangingPolynomeSF9BW1600 correctionRangingPolynomeSF9BW1600 `CS9081  1 e 41 0 ]
"39 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_inc\rangingcorrection.h
[v _RangingCorrectionPerSfBwGain RangingCorrectionPerSfBwGain `[6][3]*.32Cd  1 e 36 0 ]
"48
[v _RangingCorrectionPolynomesPerSfBw RangingCorrectionPolynomesPerSfBw `[6][3]*.32CS9081  1 e 36 0 ]
"116 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_src/sx1280-hal.c
[v _halTxBuffer halTxBuffer `[127]uc  1 s 127 halTxBuffer ]
[s S9084 . 3 `us 1 Addr 2 0 `uc 1 Value 1 2 ]
"40 D:\projects\xTendLoRa\LWmesh/phy/sx1280/sx1280_src/sx1280.c
[v _RadioRegsInit RadioRegsInit `C[1]S9084  1 e 3 0 ]
"45
[v _OperatingMode OperatingMode `E648  1 s 1 OperatingMode ]
"50
[v _PacketType PacketType `E665  1 s 1 PacketType ]
"55
[v _LoRaBandwidth LoRaBandwidth `E753  1 s 1 LoRaBandwidth ]
"60
[v _PollingMode PollingMode `a  1 s 1 PollingMode ]
"65
[v _DioIrq DioIrq `[1]*.38(v  1 e 3 0 ]
"72
[v _IrqState IrqState `a  1 s 1 IrqState ]
[s S7733 . 27 `*.38(v 1 txDone 3 0 `*.38(v 1 rxDone 3 3 `*.38(v 1 rxSyncWordDone 3 6 `*.38(v 1 rxHeaderDone 3 9 `*.38(v 1 txTimeout 3 12 `*.38(v 1 rxTimeout 3 15 `*.38(v 1 rxError 3 18 `*.38(v 1 rangingDone 3 21 `*.38(v 1 cadDone 3 24 ]
"74
[v _RadioCallbacks RadioCallbacks `*.2S7733  1 s 2 RadioCallbacks ]
"57 D:\projects\xTendLoRa\LWmesh/sys/sys_src/sysTimer.c
[v _timers timers `*.39S5742  1 s 2 timers ]
"23 D:\projects\xTendLoRa\LWmesh/wdt/wdt_src/wdt.c
[v _min_loop_time min_loop_time `us  1 s 2 min_loop_time ]
[v _max_loop_time max_loop_time `us  1 s 2 max_loop_time ]
"1309 C:\Program Files\Microchip\xc8\v2.31\pic\include\proc\pic18f47k42.h
[v _CRCDATL CRCDATL `VEuc  1 e 1 @14688 ]
"1371
[v _CRCDATH CRCDATH `VEuc  1 e 1 @14689 ]
"1440
[v _CRCACCL CRCACCL `VEuc  1 e 1 @14690 ]
"1502
[v _CRCACCH CRCACCH `VEuc  1 e 1 @14691 ]
"1702
[v _CRCXORL CRCXORL `VEuc  1 e 1 @14694 ]
"1759
[v _CRCXORH CRCXORH `VEuc  1 e 1 @14695 ]
"1821
[v _CRCCON0 CRCCON0 `VEuc  1 e 1 @14696 ]
[s S1194 . 1 `uc 1 FULL 1 0 :1:0 
`uc 1 SHIFTM 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ACCM 1 0 :1:4 
`uc 1 BUSY 1 0 :1:5 
`uc 1 CRCGO 1 0 :1:6 
`uc 1 EN 1 0 :1:7 
]
"1841
[s S1202 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CRCEN 1 0 :1:7 
]
[u S1205 . 1 `S1194 1 . 1 0 `S1202 1 . 1 0 ]
[v _CRCCON0bits CRCCON0bits `VES1205  1 e 1 @14696 ]
"1881
[v _CRCCON1 CRCCON1 `VEuc  1 e 1 @14697 ]
[s S3139 . 1 `uc 1 PLEN 1 0 :4:0 
`uc 1 DLEN 1 0 :4:4 
]
"1902
[s S3142 . 1 `uc 1 PLEN0 1 0 :1:0 
`uc 1 PLEN1 1 0 :1:1 
`uc 1 PLEN2 1 0 :1:2 
`uc 1 PLEN3 1 0 :1:3 
`uc 1 DLEN0 1 0 :1:4 
`uc 1 DLEN1 1 0 :1:5 
`uc 1 DLEN2 1 0 :1:6 
`uc 1 DLEN3 1 0 :1:7 
]
[u S3151 . 1 `S3139 1 . 1 0 `S3142 1 . 1 0 ]
[v _CRCCON1bits CRCCON1bits `VES3151  1 e 1 @14697 ]
"1966
[v _SCANLADRL SCANLADRL `VEuc  1 e 1 @14710 ]
"2094
[v _SCANLADRH SCANLADRH `VEuc  1 e 1 @14711 ]
"2222
[v _SCANLADRU SCANLADRU `VEuc  1 e 1 @14712 ]
"2335
[v _SCANHADRL SCANHADRL `VEuc  1 e 1 @14713 ]
"2463
[v _SCANHADRH SCANHADRH `VEuc  1 e 1 @14714 ]
"2591
[v _SCANHADRU SCANHADRU `VEuc  1 e 1 @14715 ]
"2695
[v _SCANCON0 SCANCON0 `VEuc  1 e 1 @14716 ]
[s S3196 . 1 `uc 1 BUSY 1 0 :1:0 
`uc 1 BURSTMD 1 0 :1:1 
`uc 1 MREG 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 SGO 1 0 :1:5 
`uc 1 TRIGEN 1 0 :1:6 
`uc 1 EN 1 0 :1:7 
]
"2711
[u S3204 . 1 `S3196 1 . 1 0 ]
[v _SCANCON0bits SCANCON0bits `VES3204  1 e 1 @14716 ]
"2746
[v _SCANTRIG SCANTRIG `VEuc  1 e 1 @14717 ]
[s S2765 . 1 `uc 1 I2C1TXIP 1 0 :1:0 
`uc 1 I2C1IP 1 0 :1:1 
`uc 1 I2C1EIP 1 0 :1:2 
`uc 1 U1RXIP 1 0 :1:3 
`uc 1 U1TXIP 1 0 :1:4 
`uc 1 U1EIP 1 0 :1:5 
`uc 1 U1IP 1 0 :1:6 
`uc 1 TMR0IP 1 0 :1:7 
]
"2969
[u S2774 . 1 `S2765 1 . 1 0 ]
[v _IPR3bits IPR3bits `VES2774  1 e 1 @14723 ]
[s S2786 . 1 `uc 1 I2C2IP 1 0 :1:0 
`uc 1 I2C2EIP 1 0 :1:1 
`uc 1 U2RXIP 1 0 :1:2 
`uc 1 U2TXIP 1 0 :1:3 
`uc 1 U2EIP 1 0 :1:4 
`uc 1 U2IP 1 0 :1:5 
`uc 1 TMR3IP 1 0 :1:6 
`uc 1 TMR3GIP 1 0 :1:7 
]
"3150
[u S2795 . 1 `S2786 1 . 1 0 ]
[v _IPR6bits IPR6bits `VES2795  1 e 1 @14726 ]
[s S2189 . 1 `uc 1 I2C1TXIE 1 0 :1:0 
`uc 1 I2C1IE 1 0 :1:1 
`uc 1 I2C1EIE 1 0 :1:2 
`uc 1 U1RXIE 1 0 :1:3 
`uc 1 U1TXIE 1 0 :1:4 
`uc 1 U1EIE 1 0 :1:5 
`uc 1 U1IE 1 0 :1:6 
`uc 1 TMR0IE 1 0 :1:7 
]
"3534
[u S2198 . 1 `S2189 1 . 1 0 ]
[v _PIE3bits PIE3bits `VES2198  1 e 1 @14739 ]
[s S3281 . 1 `uc 1 I2C2IE 1 0 :1:0 
`uc 1 I2C2EIE 1 0 :1:1 
`uc 1 U2RXIE 1 0 :1:2 
`uc 1 U2TXIE 1 0 :1:3 
`uc 1 U2EIE 1 0 :1:4 
`uc 1 U2IE 1 0 :1:5 
`uc 1 TMR3IE 1 0 :1:6 
`uc 1 TMR3GIE 1 0 :1:7 
]
"3715
[u S3290 . 1 `S3281 1 . 1 0 ]
[v _PIE6bits PIE6bits `VES3290  1 e 1 @14742 ]
[s S2661 . 1 `uc 1 SWIF 1 0 :1:0 
`uc 1 HLVDIF 1 0 :1:1 
`uc 1 OSFIF 1 0 :1:2 
`uc 1 CSWIF 1 0 :1:3 
`uc 1 NVMIF 1 0 :1:4 
`uc 1 SCANIF 1 0 :1:5 
`uc 1 CRCIF 1 0 :1:6 
`uc 1 IOCIF 1 0 :1:7 
]
"3913
[u S2670 . 1 `S2661 1 . 1 0 ]
[v _PIR0bits PIR0bits `VES2670  1 e 1 @14752 ]
[s S2368 . 1 `uc 1 DMA1SCNTIF 1 0 :1:0 
`uc 1 DMA1DCNTIF 1 0 :1:1 
`uc 1 DMA1ORIF 1 0 :1:2 
`uc 1 DMA1AIF 1 0 :1:3 
`uc 1 SPI1RXIF 1 0 :1:4 
`uc 1 SPI1TXIF 1 0 :1:5 
`uc 1 SPI1IF 1 0 :1:6 
`uc 1 I2C1RXIF 1 0 :1:7 
]
"4037
[u S2377 . 1 `S2368 1 . 1 0 ]
[v _PIR2bits PIR2bits `VES2377  1 e 1 @14754 ]
[s S2443 . 1 `uc 1 I2C1TXIF 1 0 :1:0 
`uc 1 I2C1IF 1 0 :1:1 
`uc 1 I2C1EIF 1 0 :1:2 
`uc 1 U1RXIF 1 0 :1:3 
`uc 1 U1TXIF 1 0 :1:4 
`uc 1 U1EIF 1 0 :1:5 
`uc 1 U1IF 1 0 :1:6 
`uc 1 TMR0IF 1 0 :1:7 
]
"4099
[u S2452 . 1 `S2443 1 . 1 0 ]
[v _PIR3bits PIR3bits `VES2452  1 e 1 @14755 ]
[s S3260 . 1 `uc 1 I2C2IF 1 0 :1:0 
`uc 1 I2C2EIF 1 0 :1:1 
`uc 1 U2RXIF 1 0 :1:2 
`uc 1 U2TXIF 1 0 :1:3 
`uc 1 U2EIF 1 0 :1:4 
`uc 1 U2IF 1 0 :1:5 
`uc 1 TMR3IF 1 0 :1:6 
`uc 1 TMR3GIF 1 0 :1:7 
]
"4280
[u S3269 . 1 `S3260 1 . 1 0 ]
[v _PIR6bits PIR6bits `VES3269  1 e 1 @14758 ]
[s S3476 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TMR5IF 1 0 :1:6 
`uc 1 TMR5GIF 1 0 :1:7 
]
"4382
[u S3480 . 1 `S3476 1 . 1 0 ]
[v _PIR8bits PIR8bits `VES3480  1 e 1 @14760 ]
"4461
[v _PMD0 PMD0 `VEuc  1 e 1 @14784 ]
"4523
[v _PMD1 PMD1 `VEuc  1 e 1 @14785 ]
"4585
[v _PMD2 PMD2 `VEuc  1 e 1 @14786 ]
"4630
[v _PMD3 PMD3 `VEuc  1 e 1 @14787 ]
"4692
[v _PMD4 PMD4 `VEuc  1 e 1 @14788 ]
"4725
[v _PMD5 PMD5 `VEuc  1 e 1 @14789 ]
"4770
[v _PMD6 PMD6 `VEuc  1 e 1 @14790 ]
"4820
[v _PMD7 PMD7 `VEuc  1 e 1 @14791 ]
"4959
[v _OSCCON1 OSCCON1 `VEuc  1 e 1 @14809 ]
"5099
[v _OSCCON3 OSCCON3 `VEuc  1 e 1 @14811 ]
"5251
[v _OSCEN OSCEN `VEuc  1 e 1 @14813 ]
"5302
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @14814 ]
"5406
[v _OSCFRQ OSCFRQ `VEuc  1 e 1 @14815 ]
"5486
[v _NVMADRL NVMADRL `VEuc  1 e 1 @14816 ]
"5614
[v _NVMADRH NVMADRH `VEuc  1 e 1 @14817 ]
"5670
[v _NVMDAT NVMDAT `VEuc  1 e 1 @14819 ]
[s S2568 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 REG 1 0 :2:6 
]
"5828
[s S2576 . 1 `uc 1 . 1 0 :6:0 
`uc 1 REG0 1 0 :1:6 
`uc 1 REG1 1 0 :1:7 
]
[s S2580 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NVMREG 1 0 :2:6 
]
[s S2583 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NVMREG0 1 0 :1:6 
`uc 1 NVMREG1 1 0 :1:7 
]
[u S2587 . 1 `S2568 1 . 1 0 `S2576 1 . 1 0 `S2580 1 . 1 0 `S2583 1 . 1 0 ]
[v _NVMCON1bits NVMCON1bits `VES2587  1 e 1 @14821 ]
"5888
[v _NVMCON2 NVMCON2 `VEuc  1 e 1 @14822 ]
"6668
[v _RB0PPS RB0PPS `VEuc  1 e 1 @14856 ]
"6718
[v _RB1PPS RB1PPS `VEuc  1 e 1 @14857 ]
"7168
[v _RC2PPS RC2PPS `VEuc  1 e 1 @14866 ]
"8018
[v _ANSELA ANSELA `VEuc  1 e 1 @14912 ]
"8080
[v _WPUA WPUA `VEuc  1 e 1 @14913 ]
"8142
[v _ODCONA ODCONA `VEuc  1 e 1 @14914 ]
"8204
[v _SLRCONA SLRCONA `VEuc  1 e 1 @14915 ]
"8266
[v _INLVLA INLVLA `VEuc  1 e 1 @14916 ]
"8514
[v _ANSELB ANSELB `VEuc  1 e 1 @14928 ]
"8576
[v _WPUB WPUB `VEuc  1 e 1 @14929 ]
"8638
[v _ODCONB ODCONB `VEuc  1 e 1 @14930 ]
"8700
[v _SLRCONB SLRCONB `VEuc  1 e 1 @14931 ]
"8762
[v _INLVLB INLVLB `VEuc  1 e 1 @14932 ]
"9010
[v _RB1I2C RB1I2C `VEuc  1 e 1 @14938 ]
"9118
[v _RB2I2C RB2I2C `VEuc  1 e 1 @14939 ]
"9226
[v _ANSELC ANSELC `VEuc  1 e 1 @14944 ]
"9288
[v _WPUC WPUC `VEuc  1 e 1 @14945 ]
"9350
[v _ODCONC ODCONC `VEuc  1 e 1 @14946 ]
"9412
[v _SLRCONC SLRCONC `VEuc  1 e 1 @14947 ]
"9474
[v _INLVLC INLVLC `VEuc  1 e 1 @14948 ]
"9722
[v _RC3I2C RC3I2C `VEuc  1 e 1 @14954 ]
"9830
[v _RC4I2C RC4I2C `VEuc  1 e 1 @14955 ]
"9938
[v _ANSELD ANSELD `VEuc  1 e 1 @14960 ]
"10000
[v _WPUD WPUD `VEuc  1 e 1 @14961 ]
"10062
[v _ODCOND ODCOND `VEuc  1 e 1 @14962 ]
"10124
[v _SLRCOND SLRCOND `VEuc  1 e 1 @14963 ]
"10186
[v _INLVLD INLVLD `VEuc  1 e 1 @14964 ]
"10248
[v _RD0I2C RD0I2C `VEuc  1 e 1 @14970 ]
"10356
[v _RD1I2C RD1I2C `VEuc  1 e 1 @14971 ]
"10464
[v _ANSELE ANSELE `VEuc  1 e 1 @14976 ]
"10496
[v _WPUE WPUE `VEuc  1 e 1 @14977 ]
"10534
[v _ODCONE ODCONE `VEuc  1 e 1 @14978 ]
"10566
[v _SLRCONE SLRCONE `VEuc  1 e 1 @14979 ]
"10598
[v _INLVLE INLVLE `VEuc  1 e 1 @14980 ]
"11319
[v _SPI1SCKPPS SPI1SCKPPS `VEuc  1 e 1 @15070 ]
"11339
[v _SPI1SDIPPS SPI1SDIPPS `VEuc  1 e 1 @15071 ]
"11459
[v _U1RXPPS U1RXPPS `VEuc  1 e 1 @15077 ]
"22033
[v _SPI1RXB SPI1RXB `VEuc  1 e 1 @15632 ]
"22103
[v _SPI1TXB SPI1TXB `VEuc  1 e 1 @15633 ]
"22180
[v _SPI1TCNTL SPI1TCNTL `VEuc  1 e 1 @15634 ]
"22220
[v _SPI1CON0 SPI1CON0 `VEuc  1 e 1 @15636 ]
[s S2338 . 1 `uc 1 BMODE 1 0 :1:0 
`uc 1 MST 1 0 :1:1 
`uc 1 LSBF 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 EN 1 0 :1:7 
]
"22241
[s S2344 . 1 `uc 1 SPI1BMODE 1 0 :1:0 
`uc 1 SPI1MST 1 0 :1:1 
`uc 1 SPI1LSBF 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 SPI1SPIEN 1 0 :1:7 
]
[u S2350 . 1 `S2338 1 . 1 0 `S2344 1 . 1 0 ]
[v _SPI1CON0bits SPI1CON0bits `VES2350  1 e 1 @15636 ]
"22286
[v _SPI1CON1 SPI1CON1 `VEuc  1 e 1 @15637 ]
"22388
[v _SPI1CON2 SPI1CON2 `VEuc  1 e 1 @15638 ]
"22588
[v _SPI1BAUD SPI1BAUD `VEuc  1 e 1 @15641 ]
"22842
[v _SPI1CLK SPI1CLK `VEuc  1 e 1 @15644 ]
"25894
[v _U1RXB U1RXB `VEuc  1 e 1 @15848 ]
"25952
[v _U1TXB U1TXB `VEuc  1 e 1 @15850 ]
"26017
[v _U1P1L U1P1L `VEuc  1 e 1 @15852 ]
"26037
[v _U1P1H U1P1H `VEuc  1 e 1 @15853 ]
"26064
[v _U1P2L U1P2L `VEuc  1 e 1 @15854 ]
"26084
[v _U1P2H U1P2H `VEuc  1 e 1 @15855 ]
"26111
[v _U1P3L U1P3L `VEuc  1 e 1 @15856 ]
"26131
[v _U1P3H U1P3H `VEuc  1 e 1 @15857 ]
"26151
[v _U1CON0 U1CON0 `VEuc  1 e 1 @15858 ]
"26267
[v _U1CON1 U1CON1 `VEuc  1 e 1 @15859 ]
"26347
[v _U1CON2 U1CON2 `VEuc  1 e 1 @15860 ]
"26496
[v _U1BRGL U1BRGL `VEuc  1 e 1 @15861 ]
"26516
[v _U1BRGH U1BRGH `VEuc  1 e 1 @15862 ]
"26536
[v _U1FIFO U1FIFO `VEuc  1 e 1 @15863 ]
"26666
[v _U1UIR U1UIR `VEuc  1 e 1 @15864 ]
"26722
[v _U1ERRIR U1ERRIR `VEuc  1 e 1 @15865 ]
[s S508 . 1 `uc 1 TXCIF 1 0 :1:0 
`uc 1 RXFOIF 1 0 :1:1 
`uc 1 RXBKIF 1 0 :1:2 
`uc 1 FERIF 1 0 :1:3 
`uc 1 CERIF 1 0 :1:4 
`uc 1 ABDOVF 1 0 :1:5 
`uc 1 PERIF 1 0 :1:6 
`uc 1 TXMTIF 1 0 :1:7 
]
"26749
[s S517 . 1 `uc 1 U1TXCIF 1 0 :1:0 
`uc 1 U1RXFOIF 1 0 :1:1 
`uc 1 U1RXBKIF 1 0 :1:2 
`uc 1 U1FERIF 1 0 :1:3 
`uc 1 U1CERIF 1 0 :1:4 
`uc 1 U1ABDOVF 1 0 :1:5 
`uc 1 U1PERIF 1 0 :1:6 
`uc 1 U1TXMTIF 1 0 :1:7 
]
[u S526 . 1 `S508 1 . 1 0 `S517 1 . 1 0 ]
[v _U1ERRIRbits U1ERRIRbits `VES526  1 e 1 @15865 ]
"26834
[v _U1ERRIE U1ERRIE `VEuc  1 e 1 @15866 ]
"40402
[v _TMR5L TMR5L `VEuc  1 e 1 @16280 ]
"40472
[v _TMR5H TMR5H `VEuc  1 e 1 @16281 ]
"40542
[v _T5CON T5CON `VEuc  1 e 1 @16282 ]
[s S3309 . 1 `uc 1 ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 NOT_SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 CKPS 1 0 :2:4 
]
"40578
[s S3494 . 1 `uc 1 TMR5ON 1 0 :1:0 
`uc 1 T5RD16 1 0 :1:1 
`uc 1 NOT_T5SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T5CKPS0 1 0 :1:4 
`uc 1 T5CKPS1 1 0 :1:5 
]
"40578
[s S3322 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKPS0 1 0 :1:4 
`uc 1 CKPS1 1 0 :1:5 
]
"40578
[s S3505 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD165 1 0 :1:1 
]
"40578
[u S3508 . 1 `S3309 1 . 1 0 `S3494 1 . 1 0 `S3322 1 . 1 0 `S3505 1 . 1 0 ]
"40578
"40578
[v _T5CONbits T5CONbits `VES3508  1 e 1 @16282 ]
"40732
[v _T5GCON T5GCON `VEuc  1 e 1 @16283 ]
[s S3355 . 1 `uc 1 . 1 0 :2:0 
`uc 1 GVAL 1 0 :1:2 
`uc 1 GGO 1 0 :1:3 
`uc 1 GSPM 1 0 :1:4 
`uc 1 GTM 1 0 :1:5 
`uc 1 GPOL 1 0 :1:6 
`uc 1 GE 1 0 :1:7 
]
"40770
[s S3542 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T5GVAL 1 0 :1:2 
`uc 1 T5GGO 1 0 :1:3 
`uc 1 T5GSPM 1 0 :1:4 
`uc 1 T5GTM 1 0 :1:5 
`uc 1 T5GPOL 1 0 :1:6 
`uc 1 T5GE 1 0 :1:7 
]
"40770
[s S3371 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_DONE 1 0 :1:3 
]
"40770
[s S3553 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_T5DONE 1 0 :1:3 
]
"40770
[u S3556 . 1 `S3355 1 . 1 0 `S3542 1 . 1 0 `S3371 1 . 1 0 `S3553 1 . 1 0 ]
"40770
"40770
[v _T5GCONbits T5GCONbits `VES3556  1 e 1 @16283 ]
"40946
[v _T5GATE T5GATE `VEuc  1 e 1 @16284 ]
"41112
[v _T5CLK T5CLK `VEuc  1 e 1 @16285 ]
"41878
[v _TMR3L TMR3L `VEuc  1 e 1 @16292 ]
"41948
[v _TMR3H TMR3H `VEuc  1 e 1 @16293 ]
"42018
[v _T3CON T3CON `VEuc  1 e 1 @16294 ]
"42054
[s S3315 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 T3RD16 1 0 :1:1 
`uc 1 NOT_T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
]
"42054
"42054
[s S3326 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD163 1 0 :1:1 
]
"42054
[u S3329 . 1 `S3309 1 . 1 0 `S3315 1 . 1 0 `S3322 1 . 1 0 `S3326 1 . 1 0 ]
"42054
"42054
[v _T3CONbits T3CONbits `VES3329  1 e 1 @16294 ]
"42208
[v _T3GCON T3GCON `VEuc  1 e 1 @16295 ]
"42246
[s S3363 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3GVAL 1 0 :1:2 
`uc 1 T3GGO 1 0 :1:3 
`uc 1 T3GSPM 1 0 :1:4 
`uc 1 T3GTM 1 0 :1:5 
`uc 1 T3GPOL 1 0 :1:6 
`uc 1 T3GE 1 0 :1:7 
]
"42246
"42246
[s S3374 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_T3DONE 1 0 :1:3 
]
"42246
[u S3377 . 1 `S3355 1 . 1 0 `S3363 1 . 1 0 `S3371 1 . 1 0 `S3374 1 . 1 0 ]
"42246
"42246
[v _T3GCONbits T3GCONbits `VES3377  1 e 1 @16295 ]
"42422
[v _T3GATE T3GATE `VEuc  1 e 1 @16296 ]
"42588
[v _T3CLK T3CLK `VEuc  1 e 1 @16297 ]
"44230
[v _TMR0L TMR0L `VEuc  1 e 1 @16310 ]
"44368
[v _TMR0H TMR0H `VEuc  1 e 1 @16311 ]
"44622
[v _T0CON0 T0CON0 `VEuc  1 e 1 @16312 ]
[s S2483 . 1 `uc 1 OUTPS 1 0 :4:0 
`uc 1 MD16 1 0 :1:4 
`uc 1 OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 EN 1 0 :1:7 
]
"44650
[s S2489 . 1 `uc 1 T0OUTPS 1 0 :4:0 
`uc 1 T0MD16 1 0 :1:4 
`uc 1 T0OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 T0EN 1 0 :1:7 
]
"44650
[s S2495 . 1 `uc 1 OUTPS0 1 0 :1:0 
`uc 1 OUTPS1 1 0 :1:1 
`uc 1 OUTPS2 1 0 :1:2 
`uc 1 OUTPS3 1 0 :1:3 
`uc 1 T016BIT 1 0 :1:4 
]
"44650
[u S2501 . 1 `S2483 1 . 1 0 `S2489 1 . 1 0 `S2495 1 . 1 0 ]
"44650
"44650
[v _T0CON0bits T0CON0bits `VES2501  1 e 1 @16312 ]
"44720
[v _T0CON1 T0CON1 `VEuc  1 e 1 @16313 ]
"44862
[v _LATA LATA `VEuc  1 e 1 @16314 ]
"44974
[v _LATB LATB `VEuc  1 e 1 @16315 ]
"45086
[v _LATC LATC `VEuc  1 e 1 @16316 ]
[s S7502 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
"45113
[s S7511 . 1 `uc 1 LC0 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
`uc 1 LC2 1 0 :1:2 
`uc 1 LC3 1 0 :1:3 
`uc 1 LC4 1 0 :1:4 
`uc 1 LC5 1 0 :1:5 
`uc 1 LC6 1 0 :1:6 
`uc 1 LC7 1 0 :1:7 
]
"45113
[u S7520 . 1 `S7502 1 . 1 0 `S7511 1 . 1 0 ]
"45113
"45113
[v _LATCbits LATCbits `VES7520  1 e 1 @16316 ]
"45198
[v _LATD LATD `VEuc  1 e 1 @16317 ]
[s S7424 . 1 `uc 1 LATD0 1 0 :1:0 
`uc 1 LATD1 1 0 :1:1 
`uc 1 LATD2 1 0 :1:2 
`uc 1 LATD3 1 0 :1:3 
`uc 1 LATD4 1 0 :1:4 
`uc 1 LATD5 1 0 :1:5 
`uc 1 LATD6 1 0 :1:6 
`uc 1 LATD7 1 0 :1:7 
]
"45225
[s S7433 . 1 `uc 1 LD0 1 0 :1:0 
`uc 1 LD1 1 0 :1:1 
`uc 1 LD2 1 0 :1:2 
`uc 1 LD3 1 0 :1:3 
`uc 1 LD4 1 0 :1:4 
`uc 1 LD5 1 0 :1:5 
`uc 1 LD6 1 0 :1:6 
`uc 1 LD7 1 0 :1:7 
]
"45225
[u S7442 . 1 `S7424 1 . 1 0 `S7433 1 . 1 0 ]
"45225
"45225
[v _LATDbits LATDbits `VES7442  1 e 1 @16317 ]
"45310
[v _LATE LATE `VEuc  1 e 1 @16318 ]
"45362
[v _TRISA TRISA `VEuc  1 e 1 @16322 ]
"45424
[v _TRISB TRISB `VEuc  1 e 1 @16323 ]
[s S2315 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
"45441
[u S2324 . 1 `S2315 1 . 1 0 ]
"45441
"45441
[v _TRISBbits TRISBbits `VES2324  1 e 1 @16323 ]
"45486
[v _TRISC TRISC `VEuc  1 e 1 @16324 ]
"45548
[v _TRISD TRISD `VEuc  1 e 1 @16325 ]
"45610
[v _TRISE TRISE `VEuc  1 e 1 @16326 ]
[s S1782 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
"45659
[u S1791 . 1 `S1782 1 . 1 0 ]
"45659
"45659
[v _PORTAbits PORTAbits `VES1791  1 e 1 @16330 ]
[s S2622 . 1 `uc 1 INT0EDG 1 0 :1:0 
`uc 1 INT1EDG 1 0 :1:1 
`uc 1 INT2EDG 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 IPEN 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
"45948
[s S2630 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GIEH 1 0 :1:7 
]
"45948
[u S2633 . 1 `S2622 1 . 1 0 `S2630 1 . 1 0 ]
"45948
"45948
[v _INTCON0bits INTCON0bits `VES2633  1 e 1 @16338 ]
"46024
[v _IVTLOCK IVTLOCK `VEuc  1 e 1 @16340 ]
[s S2755 . 1 `uc 1 IVTLOCKED 1 0 :1:0 
]
"46034
[u S2757 . 1 `S2755 1 . 1 0 ]
"46034
"46034
[v _IVTLOCKbits IVTLOCKbits `VES2757  1 e 1 @16340 ]
"46053
[v _IVTBASEL IVTBASEL `VEuc  1 e 1 @16341 ]
"46115
[v _IVTBASEH IVTBASEH `VEuc  1 e 1 @16342 ]
"46177
[v _IVTBASEU IVTBASEU `VEuc  1 e 1 @16343 ]
"47075
[v _TABLAT TABLAT `VEuc  1 e 1 @16373 ]
"47104
[v _TBLPTRL TBLPTRL `VEuc  1 e 1 @16374 ]
"47124
[v _TBLPTRH TBLPTRH `VEuc  1 e 1 @16375 ]
"47144
[v _TBLPTRU TBLPTRU `VEuc  1 e 1 @16376 ]
"51135
[v _GIE GIE `VEb  1 e 0 @130711 ]
"13 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\atexit.c
[s S11021 fl 162 `*.2S11021 1 next 2 0 `[32]*.38(v 1 f 96 2 `[32]*.39v 1 a 64 98 ]
[v _builtin builtin `S11021  1 s 162 builtin ]
[v _head head `*.39S11021  1 s 2 head ]
"15
[v _slot slot `i  1 s 2 slot ]
"55 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
[v _flags flags `i  1 s 2 flags ]
[v _prec prec `i  1 s 2 prec ]
[v _width width `i  1 s 2 width ]
"66
[v _dbuf dbuf `[32]uc  1 s 32 dbuf ]
"69
[v _nout nout `i  1 s 2 nout ]
"3 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\errno.c
[v _errno errno `i  1 e 2 0 ]
"19 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\powf.c
[v _bp bp `C[2]f  1 s 8 bp ]
"20
[v _dp_h dp_h `C[2]f  1 s 8 dp_h ]
"21
[v _dp_l dp_l `C[2]f  1 s 8 dp_l ]
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\rand.c
[v _seed seed `ul  1 s 4 seed ]
[s S3121 . 3 `uc 1 dataWidth 1 0 `uc 1 polyWidth 1 1 `uc 1 seedDirection 1 2 ]
"69 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/crc.c
[v _crcObj crcObj `S3121  1 s 3 crcObj ]
[s S2304 . 5 `uc 1 con0 1 0 `uc 1 con1 1 1 `uc 1 con2 1 2 `uc 1 baud 1 3 `uc 1 operation 1 4 ]
"60 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/spi1.c
[v _spi1_configuration spi1_configuration `C[1]S2304  1 s 5 spi1_configuration ]
"60 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/tmr0.c
[v _TMR0_InterruptHandler TMR0_InterruptHandler `*.38(v  1 e 3 0 ]
"58 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/tmr3.c
[v _timer3ReloadVal timer3ReloadVal `VEus  1 e 2 0 ]
"59
[v _TMR3_InterruptHandler TMR3_InterruptHandler `*.38(v  1 e 3 0 ]
"57 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/tmr5.c
[v _timer5ReloadVal timer5ReloadVal `VEus  1 e 2 0 ]
"64 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/uart1.c
[v _uart1TxHead uart1TxHead `VEuc  1 s 1 uart1TxHead ]
"65
[v _uart1TxTail uart1TxTail `VEuc  1 s 1 uart1TxTail ]
"66
[v _uart1TxBuffer uart1TxBuffer `VE[64]uc  1 s 64 uart1TxBuffer ]
"67
[v _uart1TxBufferRemaining uart1TxBufferRemaining `VEuc  1 e 1 0 ]
"69
[v _uart1RxHead uart1RxHead `VEuc  1 s 1 uart1RxHead ]
"70
[v _uart1RxTail uart1RxTail `VEuc  1 s 1 uart1RxTail ]
"71
[v _uart1RxBuffer uart1RxBuffer `VE[64]uc  1 s 64 uart1RxBuffer ]
[s S2835 . 1 `uc 1 perr 1 0 :1:0 
`uc 1 ferr 1 0 :1:1 
`uc 1 oerr 1 0 :1:2 
`uc 1 reserved 1 0 :5:3 
]
"72
[u S2840 . 1 `S2835 1 . 1 0 `uc 1 status 1 0 ]
[v _uart1RxStatusBuffer uart1RxStatusBuffer `VE[64]S2840  1 s 64 uart1RxStatusBuffer ]
"73
[v _uart1RxCount uart1RxCount `VEuc  1 e 1 0 ]
"74
[v _uart1RxLastError uart1RxLastError `VES2840  1 s 1 uart1RxLastError ]
"79
[v _UART1_FramingErrorHandler UART1_FramingErrorHandler `*.38(v  1 e 3 0 ]
"80
[v _UART1_OverrunErrorHandler UART1_OverrunErrorHandler `*.38(v  1 e 3 0 ]
"81
[v _UART1_ErrorHandler UART1_ErrorHandler `*.38(v  1 e 3 0 ]
"518 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/uart1.h
[v _UART1_RxInterruptHandler UART1_RxInterruptHandler `*.38(v  1 e 3 0 ]
"536
[v _UART1_TxInterruptHandler UART1_TxInterruptHandler `*.38(v  1 e 3 0 ]
"50 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\main.c
[v _main main `(v  1 e 1 0 ]
{
"79
} 0
"1793 D:\projects\xTendLoRa\LWmesh/app/app_src/application.c
[v _bootLoadApplication bootLoadApplication `(v  1 e 1 0 ]
{
"1949
[v bootLoadApplication@buf_id_1108 buf_id `uc  1 a 1 5 ]
"1946
[v bootLoadApplication@buf_id buf_id `uc  1 a 1 4 ]
"1795
[v bootLoadApplication@temp temp `us  1 a 2 0 ]
"1796
[v bootLoadApplication@i i `uc  1 a 1 7 ]
"1797
[v bootLoadApplication@temp1 temp1 `c  1 a 1 6 ]
[v bootLoadApplication@rssimin rssimin `c  1 a 1 3 ]
[v bootLoadApplication@rssimax rssimax `c  1 a 1 2 ]
"1963
} 0
"1767
[v _loadMACAddr loadMACAddr `(v  1 s 1 loadMACAddr ]
{
"1781
[v loadMACAddr@i_1097 i `uc  1 a 1 47 ]
"1770
[v loadMACAddr@i i `uc  1 a 1 46 ]
"1785
} 0
"212 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/memory.c
[v _DIA_ReadByte DIA_ReadByte `(uc  1 e 1 0 ]
{
[v DIA_ReadByte@flashAddr flashAddr `ul  1 p 4 34 ]
"222
} 0
"87 D:\projects\xTendLoRa\LWmesh/phy/phy_src/phy.c
[v _PHY_Get_Packet_Rssi_Threshold_Limits PHY_Get_Packet_Rssi_Threshold_Limits `T(v  1 e 1 0 ]
{
[v PHY_Get_Packet_Rssi_Threshold_Limits@max max `*.39c  1 p 2 34 ]
[v PHY_Get_Packet_Rssi_Threshold_Limits@min min `*.39c  1 p 2 36 ]
"90
} 0
"116 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwk.c
[v _NWK_SetPanId NWK_SetPanId `(v  1 e 1 0 ]
{
[v NWK_SetPanId@panId panId `us  1 p 2 36 ]
"120
} 0
"47 D:\projects\xTendLoRa\LWmesh/phy/phy_src/phy.c
[v _PHY_SetPanId PHY_SetPanId `(v  1 e 1 0 ]
{
[v PHY_SetPanId@panId panId `us  1 p 2 34 ]
"49
} 0
"106 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwk.c
[v _NWK_SetAddr NWK_SetAddr `(v  1 e 1 0 ]
{
[v NWK_SetAddr@addr addr `us  1 p 2 36 ]
"110
} 0
"51 D:\projects\xTendLoRa\LWmesh/phy/phy_src/phy.c
[v _PHY_SetShortAddr PHY_SetShortAddr `(v  1 e 1 0 ]
{
[v PHY_SetShortAddr@addr addr `us  1 p 2 34 ]
"53
} 0
"74 D:\projects\xTendLoRa\LWmesh/app/app_src/EEPROM.c
[v _DATAEE_ReadByte_Platform DATAEE_ReadByte_Platform `(uc  1 e 1 0 ]
{
"75
[v DATAEE_ReadByte_Platform@copy1 copy1 `uc  1 a 1 43 ]
"76
[v DATAEE_ReadByte_Platform@copy2 copy2 `uc  1 a 1 42 ]
"77
[v DATAEE_ReadByte_Platform@copy3 copy3 `uc  1 a 1 41 ]
"82
[v DATAEE_ReadByte_Platform@return_copy return_copy `uc  1 a 1 40 ]
"74
[v DATAEE_ReadByte_Platform@addr addr `us  1 p 2 38 ]
"111
} 0
"194 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/memory.c
[v _DATAEE_ReadByte DATAEE_ReadByte `(uc  1 e 1 0 ]
{
[v DATAEE_ReadByte@bAdd bAdd `us  1 p 2 34 ]
"204
} 0
"56 D:\projects\xTendLoRa\LWmesh/app/app_src/circular_buffer.c
[v _CircularBufferInit CircularBufferInit `(v  1 e 1 0 ]
{
"58
[v CircularBufferInit@size size `ui  1 a 2 53 ]
[s S267 . 10 `*.39uc 1 buf 2 0 `ui 1 write_pos 2 2 `ui 1 read_pos 2 4 `ui 1 element_size 2 6 `ui 1 max_size 2 8 ]
"56
[v CircularBufferInit@ctx ctx `*.39S267  1 p 2 41 ]
[v CircularBufferInit@buf buf `*.39v  1 p 2 43 ]
[v CircularBufferInit@buf_size buf_size `ui  1 p 2 45 ]
"57
[v CircularBufferInit@element_size element_size `ui  1 p 2 47 ]
"64
} 0
"7 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
{
"10
[v ___lwdiv@quotient quotient `ui  1 a 2 39 ]
"11
[v ___lwdiv@counter counter `uc  1 a 1 38 ]
"7
[v ___lwdiv@dividend dividend `ui  1 p 2 34 ]
[v ___lwdiv@divisor divisor `ui  1 p 2 36 ]
"30
} 0
"2487 D:\projects\xTendLoRa\LWmesh/app/app_src/application.c
[v _application application `T(v  1 e 1 0 ]
{
"2522
} 0
"120 D:\projects\xTendLoRa\LWmesh/app/app_src/EEPROM.c
[v _sync_eeprom sync_eeprom `(v  1 e 1 0 ]
{
"134
[v sync_eeprom@i_1572 i `uc  1 a 1 42 ]
"128
[v sync_eeprom@i i `uc  1 a 1 41 ]
"194
} 0
"33 D:\projects\xTendLoRa\LWmesh/wdt/wdt_src/wdt.c
[v _stop_loop_timer stop_loop_timer `T(v  1 e 1 0 ]
{
"34
[v stop_loop_timer@looptime looptime `us  1 a 2 42 ]
"45
} 0
"98 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/tmr5.c
[v _TMR5_StopTimer TMR5_StopTimer `(v  1 e 1 0 ]
{
"102
} 0
"104
[v _TMR5_ReadTimer TMR5_ReadTimer `(us  1 e 2 0 ]
{
"106
[v TMR5_ReadTimer@readVal readVal `us  1 a 2 38 ]
"108
[v TMR5_ReadTimer@readValLow readValLow `uc  1 a 1 41 ]
"107
[v TMR5_ReadTimer@readValHigh readValHigh `uc  1 a 1 40 ]
"118
} 0
"26 D:\projects\xTendLoRa\LWmesh/wdt/wdt_src/wdt.c
[v _start_loop_timer start_loop_timer `T(v  1 e 1 0 ]
{
"31
} 0
"120 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/tmr5.c
[v _TMR5_WriteTimer TMR5_WriteTimer `(v  1 e 1 0 ]
{
[v TMR5_WriteTimer@timerVal timerVal `us  1 p 2 34 ]
"140
} 0
"92
[v _TMR5_StartTimer TMR5_StartTimer `(v  1 e 1 0 ]
{
"96
} 0
"92 D:\projects\xTendLoRa\LWmesh/app/app_src/application.c
[v _reset_handler reset_handler `(v  1 s 1 reset_handler ]
{
"93
[v reset_handler@reset_state_var reset_state_var `E17159  1 s 1 reset_state_var ]
"112
} 0
"2306
[v _MBRTUStack MBRTUStack `(v  1 e 1 0 ]
{
"2345
} 0
"106 D:\projects\xTendLoRa\LWmesh/modbus/port/portserial.c
[v _prvvUARTTxReadyISR prvvUARTTxReadyISR `(v  1 e 1 0 ]
{
"110
} 0
"286 D:\projects\xTendLoRa\LWmesh/modbus/rtu/mbrtu.c
[v _xMBRTUTransmitFSM xMBRTUTransmitFSM `(uc  1 e 1 0 ]
{
"321
} 0
"69 D:\projects\xTendLoRa\LWmesh/modbus/port/portserial.c
[v _xMBPortSerialPutByte xMBPortSerialPutByte `(uc  1 e 1 0 ]
{
[v xMBPortSerialPutByte@ucByte ucByte `uc  1 a 1 wreg ]
[v xMBPortSerialPutByte@ucByte ucByte `uc  1 a 1 wreg ]
"75
[v xMBPortSerialPutByte@ucByte ucByte `uc  1 a 1 35 ]
"82
} 0
"117
[v _prvvUARTRxISR prvvUARTRxISR `(v  1 e 1 0 ]
{
"120
} 0
"226 D:\projects\xTendLoRa\LWmesh/modbus/rtu/mbrtu.c
[v _xMBRTUReceiveFSM xMBRTUReceiveFSM `(uc  1 e 1 0 ]
{
"229
[v xMBRTUReceiveFSM@ucByte ucByte `uc  1 a 1 55 ]
"283
} 0
"85 D:\projects\xTendLoRa\LWmesh/modbus/port/portserial.c
[v _xMBPortSerialGetByte xMBPortSerialGetByte `(uc  1 e 1 0 ]
{
[v xMBPortSerialGetByte@pucByte pucByte `*.39uc  1 p 2 35 ]
"98
} 0
"2023 D:\projects\xTendLoRa\LWmesh/app/app_src/application.c
[v _handle_write_only_regs handle_write_only_regs `(v  1 s 1 handle_write_only_regs ]
{
"2039
[v handle_write_only_regs@j_1124 j `uc  1 a 1 85 ]
"2028
[v handle_write_only_regs@j j `uc  1 a 1 84 ]
"2025
[v handle_write_only_regs@keyptr keyptr `*.39us  1 a 2 86 ]
"2055
} 0
"1984
[v _keycmp keycmp `(uc  1 s 1 keycmp ]
{
"1986
[v keycmp@temp temp `us  1 a 2 43 ]
"1984
[v keycmp@key key `*.39us  1 p 2 34 ]
[v keycmp@new new `*.39us  1 p 2 36 ]
[v keycmp@size size `uc  1 p 1 38 ]
"1993
} 0
"775
[v _cmdSetSink cmdSetSink `(v  1 s 1 cmdSetSink ]
{
"776
[v cmdSetSink@msgstr msgstr `[16]uc  1 a 16 0 ]
"778
[v cmdSetSink@new_sink new_sink `us  1 a 2 21 ]
"777
[v cmdSetSink@buf_id buf_id `uc  1 a 1 23 ]
[v cmdSetSink@needed_size needed_size `uc  1 a 1 20 ]
"779
[v cmdSetSink@N0 N0 `uc  1 a 1 19 ]
[v cmdSetSink@N1 N1 `uc  1 a 1 18 ]
[v cmdSetSink@N2 N2 `uc  1 a 1 17 ]
[v cmdSetSink@N3 N3 `uc  1 a 1 16 ]
"775
[v cmdSetSink@cmd cmd `*.2uc  1 p 2 77 ]
"824
} 0
"2199
[v _handle_tx_regs handle_tx_regs `(v  1 s 1 handle_tx_regs ]
{
"2201
[v handle_tx_regs@buf_id buf_id `uc  1 a 1 88 ]
"2200
[v handle_tx_regs@i i `uc  1 a 1 87 ]
[v handle_tx_regs@src_ptr src_ptr `uc  1 a 1 86 ]
"2201
[v handle_tx_regs@needed_size needed_size `uc  1 a 1 85 ]
"2238
} 0
"165
[v _needed_packet_length needed_packet_length `(uc  1 s 1 needed_packet_length ]
{
[v needed_packet_length@data_len data_len `uc  1 a 1 wreg ]
"166
[v needed_packet_length@rc rc `uc  1 a 1 36 ]
"167
[v needed_packet_length@i i `uc  1 a 1 35 ]
"165
[v needed_packet_length@data_len data_len `uc  1 a 1 wreg ]
[v needed_packet_length@data_len data_len `uc  1 a 1 37 ]
"176
} 0
"264
[v _get_free_tx_buffer get_free_tx_buffer `(a  1 s 1 get_free_tx_buffer ]
{
[v get_free_tx_buffer@buf_id buf_id `*.39uc  1 p 2 34 ]
"274
} 0
"2001
[v _compute_option compute_option `T(uc  1 s 1 compute_option ]
{
"2002
[v compute_option@options options `uc  1 a 1 38 ]
"2001
[v compute_option@tx_ctl tx_ctl `us  1 p 2 34 ]
"2015
} 0
"121
[v _app_aes_encrypt app_aes_encrypt `(v  1 s 1 app_aes_encrypt ]
{
"129
[v app_aes_encrypt@random random `us  1 a 2 16 ]
"128
[v app_aes_encrypt@i i `uc  1 a 1 20 ]
[s S24 AES_ctx 192 `[176]uc 1 RoundKey 176 0 `[16]uc 1 Iv 16 176 ]
"122
[v app_aes_encrypt@ctx ctx `S24  1 a 192 21 ]
"124
[v app_aes_encrypt@iv iv `[16]uc  1 a 16 0 ]
[s S396 app_header_t 16 `us 1 iv_seed 2 0 `us 1 crc16 2 2 `[12]uc 1 resv 12 4 ]
"123
[v app_aes_encrypt@apphdr apphdr `*.39S396  1 a 2 18 ]
"121
[v app_aes_encrypt@data data `*.39uc  1 p 2 71 ]
[v app_aes_encrypt@size size `uc  1 p 1 73 ]
"134
} 0
"498 D:\projects\xTendLoRa\LWmesh/aes/aes_src/AES.c
[v _AES_CBC_encrypt_buffer AES_CBC_encrypt_buffer `(v  1 e 1 0 ]
{
"500
[v AES_CBC_encrypt_buffer@i i `ul  1 a 4 65 ]
"501
[v AES_CBC_encrypt_buffer@Iv Iv `*.39uc  1 a 2 69 ]
[s S24 AES_ctx 192 `[176]uc 1 RoundKey 176 0 `[16]uc 1 Iv 16 176 ]
"498
[v AES_CBC_encrypt_buffer@ctx ctx `*.39S24  1 p 2 57 ]
[v AES_CBC_encrypt_buffer@buf buf `*.39uc  1 p 2 59 ]
[v AES_CBC_encrypt_buffer@length length `ul  1 p 4 61 ]
"512
} 0
"410
[v _Cipher Cipher `(v  1 s 1 Cipher ]
{
"412
[v Cipher@round round `uc  1 a 1 56 ]
"410
[v Cipher@state state `*.39[4][4]uc  1 p 2 52 ]
[v Cipher@RoundKey RoundKey `*.39Cuc  1 p 2 54 ]
"433
} 0
"256
[v _SubBytes SubBytes `(v  1 s 1 SubBytes ]
{
"258
[v SubBytes@j j `uc  1 a 1 43 ]
[v SubBytes@i i `uc  1 a 1 42 ]
"256
[v SubBytes@state state `*.39[4][4]uc  1 p 2 34 ]
"266
} 0
"271
[v _ShiftRows ShiftRows `(v  1 s 1 ShiftRows ]
{
"273
[v ShiftRows@temp temp `uc  1 a 1 36 ]
"271
[v ShiftRows@state state `*.39[4][4]uc  1 p 2 34 ]
"297
} 0
"305
[v _MixColumns MixColumns `(v  1 s 1 MixColumns ]
{
"307
[v MixColumns@i i `uc  1 a 1 51 ]
"308
[v MixColumns@Tm Tm `uc  1 a 1 50 ]
[v MixColumns@Tmp Tmp `uc  1 a 1 49 ]
[v MixColumns@t t `uc  1 a 1 48 ]
"305
[v MixColumns@state state `*.39[4][4]uc  1 p 2 35 ]
"318
} 0
"87 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkDataReq.c
[v _NWK_DataReq NWK_DataReq `(v  1 e 1 0 ]
{
[s S224 NWK_DataReq_t 20 `*.39v 1 next 2 0 `*.39v 1 frame 2 2 `uc 1 state 1 4 `us 1 dstAddr 2 5 `uc 1 dstEndpoint 1 7 `uc 1 srcEndpoint 1 8 `uc 1 options 1 9 `uc 1 memberRadius 1 10 `uc 1 nonMemberRadius 1 11 `*.39uc 1 data 2 12 `uc 1 size 1 14 `*.38(v 1 confirm 3 15 `uc 1 status 1 18 `uc 1 control 1 19 ]
[v NWK_DataReq@req req `*.39S224  1 p 2 34 ]
"105
} 0
"2246 D:\projects\xTendLoRa\LWmesh/app/app_src/application.c
[v _handle_rx_regs handle_rx_regs `(v  1 s 1 handle_rx_regs ]
{
"2247
[v handle_rx_regs@buf_id buf_id `uc  1 a 1 44 ]
[v handle_rx_regs@count count `uc  1 a 1 43 ]
"2255
} 0
"2063
[v _handle_rw_regs handle_rw_regs `(v  1 s 1 handle_rw_regs ]
{
[s S273 msg_ack_t 4 `us 1 dest_addr 2 0 `uc 1 msgid 1 2 `a 1 status 1 3 ]
"2171
[v handle_rw_regs@msg_ack_obj msg_ack_obj `S273  1 a 4 1 ]
"2161
[v handle_rw_regs@i i `uc  1 a 1 0 ]
"2191
} 0
"390
[v _set_uart_baud set_uart_baud `(uc  1 e 1 0 ]
{
[v set_uart_baud@i i `uc  1 a 1 wreg ]
[v set_uart_baud@i i `uc  1 a 1 wreg ]
"393
[v set_uart_baud@i i `uc  1 a 1 36 ]
"442
} 0
"331
[v _set_parity set_parity `(uc  1 e 1 0 ]
{
[v set_parity@parity parity `uc  1 a 1 wreg ]
[v set_parity@parity parity `uc  1 a 1 wreg ]
"333
[v set_parity@parity parity `uc  1 a 1 36 ]
"382
} 0
"196 D:\projects\xTendLoRa\LWmesh/app/app_src/EEPROM.c
[v _set_eeprom_sync set_eeprom_sync `(uc  1 e 1 0 ]
{
[v set_eeprom_sync@flag_type flag_type `uc  1 a 1 wreg ]
[v set_eeprom_sync@flag_type flag_type `uc  1 a 1 wreg ]
[v set_eeprom_sync@flag_type flag_type `uc  1 a 1 37 ]
"247
} 0
"130 D:\projects\xTendLoRa\LWmesh/modbus/mb.c
[v _eMBInit eMBInit `(E17092  1 e 1 0 ]
{
[v eMBInit@eMode eMode `E16383  1 a 1 wreg ]
"132
[v eMBInit@eStatus eStatus `E16392  1 a 1 88 ]
"130
[v eMBInit@eMode eMode `E16383  1 a 1 wreg ]
[v eMBInit@ucSlaveAddress ucSlaveAddress `uc  1 p 1 78 ]
[v eMBInit@ucPort ucPort `uc  1 p 1 79 ]
[v eMBInit@ulBaudRate ulBaudRate `ul  1 p 4 80 ]
[v eMBInit@eParity eParity `E16313  1 p 1 84 ]
[v eMBInit@eMode eMode `E16383  1 a 1 87 ]
"193
} 0
"32 D:\projects\xTendLoRa\LWmesh/modbus/port/portevent.c
[v _xMBPortEventInit xMBPortEventInit `(uc  1 e 1 0 ]
{
"36
} 0
"81 D:\projects\xTendLoRa\LWmesh/modbus/rtu/mbrtu.c
[v _eMBRTUInit eMBRTUInit `(E16392  1 e 1 0 ]
{
"84
[v eMBRTUInit@usTimerT35_50us usTimerT35_50us `ul  1 a 4 73 ]
"83
[v eMBRTUInit@eStatus eStatus `E16392  1 a 1 77 ]
"81
[v eMBRTUInit@ucPort ucPort `uc  1 p 1 67 ]
[v eMBRTUInit@ulBaudRate ulBaudRate `ul  1 p 4 68 ]
[v eMBRTUInit@eParity eParity `E16313  1 p 1 72 ]
"123
} 0
"35 D:\projects\xTendLoRa\LWmesh/modbus/port/porttimer.c
[v _xMBPortTimersInit xMBPortTimersInit `(uc  1 e 1 0 ]
{
[v xMBPortTimersInit@usTim1Timerout50us usTim1Timerout50us `us  1 p 2 40 ]
"45
} 0
"63 D:\projects\xTendLoRa\LWmesh/modbus/port/portserial.c
[v _xMBPortSerialInit xMBPortSerialInit `(uc  1 e 1 0 ]
{
[v xMBPortSerialInit@ulBaudRate ulBaudRate `ul  1 p 4 34 ]
[v xMBPortSerialInit@ucDataBits ucDataBits `uc  1 p 1 38 ]
[v xMBPortSerialInit@eParity eParity `E16146  1 p 1 39 ]
"66
} 0
"292 D:\projects\xTendLoRa\LWmesh/modbus/mb.c
[v _eMBEnable eMBEnable `(E17092  1 e 1 0 ]
{
"307
} 0
"126 D:\projects\xTendLoRa\LWmesh/modbus/rtu/mbrtu.c
[v _eMBRTUStart eMBRTUStart `(v  1 e 1 0 ]
{
"139
} 0
"49 D:\projects\xTendLoRa\LWmesh/modbus/port/porttimer.c
[v _vMBPortTimersEnable vMBPortTimersEnable `(v  1 e 1 0 ]
{
"62
} 0
"128 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/tmr3.c
[v _TMR3_WriteTimer TMR3_WriteTimer `(v  1 e 1 0 ]
{
[v TMR3_WriteTimer@timerVal timerVal `us  1 p 2 34 ]
"148
} 0
"100
[v _TMR3_StartTimer TMR3_StartTimer `(v  1 e 1 0 ]
{
"104
} 0
"310 D:\projects\xTendLoRa\LWmesh/modbus/mb.c
[v _eMBDisable eMBDisable `(E17092  1 e 1 0 ]
{
"329
} 0
"142 D:\projects\xTendLoRa\LWmesh/modbus/rtu/mbrtu.c
[v _eMBRTUStop eMBRTUStop `(v  1 e 1 0 ]
{
"148
} 0
"65 D:\projects\xTendLoRa\LWmesh/modbus/port/porttimer.c
[v _vMBPortTimersDisable vMBPortTimersDisable `(v  1 e 1 0 ]
{
"74
} 0
"106 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/tmr3.c
[v _TMR3_StopTimer TMR3_StopTimer `(v  1 e 1 0 ]
{
"110
} 0
"79 D:\projects\xTendLoRa\LWmesh/phy/phy_src/phy.c
[v _PHY_Set_Packet_Rssi_Threshold PHY_Set_Packet_Rssi_Threshold `T(v  1 e 1 0 ]
{
[v PHY_Set_Packet_Rssi_Threshold@rssi rssi `c  1 a 1 wreg ]
[v PHY_Set_Packet_Rssi_Threshold@rssi rssi `c  1 a 1 wreg ]
[v PHY_Set_Packet_Rssi_Threshold@rssi rssi `c  1 a 1 34 ]
"81
} 0
"83
[v _PHY_Get_Packet_Rssi_Threshold PHY_Get_Packet_Rssi_Threshold `T(c  1 e 1 0 ]
{
"85
} 0
"81 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkGroup.c
[v _NWK_GroupAdd NWK_GroupAdd `(a  1 e 1 0 ]
{
[v NWK_GroupAdd@group group `us  1 p 2 41 ]
"84
} 0
"115
[v _nwkGroupSwitch nwkGroupSwitch `(a  1 s 1 nwkGroupSwitch ]
{
"117
[v nwkGroupSwitch@i i `uc  1 a 1 40 ]
"115
[v nwkGroupSwitch@from from `us  1 p 2 34 ]
[v nwkGroupSwitch@to to `us  1 p 2 36 ]
"126
} 0
"2263 D:\projects\xTendLoRa\LWmesh/app/app_src/application.c
[v _fill_rx_regs fill_rx_regs `(v  1 s 1 fill_rx_regs ]
{
"2272
[v fill_rx_regs@i i `uc  1 a 1 68 ]
"2269
[v fill_rx_regs@buf_id buf_id `uc  1 a 1 70 ]
"2264
[v fill_rx_regs@dest_ptr dest_ptr `uc  1 a 1 69 ]
"2285
} 0
"89 D:\projects\xTendLoRa\LWmesh/app/app_src/circular_buffer.c
[v _CircularBufferPopFront CircularBufferPopFront `(c  1 e 1 0 ]
{
[s S267 . 10 `*.39uc 1 buf 2 0 `ui 1 write_pos 2 2 `ui 1 read_pos 2 4 `ui 1 element_size 2 6 `ui 1 max_size 2 8 ]
[v CircularBufferPopFront@ctx ctx `*.39S267  1 p 2 51 ]
[v CircularBufferPopFront@val val `*.39v  1 p 2 53 ]
"104
} 0
"137
[v _CircularBufferEmpty CircularBufferEmpty `T(a  1 e 1 0 ]
{
[s S267 . 10 `*.39uc 1 buf 2 0 `ui 1 write_pos 2 2 `ui 1 read_pos 2 4 `ui 1 element_size 2 6 `ui 1 max_size 2 8 ]
[v CircularBufferEmpty@ctx ctx `*.39CS267  1 p 2 34 ]
"139
} 0
"332 D:\projects\xTendLoRa\LWmesh/modbus/mb.c
[v _eMBPoll eMBPoll `(E17092  1 e 1 0 ]
{
"340
[v eMBPoll@i i `i  1 a 2 69 ]
"342
[v eMBPoll@eEvent eEvent `E16307  1 a 1 68 ]
"341
[v eMBPoll@eStatus eStatus `E16392  1 a 1 67 ]
"334
[v eMBPoll@ucMBFrame ucMBFrame `*.39uc  1 s 2 ucMBFrame ]
"335
[v eMBPoll@ucRcvAddress ucRcvAddress `uc  1 s 1 ucRcvAddress ]
"336
[v eMBPoll@ucFunctionCode ucFunctionCode `uc  1 s 1 ucFunctionCode ]
"337
[v eMBPoll@usLength usLength `us  1 s 2 usLength ]
"338
[v eMBPoll@eException eException `E16360  1 s 1 eException ]
"412
} 0
"39 D:\projects\xTendLoRa\LWmesh/modbus/port/portevent.c
[v _xMBPortEventPost xMBPortEventPost `(uc  1 e 1 0 ]
{
[v xMBPortEventPost@eEvent eEvent `E16140  1 a 1 wreg ]
[v xMBPortEventPost@eEvent eEvent `E16140  1 a 1 wreg ]
"41
[v xMBPortEventPost@eEvent eEvent `E16140  1 a 1 34 ]
"44
} 0
"47
[v _xMBPortEventGet xMBPortEventGet `(uc  1 e 1 0 ]
{
"49
[v xMBPortEventGet@xEventHappened xEventHappened `uc  1 a 1 36 ]
"47
[v xMBPortEventGet@eEvent eEvent `*.39E16140  1 p 2 34 ]
"58
} 0
"91 D:\projects\xTendLoRa\LWmesh/modbus/port/porttimer.c
[v _vMBPortTimersDelay vMBPortTimersDelay `(v  1 e 1 0 ]
{
[v vMBPortTimersDelay@usTimeOutMS usTimeOutMS `us  1 p 2 34 ]
"92
} 0
"187 D:\projects\xTendLoRa\LWmesh/modbus/rtu/mbrtu.c
[v _eMBRTUSend eMBRTUSend `(E16392  1 e 1 0 ]
{
[v eMBRTUSend@ucSlaveAddress ucSlaveAddress `uc  1 a 1 wreg ]
"190
[v eMBRTUSend@usCRC16 usCRC16 `us  1 a 2 50 ]
"189
[v eMBRTUSend@eStatus eStatus `E16392  1 a 1 49 ]
"187
[v eMBRTUSend@ucSlaveAddress ucSlaveAddress `uc  1 a 1 wreg ]
[v eMBRTUSend@pucFrame pucFrame `*.39Cuc  1 p 2 44 ]
[v eMBRTUSend@usLength usLength `us  1 p 2 46 ]
"189
[v eMBRTUSend@ucSlaveAddress ucSlaveAddress `uc  1 a 1 48 ]
"223
} 0
"42 D:\projects\xTendLoRa\LWmesh/modbus/port/portserial.c
[v _vMBPortSerialEnable vMBPortSerialEnable `(v  1 e 1 0 ]
{
[v vMBPortSerialEnable@xRxEnable xRxEnable `uc  1 a 1 wreg ]
[v vMBPortSerialEnable@xRxEnable xRxEnable `uc  1 a 1 wreg ]
[v vMBPortSerialEnable@xTxEnable xTxEnable `uc  1 p 1 34 ]
"47
[v vMBPortSerialEnable@xRxEnable xRxEnable `uc  1 a 1 35 ]
"60
} 0
"151 D:\projects\xTendLoRa\LWmesh/modbus/rtu/mbrtu.c
[v _eMBRTUReceive eMBRTUReceive `(E16392  1 e 1 0 ]
{
"154
[v eMBRTUReceive@eStatus eStatus `E16392  1 a 1 63 ]
"151
[v eMBRTUReceive@pucRcvAddress pucRcvAddress `*.39uc  1 p 2 52 ]
[v eMBRTUReceive@pucFrame pucFrame `*.39*.39uc  1 p 2 54 ]
[v eMBRTUReceive@pusLength pusLength `*.39us  1 p 2 56 ]
"184
} 0
"85 D:\projects\xTendLoRa\LWmesh/modbus/rtu/mbcrc.c
[v _usMBCRC16 usMBCRC16 `(us  1 e 2 0 ]
{
"89
[v usMBCRC16@iIndex iIndex `i  1 a 2 40 ]
"88
[v usMBCRC16@ucCRCLo ucCRCLo `uc  1 a 1 43 ]
"87
[v usMBCRC16@ucCRCHi ucCRCHi `uc  1 a 1 42 ]
"85
[v usMBCRC16@pucFrame pucFrame `*.39uc  1 p 2 34 ]
[v usMBCRC16@usLen usLen `us  1 p 2 36 ]
"98
} 0
"8 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\assert.c
[v ___assert_fail __assert_fail `(v  1 e 1 0 ]
{
[v ___assert_fail@expr expr `*.32Cuc  1 p 2 44 ]
[v ___assert_fail@file file `*.32Cuc  1 p 2 46 ]
[v ___assert_fail@line line `i  1 p 2 48 ]
[v ___assert_fail@func func `*.32Cuc  1 p 2 50 ]
"12
} 0
"5 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\printf.c
[v _printf printf `(i  1 e 2 0 ]
{
"8
[v printf@ap ap `[1]*.39v  1 a 2 42 ]
"5
[v printf@fmt fmt `*.32Cuc  1 p 2 30 ]
"13
} 0
"1390 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
[v _vfprintf vfprintf `(i  1 e 2 0 ]
{
"1393
[v vfprintf@cfmt cfmt `*.32uc  1 a 2 28 ]
[s S11198 _IO_FILE 0 ]
"1390
[v vfprintf@fp fp `*.2S11198  1 p 2 89 ]
[v vfprintf@fmt fmt `*.32Cuc  1 p 2 91 ]
[v vfprintf@ap ap `*.39*.39v  1 p 2 93 ]
"1404
} 0
"692
[v _vfpfcnvrt vfpfcnvrt `(i  1 s 2 vfpfcnvrt ]
{
"696
[v vfpfcnvrt@ll ll `o  1 a 8 18 ]
"694
[v vfpfcnvrt@cp cp `*.34uc  1 a 2 26 ]
[s S11198 _IO_FILE 0 ]
"692
[v vfpfcnvrt@fp fp `*.2S11198  1 p 2 81 ]
[v vfpfcnvrt@fmt fmt `*.39*.32uc  1 p 2 83 ]
[v vfpfcnvrt@ap ap `*.39*.39v  1 p 2 85 ]
"1387
} 0
"568
[v _stoa stoa `(i  1 s 2 stoa ]
{
"570
[v stoa@nuls nuls `[7]uc  1 a 7 50 ]
"571
[v stoa@l l `i  1 a 2 65 ]
[v stoa@p p `i  1 a 2 63 ]
"570
[v stoa@cp cp `*.34uc  1 a 2 61 ]
"571
[v stoa@w w `i  1 a 2 59 ]
[v stoa@i i `i  1 a 2 57 ]
[s S11198 _IO_FILE 0 ]
"568
[v stoa@fp fp `*.2S11198  1 p 2 45 ]
[v stoa@s s `*.34uc  1 p 2 47 ]
"570
[v stoa@F1141 F1141 `[7]uc  1 s 7 F1141 ]
"611
} 0
"287
[v _dtoa dtoa `(i  1 s 2 dtoa ]
{
"290
[v dtoa@n n `o  1 a 8 8 ]
"289
[v dtoa@i i `i  1 a 2 16 ]
[v dtoa@s s `i  1 a 2 6 ]
[v dtoa@w w `i  1 a 2 4 ]
[v dtoa@p p `i  1 a 2 2 ]
[s S11198 _IO_FILE 0 ]
"287
[v dtoa@fp fp `*.2S11198  1 p 2 63 ]
[v dtoa@d d `o  1 p 8 65 ]
"328
} 0
"72
[v _pad pad `(i  1 s 2 pad ]
{
"74
[v pad@w w `i  1 a 2 61 ]
[v pad@i i `i  1 a 2 59 ]
[s S11198 _IO_FILE 0 ]
"72
[v pad@fp fp `*.2S11198  1 p 2 52 ]
[v pad@buf buf `*.39uc  1 p 2 54 ]
[v pad@p p `i  1 p 2 56 ]
"95
} 0
"8 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
[v _fputs fputs `(i  1 e 2 0 ]
{
"11
[v fputs@i i `i  1 a 2 50 ]
"10
[v fputs@c c `uc  1 a 1 49 ]
"8
[v fputs@s s `*.39Cuc  1 p 2 45 ]
[s S11182 _IO_FILE 6 `*.2uc 1 buffer 2 0 `i 1 count 2 2 `i 1 limit 2 4 ]
[v fputs@fp fp `*.2S11182  1 p 2 47 ]
"19
} 0
"8 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
[v _fputc fputc `(i  1 e 2 0 ]
{
[v fputc@c c `i  1 p 2 36 ]
[s S11182 _IO_FILE 6 `*.2uc 1 buffer 2 0 `i 1 count 2 2 `i 1 limit 2 4 ]
[v fputc@fp fp `*.2S11182  1 p 2 38 ]
"24
} 0
"230 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/uart1.c
[v _putch putch `(v  1 e 1 0 ]
{
[v putch@txData txData `uc  1 a 1 wreg ]
[v putch@txData txData `uc  1 a 1 wreg ]
"232
[v putch@txData txData `uc  1 a 1 35 ]
"233
} 0
"202
[v _UART1_Write UART1_Write `(v  1 e 1 0 ]
{
[v UART1_Write@txData txData `uc  1 a 1 wreg ]
[v UART1_Write@txData txData `uc  1 a 1 wreg ]
[v UART1_Write@txData txData `uc  1 a 1 34 ]
"223
} 0
"1 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\abs.c
[v _abs abs `(i  1 e 2 0 ]
{
[v abs@a a `i  1 p 2 52 ]
"4
} 0
"9 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
[v ___aomod __aomod `(o  1 e 8 0 ]
{
"12
[v ___aomod@sign sign `uc  1 a 1 51 ]
[v ___aomod@counter counter `uc  1 a 1 50 ]
"9
[v ___aomod@dividend dividend `o  1 p 8 34 ]
[v ___aomod@divisor divisor `o  1 p 8 42 ]
"36
} 0
"9 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
[v ___aodiv __aodiv `(o  1 e 8 0 ]
{
"12
[v ___aodiv@quotient quotient `o  1 a 8 52 ]
"13
[v ___aodiv@sign sign `uc  1 a 1 51 ]
[v ___aodiv@counter counter `uc  1 a 1 50 ]
"9
[v ___aodiv@dividend dividend `o  1 p 8 34 ]
[v ___aodiv@divisor divisor `o  1 p 8 42 ]
"43
} 0
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\abort.c
[v _abort abort `(v  1 e 1 0 ]
{
"6
} 0
"8 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\exit.c
[v _exit exit `(v  1 e 1 0 ]
{
[v exit@code code `i  1 p 2 49 ]
"13
} 0
"17 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\atexit.c
[v ___funcs_on_exit __funcs_on_exit `(v  1 e 1 0 ]
{
"19
[v ___funcs_on_exit@func func `*.38(v  1 a 3 44 ]
[v ___funcs_on_exit@arg arg `*.39v  1 a 2 47 ]
"25
} 0
"45
[v _call call `(v  1 s 1 call ]
{
[v call@p p `*.39v  1 p 2 34 ]
"48
} 0
"7 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\_Exit.c
[v __Exit _Exit `(v  1 e 1 0 ]
{
[v __Exit@ec ec `i  1 p 2 34 ]
"11
} 0
"235 D:\projects\xTendLoRa\LWmesh/modbus/functions/mbfuncholding.c
[v _eMBFuncReadWriteMultipleHoldingRegister eMBFuncReadWriteMultipleHoldingRegister `(E16360  1 e 1 0 ]
{
"238
[v eMBFuncReadWriteMultipleHoldingRegister@usRegReadCount usRegReadCount `us  1 a 2 90 ]
"240
[v eMBFuncReadWriteMultipleHoldingRegister@usRegWriteCount usRegWriteCount `us  1 a 2 87 ]
"242
[v eMBFuncReadWriteMultipleHoldingRegister@pucFrameCur pucFrameCur `*.39uc  1 a 2 85 ]
"239
[v eMBFuncReadWriteMultipleHoldingRegister@usRegWriteAddress usRegWriteAddress `us  1 a 2 82 ]
"237
[v eMBFuncReadWriteMultipleHoldingRegister@usRegReadAddress usRegReadAddress `us  1 a 2 80 ]
"245
[v eMBFuncReadWriteMultipleHoldingRegister@eRegStatus eRegStatus `E16392  1 a 1 89 ]
"244
[v eMBFuncReadWriteMultipleHoldingRegister@eStatus eStatus `E16360  1 a 1 84 ]
"241
[v eMBFuncReadWriteMultipleHoldingRegister@ucRegWriteByteCount ucRegWriteByteCount `uc  1 a 1 79 ]
"235
[v eMBFuncReadWriteMultipleHoldingRegister@pucFrame pucFrame `*.39uc  1 p 2 71 ]
[v eMBFuncReadWriteMultipleHoldingRegister@usLen usLen `*.39us  1 p 2 73 ]
"306
} 0
"170
[v _eMBFuncReadHoldingRegister eMBFuncReadHoldingRegister `(E16360  1 e 1 0 ]
{
"173
[v eMBFuncReadHoldingRegister@usRegCount usRegCount `us  1 a 2 83 ]
"174
[v eMBFuncReadHoldingRegister@pucFrameCur pucFrameCur `*.39uc  1 a 2 81 ]
"172
[v eMBFuncReadHoldingRegister@usRegAddress usRegAddress `us  1 a 2 77 ]
"177
[v eMBFuncReadHoldingRegister@eRegStatus eRegStatus `E16392  1 a 1 80 ]
"176
[v eMBFuncReadHoldingRegister@eStatus eStatus `E16360  1 a 1 79 ]
"170
[v eMBFuncReadHoldingRegister@pucFrame pucFrame `*.39uc  1 p 2 71 ]
[v eMBFuncReadHoldingRegister@usLen usLen `*.39us  1 p 2 73 ]
"228
} 0
"77
[v _eMBFuncWriteHoldingRegister eMBFuncWriteHoldingRegister `(E16360  1 e 1 0 ]
{
"79
[v eMBFuncWriteHoldingRegister@usRegAddress usRegAddress `us  1 a 2 77 ]
"81
[v eMBFuncWriteHoldingRegister@eRegStatus eRegStatus `E16392  1 a 1 80 ]
"80
[v eMBFuncWriteHoldingRegister@eStatus eStatus `E16360  1 a 1 79 ]
"77
[v eMBFuncWriteHoldingRegister@pucFrame pucFrame `*.39uc  1 p 2 71 ]
[v eMBFuncWriteHoldingRegister@usLen usLen `*.39us  1 p 2 73 ]
"105
} 0
"110
[v _eMBFuncWriteMultipleHoldingRegister eMBFuncWriteMultipleHoldingRegister `(E16360  1 e 1 0 ]
{
"113
[v eMBFuncWriteMultipleHoldingRegister@usRegCount usRegCount `us  1 a 2 82 ]
"112
[v eMBFuncWriteMultipleHoldingRegister@usRegAddress usRegAddress `us  1 a 2 78 ]
"117
[v eMBFuncWriteMultipleHoldingRegister@eRegStatus eRegStatus `E16392  1 a 1 81 ]
"116
[v eMBFuncWriteMultipleHoldingRegister@eStatus eStatus `E16360  1 a 1 80 ]
"114
[v eMBFuncWriteMultipleHoldingRegister@ucRegByteCount ucRegByteCount `uc  1 a 1 77 ]
"110
[v eMBFuncWriteMultipleHoldingRegister@pucFrame pucFrame `*.39uc  1 p 2 71 ]
[v eMBFuncWriteMultipleHoldingRegister@usLen usLen `*.39us  1 p 2 73 ]
"164
} 0
"117 D:\projects\xTendLoRa\LWmesh/modbus/functions/mbutils.c
[v _prveMBError2Exception prveMBError2Exception `(E16360  1 e 1 0 ]
{
[v prveMBError2Exception@eErrorCode eErrorCode `E16392  1 a 1 wreg ]
"119
[v prveMBError2Exception@eStatus eStatus `E16360  1 a 1 37 ]
"117
[v prveMBError2Exception@eErrorCode eErrorCode `E16392  1 a 1 wreg ]
[v prveMBError2Exception@eErrorCode eErrorCode `E16392  1 a 1 36 ]
"141
} 0
"2372 D:\projects\xTendLoRa\LWmesh/app/app_src/application.c
[v _eMBRegHoldingCB eMBRegHoldingCB `(E17092  1 e 1 0 ]
{
"2450
[v eMBRegHoldingCB@tempptr_1178 tempptr `*.39us  1 a 2 69 ]
"2444
[v eMBRegHoldingCB@tempptr_1177 tempptr `*.39us  1 a 2 67 ]
"2431
[v eMBRegHoldingCB@tempptr_1176 tempptr `*.39us  1 a 2 65 ]
"2425
[v eMBRegHoldingCB@tempptr_1175 tempptr `*.39us  1 a 2 63 ]
"2412
[v eMBRegHoldingCB@tempptr_1174 tempptr `*.39us  1 a 2 61 ]
"2405
[v eMBRegHoldingCB@tempptr_1172 tempptr `*.39us  1 a 2 59 ]
"2392
[v eMBRegHoldingCB@tempptr_1171 tempptr `*.39us  1 a 2 57 ]
"2379
[v eMBRegHoldingCB@tempptr tempptr `*.39us  1 a 2 55 ]
"2372
[v eMBRegHoldingCB@pucRegBuffer pucRegBuffer `*.39uc  1 p 2 46 ]
[v eMBRegHoldingCB@usAddress usAddress `us  1 p 2 48 ]
[v eMBRegHoldingCB@usNRegs usNRegs `us  1 p 2 50 ]
"2373
[v eMBRegHoldingCB@eMode eMode `E17088  1 p 1 52 ]
"2461
} 0
"2353
[v _rw_mb_regs rw_mb_regs `(v  1 s 1 rw_mb_regs ]
{
[v rw_mb_regs@eMode eMode `E17088  1 a 1 wreg ]
[v rw_mb_regs@eMode eMode `E17088  1 a 1 wreg ]
[v rw_mb_regs@tempptr tempptr `*.39us  1 p 2 34 ]
"2354
[v rw_mb_regs@pucRegBuffer pucRegBuffer `*.39uc  1 p 2 36 ]
[v rw_mb_regs@usNRegs usNRegs `us  1 p 2 38 ]
[v rw_mb_regs@eMode eMode `E17088  1 a 1 45 ]
"2369
} 0
"2293
[v _load_on_demand_mb_regs load_on_demand_mb_regs `(v  1 s 1 load_on_demand_mb_regs ]
{
"2294
[v load_on_demand_mb_regs@max max `us  1 a 2 40 ]
[v load_on_demand_mb_regs@min min `us  1 a 2 38 ]
"2298
} 0
"47 D:\projects\xTendLoRa\LWmesh/wdt/wdt_src/wdt.c
[v _get_loop_time get_loop_time `T(v  1 e 1 0 ]
{
[v get_loop_time@min min `*.39us  1 p 2 34 ]
[v get_loop_time@max max `*.39us  1 p 2 36 ]
"50
} 0
"314 D:\projects\xTendLoRa\LWmesh/app/app_src/application.c
[v _UART_error_handler UART_error_handler `(v  1 s 1 UART_error_handler ]
{
"316
[v UART_error_handler@temp temp `VEi  1 a 2 35 ]
"323
} 0
"161 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/uart1.c
[v _UART1_is_rx_ready UART1_is_rx_ready `(a  1 e 1 0 ]
{
"164
} 0
"180
[v _UART1_Read UART1_Read `(uc  1 e 1 0 ]
{
"182
[v UART1_Read@readValue readValue `uc  1 a 1 34 ]
"200
} 0
"166
[v _UART1_is_tx_ready UART1_is_tx_ready `(a  1 e 1 0 ]
{
"169
} 0
"67 D:\projects\xTendLoRa\LWmesh/sys/sys_src/sys.c
[v _SYS_TaskHandler SYS_TaskHandler `(v  1 e 1 0 ]
{
"72
} 0
"112 D:\projects\xTendLoRa\LWmesh/sys/sys_src/sysTimer.c
[v _SYS_TimerTaskHandler SYS_TimerTaskHandler `(v  1 e 1 0 ]
{
"130
[s S5742 SYS_Timer_t 14 `*.39S5742 1 next 2 0 `ul 1 timeout 4 2 `ul 1 interval 4 6 `E16339 1 mode 1 10 `*.38(v 1 handler 3 11 ]
[v SYS_TimerTaskHandler@timer timer `*.39S5742  1 a 2 66 ]
"114
[v SYS_TimerTaskHandler@elapsed elapsed `ul  1 a 4 62 ]
"115
[v SYS_TimerTaskHandler@cnt cnt `uc  1 a 1 61 ]
"142
} 0
"205 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkTx.c
[v _nwkTxAckWaitTimerHandler nwkTxAckWaitTimerHandler `(v  1 s 1 nwkTxAckWaitTimerHandler ]
{
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"207
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkTxAckWaitTimerHandler@frame frame `*.39S4320  1 a 2 55 ]
"208
[v nwkTxAckWaitTimerHandler@restart restart `a  1 a 1 54 ]
"205
[s S5742 SYS_Timer_t 14 `*.39S5742 1 next 2 0 `ul 1 timeout 4 2 `ul 1 interval 4 6 `E16339 1 mode 1 10 `*.38(v 1 handler 3 11 ]
[v nwkTxAckWaitTimerHandler@timer timer `*.39S5742  1 p 2 50 ]
"223
} 0
"181 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRx.c
[v _nwkRxDuplicateRejectionTimerHandler nwkRxDuplicateRejectionTimerHandler `(v  1 s 1 nwkRxDuplicateRejectionTimerHandler ]
{
"185
[v nwkRxDuplicateRejectionTimerHandler@i i `uc  1 a 1 53 ]
"183
[v nwkRxDuplicateRejectionTimerHandler@restart restart `a  1 a 1 52 ]
"181
[s S5742 SYS_Timer_t 14 `*.39S5742 1 next 2 0 `ul 1 timeout 4 2 `ul 1 interval 4 6 `E16339 1 mode 1 10 `*.38(v 1 handler 3 11 ]
[v nwkRxDuplicateRejectionTimerHandler@timer timer `*.39S5742  1 p 2 50 ]
"196
} 0
"244 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkTx.c
[v _nwkTxDelayTimerHandler nwkTxDelayTimerHandler `(v  1 s 1 nwkTxDelayTimerHandler ]
{
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"246
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkTxDelayTimerHandler@frame frame `*.39S4320  1 a 2 55 ]
"247
[v nwkTxDelayTimerHandler@restart restart `a  1 a 1 54 ]
"244
[s S5742 SYS_Timer_t 14 `*.39S5742 1 next 2 0 `ul 1 timeout 4 2 `ul 1 interval 4 6 `E16339 1 mode 1 10 `*.38(v 1 handler 3 11 ]
[v nwkTxDelayTimerHandler@timer timer `*.39S5742  1 p 2 50 ]
"262
} 0
"227
[v _nwkTxConfirm nwkTxConfirm `(v  1 e 1 0 ]
{
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkTxConfirm@frame frame `*.39S4320  1 p 2 34 ]
[v nwkTxConfirm@status status `uc  1 p 1 36 ]
"231
} 0
"75 D:\projects\xTendLoRa\LWmesh/phy/phy_src/phy.c
[v _PHY_TaskHandler PHY_TaskHandler `(v  1 e 1 0 ]
{
"77
} 0
"710 D:\projects\xTendLoRa\LWmesh/phy/sx1276/sx1276_src/sx1276.c
[v _radio_engine radio_engine `(v  1 e 1 0 ]
{
"748
[v radio_engine@temp_time temp_time `us  1 a 2 15 ]
"812
} 0
"664
[v _sx1276_send sx1276_send `(v  1 s 1 sx1276_send ]
{
"678
} 0
"443
[v _initRadio initRadio `(v  1 e 1 0 ]
{
"446
[v initRadio@wideRSSI wideRSSI `us  1 a 2 88 ]
"445
[v initRadio@version version `uc  1 a 1 87 ]
"494
} 0
"6 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\rand.c
[v _srand srand `(v  1 e 1 0 ]
{
[v srand@s s `ui  1 p 2 34 ]
"9
} 0
"139 D:\projects\xTendLoRa\LWmesh/phy/sx1276/sx1276_src/sx1276.c
[v _setTxPower setTxPower `(v  1 e 1 0 ]
{
[v setTxPower@power power `uc  1 a 1 wreg ]
[v setTxPower@power power `uc  1 a 1 wreg ]
"141
[v setTxPower@power power `uc  1 a 1 49 ]
"151
} 0
"328
[v _setSyncWord setSyncWord `(v  1 e 1 0 ]
{
[v setSyncWord@sw sw `uc  1 a 1 wreg ]
[v setSyncWord@sw sw `uc  1 a 1 wreg ]
"330
[v setSyncWord@sw sw `uc  1 a 1 49 ]
"331
} 0
"197
[v _setSpreadingFactor setSpreadingFactor `(v  1 e 1 0 ]
{
[v setSpreadingFactor@sf sf `uc  1 a 1 wreg ]
[v setSpreadingFactor@sf sf `uc  1 a 1 wreg ]
"199
[v setSpreadingFactor@sf sf `uc  1 a 1 75 ]
"213
} 0
"222
[v _setSignalBandwidth setSignalBandwidth `(v  1 e 1 0 ]
{
"224
[v setSignalBandwidth@bw bw `ul  1 a 4 79 ]
"222
[v setSignalBandwidth@sbw sbw `ul  1 p 4 67 ]
"250
} 0
"260
[v _getSpreadingFactor getSpreadingFactor `(ul  1 e 4 0 ]
{
"263
} 0
"271
[v _getSignalBandwidth getSignalBandwidth `(ul  1 e 4 0 ]
{
"273
[v getSignalBandwidth@bw bw `uc  1 a 1 53 ]
"287
} 0
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
[v ___flge __flge `(b  1 e 0 0 ]
{
[v ___flge@ff1 ff1 `d  1 p 4 48 ]
[v ___flge@ff2 ff2 `d  1 p 4 52 ]
"19
} 0
"315 D:\projects\xTendLoRa\LWmesh/phy/sx1276/sx1276_src/sx1276.c
[v _setPreambleLength setPreambleLength `(v  1 e 1 0 ]
{
[v setPreambleLength@length length `us  1 p 2 49 ]
"319
} 0
"296
[v _setCodingRate4 setCodingRate4 `(v  1 e 1 0 ]
{
[v setCodingRate4@denominator denominator `uc  1 a 1 wreg ]
"304
[v setCodingRate4@cr cr `uc  1 a 1 50 ]
"296
[v setCodingRate4@denominator denominator `uc  1 a 1 wreg ]
"298
[v setCodingRate4@denominator denominator `uc  1 a 1 51 ]
"307
} 0
"350
[v _enableCrc enableCrc `(v  1 e 1 0 ]
{
"353
} 0
"43 D:\projects\xTendLoRa\LWmesh/phy/phy_src/phy.c
[v _PHY_SetChannel PHY_SetChannel `(v  1 e 1 0 ]
{
[v PHY_SetChannel@channel channel `uc  1 a 1 wreg ]
[v PHY_SetChannel@channel channel `uc  1 a 1 wreg ]
[v PHY_SetChannel@channel channel `uc  1 a 1 79 ]
"45
} 0
"159 D:\projects\xTendLoRa\LWmesh/phy/sx1276/sx1276_src/sx1276.c
[v _setFrequency setFrequency `(ul  1 e 4 0 ]
{
"161
[v setFrequency@num num `ul  1 a 4 75 ]
[v setFrequency@num_mod num_mod `ul  1 a 4 71 ]
"159
[v setFrequency@frequency frequency `ul  1 p 4 67 ]
"188
} 0
"7 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\llmod.c
[v ___llmod __llmod `(ul  1 e 4 0 ]
{
"10
[v ___llmod@counter counter `uc  1 a 1 42 ]
"7
[v ___llmod@dividend dividend `ul  1 p 4 34 ]
[v ___llmod@divisor divisor `ul  1 p 4 38 ]
"25
} 0
"7 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\__lldiv.c
[v ___lldiv __lldiv `(ul  1 e 4 0 ]
{
"10
[v ___lldiv@quotient quotient `ul  1 a 4 62 ]
"11
[v ___lldiv@counter counter `uc  1 a 1 66 ]
"7
[v ___lldiv@dividend dividend `ul  1 p 4 54 ]
[v ___lldiv@divisor divisor `ul  1 p 4 58 ]
"30
} 0
"502 D:\projects\xTendLoRa\LWmesh/phy/sx1276/sx1276_src/sx1276.c
[v _cad cad `(uc  1 e 1 0 ]
{
"504
[v cad@RSSI_loc RSSI_loc `s  1 a 2 50 ]
"503
[v cad@temp temp `uc  1 a 1 52 ]
"537
} 0
"545
[v _start_radio_cad start_radio_cad `(v  1 e 1 0 ]
{
"549
} 0
"116
[v _idle idle `(v  1 e 1 0 ]
{
"119
} 0
"63 D:\projects\xTendLoRa\LWmesh/hal/hal_src/Timers.c
[v _set_timer0base set_timer0base `T(v  1 e 1 0 ]
{
[v set_timer0base@timer timer `*.39us  1 p 2 34 ]
[v set_timer0base@tval tval `us  1 p 2 36 ]
"67
} 0
"55
[v _get_timer0base get_timer0base `T(us  1 e 2 0 ]
{
"56
[v get_timer0base@tval tval `us  1 a 2 36 ]
"55
[v get_timer0base@timer timer `*.39us  1 p 2 34 ]
"61
} 0
"286 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkTx.c
[v _PHY_DataConf PHY_DataConf `(v  1 e 1 0 ]
{
[v PHY_DataConf@status status `uc  1 a 1 wreg ]
[v PHY_DataConf@status status `uc  1 a 1 wreg ]
"288
[v PHY_DataConf@status status `uc  1 a 1 37 ]
"292
} 0
"266
[v _nwkTxConvertPhyStatus nwkTxConvertPhyStatus `(uc  1 s 1 nwkTxConvertPhyStatus ]
{
[v nwkTxConvertPhyStatus@status status `uc  1 a 1 wreg ]
[v nwkTxConvertPhyStatus@status status `uc  1 a 1 wreg ]
[v nwkTxConvertPhyStatus@status status `uc  1 a 1 36 ]
"282
} 0
"625 D:\projects\xTendLoRa\LWmesh/phy/sx1276/sx1276_src/sx1276.c
[v _DIO0_Receive_ISR DIO0_Receive_ISR `(v  1 e 1 0 ]
{
[s S5774 PHY_DataInd_t 5 `*.39uc 1 data 2 0 `uc 1 size 1 2 `uc 1 lqi 1 3 `c 1 rssi 1 4 ]
"635
[v DIO0_Receive_ISR@ind ind `S5774  1 a 5 8 ]
"636
[v DIO0_Receive_ISR@packetLength packetLength `uc  1 a 1 6 ]
"627
[v DIO0_Receive_ISR@irqFlags irqFlags `uc  1 a 1 7 ]
"662
} 0
"401
[v _receive receive `(v  1 e 1 0 ]
{
[v receive@size size `uc  1 a 1 wreg ]
[v receive@size size `uc  1 a 1 wreg ]
"403
[v receive@size size `uc  1 a 1 49 ]
"414
} 0
"387
[v _implicitHeaderMode implicitHeaderMode `(v  1 e 1 0 ]
{
"392
} 0
"373
[v _explicitHeaderMode explicitHeaderMode `(v  1 e 1 0 ]
{
"378
} 0
"47
[v _SX1276Write SX1276Write `(v  1 s 1 SX1276Write ]
{
[v SX1276Write@addr addr `uc  1 a 1 wreg ]
[v SX1276Write@addr addr `uc  1 a 1 wreg ]
[v SX1276Write@data data `uc  1 p 1 47 ]
"49
[v SX1276Write@addr addr `uc  1 a 1 48 ]
"50
} 0
"76
[v _SX1276WriteBuffer SX1276WriteBuffer `(v  1 s 1 SX1276WriteBuffer ]
{
[v SX1276WriteBuffer@addr addr `uc  1 a 1 wreg ]
[v SX1276WriteBuffer@addr addr `uc  1 a 1 wreg ]
[v SX1276WriteBuffer@buffer buffer `*.39uc  1 p 2 41 ]
[v SX1276WriteBuffer@size size `uc  1 p 1 43 ]
"79
[v SX1276WriteBuffer@addr addr `uc  1 a 1 44 ]
"84
} 0
"121 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/spi1.c
[v _SPI1_WriteBlock SPI1_WriteBlock `(v  1 e 1 0 ]
{
"123
[v SPI1_WriteBlock@data data `*.39uc  1 a 2 39 ]
"121
[v SPI1_WriteBlock@block block `*.39v  1 p 2 35 ]
[v SPI1_WriteBlock@blockSize blockSize `ui  1 p 2 37 ]
"128
} 0
"34 D:\projects\xTendLoRa\LWmesh/phy/sx1276/sx1276_src/sx1276.c
[v _SX1276Read SX1276Read `(uc  1 s 1 SX1276Read ]
{
[v SX1276Read@addr addr `uc  1 a 1 wreg ]
"36
[v SX1276Read@data data `uc  1 a 1 46 ]
"34
[v SX1276Read@addr addr `uc  1 a 1 wreg ]
"37
[v SX1276Read@addr addr `uc  1 a 1 45 ]
"39
} 0
"59
[v _SX1276ReadBuffer SX1276ReadBuffer `(v  1 s 1 SX1276ReadBuffer ]
{
[v SX1276ReadBuffer@addr addr `uc  1 a 1 wreg ]
[v SX1276ReadBuffer@addr addr `uc  1 a 1 wreg ]
[v SX1276ReadBuffer@buffer buffer `*.39uc  1 p 2 41 ]
[v SX1276ReadBuffer@size size `uc  1 p 1 43 ]
"62
[v SX1276ReadBuffer@addr addr `uc  1 a 1 44 ]
"67
} 0
"130 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/spi1.c
[v _SPI1_ReadBlock SPI1_ReadBlock `(v  1 e 1 0 ]
{
"132
[v SPI1_ReadBlock@data data `*.39uc  1 a 2 39 ]
"130
[v SPI1_ReadBlock@block block `*.39v  1 p 2 35 ]
[v SPI1_ReadBlock@blockSize blockSize `ui  1 p 2 37 ]
"137
} 0
"100
[v _SPI1_ExchangeByte SPI1_ExchangeByte `(uc  1 e 1 0 ]
{
[v SPI1_ExchangeByte@data data `uc  1 a 1 wreg ]
[v SPI1_ExchangeByte@data data `uc  1 a 1 wreg ]
"102
[v SPI1_ExchangeByte@data data `uc  1 a 1 34 ]
"106
} 0
"598 D:\projects\xTendLoRa\LWmesh/phy/sx1276/sx1276_src/sx1276.c
[v _get_rssi get_rssi `(c  1 e 1 0 ]
{
[v get_rssi@rssi_reg rssi_reg `uc  1 a 1 wreg ]
"599
[v get_rssi@temp_rssi temp_rssi `s  1 a 2 35 ]
"598
[v get_rssi@rssi_reg rssi_reg `uc  1 a 1 wreg ]
[v get_rssi@rssi_reg rssi_reg `uc  1 a 1 34 ]
"604
} 0
"612
[v _get_lqi get_lqi `(uc  1 s 1 get_lqi ]
{
[v get_lqi@rssi rssi `c  1 a 1 wreg ]
[v get_lqi@rssi rssi `c  1 a 1 wreg ]
[v get_lqi@rssi rssi `c  1 a 1 4 ]
"617
} 0
"10 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
[v ___xxtofl __xxtofl `(d  1 e 4 0 ]
{
[v ___xxtofl@sign sign `uc  1 a 1 wreg ]
"13
[v ___xxtofl@arg arg `ul  1 a 4 44 ]
"12
[v ___xxtofl@exp exp `uc  1 a 1 43 ]
"10
[v ___xxtofl@sign sign `uc  1 a 1 wreg ]
[v ___xxtofl@val val `l  1 p 4 34 ]
"15
[v ___xxtofl@sign sign `uc  1 a 1 42 ]
"44
} 0
"43 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
[v ___fltol __fltol `(l  1 e 4 0 ]
{
"45
[v ___fltol@exp1 exp1 `uc  1 a 1 94 ]
[v ___fltol@sign1 sign1 `uc  1 a 1 93 ]
"43
[v ___fltol@f1 f1 `d  1 p 4 89 ]
"70
} 0
"8 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
{
[s S10851 . 4 `uc 1 a 1 0 `uc 1 b 1 1 `uc 1 c 1 2 `uc 1 d 1 3 ]
"13
[s S10856 . 4 `s 1 wordA 2 0 `s 1 wordB 2 2 ]
[u S10859 . 4 `l 1 i 4 0 `d 1 f 4 0 `S10851 1 fAsBytes 4 0 `S10856 1 fAsWords 4 0 ]
[v ___flmul@prod prod `S10859  1 a 4 67 ]
"12
[v ___flmul@grs grs `ul  1 a 4 62 ]
[s S10927 . 2 `uc 1 a 1 0 `uc 1 b 1 1 ]
"14
[u S10930 . 2 `s 1 i 2 0 `us 1 n 2 0 `S10927 1 nAsBytes 2 0 ]
[v ___flmul@temp temp `S10930  1 a 2 71 ]
"10
[v ___flmul@bexp bexp `uc  1 a 1 66 ]
"11
[v ___flmul@aexp aexp `uc  1 a 1 61 ]
"9
[v ___flmul@sign sign `uc  1 a 1 60 ]
"8
[v ___flmul@b b `d  1 p 4 48 ]
[v ___flmul@a a `d  1 p 4 52 ]
"205
} 0
"10 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
{
"17
[v ___fladd@grs grs `uc  1 a 1 88 ]
"15
[v ___fladd@bexp bexp `uc  1 a 1 87 ]
"16
[v ___fladd@aexp aexp `uc  1 a 1 86 ]
"13
[v ___fladd@signs signs `uc  1 a 1 85 ]
"10
[v ___fladd@b b `d  1 p 4 73 ]
[v ___fladd@a a `d  1 p 4 77 ]
"237
} 0
"116 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRx.c
[v _PHY_DataInd PHY_DataInd `(v  1 e 1 0 ]
{
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"118
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v PHY_DataInd@frame frame `*.39S4320  1 a 2 56 ]
[s S5774 PHY_DataInd_t 5 `*.39uc 1 data 2 0 `uc 1 size 1 2 `uc 1 lqi 1 3 `c 1 rssi 1 4 ]
"116
[v PHY_DataInd@ind ind `*.39S5774  1 p 2 51 ]
"132
} 0
"196 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwk.c
[v _NWK_TaskHandler NWK_TaskHandler `(v  1 e 1 0 ]
{
"204
} 0
"297 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkTx.c
[v _nwkTxTaskHandler nwkTxTaskHandler `(v  1 e 1 0 ]
{
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"299
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkTxTaskHandler@frame frame `*.39S4320  1 a 2 57 ]
"378
} 0
"246 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRoute.c
[v _nwkRouteFrameSent nwkRouteFrameSent `(v  1 e 1 0 ]
{
[s S5116 NWK_RouteTableEntry_t 7 `uc 1 fixed 1 0 :1:0 
`uc 1 multicast 1 0 :1:1 
`uc 1 reserved 1 0 :2:2 
`uc 1 score 1 0 :4:4 
`us 1 dstAddr 2 1 `us 1 nextHopAddr 2 3 `uc 1 rank 1 5 `uc 1 lqi 1 6 ]
"248
[v nwkRouteFrameSent@entry entry `*.39S5116  1 a 2 44 ]
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"246
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkRouteFrameSent@frame frame `*.39S4320  1 p 2 40 ]
"270
} 0
"371
[v _nwkRouteNormalizeRanks nwkRouteNormalizeRanks `(v  1 s 1 nwkRouteNormalizeRanks ]
{
"373
[v nwkRouteNormalizeRanks@i i `uc  1 a 1 35 ]
"375
} 0
"170 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkDataReq.c
[v _nwkDataReqTxConf nwkDataReqTxConf `(v  1 s 1 nwkDataReqTxConf ]
{
[s S224 NWK_DataReq_t 20 `*.39v 1 next 2 0 `*.39v 1 frame 2 2 `uc 1 state 1 4 `us 1 dstAddr 2 5 `uc 1 dstEndpoint 1 7 `uc 1 srcEndpoint 1 8 `uc 1 options 1 9 `uc 1 memberRadius 1 10 `uc 1 nonMemberRadius 1 11 `*.39uc 1 data 2 12 `uc 1 size 1 14 `*.38(v 1 confirm 3 15 `uc 1 status 1 18 `uc 1 control 1 19 ]
"172
[v nwkDataReqTxConf@req req `*.39S224  1 a 2 40 ]
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"170
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkDataReqTxConf@frame frame `*.39S4320  1 p 2 36 ]
"184
} 0
"67 D:\projects\xTendLoRa\LWmesh/phy/phy_src/phy.c
[v _PHY_DataReq PHY_DataReq `(v  1 e 1 0 ]
{
[v PHY_DataReq@data data `*.39uc  1 p 2 51 ]
[v PHY_DataReq@size size `uc  1 p 1 53 ]
"73
} 0
"483 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRx.c
[v _nwkRxTaskHandler nwkRxTaskHandler `(v  1 e 1 0 ]
{
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"485
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkRxTaskHandler@frame frame `*.39S4320  1 a 2 22 ]
"521
} 0
"292
[v _nwkRxHandleReceivedFrame nwkRxHandleReceivedFrame `(v  1 s 1 nwkRxHandleReceivedFrame ]
{
[s S4357 NwkFrameMulticastHeader_t 2 `uc 1 nonMemberRadius 1 0 :4:0 
`uc 1 maxNonMemberRadius 1 0 :4:4 
`uc 1 memberRadius 1 1 :4:0 
`uc 1 maxMemberRadius 1 1 :4:4 
]
"346
[v nwkRxHandleReceivedFrame@mcHeader mcHeader `*.39S4357  1 a 2 69 ]
"347
[v nwkRxHandleReceivedFrame@member member `a  1 a 1 68 ]
"348
[v nwkRxHandleReceivedFrame@broadcast broadcast `a  1 a 1 67 ]
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"294
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[v nwkRxHandleReceivedFrame@header header `*.39S4302  1 a 2 71 ]
"292
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkRxHandleReceivedFrame@frame frame `*.39S4320  1 p 2 63 ]
"419
} 0
"159 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkTx.c
[v _nwkTxBroadcastFrame nwkTxBroadcastFrame `(v  1 e 1 0 ]
{
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"161
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkTxBroadcastFrame@newFrame newFrame `*.39S4320  1 a 2 55 ]
"159
[v nwkTxBroadcastFrame@frame frame `*.39S4320  1 p 2 52 ]
"178
} 0
"200 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRx.c
[v _nwkRxRejectDuplicate nwkRxRejectDuplicate `(a  1 s 1 nwkRxRejectDuplicate ]
{
"229
[v nwkRxRejectDuplicate@shift shift `uc  1 a 1 56 ]
"211
[v nwkRxRejectDuplicate@diff diff `uc  1 a 1 58 ]
"205
[v nwkRxRejectDuplicate@i i `uc  1 a 1 57 ]
[s S5733 NwkDuplicateRejectionEntry_t 5 `us 1 src 2 0 `uc 1 seq 1 2 `uc 1 mask 1 3 `uc 1 ttl 1 4 ]
"202
[v nwkRxRejectDuplicate@entry entry `*.39S5733  1 a 2 61 ]
"203
[v nwkRxRejectDuplicate@freeEntry freeEntry `*.39S5733  1 a 2 59 ]
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"200
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[v nwkRxRejectDuplicate@header header `*.39S4302  1 p 2 50 ]
"253
} 0
"70 D:\projects\xTendLoRa\LWmesh/sys/sys_src/sysTimer.c
[v _SYS_TimerStart SYS_TimerStart `(v  1 e 1 0 ]
{
[s S5742 SYS_Timer_t 14 `*.39S5742 1 next 2 0 `ul 1 timeout 4 2 `ul 1 interval 4 6 `E16339 1 mode 1 10 `*.38(v 1 handler 3 11 ]
[v SYS_TimerStart@timer timer `*.39S5742  1 p 2 48 ]
"74
} 0
"146
[v _placeTimer placeTimer `(v  1 s 1 placeTimer ]
{
"153
[s S5742 SYS_Timer_t 14 `*.39S5742 1 next 2 0 `ul 1 timeout 4 2 `ul 1 interval 4 6 `E16339 1 mode 1 10 `*.38(v 1 handler 3 11 ]
[v placeTimer@t t `*.39S5742  1 a 2 46 ]
"151
[v placeTimer@timeout timeout `ul  1 a 4 40 ]
"150
[s S5742 SYS_Timer_t 14 `*.39S5742 1 next 2 0 `ul 1 timeout 4 2 `ul 1 interval 4 6 `E16339 1 mode 1 10 `*.38(v 1 handler 3 11 ]
[v placeTimer@prev prev `*.39S5742  1 a 2 44 ]
"146
[s S5742 SYS_Timer_t 14 `*.39S5742 1 next 2 0 `ul 1 timeout 4 2 `ul 1 interval 4 6 `E16339 1 mode 1 10 `*.38(v 1 handler 3 11 ]
[v placeTimer@timer timer `*.39S5742  1 p 2 34 ]
"185
} 0
"102
[v _SYS_TimerStarted SYS_TimerStarted `(a  1 e 1 0 ]
{
"104
[s S5742 SYS_Timer_t 14 `*.39S5742 1 next 2 0 `ul 1 timeout 4 2 `ul 1 interval 4 6 `E16339 1 mode 1 10 `*.38(v 1 handler 3 11 ]
[v SYS_TimerStarted@t t `*.39S5742  1 a 2 36 ]
"102
[s S5742 SYS_Timer_t 14 `*.39S5742 1 next 2 0 `ul 1 timeout 4 2 `ul 1 interval 4 6 `E16339 1 mode 1 10 `*.38(v 1 handler 3 11 ]
[v SYS_TimerStarted@timer timer `*.39S5742  1 p 2 34 ]
"108
} 0
"196 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRoute.c
[v _nwkRouteFrameReceived nwkRouteFrameReceived `(v  1 e 1 0 ]
{
"221
[v nwkRouteFrameReceived@discovery discovery `a  1 a 1 49 ]
[s S5116 NWK_RouteTableEntry_t 7 `uc 1 fixed 1 0 :1:0 
`uc 1 multicast 1 0 :1:1 
`uc 1 reserved 1 0 :2:2 
`uc 1 score 1 0 :4:4 
`us 1 dstAddr 2 1 `us 1 nextHopAddr 2 3 `uc 1 rank 1 5 `uc 1 lqi 1 6 ]
"200
[v nwkRouteFrameReceived@entry entry `*.39S5116  1 a 2 53 ]
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"199
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[v nwkRouteFrameReceived@header header `*.39S4302  1 a 2 51 ]
"196
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkRouteFrameReceived@frame frame `*.39S4320  1 p 2 43 ]
"242
} 0
"64 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkRoute.h
[s S5116 NWK_RouteTableEntry_t 7 `uc 1 fixed 1 0 :1:0 
`uc 1 multicast 1 0 :1:1 
`uc 1 reserved 1 0 :2:2 
`uc 1 score 1 0 :4:4 
`us 1 dstAddr 2 1 `us 1 nextHopAddr 2 3 `uc 1 rank 1 5 `uc 1 lqi 1 6 ]
"107 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRoute.c
[v _NWK_RouteNewEntry NWK_RouteNewEntry `(*.39S5116  1 e 2 0 ]
{
"112
[v NWK_RouteNewEntry@i i `uc  1 a 1 38 ]
"110
[v NWK_RouteNewEntry@entry entry `*.39S5116  1 a 2 41 ]
"109
[v NWK_RouteNewEntry@iter iter `*.39S5116  1 a 2 39 ]
"132
} 0
"453 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRx.c
[v _nwkRxHandleIndication nwkRxHandleIndication `(v  1 s 1 nwkRxHandleIndication ]
{
"455
[v nwkRxHandleIndication@ack ack `a  1 a 1 0 ]
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"453
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkRxHandleIndication@frame frame `*.39S4320  1 p 2 8 ]
"478
} 0
"136
[v _nwkRxSendAck nwkRxSendAck `(v  1 s 1 nwkRxSendAck ]
{
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"138
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkRxSendAck@ack ack `*.39S4320  1 a 2 62 ]
[s S5833 NwkCommandAck_t 3 `uc 1 id 1 0 `uc 1 seq 1 1 `uc 1 control 1 2 ]
"139
[v nwkRxSendAck@command command `*.39S5833  1 a 2 60 ]
"136
[v nwkRxSendAck@frame frame `*.39S4320  1 p 2 58 ]
"158
} 0
"423
[v _nwkRxIndicateFrame nwkRxIndicateFrame `(a  1 s 1 nwkRxIndicateFrame ]
{
[s S252 NWK_DataInd_t 12 `us 1 srcAddr 2 0 `us 1 dstAddr 2 2 `uc 1 srcEndpoint 1 4 `uc 1 dstEndpoint 1 5 `uc 1 options 1 6 `*.39uc 1 data 2 7 `uc 1 size 1 9 `uc 1 lqi 1 10 `c 1 rssi 1 11 ]
"426
[v nwkRxIndicateFrame@ind ind `S252  1 a 12 8 ]
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"425
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[v nwkRxIndicateFrame@header header `*.39S4302  1 a 2 6 ]
"423
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkRxIndicateFrame@frame frame `*.39S4320  1 p 2 6 ]
"449
} 0
"241 D:\projects\xTendLoRa\LWmesh/app/app_src/application.c
[v _appManagementEp appManagementEp `(a  1 s 1 appManagementEp ]
{
"251
[v appManagementEp@ptr ptr `*.39uc  1 a 2 4 ]
"243
[v appManagementEp@dataptr dataptr `*.39uc  1 a 2 2 ]
[s S252 NWK_DataInd_t 12 `us 1 srcAddr 2 0 `us 1 dstAddr 2 2 `uc 1 srcEndpoint 1 4 `uc 1 dstEndpoint 1 5 `uc 1 options 1 6 `*.39uc 1 data 2 7 `uc 1 size 1 9 `uc 1 lqi 1 10 `c 1 rssi 1 11 ]
"241
[v appManagementEp@ind ind `*.39S252  1 p 2 0 ]
"262
} 0
"212
[v _appDataInd appDataInd `(a  1 s 1 appDataInd ]
{
"216
[v appDataInd@dataptr dataptr `*.39uc  1 a 2 2 ]
"215
[v appDataInd@buf_id buf_id `uc  1 a 1 4 ]
[s S252 NWK_DataInd_t 12 `us 1 srcAddr 2 0 `us 1 dstAddr 2 2 `uc 1 srcEndpoint 1 4 `uc 1 dstEndpoint 1 5 `uc 1 options 1 6 `*.39uc 1 data 2 7 `uc 1 size 1 9 `uc 1 lqi 1 10 `c 1 rssi 1 11 ]
"212
[v appDataInd@ind ind `*.39S252  1 p 2 0 ]
"239
} 0
"257 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRx.c
[v _nwkRxServiceDataInd nwkRxServiceDataInd `(a  1 s 1 nwkRxServiceDataInd ]
{
[s S252 NWK_DataInd_t 12 `us 1 srcAddr 2 0 `us 1 dstAddr 2 2 `uc 1 srcEndpoint 1 4 `uc 1 dstEndpoint 1 5 `uc 1 options 1 6 `*.39uc 1 data 2 7 `uc 1 size 1 9 `uc 1 lqi 1 10 `c 1 rssi 1 11 ]
[v nwkRxServiceDataInd@ind ind `*.39S252  1 p 2 0 ]
"288
} 0
"182 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkTx.c
[v _nwkTxAckReceived nwkTxAckReceived `(a  1 e 1 0 ]
{
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"185
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkTxAckReceived@frame frame `*.39S4320  1 a 2 46 ]
[s S5833 NwkCommandAck_t 3 `uc 1 id 1 0 `uc 1 seq 1 1 `uc 1 control 1 2 ]
"184
[v nwkTxAckReceived@command command `*.39S5833  1 a 2 44 ]
[s S252 NWK_DataInd_t 12 `us 1 srcAddr 2 0 `us 1 dstAddr 2 2 `uc 1 srcEndpoint 1 4 `uc 1 dstEndpoint 1 5 `uc 1 options 1 6 `*.39uc 1 data 2 7 `uc 1 size 1 9 `uc 1 lqi 1 10 `c 1 rssi 1 11 ]
"182
[v nwkTxAckReceived@ind ind `*.39S252  1 p 2 40 ]
"201
} 0
"109 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkFrame.h
"99
"59
"67
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"111 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
"79 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkFrame.h
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
"111 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
"107 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkFrame.h
"109
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
"111 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
"115 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkFrame.h
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
"111 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v _nwkFrameNext nwkFrameNext `(*.39S4320  1 e 2 0 ]
{
[v nwkFrameNext@frame frame `*.39S4320  1 p 2 34 ]
"125
} 0
"357 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRoute.c
[v _nwkRouteErrorReceived nwkRouteErrorReceived `(a  1 e 1 0 ]
{
[s S5225 NwkCommandRouteError_t 6 `uc 1 id 1 0 `us 1 srcAddr 2 1 `us 1 dstAddr 2 3 `uc 1 multicast 1 5 ]
"359
[v nwkRouteErrorReceived@command command `*.39S5225  1 a 2 48 ]
[s S252 NWK_DataInd_t 12 `us 1 srcAddr 2 0 `us 1 dstAddr 2 2 `uc 1 srcEndpoint 1 4 `uc 1 dstEndpoint 1 5 `uc 1 options 1 6 `*.39uc 1 data 2 7 `uc 1 size 1 9 `uc 1 lqi 1 10 `c 1 rssi 1 11 ]
"357
[v nwkRouteErrorReceived@ind ind `*.39S252  1 p 2 45 ]
"367
} 0
"185
[v _nwkRouteRemove nwkRouteRemove `(v  1 e 1 0 ]
{
[s S5116 NWK_RouteTableEntry_t 7 `uc 1 fixed 1 0 :1:0 
`uc 1 multicast 1 0 :1:1 
`uc 1 reserved 1 0 :2:2 
`uc 1 score 1 0 :4:4 
`us 1 dstAddr 2 1 `us 1 nextHopAddr 2 3 `uc 1 rank 1 5 `uc 1 lqi 1 6 ]
"187
[v nwkRouteRemove@entry entry `*.39S5116  1 a 2 43 ]
"185
[v nwkRouteRemove@dst dst `us  1 p 2 40 ]
[v nwkRouteRemove@multicast multicast `uc  1 p 1 42 ]
"192
} 0
"136
[v _NWK_RouteFreeEntry NWK_RouteFreeEntry `(v  1 e 1 0 ]
{
[s S5116 NWK_RouteTableEntry_t 7 `uc 1 fixed 1 0 :1:0 
`uc 1 multicast 1 0 :1:1 
`uc 1 reserved 1 0 :2:2 
`uc 1 score 1 0 :4:4 
`us 1 dstAddr 2 1 `us 1 nextHopAddr 2 3 `uc 1 rank 1 5 `uc 1 lqi 1 6 ]
[v NWK_RouteFreeEntry@entry entry `*.39S5116  1 p 2 34 ]
"142
} 0
"145 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
[v _nwkFramePayloadSize nwkFramePayloadSize `T(uc  1 e 1 0 ]
{
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkFramePayloadSize@frame frame `*.39S4320  1 p 2 34 ]
"148
} 0
"2464 D:\projects\xTendLoRa\LWmesh/app/app_src/application.c
[v _exract_sink_addr exract_sink_addr `(v  1 s 1 exract_sink_addr ]
{
"2467
[v exract_sink_addr@addrstr addrstr `VE[5]uc  1 a 5 6 ]
"2465
[v exract_sink_addr@tempaddr tempaddr `us  1 a 2 4 ]
"2466
[v exract_sink_addr@p2 p2 `*.39uc  1 a 2 2 ]
[v exract_sink_addr@p1 p1 `*.39uc  1 a 2 0 ]
"2464
[v exract_sink_addr@dataptr dataptr `*.39uc  1 p 2 90 ]
"2485
} 0
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strtoul.c
[v _strtoul strtoul `(ul  1 e 4 0 ]
{
[v strtoul@s s `*.39Cuc  1 p 2 84 ]
[v strtoul@endptr endptr `*.39*.39uc  1 p 2 86 ]
[v strtoul@base base `i  1 p 2 88 ]
"7
} 0
"7 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\__strtoxl.c
[v ___strtoxl __strtoxl `(ul  1 e 4 0 ]
{
"9
[v ___strtoxl@a a `ul  1 a 4 77 ]
[v ___strtoxl@limit limit `ul  1 a 4 71 ]
[v ___strtoxl@prev_a prev_a `ul  1 a 4 59 ]
"11
[v ___strtoxl@cp cp `*.39Cuc  1 a 2 81 ]
"10
[v ___strtoxl@c c `uc  1 a 1 83 ]
[v ___strtoxl@skip skip `uc  1 a 1 76 ]
[v ___strtoxl@sign sign `uc  1 a 1 75 ]
[v ___strtoxl@conv_done conv_done `uc  1 a 1 70 ]
"7
[v ___strtoxl@s s `*.39Cuc  1 p 2 48 ]
[v ___strtoxl@endptr endptr `*.39*.39uc  1 p 2 50 ]
[v ___strtoxl@base base `i  1 p 2 52 ]
[v ___strtoxl@is_signed is_signed `uc  1 p 1 54 ]
"84
} 0
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\toupper.c
[v _toupper toupper `(i  1 e 2 0 ]
{
[v toupper@c c `i  1 p 2 40 ]
"8
} 0
"5 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\islower.c
[v _islower islower `(i  1 e 2 0 ]
{
[v islower@c c `i  1 p 2 34 ]
"8
} 0
"5 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\isspace.c
[v _isspace isspace `(i  1 e 2 0 ]
{
[v isspace@c c `i  1 p 2 34 ]
"8
} 0
"5 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\isdigit.c
[v _isdigit isdigit `(i  1 e 2 0 ]
{
[v isdigit@c c `i  1 p 2 34 ]
"8
} 0
"5 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\isalpha.c
[v _isalpha isalpha `(i  1 e 2 0 ]
{
[v isalpha@c c `i  1 p 2 34 ]
"8
} 0
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strstr.c
[v _strstr strstr `(*.39uc  1 e 2 0 ]
{
"7
[v strstr@nl nl `ui  1 a 2 49 ]
"4
[v strstr@h h `*.39Cuc  1 p 2 45 ]
[v strstr@n n `*.32Cuc  1 p 2 47 ]
"15
} 0
"3 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strncmp.c
[v _strncmp strncmp `(i  1 e 2 0 ]
{
"5
[v strncmp@r r `*.32Cuc  1 a 2 43 ]
[v strncmp@l l `*.39Cuc  1 a 2 41 ]
"3
[v strncmp@_l _l `*.39Cuc  1 p 2 34 ]
[v strncmp@_r _r `*.32Cuc  1 p 2 36 ]
[v strncmp@n n `ui  1 p 2 38 ]
"9
} 0
"5 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
[v _strlen strlen `(ui  1 e 2 0 ]
{
"7
[v strlen@a a `*.34Cuc  1 a 2 36 ]
"5
[v strlen@s s `*.34Cuc  1 p 2 34 ]
"12
} 0
"3 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strchr.c
[v _strchr strchr `(*.39uc  1 e 2 0 ]
{
[v strchr@s s `*.39Cuc  1 p 2 34 ]
[v strchr@c c `i  1 p 2 36 ]
"11
} 0
"113 D:\projects\xTendLoRa\LWmesh/app/app_src/EEPROM.c
[v _DATAEE_WriteByte_Platform DATAEE_WriteByte_Platform `(v  1 e 1 0 ]
{
[v DATAEE_WriteByte_Platform@addr addr `us  1 p 2 38 ]
[v DATAEE_WriteByte_Platform@data data `uc  1 p 1 40 ]
"118
} 0
"172 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/memory.c
[v _DATAEE_WriteByte DATAEE_WriteByte `(v  1 e 1 0 ]
{
"174
[v DATAEE_WriteByte@GIEBitValue GIEBitValue `uc  1 a 1 37 ]
"172
[v DATAEE_WriteByte@bAdd bAdd `us  1 p 2 34 ]
[v DATAEE_WriteByte@bData bData `uc  1 p 1 36 ]
"192
} 0
"296 D:\projects\xTendLoRa\LWmesh/app/app_src/application.c
[v _get_free_rx_buffer get_free_rx_buffer `(a  1 s 1 get_free_rx_buffer ]
{
[v get_free_rx_buffer@buf_id buf_id `*.39uc  1 p 2 34 ]
"306
} 0
"198
[v _check_multicast_rx check_multicast_rx `(a  1 s 1 check_multicast_rx ]
{
[s S252 NWK_DataInd_t 12 `us 1 srcAddr 2 0 `us 1 dstAddr 2 2 `uc 1 srcEndpoint 1 4 `uc 1 dstEndpoint 1 5 `uc 1 options 1 6 `*.39uc 1 data 2 7 `uc 1 size 1 9 `uc 1 lqi 1 10 `c 1 rssi 1 11 ]
[v check_multicast_rx@ind ind `*.39S252  1 p 2 39 ]
"210
} 0
"142
[v _app_aes_decrypt app_aes_decrypt `(uc  1 s 1 app_aes_decrypt ]
{
"149
[v app_aes_decrypt@random random `us  1 a 2 38 ]
"148
[v app_aes_decrypt@i i `uc  1 a 1 42 ]
[s S24 AES_ctx 192 `[176]uc 1 RoundKey 176 0 `[16]uc 1 Iv 16 176 ]
"143
[v app_aes_decrypt@ctx ctx `S24  1 a 192 43 ]
"145
[v app_aes_decrypt@iv iv `[16]uc  1 a 16 20 ]
[s S396 app_header_t 16 `us 1 iv_seed 2 0 `us 1 crc16 2 2 `[12]uc 1 resv 12 4 ]
"144
[v app_aes_decrypt@apphdr apphdr `*.39S396  1 a 2 40 ]
"146
[v app_aes_decrypt@crc16_cal crc16_cal `us  1 a 2 36 ]
"142
[v app_aes_decrypt@data data `*.39uc  1 p 2 79 ]
[v app_aes_decrypt@size size `uc  1 p 1 81 ]
"157
} 0
"28 D:\projects\xTendLoRa\LWmesh/app/app_src/crc.c
[v _crc16_app crc16_app `(us  1 e 2 0 ]
{
"38
[v crc16_app@i i `us  1 a 2 61 ]
"29
[v crc16_app@ptr ptr `*.39uc  1 a 2 59 ]
"30
[v crc16_app@result result `us  1 a 2 57 ]
"28
[v crc16_app@dptr dptr `*.39uc  1 p 2 51 ]
[v crc16_app@len len `us  1 p 2 53 ]
[v crc16_app@seed seed `us  1 p 2 55 ]
"50
} 0
"159 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/crc.c
[v _CRC_CalculatedResultGet CRC_CalculatedResultGet `(us  1 e 2 0 ]
{
[v CRC_CalculatedResultGet@reverse reverse `a  1 a 1 wreg ]
"161
[v CRC_CalculatedResultGet@result result `us  1 a 2 49 ]
[v CRC_CalculatedResultGet@mask mask `us  1 a 2 47 ]
"159
[v CRC_CalculatedResultGet@reverse reverse `a  1 a 1 wreg ]
[v CRC_CalculatedResultGet@xorValue xorValue `us  1 p 2 41 ]
"164
[v CRC_CalculatedResultGet@reverse reverse `a  1 a 1 46 ]
"199
} 0
"138
[v _CRC_ReverseValue CRC_ReverseValue `(us  1 s 2 CRC_ReverseValue ]
{
"140
[v CRC_ReverseValue@mask mask `us  1 a 2 39 ]
"141
[v CRC_ReverseValue@reverse reverse `us  1 a 2 37 ]
"138
[v CRC_ReverseValue@crc crc `us  1 p 2 34 ]
"157
} 0
"125
[v _CRC_8BitDataWrite CRC_8BitDataWrite `(a  1 e 1 0 ]
{
[v CRC_8BitDataWrite@data data `uc  1 a 1 wreg ]
[v CRC_8BitDataWrite@data data `uc  1 a 1 wreg ]
"127
[v CRC_8BitDataWrite@data data `uc  1 a 1 34 ]
"136
} 0
"229 D:\projects\xTendLoRa\LWmesh/aes/aes_src/AES.c
[v _AES_init_ctx_iv AES_init_ctx_iv `(v  1 e 1 0 ]
{
[s S24 AES_ctx 192 `[176]uc 1 RoundKey 176 0 `[16]uc 1 Iv 16 176 ]
[v AES_init_ctx_iv@ctx ctx `*.39S24  1 p 2 57 ]
[v AES_init_ctx_iv@key key `*.39Cuc  1 p 2 59 ]
[v AES_init_ctx_iv@iv iv `*.39Cuc  1 p 2 61 ]
"233
} 0
"151
[v _KeyExpansion KeyExpansion `(v  1 s 1 KeyExpansion ]
{
"184
[v KeyExpansion@u8tmp u8tmp `uc  1 a 1 46 ]
"154
[v KeyExpansion@tempa tempa `[4]uc  1 a 4 49 ]
"153
[v KeyExpansion@i i `ui  1 a 2 55 ]
[v KeyExpansion@k k `ui  1 a 2 53 ]
[v KeyExpansion@j j `ui  1 a 2 47 ]
"151
[v KeyExpansion@RoundKey RoundKey `*.39uc  1 p 2 34 ]
[v KeyExpansion@Key Key `*.39Cuc  1 p 2 36 ]
"222
} 0
"514
[v _AES_CBC_decrypt_buffer AES_CBC_decrypt_buffer `(v  1 e 1 0 ]
{
"517
[v AES_CBC_decrypt_buffer@storeNextIv storeNextIv `[16]uc  1 a 16 0 ]
"516
[v AES_CBC_decrypt_buffer@i i `ul  1 a 4 16 ]
[s S24 AES_ctx 192 `[176]uc 1 RoundKey 176 0 `[16]uc 1 Iv 16 176 ]
"514
[v AES_CBC_decrypt_buffer@ctx ctx `*.39S24  1 p 2 71 ]
[v AES_CBC_decrypt_buffer@buf buf `*.39uc  1 p 2 73 ]
[v AES_CBC_decrypt_buffer@length length `ul  1 p 4 75 ]
"527
} 0
"489
[v _XorWithIv XorWithIv `(v  1 s 1 XorWithIv ]
{
"491
[v XorWithIv@i i `uc  1 a 1 39 ]
"489
[v XorWithIv@buf buf `*.39uc  1 p 2 34 ]
[v XorWithIv@Iv Iv `*.39Cuc  1 p 2 36 ]
"496
} 0
"436
[v _InvCipher InvCipher `(v  1 s 1 InvCipher ]
{
"438
[v InvCipher@round round `uc  1 a 1 70 ]
"436
[v InvCipher@state state `*.39[4][4]uc  1 p 2 66 ]
[v InvCipher@RoundKey RoundKey `*.39Cuc  1 p 2 68 ]
"458
} 0
"368
[v _InvSubBytes InvSubBytes `(v  1 s 1 InvSubBytes ]
{
"370
[v InvSubBytes@j j `uc  1 a 1 43 ]
[v InvSubBytes@i i `uc  1 a 1 42 ]
"368
[v InvSubBytes@state state `*.39[4][4]uc  1 p 2 34 ]
"378
} 0
"380
[v _InvShiftRows InvShiftRows `(v  1 s 1 InvShiftRows ]
{
"382
[v InvShiftRows@temp temp `uc  1 a 1 36 ]
"380
[v InvShiftRows@state state `*.39[4][4]uc  1 p 2 34 ]
"406
} 0
"347
[v _InvMixColumns InvMixColumns `(v  1 s 1 InvMixColumns ]
{
"349
[v InvMixColumns@i i `i  1 a 2 60 ]
"350
[v InvMixColumns@d d `uc  1 a 1 65 ]
[v InvMixColumns@c c `uc  1 a 1 64 ]
[v InvMixColumns@b b `uc  1 a 1 63 ]
[v InvMixColumns@a a `uc  1 a 1 62 ]
"347
[v InvMixColumns@state state `*.39[4][4]uc  1 p 2 35 ]
"363
} 0
"299
[v _xtime xtime `(uc  1 s 1 xtime ]
{
[v xtime@x x `uc  1 a 1 wreg ]
[v xtime@x x `uc  1 a 1 wreg ]
"301
[v xtime@x x `uc  1 a 1 34 ]
"302
} 0
"242
[v _AddRoundKey AddRoundKey `(v  1 s 1 AddRoundKey ]
{
[v AddRoundKey@round round `uc  1 a 1 wreg ]
"244
[v AddRoundKey@j j `uc  1 a 1 45 ]
[v AddRoundKey@i i `uc  1 a 1 44 ]
"242
[v AddRoundKey@round round `uc  1 a 1 wreg ]
[v AddRoundKey@state state `*.39[4][4]uc  1 p 2 34 ]
[v AddRoundKey@RoundKey RoundKey `*.39Cuc  1 p 2 36 ]
"245
[v AddRoundKey@round round `uc  1 a 1 43 ]
"252
} 0
"128 D:\projects\xTendLoRa\LWmesh/app/app_src/circular_buffer.c
[v _CircularBufferSize CircularBufferSize `(ui  1 e 2 0 ]
{
[s S267 . 10 `*.39uc 1 buf 2 0 `ui 1 write_pos 2 2 `ui 1 read_pos 2 4 `ui 1 element_size 2 6 `ui 1 max_size 2 8 ]
[v CircularBufferSize@ctx ctx `*.39CS267  1 p 2 34 ]
"130
} 0
"309 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRoute.c
[v _nwkRouteFrame nwkRouteFrame `(v  1 e 1 0 ]
{
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"311
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[v nwkRouteFrame@header header `*.39S4302  1 a 2 69 ]
"309
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkRouteFrame@frame frame `*.39S4320  1 p 2 67 ]
"327
} 0
"331
[v _nwkRouteSendRouteError nwkRouteSendRouteError `(v  1 s 1 nwkRouteSendRouteError ]
{
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"333
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkRouteSendRouteError@frame frame `*.39S4320  1 a 2 65 ]
[s S5225 NwkCommandRouteError_t 6 `uc 1 id 1 0 `us 1 srcAddr 2 1 `us 1 dstAddr 2 3 `uc 1 multicast 1 5 ]
"334
[v nwkRouteSendRouteError@command command `*.39S5225  1 a 2 63 ]
"331
[v nwkRouteSendRouteError@src src `us  1 p 2 58 ]
[v nwkRouteSendRouteError@dst dst `us  1 p 2 60 ]
[v nwkRouteSendRouteError@multicast multicast `uc  1 p 1 62 ]
"353
} 0
"131 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
[v _nwkFrameCommandInit nwkFrameCommandInit `(v  1 e 1 0 ]
{
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkFrameCommandInit@frame frame `*.39S4320  1 p 2 34 ]
"139
} 0
"100
[v _nwkFrameFree nwkFrameFree `(v  1 e 1 0 ]
{
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkFrameFree@frame frame `*.39S4320  1 p 2 34 ]
"104
} 0
"211 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkDataReq.c
[v _nwkDataReqTaskHandler nwkDataReqTaskHandler `(v  1 e 1 0 ]
{
[s S224 NWK_DataReq_t 20 `*.39v 1 next 2 0 `*.39v 1 frame 2 2 `uc 1 state 1 4 `us 1 dstAddr 2 5 `uc 1 dstEndpoint 1 7 `uc 1 srcEndpoint 1 8 `uc 1 options 1 9 `uc 1 memberRadius 1 10 `uc 1 nonMemberRadius 1 11 `*.39uc 1 data 2 12 `uc 1 size 1 14 `*.38(v 1 confirm 3 15 `uc 1 status 1 18 `uc 1 control 1 19 ]
"213
[v nwkDataReqTaskHandler@req req `*.39S224  1 a 2 84 ]
"236
} 0
"111
[v _nwkDataReqSendFrame nwkDataReqSendFrame `(v  1 s 1 nwkDataReqSendFrame ]
{
[s S4357 NwkFrameMulticastHeader_t 2 `uc 1 nonMemberRadius 1 0 :4:0 
`uc 1 maxNonMemberRadius 1 0 :4:4 
`uc 1 memberRadius 1 1 :4:0 
`uc 1 maxMemberRadius 1 1 :4:4 
]
"140
[v nwkDataReqSendFrame@mcHeader mcHeader `*.39S4357  1 a 2 61 ]
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"113
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkDataReqSendFrame@frame frame `*.39S4320  1 a 2 63 ]
[s S224 NWK_DataReq_t 20 `*.39v 1 next 2 0 `*.39v 1 frame 2 2 `uc 1 state 1 4 `us 1 dstAddr 2 5 `uc 1 dstEndpoint 1 7 `uc 1 srcEndpoint 1 8 `uc 1 options 1 9 `uc 1 memberRadius 1 10 `uc 1 nonMemberRadius 1 11 `*.39uc 1 data 2 12 `uc 1 size 1 14 `*.38(v 1 confirm 3 15 `uc 1 status 1 18 `uc 1 control 1 19 ]
"111
[v nwkDataReqSendFrame@req req `*.39S224  1 p 2 58 ]
"164
} 0
"109 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkTx.c
[v _nwkTxFrame nwkTxFrame `(v  1 e 1 0 ]
{
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"111
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[v nwkTxFrame@header header `*.39S4302  1 a 2 56 ]
"109
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkTxFrame@frame frame `*.39S4320  1 p 2 52 ]
"155
} 0
"11 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\rand.c
[v _rand rand `(i  1 e 2 0 ]
{
"15
} 0
"15 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
{
"17
[v ___lmul@product product `ul  1 a 4 42 ]
"15
[v ___lmul@multiplier multiplier `ul  1 p 4 34 ]
[v ___lmul@multiplicand multiplicand `ul  1 p 4 38 ]
"129
} 0
"274 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRoute.c
[v _nwkRoutePrepareTx nwkRoutePrepareTx `(v  1 e 1 0 ]
{
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"276
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[v nwkRoutePrepareTx@header header `*.39S4302  1 a 2 49 ]
"274
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v nwkRoutePrepareTx@frame frame `*.39S4320  1 p 2 45 ]
"305
} 0
"146
[v _NWK_RouteNextHop NWK_RouteNextHop `(us  1 e 2 0 ]
{
[s S5116 NWK_RouteTableEntry_t 7 `uc 1 fixed 1 0 :1:0 
`uc 1 multicast 1 0 :1:1 
`uc 1 reserved 1 0 :2:2 
`uc 1 score 1 0 :4:4 
`us 1 dstAddr 2 1 `us 1 nextHopAddr 2 3 `uc 1 rank 1 5 `uc 1 lqi 1 6 ]
"148
[v NWK_RouteNextHop@entry entry `*.39S5116  1 a 2 43 ]
"146
[v NWK_RouteNextHop@dst dst `us  1 p 2 40 ]
[v NWK_RouteNextHop@multicast multicast `uc  1 p 1 42 ]
"155
} 0
"64 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkRoute.h
[s S5116 NWK_RouteTableEntry_t 7 `uc 1 fixed 1 0 :1:0 
`uc 1 multicast 1 0 :1:1 
`uc 1 reserved 1 0 :2:2 
`uc 1 score 1 0 :4:4 
`us 1 dstAddr 2 1 `us 1 nextHopAddr 2 3 `uc 1 rank 1 5 `uc 1 lqi 1 6 ]
"93 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRoute.c
[v _NWK_RouteFindEntry NWK_RouteFindEntry `(*.39S5116  1 e 2 0 ]
{
"95
[v NWK_RouteFindEntry@i i `uc  1 a 1 39 ]
"93
[v NWK_RouteFindEntry@dst dst `us  1 p 2 34 ]
[v NWK_RouteFindEntry@multicast multicast `uc  1 p 1 36 ]
"103
} 0
"101 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkGroup.c
[v _NWK_GroupIsMember NWK_GroupIsMember `(a  1 e 1 0 ]
{
"103
[v NWK_GroupIsMember@i i `uc  1 a 1 38 ]
"101
[v NWK_GroupIsMember@group group `us  1 p 2 34 ]
"107
} 0
"381 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRoute.c
[v _nwkIsRouter nwkIsRouter `(a  1 e 1 0 ]
{
"383
} 0
"109 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkFrame.h
"99
"59
"67
[s S4292 . 1 `uc 1 ackRequest 1 0 :1:0 
`uc 1 security 1 0 :1:1 
`uc 1 linkLocal 1 0 :1:2 
`uc 1 multicast 1 0 :1:3 
`uc 1 repeater 1 0 :1:4 
`uc 1 reserved 1 0 :3:5 
]
"80 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
"79 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkFrame.h
[s S4299 . 1 `uc 1 nwkSrcEndpoint 1 0 :4:0 
`uc 1 nwkDstEndpoint 1 0 :4:4 
]
"80 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
[s S4302 NwkFrameHeader_t 16 `us 1 macFcf 2 0 `uc 1 macSeq 1 2 `us 1 macDstPanId 2 3 `us 1 macDstAddr 2 5 `us 1 macSrcAddr 2 7 `S4292 1 nwkFcf 1 9 `uc 1 nwkSeq 1 10 `us 1 nwkSrcAddr 2 11 `us 1 nwkDstAddr 2 13 `S4299 1 . 1 15 ]
[u S4313 . 128 `S4302 1 header 16 0 `[128]uc 1 data 128 0 ]
"107 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkFrame.h
"109
[s S4316 . 2 `uc 1 lqi 1 0 `c 1 rssi 1 1 ]
"80 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
"115 D:\projects\xTendLoRa\LWmesh/nwk/nwk_inc\nwkFrame.h
[s S4321 . 7 `uc 1 status 1 0 `us 1 timeout 2 1 `uc 1 control 1 3 `*.38(v 1 confirm 3 4 ]
"80 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
[u S4330 . 7 `S4316 1 rx 2 0 `S4321 1 tx 7 0 ]
[s S4320 NwkFrame_t 139 `uc 1 state 1 0 `uc 1 size 1 1 `S4313 1 . 128 2 `*.39uc 1 payload 2 130 `S4330 1 . 7 132 ]
[v _nwkFrameAlloc nwkFrameAlloc `(*.39S4320  1 e 2 0 ]
{
"82
[v nwkFrameAlloc@i i `uc  1 a 1 50 ]
"94
} 0
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\memset.c
[v _memset memset `(*.39v  1 e 2 0 ]
{
"6
[v memset@s s `*.39uc  1 a 2 44 ]
"7
[v memset@k k `ui  1 a 2 42 ]
"4
[v memset@dest dest `*.39v  1 p 2 34 ]
[v memset@c c `i  1 p 2 36 ]
[v memset@n n `ui  1 p 2 38 ]
"90
} 0
"190 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkDataReq.c
[v _nwkDataReqConfirm nwkDataReqConfirm `(v  1 s 1 nwkDataReqConfirm ]
{
[s S224 NWK_DataReq_t 20 `*.39v 1 next 2 0 `*.39v 1 frame 2 2 `uc 1 state 1 4 `us 1 dstAddr 2 5 `uc 1 dstEndpoint 1 7 `uc 1 srcEndpoint 1 8 `uc 1 options 1 9 `uc 1 memberRadius 1 10 `uc 1 nonMemberRadius 1 11 `*.39uc 1 data 2 12 `uc 1 size 1 14 `*.38(v 1 confirm 3 15 `uc 1 status 1 18 `uc 1 control 1 19 ]
"198
[v nwkDataReqConfirm@prev prev `*.39S224  1 a 2 80 ]
[s S224 NWK_DataReq_t 20 `*.39v 1 next 2 0 `*.39v 1 frame 2 2 `uc 1 state 1 4 `us 1 dstAddr 2 5 `uc 1 dstEndpoint 1 7 `uc 1 srcEndpoint 1 8 `uc 1 options 1 9 `uc 1 memberRadius 1 10 `uc 1 nonMemberRadius 1 11 `*.39uc 1 data 2 12 `uc 1 size 1 14 `*.38(v 1 confirm 3 15 `uc 1 status 1 18 `uc 1 control 1 19 ]
"190
[v nwkDataReqConfirm@req req `*.39S224  1 p 2 76 ]
"206
} 0
"178 D:\projects\xTendLoRa\LWmesh/app/app_src/application.c
[v _appDataConf appDataConf `(v  1 e 1 0 ]
{
"180
[v appDataConf@ack ack `a  1 a 1 75 ]
[s S224 NWK_DataReq_t 20 `*.39v 1 next 2 0 `*.39v 1 frame 2 2 `uc 1 state 1 4 `us 1 dstAddr 2 5 `uc 1 dstEndpoint 1 7 `uc 1 srcEndpoint 1 8 `uc 1 options 1 9 `uc 1 memberRadius 1 10 `uc 1 nonMemberRadius 1 11 `*.39uc 1 data 2 12 `uc 1 size 1 14 `*.38(v 1 confirm 3 15 `uc 1 status 1 18 `uc 1 control 1 19 ]
"178
[v appDataConf@req req `*.39S224  1 p 2 73 ]
"196
} 0
"276
[v _free_tx_buffer free_tx_buffer `(v  1 s 1 free_tx_buffer ]
{
[s S273 msg_ack_t 4 `us 1 dest_addr 2 0 `uc 1 msgid 1 2 `a 1 status 1 3 ]
"281
[v free_tx_buffer@msg_ack_obj msg_ack_obj `S273  1 a 4 68 ]
"277
[v free_tx_buffer@buf_id buf_id `uc  1 a 1 72 ]
[s S224 NWK_DataReq_t 20 `*.39v 1 next 2 0 `*.39v 1 frame 2 2 `uc 1 state 1 4 `us 1 dstAddr 2 5 `uc 1 dstEndpoint 1 7 `uc 1 srcEndpoint 1 8 `uc 1 options 1 9 `uc 1 memberRadius 1 10 `uc 1 nonMemberRadius 1 11 `*.39uc 1 data 2 12 `uc 1 size 1 14 `*.38(v 1 confirm 3 15 `uc 1 status 1 18 `uc 1 control 1 19 ]
"276
[v free_tx_buffer@req req `*.39S224  1 p 2 63 ]
[v free_tx_buffer@ack ack `a  1 p 1 65 ]
"294
} 0
"71 D:\projects\xTendLoRa\LWmesh/app/app_src/circular_buffer.c
[v _CircularBufferPushBack CircularBufferPushBack `(c  1 e 1 0 ]
{
"72
[v CircularBufferPushBack@write_pos write_pos `ui  1 a 2 61 ]
[s S267 . 10 `*.39uc 1 buf 2 0 `ui 1 write_pos 2 2 `ui 1 read_pos 2 4 `ui 1 element_size 2 6 `ui 1 max_size 2 8 ]
"71
[v CircularBufferPushBack@ctx ctx `*.39S267  1 p 2 51 ]
[v CircularBufferPushBack@val val `*.39v  1 p 2 53 ]
"87
} 0
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\memcpy.c
[v _memcpy memcpy `(*.39v  1 e 2 0 ]
{
"8
[v memcpy@s s `*.34Cuc  1 a 2 49 ]
"7
[v memcpy@d d `*.39uc  1 a 2 47 ]
"9
[v memcpy@tmp tmp `uc  1 a 1 46 ]
"4
[v memcpy@d1 d1 `*.39v  1 p 2 40 ]
[v memcpy@s1 s1 `*.34Cv  1 p 2 42 ]
[v memcpy@n n `ui  1 p 2 44 ]
"18
} 0
"15 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
{
"17
[v ___wmul@product product `ui  1 a 2 38 ]
"15
[v ___wmul@multiplier multiplier `ui  1 p 2 34 ]
[v ___wmul@multiplicand multiplicand `ui  1 p 2 36 ]
"53
} 0
"58 D:\projects\xTendLoRa\LWmesh/sys/sys_src/sys.c
[v _SYS_Init SYS_Init `(v  1 e 1 0 ]
{
"63
} 0
"63 D:\projects\xTendLoRa\LWmesh/sys/sys_src/sysTimer.c
[v _SYS_TimerInit SYS_TimerInit `(v  1 e 1 0 ]
{
"66
} 0
"35 D:\projects\xTendLoRa\LWmesh/phy/phy_src/phy.c
[v _PHY_Init PHY_Init `(v  1 e 1 0 ]
{
"37
} 0
"70 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwk.c
[v _NWK_Init NWK_Init `(v  1 e 1 0 ]
{
"77
[v NWK_Init@i i `uc  1 a 1 39 ]
"100
} 0
"94 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkTx.c
[v _nwkTxInit nwkTxInit `(v  1 e 1 0 ]
{
"105
} 0
"102 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRx.c
[v _nwkRxInit nwkRxInit `(v  1 e 1 0 ]
{
"104
[v nwkRxInit@i i `uc  1 a 1 38 ]
"112
} 0
"127 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwk.c
[v _NWK_OpenEndpoint NWK_OpenEndpoint `(v  1 e 1 0 ]
{
[v NWK_OpenEndpoint@id id `uc  1 a 1 wreg ]
[v NWK_OpenEndpoint@id id `uc  1 a 1 wreg ]
[v NWK_OpenEndpoint@handler handler `*.38(a  1 p 3 34 ]
"129
[v NWK_OpenEndpoint@id id `uc  1 a 1 37 ]
"130
} 0
"81 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkRoute.c
[v _nwkRouteInit nwkRouteInit `(v  1 e 1 0 ]
{
"83
[v nwkRouteInit@i i `uc  1 a 1 34 ]
"89
} 0
"70 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkGroup.c
[v _nwkGroupInit nwkGroupInit `(v  1 e 1 0 ]
{
"72
[v nwkGroupInit@i i `uc  1 a 1 34 ]
"74
} 0
"70 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkFrame.c
[v _nwkFrameInit nwkFrameInit `(v  1 e 1 0 ]
{
"72
[v nwkFrameInit@i i `uc  1 a 1 34 ]
"74
} 0
"78 D:\projects\xTendLoRa\LWmesh/nwk/nwk_src/nwkDataReq.c
[v _nwkDataReqInit nwkDataReqInit `(v  1 e 1 0 ]
{
"81
} 0
"50 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"62
} 0
"87 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/uart1.c
[v _UART1_Initialize UART1_Initialize `(v  1 e 1 0 ]
{
"159
} 0
"333
[v _UART1_SetTxInterruptHandler UART1_SetTxInterruptHandler `(v  1 e 1 0 ]
{
[v UART1_SetTxInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 34 ]
"335
} 0
"329
[v _UART1_SetRxInterruptHandler UART1_SetRxInterruptHandler `(v  1 e 1 0 ]
{
[v UART1_SetRxInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 34 ]
"331
} 0
"319
[v _UART1_SetOverrunErrorHandler UART1_SetOverrunErrorHandler `(v  1 e 1 0 ]
{
[v UART1_SetOverrunErrorHandler@interruptHandler interruptHandler `*.38(v  1 p 3 34 ]
"321
} 0
"315
[v _UART1_SetFramingErrorHandler UART1_SetFramingErrorHandler `(v  1 e 1 0 ]
{
[v UART1_SetFramingErrorHandler@interruptHandler interruptHandler `*.38(v  1 p 3 34 ]
"317
} 0
"323
[v _UART1_SetErrorHandler UART1_SetErrorHandler `(v  1 e 1 0 ]
{
[v UART1_SetErrorHandler@interruptHandler interruptHandler `*.38(v  1 p 3 34 ]
"325
} 0
"63 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/tmr5.c
[v _TMR5_Initialize TMR5_Initialize `(v  1 e 1 0 ]
{
"90
} 0
"65 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/tmr3.c
[v _TMR3_Initialize TMR3_Initialize `(v  1 e 1 0 ]
{
"98
} 0
"186
[v _TMR3_SetInterruptHandler TMR3_SetInterruptHandler `(v  1 e 1 0 ]
{
[v TMR3_SetInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 34 ]
"188
} 0
"62 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/tmr0.c
[v _TMR0_Initialize TMR0_Initialize `(v  1 e 1 0 ]
{
"86
} 0
"143
[v _TMR0_SetInterruptHandler TMR0_SetInterruptHandler `(v  1 e 1 0 ]
{
[v TMR0_SetInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 34 ]
"145
} 0
"64 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/spi1.c
[v _SPI1_Initialize SPI1_Initialize `(v  1 e 1 0 ]
{
"77
} 0
"78 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/mcc.c
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
{
"96
} 0
"55 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"143
} 0
"64 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
{
"76
} 0
"52 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_Initialize INTERRUPT_Initialize `(v  1 e 1 0 ]
{
"56
[v INTERRUPT_Initialize@state state `a  1 a 1 34 ]
"76
} 0
"76 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/crc.c
[v _CRC_Initialize CRC_Initialize `(v  1 e 1 0 ]
{
"117
} 0
"122 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/tmr0.c
[v _TMR0_ISR TMR0_ISR `IIH(v  1 e 1 0 ]
{
"131
} 0
"133
[v _TMR0_CallBack TMR0_CallBack `(v  1 e 1 0 ]
{
"141
} 0
"147
[v _TMR0_DefaultInterruptHandler TMR0_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"150
} 0
"28 D:\projects\xTendLoRa\LWmesh/hal/hal_src/Timers.c
[v _Timer0Handler Timer0Handler `(v  1 e 1 0 ]
{
"53
} 0
"78 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/interrupt_manager.c
[v _Default_ISR Default_ISR `IIH(v  1 e 1 0 ]
{
"80
} 0
"235 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/uart1.c
[v _UART1_tx_vect_isr UART1_tx_vect_isr `IIH(v  1 e 1 0 ]
{
"241
} 0
"253
[v _UART1_Transmit_ISR UART1_Transmit_ISR `(v  1 e 1 0 ]
{
"271
} 0
"243
[v _UART1_rx_vect_isr UART1_rx_vect_isr `IIH(v  1 e 1 0 ]
{
"249
} 0
"273
[v _UART1_Receive_ISR UART1_Receive_ISR `(v  1 e 1 0 ]
{
"295
} 0
"307
[v _UART1_DefaultFramingErrorHandler UART1_DefaultFramingErrorHandler `(v  1 e 1 0 ]
{
} 0
"309
[v _UART1_DefaultOverrunErrorHandler UART1_DefaultOverrunErrorHandler `(v  1 e 1 0 ]
{
} 0
"311
[v _UART1_DefaultErrorHandler UART1_DefaultErrorHandler `(v  1 e 1 0 ]
{
"313
} 0
"314 D:\projects\xTendLoRa\LWmesh/app/app_src/application.c
[v i2_UART_error_handler UART_error_handler `(v  1 s 1 i2_UART_error_handler ]
{
"316
[v i2UART_error_handler@temp temp `VEi  1 a 2 1 ]
"323
} 0
"161 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/uart1.c
[v i2_UART1_is_rx_ready UART1_is_rx_ready `(a  1 e 1 0 ]
{
"164
} 0
"180
[v i2_UART1_Read UART1_Read `(uc  1 e 1 0 ]
{
"200
} 0
"297
[v _UART1_RxDataHandler UART1_RxDataHandler `(v  1 e 1 0 ]
{
"305
} 0
"165 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/tmr3.c
[v _TMR3_ISR TMR3_ISR `IIH(v  1 e 1 0 ]
{
"175
} 0
"128
[v i2_TMR3_WriteTimer TMR3_WriteTimer `(v  1 e 1 0 ]
{
[v i2TMR3_WriteTimer@timerVal timerVal `us  1 p 2 3 ]
"148
} 0
"177
[v _TMR3_CallBack TMR3_CallBack `(v  1 e 1 0 ]
{
"184
} 0
"190
[v _TMR3_DefaultInterruptHandler TMR3_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"193
} 0
"80 D:\projects\xTendLoRa\LWmesh/modbus/port/porttimer.c
[v _prvvTIMERExpiredISR prvvTIMERExpiredISR `(v  1 e 1 0 ]
{
"89
} 0
"324 D:\projects\xTendLoRa\LWmesh/modbus/rtu/mbrtu.c
[v _xMBRTUTimerT35Expired xMBRTUTimerT35Expired `(uc  1 e 1 0 ]
{
"355
} 0
"39 D:\projects\xTendLoRa\LWmesh/modbus/port/portevent.c
[v i2_xMBPortEventPost xMBPortEventPost `(uc  1 e 1 0 ]
{
[v i2xMBPortEventPost@eEvent eEvent `E16140  1 a 1 wreg ]
[v i2xMBPortEventPost@eEvent eEvent `E16140  1 a 1 wreg ]
"41
[v i2xMBPortEventPost@eEvent eEvent `E16140  1 a 1 3 ]
"44
} 0
"65 D:\projects\xTendLoRa\LWmesh/modbus/port/porttimer.c
[v i2_vMBPortTimersDisable vMBPortTimersDisable `(v  1 e 1 0 ]
{
"74
} 0
"106 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/tmr3.c
[v i2_TMR3_StopTimer TMR3_StopTimer `(v  1 e 1 0 ]
{
"110
} 0
"8 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\assert.c
[v i2___assert_fail __assert_fail `(v  1 e 1 0 ]
{
[v i2___assert_fail@expr expr `*.32Cuc  1 p 2 20 ]
[v i2___assert_fail@file file `*.32Cuc  1 p 2 22 ]
[v i2___assert_fail@line line `i  1 p 2 24 ]
[v i2___assert_fail@func func `*.32Cuc  1 p 2 26 ]
"12
} 0
"5 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\printf.c
[v i2_printf printf `(i  1 e 2 0 ]
{
"8
[v i2printf@ap ap `[1]*.39v  1 a 2 18 ]
"5
[v i2printf@fmt fmt `*.32Cuc  1 p 2 6 ]
"13
} 0
"1390 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
[v i2_vfprintf vfprintf `(i  1 e 2 0 ]
{
"1393
[v i2vfprintf@cfmt cfmt `*.32uc  1 a 2 86 ]
[s S11198 _IO_FILE 0 ]
"1390
[v i2vfprintf@fp fp `*.2S11198  1 p 2 0 ]
[v i2vfprintf@fmt fmt `*.32Cuc  1 p 2 2 ]
[v i2vfprintf@ap ap `*.39*.39v  1 p 2 4 ]
"1404
} 0
"692
[v i2_vfpfcnvrt vfpfcnvrt `(i  1 s 2 i2_vfpfcnvrt ]
{
"696
[v i2vfpfcnvrt@ll ll `o  1 a 8 76 ]
"694
[v i2vfpfcnvrt@cp cp `*.34uc  1 a 2 84 ]
[s S11198 _IO_FILE 0 ]
"692
[v i2vfpfcnvrt@fp fp `*.2S11198  1 p 2 68 ]
[v i2vfpfcnvrt@fmt fmt `*.39*.32uc  1 p 2 70 ]
[v i2vfpfcnvrt@ap ap `*.39*.39v  1 p 2 72 ]
"1387
} 0
"568
[v i2_stoa stoa `(i  1 s 2 i2_stoa ]
{
"570
[v i2stoa@nuls nuls `[7]uc  1 a 7 19 ]
"571
[v i2stoa@l l `i  1 a 2 34 ]
[v i2stoa@p p `i  1 a 2 32 ]
"570
[v i2stoa@cp cp `*.34uc  1 a 2 30 ]
"571
[v i2stoa@w w `i  1 a 2 28 ]
[v i2stoa@i i `i  1 a 2 26 ]
[s S11198 _IO_FILE 0 ]
"568
[v i2stoa@fp fp `*.2S11198  1 p 2 14 ]
[v i2stoa@s s `*.34uc  1 p 2 16 ]
"611
} 0
"287
[v i2_dtoa dtoa `(i  1 s 2 i2_dtoa ]
{
"290
[v i2dtoa@n n `o  1 a 8 58 ]
"289
[v i2dtoa@i i `i  1 a 2 66 ]
[v i2dtoa@s s `i  1 a 2 56 ]
[v i2dtoa@w w `i  1 a 2 54 ]
[v i2dtoa@p p `i  1 a 2 52 ]
[s S11198 _IO_FILE 0 ]
"287
[v i2dtoa@fp fp `*.2S11198  1 p 2 32 ]
[v i2dtoa@d d `o  1 p 8 34 ]
"328
} 0
"72
[v i2_pad pad `(i  1 s 2 i2_pad ]
{
"74
[v i2pad@w w `i  1 a 2 30 ]
[v i2pad@i i `i  1 a 2 28 ]
[s S11198 _IO_FILE 0 ]
"72
[v i2pad@fp fp `*.2S11198  1 p 2 21 ]
[v i2pad@buf buf `*.39uc  1 p 2 23 ]
[v i2pad@p p `i  1 p 2 25 ]
"95
} 0
"5 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
[v i2_strlen strlen `(ui  1 e 2 0 ]
{
"7
[v i2strlen@a a `*.34Cuc  1 a 2 5 ]
"5
[v i2strlen@s s `*.34Cuc  1 p 2 3 ]
"12
} 0
"8 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
[v i2_fputs fputs `(i  1 e 2 0 ]
{
"11
[v i2fputs@i i `i  1 a 2 19 ]
"10
[v i2fputs@c c `uc  1 a 1 18 ]
"8
[v i2fputs@s s `*.39Cuc  1 p 2 14 ]
[s S11182 _IO_FILE 6 `*.2uc 1 buffer 2 0 `i 1 count 2 2 `i 1 limit 2 4 ]
[v i2fputs@fp fp `*.2S11182  1 p 2 16 ]
"19
} 0
"8 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
[v i2_fputc fputc `(i  1 e 2 0 ]
{
[v i2fputc@c c `i  1 p 2 5 ]
[s S11182 _IO_FILE 6 `*.2uc 1 buffer 2 0 `i 1 count 2 2 `i 1 limit 2 4 ]
[v i2fputc@fp fp `*.2S11182  1 p 2 7 ]
"24
} 0
"230 D:\projects\xTendLoRa\LWmesh\PIC18F47K42\mcc_generated_files/uart1.c
[v i2_putch putch `(v  1 e 1 0 ]
{
[v i2putch@txData txData `uc  1 a 1 wreg ]
[v i2putch@txData txData `uc  1 a 1 wreg ]
"232
[v i2putch@txData txData `uc  1 a 1 4 ]
"233
} 0
"202
[v i2_UART1_Write UART1_Write `(v  1 e 1 0 ]
{
[v i2UART1_Write@txData txData `uc  1 a 1 wreg ]
[v i2UART1_Write@txData txData `uc  1 a 1 wreg ]
[v i2UART1_Write@txData txData `uc  1 a 1 3 ]
"223
} 0
"1 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\abs.c
[v i2_abs abs `(i  1 e 2 0 ]
{
[v i2abs@a a `i  1 p 2 21 ]
"4
} 0
"9 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
[v i2___aomod __aomod `(o  1 e 8 0 ]
{
"12
[v i2___aomod@sign sign `uc  1 a 1 20 ]
[v i2___aomod@counter counter `uc  1 a 1 19 ]
"9
[v i2___aomod@dividend dividend `o  1 p 8 3 ]
[v i2___aomod@divisor divisor `o  1 p 8 11 ]
"36
} 0
"9 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
[v i2___aodiv __aodiv `(o  1 e 8 0 ]
{
"12
[v i2___aodiv@quotient quotient `o  1 a 8 21 ]
"13
[v i2___aodiv@sign sign `uc  1 a 1 20 ]
[v i2___aodiv@counter counter `uc  1 a 1 19 ]
"9
[v i2___aodiv@dividend dividend `o  1 p 8 3 ]
[v i2___aodiv@divisor divisor `o  1 p 8 11 ]
"43
} 0
"4 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\abort.c
[v i2_abort abort `(v  1 e 1 0 ]
{
"6
} 0
"8 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\exit.c
[v i2_exit exit `(v  1 e 1 0 ]
{
[v i2exit@code code `i  1 p 2 18 ]
"13
} 0
"17 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\atexit.c
[v i2___funcs_on_exit __funcs_on_exit `(v  1 e 1 0 ]
{
"19
[v i2___funcs_on_exit@func func `*.38(v  1 a 3 13 ]
[v i2___funcs_on_exit@arg arg `*.39v  1 a 2 16 ]
"25
} 0
"45
[v i2_call call `(v  1 s 1 i2_call ]
{
[v i2call@p p `*.39v  1 p 2 3 ]
"48
} 0
"15 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
[v i2___wmul __wmul `(ui  1 e 2 0 ]
{
"17
[v i2___wmul@product product `ui  1 a 2 7 ]
"15
[v i2___wmul@multiplier multiplier `ui  1 p 2 3 ]
[v i2___wmul@multiplicand multiplicand `ui  1 p 2 5 ]
"53
} 0
"7 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\_Exit.c
[v i2__Exit _Exit `(v  1 e 1 0 ]
{
[v i2__Exit@ec ec `i  1 p 2 3 ]
"11
} 0
