Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: Snake.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Snake.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Snake"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : Snake
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "GenericCounter.v" in library work
Compiling verilog file "VGAControl.v" in library work
Module <GenericCounter> compiled
Compiling verilog file "PRandomVert.v" in library work
Module <VGAControl> compiled
Compiling verilog file "PRandomHorz.v" in library work
Module <PRandomVert> compiled
Compiling verilog file "VGAWrapper.v" in library work
Module <PRandomHorz> compiled
Compiling verilog file "SnakeControl.v" in library work
Module <VGAWrapper> compiled
Compiling verilog file "Seg7Decoder.v" in library work
Module <SnakeControl> compiled
Compiling verilog file "ScoreCounter.v" in library work
Module <Seg7Decoder> compiled
Compiling verilog file "RandomWrapper.v" in library work
Module <ScoreCounter> compiled
Compiling verilog file "NavigationStateMachine.v" in library work
Module <RandomWrapper> compiled
Compiling verilog file "MasterStateMachine.v" in library work
Module <NavigationStateMachine> compiled
Compiling verilog file "Snake.v" in library work
Module <MasterStateMachine> compiled
Module <Snake> compiled
No errors in compilation
Analysis of file <"Snake.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Snake> in library <work>.

Analyzing hierarchy for module <MasterStateMachine> in library <work>.

Analyzing hierarchy for module <NavigationStateMachine> in library <work>.

Analyzing hierarchy for module <RandomWrapper> in library <work>.

Analyzing hierarchy for module <GenericCounter> in library <work> with parameters.
	COUNTER_MAX = "00000000000000000000000000010000"
	COUNTER_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <SnakeControl> in library <work>.

Analyzing hierarchy for module <VGAWrapper> in library <work>.

Analyzing hierarchy for module <ScoreCounter> in library <work>.

Analyzing hierarchy for module <Seg7Decoder> in library <work>.

Analyzing hierarchy for module <PRandomHorz> in library <work>.

Analyzing hierarchy for module <PRandomVert> in library <work>.

Analyzing hierarchy for module <VGAControl> in library <work> with parameters.
	HorzTimeToBackPorchEnd = "0010010000"
	HorzTimeToDisplayTimeEnd = "1100010000"
	HorzTimeToFrontPorchEnd = "1100100000"
	HorzTimeToPulseWidthEnd = "0001100000"
	VertTimeToBackPorchEnd = "0000011111"
	VertTimeToDisplayTimeEnd = "0111111111"
	VertTimeToPulseWidthEnd = "0000000010"
	VertTimeTofrontPorch = "1000001001"

Analyzing hierarchy for module <GenericCounter> in library <work> with parameters.
	COUNTER_MAX = "1100100000"
	COUNTER_WIDTH = "00000000000000000000000000001010"

Analyzing hierarchy for module <GenericCounter> in library <work> with parameters.
	COUNTER_MAX = "1000001001"
	COUNTER_WIDTH = "00000000000000000000000000001001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Snake>.
WARNING:Xst:852 - "Snake.v" line 92: Unconnected input port 'RESET' of instance 'SnakeCtl' is tied to GND.
Module <Snake> is correct for synthesis.
 
Analyzing module <MasterStateMachine> in library <work>.
WARNING:Xst:905 - "MasterStateMachine.v" line 45: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CurrState>
Module <MasterStateMachine> is correct for synthesis.
 
Analyzing module <NavigationStateMachine> in library <work>.
WARNING:Xst:905 - "NavigationStateMachine.v" line 45: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CurrState>
Module <NavigationStateMachine> is correct for synthesis.
 
Analyzing module <RandomWrapper> in library <work>.
Module <RandomWrapper> is correct for synthesis.
 
Analyzing module <PRandomHorz> in library <work>.
Module <PRandomHorz> is correct for synthesis.
 
Analyzing module <PRandomVert> in library <work>.
Module <PRandomVert> is correct for synthesis.
 
Analyzing module <GenericCounter.1> in library <work>.
	COUNTER_MAX = 32'sb00000000000000000000000000010000
	COUNTER_WIDTH = 32'sb00000000000000000000000000001000
Module <GenericCounter.1> is correct for synthesis.
 
Analyzing module <SnakeControl> in library <work>.
Module <SnakeControl> is correct for synthesis.
 
Analyzing module <VGAWrapper> in library <work>.
Module <VGAWrapper> is correct for synthesis.
 
Analyzing module <VGAControl> in library <work>.
	HorzTimeToBackPorchEnd = 10'b0010010000
	HorzTimeToDisplayTimeEnd = 10'b1100010000
	HorzTimeToFrontPorchEnd = 10'b1100100000
	HorzTimeToPulseWidthEnd = 10'b0001100000
	VertTimeToBackPorchEnd = 10'b0000011111
	VertTimeToDisplayTimeEnd = 10'b0111111111
	VertTimeToPulseWidthEnd = 10'b0000000010
	VertTimeTofrontPorch = 10'b1000001001
Module <VGAControl> is correct for synthesis.
 
Analyzing module <GenericCounter.2> in library <work>.
	COUNTER_MAX = 10'b1100100000
	COUNTER_WIDTH = 32'sb00000000000000000000000000001010
Module <GenericCounter.2> is correct for synthesis.
 
Analyzing module <GenericCounter.3> in library <work>.
	COUNTER_MAX = 10'b1000001001
	COUNTER_WIDTH = 32'sb00000000000000000000000000001001
Module <GenericCounter.3> is correct for synthesis.
 
Analyzing module <ScoreCounter> in library <work>.
Module <ScoreCounter> is correct for synthesis.
 
Analyzing module <Seg7Decoder> in library <work>.
Module <Seg7Decoder> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MasterStateMachine>.
    Related source file is "MasterStateMachine.v".
    Found finite state machine <FSM_0> for signal <CurrState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | CLOCK                     (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <MasterStateMachine> synthesized.


Synthesizing Unit <NavigationStateMachine>.
    Related source file is "NavigationStateMachine.v".
    Found finite state machine <FSM_1> for signal <CurrState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | CLOCK                     (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <NavigationStateMachine> synthesized.


Synthesizing Unit <GenericCounter_1>.
    Related source file is "GenericCounter.v".
    Found 1-bit register for signal <TRIGG_OUT>.
    Found 8-bit up counter for signal <Counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <GenericCounter_1> synthesized.


Synthesizing Unit <SnakeControl>.
    Related source file is "SnakeControl.v".
WARNING:Xst:647 - Input <DEBUG_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RAND_ADDRH<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RAND_ADDRV<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MASTER_STATE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <REACHED_TARGET>.
    Found 8-bit register for signal <COLOUR>.
    Found 7-bit adder for signal <$add0000> created at line 81.
    Found 6-bit adder for signal <$add0001> created at line 84.
    Found 6-bit subtractor for signal <$sub0000> created at line 87.
    Found 7-bit subtractor for signal <$sub0001> created at line 90.
    Found 7-bit subtractor for signal <$sub0002> created at line 95.
    Found 6-bit subtractor for signal <$sub0003> created at line 97.
    Found 7-bit register for signal <ApplePositionH>.
    Found 10-bit comparator lessequal for signal <ApplePositionH$cmp_le0000> created at line 50.
    Found 6-bit register for signal <ApplePositionV>.
    Found 10-bit comparator lessequal for signal <ApplePositionV$cmp_le0000> created at line 54.
    Found 10-bit comparator greater for signal <COLOUR$cmp_gt0000> created at line 59.
    Found 9-bit comparator greater for signal <COLOUR$cmp_gt0001> created at line 59.
    Found 10-bit comparator greater for signal <COLOUR$cmp_gt0002> created at line 63.
    Found 9-bit comparator greater for signal <COLOUR$cmp_gt0003> created at line 63.
    Found 10-bit comparator lessequal for signal <COLOUR$cmp_le0000> created at line 59.
    Found 9-bit comparator lessequal for signal <COLOUR$cmp_le0001> created at line 59.
    Found 10-bit comparator lessequal for signal <COLOUR$cmp_le0002> created at line 63.
    Found 9-bit comparator lessequal for signal <COLOUR$cmp_le0003> created at line 63.
    Found 7-bit comparator equal for signal <REACHED_TARGET$cmp_eq0000> created at line 99.
    Found 6-bit comparator equal for signal <REACHED_TARGET$cmp_eq0001> created at line 99.
    Found 13-bit register for signal <SnakePosition>.
    Found 6-bit comparator greater for signal <SnakePosition_12$cmp_gt0000> created at line 96.
    Found 7-bit comparator greater for signal <SnakePosition_6$cmp_gt0000> created at line 94.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred  14 Comparator(s).
Unit <SnakeControl> synthesized.


Synthesizing Unit <ScoreCounter>.
    Related source file is "ScoreCounter.v".
    Found 4-bit register for signal <CURRENT_SCORE>.
    Found 4-bit up counter for signal <NextScore>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <ScoreCounter> synthesized.


Synthesizing Unit <Seg7Decoder>.
    Related source file is "Seg7Decoder.v".
    Found 16x7-bit ROM for signal <BIN_IN$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <Seg7Decoder> synthesized.


Synthesizing Unit <PRandomHorz>.
    Related source file is "PRandomHorz.v".
    Found 1-bit register for signal <LFSR_DONE>.
    Found 1-bit xor4 for signal <d0$xor0000>.
    Found 8-bit register for signal <lfsr>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <PRandomHorz> synthesized.


Synthesizing Unit <PRandomVert>.
    Related source file is "PRandomVert.v".
    Found 1-bit register for signal <LFSR_DONE>.
    Found 1-bit xor2 for signal <d0$xor0000>.
    Found 7-bit register for signal <lfsr>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <PRandomVert> synthesized.


Synthesizing Unit <GenericCounter_2>.
    Related source file is "GenericCounter.v".
    Found 1-bit register for signal <TRIGG_OUT>.
    Found 10-bit up counter for signal <Counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <GenericCounter_2> synthesized.


Synthesizing Unit <GenericCounter_3>.
    Related source file is "GenericCounter.v".
    Found 9-bit up counter for signal <Counter>.
    Summary:
	inferred   1 Counter(s).
Unit <GenericCounter_3> synthesized.


Synthesizing Unit <RandomWrapper>.
    Related source file is "RandomWrapper.v".
    Found 8-bit register for signal <horz>.
    Found 8-bit comparator less for signal <horz$cmp_lt0000> created at line 44.
    Found 7-bit comparator less for signal <horz$cmp_lt0001> created at line 44.
    Found 7-bit register for signal <vert>.
    Summary:
	inferred   2 Comparator(s).
Unit <RandomWrapper> synthesized.


Synthesizing Unit <VGAControl>.
    Related source file is "VGAControl.v".
WARNING:Xst:646 - Signal <VerTrigOut> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <COUT>.
    Found 10-bit register for signal <ADDRH>.
    Found 9-bit register for signal <ADDRV>.
    Found 10-bit comparator greatequal for signal <ADDRH$cmp_le0000> created at line 68.
    Found 9-bit comparator greatequal for signal <ADDRH$cmp_le0001> created at line 68.
    Found 10-bit comparator less for signal <ADDRH$cmp_lt0000> created at line 68.
    Found 9-bit comparator less for signal <ADDRH$cmp_lt0001> created at line 68.
    Found 10-bit subtractor for signal <ADDRH$sub0000> created at line 70.
    Found 9-bit subtractor for signal <ADDRV$sub0000> created at line 71.
    Found 10-bit comparator less for signal <HS$cmp_lt0000> created at line 64.
    Found 9-bit comparator less for signal <VS$cmp_lt0000> created at line 65.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <VGAControl> synthesized.


Synthesizing Unit <VGAWrapper>.
    Related source file is "VGAWrapper.v".
    Found 1-bit register for signal <CLK25>.
    Found 8-bit register for signal <Colour>.
    Found 8-bit 4-to-1 multiplexer for signal <Colour$mux0000>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <VGAWrapper> synthesized.


Synthesizing Unit <Snake>.
    Related source file is "Snake.v".
WARNING:Xst:1780 - Signal <StrobeCounter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Snake> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 8
 10-bit subtractor                                     : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 2
 7-bit adder                                           : 1
 7-bit subtractor                                      : 2
 9-bit subtractor                                      : 1
# Counters                                             : 4
 10-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 31
 1-bit register                                        : 19
 10-bit register                                       : 1
 4-bit register                                        : 1
 6-bit register                                        : 1
 7-bit register                                        : 3
 8-bit register                                        : 5
 9-bit register                                        : 1
# Comparators                                          : 22
 10-bit comparator greatequal                          : 1
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 4
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 1
 7-bit comparator less                                 : 1
 8-bit comparator less                                 : 1
 9-bit comparator greatequal                           : 1
 9-bit comparator greater                              : 2
 9-bit comparator less                                 : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <NavSTM/CurrState/FSM> on signal <CurrState[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <MasterSTM/CurrState/FSM> on signal <CurrState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2261 - The FF/Latch <COLOUR_0> in Unit <SnakeCtl> is equivalent to the following 2 FFs/Latches, which will be removed : <COLOUR_1> <COLOUR_2> 
INFO:Xst:2261 - The FF/Latch <COLOUR_6> in Unit <SnakeCtl> is equivalent to the following FF/Latch, which will be removed : <COLOUR_7> 
INFO:Xst:2261 - The FF/Latch <COLOUR_3> in Unit <SnakeCtl> is equivalent to the following 2 FFs/Latches, which will be removed : <COLOUR_4> <COLOUR_5> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 8
 10-bit subtractor                                     : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 2
 7-bit adder                                           : 1
 7-bit subtractor                                      : 2
 9-bit subtractor                                      : 1
# Counters                                             : 4
 10-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 109
 Flip-Flops                                            : 109
# Comparators                                          : 22
 10-bit comparator greatequal                          : 1
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 4
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 1
 7-bit comparator less                                 : 1
 8-bit comparator less                                 : 1
 9-bit comparator greatequal                           : 1
 9-bit comparator greater                              : 2
 9-bit comparator less                                 : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <COLOUR_0> in Unit <SnakeControl> is equivalent to the following 2 FFs/Latches, which will be removed : <COLOUR_1> <COLOUR_2> 
INFO:Xst:2261 - The FF/Latch <COLOUR_6> in Unit <SnakeControl> is equivalent to the following FF/Latch, which will be removed : <COLOUR_7> 
INFO:Xst:2261 - The FF/Latch <COLOUR_3> in Unit <SnakeControl> is equivalent to the following 2 FFs/Latches, which will be removed : <COLOUR_4> <COLOUR_5> 

Optimizing unit <Snake> ...

Optimizing unit <SnakeControl> ...

Optimizing unit <PRandomHorz> ...

Optimizing unit <PRandomVert> ...

Optimizing unit <RandomWrapper> ...

Optimizing unit <VGAControl> ...

Optimizing unit <VGAWrapper> ...
WARNING:Xst:2677 - Node <RNDMWrp/PRVert/LFSR_DONE> of sequential type is unconnected in block <Snake>.
WARNING:Xst:2677 - Node <RNDMWrp/PRHorz/LFSR_DONE> of sequential type is unconnected in block <Snake>.
WARNING:Xst:2677 - Node <RNDMWrp/horz_0> of sequential type is unconnected in block <Snake>.
WARNING:Xst:2677 - Node <RNDMWrp/vert_0> of sequential type is unconnected in block <Snake>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <VGAWrp/Colour_2> in Unit <Snake> is equivalent to the following 2 FFs/Latches, which will be removed : <VGAWrp/Colour_1> <VGAWrp/Colour_0> 
INFO:Xst:2261 - The FF/Latch <VGAWrp/Colour_7> in Unit <Snake> is equivalent to the following FF/Latch, which will be removed : <VGAWrp/Colour_6> 
INFO:Xst:2261 - The FF/Latch <VGAWrp/Colour_4> in Unit <Snake> is equivalent to the following FF/Latch, which will be removed : <VGAWrp/Colour_3> 
INFO:Xst:2261 - The FF/Latch <VGAWrp/VGACtl/COUT_3> in Unit <Snake> is equivalent to the following FF/Latch, which will be removed : <VGAWrp/VGACtl/COUT_4> 
INFO:Xst:2261 - The FF/Latch <VGAWrp/VGACtl/COUT_0> in Unit <Snake> is equivalent to the following 2 FFs/Latches, which will be removed : <VGAWrp/VGACtl/COUT_1> <VGAWrp/VGACtl/COUT_2> 
INFO:Xst:2261 - The FF/Latch <VGAWrp/VGACtl/COUT_6> in Unit <Snake> is equivalent to the following FF/Latch, which will be removed : <VGAWrp/VGACtl/COUT_7> 
Found area constraint ratio of 100 (+ 5) on block Snake, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 127
 Flip-Flops                                            : 127

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Snake.ngr
Top Level Output File Name         : Snake
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 44

Cell Usage :
# BELS                             : 398
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 29
#      LUT2                        : 87
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 30
#      LUT3_D                      : 3
#      LUT3_L                      : 3
#      LUT4                        : 81
#      LUT4_D                      : 9
#      LUT4_L                      : 10
#      MUXCY                       : 88
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 36
# FlipFlops/Latches                : 127
#      FD                          : 16
#      FDC                         : 15
#      FDCE                        : 7
#      FDE                         : 9
#      FDPE                        : 6
#      FDR                         : 63
#      FDRS                        : 1
#      FDS                         : 10
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 5
#      OBUF                        : 30
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                      142  out of   2448     5%  
 Number of Slice Flip Flops:            127  out of   4896     2%  
 Number of 4 input LUTs:                263  out of   4896     5%  
 Number of IOs:                          44
 Number of bonded IOBs:                  36  out of     92    39%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
CLOCK                              | BUFGP                        | 57    |
VS_OBUF(VGAWrp/VGACtl/VS10:O)      | NONE(*)(GameSpeed/TRIGG_OUT) | 9     |
SnakeCtl/REACHED_TARGET            | NONE(ScoreCnt/NextScore_1)   | 4     |
GameSpeed/TRIGG_OUT                | NONE(SnakeCtl/REACHED_TARGET)| 14    |
VGAWrp/CLK251                      | BUFG                         | 43    |
-----------------------------------+------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 28    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.538ns (Maximum Frequency: 152.952MHz)
   Minimum input arrival time before clock: 4.064ns
   Maximum output required time after clock: 7.556ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 5.590ns (frequency: 178.891MHz)
  Total number of paths / destination ports: 453 / 78
-------------------------------------------------------------------------
Delay:               5.590ns (Levels of Logic = 9)
  Source:            SnakeCtl/ApplePositionV_0 (FF)
  Destination:       SnakeCtl/COLOUR_6 (FF)
  Source Clock:      CLOCK rising
  Destination Clock: CLOCK rising

  Data Path: SnakeCtl/ApplePositionV_0 to SnakeCtl/COLOUR_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.610  SnakeCtl/ApplePositionV_0 (SnakeCtl/ApplePositionV_0)
     LUT2:I1->O            1   0.704   0.000  SnakeCtl/Mcompar_COLOUR_cmp_le0001_lut<0> (SnakeCtl/Mcompar_COLOUR_cmp_le0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  SnakeCtl/Mcompar_COLOUR_cmp_le0001_cy<0> (SnakeCtl/Mcompar_COLOUR_cmp_le0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  SnakeCtl/Mcompar_COLOUR_cmp_le0001_cy<1> (SnakeCtl/Mcompar_COLOUR_cmp_le0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  SnakeCtl/Mcompar_COLOUR_cmp_le0001_cy<2> (SnakeCtl/Mcompar_COLOUR_cmp_le0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  SnakeCtl/Mcompar_COLOUR_cmp_le0001_cy<3> (SnakeCtl/Mcompar_COLOUR_cmp_le0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  SnakeCtl/Mcompar_COLOUR_cmp_le0001_cy<4> (SnakeCtl/Mcompar_COLOUR_cmp_le0001_cy<4>)
     MUXCY:CI->O           3   0.459   0.706  SnakeCtl/Mcompar_COLOUR_cmp_le0001_cy<5> (SnakeCtl/COLOUR_cmp_le0001)
     LUT2_L:I0->LO         1   0.704   0.104  SnakeCtl/COLOUR_mux0000<2>114_SW2 (N56)
     LUT4:I3->O            1   0.704   0.000  SnakeCtl/COLOUR_and000141 (SnakeCtl/COLOUR_and00014)
     FD:D                      0.308          SnakeCtl/COLOUR_6
    ----------------------------------------
    Total                      5.590ns (4.170ns logic, 1.420ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VS_OBUF'
  Clock period: 4.788ns (frequency: 208.855MHz)
  Total number of paths / destination ports: 108 / 17
-------------------------------------------------------------------------
Delay:               4.788ns (Levels of Logic = 2)
  Source:            GameSpeed/Counter_0 (FF)
  Destination:       GameSpeed/Counter_0 (FF)
  Source Clock:      VS_OBUF rising
  Destination Clock: VS_OBUF rising

  Data Path: GameSpeed/Counter_0 to GameSpeed/Counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  GameSpeed/Counter_0 (GameSpeed/Counter_0)
     LUT4_D:I0->O          1   0.704   0.499  GameSpeed/Counter_cmp_eq000024 (GameSpeed/Counter_cmp_eq000024)
     LUT2:I1->O            8   0.704   0.757  GameSpeed/Counter_cmp_eq000025 (GameSpeed/Counter_cmp_eq0000)
     FDR:R                     0.911          GameSpeed/Counter_0
    ----------------------------------------
    Total                      4.788ns (2.910ns logic, 1.878ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SnakeCtl/REACHED_TARGET'
  Clock period: 2.656ns (frequency: 376.506MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.656ns (Levels of Logic = 1)
  Source:            ScoreCnt/NextScore_0 (FF)
  Destination:       ScoreCnt/NextScore_0 (FF)
  Source Clock:      SnakeCtl/REACHED_TARGET rising
  Destination Clock: SnakeCtl/REACHED_TARGET rising

  Data Path: ScoreCnt/NextScore_0 to ScoreCnt/NextScore_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.633  ScoreCnt/NextScore_0 (ScoreCnt/NextScore_0)
     INV:I->O              1   0.704   0.420  ScoreCnt/Mcount_NextScore_xor<0>11_INV_0 (Result<0>1)
     FDR:D                     0.308          ScoreCnt/NextScore_0
    ----------------------------------------
    Total                      2.656ns (1.603ns logic, 1.053ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GameSpeed/TRIGG_OUT'
  Clock period: 5.997ns (frequency: 166.750MHz)
  Total number of paths / destination ports: 229 / 19
-------------------------------------------------------------------------
Delay:               5.997ns (Levels of Logic = 3)
  Source:            SnakeCtl/SnakePosition_0 (FF)
  Destination:       SnakeCtl/REACHED_TARGET (FF)
  Source Clock:      GameSpeed/TRIGG_OUT rising
  Destination Clock: GameSpeed/TRIGG_OUT rising

  Data Path: SnakeCtl/SnakePosition_0 to SnakeCtl/REACHED_TARGET
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.591   1.040  SnakeCtl/SnakePosition_0 (SnakeCtl/SnakePosition_0)
     LUT4:I1->O            1   0.704   0.499  SnakeCtl/REACHED_TARGET_and0000_inv93 (SnakeCtl/REACHED_TARGET_and0000_inv93)
     LUT4:I1->O            1   0.704   0.424  SnakeCtl/REACHED_TARGET_and0000_inv136 (SnakeCtl/REACHED_TARGET_and0000_inv136)
     LUT4:I3->O            1   0.704   0.420  SnakeCtl/REACHED_TARGET_and0000_inv234 (SnakeCtl/REACHED_TARGET_and0000_inv)
     FDR:R                     0.911          SnakeCtl/REACHED_TARGET
    ----------------------------------------
    Total                      5.997ns (3.614ns logic, 2.383ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VGAWrp/CLK251'
  Clock period: 6.538ns (frequency: 152.952MHz)
  Total number of paths / destination ports: 841 / 81
-------------------------------------------------------------------------
Delay:               6.538ns (Levels of Logic = 3)
  Source:            VGAWrp/VGACtl/CountVer/Counter_0 (FF)
  Destination:       VGAWrp/VGACtl/ADDRH_0 (FF)
  Source Clock:      VGAWrp/CLK251 rising
  Destination Clock: VGAWrp/CLK251 rising

  Data Path: VGAWrp/VGACtl/CountVer/Counter_0 to VGAWrp/VGACtl/ADDRH_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.762  VGAWrp/VGACtl/CountVer/Counter_0 (VGAWrp/VGACtl/CountVer/Counter_0)
     LUT3:I0->O            1   0.704   0.455  VGAWrp/VGACtl/ADDRH_not000187 (VGAWrp/VGACtl/ADDRH_not000187)
     LUT4:I2->O            2   0.704   0.622  VGAWrp/VGACtl/ADDRH_not000193 (VGAWrp/VGACtl/ADDRH_not000193)
     LUT3:I0->O           19   0.704   1.085  VGAWrp/VGACtl/ADDRH_not0001115 (VGAWrp/VGACtl/ADDRH_not0001)
     FDR:R                     0.911          VGAWrp/VGACtl/ADDRH_0
    ----------------------------------------
    Total                      6.538ns (3.614ns logic, 2.924ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK'
  Total number of paths / destination ports: 22 / 11
-------------------------------------------------------------------------
Offset:              4.064ns (Levels of Logic = 3)
  Source:            PUSH_BUTTONS<3> (PAD)
  Destination:       MasterSTM/CurrState_FSM_FFd2 (FF)
  Destination Clock: CLOCK rising

  Data Path: PUSH_BUTTONS<3> to MasterSTM/CurrState_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  PUSH_BUTTONS_3_IBUF (PUSH_BUTTONS_3_IBUF)
     LUT4:I0->O            1   0.704   0.424  MasterSTM/CurrState_FSM_FFd2-In_SW0 (N27)
     LUT4:I3->O            1   0.704   0.000  MasterSTM/CurrState_FSM_FFd2-In (MasterSTM/CurrState_FSM_FFd2-In)
     FDR:D                     0.308          MasterSTM/CurrState_FSM_FFd2
    ----------------------------------------
    Total                      4.064ns (2.934ns logic, 1.130ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGAWrp/CLK251'
  Total number of paths / destination ports: 21 / 10
-------------------------------------------------------------------------
Offset:              7.556ns (Levels of Logic = 3)
  Source:            VGAWrp/VGACtl/CountVer/Counter_2 (FF)
  Destination:       VS (PAD)
  Source Clock:      VGAWrp/CLK251 rising

  Data Path: VGAWrp/VGACtl/CountVer/Counter_2 to VS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.591   0.808  VGAWrp/VGACtl/CountVer/Counter_2 (VGAWrp/VGACtl/CountVer/Counter_2)
     LUT4:I0->O            1   0.704   0.595  VGAWrp/VGACtl/VS4 (VGAWrp/VGACtl/VS4)
     LUT2:I0->O           10   0.704   0.882  VGAWrp/VGACtl/VS10 (VS_OBUF)
     OBUF:I->O                 3.272          VS_OBUF (VS)
    ----------------------------------------
    Total                      7.556ns (5.271ns logic, 2.285ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GameSpeed/TRIGG_OUT'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.620ns (Levels of Logic = 1)
  Source:            SnakeCtl/SnakePosition_10 (FF)
  Destination:       LEDS<3> (PAD)
  Source Clock:      GameSpeed/TRIGG_OUT rising

  Data Path: SnakeCtl/SnakePosition_10 to LEDS<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.591   0.757  SnakeCtl/SnakePosition_10 (SnakeCtl/SnakePosition_10)
     OBUF:I->O                 3.272          LEDS_3_OBUF (LEDS<3>)
    ----------------------------------------
    Total                      4.620ns (3.863ns logic, 0.757ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.919ns (Levels of Logic = 2)
  Source:            ScoreCnt/CURRENT_SCORE_1 (FF)
  Destination:       HEX_OUT<6> (PAD)
  Source Clock:      CLOCK rising

  Data Path: ScoreCnt/CURRENT_SCORE_1 to HEX_OUT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.591   0.932  ScoreCnt/CURRENT_SCORE_1 (ScoreCnt/CURRENT_SCORE_1)
     LUT4:I0->O            1   0.704   0.420  Seg7Dec/Mrom_BIN_IN_rom000021 (HEX_OUT_2_OBUF)
     OBUF:I->O                 3.272          HEX_OUT_2_OBUF (HEX_OUT<2>)
    ----------------------------------------
    Total                      5.919ns (4.567ns logic, 1.352ns route)
                                       (77.2% logic, 22.8% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.33 secs
 
--> 


Total memory usage is 521296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :   13 (   0 filtered)

