// Seed: 2492037976
module module_0 (
    output supply1 id_0,
    input  supply0 id_1,
    output supply1 id_2
);
  assign id_2 = 1;
  wire id_4;
  assign id_2 = 1;
  assign id_2 = id_1;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    output supply0 id_2,
    input tri id_3,
    input supply1 id_4
);
  assign id_1 = id_4;
  id_6(
      .id_0(1),
      .id_1(1),
      .id_2(id_1),
      .id_3(1),
      .id_4((id_4)),
      .id_5(1),
      .id_6(id_2),
      .id_7(1 - 1),
      .id_8(id_4.id_7),
      .id_9((1)),
      .id_10(id_1),
      .id_11(1),
      .id_12(id_1),
      .id_13(id_1)
  );
  tri0 id_8 = 1;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_0
  );
  assign modCall_1.type_0 = 0;
  assign id_0 = 1;
  wire id_9;
endmodule
