Information: Updating design information... (UID-85)
Warning: Design 'matraptor_core' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : matraptor_core
Version: Q-2019.12-SP3
Date   : Tue Jun  3 17:56:49 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              26.00
  Critical Path Length:          1.65
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:        121
  Leaf Cell Count:              73066
  Buf/Inv Cell Count:            2249
  Buf Cell Count:                 755
  Inv Cell Count:                1494
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     55635
  Sequential Cell Count:        17431
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   145440.513788
  Noncombinational Area:
                        115191.788355
  Buf/Inv Area:           5173.863654
  Total Buffer Area:          2244.60
  Total Inverter Area:        2929.26
  Macro/Black Box Area:      0.000000
  Net Area:             227462.861035
  -----------------------------------
  Cell Area:            260632.302143
  Design Area:          488095.163178


  Design Rules
  -----------------------------------
  Total Number of Nets:         73699
  Nets With Violations:             3
  Max Trans Violations:             2
  Max Cap Violations:               3
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   49.82
  Logic Optimization:                419.07
  Mapping Optimization:              765.84
  -----------------------------------------
  Overall Compile Time:             1584.77
  Overall Compile Wall Clock Time:  1600.29

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
