 
-- ======================================================================
--                     Simulation tb_00 start                               
-- ======================================================================
---- Initial simulation
// ================================================================
// File Name    : log.txt                                          
// Test Pattern : tb_00                                     
// ================================================================
---- clock ---- 1111 ---- enable
---- Wait for  64 cycles end
---- Wait for  16 cycles end
---- reset0   64 cycle end
---- Wait for  16 cycles end
---- reset1  255 ns end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for 255 cycles end
---- tb_00 test completed !
 
-- ======================================================================
--                    Simulation tb_00 Successful End                       
-- ======================================================================
