Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmpdir


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "design.prj"

---- Target Parameters
Output File Name                   : "design.ngc"
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : keyboard_handler

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/edu/johmy592/minesweeper/proj/keyboard_stuff/proj-synthdir/xst/synth/../../../keyboard_handler.vhd" into library work
Parsing entity <keyboard_handler>.
Parsing architecture <behavioral> of entity <keyboard_handler>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <keyboard_handler> (architecture <behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <keyboard_handler>.
    Related source file is "/edu/johmy592/minesweeper/proj/keyboard_stuff/keyboard_handler.vhd".
    Found 1-bit register for signal <PS2Data>.
    Found 1-bit register for signal <PS2Clk_Q1>.
    Found 1-bit register for signal <PS2Clk_Q2>.
    Found 11-bit register for signal <PS2Data_sr>.
    Found 1-bit register for signal <PS2Clk>.
    Found 128x4-bit Read Only RAM for signal <_n0130>
    Summary:
	inferred   1 RAM(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <keyboard_handler> synthesized.
RTL-Simplification CPUSTAT: 0.02 
RTL-BasicInf CPUSTAT: 0.13 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.00 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 128x4-bit single-port Read Only RAM                   : 1
# Registers                                            : 5
 1-bit register                                        : 4
 11-bit register                                       : 1
# Multiplexers                                         : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <keyboard_handler>.
INFO:Xst:3048 - The small RAM <Mram__n0130> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 4-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PS2Data_sr<7:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <keyboard_handler> synthesized (advanced).
WARNING:Xst:2677 - Node <PS2Data_sr_0> of sequential type is unconnected in block <keyboard_handler>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 128x4-bit single-port distributed Read Only RAM       : 1
# Registers                                            : 14
 Flip-Flops                                            : 14
# Multiplexers                                         : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <keyboard_handler> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block keyboard_handler, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 14
 Flip-Flops                                            : 14

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 23
#      INV                         : 1
#      LUT2                        : 7
#      LUT3                        : 1
#      LUT4                        : 10
#      LUT5                        : 1
#      LUT6                        : 3
# FlipFlops/Latches                : 14
#      FD                          : 12
#      FDR                         : 1
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 3
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              14  out of  18224     0%  
 Number of Slice LUTs:                   23  out of   9112     0%  
    Number used as Logic:                23  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     25
   Number with an unused Flip Flop:      11  out of     25    44%  
   Number with an unused LUT:             2  out of     25     8%  
   Number of fully used LUT-FF pairs:    12  out of     25    48%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    232     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.216ns (Maximum Frequency: 451.233MHz)
   Minimum input arrival time before clock: 2.268ns
   Maximum output required time after clock: 6.478ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.216ns (frequency: 451.233MHz)
  Total number of paths / destination ports: 42 / 12
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            PS2Clk_Q1 (FF)
  Destination:       PS2Clk_Q2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: PS2Clk_Q1 to PS2Clk_Q2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             11   0.447   0.882  PS2Clk_Q1 (PS2Clk_Q1)
     INV:I->O              1   0.206   0.579  PS2Clk_Q1_INV_5_o1_INV_0 (PS2Clk_Q1_INV_5_o)
     FDR:D                     0.102          PS2Clk_Q2
    ----------------------------------------
    Total                      2.216ns (0.755ns logic, 1.461ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.268ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       PS2Clk_Q2 (FF)
  Destination Clock: clk rising

  Data Path: rst to PS2Clk_Q2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_IBUF (rst_IBUF)
     FDR:R                     0.430          PS2Clk_Q2
    ----------------------------------------
    Total                      2.268ns (1.652ns logic, 0.616ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Offset:              6.478ns (Levels of Logic = 4)
  Source:            PS2Data_sr_6 (FF)
  Destination:       KeyPressedOut<2> (PAD)
  Source Clock:      clk rising

  Data Path: PS2Data_sr_6 to KeyPressedOut<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   1.109  PS2Data_sr_6 (PS2Data_sr_6)
     LUT6:I0->O            1   0.203   0.580  Mram__n013021 (Mram__n013021)
     LUT2:I1->O            1   0.205   0.580  Mram__n013022 (_n0130<2>)
     LUT2:I1->O            1   0.205   0.579  Mmux_KeyPressedOut31 (KeyPressedOut_2_OBUF)
     OBUF:I->O                 2.571          KeyPressedOut_2_OBUF (KeyPressedOut<2>)
    ----------------------------------------
    Total                      6.478ns (3.631ns logic, 2.847ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.216|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 3.36 secs
 
--> 


Total memory usage is 458852 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

