{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478279430283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478279430284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  4 17:10:30 2016 " "Processing started: Fri Nov  4 17:10:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478279430284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279430284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off data_path -c data_path " "Command: quartus_map --read_settings_files=on --write_settings_files=off data_path -c data_path" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279430284 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478279430572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components_project.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Components_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Components_project " "Found design unit 1: Components_project" {  } { { "Components_project.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/Components_project.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit16adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16adder-bit16adder " "Found design unit 1: bit16adder-bit16adder" {  } { { "bit16adder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/bit16adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448856 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16adder " "Found entity 1: bit16adder" {  } { { "bit16adder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/bit16adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "alu.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448857 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_ex_16_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_ex_16_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_ex_16_9-behave " "Found design unit 1: zero_ex_16_9-behave" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448858 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_ex_16_9 " "Found entity 1: zero_ex_16_9" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-behave " "Found design unit 1: TopLevel-behave" {  } { { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/TopLevel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448859 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/TopLevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ex_9_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ex_9_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ex_9_16-behave " "Found design unit 1: sign_ex_9_16-behave" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448859 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ex_9_16 " "Found entity 1: sign_ex_9_16" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ex_6_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ex_6_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ex_6_16-behave " "Found design unit 1: sign_ex_6_16-behave" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448860 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ex_6_16 " "Found entity 1: sign_ex_6_16" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-main " "Found design unit 1: reg_file-main" {  } { { "reg_file.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/reg_file.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448861 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/reg_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8-behave " "Found design unit 1: reg_8-behave" {  } { { "reg_8.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/reg_8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448862 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "reg_8.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/reg_8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_3-behave " "Found design unit 1: reg_3-behave" {  } { { "reg_3.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/reg_3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448862 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_3 " "Found entity 1: reg_3" {  } { { "reg_3.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/reg_3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1-behave " "Found design unit 1: reg_1-behave" {  } { { "reg_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/reg_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448863 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1 " "Found entity 1: reg_1" {  } { { "reg_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/reg_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behave " "Found design unit 1: reg-behave" {  } { { "reg.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448864 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PriorityEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PriorityEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityEncoder-behave " "Found design unit 1: PriorityEncoder-behave" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/PriorityEncoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448865 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityEncoder " "Found entity 1: PriorityEncoder" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/PriorityEncoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_16-behave " "Found design unit 1: nand_16-behave" {  } { { "nand_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/nand_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448865 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_16 " "Found entity 1: nand_16" {  } { { "nand_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/nand_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1-behave " "Found design unit 1: mux4_1-behave" {  } { { "mux4_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/mux4_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448866 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/mux4_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_1_1-behave " "Found design unit 1: mux3_1_1-behave" {  } { { "mux3_1_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/mux3_1_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448867 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_1_1 " "Found entity 1: mux3_1_1" {  } { { "mux3_1_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/mux3_1_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_1-behave " "Found design unit 1: mux3_1-behave" {  } { { "mux3_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/mux3_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448868 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Found entity 1: mux3_1" {  } { { "mux3_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/mux3_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1_2-behave " "Found design unit 1: mux2_1_2-behave" {  } { { "mux2_1_2.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/mux2_1_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448868 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_2 " "Found entity 1: mux2_1_2" {  } { { "mux2_1_2.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/mux2_1_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1_1-behave " "Found design unit 1: mux2_1_1-behave" {  } { { "mux2_1_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/mux2_1_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448869 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_1 " "Found entity 1: mux2_1_1" {  } { { "mux2_1_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/mux2_1_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-behave " "Found design unit 1: mux2_1-behave" {  } { { "mux2_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/mux2_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448870 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/mux2_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-design " "Found design unit 1: memory-design" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448871 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_reg-behave " "Found design unit 1: ir_reg-behave" {  } { { "ir_reg.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/ir_reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448871 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir_reg " "Found entity 1: ir_reg" {  } { { "ir_reg.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/ir_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverter-behave " "Found design unit 1: inverter-behave" {  } { { "inverter.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/inverter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448872 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter " "Found entity 1: inverter" {  } { { "inverter.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/inverter.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-halfadder " "Found design unit 1: halfadder-halfadder" {  } { { "halfadder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/halfadder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448873 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/halfadder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-fulladder " "Found design unit 1: fulladder-fulladder" {  } { { "fulladder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/fulladder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448873 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/fulladder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equality.vhd 2 1 " "Found 2 design units, including 1 entities, in source file equality.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equality-behave " "Found design unit 1: equality-behave" {  } { { "equality.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/equality.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448874 ""} { "Info" "ISGN_ENTITY_NAME" "1 equality " "Found entity 1: equality" {  } { { "equality.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/equality.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-behave " "Found design unit 1: data_path-behave" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448875 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478279448875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_path " "Elaborating entity \"data_path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478279448966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 mux3_1:muxmdr_d3 " "Elaborating entity \"mux3_1\" for hierarchy \"mux3_1:muxmdr_d3\"" {  } { { "data_path.vhd" "muxmdr_d3" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279448971 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out1 mux3_1.vhd(20) " "VHDL Process Statement warning at mux3_1.vhd(20): inferring latch(es) for signal or variable \"out1\", which holds its previous value in one or more paths through the process" {  } { { "mux3_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/mux3_1.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478279448972 "|data_path|mux3_1:muxmdr_d3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1_1 mux3_1_1:muxir_a1 " "Elaborating entity \"mux3_1_1\" for hierarchy \"mux3_1_1:muxir_a1\"" {  } { { "data_path.vhd" "muxir_a1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279448974 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out1 mux3_1_1.vhd(18) " "VHDL Process Statement warning at mux3_1_1.vhd(18): inferring latch(es) for signal or variable \"out1\", which holds its previous value in one or more paths through the process" {  } { { "mux3_1_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/mux3_1_1.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478279448976 "|data_path|mux3_1_1:muxir_a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux4_1:muxb_alu_b " "Elaborating entity \"mux4_1\" for hierarchy \"mux4_1:muxb_alu_b\"" {  } { { "data_path.vhd" "muxb_alu_b" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279448981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:muxmem_dw " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:muxmem_dw\"" {  } { { "data_path.vhd" "muxmem_dw" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279448983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_1 mux2_1_1:muxir_a3 " "Elaborating entity \"mux2_1_1\" for hierarchy \"mux2_1_1:muxir_a3\"" {  } { { "data_path.vhd" "muxir_a3" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279448984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_2 mux2_1_2:muxpe " "Elaborating entity \"mux2_1_2\" for hierarchy \"mux2_1_2:muxpe\"" {  } { { "data_path.vhd" "muxpe" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279448986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu1\"" {  } { { "data_path.vhd" "alu1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279448987 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478279448988 "|data_path|ALU:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478279448988 "|data_path|ALU:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "eqflag alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"eqflag\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478279448988 "|data_path|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eqflag alu.vhd(25) " "Inferred latch for \"eqflag\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448988 "|data_path|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z alu.vhd(25) " "Inferred latch for \"z\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448988 "|data_path|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c alu.vhd(25) " "Inferred latch for \"c\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279448988 "|data_path|ALU:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16adder ALU:alu1\|bit16adder:i1 " "Elaborating entity \"bit16adder\" for hierarchy \"ALU:alu1\|bit16adder:i1\"" {  } { { "alu.vhd" "i1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/alu.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279448989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder ALU:alu1\|bit16adder:i1\|halfadder:G1 " "Elaborating entity \"halfadder\" for hierarchy \"ALU:alu1\|bit16adder:i1\|halfadder:G1\"" {  } { { "bit16adder.vhd" "G1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/bit16adder.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279448991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ALU:alu1\|bit16adder:i1\|fulladder:G2 " "Elaborating entity \"fulladder\" for hierarchy \"ALU:alu1\|bit16adder:i1\|fulladder:G2\"" {  } { { "bit16adder.vhd" "G2" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/bit16adder.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279448992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_16 ALU:alu1\|nand_16:i2 " "Elaborating entity \"nand_16\" for hierarchy \"ALU:alu1\|nand_16:i2\"" {  } { { "alu.vhd" "i2" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/alu.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279449018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equality ALU:alu1\|equality:i3 " "Elaborating entity \"equality\" for hierarchy \"ALU:alu1\|equality:i3\"" {  } { { "alu.vhd" "i3" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/alu.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279449020 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z equality.vhd(17) " "VHDL Process Statement warning at equality.vhd(17): inferring latch(es) for signal or variable \"z\", which holds its previous value in one or more paths through the process" {  } { { "equality.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/equality.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478279449020 "|data_path|ALU:alu1|equality:i3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z equality.vhd(17) " "Inferred latch for \"z\" at equality.vhd(17)" {  } { { "equality.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/equality.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449020 "|data_path|ALU:alu1|equality:i3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder PriorityEncoder:PE " "Elaborating entity \"PriorityEncoder\" for hierarchy \"PriorityEncoder:PE\"" {  } { { "data_path.vhd" "PE" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279449021 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "N PriorityEncoder.vhd(16) " "VHDL Process Statement warning at PriorityEncoder.vhd(16): inferring latch(es) for signal or variable \"N\", which holds its previous value in one or more paths through the process" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/PriorityEncoder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478279449022 "|data_path|PriorityEncoder:PE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y PriorityEncoder.vhd(16) " "VHDL Process Statement warning at PriorityEncoder.vhd(16): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/PriorityEncoder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478279449022 "|data_path|PriorityEncoder:PE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s PriorityEncoder.vhd(16) " "VHDL Process Statement warning at PriorityEncoder.vhd(16): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/PriorityEncoder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478279449022 "|data_path|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] PriorityEncoder.vhd(16) " "Inferred latch for \"s\[0\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449022 "|data_path|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] PriorityEncoder.vhd(16) " "Inferred latch for \"s\[1\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449022 "|data_path|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] PriorityEncoder.vhd(16) " "Inferred latch for \"s\[2\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449022 "|data_path|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[0\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449022 "|data_path|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[1\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449023 "|data_path|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[2\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449023 "|data_path|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[3\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449023 "|data_path|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[4\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449023 "|data_path|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[5\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449023 "|data_path|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[6\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449023 "|data_path|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[7\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449023 "|data_path|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N PriorityEncoder.vhd(16) " "Inferred latch for \"N\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449023 "|data_path|PriorityEncoder:PE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_3 reg_3:reg_peo " "Elaborating entity \"reg_3\" for hierarchy \"reg_3:reg_peo\"" {  } { { "data_path.vhd" "reg_peo" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279449024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1 reg_1:reg_carry " "Elaborating entity \"reg_1\" for hierarchy \"reg_1:reg_carry\"" {  } { { "data_path.vhd" "reg_carry" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279449025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 reg_8:reg8_pein " "Elaborating entity \"reg_8\" for hierarchy \"reg_8:reg8_pein\"" {  } { { "data_path.vhd" "reg8_pein" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279449026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:rega " "Elaborating entity \"reg\" for hierarchy \"reg:rega\"" {  } { { "data_path.vhd" "rega" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279449028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_reg ir_reg:ir_reg_1 " "Elaborating entity \"ir_reg\" for hierarchy \"ir_reg:ir_reg_1\"" {  } { { "data_path.vhd" "ir_reg_1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279449031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file_1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file_1\"" {  } { { "data_path.vhd" "reg_file_1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279449032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory_1 " "Elaborating entity \"memory\" for hierarchy \"memory:memory_1\"" {  } { { "data_path.vhd" "memory_1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279449035 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out memory.vhd(23) " "VHDL Process Statement warning at memory.vhd(23): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478279449036 "|data_path|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] memory.vhd(23) " "Inferred latch for \"data_out\[0\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449036 "|data_path|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] memory.vhd(23) " "Inferred latch for \"data_out\[1\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449036 "|data_path|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] memory.vhd(23) " "Inferred latch for \"data_out\[2\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449036 "|data_path|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] memory.vhd(23) " "Inferred latch for \"data_out\[3\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449036 "|data_path|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] memory.vhd(23) " "Inferred latch for \"data_out\[4\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449036 "|data_path|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] memory.vhd(23) " "Inferred latch for \"data_out\[5\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449036 "|data_path|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] memory.vhd(23) " "Inferred latch for \"data_out\[6\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449036 "|data_path|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] memory.vhd(23) " "Inferred latch for \"data_out\[7\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449037 "|data_path|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] memory.vhd(23) " "Inferred latch for \"data_out\[8\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449037 "|data_path|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] memory.vhd(23) " "Inferred latch for \"data_out\[9\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449037 "|data_path|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] memory.vhd(23) " "Inferred latch for \"data_out\[10\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449037 "|data_path|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] memory.vhd(23) " "Inferred latch for \"data_out\[11\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449037 "|data_path|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] memory.vhd(23) " "Inferred latch for \"data_out\[12\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449037 "|data_path|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] memory.vhd(23) " "Inferred latch for \"data_out\[13\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449037 "|data_path|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] memory.vhd(23) " "Inferred latch for \"data_out\[14\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449037 "|data_path|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] memory.vhd(23) " "Inferred latch for \"data_out\[15\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449037 "|data_path|memory:memory_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_ex_16_9 zero_ex_16_9:zeroext " "Elaborating entity \"zero_ex_16_9\" for hierarchy \"zero_ex_16_9:zeroext\"" {  } { { "data_path.vhd" "zeroext" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279449037 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out zero_ex_16_9.vhd(15) " "VHDL Process Statement warning at zero_ex_16_9.vhd(15): inferring latch(es) for signal or variable \"alu_out\", which holds its previous value in one or more paths through the process" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478279449038 "|data_path|zero_ex_16_9:zeroext"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] zero_ex_16_9.vhd(15) " "Inferred latch for \"alu_out\[0\]\" at zero_ex_16_9.vhd(15)" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449038 "|data_path|zero_ex_16_9:zeroext"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] zero_ex_16_9.vhd(15) " "Inferred latch for \"alu_out\[1\]\" at zero_ex_16_9.vhd(15)" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449038 "|data_path|zero_ex_16_9:zeroext"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] zero_ex_16_9.vhd(15) " "Inferred latch for \"alu_out\[2\]\" at zero_ex_16_9.vhd(15)" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449038 "|data_path|zero_ex_16_9:zeroext"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] zero_ex_16_9.vhd(15) " "Inferred latch for \"alu_out\[3\]\" at zero_ex_16_9.vhd(15)" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449038 "|data_path|zero_ex_16_9:zeroext"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] zero_ex_16_9.vhd(15) " "Inferred latch for \"alu_out\[4\]\" at zero_ex_16_9.vhd(15)" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449038 "|data_path|zero_ex_16_9:zeroext"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] zero_ex_16_9.vhd(15) " "Inferred latch for \"alu_out\[5\]\" at zero_ex_16_9.vhd(15)" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449038 "|data_path|zero_ex_16_9:zeroext"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] zero_ex_16_9.vhd(15) " "Inferred latch for \"alu_out\[6\]\" at zero_ex_16_9.vhd(15)" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449038 "|data_path|zero_ex_16_9:zeroext"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] zero_ex_16_9.vhd(15) " "Inferred latch for \"alu_out\[7\]\" at zero_ex_16_9.vhd(15)" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449038 "|data_path|zero_ex_16_9:zeroext"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] zero_ex_16_9.vhd(15) " "Inferred latch for \"alu_out\[8\]\" at zero_ex_16_9.vhd(15)" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449038 "|data_path|zero_ex_16_9:zeroext"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] zero_ex_16_9.vhd(15) " "Inferred latch for \"alu_out\[9\]\" at zero_ex_16_9.vhd(15)" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449038 "|data_path|zero_ex_16_9:zeroext"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] zero_ex_16_9.vhd(15) " "Inferred latch for \"alu_out\[10\]\" at zero_ex_16_9.vhd(15)" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449038 "|data_path|zero_ex_16_9:zeroext"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] zero_ex_16_9.vhd(15) " "Inferred latch for \"alu_out\[11\]\" at zero_ex_16_9.vhd(15)" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449038 "|data_path|zero_ex_16_9:zeroext"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] zero_ex_16_9.vhd(15) " "Inferred latch for \"alu_out\[12\]\" at zero_ex_16_9.vhd(15)" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449039 "|data_path|zero_ex_16_9:zeroext"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] zero_ex_16_9.vhd(15) " "Inferred latch for \"alu_out\[13\]\" at zero_ex_16_9.vhd(15)" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449039 "|data_path|zero_ex_16_9:zeroext"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] zero_ex_16_9.vhd(15) " "Inferred latch for \"alu_out\[14\]\" at zero_ex_16_9.vhd(15)" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449039 "|data_path|zero_ex_16_9:zeroext"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] zero_ex_16_9.vhd(15) " "Inferred latch for \"alu_out\[15\]\" at zero_ex_16_9.vhd(15)" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/zero_ex_16_9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449039 "|data_path|zero_ex_16_9:zeroext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ex_9_16 sign_ex_9_16:signext9 " "Elaborating entity \"sign_ex_9_16\" for hierarchy \"sign_ex_9_16:signext9\"" {  } { { "data_path.vhd" "signext9" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279449039 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out sign_ex_9_16.vhd(15) " "VHDL Process Statement warning at sign_ex_9_16.vhd(15): inferring latch(es) for signal or variable \"alu_out\", which holds its previous value in one or more paths through the process" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478279449040 "|data_path|sign_ex_9_16:signext9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] sign_ex_9_16.vhd(15) " "Inferred latch for \"alu_out\[0\]\" at sign_ex_9_16.vhd(15)" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449040 "|data_path|sign_ex_9_16:signext9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] sign_ex_9_16.vhd(15) " "Inferred latch for \"alu_out\[1\]\" at sign_ex_9_16.vhd(15)" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449040 "|data_path|sign_ex_9_16:signext9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] sign_ex_9_16.vhd(15) " "Inferred latch for \"alu_out\[2\]\" at sign_ex_9_16.vhd(15)" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449040 "|data_path|sign_ex_9_16:signext9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] sign_ex_9_16.vhd(15) " "Inferred latch for \"alu_out\[3\]\" at sign_ex_9_16.vhd(15)" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449040 "|data_path|sign_ex_9_16:signext9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] sign_ex_9_16.vhd(15) " "Inferred latch for \"alu_out\[4\]\" at sign_ex_9_16.vhd(15)" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449040 "|data_path|sign_ex_9_16:signext9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] sign_ex_9_16.vhd(15) " "Inferred latch for \"alu_out\[5\]\" at sign_ex_9_16.vhd(15)" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449040 "|data_path|sign_ex_9_16:signext9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] sign_ex_9_16.vhd(15) " "Inferred latch for \"alu_out\[6\]\" at sign_ex_9_16.vhd(15)" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449040 "|data_path|sign_ex_9_16:signext9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] sign_ex_9_16.vhd(15) " "Inferred latch for \"alu_out\[7\]\" at sign_ex_9_16.vhd(15)" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449040 "|data_path|sign_ex_9_16:signext9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] sign_ex_9_16.vhd(15) " "Inferred latch for \"alu_out\[8\]\" at sign_ex_9_16.vhd(15)" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449040 "|data_path|sign_ex_9_16:signext9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] sign_ex_9_16.vhd(15) " "Inferred latch for \"alu_out\[9\]\" at sign_ex_9_16.vhd(15)" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449040 "|data_path|sign_ex_9_16:signext9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] sign_ex_9_16.vhd(15) " "Inferred latch for \"alu_out\[10\]\" at sign_ex_9_16.vhd(15)" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449040 "|data_path|sign_ex_9_16:signext9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] sign_ex_9_16.vhd(15) " "Inferred latch for \"alu_out\[11\]\" at sign_ex_9_16.vhd(15)" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449040 "|data_path|sign_ex_9_16:signext9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] sign_ex_9_16.vhd(15) " "Inferred latch for \"alu_out\[12\]\" at sign_ex_9_16.vhd(15)" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449040 "|data_path|sign_ex_9_16:signext9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] sign_ex_9_16.vhd(15) " "Inferred latch for \"alu_out\[13\]\" at sign_ex_9_16.vhd(15)" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449040 "|data_path|sign_ex_9_16:signext9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] sign_ex_9_16.vhd(15) " "Inferred latch for \"alu_out\[14\]\" at sign_ex_9_16.vhd(15)" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449040 "|data_path|sign_ex_9_16:signext9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] sign_ex_9_16.vhd(15) " "Inferred latch for \"alu_out\[15\]\" at sign_ex_9_16.vhd(15)" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449040 "|data_path|sign_ex_9_16:signext9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ex_6_16 sign_ex_6_16:signext6 " "Elaborating entity \"sign_ex_6_16\" for hierarchy \"sign_ex_6_16:signext6\"" {  } { { "data_path.vhd" "signext6" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279449041 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out sign_ex_6_16.vhd(15) " "VHDL Process Statement warning at sign_ex_6_16.vhd(15): inferring latch(es) for signal or variable \"alu_out\", which holds its previous value in one or more paths through the process" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478279449042 "|data_path|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[0\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449042 "|data_path|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[1\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449042 "|data_path|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[2\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449042 "|data_path|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[3\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449042 "|data_path|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[4\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449042 "|data_path|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[5\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449042 "|data_path|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[6\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449042 "|data_path|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[7\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449042 "|data_path|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[8\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449042 "|data_path|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[9\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449042 "|data_path|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[10\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449042 "|data_path|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[11\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449042 "|data_path|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[12\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449042 "|data_path|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[13\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449042 "|data_path|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[14\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449042 "|data_path|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[15\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279449042 "|data_path|sign_ex_6_16:signext6"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1478279449802 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sign_ex_6_16:signext6\|alu_out\[5\] sign_ex_6_16:signext6\|alu_out\[15\] " "Duplicate LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[5\]\" merged with LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[15\]\"" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1478279449913 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sign_ex_6_16:signext6\|alu_out\[6\] sign_ex_6_16:signext6\|alu_out\[15\] " "Duplicate LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[6\]\" merged with LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[15\]\"" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1478279449913 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sign_ex_6_16:signext6\|alu_out\[7\] sign_ex_6_16:signext6\|alu_out\[15\] " "Duplicate LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[7\]\" merged with LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[15\]\"" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1478279449913 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sign_ex_6_16:signext6\|alu_out\[8\] sign_ex_6_16:signext6\|alu_out\[15\] " "Duplicate LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[8\]\" merged with LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[15\]\"" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1478279449913 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sign_ex_6_16:signext6\|alu_out\[9\] sign_ex_6_16:signext6\|alu_out\[15\] " "Duplicate LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[9\]\" merged with LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[15\]\"" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1478279449913 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sign_ex_6_16:signext6\|alu_out\[10\] sign_ex_6_16:signext6\|alu_out\[15\] " "Duplicate LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[10\]\" merged with LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[15\]\"" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1478279449913 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sign_ex_6_16:signext6\|alu_out\[11\] sign_ex_6_16:signext6\|alu_out\[15\] " "Duplicate LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[11\]\" merged with LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[15\]\"" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1478279449913 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sign_ex_6_16:signext6\|alu_out\[12\] sign_ex_6_16:signext6\|alu_out\[15\] " "Duplicate LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[12\]\" merged with LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[15\]\"" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1478279449913 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sign_ex_6_16:signext6\|alu_out\[13\] sign_ex_6_16:signext6\|alu_out\[15\] " "Duplicate LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[13\]\" merged with LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[15\]\"" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1478279449913 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sign_ex_6_16:signext6\|alu_out\[14\] sign_ex_6_16:signext6\|alu_out\[15\] " "Duplicate LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[14\]\" merged with LATCH primitive \"sign_ex_6_16:signext6\|alu_out\[15\]\"" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_6_16.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1478279449913 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sign_ex_9_16:signext9\|alu_out\[8\] sign_ex_9_16:signext9\|alu_out\[15\] " "Duplicate LATCH primitive \"sign_ex_9_16:signext9\|alu_out\[8\]\" merged with LATCH primitive \"sign_ex_9_16:signext9\|alu_out\[15\]\"" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1478279449913 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sign_ex_9_16:signext9\|alu_out\[9\] sign_ex_9_16:signext9\|alu_out\[15\] " "Duplicate LATCH primitive \"sign_ex_9_16:signext9\|alu_out\[9\]\" merged with LATCH primitive \"sign_ex_9_16:signext9\|alu_out\[15\]\"" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1478279449913 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sign_ex_9_16:signext9\|alu_out\[10\] sign_ex_9_16:signext9\|alu_out\[15\] " "Duplicate LATCH primitive \"sign_ex_9_16:signext9\|alu_out\[10\]\" merged with LATCH primitive \"sign_ex_9_16:signext9\|alu_out\[15\]\"" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1478279449913 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sign_ex_9_16:signext9\|alu_out\[11\] sign_ex_9_16:signext9\|alu_out\[15\] " "Duplicate LATCH primitive \"sign_ex_9_16:signext9\|alu_out\[11\]\" merged with LATCH primitive \"sign_ex_9_16:signext9\|alu_out\[15\]\"" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1478279449913 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sign_ex_9_16:signext9\|alu_out\[12\] sign_ex_9_16:signext9\|alu_out\[15\] " "Duplicate LATCH primitive \"sign_ex_9_16:signext9\|alu_out\[12\]\" merged with LATCH primitive \"sign_ex_9_16:signext9\|alu_out\[15\]\"" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1478279449913 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sign_ex_9_16:signext9\|alu_out\[13\] sign_ex_9_16:signext9\|alu_out\[15\] " "Duplicate LATCH primitive \"sign_ex_9_16:signext9\|alu_out\[13\]\" merged with LATCH primitive \"sign_ex_9_16:signext9\|alu_out\[15\]\"" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1478279449913 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sign_ex_9_16:signext9\|alu_out\[14\] sign_ex_9_16:signext9\|alu_out\[15\] " "Duplicate LATCH primitive \"sign_ex_9_16:signext9\|alu_out\[14\]\" merged with LATCH primitive \"sign_ex_9_16:signext9\|alu_out\[15\]\"" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/sign_ex_9_16.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1478279449913 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1478279449913 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "eqflag GND " "Pin \"eqflag\" is stuck at GND" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478279450084 "|data_path|eqflag"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1478279450084 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1478279450190 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1478279450881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478279450881 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pcWrite " "No output dependent on input pin \"pcWrite\"" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478279450973 "|data_path|pcWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rfWrite " "No output dependent on input pin \"rfWrite\"" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478279450973 "|data_path|rfWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irWrite " "No output dependent on input pin \"irWrite\"" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478279450973 "|data_path|irWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux_mem_addr\[0\] " "No output dependent on input pin \"mux_mem_addr\[0\]\"" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478279450973 "|data_path|mux_mem_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux_mem_addr\[1\] " "No output dependent on input pin \"mux_mem_addr\[1\]\"" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478279450973 "|data_path|mux_mem_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux_a3 " "No output dependent on input pin \"mux_a3\"" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478279450973 "|data_path|mux_a3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux_a2 " "No output dependent on input pin \"mux_a2\"" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478279450973 "|data_path|mux_a2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux_a1\[0\] " "No output dependent on input pin \"mux_a1\[0\]\"" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478279450973 "|data_path|mux_a1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux_a1\[1\] " "No output dependent on input pin \"mux_a1\[1\]\"" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478279450973 "|data_path|mux_a1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux_d3\[0\] " "No output dependent on input pin \"mux_d3\[0\]\"" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478279450973 "|data_path|mux_d3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux_d3\[1\] " "No output dependent on input pin \"mux_d3\[1\]\"" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478279450973 "|data_path|mux_d3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux_pc\[0\] " "No output dependent on input pin \"mux_pc\[0\]\"" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478279450973 "|data_path|mux_pc[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux_pc\[1\] " "No output dependent on input pin \"mux_pc\[1\]\"" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478279450973 "|data_path|mux_pc[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_b " "No output dependent on input pin \"enable_b\"" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478279450973 "|data_path|enable_b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_mdr " "No output dependent on input pin \"enable_mdr\"" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478279450973 "|data_path|enable_mdr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_eqflag " "No output dependent on input pin \"enable_eqflag\"" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478279450973 "|data_path|enable_eqflag"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_pe_1_3 " "No output dependent on input pin \"enable_pe_1_3\"" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478279450973 "|data_path|enable_pe_1_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ze_9_16 " "No output dependent on input pin \"ze_9_16\"" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/data_path/data_path.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478279450973 "|data_path|ze_9_16"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1478279450973 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "263 " "Implemented 263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1478279450974 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1478279450974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "213 " "Implemented 213 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1478279450974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1478279450974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1244 " "Peak virtual memory: 1244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478279450991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  4 17:10:50 2016 " "Processing ended: Fri Nov  4 17:10:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478279450991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478279450991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478279450991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478279450991 ""}
