Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Documents and Settings/adder_4bit/adder_4bit_tb_isim_beh.exe -prj C:/Documents and Settings/adder_4bit/adder_4bit_tb_beh.prj work.adder_4bit_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Documents and Settings/adder_4bit/adder_1bit.v" into library work
Analyzing Verilog file "C:/Documents and Settings/adder_4bit/adder_4bit.v" into library work
Analyzing Verilog file "C:/Documents and Settings/adder_4bit/adder_4bit_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 65732 KB
Fuse CPU Usage: 327 ms
Compiling module adder_1bit
Compiling module adder_4bits
Compiling module adder_4bit_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Documents and Settings/adder_4bit/adder_4bit_tb_isim_beh.exe
Fuse Memory Usage: 70216 KB
Fuse CPU Usage: 374 ms
