// Seed: 2911099102
module module_0;
  id_1 :
  assert property (@(*) id_1[-1]) id_2 = id_2;
  assign module_1.type_3 = 0;
  supply1 id_3;
  id_4(
      -1, id_3 == -1, id_3, (-1), id_3
  );
endmodule
module module_1 (
    output supply1 id_0
);
  assign id_0 = 1;
  assign id_0 = id_2;
  assign id_0 = {id_2{1 && -1}};
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    input supply1 id_1,
    inout tri0 id_2,
    output tri0 id_3,
    input wire id_4,
    input wor id_5,
    output wand id_6,
    output supply0 id_7,
    output tri0 id_8,
    output tri1 id_9,
    input tri0 id_10,
    input tri id_11,
    input tri id_12,
    input uwire id_13,
    output supply1 id_14,
    output wire id_15,
    output uwire id_16,
    output wire id_17,
    input wand id_18,
    input tri id_19,
    output tri1 id_20,
    input supply1 id_21,
    input tri1 id_22,
    id_34,
    output wire id_23,
    input wire id_24,
    input supply1 id_25,
    input tri id_26,
    input tri id_27,
    id_35,
    output supply0 id_28,
    input uwire id_29,
    input uwire id_30,
    inout uwire id_31,
    output wor id_32
);
  always id_17 = 1;
  assign id_3 = id_11;
  module_0 modCall_1 ();
endmodule
