0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/fpga/DSED_G1/P4/lab4_1_1/lab4_1_1.srcs/sim_1/imports/new/lab3_2_1_tb.vhd,1508929060,vhdl,,,,lab3_2_1_tb,,,,,,,,
C:/Users/fpga/DSED_G1/P4/lab4_1_1/lab4_1_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.vhdl,1508926798,vhdl,,,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz,,,,,,,,
C:/Users/fpga/DSED_G1/P4/lab4_1_1/lab4_1_1.srcs/sources_1/new/lab4_1_1.vhd,1508928586,vhdl,,,,lab4_1_1,,,,,,,,
