// Seed: 1465957595
module module_0 (
    input uwire id_0,
    input tri0  id_1,
    input wor   id_2
);
  wire id_4;
endmodule
module module_0 (
    output logic id_0,
    input tri id_1,
    output supply0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input uwire id_6
);
  id_8(
      id_6, 1
  );
  assign id_8 = -1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5
  );
  assign modCall_1.id_0 = 0;
  always id_0 <= 1'b0;
  logic module_1;
endmodule
module module_2 (
    output wire id_0,
    input uwire id_1,
    output supply1 id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5
  );
  assign id_2 = -1;
  wire id_8, id_9, id_10, id_11;
  localparam id_12 = 1;
endmodule
