simSeconds 0.053285463679
simTicks 53285458553.8095
finalTick 93200828824259.08
simFreq 999999000000.0
hostSeconds 148.24619771
hostTickRate 362677424.831495
hostMemory 52594335.061983995
simInsts 109999909.08974901
simOps 116152411.537599
hostInstRate 753193.9615610001
hostOpRate 794593.0444260001
system.clk_domain.clock 999.9990000000001
system.cpu_clk_domain.clock 499.99950000000007
system.cpu_voltage_domain.voltage 0.9999990000000003
system.l2.demandHits::switch_cpus.inst 804288.115047
system.l2.demandHits::switch_cpus.data 515657.90607900004
system.l2.demandHits::total 1319946.0211259997
system.l2.overallHits::switch_cpus.inst 804288.115047
system.l2.overallHits::switch_cpus.data 515657.90607900004
system.l2.overallHits::total 1319946.0211259997
system.l2.demandMisses::cpu.inst 2.355261
system.l2.demandMisses::cpu.data 3.1392140000000004
system.l2.demandMisses::switch_cpus.inst 1084.2861719999999
system.l2.demandMisses::switch_cpus.data 78127.33754699999
system.l2.demandMisses::total 79211.62371900001
system.l2.overallMisses::cpu.inst 2.355261
system.l2.overallMisses::cpu.data 3.1392140000000004
system.l2.overallMisses::switch_cpus.inst 1084.2861719999999
system.l2.overallMisses::switch_cpus.data 78127.33754699999
system.l2.overallMisses::total 79211.62371900001
system.l2.demandMissLatency::switch_cpus.inst 87793563.907
system.l2.demandMissLatency::switch_cpus.data 6539294401.315001
system.l2.demandMissLatency::total 6627087965.222
system.l2.overallMissLatency::switch_cpus.inst 87793563.907
system.l2.overallMissLatency::switch_cpus.data 6539294401.315001
system.l2.overallMissLatency::total 6627087965.222
system.l2.demandAccesses::cpu.inst 2.355261
system.l2.demandAccesses::cpu.data 3.1392140000000004
system.l2.demandAccesses::switch_cpus.inst 805372.4012189999
system.l2.demandAccesses::switch_cpus.data 593785.243626
system.l2.demandAccesses::total 1399157.644845
system.l2.overallAccesses::cpu.inst 2.355261
system.l2.overallAccesses::cpu.data 3.1392140000000004
system.l2.overallAccesses::switch_cpus.inst 805372.4012189999
system.l2.overallAccesses::switch_cpus.data 593785.243626
system.l2.overallAccesses::total 1399157.644845
system.l2.demandMissRate::cpu.inst 0.9999990000000003
system.l2.demandMissRate::cpu.data 0.9057710000000002
system.l2.demandMissRate::switch_cpus.inst 0.0012734823040000001
system.l2.demandMissRate::switch_cpus.data 0.12459020202700002
system.l2.demandMissRate::total 0.05368457800299999
system.l2.overallMissRate::cpu.inst 0.9999990000000003
system.l2.overallMissRate::cpu.data 0.9057710000000002
system.l2.overallMissRate::switch_cpus.inst 0.0012734823040000001
system.l2.overallMissRate::switch_cpus.data 0.12459020202700002
system.l2.overallMissRate::total 0.05368457800299999
system.l2.demandAvgMissLatency::switch_cpus.inst 80864.86939371054
system.l2.demandAvgMissLatency::switch_cpus.data 83388.51981859126
system.l2.demandAvgMissLatency::total 83350.4657254742
system.l2.overallAvgMissLatency::switch_cpus.inst 80864.86939371054
system.l2.overallAvgMissLatency::switch_cpus.data 83388.51981859126
system.l2.overallAvgMissLatency::total 83350.4657254742
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 19486.964134
system.l2.writebacks::total 19486.964134
system.l2.demandMshrMisses::switch_cpus.inst 1084.2861719999999
system.l2.demandMshrMisses::switch_cpus.data 78127.33754699999
system.l2.demandMshrMisses::total 79211.62371900001
system.l2.overallMshrMisses::switch_cpus.inst 1084.2861719999999
system.l2.overallMshrMisses::switch_cpus.data 78127.33754699999
system.l2.overallMshrMisses::total 79211.62371900001
system.l2.demandMshrMissLatency::switch_cpus.inst 76950702.18699999
system.l2.demandMshrMissLatency::switch_cpus.data 5758020747.835
system.l2.demandMshrMissLatency::total 5834971450.021998
system.l2.overallMshrMissLatency::switch_cpus.inst 76950702.18699999
system.l2.overallMshrMissLatency::switch_cpus.data 5758020747.835
system.l2.overallMshrMissLatency::total 5834971450.021998
system.l2.demandMshrMissRate::switch_cpus.inst 0.0012734823040000001
system.l2.demandMshrMissRate::switch_cpus.data 0.12459020202700002
system.l2.demandMshrMissRate::total 0.05368457800299999
system.l2.overallMshrMissRate::switch_cpus.inst 0.0012734823040000001
system.l2.overallMshrMissRate::switch_cpus.data 0.12459020202700002
system.l2.overallMshrMissRate::total 0.05368457800299999
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 70864.87939371055
system.l2.demandAvgMshrMissLatency::switch_cpus.data 73388.52479989911
system.l2.demandAvgMshrMissLatency::total 73350.47088673797
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 70864.87939371055
system.l2.overallAvgMshrMissLatency::switch_cpus.data 73388.52479989911
system.l2.overallAvgMshrMissLatency::total 73350.47088673797
system.l2.replacements 60286.428057
system.l2.InvalidateReq.hits::switch_cpus.data 26.539292000000003
system.l2.InvalidateReq.hits::total 26.539292000000003
system.l2.InvalidateReq.misses::switch_cpus.data 30.732268999999995
system.l2.InvalidateReq.misses::total 30.732268999999995
system.l2.InvalidateReq.accesses::switch_cpus.data 57.23866600000001
system.l2.InvalidateReq.accesses::total 57.23866600000001
system.l2.InvalidateReq.missRate::switch_cpus.data 0.28888796070799994
system.l2.InvalidateReq.missRate::total 0.28888796070799994
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 30.732268999999995
system.l2.InvalidateReq.mshrMisses::total 30.732268999999995
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 586681.691
system.l2.InvalidateReq.mshrMissLatency::total 586681.691
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.28888796070799994
system.l2.InvalidateReq.mshrMissRate::total 0.28888796070799994
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 9570.579249316152
system.l2.InvalidateReq.avgMshrMissLatency::total 9570.579249316152
system.l2.ReadCleanReq.hits::switch_cpus.inst 804288.115047
system.l2.ReadCleanReq.hits::total 804288.115047
system.l2.ReadCleanReq.misses::cpu.inst 2.355261
system.l2.ReadCleanReq.misses::switch_cpus.inst 1084.2861719999999
system.l2.ReadCleanReq.misses::total 1084.2861719999999
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 87793563.907
system.l2.ReadCleanReq.missLatency::total 87793563.907
system.l2.ReadCleanReq.accesses::cpu.inst 2.355261
system.l2.ReadCleanReq.accesses::switch_cpus.inst 805372.4012189999
system.l2.ReadCleanReq.accesses::total 805372.4012189999
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999990000000003
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.0012734823040000001
system.l2.ReadCleanReq.missRate::total 0.0012734823040000001
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 80864.86939371054
system.l2.ReadCleanReq.avgMissLatency::total 80864.86939371054
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 1084.2861719999999
system.l2.ReadCleanReq.mshrMisses::total 1084.2861719999999
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 76950702.18699999
system.l2.ReadCleanReq.mshrMissLatency::total 76950702.18699999
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.0012734823040000001
system.l2.ReadCleanReq.mshrMissRate::total 0.0012734823040000001
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 70864.87939371055
system.l2.ReadCleanReq.avgMshrMissLatency::total 70864.87939371055
system.l2.ReadExReq.hits::switch_cpus.data 100333.77015299999
system.l2.ReadExReq.hits::total 100333.77015299999
system.l2.ReadExReq.misses::switch_cpus.data 22807.9003
system.l2.ReadExReq.misses::total 22807.9003
system.l2.ReadExReq.missLatency::switch_cpus.data 1899138619.0554998
system.l2.ReadExReq.missLatency::total 1899138619.0554998
system.l2.ReadExReq.accesses::switch_cpus.data 123141.67045299998
system.l2.ReadExReq.accesses::total 123141.67045299998
system.l2.ReadExReq.missRate::switch_cpus.data 0.16802822350500002
system.l2.ReadExReq.missRate::total 0.16802822350500002
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 82025.09543788123
system.l2.ReadExReq.avgMissLatency::total 82025.09543788123
system.l2.ReadExReq.mshrMisses::switch_cpus.data 22807.9003
system.l2.ReadExReq.mshrMisses::total 22807.9003
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 1671059338.0454998
system.l2.ReadExReq.mshrMissLatency::total 1671059338.0454998
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.16802822350500002
system.l2.ReadExReq.mshrMissRate::total 0.16802822350500002
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 72025.09075089096
system.l2.ReadExReq.avgMshrMissLatency::total 72025.09075089096
system.l2.ReadSharedReq.hits::switch_cpus.data 415324.13592599996
system.l2.ReadSharedReq.hits::total 415324.13592599996
system.l2.ReadSharedReq.misses::cpu.data 2.809843
system.l2.ReadSharedReq.misses::switch_cpus.data 55319.437247
system.l2.ReadSharedReq.misses::total 55319.437247
system.l2.ReadSharedReq.missLatency::switch_cpus.data 4640155782.2595
system.l2.ReadSharedReq.missLatency::total 4640155782.2595
system.l2.ReadSharedReq.accesses::cpu.data 2.809843
system.l2.ReadSharedReq.accesses::switch_cpus.data 470643.573173
system.l2.ReadSharedReq.accesses::total 470643.573173
system.l2.ReadSharedReq.missRate::cpu.data 0.9057710000000002
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.111860078796
system.l2.ReadSharedReq.missRate::total 0.111860078796
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 83805.80020549448
system.l2.ReadSharedReq.avgMissLatency::total 83805.80020549448
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 55319.437247
system.l2.ReadSharedReq.mshrMisses::total 55319.437247
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 4086961409.7894998
system.l2.ReadSharedReq.mshrMissLatency::total 4086961409.7894998
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.111860078796
system.l2.ReadSharedReq.mshrMissRate::total 0.111860078796
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 73805.8102054945
system.l2.ReadSharedReq.avgMshrMissLatency::total 73805.8102054945
system.l2.WritebackClean.hits::writebacks 805371.7785529998
system.l2.WritebackClean.hits::total 805371.7785529998
system.l2.WritebackClean.accesses::writebacks 805371.7785529998
system.l2.WritebackClean.accesses::total 805371.7785529998
system.l2.WritebackDirty.hits::writebacks 195423.34634199998
system.l2.WritebackDirty.hits::total 195423.34634199998
system.l2.WritebackDirty.accesses::writebacks 195423.34634199998
system.l2.WritebackDirty.accesses::total 195423.34634199998
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 53285458553.8095
system.l2.tags.tagsInUse 28761.438378025323
system.l2.tags.totalRefs 3064212.0609110007
system.l2.tags.sampledRefs 92883.07129299999
system.l2.tags.avgRefs 39.502557186763
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 139.09796503123502
system.l2.tags.occupancies::cpu.inst 1.5837855624250001
system.l2.tags.occupancies::cpu.data 2.0268878625720004
system.l2.tags.occupancies::switch_cpus.inst 1899.3474728259491
system.l2.tags.occupancies::switch_cpus.data 26719.73527096383
system.l2.tags.avgOccs::writebacks 0.004244883107999999
system.l2.tags.avgOccs::cpu.inst 4.835111999999999e-05
system.l2.tags.avgOccs::cpu.data 6.186144599999999e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.05796341566000001
system.l2.tags.avgOccs::switch_cpus.data 0.815421607345
system.l2.tags.avgOccs::total 0.8777293642499999
system.l2.tags.occupanciesTaskId::1024 32570.136839
system.l2.tags.ageTaskId_1024::1 119.568099
system.l2.tags.ageTaskId_1024::2 912.9822439999999
system.l2.tags.ageTaskId_1024::3 9705.256378000002
system.l2.tags.ratioOccsTaskId::1024 0.993961713832
system.l2.tags.tagAccesses 22466922.212810997
system.l2.tags.dataAccesses 22466922.212810997
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 53285458553.8095
system.mem_ctrls.avgPriority_writebacks::samples 19486.964134
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 1084.2861719999999
system.mem_ctrls.avgPriority_switch_cpus.data::samples 78123.973586
system.mem_ctrls.priorityMinLatency 1.8749981249999997e-08
system.mem_ctrls.priorityMaxLatency 0.010212550601848999
system.mem_ctrls.numReadWriteTurnArounds 1185.700994
system.mem_ctrls.numWriteReadTurnArounds 1185.700994
system.mem_ctrls.numStayReadState 186844.29450500003
system.mem_ctrls.numStayWriteState 18305.10783
system.mem_ctrls.readReqs 79211.65152000001
system.mem_ctrls.writeReqs 19486.964134
system.mem_ctrls.readBursts 79211.65152000001
system.mem_ctrls.writeBursts 19486.964134
system.mem_ctrls.servicedByWrQ 3.391762
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.6809025900000003
system.mem_ctrls.avgWrQLen 21.345766229999995
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 79211.65152000001
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 19486.964134
system.mem_ctrls.rdQLenPdf::0 40538.40902
system.mem_ctrls.rdQLenPdf::1 24696.667127
system.mem_ctrls.rdQLenPdf::2 9551.723139000002
system.mem_ctrls.rdQLenPdf::3 4413.735925
system.mem_ctrls.rdQLenPdf::4 7.158967999999999
system.mem_ctrls.rdQLenPdf::5 0.565579
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.805814
system.mem_ctrls.wrQLenPdf::1 0.805814
system.mem_ctrls.wrQLenPdf::2 0.805814
system.mem_ctrls.wrQLenPdf::3 0.8953730000000002
system.mem_ctrls.wrQLenPdf::4 0.8953730000000002
system.mem_ctrls.wrQLenPdf::5 0.8953730000000002
system.mem_ctrls.wrQLenPdf::6 0.8953730000000002
system.mem_ctrls.wrQLenPdf::7 0.8953730000000002
system.mem_ctrls.wrQLenPdf::8 0.8953730000000002
system.mem_ctrls.wrQLenPdf::9 0.8953730000000002
system.mem_ctrls.wrQLenPdf::10 0.8953730000000002
system.mem_ctrls.wrQLenPdf::11 0.8953730000000002
system.mem_ctrls.wrQLenPdf::12 0.8953730000000002
system.mem_ctrls.wrQLenPdf::13 0.8953730000000002
system.mem_ctrls.wrQLenPdf::14 0.8953730000000002
system.mem_ctrls.wrQLenPdf::15 196.676701
system.mem_ctrls.wrQLenPdf::16 205.470433
system.mem_ctrls.wrQLenPdf::17 850.0568590000001
system.mem_ctrls.wrQLenPdf::18 1100.839066
system.mem_ctrls.wrQLenPdf::19 1188.443143
system.mem_ctrls.wrQLenPdf::20 1208.1137880000003
system.mem_ctrls.wrQLenPdf::21 1214.222657
system.mem_ctrls.wrQLenPdf::22 1209.432974
system.mem_ctrls.wrQLenPdf::23 1212.281668
system.mem_ctrls.wrQLenPdf::24 1211.5310350000002
system.mem_ctrls.wrQLenPdf::25 1222.551846
system.mem_ctrls.wrQLenPdf::26 1231.5688280000002
system.mem_ctrls.wrQLenPdf::27 1229.9559279999999
system.mem_ctrls.wrQLenPdf::28 1247.9966969999998
system.mem_ctrls.wrQLenPdf::29 1325.7842970000002
system.mem_ctrls.wrQLenPdf::30 1203.3918220000003
system.mem_ctrls.wrQLenPdf::31 1224.2751950000002
system.mem_ctrls.wrQLenPdf::32 1187.7107609999998
system.mem_ctrls.wrQLenPdf::33 2.771014
system.mem_ctrls.wrQLenPdf::34 0.692912
system.mem_ctrls.wrQLenPdf::35 0.034592
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 217.072768
system.mem_ctrls.bytesReadSys 5069545.697280001
system.mem_ctrls.bytesWrittenSys 1247165.704576
system.mem_ctrls.avgRdBWSys 92205629.13464889
system.mem_ctrls.avgWrBWSys 22326939.95749003
system.mem_ctrls.totGap 53292389637.51699
system.mem_ctrls.avgGap 811682.2483601299
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 69394.31500799999
system.mem_ctrls.requestorReadBytes::switch_cpus.data 4999934.309504
system.mem_ctrls.requestorReadRate::switch_cpus.inst 1244165.7785074592
system.mem_ctrls.requestorReadRate::switch_cpus.data 90957291.87645839
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 1084.2861719999999
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 78127.36534799999
system.mem_ctrls.requestorWriteAccesses::writebacks 19486.964134
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 32423953.2575
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 2542383860.2435
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 29824.420125080003
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 32233.520895750007
system.mem_ctrls.requestorWriteAvgLat::writebacks 190194715.22651595
system.mem_ctrls.dram.bytesRead::cpu.inst 150.736704
system.mem_ctrls.dram.bytesRead::cpu.data 200.90969600000003
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 69394.31500799999
system.mem_ctrls.dram.bytesRead::switch_cpus.data 5000151.3822719995
system.mem_ctrls.dram.bytesRead::total 5069545.697280001
system.mem_ctrls.dram.bytesInstRead::cpu.inst 150.736704
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 69394.31500799999
system.mem_ctrls.dram.bytesInstRead::total 69394.31500799999
system.mem_ctrls.dram.bytesWritten::writebacks 1247165.704576
system.mem_ctrls.dram.bytesWritten::total 1247165.704576
system.mem_ctrls.dram.numReads::cpu.inst 2.355261
system.mem_ctrls.dram.numReads::cpu.data 3.1392140000000004
system.mem_ctrls.dram.numReads::switch_cpus.inst 1084.2861719999999
system.mem_ctrls.dram.numReads::switch_cpus.data 78127.36534799999
system.mem_ctrls.dram.numReads::total 79211.65152000001
system.mem_ctrls.dram.numWrites::writebacks 19486.964134
system.mem_ctrls.dram.numWrites::total 19486.964134
system.mem_ctrls.dram.bwRead::cpu.inst 26948.170970000003
system.mem_ctrls.dram.bwRead::cpu.data 36211.612654
system.mem_ctrls.dram.bwRead::switch_cpus.inst 1244165.775738
system.mem_ctrls.dram.bwRead::switch_cpus.data 90961463.33659302
system.mem_ctrls.dram.bwRead::total 92205629.21886702
system.mem_ctrls.dram.bwInstRead::cpu.inst 26948.170970000003
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 1244165.775738
system.mem_ctrls.dram.bwInstRead::total 1244165.775738
system.mem_ctrls.dram.bwWrite::writebacks 22326939.857065
system.mem_ctrls.dram.bwWrite::total 22326939.857065
system.mem_ctrls.dram.bwTotal::writebacks 22326939.857065
system.mem_ctrls.dram.bwTotal::cpu.inst 26948.170970000003
system.mem_ctrls.dram.bwTotal::cpu.data 36211.612654
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 1244165.775738
system.mem_ctrls.dram.bwTotal::switch_cpus.data 90961463.33659302
system.mem_ctrls.dram.bwTotal::total 114532569.08463404
system.mem_ctrls.dram.readBursts 79208.25975800001
system.mem_ctrls.dram.writeBursts 19466.188248000002
system.mem_ctrls.dram.perBankRdBursts::0 4847.149791000002
system.mem_ctrls.dram.perBankRdBursts::1 4857.8682499999995
system.mem_ctrls.dram.perBankRdBursts::2 4916.519113999999
system.mem_ctrls.dram.perBankRdBursts::3 4893.9219889999995
system.mem_ctrls.dram.perBankRdBursts::4 5032.82742
system.mem_ctrls.dram.perBankRdBursts::5 4995.823304
system.mem_ctrls.dram.perBankRdBursts::6 4923.892000000001
system.mem_ctrls.dram.perBankRdBursts::7 4898.687757
system.mem_ctrls.dram.perBankRdBursts::8 4975.042135999999
system.mem_ctrls.dram.perBankRdBursts::9 4828.4789
system.mem_ctrls.dram.perBankRdBursts::10 4859.262236999999
system.mem_ctrls.dram.perBankRdBursts::11 4936.134714
system.mem_ctrls.dram.perBankRdBursts::12 5137.179101
system.mem_ctrls.dram.perBankRdBursts::13 5133.571742999998
system.mem_ctrls.dram.perBankRdBursts::14 5039.014698000001
system.mem_ctrls.dram.perBankRdBursts::15 4932.886604000001
system.mem_ctrls.dram.perBankWrBursts::0 1186.785307
system.mem_ctrls.dram.perBankWrBursts::1 1170.485199
system.mem_ctrls.dram.perBankWrBursts::2 1177.6989770000002
system.mem_ctrls.dram.perBankWrBursts::3 1183.397832
system.mem_ctrls.dram.perBankWrBursts::4 1269.300344
system.mem_ctrls.dram.perBankWrBursts::5 1233.273594
system.mem_ctrls.dram.perBankWrBursts::6 1256.197556
system.mem_ctrls.dram.perBankWrBursts::7 1191.945435
system.mem_ctrls.dram.perBankWrBursts::8 1276.211569
system.mem_ctrls.dram.perBankWrBursts::9 1184.482582
system.mem_ctrls.dram.perBankWrBursts::10 1216.045648
system.mem_ctrls.dram.perBankWrBursts::11 1223.408473
system.mem_ctrls.dram.perBankWrBursts::12 1242.985172
system.mem_ctrls.dram.perBankWrBursts::13 1249.10904
system.mem_ctrls.dram.perBankWrBursts::14 1221.8600140000003
system.mem_ctrls.dram.perBankWrBursts::15 1183.0015059999998
system.mem_ctrls.dram.totQLat 1089652943.0385
system.mem_ctrls.dram.totBusLat 396041298.78999996
system.mem_ctrls.dram.totMemAccLat 2574807813.501
system.mem_ctrls.dram.avgQLat 13448.926437370003
system.mem_ctrls.dram.avgBusLat 4999.995000000001
system.mem_ctrls.dram.avgMemAccLat 32198.907687369996
system.mem_ctrls.dram.readRowHits 58129.70693900001
system.mem_ctrls.dram.writeRowHits 12141.334567999998
system.mem_ctrls.dram.readRowHitRate 71.81886577
system.mem_ctrls.dram.writeRowHitRate 59.608978130000004
system.mem_ctrls.dram.bytesPerActivate::samples 28403.622758
system.mem_ctrls.dram.bytesPerActivate::mean 215.413632975101
system.mem_ctrls.dram.bytesPerActivate::gmean 158.35231914882
system.mem_ctrls.dram.bytesPerActivate::stdev 194.95822756883902
system.mem_ctrls.dram.bytesPerActivate::0-127 8874.983275999999
system.mem_ctrls.dram.bytesPerActivate::128-255 11317.586835
system.mem_ctrls.dram.bytesPerActivate::256-383 2772.3290810000003
system.mem_ctrls.dram.bytesPerActivate::384-511 3313.4347120000007
system.mem_ctrls.dram.bytesPerActivate::512-639 398.380394
system.mem_ctrls.dram.bytesPerActivate::640-767 236.12013799999997
system.mem_ctrls.dram.bytesPerActivate::768-895 254.406827
system.mem_ctrls.dram.bytesPerActivate::896-1023 144.970846
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1091.4106490000001
system.mem_ctrls.dram.bytesPerActivate::total 28403.622758
system.mem_ctrls.dram.dramBytesRead 5069328.624512001
system.mem_ctrls.dram.dramBytesWritten 1245836.0478720001
system.mem_ctrls.dram.avgRdBW 92.20145770564599
system.mem_ctrls.dram.avgWrBW 22.301987081212
system.mem_ctrls.dram.peakBW 12799.9872
system.mem_ctrls.dram.busUtil 0.89458472
system.mem_ctrls.dram.busUtilRead 0.71957174
system.mem_ctrls.dram.busUtilWrite 0.17381605
system.mem_ctrls.dram.pageHitRate 69.85674102
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 53285458553.8095
system.mem_ctrls.dram.rank0.actEnergy 100373034.73427999
system.mem_ctrls.dram.rank0.preEnergy 53352176.46099001
system.mem_ctrls.dram.rank0.readEnergy 281078163.9225
system.mem_ctrls.dram.rank0.writeEnergy 50472619.75368
system.mem_ctrls.dram.rank0.refreshEnergy 4206263371.776961
system.mem_ctrls.dram.rank0.actBackEnergy 6092636111.19942
system.mem_ctrls.dram.rank0.preBackEnergy 15330974659.25376
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 26115150137.10159
system.mem_ctrls.dram.rank0.averagePower 489.45347059045497
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 39789238319.71199
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1779300595.7605
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 11716919638.337002
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 102427287.66858001
system.mem_ctrls.dram.rank1.preEnergy 54439571.90562001
system.mem_ctrls.dram.rank1.readEnergy 284468810.74962
system.mem_ctrls.dram.rank1.writeEnergy 51140882.900879994
system.mem_ctrls.dram.rank1.refreshEnergy 4206263371.776961
system.mem_ctrls.dram.rank1.actBackEnergy 6166098156.466889
system.mem_ctrls.dram.rank1.preBackEnergy 15269111884.291681
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 26133949965.76023
system.mem_ctrls.dram.rank1.averagePower 489.81709764369896
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 39626641146.99674
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1779300595.7605
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 11879516811.052252
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 53285458553.8095
system.membus.transDist::ReadResp 56403.723419
system.membus.transDist::WritebackDirty 19486.964134
system.membus.transDist::CleanEvict 40578.284953999995
system.membus.transDist::ReadExReq 22807.928100999998
system.membus.transDist::ReadExResp 22807.928100999998
system.membus.transDist::ReadSharedReq 56403.723419
system.membus.transDist::InvalidateReq 30.732268999999995
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 218519.28439700004
system.membus.pktCount::total 218519.28439700004
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 6316711.401856001
system.membus.pktSize::total 6316711.401856001
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 79242.38378900001
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 79242.38378900001
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 79242.38378900001
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 53285458553.8095
system.membus.reqLayer0.occupancy 232818816.48349997
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 419144464.42399997
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 139307.632877
system.membus.snoop_filter.hitSingleRequests 60065.249088
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 106570917.142211
system.switch_cpus.cpi 1.0653886179679999
system.switch_cpus.ipc 0.942888933673
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 107018488.562894
system.switch_cpus.instsIssued 107395570.903148
system.switch_cpus.squashedInstsIssued 731.0836119999999
system.switch_cpus.squashedInstsExamined 1446391.9113019998
system.switch_cpus.squashedOperandsExamined 969334.499025
system.switch_cpus.numIssuedDist::samples 103090451.89117101
system.switch_cpus.numIssuedDist::mean 1.0451595407159997
system.switch_cpus.numIssuedDist::stdev 1.18171219375
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 45966449.727334
system.switch_cpus.numIssuedDist::1 26788473.734026
system.switch_cpus.numIssuedDist::2 13339291.312263
system.switch_cpus.numIssuedDist::3 14901271.928185001
system.switch_cpus.numIssuedDist::4 1522952.27149
system.switch_cpus.numIssuedDist::5 383340.023939
system.switch_cpus.numIssuedDist::6 124420.26481299999
system.switch_cpus.numIssuedDist::7 44353.067460000006
system.switch_cpus.numIssuedDist::8 19899.561661000007
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999992000000002
system.switch_cpus.numIssuedDist::total 103090451.89117101
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 1873.7653630000002
system.switch_cpus.statFuBusy::IntDiv 35.824824
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 1467.3951379999999
system.switch_cpus.statFuBusy::SimdAddAcc 1174.193907
system.switch_cpus.statFuBusy::SimdAlu 1551.794276
system.switch_cpus.statFuBusy::SimdCmp 2014.9555549999998
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.814509
system.switch_cpus.statFuBusy::SimdMult 44.85851399999999
system.switch_cpus.statFuBusy::SimdMultAcc 513.6388079999999
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 900.118924
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 78291.103088
system.switch_cpus.statFuBusy::MemWrite 1636.267321
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 15.106549000000001
system.switch_cpus.statIssuedInstType_0::IntAlu 50191300.267349
system.switch_cpus.statIssuedInstType_0::IntMult 3222741.1517829997
system.switch_cpus.statIssuedInstType_0::IntDiv 241.408729
system.switch_cpus.statIssuedInstType_0::FloatAdd 1562.134062
system.switch_cpus.statIssuedInstType_0::FloatCmp 3.005742
system.switch_cpus.statIssuedInstType_0::FloatCvt 1558.7297649999998
system.switch_cpus.statIssuedInstType_0::FloatMult 11.796518999999998
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 24.526825999999996
system.switch_cpus.statIssuedInstType_0::FloatDiv 33.186968
system.switch_cpus.statIssuedInstType_0::FloatMisc 440225.337025
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.092318
system.switch_cpus.statIssuedInstType_0::SimdAdd 10273356.043156
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 3235636.512654
system.switch_cpus.statIssuedInstType_0::SimdAlu 5485876.6144860005
system.switch_cpus.statIssuedInstType_0::SimdCmp 1745960.0654370002
system.switch_cpus.statIssuedInstType_0::SimdCvt 2061.359394
system.switch_cpus.statIssuedInstType_0::SimdMisc 1680069.100817
system.switch_cpus.statIssuedInstType_0::SimdMult 811801.0427930001
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 785380.1568839999
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 1745672.678782
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 755.668658
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.399195
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 652.4639999999999
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 20757268.126014996
system.switch_cpus.statIssuedInstType_0::MemWrite 7013363.927242
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 107395570.903148
system.switch_cpus.issueRate 1.01161992275
system.switch_cpus.fuBusy 89504.730227
system.switch_cpus.fuBusyRate 0.0008299767149999999
system.switch_cpus.intInstQueueReads 243613205.27934498
system.switch_cpus.intInstQueueWrites 71874945.302458
system.switch_cpus.intInstQueueWakeupAccesses 69796739.04196301
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 74358624.632426
system.switch_cpus.vecInstQueueWrites 36589939.524257
system.switch_cpus.vecInstQueueWakeupAccesses 36483258.853159994
system.switch_cpus.intAluAccesses 70270568.124652
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 37214492.402173996
system.switch_cpus.numSquashedInsts 264660.331972
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 690551.379581
system.switch_cpus.idleCycles 3480465.25104
system.switch_cpus.MemDepUnit__0.insertedLoads 20127907.583209
system.switch_cpus.MemDepUnit__0.insertedStores 7038710.559347
system.switch_cpus.MemDepUnit__0.conflictingLoads 2283742.607242
system.switch_cpus.MemDepUnit__0.conflictingStores 1.925304
system.switch_cpus.MemDepUnit__0.MDPLookups 8757153.93633
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 11370753.646879002
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 2097895.3768999996
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 86860.81969799999
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 470577.689357
system.switch_cpus.branchPred.lookups_0::CallDirect 140649.69237300003
system.switch_cpus.branchPred.lookups_0::CallIndirect 355214.2176930001
system.switch_cpus.branchPred.lookups_0::DirectCond 6337470.264328001
system.switch_cpus.branchPred.lookups_0::DirectUncond 991380.5623079999
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 38261.860031
system.switch_cpus.branchPred.lookups_0::total 8333554.28609
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 13676.693641000002
system.switch_cpus.branchPred.squashes_0::CallDirect 9344.740171000001
system.switch_cpus.branchPred.squashes_0::CallIndirect 29618.123249000004
system.switch_cpus.branchPred.squashes_0::DirectCond 278375.2707270001
system.switch_cpus.branchPred.squashes_0::DirectUncond 53779.032567
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 8782.407651
system.switch_cpus.branchPred.squashes_0::total 393576.26800599997
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 5.6585399999999995
system.switch_cpus.branchPred.corrected_0::CallDirect 6945.959168
system.switch_cpus.branchPred.corrected_0::CallIndirect 61079.234584000005
system.switch_cpus.branchPred.corrected_0::DirectCond 217993.520586
system.switch_cpus.branchPred.corrected_0::DirectUncond 8340.353347
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 2472.415365
system.switch_cpus.branchPred.corrected_0::total 296837.14159
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 456901.08867
system.switch_cpus.branchPred.committed_0::CallDirect 131304.794095
system.switch_cpus.branchPred.committed_0::CallIndirect 325596.254461
system.switch_cpus.branchPred.committed_0::DirectCond 6059094.465375001
system.switch_cpus.branchPred.committed_0::DirectUncond 937601.5002419999
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 29479.452380000006
system.switch_cpus.branchPred.committed_0::total 7939977.555223001
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.72496
system.switch_cpus.branchPred.mispredicted_0::CallDirect 6558.160626
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 60322.317473
system.switch_cpus.branchPred.mispredicted_0::DirectCond 214005.22851200003
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 6628.3485900000005
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 2461.9813810000005
system.switch_cpus.branchPred.mispredicted_0::total 289976.76154200005
system.switch_cpus.branchPred.targetProvider_0::NoTarget 3557003.2669770005
system.switch_cpus.branchPred.targetProvider_0::BTB 4003891.827283999
system.switch_cpus.branchPred.targetProvider_0::RAS 470576.964397
system.switch_cpus.branchPred.targetProvider_0::Indirect 302082.227432
system.switch_cpus.branchPred.targetProvider_0::total 8333554.28609
system.switch_cpus.branchPred.targetWrong_0::NoBranch 208938.72708399998
system.switch_cpus.branchPred.targetWrong_0::Return 85305.982094
system.switch_cpus.branchPred.targetWrong_0::CallDirect 4.93358
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 2587.498832
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 296837.14159
system.switch_cpus.branchPred.condPredicted 6337470.264328001
system.switch_cpus.branchPred.condPredictedTaken 2940717.1798320003
system.switch_cpus.branchPred.condIncorrect 296837.14159
system.switch_cpus.branchPred.predTakenBTBMiss 38807.170923
system.switch_cpus.branchPred.NotTakenMispredicted 211531.159496
system.switch_cpus.branchPred.TakenMispredicted 85305.982094
system.switch_cpus.branchPred.BTBLookups 8333554.28609
system.switch_cpus.branchPred.BTBUpdates 147973.851007
system.switch_cpus.branchPred.BTBHits 6062004.3889069995
system.switch_cpus.branchPred.BTBHitRatio 0.7259266234070001
system.switch_cpus.branchPred.BTBMispredicted 44009.76378099999
system.switch_cpus.branchPred.indirectLookups 393476.077724
system.switch_cpus.branchPred.indirectHits 302082.227432
system.switch_cpus.branchPred.indirectMisses 91393.85029199999
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 470577.689357
system.switch_cpus.branchPred.btb.lookups::CallDirect 140649.69237300003
system.switch_cpus.branchPred.btb.lookups::CallIndirect 355214.2176930001
system.switch_cpus.branchPred.btb.lookups::DirectCond 6337470.264328001
system.switch_cpus.branchPred.btb.lookups::DirectUncond 991380.5623079999
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 38261.860031
system.switch_cpus.branchPred.btb.lookups::total 8333554.28609
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 470577.689357
system.switch_cpus.branchPred.btb.misses::CallDirect 7350.396508999999
system.switch_cpus.branchPred.btb.misses::CallIndirect 355214.2176930001
system.switch_cpus.branchPred.btb.misses::DirectCond 1391270.207654
system.switch_cpus.branchPred.btb.misses::DirectUncond 8875.525939000001
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 38261.860031
system.switch_cpus.branchPred.btb.misses::total 2271549.897183
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 6945.959168
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 132687.538492
system.switch_cpus.branchPred.btb.updates::DirectUncond 8340.353347
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 147973.851007
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 6945.959168
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 132687.538492
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 8340.353347
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 147973.851007
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 53285458553.8095
system.switch_cpus.branchPred.indirectBranchPred.lookups 393476.077724
system.switch_cpus.branchPred.indirectBranchPred.hits 302082.227432
system.switch_cpus.branchPred.indirectBranchPred.misses 91393.85029199999
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 63551.649949000006
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 457027.72767299996
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 509540.60370700003
system.switch_cpus.branchPred.ras.pops 509540.55277699995
system.switch_cpus.branchPred.ras.squashes 52639.557061
system.switch_cpus.branchPred.ras.used 456901.08867
system.switch_cpus.branchPred.ras.correct 456900.36371000006
system.switch_cpus.branchPred.ras.incorrect 0.72496
system.switch_cpus.commit.commitSquashedInsts 1446806.891922
system.switch_cpus.commit.branchMispredicts 281553.90440400003
system.switch_cpus.commit.numCommittedDist::samples 102496639.84968802
system.switch_cpus.commit.numCommittedDist::mean 1.033785193662
system.switch_cpus.commit.numCommittedDist::stdev 1.155681640701
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 46570439.590642996
system.switch_cpus.commit.numCommittedDist::1 26673187.587965995
system.switch_cpus.commit.numCommittedDist::2 8831111.551556002
system.switch_cpus.commit.numCommittedDist::3 20421901.119523004
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.999997000000001
system.switch_cpus.commit.numCommittedDist::total 102496639.84968802
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 456901.04855600005
system.switch_cpus.commit.committedInstType_0::No_OpClass 11.438268000000003
system.switch_cpus.commit.committedInstType_0::IntAlu 49540064.125961
system.switch_cpus.commit.committedInstType_0::IntMult 3199990.5342259994
system.switch_cpus.commit.committedInstType_0::IntDiv 239.970058
system.switch_cpus.commit.committedInstType_0::FloatAdd 1531.170364
system.switch_cpus.commit.committedInstType_0::FloatCmp 3.005742
system.switch_cpus.commit.committedInstType_0::FloatCvt 1526.084609
system.switch_cpus.commit.committedInstType_0::FloatMult 11.686373999999999
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 24.164346
system.switch_cpus.commit.committedInstType_0::FloatDiv 2.943347
system.switch_cpus.commit.committedInstType_0::FloatMisc 437183.80001899996
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.092318
system.switch_cpus.commit.committedInstType_0::SimdAdd 10272202.158356002
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 3235362.367898
system.switch_cpus.commit.committedInstType_0::SimdAlu 5485197.595856
system.switch_cpus.commit.committedInstType_0::SimdCmp 1744976.4031059998
system.switch_cpus.commit.committedInstType_0::SimdCvt 2061.086261
system.switch_cpus.commit.committedInstType_0::SimdMisc 1676256.697641
system.switch_cpus.commit.committedInstType_0::SimdMult 811755.141053
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 785363.2052849999
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 1745067.0353980002
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 755.6111450000001
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.36248
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 652.4639999999999
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 19700689.978937995
system.switch_cpus.commit.committedInstType_0::MemWrite 6960184.926598
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 105601114.049647
system.switch_cpus.commit.commitEligibleSamples 20421901.119523004
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 9050.344234999999
system.switch_cpus.commitStats0.numInsts 100028910.208984
system.switch_cpus.commitStats0.numOps 105601114.049647
system.switch_cpus.commitStats0.numInstsNotNOP 99999900.039264
system.switch_cpus.commitStats0.numOpsNotNOP 105572103.879927
system.switch_cpus.commitStats0.cpi 1.0653886179679999
system.switch_cpus.commitStats0.ipc 0.942888933673
system.switch_cpus.commitStats0.numMemRefs 26660874.905535996
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 74880796.218086
system.switch_cpus.commitStats0.numLoadInsts 19700689.978937995
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 6960184.926598
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 36463270.77099901
system.switch_cpus.commitStats0.committedInstType::No_OpClass 11.438268000000003
system.switch_cpus.commitStats0.committedInstType::IntAlu 49540064.125961
system.switch_cpus.commitStats0.committedInstType::IntMult 3199990.5342259994
system.switch_cpus.commitStats0.committedInstType::IntDiv 239.970058
system.switch_cpus.commitStats0.committedInstType::FloatAdd 1531.170364
system.switch_cpus.commitStats0.committedInstType::FloatCmp 3.005742
system.switch_cpus.commitStats0.committedInstType::FloatCvt 1526.084609
system.switch_cpus.commitStats0.committedInstType::FloatMult 11.686373999999999
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 24.164346
system.switch_cpus.commitStats0.committedInstType::FloatDiv 2.943347
system.switch_cpus.commitStats0.committedInstType::FloatMisc 437183.80001899996
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.092318
system.switch_cpus.commitStats0.committedInstType::SimdAdd 10272202.158356002
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 3235362.367898
system.switch_cpus.commitStats0.committedInstType::SimdAlu 5485197.595856
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1744976.4031059998
system.switch_cpus.commitStats0.committedInstType::SimdCvt 2061.086261
system.switch_cpus.commitStats0.committedInstType::SimdMisc 1676256.697641
system.switch_cpus.commitStats0.committedInstType::SimdMult 811755.141053
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 785363.2052849999
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 1745067.0353980002
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 755.6111450000001
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.36248
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 652.4639999999999
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 19700689.978937995
system.switch_cpus.commitStats0.committedInstType::MemWrite 6960184.926598
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 105601114.049647
system.switch_cpus.commitStats0.committedControl::IsControl 7939977.750256999
system.switch_cpus.commitStats0.committedControl::IsDirectControl 7128000.9547460005
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 811976.7955110001
system.switch_cpus.commitStats0.committedControl::IsCondControl 6059094.577217001
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1880883.1730400003
system.switch_cpus.commitStats0.committedControl::IsCall 456901.04855600005
system.switch_cpus.commitStats0.committedControl::IsReturn 456901.08867
system.switch_cpus.decode.idleCycles 43283378.874317
system.switch_cpus.decode.blockedCycles 7631042.871148001
system.switch_cpus.decode.runCycles 50920066.51027401
system.switch_cpus.decode.unblockCycles 965277.0585639998
system.switch_cpus.decode.squashCycles 290686.576868
system.switch_cpus.decode.branchResolved 3994736.093193999
system.switch_cpus.decode.branchMispred 15517.928689
system.switch_cpus.decode.decodedInsts 108021079.22520599
system.switch_cpus.decode.squashedInsts 13768.695329
system.switch_cpus.executeStats0.numInsts 107130910.97164099
system.switch_cpus.executeStats0.numNop 29055.599418000005
system.switch_cpus.executeStats0.numBranches 8035254.564811001
system.switch_cpus.executeStats0.numLoadInsts 20677486.724937
system.switch_cpus.executeStats0.numStoreInsts 7001866.387613
system.switch_cpus.executeStats0.instRate 1.00908925562
system.switch_cpus.executeStats0.numCCRegReads 19899859.549758002
system.switch_cpus.executeStats0.numCCRegWrites 19603970.762861002
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 107954096.57015301
system.switch_cpus.executeStats0.numIntRegWrites 52575563.073649004
system.switch_cpus.executeStats0.numMemRefs 27679353.112549998
system.switch_cpus.executeStats0.numMiscRegReads 77584164.24196999
system.switch_cpus.executeStats0.numMiscRegWrites 6567.576753999999
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 130558.248499
system.switch_cpus.executeStats0.numVecPredRegWrites 43556.492383
system.switch_cpus.executeStats0.numVecRegReads 56095304.26346799
system.switch_cpus.executeStats0.numVecRegWrites 34781843.660317
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 4776551.019113001
system.switch_cpus.fetch.cycles 58296203.679909
system.switch_cpus.fetch.squashCycles 611945.778766
system.switch_cpus.fetch.miscStallCycles 8.775446
system.switch_cpus.fetch.pendingTrapStallCycles 55.04976800000001
system.switch_cpus.fetch.cacheLines 29266702.782785
system.switch_cpus.fetch.icacheSquashes 146601.152304
system.switch_cpus.fetch.nisnDist::samples 103090451.89117101
system.switch_cpus.fetch.nisnDist::mean 1.05641437048
system.switch_cpus.fetch.nisnDist::stdev 1.2338847270789999
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 50236500.88395201
system.switch_cpus.fetch.nisnDist::1 22999581.861487992
system.switch_cpus.fetch.nisnDist::2 4036779.7318820003
system.switch_cpus.fetch.nisnDist::3 25817589.413849
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.999997000000001
system.switch_cpus.fetch.nisnDist::total 103090451.89117101
system.switch_cpus.fetchStats0.numInsts 102788291.041554
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.969184711437
system.switch_cpus.fetchStats0.numBranches 8333554.28609
system.switch_cpus.fetchStats0.branchRate 0.07897974461300002
system.switch_cpus.fetchStats0.icacheStallCycles 44488247.756593
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 290686.576868
system.switch_cpus.iew.blockCycles 1111169.1473539998
system.switch_cpus.iew.unblockCycles 884499.1344970001
system.switch_cpus.iew.dispatchedInsts 107047548.514831
system.switch_cpus.iew.dispSquashedInsts 143497.97108999998
system.switch_cpus.iew.dispLoadInsts 20127907.583209
system.switch_cpus.iew.dispStoreInsts 7038710.559347
system.switch_cpus.iew.dispNonSpecInsts 4.352519
system.switch_cpus.iew.iqFullEvents 4388.481883
system.switch_cpus.iew.lsqFullEvents 862682.608565
system.switch_cpus.iew.predictedTakenIncorrect 90188.14613099999
system.switch_cpus.iew.predictedNotTakenIncorrect 200009.378467
system.switch_cpus.iew.branchMispredicts 290197.52459799993
system.switch_cpus.iew.instsToCommit 106322311.643502
system.switch_cpus.iew.writebackCount 106279997.89512299
system.switch_cpus.iew.producerInst 38182750.17953901
system.switch_cpus.iew.consumerInst 53583803.24789699
system.switch_cpus.iew.wbRate 1.001186612183
system.switch_cpus.iew.wbFanout 0.7138844584070001
system.switch_cpus.lsq0.forwLoads 42560.418483
system.switch_cpus.lsq0.squashedLoads 427219.83091699996
system.switch_cpus.lsq0.ignoredResponses 1693.8056199999999
system.switch_cpus.lsq0.memOrderViolation 9157.697009
system.switch_cpus.lsq0.squashedStores 78526.29637
system.switch_cpus.lsq0.rescheduledLoads 23739.865818
system.switch_cpus.lsq0.blockedByCache 98703.688515
system.switch_cpus.lsq0.loadToUse::samples 19692409.124563996
system.switch_cpus.lsq0.loadToUse::mean 5.594665750356
system.switch_cpus.lsq0.loadToUse::stdev 21.408677866205007
system.switch_cpus.lsq0.loadToUse::0-9 18904015.536885
system.switch_cpus.lsq0.loadToUse::10-19 87565.56306899998
system.switch_cpus.lsq0.loadToUse::20-29 484214.1761149999
system.switch_cpus.lsq0.loadToUse::30-39 55518.418999999994
system.switch_cpus.lsq0.loadToUse::40-49 12570.340106999998
system.switch_cpus.lsq0.loadToUse::50-59 5704.40583
system.switch_cpus.lsq0.loadToUse::60-69 3522.719525
system.switch_cpus.lsq0.loadToUse::70-79 2449.713357
system.switch_cpus.lsq0.loadToUse::80-89 1775.298385
system.switch_cpus.lsq0.loadToUse::90-99 2129.616407
system.switch_cpus.lsq0.loadToUse::100-109 2292.5354889999994
system.switch_cpus.lsq0.loadToUse::110-119 4091.22957
system.switch_cpus.lsq0.loadToUse::120-129 12748.170810000003
system.switch_cpus.lsq0.loadToUse::130-139 8651.329274000002
system.switch_cpus.lsq0.loadToUse::140-149 27935.117061
system.switch_cpus.lsq0.loadToUse::150-159 5245.265705999999
system.switch_cpus.lsq0.loadToUse::160-169 5483.352925999999
system.switch_cpus.lsq0.loadToUse::170-179 12375.494883999998
system.switch_cpus.lsq0.loadToUse::180-189 5033.699108
system.switch_cpus.lsq0.loadToUse::190-199 3601.016051
system.switch_cpus.lsq0.loadToUse::200-209 4301.10267
system.switch_cpus.lsq0.loadToUse::210-219 1816.4696439999996
system.switch_cpus.lsq0.loadToUse::220-229 1202.148805
system.switch_cpus.lsq0.loadToUse::230-239 916.509317
system.switch_cpus.lsq0.loadToUse::240-249 738.31756
system.switch_cpus.lsq0.loadToUse::250-259 931.209589
system.switch_cpus.lsq0.loadToUse::260-269 1020.0291570000002
system.switch_cpus.lsq0.loadToUse::270-279 1259.4306189999998
system.switch_cpus.lsq0.loadToUse::280-289 1507.6998060000003
system.switch_cpus.lsq0.loadToUse::290-299 1658.3045260000004
system.switch_cpus.lsq0.loadToUse::overflows 30134.913073999996
system.switch_cpus.lsq0.loadToUse::min_value 0.9999990000000003
system.switch_cpus.lsq0.loadToUse::max_value 1622.3272290000002
system.switch_cpus.lsq0.loadToUse::total 19692409.124563996
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53285458553.8095
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53285458553.8095
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53285458553.8095
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53285458553.8095
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 53285458553.8095
system.switch_cpus.rename.squashCycles 290686.576868
system.switch_cpus.rename.idleCycles 43597943.909067005
system.switch_cpus.rename.blockCycles 4043349.1137290006
system.switch_cpus.rename.serializeStallCycles 30162.617004999996
system.switch_cpus.rename.runCycles 51347802.515099004
system.switch_cpus.rename.unblockCycles 3780507.1594030005
system.switch_cpus.rename.renamedInsts 107663657.44881096
system.switch_cpus.rename.ROBFullEvents 89447.817173
system.switch_cpus.rename.IQFullEvents 921789.878165
system.switch_cpus.rename.LQFullEvents 459430.61547699996
system.switch_cpus.rename.SQFullEvents 2090515.1329179998
system.switch_cpus.rename.fullRegistersEvents 64331.47025600001
system.switch_cpus.rename.renamedOperands 114286454.29422699
system.switch_cpus.rename.lookups 263672249.68042502
system.switch_cpus.rename.intLookups 108483249.65331504
system.switch_cpus.rename.vecLookups 56148090.19675599
system.switch_cpus.rename.vecPredLookups 87526.51885400001
system.switch_cpus.rename.committedMaps 111961013.23078398
system.switch_cpus.rename.undoneMaps 2325444.159745
system.switch_cpus.rename.serializing 176.97071499999998
system.switch_cpus.rename.tempSerializing 2.5180469999999997
system.switch_cpus.rename.skidInsts 1711065.2581240002
system.switch_cpus.rob.reads 189122626.937123
system.switch_cpus.rob.writes 214690156.953418
system.switch_cpus.rob.squashedLoads 433983.0035229999
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 79499.20715499998
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999900.039264
system.switch_cpus.thread_0.numOps 105572103.879927
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1276015.929188
system.tol2bus.transDist::WritebackDirty 214910.31047600004
system.tol2bus.transDist::WritebackClean 805371.7785529998
system.tol2bus.transDist::CleanEvict 439218.556366
system.tol2bus.transDist::ReadExReq 123141.67045299998
system.tol2bus.transDist::ReadExResp 123141.72244699996
system.tol2bus.transDist::ReadCleanReq 805372.4844109998
system.tol2bus.transDist::ReadSharedReq 470643.573173
system.tol2bus.transDist::InvalidateReq 57.23866600000001
system.tol2bus.transDist::InvalidateResp 57.23866600000001
system.tol2bus.pktCount::total 4197643.99115
system.tol2bus.pktSize::total 153596972.37363198
system.tol2bus.snoops 60286.511248999996
system.tol2bus.snoopTraffic 1247171.028864
system.tol2bus.snoopFanout::samples 1459501.39476
system.tol2bus.snoopFanout::mean 0.000128707126
system.tol2bus.snoopFanout::stdev 0.008023148153
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1459279.88939
system.tol2bus.snoopFanout::1 221.50537
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9999990000000003
system.tol2bus.snoopFanout::total 1459501.39476
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 53285458553.8095
system.tol2bus.reqLayer0.occupancy 2400009716.9154997
system.tol2bus.reqLayer0.utilization 0.03448640000000001
system.tol2bus.respLayer0.occupancy 1209380857.5835607
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 890802886.551279
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2798429.1840409995
system.tol2bus.snoop_filter.hitSingleRequests 1399214.217338
system.tol2bus.snoop_filter.hitMultiRequests 0.24957600000000002
system.tol2bus.snoop_filter.totSnoops 221.25579399999998
system.tol2bus.snoop_filter.hitSingleSnoops 221.25579399999998
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999990000000003
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.tags.ageTaskId_1024::0 15.034815
system.l2.tags.ageTaskId_1024::4 21818.063552999996
system.mem_ctrls.rdPerTurnAround::samples 1185.700994
system.mem_ctrls.rdPerTurnAround::mean 181.90062645976403
system.mem_ctrls.rdPerTurnAround::gmean 75.583048216848
system.mem_ctrls.rdPerTurnAround::stdev 1118.137934440749
system.mem_ctrls.rdPerTurnAround::0-1023 1178.8321560000002
system.mem_ctrls.rdPerTurnAround::1024-2047 1.4849309999999998
system.mem_ctrls.rdPerTurnAround::23552-24575 0.148345
system.mem_ctrls.rdPerTurnAround::total 1185.700994
system.mem_ctrls.wrPerTurnAround::samples 1185.700994
system.mem_ctrls.wrPerTurnAround::mean 16.519676911473997
system.mem_ctrls.wrPerTurnAround::gmean 16.491136730815
system.mem_ctrls.wrPerTurnAround::stdev 1.0003631044749999
system.mem_ctrls.wrPerTurnAround::16 977.1157439999998
system.mem_ctrls.wrPerTurnAround::17 7.706289
system.mem_ctrls.wrPerTurnAround::18 136.06397099999998
system.mem_ctrls.wrPerTurnAround::19 46.605719
system.mem_ctrls.wrPerTurnAround::20 15.725399
system.mem_ctrls.wrPerTurnAround::21 2.483872
system.mem_ctrls.wrPerTurnAround::total 1185.700994
system.mem_ctrls.requestorWriteBytes::writebacks 1245836.0478720001
system.mem_ctrls.requestorWriteRate::writebacks 22301987.04015153
system.mem_ctrls.requestorWriteTotalLat::writebacks 1085515115540.7281
system.switch_cpus.nonSpecInstsAdded 5.552429
system.switch_cpus.squashedNonSpecRemoved 2.357602
system.switch_cpus.commit.commitNonSpecStalls 3.1948269999999996
system.switch_cpus.fetch.icacheWaitRetryStallCycles 1.9006820000000002
system.mem_ctrls.rdPerTurnAround::19456-20479 0.034592
system.l2.ReadExReq.misses::cpu.data 0.329371
system.l2.ReadExReq.accesses::cpu.data 0.329371
system.l2.ReadExReq.missRate::cpu.data 0.252546
system.mem_ctrls.rdPerTurnAround::24576-25599 0.346137
system.mem_ctrls.rdPerTurnAround::25600-26623 0.22623100000000002
system.mem_ctrls.rdPerTurnAround::8-11 0.139005
system.mem_ctrls.rdPerTurnAround::12-15 0.27801
system.mem_ctrls.rdPerTurnAround::16-19 1.445652
system.mem_ctrls.rdPerTurnAround::20-23 3.6697319999999998
system.mem_ctrls.rdPerTurnAround::24-27 5.115384
system.mem_ctrls.rdPerTurnAround::28-31 6.338628
system.mem_ctrls.rdPerTurnAround::32-35 7.3394639999999995
system.mem_ctrls.rdPerTurnAround::36-39 5.28219
system.mem_ctrls.rdPerTurnAround::40-43 4.281354
system.mem_ctrls.rdPerTurnAround::44-47 2.7801
system.mem_ctrls.rdPerTurnAround::48-51 2.50209
system.mem_ctrls.rdPerTurnAround::52-55 1.473453
system.mem_ctrls.rdPerTurnAround::56-59 1.084239
system.mem_ctrls.rdPerTurnAround::60-63 1.000836
system.mem_ctrls.rdPerTurnAround::64-67 0.472617
system.mem_ctrls.rdPerTurnAround::68-71 0.250209
system.mem_ctrls.rdPerTurnAround::72-75 0.250209
system.mem_ctrls.rdPerTurnAround::76-79 0.194607
system.mem_ctrls.rdPerTurnAround::80-83 0.055602
system.mem_ctrls.rdPerTurnAround::84-87 0.027801
system.mem_ctrls.rdPerTurnAround::88-91 0.055602
system.mem_ctrls.rdPerTurnAround::100-103 0.027801
system.mem_ctrls.rdPerTurnAround::20480-21503 0.158107
system.mem_ctrls.rdPerTurnAround::2048-3071 0.116087
system.l2.UpgradeReq.hits::switch_cpus.data 0.150255
system.l2.UpgradeReq.hits::total 0.150255
system.l2.UpgradeReq.accesses::switch_cpus.data 0.150255
system.l2.UpgradeReq.accesses::total 0.150255
system.mem_ctrls.rdPerTurnAround::28672-29695 0.076825
system.tol2bus.transDist::UpgradeReq 0.150255
system.tol2bus.transDist::UpgradeResp 0.150255
system.mem_ctrls.rdPerTurnAround::16-31 19.283075
system.mem_ctrls.rdPerTurnAround::32-47 34.724900000000005
system.mem_ctrls.rdPerTurnAround::48-63 8.681225000000001
system.mem_ctrls.rdPerTurnAround::64-79 2.7657000000000003
system.mem_ctrls.rdPerTurnAround::80-95 2.074275
system.mem_ctrls.rdPerTurnAround::96-111 2.227925
system.mem_ctrls.rdPerTurnAround::112-127 1.69015
system.mem_ctrls.rdPerTurnAround::128-143 1.6133250000000001
system.mem_ctrls.rdPerTurnAround::144-159 0.9219
system.mem_ctrls.rdPerTurnAround::160-175 1.1523750000000001
system.mem_ctrls.rdPerTurnAround::176-191 0.9219
system.mem_ctrls.rdPerTurnAround::192-207 0.15365
system.mem_ctrls.rdPerTurnAround::208-223 0.38412500000000005
system.mem_ctrls.rdPerTurnAround::224-239 0.6146
system.mem_ctrls.rdPerTurnAround::240-255 0.15365
system.mem_ctrls.rdPerTurnAround::288-303 0.076825
system.mem_ctrls.rdPerTurnAround::16384-17407 0.009762
CPI 1.0657102367139064

Per-Address PND Load Violations:
