<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p532" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_532{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_532{left:96px;bottom:68px;letter-spacing:0.1px;}
#t3_532{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_532{left:69px;bottom:1084px;}
#t5_532{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_532{left:69px;bottom:1061px;}
#t7_532{left:95px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t8_532{left:69px;bottom:1043px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t9_532{left:69px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_532{left:69px;bottom:1005px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_532{left:69px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_532{left:69px;bottom:972px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#td_532{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#te_532{left:69px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_532{left:69px;bottom:921px;letter-spacing:-0.13px;word-spacing:-0.31px;}
#tg_532{left:69px;bottom:650px;letter-spacing:-0.08px;}
#th_532{left:155px;bottom:650px;letter-spacing:-0.12px;}
#ti_532{left:69px;bottom:629px;letter-spacing:-0.13px;word-spacing:-1px;}
#tj_532{left:69px;bottom:612px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_532{left:69px;bottom:586px;}
#tl_532{left:95px;bottom:589px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tm_532{left:69px;bottom:563px;}
#tn_532{left:95px;bottom:566px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_532{left:95px;bottom:550px;letter-spacing:-0.14px;}
#tp_532{left:69px;bottom:523px;}
#tq_532{left:95px;bottom:527px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_532{left:69px;bottom:505px;letter-spacing:-0.13px;word-spacing:-0.9px;}
#ts_532{left:69px;bottom:488px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tt_532{left:69px;bottom:438px;letter-spacing:-0.08px;}
#tu_532{left:154px;bottom:438px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#tv_532{left:69px;bottom:417px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_532{left:69px;bottom:401px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_532{left:69px;bottom:384px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_532{left:69px;bottom:362px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tz_532{left:69px;bottom:346px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t10_532{left:69px;bottom:324px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#t11_532{left:69px;bottom:307px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t12_532{left:69px;bottom:291px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t13_532{left:69px;bottom:264px;}
#t14_532{left:95px;bottom:268px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t15_532{left:95px;bottom:251px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_532{left:69px;bottom:225px;}
#t17_532{left:95px;bottom:228px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_532{left:69px;bottom:202px;}
#t19_532{left:95px;bottom:205px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_532{left:69px;bottom:179px;}
#t1b_532{left:95px;bottom:182px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1c_532{left:95px;bottom:165px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_532{left:69px;bottom:139px;}
#t1e_532{left:95px;bottom:142px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1f_532{left:315px;bottom:698px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1g_532{left:398px;bottom:698px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1h_532{left:262px;bottom:848px;letter-spacing:0.11px;}
#t1i_532{left:660px;bottom:808px;letter-spacing:0.1px;word-spacing:-0.37px;}
#t1j_532{left:660px;bottom:792px;letter-spacing:0.09px;word-spacing:-0.35px;}
#t1k_532{left:660px;bottom:775px;letter-spacing:0.12px;word-spacing:-0.39px;}
#t1l_532{left:563px;bottom:808px;letter-spacing:0.09px;}
#t1m_532{left:563px;bottom:791px;letter-spacing:0.09px;word-spacing:-0.36px;}
#t1n_532{left:563px;bottom:774px;letter-spacing:0.08px;word-spacing:-0.29px;}
#t1o_532{left:480px;bottom:808px;letter-spacing:0.11px;word-spacing:-0.38px;}
#t1p_532{left:480px;bottom:791px;letter-spacing:0.07px;word-spacing:-0.26px;}
#t1q_532{left:399px;bottom:806px;letter-spacing:0.1px;word-spacing:-0.27px;}
#t1r_532{left:399px;bottom:789px;letter-spacing:0.09px;word-spacing:-0.37px;}
#t1s_532{left:324px;bottom:809px;letter-spacing:0.08px;word-spacing:-0.32px;}
#t1t_532{left:324px;bottom:793px;letter-spacing:0.09px;}
#t1u_532{left:324px;bottom:776px;letter-spacing:0.11px;}
#t1v_532{left:249px;bottom:808px;letter-spacing:0.08px;}
#t1w_532{left:181px;bottom:807px;letter-spacing:0.09px;word-spacing:-0.32px;}
#t1x_532{left:181px;bottom:790px;letter-spacing:0.08px;word-spacing:-0.37px;}
#t1y_532{left:181px;bottom:773px;letter-spacing:0.09px;word-spacing:-0.26px;}
#t1z_532{left:181px;bottom:756px;letter-spacing:0.08px;}
#t20_532{left:188px;bottom:848px;letter-spacing:0.11px;}
#t21_532{left:257px;bottom:836px;letter-spacing:0.09px;}
#t22_532{left:328px;bottom:841px;letter-spacing:0.12px;}
#t23_532{left:411px;bottom:841px;letter-spacing:0.12px;}
#t24_532{left:498px;bottom:843px;letter-spacing:0.11px;}
#t25_532{left:559px;bottom:843px;letter-spacing:0.1px;}
#t26_532{left:672px;bottom:842px;letter-spacing:0.1px;}
#t27_532{left:188px;bottom:834px;letter-spacing:0.1px;}

.s1_532{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_532{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_532{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_532{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_532{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_532{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts532" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg532Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg532" style="-webkit-user-select: none;"><object width="935" height="1210" data="532/532.svg" type="image/svg+xml" id="pdf532" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_532" class="t s1_532">2-8 </span><span id="t2_532" class="t s1_532">Vol. 2A </span>
<span id="t3_532" class="t s2_532">INSTRUCTION FORMAT </span>
<span id="t4_532" class="t s3_532">• </span><span id="t5_532" class="t s4_532">Specify 64-bit operand size. </span>
<span id="t6_532" class="t s3_532">• </span><span id="t7_532" class="t s4_532">Specify extended control registers. </span>
<span id="t8_532" class="t s4_532">Not all instructions require a REX prefix in 64-bit mode. A prefix is necessary only if an instruction references one </span>
<span id="t9_532" class="t s4_532">of the extended registers or uses a 64-bit operand. If a REX prefix is used when it has no meaning, it is ignored. </span>
<span id="ta_532" class="t s4_532">Only one REX prefix is allowed per instruction. If used, the REX prefix byte must immediately precede the opcode </span>
<span id="tb_532" class="t s4_532">byte or the escape opcode byte (0FH). When a REX prefix is used in conjunction with an instruction containing a </span>
<span id="tc_532" class="t s4_532">mandatory prefix, the mandatory prefix must come before the REX so the REX prefix can be immediately preceding </span>
<span id="td_532" class="t s4_532">the opcode or the escape byte. For example, CVTDQ2PD with a REX prefix should have REX placed between F3 and </span>
<span id="te_532" class="t s4_532">0F E6. Other placements are ignored. The instruction-size limit of 15 bytes still applies to instructions with a REX </span>
<span id="tf_532" class="t s4_532">prefix. See Figure 2-3. </span>
<span id="tg_532" class="t s5_532">2.2.1.1 </span><span id="th_532" class="t s5_532">Encoding </span>
<span id="ti_532" class="t s4_532">Intel 64 and IA-32 instruction formats specify up to three registers by using 3-bit fields in the encoding, depending </span>
<span id="tj_532" class="t s4_532">on the format: </span>
<span id="tk_532" class="t s3_532">• </span><span id="tl_532" class="t s4_532">ModR/M: the reg and r/m fields of the ModR/M byte. </span>
<span id="tm_532" class="t s3_532">• </span><span id="tn_532" class="t s4_532">ModR/M with SIB: the reg field of the ModR/M byte, the base and index fields of the SIB (scale, index, base) </span>
<span id="to_532" class="t s4_532">byte. </span>
<span id="tp_532" class="t s3_532">• </span><span id="tq_532" class="t s4_532">Instructions without ModR/M: the reg field of the opcode. </span>
<span id="tr_532" class="t s4_532">In 64-bit mode, these formats do not change. Bits needed to define fields in the 64-bit context are provided by the </span>
<span id="ts_532" class="t s4_532">addition of REX prefixes. </span>
<span id="tt_532" class="t s5_532">2.2.1.2 </span><span id="tu_532" class="t s5_532">More on REX Prefix Fields </span>
<span id="tv_532" class="t s4_532">REX prefixes are a set of 16 opcodes that span one row of the opcode map and occupy entries 40H to 4FH. These </span>
<span id="tw_532" class="t s4_532">opcodes represent valid instructions (INC or DEC) in IA-32 operating modes and in compatibility mode. In 64-bit </span>
<span id="tx_532" class="t s4_532">mode, the same opcodes represent the instruction prefix REX and are not treated as individual instructions. </span>
<span id="ty_532" class="t s4_532">The single-byte-opcode forms of the INC/DEC instructions are not available in 64-bit mode. INC/DEC functionality </span>
<span id="tz_532" class="t s4_532">is still available using ModR/M forms of the same instructions (opcodes FF/0 and FF/1). </span>
<span id="t10_532" class="t s4_532">See Table 2-4 for a summary of the REX prefix format. Figure 2-4 though Figure 2-7 show examples of REX prefix </span>
<span id="t11_532" class="t s4_532">fields in use. Some combinations of REX prefix fields are invalid. In such cases, the prefix is ignored. Some addi- </span>
<span id="t12_532" class="t s4_532">tional information follows: </span>
<span id="t13_532" class="t s3_532">• </span><span id="t14_532" class="t s4_532">Setting REX.W can be used to determine the operand size but does not solely determine operand width. Like </span>
<span id="t15_532" class="t s4_532">the 66H size prefix, 64-bit operand size override has no effect on byte-specific operations. </span>
<span id="t16_532" class="t s3_532">• </span><span id="t17_532" class="t s4_532">For non-byte operations: if a 66H prefix is used with prefix (REX.W = 1), 66H is ignored. </span>
<span id="t18_532" class="t s3_532">• </span><span id="t19_532" class="t s4_532">If a 66H override is used with REX and REX.W = 0, the operand size is 16 bits. </span>
<span id="t1a_532" class="t s3_532">• </span><span id="t1b_532" class="t s4_532">REX.R modifies the ModR/M reg field when that field encodes a GPR, SSE, control or debug register. REX.R is </span>
<span id="t1c_532" class="t s4_532">ignored when ModR/M specifies other registers or defines an extended opcode. </span>
<span id="t1d_532" class="t s3_532">• </span><span id="t1e_532" class="t s4_532">REX.X bit modifies the SIB index field. </span>
<span id="t1f_532" class="t s6_532">Figure 2-3. </span><span id="t1g_532" class="t s6_532">Prefix Ordering in 64-bit Mode </span>
<span id="t1h_532" class="t s1_532">REX </span>
<span id="t1i_532" class="t s1_532">Immediate data </span>
<span id="t1j_532" class="t s1_532">of 1, 2, or 4 </span>
<span id="t1k_532" class="t s1_532">bytes or none </span>
<span id="t1l_532" class="t s1_532">Address </span>
<span id="t1m_532" class="t s1_532">displacement of </span>
<span id="t1n_532" class="t s1_532">1, 2, or 4 bytes </span>
<span id="t1o_532" class="t s1_532">1 byte </span>
<span id="t1p_532" class="t s1_532">(if required) </span>
<span id="t1q_532" class="t s1_532">1 byte </span>
<span id="t1r_532" class="t s1_532">(if required) </span>
<span id="t1s_532" class="t s1_532">1-, 2-, or </span>
<span id="t1t_532" class="t s1_532">3-byte </span>
<span id="t1u_532" class="t s1_532">opcode </span>
<span id="t1v_532" class="t s1_532">(optional) </span><span id="t1w_532" class="t s1_532">Grp 1, Grp </span>
<span id="t1x_532" class="t s1_532">2, Grp 3, </span>
<span id="t1y_532" class="t s1_532">Grp 4 </span>
<span id="t1z_532" class="t s1_532">(optional) </span>
<span id="t20_532" class="t s1_532">Legacy </span>
<span id="t21_532" class="t s1_532">Prefix </span>
<span id="t22_532" class="t s1_532">Opcode </span><span id="t23_532" class="t s1_532">ModR/M </span>
<span id="t24_532" class="t s1_532">SIB </span><span id="t25_532" class="t s1_532">Displacement </span><span id="t26_532" class="t s1_532">Immediate </span>
<span id="t27_532" class="t s1_532">Prefixes </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
