0.6
2019.1
May 24 2019
15:06:07
C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim/sim_FIFO_time_synth.v,1681301774,verilog,,C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v,,FIFO;LCU;SDU;edge_taker;edge_taker_0;glbl;register_file_8x4,,,,,,,,
C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v,1681299049,verilog,,,,sim_FIFO,,,,,,,,
