// Seed: 836094056
module module_0 ();
  reg id_1, id_2;
  assign id_2 = 1;
  assign id_1 = 1 - id_2;
  assign id_1 = id_2;
  wire id_3;
  initial if (1) id_1 = -1'b0 == -1;
  logic id_4;
  ;
  logic id_5 = id_3;
  assign id_1 = id_4;
  always_comb disable id_6;
endmodule
module module_1 (
    output wor   id_0,
    inout  logic id_1,
    output wand  id_2,
    output uwire id_3,
    output wand  id_4
);
  wire id_6, id_7, id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  always begin : LABEL_0
    id_1 <= id_7;
  end
endmodule
