/***********************************************************************
* b5500emulator
************************************************************************
* Copyright (c)	2016, Reinhard Meyer, DL5UY
* Licensed under the MIT License,
*	see LICENSE
* based	on (C) work by Nigel Williams and Paul Kimpel
* see: https://github.com/pkimpel/retro-b5500
************************************************************************
* memory related functions
************************************************************************
* 2016-02-1921	R.Meyer
*   Converted Paul's work from Javascript to C
* 2017-07-17  R.Meyer
*   changed "this" to "cpu" to avoid errors when using g++
***********************************************************************/

#include <stdio.h>
#include "b5500_common.h"

/*
 * Called by a requestor module	passing	accessor object	"acc" to fetch a
 * word	from memory.
 */
void fetch(ACCESSOR *acc)
{
	// For now, we assume memory parity can	never happen
	if (acc->MAIL) {
		acc->MPED = false;	// no memory parity error
		acc->MAED = true;	// memory address error
		// no .word value is returned in cpu case
	} else {
		acc->MPED = false;	// no parity error
		acc->MAED = false;	// no address error
		acc->word = MAIN[acc->addr & MASKMEM];
	}
	if (dotrcmem)
		printf(" addr=%05o word=%016llo	MPED=%u	MAED=%u\n",
			acc->addr, acc->word, acc->MPED, acc->MAED);
}

/*
 * Called by requestor module passing accessor object "acc" to store a
 * word	into memory.
 */
void store(ACCESSOR *acc)
{
	// For now, we assume memory parity can	never happen
	if (acc->MAIL) {
		acc->MPED = false;	// no memory parity error
		acc->MAED = true;	// memory address error
		// no .word value is returned in cpu case
	} else {
		acc->MPED = false;	// no parity error
		acc->MAED = false;	// no address error
		MAIN[acc->addr & MASKMEM] = acc->word;
	}
	if (dotrcmem)
		printf(" addr=%05o word=%016llo	MPED=%u	MAED=%u\n",
			acc->addr, acc->word, acc->MPED, acc->MAED);
}

/*
 * Common error	handling routine for all memory	acccesses
 */
void accessError(CPU *cpu)
{
	if (cpu->acc.MAED) {
		// set I02F: memory address/inhibit error
		cpu->r.I |= 0x02;
		signalInterrupt(cpu);
	} else if (cpu->acc.MPED) {
		// set I01F: memory parity error
		cpu->r.I |= 0x01;
		signalInterrupt(cpu);
		if (cpu->isP1 && !cpu->r.NCSF) {
			// P1 memory parity in Control State stops the proc
			stop(cpu);
		}
	}
}

/*
 * Computes an absolute	memory address from the	relative "offset" parameter
 * and leaves it in the	M register. See	Table 6-1 in the B5500 Reference
 * Manual. "cEnable" determines	whether	C-relative addressing is permitted.
 * This	offset must be in (0..1023)
 */
void computeRelativeAddr(CPU *cpu, unsigned offset, BIT	cEnabled)
{
	if (dotrcmem)
		printf("RelAddr(%04o,%u) -> ",
			offset,	cEnabled);
	cpu->cycleCount	+= 2; // approximate the timing
	if (cpu->r.SALF) {
		// subroutine level - check upper 3 bits of the	10 bit offset
		switch ((offset	>> 7) &	7) {
		case 0:
		case 1:
		case 2:
		case 3:
			// pattern 0xx xxxxxxx - R+ relative
			// reach 0..511
			offset &= 0x1ff;
			cpu->r.M = (cpu->r.R<<6) + offset;
			if (dotrcmem)
				printf("R+%o ->	M=%05o\n", offset, cpu->r.M);
			break;
		case 4:
		case 5:
			// pattern 10x xxxxxxx - F+ or (R+7)+ relative
			// reach 0..255
			offset &= 0xff;
			if (cpu->r.MSFF) {
				// during function parameter loading its (R+7)+
				cpu->r.M = (cpu->r.R<<6) + RR_MSCW;
				loadMviaM(cpu);	// M = [M].[18:15]
				cpu->r.M += offset;
				if (dotrcmem)
					printf("(R+7)+%o -> M=%05o\n", offset, cpu->r.M);
			} else {
				// inside function its F+
				cpu->r.M = cpu->r.F + (offset &	0xff);
				if (dotrcmem)
					printf("F+%o ->	M=%05o\n", offset, cpu->r.M);
			}
			break;
		case 6:
			// pattern 110 xxxxxxx - C+ relative on	read, R+ on write
			// reach 0..127
			offset &= 0x7f;
			if (cEnabled) {
				// adjust C for	fetch offset from
				// syllable the	instruction was	in
				cpu->r.M = (cpu->r.L ? cpu->r.C	: cpu->r.C-1)
					+ offset;
				if (dotrcmem)
					printf("C+%o ->	M=%05o\n", offset, cpu->r.M);
			} else {
				cpu->r.M = (cpu->r.R<<6) + offset;
				if (dotrcmem)
					printf("R+%o ->	M=%05o\n", offset, cpu->r.M);
			}
			break;
		case 7:
			// pattern 111 xxxxxxx - F- or (R+7)- relative
			// reach 0..127	(negative direction)
			offset &= 0x7f;
			if (cpu->r.MSFF) {
				cpu->r.M = (cpu->r.R<<6) + RR_MSCW;
				loadMviaM(cpu);	// M = [M].[18:15]
				cpu->r.M -= offset;
				if (dotrcmem)
					printf("(R+7)-%o -> M=%05o\n", offset, cpu->r.M);
			} else {
				cpu->r.M = cpu->r.F - offset;
				if (dotrcmem)
					printf("F-%o ->	M=%05o\n", offset, cpu->r.M);
			}
			break;
		} // switch
	} else {
		// program level - all 10 bits are offset
		offset &= 0x3ff;
		cpu->r.M = (cpu->r.R<<6) + offset;
		if (dotrcmem)
			printf("R+%o,M=%05o\n",	offset,	cpu->r.M);
	}

	// Reset variant-mode R-relative addressing, if	it was enabled
	if (cpu->r.VARF) {
		if (dotrcmem)
			printf("Resetting VARF\n");
		cpu->r.SALF = true;
		cpu->r.VARF = false;
	}
}

/*
 * Indexes a descriptor	and, if	successful leaves the indexed value in
 * the A register. Returns 1 if	an interrupt is	set and	the syllable is
 * to be exited
 */
BIT indexDescriptor(CPU	*cpu)
{
	WORD48	aw;	// local copy of A reg
	BIT		interrupted = false;	// fatal error,	interrupt set
	NUM		I;	// index

	adjustABFull(cpu);
	aw = cpu->r.A;
	num_extract(&cpu->r.B, &I);

	// Normalize the index,	if necessary
	if (I.e	< 0) {
		// index exponent is negative
		cpu->cycleCount	+= num_right_shift_exp(&I, 0);
		// round up the	index
		num_round(&I);
	} else if (I.e > 0) {
		// index exponent is positive
		cpu->cycleCount	+= num_left_shift_exp(&I, 0);
		if (I.e	!= 0) {
			// oops... integer overflow normalizing	the index
			interrupted = true;
			if (cpu->r.NCSF) {
				// set I07/8: integer overflow
				cpu->r.I = (cpu->r.I & IRQ_MASKL) | IRQ_INTO;
				signalInterrupt(cpu);
			}
		}
	}
	// look	only at	lowest 10 bits
	I.m &= 0x3ff;

	// Now we have an integerized index value in I
	if (!interrupted) {
		if (I.s	&& I.m)	{
			// Oops... index is negative
			interrupted = true;
			if (cpu->r.NCSF) {
				// set I05/8: invalid-index
				cpu->r.I = (cpu->r.I & IRQ_MASKL) | IRQ_INDEX;
				signalInterrupt(cpu);
			}
		} else if (I.m < ((aw &	MASK_DDWC) >> SHFT_DDWC)) {
			// We finally have a valid index
			I.m = (aw + I.m) & MASK_DDADDR;
			cpu->r.A = (aw & ~MASK_DDADDR) | I.m;
			cpu->r.BROF = false;
		} else {
			// Oops... index not less than size
			interrupted = true;
			if (cpu->r.NCSF) {
				// set I05/8: invalid-index
				cpu->r.I = (cpu->r.I & IRQ_MASKL) | IRQ_INDEX;
				signalInterrupt(cpu);
			}
		}
	}
	return interrupted;
}

/*
 * load	registers from memory
 */
void loadAviaS(CPU *cpu)
{
	if (dotrcmem)
		printf("A=[S]");
	cpu->r.E = 2;		// Just	to show	the world what's happening
	cpu->acc.addr =	cpu->r.S;
	cpu->acc.MAIL =	(cpu->r.S < AA_USERMEM)	&& cpu->r.NCSF;
	fetch(&cpu->acc);
	//cpu->cycleCount += B5500CentralControl.memReadCycles;
	if (cpu->acc.MAED || cpu->acc.MPED) {
		accessError(cpu);
	} else {
		cpu->r.A = cpu->acc.word;
		cpu->r.AROF = true;
	}
}

void loadBviaS(CPU *cpu)
{
	if (dotrcmem)
		printf("B=[S]");
	cpu->r.E = 3;		// Just	to show	the world what's happening
	cpu->acc.addr =	cpu->r.S;
	cpu->acc.MAIL =	(cpu->r.S < AA_USERMEM)	&& cpu->r.NCSF;
	fetch(&cpu->acc);
	//cpu->cycleCount += B5500CentralControl.memReadCycles;
	if (cpu->acc.MAED || cpu->acc.MPED) {
		accessError(cpu);
	} else {
		cpu->r.B = cpu->acc.word;
		cpu->r.BROF = true;
	}
}

void loadAviaM(CPU *cpu)
{
	if (dotrcmem)
		printf("A=[M]");
	cpu->r.E = 4;		// Just	to show	the world what's happening
	cpu->acc.addr =	cpu->r.M;
	cpu->acc.MAIL =	(cpu->r.M < AA_USERMEM)	&& cpu->r.NCSF;
	fetch(&cpu->acc);
	//cpu->cycleCount += B5500CentralControl.memReadCycles;
	if (cpu->acc.MAED || cpu->acc.MPED) {
		accessError(cpu);
	} else {
		cpu->r.A = cpu->acc.word;
		cpu->r.AROF = true;
	}
}

void loadBviaM(CPU *cpu)
{
	if (dotrcmem)
		printf("B=[M]");
	cpu->r.E = 5;		// Just	to show	the world what's happening
	cpu->acc.addr =	cpu->r.M;
	cpu->acc.MAIL =	(cpu->r.M < AA_USERMEM)	&& cpu->r.NCSF;
	fetch(&cpu->acc);
	//cpu->cycleCount += B5500CentralControl.memReadCycles;
	if (cpu->acc.MAED || cpu->acc.MPED) {
		accessError(cpu);
	} else {
		cpu->r.B = cpu->acc.word;
		cpu->r.BROF = true;
	}
}

void loadMviaM(CPU *cpu)
{
	// note: cpu is	only used to get the saved F registers value from
	// the saved MSCW at R+7.
	if (dotrcmem)
		printf("M=[M]");
	cpu->r.E = 6;		// Just	to show	the world what's happening
	cpu->acc.addr =	cpu->r.M;
	cpu->acc.MAIL =	(cpu->r.M < AA_USERMEM)	&& cpu->r.NCSF;
	fetch(&cpu->acc);
	//cpu->cycleCount += B5500CentralControl.memReadCycles;
	if (cpu->acc.MAED || cpu->acc.MPED) {
		accessError(cpu);
	} else {
		cpu->r.M = (cpu->acc.word & MASK_MSCWrF) >> SHFT_MSCWrF;
	}
}

void loadPviaC(CPU *cpu)
{
	if (dotrcmem)
		printf("P=[C]");
	cpu->r.E = 48;		// Just	to show	the world what's happening
	cpu->acc.addr =	cpu->r.C;
	cpu->acc.MAIL =	(cpu->r.C < AA_USERMEM)	&& cpu->r.NCSF;
	fetch(&cpu->acc);
	// TODO: should	cpu not	be in the else part?
	cpu->r.PROF = true;
	//cpu->cycleCount += B5500CentralControl.memReadCycles;
	if (cpu->acc.MAED || cpu->acc.MPED) {
		accessError(cpu);
	} else {
		cpu->r.P = cpu->acc.word;
	}
}

/*
 * store registers to memory
 */
void storeAviaS(CPU *cpu)
{
	if (dotrcmem)
		printf("[S]=A");
	cpu->r.E = 10;		// Just	to show	the world what's happening
	cpu->acc.addr =	cpu->r.S;
	cpu->acc.MAIL =	(cpu->r.S < AA_USERMEM)	&& cpu->r.NCSF;
	cpu->acc.word =	cpu->r.A;
	store(&cpu->acc);
	//cpu->cycleCount += B5500CentralControl.memReadCycles;
	if (cpu->acc.MAED || cpu->acc.MPED) {
		accessError(cpu);
	}
}

void storeBviaS(CPU *cpu)
{
	if (dotrcmem)
		printf("[S]=B");
	cpu->r.E = 11;		// Just	to show	the world what's happening
	cpu->acc.addr =	cpu->r.S;
	cpu->acc.MAIL =	(cpu->r.S < AA_USERMEM)	&& cpu->r.NCSF;
	cpu->acc.word =	cpu->r.B;
	store(&cpu->acc);
	//cpu->cycleCount += B5500CentralControl.memReadCycles;
	if (cpu->acc.MAED || cpu->acc.MPED) {
		accessError(cpu);
	}
}

void storeAviaM(CPU *cpu)
{
	if (dotrcmem)
		printf("[M]=A");
	cpu->r.E = 12;		// Just	to show	the world what's happening
	cpu->acc.addr =	cpu->r.M;
	cpu->acc.MAIL =	(cpu->r.M < AA_USERMEM)	&& cpu->r.NCSF;
	cpu->acc.word =	cpu->r.A;
	store(&cpu->acc);
	//cpu->cycleCount += B5500CentralControl.memReadCycles;
	if (cpu->acc.MAED || cpu->acc.MPED) {
		accessError(cpu);
	}
}

void storeBviaM(CPU *cpu)
{
	if (dotrcmem)
		printf("[M]=B");
	cpu->r.E = 12;		// Just	to show	the world what's happening
	cpu->acc.addr =	cpu->r.M;
	cpu->acc.MAIL =	(cpu->r.M < AA_USERMEM)	&& cpu->r.NCSF;
	cpu->acc.word =	cpu->r.B;
	store(&cpu->acc);
	//cpu->cycleCount += B5500CentralControl.memReadCycles;
	if (cpu->acc.MAED || cpu->acc.MPED) {
		accessError(cpu);
	}
}

/*
 * Store the value in the B register at	the address in the A register (relative
 * or descriptor) and marks the	A register empty. "conditional"	indicates that
 * integerization is conditional on the	type of	word in	A, and if a descriptor,
 * whether it has the integer bit set
 */
void integerStore(CPU *cpu, BIT	conditional, BIT destructive)
{
	WORD48	aw;	// local copy of A reg
	NUM		B;	// B mantissa
	BIT		doStore	= true;		// okay	to store
	BIT		normalize = true;	// okay	to integerize

	adjustABFull(cpu);
	aw = cpu->r.A;
	if (!(aw & MASK_FLAG)) {
		// it's	an operand
		computeRelativeAddr(cpu, aw, false);
	} else {
		// it's	a descriptor
		if (presenceTest(cpu, aw)) {
			cpu->r.M = aw &	MASKMEM;
			if (conditional) {
				if (!(aw & MASK_DDINT))	{ // [19:1] is the integer bit
					normalize = false;
				}
			}
		} else {
			doStore	= normalize = false;
		}
	}

	if (normalize) {
		num_extract(&cpu->r.B, &B);

		if (B.e	< 0) {
			// exponent is negative
			cpu->cycleCount	+= num_right_shift_exp(&B, 0);
			// round up the	number
			num_round(&B);
		} else if (B.e > 0) {
			// exponent is positive
			cpu->cycleCount	+= num_left_shift_exp(&B, 0);
			if (B.e	!= 0) {
				// oops... integer overflow normalizing	the mantisa
				doStore	= false;
				if (cpu->r.NCSF) {
					// set I07/8: integer overflow
					cpu->r.I = (cpu->r.I & IRQ_MASKL) | IRQ_INTO;
					signalInterrupt(cpu);
				}
			}
			if (doStore) {
				num_compose(&B,	&cpu->r.B);
			}
		}
	}

	if (doStore) {
		storeBviaM(cpu);
		cpu->r.AROF = false;
		if (destructive) {
			cpu->r.BROF = false;
		}
	}
}
