HelpInfo,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\bin\mbin\assistant
Implementation;Synthesis;RootName:SF2_MSS_sys
Implementation;Synthesis|| CL240 ||@W:XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. ||SF2_MSS_sys.srr(40);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/40||SF2_MSS_sys_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. ||SF2_MSS_sys.srr(41);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/41||SF2_MSS_sys_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||SF2_MSS_sys.srr(42);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/42||SF2_MSS_sys_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||SF2_MSS_sys.srr(43);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/43||SF2_MSS_sys_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven ||SF2_MSS_sys.srr(47);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/47||CoreUARTapb.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/153
Implementation;Synthesis|| CD434 ||@W:Signal rx_dout_reg in the sensitivity list is not used in the process||SF2_MSS_sys.srr(49);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/49||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/265
Implementation;Synthesis|| CD434 ||@W:Signal parity_err_xhdl1 in the sensitivity list is not used in the process||SF2_MSS_sys.srr(50);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/50||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/265
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||SF2_MSS_sys.srr(51);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/51||CoreUART.vhd(392);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/392
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||SF2_MSS_sys.srr(56);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/56||Rx_async.vhd(253);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/253
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||SF2_MSS_sys.srr(58);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/58||Rx_async.vhd(318);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/318
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||SF2_MSS_sys.srr(59);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/59||Rx_async.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/423
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fifo_read_en0 to a constant 1||SF2_MSS_sys.srr(65);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/65||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd'/linenumber/134
Implementation;Synthesis|| CL169 ||@W:Pruning register fifo_read_en0  ||SF2_MSS_sys.srr(66);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/66||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd'/linenumber/134
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven ||SF2_MSS_sys.srr(68);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/68||Clock_gen.vhd(54);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/54
Implementation;Synthesis|| CL169 ||@W:Pruning register overflow_reg_3  ||SF2_MSS_sys.srr(71);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/71||CoreUART.vhd(439);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/439
Implementation;Synthesis|| CL169 ||@W:Pruning register rx_dout_reg_empty_5  ||SF2_MSS_sys.srr(72);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/72||CoreUART.vhd(414);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/414
Implementation;Synthesis|| CL169 ||@W:Pruning register rx_dout_reg_5(7 downto 0)  ||SF2_MSS_sys.srr(73);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/73||CoreUART.vhd(399);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/399
Implementation;Synthesis|| CL169 ||@W:Pruning register rx_state_4(1 downto 0)  ||SF2_MSS_sys.srr(74);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/74||CoreUART.vhd(367);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/367
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_framing_error_reg0_3  ||SF2_MSS_sys.srr(75);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/75||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/350
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_framing_error_reg_3  ||SF2_MSS_sys.srr(76);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/76||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/350
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_parity_reg0_3  ||SF2_MSS_sys.srr(77);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/77||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/333
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_parity_reg_3  ||SF2_MSS_sys.srr(78);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/78||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/333
Implementation;Synthesis|| CL169 ||@W:Pruning register fifo_write_tx_4  ||SF2_MSS_sys.srr(79);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/79||CoreUART.vhd(245);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/245
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(81);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/81||CoreUARTapb.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/153
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(82);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/82||CoreUARTapb.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/153
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(83);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/83||CoreUARTapb.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/153
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process||SF2_MSS_sys.srr(85);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/85||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process||SF2_MSS_sys.srr(86);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/86||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process||SF2_MSS_sys.srr(87);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/87||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process||SF2_MSS_sys.srr(88);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/88||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process||SF2_MSS_sys.srr(89);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/89||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process||SF2_MSS_sys.srr(90);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/90||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process||SF2_MSS_sys.srr(91);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/91||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process||SF2_MSS_sys.srr(92);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/92||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process||SF2_MSS_sys.srr(93);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/93||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process||SF2_MSS_sys.srr(94);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/94||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process||SF2_MSS_sys.srr(95);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/95||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process||SF2_MSS_sys.srr(96);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/96||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process||SF2_MSS_sys.srr(97);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/97||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process||SF2_MSS_sys.srr(98);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/98||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process||SF2_MSS_sys.srr(99);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/99||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_2(13 downto 0)  ||SF2_MSS_sys.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/101||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_2(12 downto 0)  ||SF2_MSS_sys.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/102||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_2(12 downto 0)  ||SF2_MSS_sys.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/103||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_2(12 downto 0)  ||SF2_MSS_sys.srr(104);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\synthesis\SF2_MSS_sys.srr'/linenumber/104||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\Mike Klopfer\Desktop\NewProject\PWM_8ch_16b_Creative\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||(null)||Please refer to the log file for details about 239 Warning(s)||SF2_MSS_sys.srr;liberoaction://open_report/file/SF2_MSS_sys.srr||(null);(null)
Implementation;Place and Route;RootName:SF2_MSS_sys
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||SF2_MSS_sys_layout_log.log;liberoaction://open_report/file/SF2_MSS_sys_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||SF2_MSS_sys_generateBitstream.log;liberoaction://open_report/file/SF2_MSS_sys_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:SF2_MSS_sys
