// Seed: 3132702434
module module_0 #(
    parameter id_1 = 32'd29
);
  wire _id_1;
  assign module_1.id_1 = 0;
  wire [  ~  id_1 : 1] id_2;
  wire [-1  -  1 : -1] id_3;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
program module_2 #(
    parameter id_10 = 32'd43,
    parameter id_16 = 32'd70
) (
    output tri id_0,
    input tri0 id_1,
    output supply1 id_2,
    output uwire id_3
    , _id_16,
    output tri id_4,
    input wor id_5,
    output tri0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wand id_9,
    input tri1 _id_10,
    output tri0 id_11,
    output wor id_12,
    input uwire id_13,
    output tri0 id_14
);
  assign id_4 = id_16 * -1;
  wire [id_16 : id_10] id_17;
  module_0 modCall_1 ();
  assign id_2 = id_10;
  assign id_3 = id_10;
  final $clog2(28);
  ;
endprogram
