
*** Running vivado
    with args -log AES_256_Top_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES_256_Top_Module.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source AES_256_Top_Module.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2612.191 ; gain = 8.930 ; free physical = 44781 ; free virtual = 61551
Command: read_checkpoint -auto_incremental -incremental /home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/utils_1/imports/synth_1/AES_256_Top_Module.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/utils_1/imports/synth_1/AES_256_Top_Module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top AES_256_Top_Module -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 269152
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2612.191 ; gain = 0.000 ; free physical = 42953 ; free virtual = 59727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AES_256_Top_Module' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/AES_256_Top_Module.v:23]
INFO: [Synth 8-6157] synthesizing module 'Key_Expansion' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Key_Expansion.v:25]
INFO: [Synth 8-6157] synthesizing module 'S_Box_32w' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/S-box.v:63]
INFO: [Synth 8-6157] synthesizing module 'S_Box' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/S-box.v:143]
INFO: [Synth 8-6155] done synthesizing module 'S_Box' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/S-box.v:143]
INFO: [Synth 8-6155] done synthesizing module 'S_Box_32w' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/S-box.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Key_Expansion.v:189]
INFO: [Synth 8-6155] done synthesizing module 'Key_Expansion' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Key_Expansion.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/AES_256_Top_Module.v:99]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/AES_256_Top_Module.v:153]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/AES_256_Top_Module.v:89]
INFO: [Synth 8-6157] synthesizing module 'Encryption_Core_Standalone' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Encryption_Core_Standalone.v:23]
INFO: [Synth 8-6157] synthesizing module 'thirteen_rounds' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Thirteen_Rounds.v:1]
INFO: [Synth 8-6157] synthesizing module 'cipher_round' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/rounds.v:35]
INFO: [Synth 8-6157] synthesizing module 'Full_Array_Sbox' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/S-box.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Full_Array_Sbox' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/S-box.v:26]
INFO: [Synth 8-6157] synthesizing module 'shift_rows' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/shift_rows.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shift_rows' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/shift_rows.v:23]
INFO: [Synth 8-6157] synthesizing module 'mix_columns' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/mix_columns.v:23]
INFO: [Synth 8-6157] synthesizing module 'gf_mat_mul' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/mix_columns.v:140]
INFO: [Synth 8-6157] synthesizing module 'gf_mult_02' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/mix_columns.v:175]
INFO: [Synth 8-6155] done synthesizing module 'gf_mult_02' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/mix_columns.v:175]
INFO: [Synth 8-6157] synthesizing module 'gf_mult_03' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/mix_columns.v:189]
INFO: [Synth 8-6155] done synthesizing module 'gf_mult_03' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/mix_columns.v:189]
INFO: [Synth 8-6155] done synthesizing module 'gf_mat_mul' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/mix_columns.v:140]
INFO: [Synth 8-6155] done synthesizing module 'mix_columns' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/mix_columns.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cipher_round' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/rounds.v:35]
INFO: [Synth 8-6155] done synthesizing module 'thirteen_rounds' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Thirteen_Rounds.v:1]
INFO: [Synth 8-6157] synthesizing module 'cipher_final_round' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/rounds.v:99]
INFO: [Synth 8-6155] done synthesizing module 'cipher_final_round' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/rounds.v:99]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Encryption_Core_Standalone.v:116]
INFO: [Synth 8-6155] done synthesizing module 'Encryption_Core_Standalone' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Encryption_Core_Standalone.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decryption_Core_Standalone' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Decryption_Core_Standalone.v:23]
INFO: [Synth 8-6157] synthesizing module 'Inv_thirteen_rounds' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inv_Thirteen_Rounds.v:1]
INFO: [Synth 8-6157] synthesizing module 'Inv_cipher_round' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_rounds.v:40]
INFO: [Synth 8-6157] synthesizing module 'Inv_shift_rows' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_shift_rows.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Inv_shift_rows' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_shift_rows.v:23]
INFO: [Synth 8-6157] synthesizing module 'Inv_Full_Array_Sbox' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_S-box.v:23]
INFO: [Synth 8-6157] synthesizing module 'Inv_S_Box_32w' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_S-box.v:60]
INFO: [Synth 8-6157] synthesizing module 'Inv_S_Box' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_S-box.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Inv_S_Box' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_S-box.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Inv_S_Box_32w' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_S-box.v:60]
INFO: [Synth 8-6155] done synthesizing module 'Inv_Full_Array_Sbox' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_S-box.v:23]
INFO: [Synth 8-6157] synthesizing module 'Inv_mix_columns' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_mix_columns.v:23]
INFO: [Synth 8-6157] synthesizing module 'inv_gf_mat_mul' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_mix_columns.v:41]
INFO: [Synth 8-6157] synthesizing module 'inv_gf_mult_14' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_mix_columns.v:141]
INFO: [Synth 8-6155] done synthesizing module 'inv_gf_mult_14' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_mix_columns.v:141]
INFO: [Synth 8-6157] synthesizing module 'inv_gf_mult_11' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_mix_columns.v:109]
INFO: [Synth 8-6155] done synthesizing module 'inv_gf_mult_11' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_mix_columns.v:109]
INFO: [Synth 8-6157] synthesizing module 'inv_gf_mult_13' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_mix_columns.v:125]
INFO: [Synth 8-6155] done synthesizing module 'inv_gf_mult_13' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_mix_columns.v:125]
INFO: [Synth 8-6157] synthesizing module 'inv_gf_mult_09' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_mix_columns.v:92]
INFO: [Synth 8-6155] done synthesizing module 'inv_gf_mult_09' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_mix_columns.v:92]
INFO: [Synth 8-6155] done synthesizing module 'inv_gf_mat_mul' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_mix_columns.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Inv_mix_columns' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_mix_columns.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Inv_cipher_round' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_rounds.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Inv_thirteen_rounds' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inv_Thirteen_Rounds.v:1]
INFO: [Synth 8-6157] synthesizing module 'Inv_cipher_final_round' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_rounds.v:101]
INFO: [Synth 8-6155] done synthesizing module 'Inv_cipher_final_round' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inverse_rounds.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Decryption_Core_Standalone.v:120]
INFO: [Synth 8-6155] done synthesizing module 'Decryption_Core_Standalone' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Decryption_Core_Standalone.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AES_256_Top_Module' (0#1) [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/AES_256_Top_Module.v:23]
WARNING: [Synth 8-7137] Register current_round_val_reg in module Key_Expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Key_Expansion.v:107]
WARNING: [Synth 8-7137] Register Temp_Expanded_Key_reg[1] in module Key_Expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Key_Expansion.v:77]
WARNING: [Synth 8-7137] Register Temp_Expanded_Key_reg[0] in module Key_Expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Key_Expansion.v:77]
WARNING: [Synth 8-7137] Register roundState_reg in module thirteen_rounds has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Thirteen_Rounds.v:28]
WARNING: [Synth 8-7137] Register roundKey_reg in module thirteen_rounds has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Thirteen_Rounds.v:28]
WARNING: [Synth 8-7137] Register final_state_reg in module thirteen_rounds has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Thirteen_Rounds.v:44]
WARNING: [Synth 8-7137] Register roundState_reg in module Inv_thirteen_rounds has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inv_Thirteen_Rounds.v:28]
WARNING: [Synth 8-7137] Register roundKey_reg in module Inv_thirteen_rounds has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inv_Thirteen_Rounds.v:28]
WARNING: [Synth 8-7137] Register final_state_reg in module Inv_thirteen_rounds has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Inv_Thirteen_Rounds.v:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.191 ; gain = 0.000 ; free physical = 44046 ; free virtual = 60821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.191 ; gain = 0.000 ; free physical = 44046 ; free virtual = 60822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.191 ; gain = 0.000 ; free physical = 44046 ; free virtual = 60822
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2612.191 ; gain = 0.000 ; free physical = 44014 ; free virtual = 60789
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/constrs_1/new/Zybo_Z7_Constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'system_CLK'. [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/constrs_1/new/Zybo_Z7_Constraint.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/constrs_1/new/Zybo_Z7_Constraint.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'system_CLK'. [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/constrs_1/new/Zybo_Z7_Constraint.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports system_CLK]'. [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/constrs_1/new/Zybo_Z7_Constraint.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/constrs_1/new/Zybo_Z7_Constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.223 ; gain = 0.000 ; free physical = 43917 ; free virtual = 60693
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2676.223 ; gain = 0.000 ; free physical = 43917 ; free virtual = 60691
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2676.223 ; gain = 64.031 ; free physical = 44022 ; free virtual = 60794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2676.223 ; gain = 64.031 ; free physical = 44022 ; free virtual = 60794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2676.223 ; gain = 64.031 ; free physical = 44022 ; free virtual = 60794
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'Encryption_Core_Standalone'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'Decryption_Core_Standalone'
WARNING: [Synth 8-327] inferring latch for variable 'Ciphertext_reg' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Encryption_Core_Standalone.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Encryption_Core_Standalone.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Encryption_Core_Standalone.v:120]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_WAIT |                              001 |                               00
               S_ENCRYPT |                              010 |                               01
            S_FINALROUND |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'Encryption_Core_Standalone'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Encryption_Core_Standalone.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'finished_reg' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Encryption_Core_Standalone.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'finalRoundState_reg' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Encryption_Core_Standalone.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'round_reset_reg' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Encryption_Core_Standalone.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'plaintext_input_reg' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Encryption_Core_Standalone.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'Plaintext_reg' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Decryption_Core_Standalone.v:145]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Decryption_Core_Standalone.v:125]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Decryption_Core_Standalone.v:125]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_WAIT |                              001 |                               00
               S_DECRYPT |                              010 |                               01
            S_FINALROUND |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'Decryption_Core_Standalone'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Decryption_Core_Standalone.v:125]
WARNING: [Synth 8-327] inferring latch for variable 'finished_reg' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Decryption_Core_Standalone.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'finalRoundState_reg' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Decryption_Core_Standalone.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'round_reset_reg' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Decryption_Core_Standalone.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'ciphertext_input_reg' [/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.srcs/sources_1/new/Decryption_Core_Standalone.v:78]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.223 ; gain = 64.031 ; free physical = 44011 ; free virtual = 60785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 6     
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 144   
	   4 Input      8 Bit         XORs := 80    
	   3 Input      8 Bit         XORs := 32    
+---Registers : 
	              128 Bit    Registers := 51    
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 42    
	   3 Input  128 Bit        Muxes := 30    
	   3 Input   32 Bit        Muxes := 15    
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   7 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 2676.223 ; gain = 64.031 ; free physical = 43874 ; free virtual = 60665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------+----------------------------------------------------------------+---------------+----------------+
|Module Name        | RTL Object                                                     | Depth x Width | Implemented As | 
+-------------------+----------------------------------------------------------------+---------------+----------------+
|S_Box              | Byte_Out                                                       | 256x8         | LUT            | 
|Inv_S_Box          | Byte_Out                                                       | 256x8         | LUT            | 
|S_Box_32w          | S_Box0/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box1/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box2/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box3/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box0/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box1/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box2/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box3/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box0/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box1/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box2/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box3/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box0/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box1/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box2/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box3/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box0/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box1/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box2/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box3/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box0/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box1/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box2/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box3/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box0/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box1/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box2/Byte_Out                                                | 256x8         | LUT            | 
|S_Box_32w          | S_Box3/Byte_Out                                                | 256x8         | LUT            | 
|Inv_cipher_round   | InvSubBytes/SubBytes3/Inv_S_Box0/Byte_Out                      | 256x8         | LUT            | 
|Inv_cipher_round   | InvSubBytes/SubBytes3/Inv_S_Box1/Byte_Out                      | 256x8         | LUT            | 
|Inv_cipher_round   | InvSubBytes/SubBytes3/Inv_S_Box2/Byte_Out                      | 256x8         | LUT            | 
|Inv_cipher_round   | InvSubBytes/SubBytes3/Inv_S_Box3/Byte_Out                      | 256x8         | LUT            | 
|Inv_cipher_round   | InvSubBytes/SubBytes2/Inv_S_Box0/Byte_Out                      | 256x8         | LUT            | 
|Inv_cipher_round   | InvSubBytes/SubBytes2/Inv_S_Box1/Byte_Out                      | 256x8         | LUT            | 
|Inv_cipher_round   | InvSubBytes/SubBytes2/Inv_S_Box2/Byte_Out                      | 256x8         | LUT            | 
|Inv_cipher_round   | InvSubBytes/SubBytes2/Inv_S_Box3/Byte_Out                      | 256x8         | LUT            | 
|Inv_cipher_round   | InvSubBytes/SubBytes1/Inv_S_Box0/Byte_Out                      | 256x8         | LUT            | 
|Inv_cipher_round   | InvSubBytes/SubBytes1/Inv_S_Box1/Byte_Out                      | 256x8         | LUT            | 
|Inv_cipher_round   | InvSubBytes/SubBytes1/Inv_S_Box2/Byte_Out                      | 256x8         | LUT            | 
|Inv_cipher_round   | InvSubBytes/SubBytes1/Inv_S_Box3/Byte_Out                      | 256x8         | LUT            | 
|Inv_cipher_round   | InvSubBytes/SubBytes0/Inv_S_Box0/Byte_Out                      | 256x8         | LUT            | 
|Inv_cipher_round   | InvSubBytes/SubBytes0/Inv_S_Box1/Byte_Out                      | 256x8         | LUT            | 
|Inv_cipher_round   | InvSubBytes/SubBytes0/Inv_S_Box2/Byte_Out                      | 256x8         | LUT            | 
|Inv_cipher_round   | InvSubBytes/SubBytes0/Inv_S_Box3/Byte_Out                      | 256x8         | LUT            | 
|cipher_round       | SubBytes/SubBytes3/S_Box0/Byte_Out                             | 256x8         | LUT            | 
|cipher_round       | SubBytes/SubBytes3/S_Box1/Byte_Out                             | 256x8         | LUT            | 
|cipher_round       | SubBytes/SubBytes3/S_Box2/Byte_Out                             | 256x8         | LUT            | 
|cipher_round       | SubBytes/SubBytes3/S_Box3/Byte_Out                             | 256x8         | LUT            | 
|cipher_round       | SubBytes/SubBytes2/S_Box0/Byte_Out                             | 256x8         | LUT            | 
|cipher_round       | SubBytes/SubBytes2/S_Box1/Byte_Out                             | 256x8         | LUT            | 
|cipher_round       | SubBytes/SubBytes2/S_Box2/Byte_Out                             | 256x8         | LUT            | 
|cipher_round       | SubBytes/SubBytes2/S_Box3/Byte_Out                             | 256x8         | LUT            | 
|cipher_round       | SubBytes/SubBytes1/S_Box0/Byte_Out                             | 256x8         | LUT            | 
|cipher_round       | SubBytes/SubBytes1/S_Box1/Byte_Out                             | 256x8         | LUT            | 
|cipher_round       | SubBytes/SubBytes1/S_Box2/Byte_Out                             | 256x8         | LUT            | 
|cipher_round       | SubBytes/SubBytes1/S_Box3/Byte_Out                             | 256x8         | LUT            | 
|cipher_round       | SubBytes/SubBytes0/S_Box0/Byte_Out                             | 256x8         | LUT            | 
|cipher_round       | SubBytes/SubBytes0/S_Box1/Byte_Out                             | 256x8         | LUT            | 
|cipher_round       | SubBytes/SubBytes0/S_Box2/Byte_Out                             | 256x8         | LUT            | 
|cipher_round       | SubBytes/SubBytes0/S_Box3/Byte_Out                             | 256x8         | LUT            | 
|AES_256_Top_Module | InvCipher/FinalRound/InvSubBytes/SubBytes3/Inv_S_Box0/Byte_Out | 256x8         | LUT            | 
|AES_256_Top_Module | InvCipher/FinalRound/InvSubBytes/SubBytes3/Inv_S_Box1/Byte_Out | 256x8         | LUT            | 
|AES_256_Top_Module | InvCipher/FinalRound/InvSubBytes/SubBytes3/Inv_S_Box2/Byte_Out | 256x8         | LUT            | 
|AES_256_Top_Module | InvCipher/FinalRound/InvSubBytes/SubBytes3/Inv_S_Box3/Byte_Out | 256x8         | LUT            | 
|AES_256_Top_Module | InvCipher/FinalRound/InvSubBytes/SubBytes2/Inv_S_Box0/Byte_Out | 256x8         | LUT            | 
|AES_256_Top_Module | InvCipher/FinalRound/InvSubBytes/SubBytes2/Inv_S_Box1/Byte_Out | 256x8         | LUT            | 
|AES_256_Top_Module | InvCipher/FinalRound/InvSubBytes/SubBytes2/Inv_S_Box2/Byte_Out | 256x8         | LUT            | 
|AES_256_Top_Module | InvCipher/FinalRound/InvSubBytes/SubBytes2/Inv_S_Box3/Byte_Out | 256x8         | LUT            | 
|AES_256_Top_Module | InvCipher/FinalRound/InvSubBytes/SubBytes1/Inv_S_Box0/Byte_Out | 256x8         | LUT            | 
|AES_256_Top_Module | InvCipher/FinalRound/InvSubBytes/SubBytes1/Inv_S_Box1/Byte_Out | 256x8         | LUT            | 
|AES_256_Top_Module | InvCipher/FinalRound/InvSubBytes/SubBytes1/Inv_S_Box2/Byte_Out | 256x8         | LUT            | 
|AES_256_Top_Module | InvCipher/FinalRound/InvSubBytes/SubBytes1/Inv_S_Box3/Byte_Out | 256x8         | LUT            | 
|AES_256_Top_Module | InvCipher/FinalRound/InvSubBytes/SubBytes0/Inv_S_Box0/Byte_Out | 256x8         | LUT            | 
|AES_256_Top_Module | InvCipher/FinalRound/InvSubBytes/SubBytes0/Inv_S_Box1/Byte_Out | 256x8         | LUT            | 
|AES_256_Top_Module | InvCipher/FinalRound/InvSubBytes/SubBytes0/Inv_S_Box2/Byte_Out | 256x8         | LUT            | 
|AES_256_Top_Module | InvCipher/FinalRound/InvSubBytes/SubBytes0/Inv_S_Box3/Byte_Out | 256x8         | LUT            | 
|AES_256_Top_Module | Cipher/FinalRound/SubBytes/SubBytes3/S_Box0/Byte_Out           | 256x8         | LUT            | 
|AES_256_Top_Module | Cipher/FinalRound/SubBytes/SubBytes3/S_Box1/Byte_Out           | 256x8         | LUT            | 
|AES_256_Top_Module | Cipher/FinalRound/SubBytes/SubBytes3/S_Box2/Byte_Out           | 256x8         | LUT            | 
|AES_256_Top_Module | Cipher/FinalRound/SubBytes/SubBytes3/S_Box3/Byte_Out           | 256x8         | LUT            | 
|AES_256_Top_Module | Cipher/FinalRound/SubBytes/SubBytes2/S_Box0/Byte_Out           | 256x8         | LUT            | 
|AES_256_Top_Module | Cipher/FinalRound/SubBytes/SubBytes2/S_Box1/Byte_Out           | 256x8         | LUT            | 
|AES_256_Top_Module | Cipher/FinalRound/SubBytes/SubBytes2/S_Box2/Byte_Out           | 256x8         | LUT            | 
|AES_256_Top_Module | Cipher/FinalRound/SubBytes/SubBytes2/S_Box3/Byte_Out           | 256x8         | LUT            | 
|AES_256_Top_Module | Cipher/FinalRound/SubBytes/SubBytes1/S_Box0/Byte_Out           | 256x8         | LUT            | 
|AES_256_Top_Module | Cipher/FinalRound/SubBytes/SubBytes1/S_Box1/Byte_Out           | 256x8         | LUT            | 
|AES_256_Top_Module | Cipher/FinalRound/SubBytes/SubBytes1/S_Box2/Byte_Out           | 256x8         | LUT            | 
|AES_256_Top_Module | Cipher/FinalRound/SubBytes/SubBytes1/S_Box3/Byte_Out           | 256x8         | LUT            | 
|AES_256_Top_Module | Cipher/FinalRound/SubBytes/SubBytes0/S_Box0/Byte_Out           | 256x8         | LUT            | 
|AES_256_Top_Module | Cipher/FinalRound/SubBytes/SubBytes0/S_Box1/Byte_Out           | 256x8         | LUT            | 
|AES_256_Top_Module | Cipher/FinalRound/SubBytes/SubBytes0/S_Box2/Byte_Out           | 256x8         | LUT            | 
|AES_256_Top_Module | Cipher/FinalRound/SubBytes/SubBytes0/S_Box3/Byte_Out           | 256x8         | LUT            | 
+-------------------+----------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:28 ; elapsed = 00:02:32 . Memory (MB): peak = 2676.223 ; gain = 64.031 ; free physical = 43813 ; free virtual = 60604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:28 ; elapsed = 00:02:32 . Memory (MB): peak = 2676.223 ; gain = 64.031 ; free physical = 43814 ; free virtual = 60605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:31 ; elapsed = 00:02:35 . Memory (MB): peak = 2676.223 ; gain = 64.031 ; free physical = 43827 ; free virtual = 60619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:36 ; elapsed = 00:02:40 . Memory (MB): peak = 2676.223 ; gain = 64.031 ; free physical = 43813 ; free virtual = 60604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:36 ; elapsed = 00:02:40 . Memory (MB): peak = 2676.223 ; gain = 64.031 ; free physical = 43813 ; free virtual = 60604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:37 ; elapsed = 00:02:41 . Memory (MB): peak = 2676.223 ; gain = 64.031 ; free physical = 43812 ; free virtual = 60603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:37 ; elapsed = 00:02:41 . Memory (MB): peak = 2676.223 ; gain = 64.031 ; free physical = 43812 ; free virtual = 60603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:37 ; elapsed = 00:02:42 . Memory (MB): peak = 2676.223 ; gain = 64.031 ; free physical = 43812 ; free virtual = 60603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:37 ; elapsed = 00:02:42 . Memory (MB): peak = 2676.223 ; gain = 64.031 ; free physical = 43810 ; free virtual = 60601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     7|
|2     |CARRY4 |    24|
|3     |LUT1   |    10|
|4     |LUT2   |  1906|
|5     |LUT3   |  1203|
|6     |LUT4   |   135|
|7     |LUT5   |   917|
|8     |LUT6   |  6063|
|9     |MUXF7  |  1664|
|10    |MUXF8  |   327|
|11    |FDCE   |  2555|
|12    |FDPE   |   810|
|13    |FDRE   |  4107|
|14    |LD     |   778|
|15    |LDC    |   800|
|16    |IBUF   |   519|
|17    |OBUF   |   260|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:38 ; elapsed = 00:02:42 . Memory (MB): peak = 2676.223 ; gain = 64.031 ; free physical = 43810 ; free virtual = 60601
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:34 ; elapsed = 00:02:39 . Memory (MB): peak = 2676.223 ; gain = 0.000 ; free physical = 43858 ; free virtual = 60649
Synthesis Optimization Complete : Time (s): cpu = 00:02:38 ; elapsed = 00:02:42 . Memory (MB): peak = 2676.223 ; gain = 64.031 ; free physical = 43858 ; free virtual = 60649
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2676.223 ; gain = 0.000 ; free physical = 43973 ; free virtual = 60764
INFO: [Netlist 29-17] Analyzing 3593 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.223 ; gain = 0.000 ; free physical = 43903 ; free virtual = 60694
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1578 instances were transformed.
  LD => LDCE: 778 instances
  LDC => LDCE: 800 instances

Synth Design complete, checksum: 29f4a5f9
INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 28 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:52 ; elapsed = 00:02:52 . Memory (MB): peak = 2690.223 ; gain = 78.031 ; free physical = 44125 ; free virtual = 60916
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/mcohenhoffin/Documents/GitHub/team4_ece659_2023/AES-256_CBC/AES-256_CBC.runs/synth_1/AES_256_Top_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AES_256_Top_Module_utilization_synth.rpt -pb AES_256_Top_Module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  9 12:47:37 2023...
