/**
 * @file pci_regs_ext.h
 * @author yeqiang_xu <yeqiang_xu@maxio-tech.com>
 * @brief 
 * @version 0.1
 * @date 2023-01-30
 * 
 * @copyright Copyright (c) 2023
 * 
 */

#ifndef _UAPI_PCI_REGS_EXT_H_
#define _UAPI_PCI_REGS_EXT_H_

/* ==================== Cap: Power Management ==================== */

#define PCI_PM_CTRL_STATE_D0		0
#define PCI_PM_CTRL_STATE_D1		1
#define PCI_PM_CTRL_STATE_D2		2
#define PCI_PM_CTRL_STATE_D3HOT		3

#endif /* !_UAPI_PCI_REGS_EXT_H_ */
