{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.683196",
   "Default View_TopLeft":"-130,-467",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/sys_clock_1:false|/clk_wiz_0_clk_out1:false|/proc_sys_reset_0_peripheral_aresetn:false|/reset_1:false|/proc_sys_reset_0_peripheral_reset:false|",
   "Interfaces View_ScaleFactor":"1.0",
   "Interfaces View_TopLeft":"-445,-357",
   "PinnedPorts":"",
   "Reduced Jogs_Layers":"/sys_clock_1:true|/clk_wiz_0_clk_out1:true|/proc_sys_reset_0_peripheral_aresetn:true|/reset_1:true|/proc_sys_reset_0_peripheral_reset:true|",
   "Reduced Jogs_ScaleFactor":"1.0",
   "Reduced Jogs_TopLeft":"-384,-287",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port sys_clock -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port UART_TX_0 -pg 1 -lvl 5 -x 1190 -y 160 -defaultsOSRD
preplace port UART_RX_0 -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace port UART_TX_1 -pg 1 -lvl 5 -x 1190 -y 140 -defaultsOSRD
preplace port UART_RX_1 -pg 1 -lvl 5 -x 1190 -y 180 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 120 -y 130 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 410 -y 140 -swap {1 0 3 4 2 5 6 9 7 8} -defaultsOSRD
preplace inst axi4stream_uart_0 -pg 1 -lvl 4 -x 1010 -y 150 -swap {0 1 2 3 4 5 6 7 8 9 10 11 14 12 15 13 16} -defaultsOSRD
preplace inst axi4stream_divisor_0 -pg 1 -lvl 3 -x 720 -y 90 -swap {0 1 2 3 4 5 6 7 9 8} -defaultsOSRD
preplace netloc sys_clock_1 1 0 1 NJ 140
preplace netloc clk_wiz_0_clk_out1 1 1 3 230 40 590 170 840
preplace netloc clk_wiz_0_locked 1 1 1 N 140
preplace netloc proc_sys_reset_0_peripheral_reset 1 2 2 N 180 850J
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 2 600 190 840
preplace netloc reset_1 1 0 2 20 60 220
preplace netloc axi4stream_uart_0_UART_TX 1 4 1 1170 140n
preplace netloc UART_RX_0_1 1 0 5 NJ 270 NJ 270 NJ 270 NJ 270 1170
preplace netloc axi4stream_divisor_0_m_axis 1 3 1 N 90
preplace netloc axi4stream_uart_0_M00_AXIS_RX 1 2 3 600 10 NJ 10 1170
levelinfo -pg 1 0 120 410 720 1010 1190
pagesize -pg 1 -db -bbox -sgen -140 0 1330 290
"
}
0
