// Seed: 1742493595
module module_0 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2,
    input supply1 id_3
    , id_13,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    output supply1 id_7,
    input tri id_8,
    input wand id_9,
    output supply1 id_10,
    output wand id_11
);
  assign id_1 = id_13;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output tri id_2,
    output tri id_3,
    input supply0 id_4,
    input uwire id_5,
    input logic id_6,
    output wand id_7,
    input wor id_8,
    output logic id_9
);
  id_11 :
  assert property (@(posedge 1) id_6) begin
    id_11 <= #1 id_5 - id_0;
    #1 $display;
    id_9 <= id_6;
  end
  module_0(
      id_0, id_7, id_1, id_8, id_8, id_1, id_8, id_2, id_0, id_8, id_3, id_2
  );
endmodule
