
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      207417                       # Number of ticks simulated
final_tick                                     207417                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                   1908                       # Simulator instruction rate (inst/s)
host_op_rate                                     3491                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               13141138                       # Simulator tick rate (ticks/s)
host_mem_usage                                4509104                       # Number of bytes of host memory used
host_seconds                                     0.02                       # Real time elapsed on the host
sim_insts                                          30                       # Number of instructions simulated
sim_ops                                            55                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           512                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  12                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         308557158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         308557158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         308557158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         308557158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst    308557158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    308557158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    308557158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    308557158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    308557158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    308557158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    308557158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    308557158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3702685894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    308557158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    308557158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    308557158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    308557158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    308557158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    308557158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    308557158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    308557158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       2468457262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        308557158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        308557158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        308557158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        308557158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    308557158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    308557158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    308557158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    308557158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    308557158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    308557158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    308557158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    308557158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3702685894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                          11                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        11                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                    704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                        116620                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    11                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                       266112                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                  472362                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                      55000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24192.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42942.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      3394.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3394.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    26.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       4.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        3                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 27.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      10601.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    27.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                    35700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                   49980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                43320                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                31200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy           13680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy                 173880                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            843.054545                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime                30625                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        80801                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT         95158                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN        30625                       # Time in different power states
system.mem_ctrls_1.actEnergy                    21420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                   28560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                28500                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                32160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy           27360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy                 138000                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            669.090909                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime                60620                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE        83167                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT         62797                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN        60620                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON         207417                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               1                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          1                       # Number of instructions committed
system.cpu0.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           1                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  3                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         1                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         1                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements                0                       # number of replacements
system.cpu0.dcache.tags.tagsinuse            0.016069                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.016069                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.000126                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.000126                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.007812                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                9                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               9                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             1                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::total            1                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data       140777                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total       140777                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data       140777                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total       140777                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data       140777                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total       140777                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total            1                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total            1                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total            1                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data       140777                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total       140777                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data       140777                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total       140777                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data       140777                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total       140777                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data            1                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data            1                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data            1                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data       139111                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total       139111                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data       139111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total       139111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data       139111                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total       139111                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data       139111                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total       139111                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data       139111                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total       139111                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data       139111                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total       139111                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse            1.208839                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.995984                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst     0.212855                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.007781                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.001663                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.009444                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.015625                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses               34                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses              34                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total              1                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total               1                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.cpu0.icache.overall_hits::total              1                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::total            3                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       102459                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       102459                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       102459                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       102459                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       102459                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       102459                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus0.inst            3                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total            4                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst            3                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total            4                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst            1                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.666667                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.750000                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.666667                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.750000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.666667                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.750000                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51229.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        34153                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51229.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        34153                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51229.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        34153                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst            2                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst            2                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst            2                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       100793                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       100793                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       100793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       100793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       100793                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       100793                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.666667                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.666667                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.500000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.666667                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.500000                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50396.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50396.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 50396.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50396.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 50396.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50396.500000                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON         207417                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               1                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          1                       # Number of instructions committed
system.cpu1.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           1                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  3                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         1                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         1                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            0.104422                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.104422                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.000816                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.000816                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.007812                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses               33                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses              33                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data            2                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total             2                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total               2                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::total              2                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             2                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::total            2                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data       122451                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total       122451                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data       122451                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total       122451                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data       122451                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total       122451                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total            3                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total            4                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total            4                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.333333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.333333                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data       122451                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total       122451                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 61225.500000                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61225.500000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 61225.500000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61225.500000                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data            1                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data            2                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data            2                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data       120785                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       120785                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data       120785                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total       120785                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data       120785                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total       120785                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.333333                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.500000                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.500000                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.500000                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.500000                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data       120785                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total       120785                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 60392.500000                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 60392.500000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 60392.500000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 60392.500000                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            1.180727                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.995984                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst     0.184743                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.007781                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.001443                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.009224                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.015625                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses               34                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses              34                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total              1                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total               1                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.cpu1.icache.overall_hits::total              1                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::total            3                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       108290                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       108290                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       108290                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       108290                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       108290                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       108290                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total            4                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::switch_cpus1.inst            3                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total            4                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst            3                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total            4                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst            1                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.666667                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.750000                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.666667                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.750000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.666667                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.750000                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        54145                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36096.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        54145                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36096.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        54145                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36096.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst            2                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst            2                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst            2                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       106624                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       106624                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       106624                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       106624                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       106624                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       106624                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.666667                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.666667                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.500000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.666667                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.500000                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        53312                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        53312                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        53312                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        53312                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        53312                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        53312                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON         207417                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               1                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          1                       # Number of instructions committed
system.cpu2.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           1                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  3                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         1                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                         1                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            0.040165                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.040165                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.000314                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.000314                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.007812                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses               25                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses              25                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total             2                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total               2                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::total              2                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             1                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::total            1                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data       135779                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       135779                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data       135779                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total       135779                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data       135779                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total       135779                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total            2                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total            3                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total            3                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data       135779                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total       135779                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data       135779                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total       135779                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data       135779                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total       135779                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data            1                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data            1                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data            1                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data       134113                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       134113                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data       134113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total       134113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data       134113                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total       134113                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.333333                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.333333                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.333333                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.333333                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data       134113                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total       134113                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data       134113                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total       134113                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data       134113                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total       134113                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            1.148598                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.995984                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst     0.152615                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.007781                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.001192                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.008973                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.015625                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses               34                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses              34                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total              1                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total               1                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.cpu2.icache.overall_hits::total              1                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::switch_cpus2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::switch_cpus2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::total            3                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       114954                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       114954                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       114954                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       114954                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       114954                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       114954                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst            1                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::switch_cpus2.inst            3                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total            4                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst            1                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst            3                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total            4                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst            1                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.666667                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.750000                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.666667                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.750000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.666667                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.750000                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst        57477                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        38318                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst        57477                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        38318                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst        57477                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        38318                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst            2                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst            2                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst            2                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       113288                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       113288                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       113288                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       113288                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       113288                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       113288                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.666667                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.666667                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.500000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.666667                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.500000                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        56644                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        56644                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst        56644                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        56644                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst        56644                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        56644                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON         207417                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               1                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          1                       # Number of instructions committed
system.cpu3.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           1                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  3                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         1                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                         1                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            0.128518                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.128518                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001004                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.001004                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.007812                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses               33                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses              33                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data            2                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total             2                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total               2                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::total              2                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             2                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::total            2                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data       117453                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total       117453                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data       117453                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total       117453                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data       117453                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total       117453                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total            1                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total            3                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total            4                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total            4                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.333333                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.333333                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data       117453                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total       117453                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 58726.500000                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 58726.500000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 58726.500000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 58726.500000                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data            1                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data            2                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data            2                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data       115787                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       115787                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data       115787                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total       115787                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data       115787                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total       115787                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.333333                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.500000                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.500000                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.500000                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.500000                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data       115787                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total       115787                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 57893.500000                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 57893.500000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 57893.500000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57893.500000                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            1.060245                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.995984                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst     0.064262                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.007781                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.000502                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.008283                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.015625                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses               34                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses              34                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total              1                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total               1                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.cpu3.icache.overall_hits::total              1                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst            1                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::switch_cpus3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst            1                       # number of overall misses
system.cpu3.icache.overall_misses::switch_cpus3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::total            3                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       133280                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       133280                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       133280                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       133280                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       133280                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       133280                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst            1                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::switch_cpus3.inst            3                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total            4                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst            1                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst            3                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total            4                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst            1                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.666667                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.750000                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.666667                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.750000                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.666667                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.750000                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst        66640                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 44426.666667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst        66640                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 44426.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst        66640                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 44426.666667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst            2                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst            2                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst            2                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       131614                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       131614                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       131614                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       131614                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       131614                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       131614                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.666667                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.666667                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.500000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.666667                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.500000                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        65807                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        65807                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst        65807                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        65807                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst        65807                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        65807                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                     5.581406                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu0.inst         0.995984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.995984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.995984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.995984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     0.300929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     0.103260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     0.272001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     0.190041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     0.238253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     0.127366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     0.151472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     0.214147                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu0.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000341                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.000732                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                       156                       # Number of tag accesses
system.l2.tags.data_accesses                      156                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               12                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               4                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::total                     18                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu1.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu2.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu3.inst                 1                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data            2                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data            2                       # number of overall misses
system.l2.overall_misses::total                    18                       # number of overall misses
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst        98294                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst       103292                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst       109123                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst       126616                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       437325                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data       133280                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data       115787                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data       129948                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data       112455                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       491470                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst        98294                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data       133280                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       103292                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data       115787                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       109123                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data       129948                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       126616                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data       112455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           928795                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst        98294                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data       133280                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       103292                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data       115787                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       109123                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data       129948                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       126616                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data       112455                       # number of overall miss cycles
system.l2.overall_miss_latency::total          928795                       # number of overall miss cycles
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             12                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                   18                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                  18                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst        49147                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst        51646                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 54561.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst        63308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 36443.750000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data       133280                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data       115787                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data       129948                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data       112455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 122867.500000                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        49147                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data       133280                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        51646                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 57893.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 54561.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data       129948                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst        63308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 56227.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 51599.722222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        49147                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data       133280                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        51646                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 57893.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 54561.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data       129948                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst        63308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 56227.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 51599.722222                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            4                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                14                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               14                       # number of overall MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst        80859                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst        86026                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst        92193                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst       109360                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       368438                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data       116028                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data        98861                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data       112694                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data        95527                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       423110                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst        80859                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data       116028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst        86026                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data        98861                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst        92193                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data       112694                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       109360                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data        95527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       791548                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst        80859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data       116028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst        86026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data        98861                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst        92193                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data       112694                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       109360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data        95527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       791548                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.777778                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.777778                       # mshr miss rate for overall accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 40429.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst        43013                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 46096.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst        54680                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 46054.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data       116028                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data        98861                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data       112694                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data        95527                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105777.500000                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40429.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data       116028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        43013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49430.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 46096.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data       112694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        54680                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 47763.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56539.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40429.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data       116028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        43013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49430.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 46096.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data       112694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        54680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 47763.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56539.142857                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests            15                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 12                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port           27                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           27                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     27                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                15                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      15    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  15                       # Request fanout histogram
system.membus.reqLayer8.occupancy               12763                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy              42598                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.5                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON       207417                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                     249                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts                  2                       # Number of instructions committed
system.switch_cpus0.committedOps                    4                       # Number of ops (including micro ops) committed
system.switch_cpus0.discardedOps                    0                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus0.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus0.cpi                    124.500000                       # CPI: cycles per instruction
system.switch_cpus0.ipc                      0.008032                       # IPC: instructions per cycle
system.switch_cpus0.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IntAlu              3     75.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IntMult             0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IntDiv              0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatAdd            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCmp            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCvt            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMult            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatDiv            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMisc            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAdd             0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAlu             0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCmp             0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCvt             0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMisc            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMult            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShift            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdSqrt            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::MemRead             1     25.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::MemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::total               4                       # Class of committed instruction
system.switch_cpus0.tickCycles                     21                       # Number of cycles that the object actually ticked
system.switch_cpus0.idleCycles                    228                       # Total number of cycles that the object has spent stopped
system.switch_cpus1.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON       207417                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                     240                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts                  9                       # Number of instructions committed
system.switch_cpus1.committedOps                   18                       # Number of ops (including micro ops) committed
system.switch_cpus1.discardedOps                    4                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus1.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus1.cpi                     26.666667                       # CPI: cycles per instruction
system.switch_cpus1.ipc                      0.037500                       # IPC: instructions per cycle
system.switch_cpus1.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IntAlu             14     77.78%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::IntMult             0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::IntDiv              0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatAdd            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCmp            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCvt            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMult            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMultAcc            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatDiv            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMisc            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatSqrt            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAdd             0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAddAcc            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAlu             0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCmp             0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCvt             0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMisc            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMult            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMultAcc            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShift            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShiftAcc            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdSqrt            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAdd            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAlu            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCmp            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCvt            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatDiv            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMisc            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMult            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMultAcc            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatSqrt            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus1.op_class_0::MemRead             1      5.56%     83.33% # Class of committed instruction
system.switch_cpus1.op_class_0::MemWrite            3     16.67%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::total              18                       # Class of committed instruction
system.switch_cpus1.tickCycles                     34                       # Number of cycles that the object actually ticked
system.switch_cpus1.idleCycles                    206                       # Total number of cycles that the object has spent stopped
system.switch_cpus2.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON       207417                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                     249                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts                  6                       # Number of instructions committed
system.switch_cpus2.committedOps                   11                       # Number of ops (including micro ops) committed
system.switch_cpus2.discardedOps                    0                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus2.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus2.cpi                     41.500000                       # CPI: cycles per instruction
system.switch_cpus2.ipc                      0.024096                       # IPC: instructions per cycle
system.switch_cpus2.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IntAlu              8     72.73%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::IntMult             0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::IntDiv              0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatAdd            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCmp            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCvt            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMult            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatDiv            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMisc            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAdd             0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAddAcc            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAlu             0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCmp             0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCvt             0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMisc            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMult            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMultAcc            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShift            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShiftAcc            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdSqrt            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAdd            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAlu            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCmp            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCvt            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatDiv            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMisc            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMult            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::MemRead             1      9.09%     81.82% # Class of committed instruction
system.switch_cpus2.op_class_0::MemWrite            2     18.18%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::total              11                       # Class of committed instruction
system.switch_cpus2.tickCycles                     27                       # Number of cycles that the object actually ticked
system.switch_cpus2.idleCycles                    222                       # Total number of cycles that the object has spent stopped
system.switch_cpus3.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::ON       207417                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                     249                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts                  9                       # Number of instructions committed
system.switch_cpus3.committedOps                   18                       # Number of ops (including micro ops) committed
system.switch_cpus3.discardedOps                    4                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus3.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus3.cpi                     27.666667                       # CPI: cycles per instruction
system.switch_cpus3.ipc                      0.036145                       # IPC: instructions per cycle
system.switch_cpus3.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IntAlu             14     77.78%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::IntMult             0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::IntDiv              0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatAdd            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCmp            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCvt            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMult            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMultAcc            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatDiv            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMisc            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatSqrt            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAdd             0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAddAcc            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAlu             0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCmp             0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCvt             0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMisc            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMult            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMultAcc            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShift            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShiftAcc            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdSqrt            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAdd            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAlu            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCmp            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCvt            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatDiv            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMisc            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMult            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMultAcc            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatSqrt            0      0.00%     77.78% # Class of committed instruction
system.switch_cpus3.op_class_0::MemRead             1      5.56%     83.33% # Class of committed instruction
system.switch_cpus3.op_class_0::MemWrite            3     16.67%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::total              18                       # Class of committed instruction
system.switch_cpus3.tickCycles                     34                       # Number of cycles that the object actually ticked
system.switch_cpus3.idleCycles                    215                       # Total number of cycles that the object has spent stopped
system.tol2bus.snoop_filter.tot_requests           18                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED       207417                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                2                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            12                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                    30                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                    768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples               18                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     18    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                 18                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy              11662                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              2499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy              2499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy              2499                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy              2499                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy              2499                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy              2499                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy             2499                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy             2499                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.365916                       # Number of seconds simulated
sim_ticks                                365915970042                       # Number of ticks simulated
final_tick                               365916177459                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71149                       # Simulator instruction rate (inst/s)
host_op_rate                                   110354                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               65051355                       # Simulator tick rate (ticks/s)
host_mem_usage                                4731032                       # Number of bytes of host memory used
host_seconds                                  5625.03                       # Real time elapsed on the host
sim_insts                                   400217585                       # Number of instructions simulated
sim_ops                                     620743987                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.inst       233792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      4054656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       235648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      3973952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       233024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      3639680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       234240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      4113280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16718272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       233792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       235648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       233024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       234240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        936704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     11353536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11353536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         3653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        63354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        62093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         3641                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        56870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         3660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        64270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              261223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        177399                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             177399                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       638923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     11080839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       643995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     10860286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       636824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      9946765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       640147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     11241051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45688828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       638923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       643995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       636824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       640147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2559888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        31027714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             31027714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        31027714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       638923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     11080839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       643995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     10860286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       636824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      9946765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       640147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     11241051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             76716542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      261220                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     177399                       # Number of write requests accepted
system.mem_ctrls.readBursts                    261220                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   177399                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16582656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  135424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11352256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16718080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11353536                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2116                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10205                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  365913277786                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                261220                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               177399                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  180530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   22465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       208509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.977680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.203339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   159.771902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       151667     72.74%     72.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23630     11.33%     84.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15861      7.61%     91.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5539      2.66%     94.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4750      2.28%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2227      1.07%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3631      1.74%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          578      0.28%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          626      0.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       208509                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.933122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.412484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    104.622916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         10389     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10392                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.068803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.035694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.066538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5031     48.41%     48.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      0.39%     48.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4968     47.81%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              307      2.95%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               31      0.30%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10392                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  13347389837                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             18205589837                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1295520000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     51513.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70263.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        45.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     31.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.40                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    99233                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  128748                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.58                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     834239.46                       # Average gap between requests
system.mem_ctrls.pageHitRate                    52.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                778352820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                413700540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               960951180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              458900640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         24758928480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          10813175310                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1058665920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     72758617860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     33469022880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      25338972945                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           170818060335                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            466.822900                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         339423398904                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1698615871                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   10507490000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  92709306618                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  87157999090                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   14283715759                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 159558842704                       # Time in different power states
system.mem_ctrls_1.actEnergy                710408580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                377591115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               889129920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              467017740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         23321900160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          10116086400                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1094182560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     61959451440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     33822699840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      31603063530                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           164374410255                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            449.213280                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         340846330338                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1904367501                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    9906912000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 116897791376                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  88079343819                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   13251047006                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 135876508340                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                  15                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   365915970042                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements         13836022                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          127.992949                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12976784                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         13836150                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             0.937890                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         86236325                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   127.992949                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999945                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        228537957                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       228537957                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10437189                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10437189                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      2539595                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2539595                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     12976784                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        12976784                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     12976784                       # number of overall hits
system.cpu0.dcache.overall_hits::total       12976784                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     13738344                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     13738344                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       122598                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       122598                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     13860942                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13860942                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     13860942                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13860942                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 307528925872                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 307528925872                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   9452190944                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   9452190944                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 316981116816                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 316981116816                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 316981116816                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 316981116816                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     24175533                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     24175533                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      2662193                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2662193                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     26837726                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     26837726                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     26837726                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     26837726                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.568275                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.568275                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.046052                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.046052                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.516472                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.516472                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.516472                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.516472                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 22384.715790                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22384.715790                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 77099.063149                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77099.063149                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 22868.656172                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22868.656172                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 22868.656172                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22868.656172                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks      8554390                       # number of writebacks
system.cpu0.dcache.writebacks::total          8554390                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          606                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          606                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        24187                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        24187                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        24793                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        24793                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        24793                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        24793                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data     13737738                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13737738                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        98411                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        98411                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data     13836149                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     13836149                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data     13836149                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     13836149                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 284626931169                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 284626931169                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   6872403272                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6872403272                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 291499334441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 291499334441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 291499334441                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 291499334441                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.568250                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.568250                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.036966                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036966                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.515548                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.515548                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.515548                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.515548                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20718.616935                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20718.616935                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 69833.690055                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69833.690055                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21067.952827                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21067.952827                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21067.952827                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21067.952827                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            11367                       # number of replacements
system.cpu0.icache.tags.tagsinuse          127.996613                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           32058829                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11495                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2788.936842                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle         32173792                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000033                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   127.996580                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        256574053                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       256574053                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     32058828                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       32058828                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     32058828                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        32058828                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     32058828                       # number of overall hits
system.cpu0.icache.overall_hits::total       32058828                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        11492                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11492                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        11492                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11492                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        11492                       # number of overall misses
system.cpu0.icache.overall_misses::total        11492                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    576315215                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    576315215                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    576315215                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    576315215                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    576315215                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    576315215                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     32070320                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     32070320                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     32070320                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     32070320                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     32070320                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     32070320                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000358                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000358                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000358                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000358                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000358                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000358                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50149.252959                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50149.252959                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50149.252959                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50149.252959                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50149.252959                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50149.252959                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        11367                       # number of writebacks
system.cpu0.icache.writebacks::total            11367                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        11492                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11492                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        11492                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11492                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        11492                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11492                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    557167877                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    557167877                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    557167877                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    557167877                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    557167877                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    557167877                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000358                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000358                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000358                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000358                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000358                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000358                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48483.107988                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48483.107988                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 48483.107988                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48483.107988                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 48483.107988                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48483.107988                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                  15                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON   365915970042                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements         13845086                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          127.992915                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12976627                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13845214                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             0.937264                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle         87010182                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   127.992915                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.999945                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        228618205                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       228618205                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10437024                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10437024                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      2539601                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2539601                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     12976625                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12976625                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     12976625                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12976625                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     13747374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     13747374                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       122625                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       122625                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     13869999                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13869999                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     13869999                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13869999                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 307577138246                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 307577138246                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   9354484209                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9354484209                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 316931622455                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 316931622455                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 316931622455                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 316931622455                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     24184398                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24184398                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      2662226                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2662226                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     26846624                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     26846624                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     26846624                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     26846624                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.568440                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.568440                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.046061                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.046061                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.516638                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.516638                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.516638                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.516638                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 22373.519353                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22373.519353                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 76285.294263                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76285.294263                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 22850.154672                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22850.154672                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 22850.154672                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22850.154672                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks      9323508                       # number of writebacks
system.cpu1.dcache.writebacks::total          9323508                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          607                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          607                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        24178                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        24178                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        24785                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        24785                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        24785                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        24785                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data     13746767                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13746767                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        98447                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        98447                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data     13845214                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13845214                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data     13845214                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13845214                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data 284659870488                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 284659870488                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   6778060191                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6778060191                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 291437930679                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 291437930679                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 291437930679                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 291437930679                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.568415                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.568415                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.036979                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.036979                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.515715                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.515715                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.515715                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.515715                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20707.404911                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20707.404911                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 68849.839924                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68849.839924                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21049.723802                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21049.723802                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21049.723802                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21049.723802                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            11362                       # number of replacements
system.cpu1.icache.tags.tagsinuse          127.996590                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           32072249                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11490                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2791.318451                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle         32257925                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.000033                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   127.996557                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        256681368                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       256681368                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     32072248                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32072248                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     32072248                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32072248                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     32072248                       # number of overall hits
system.cpu1.icache.overall_hits::total       32072248                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        11487                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11487                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        11487                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11487                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        11487                       # number of overall misses
system.cpu1.icache.overall_misses::total        11487                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    581449827                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    581449827                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    581449827                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    581449827                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    581449827                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    581449827                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     32083735                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     32083735                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     32083735                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     32083735                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     32083735                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     32083735                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000358                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000358                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000358                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000358                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000358                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000358                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50618.074954                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50618.074954                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50618.074954                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50618.074954                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50618.074954                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50618.074954                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        11362                       # number of writebacks
system.cpu1.icache.writebacks::total            11362                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        11487                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11487                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        11487                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11487                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        11487                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11487                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    562310819                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    562310819                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    562310819                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    562310819                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    562310819                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    562310819                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000358                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000358                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000358                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000358                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000358                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000358                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48951.929921                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48951.929921                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 48951.929921                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48951.929921                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 48951.929921                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48951.929921                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                  15                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON   365915970042                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements         13873620                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          127.992945                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           12976746                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         13873748                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             0.935345                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle         86700306                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   127.992945                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999945                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        228875891                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       228875891                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10437135                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10437135                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      2539609                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2539609                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     12976744                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        12976744                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     12976744                       # number of overall hits
system.cpu2.dcache.overall_hits::total       12976744                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     13775794                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     13775794                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       122730                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       122730                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     13898524                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13898524                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     13898524                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13898524                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 307355851796                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 307355851796                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  10233809838                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10233809838                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 317589661634                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 317589661634                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 317589661634                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 317589661634                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     24212929                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     24212929                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      2662339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2662339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     26875268                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     26875268                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     26875268                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     26875268                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.568944                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.568944                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.046099                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.046099                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.517149                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.517149                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.517149                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.517149                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 22311.298485                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 22311.298485                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 83384.745686                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83384.745686                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 22850.603534                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 22850.603534                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 22850.603534                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 22850.603534                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      9410926                       # number of writebacks
system.cpu2.dcache.writebacks::total          9410926                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          606                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          606                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        24171                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        24171                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        24777                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        24777                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        24777                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        24777                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data     13775188                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     13775188                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        98559                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        98559                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data     13873747                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     13873747                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data     13873747                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     13873747                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 284390974756                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 284390974756                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   7661694929                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   7661694929                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 292052669685                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 292052669685                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 292052669685                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 292052669685                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.568919                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.568919                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.037020                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037020                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.516227                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.516227                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.516227                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.516227                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20645.161050                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20645.161050                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 77737.141499                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 77737.141499                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21050.742073                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21050.742073                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21050.742073                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21050.742073                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            11368                       # number of replacements
system.cpu2.icache.tags.tagsinuse          127.996619                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           32114486                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            11496                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2793.535665                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle         32327897                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.000033                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   127.996586                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999973                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        257019318                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       257019318                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     32114485                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       32114485                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     32114485                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        32114485                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     32114485                       # number of overall hits
system.cpu2.icache.overall_hits::total       32114485                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        11493                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        11493                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        11493                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         11493                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        11493                       # number of overall misses
system.cpu2.icache.overall_misses::total        11493                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    582210356                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    582210356                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    582210356                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    582210356                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    582210356                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    582210356                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     32125978                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     32125978                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     32125978                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     32125978                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     32125978                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     32125978                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000358                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000358                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000358                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000358                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000358                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000358                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50657.822675                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50657.822675                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50657.822675                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50657.822675                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50657.822675                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50657.822675                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        11368                       # number of writebacks
system.cpu2.icache.writebacks::total            11368                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        11493                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        11493                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        11493                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        11493                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        11493                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        11493                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    563061352                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    563061352                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    563061352                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    563061352                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    563061352                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    563061352                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000358                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000358                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000358                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000358                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000358                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000358                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48991.677717                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48991.677717                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48991.677717                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48991.677717                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48991.677717                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48991.677717                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls                  15                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON   365915970042                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements         13833044                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          127.992939                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           12976697                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         13833172                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             0.938085                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle         86258816                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   127.992939                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.999945                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        228510635                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       228510635                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10437127                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10437127                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      2539568                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2539568                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     12976695                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        12976695                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     12976695                       # number of overall hits
system.cpu3.dcache.overall_hits::total       12976695                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     13735378                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     13735378                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       122610                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       122610                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     13857988                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      13857988                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     13857988                       # number of overall misses
system.cpu3.dcache.overall_misses::total     13857988                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 307472433478                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 307472433478                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   9581982340                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   9581982340                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 317054415818                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 317054415818                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 317054415818                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 317054415818                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     24172505                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     24172505                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      2662178                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2662178                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     26834683                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     26834683                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     26834683                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     26834683                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.568223                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.568223                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.046056                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.046056                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.516421                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.516421                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.516421                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.516421                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 22385.436606                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 22385.436606                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 78150.088410                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 78150.088410                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 22878.820202                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 22878.820202                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 22878.820202                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 22878.820202                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks      8366168                       # number of writebacks
system.cpu3.dcache.writebacks::total          8366168                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          606                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          606                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        24212                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        24212                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        24818                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        24818                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        24818                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        24818                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data     13734772                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     13734772                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        98398                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        98398                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data     13833170                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     13833170                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data     13833170                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     13833170                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data 284574561292                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 284574561292                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   7005157649                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   7005157649                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 291579718941                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 291579718941                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 291579718941                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 291579718941                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.568198                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.568198                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.036961                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.036961                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.515496                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.515496                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.515496                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.515496                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 20719.278143                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20719.278143                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 71192.073508                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 71192.073508                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21078.300848                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21078.300848                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21078.300848                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21078.300848                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            11366                       # number of replacements
system.cpu3.icache.tags.tagsinuse          127.996601                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           32054424                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            11494                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2788.796242                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle         32246263                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.000033                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   127.996568                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999973                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        256538804                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       256538804                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     32054423                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       32054423                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     32054423                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        32054423                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     32054423                       # number of overall hits
system.cpu3.icache.overall_hits::total       32054423                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        11491                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        11491                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        11491                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         11491                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        11491                       # number of overall misses
system.cpu3.icache.overall_misses::total        11491                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    576920806                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    576920806                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    576920806                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    576920806                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    576920806                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    576920806                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     32065914                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     32065914                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     32065914                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     32065914                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     32065914                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     32065914                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000358                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000358                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000358                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000358                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000358                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000358                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 50206.318510                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 50206.318510                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 50206.318510                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 50206.318510                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 50206.318510                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 50206.318510                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        11366                       # number of writebacks
system.cpu3.icache.writebacks::total            11366                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst        11491                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        11491                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst        11491                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        11491                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst        11491                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        11491                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    557775134                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    557775134                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    557775134                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    557775134                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    557775134                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    557775134                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000358                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000358                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000358                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000358                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000358                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000358                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 48540.173527                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 48540.173527                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 48540.173527                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 48540.173527                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 48540.173527                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 48540.173527                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    245059                       # number of replacements
system.l2.tags.tagsinuse                 16307.987631                       # Cycle average of tags in use
system.l2.tags.total_refs                   110605769                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    261443                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    423.058827                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               17171936000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       14.545646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.040354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.049916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.038951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.046856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    89.739199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  4375.315311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    88.486748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  3928.796749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    95.170721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  3854.713738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    86.907524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  3774.135917                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.005477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.267048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.005401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.239795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.005809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.235273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.005304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.230355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995361                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1552                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14581                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 887201255                       # Number of tag accesses
system.l2.tags.data_accesses                887201255                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     35654992                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         35654992                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        45463                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            45463                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus0.data        55426                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        55153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        54906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        55353                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                220838                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         7840                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         7806                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         7853                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         7832                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              31331                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data     13717369                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data     13727969                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data     13761971                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data     13713548                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          54920857                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         7840                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data     13772795                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         7806                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data     13783122                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         7853                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data     13816877                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         7832                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data     13768901                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55173026                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         7840                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data     13772795                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         7806                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data     13783122                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         7853                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data     13816877                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         7832                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data     13768901                       # number of overall hits
system.l2.overall_hits::total                55173026                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus0.data        42985                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        43294                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        43653                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        43045                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              172977                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         3652                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         3640                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         3659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14632                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data        20369                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        18798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data        13217                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data        21224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           73608                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         3652                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        63354                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3681                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        62092                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         3640                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        56870                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         3659                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        64269                       # number of demand (read+write) misses
system.l2.demand_misses::total                 261217                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         3652                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        63354                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3681                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        62092                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         3640                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        56870                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         3659                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        64269                       # number of overall misses
system.l2.overall_misses::total                261217                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data   5635430759                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   5541171811                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   6432426000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   5768330078                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23377358648                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst    388627820                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst    394016497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst    394178099                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst    389019330                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1565841746                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data   2887197159                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data   2729351989                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data   1819108732                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data   2923805010                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10359462890                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    388627820                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   8522627918                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    394016497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   8270523800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    394178099                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   8251534732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    389019330                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   8692135088                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35302663284                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    388627820                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   8522627918                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    394016497                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   8270523800                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    394178099                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   8251534732                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    389019330                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   8692135088                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35302663284                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     35654992                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     35654992                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        45463                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        45463                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        98411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        98447                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        98559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        98398                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            393815                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        11492                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        11487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        11493                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst        11491                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          45963                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     13737738                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data     13746767                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data     13775188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data     13734772                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      54994465                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        11492                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     13836149                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        11487                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data     13845214                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        11493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data     13873747                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        11491                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data     13833170                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55434243                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        11492                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     13836149                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        11487                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data     13845214                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        11493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data     13873747                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        11491                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data     13833170                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55434243                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.436791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.439770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.442912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.437458                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.439234                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.317786                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.320449                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.316715                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.318423                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.318343                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.001483                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.001367                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.000959                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.001545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001338                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.317786                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.004579                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.320449                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.004485                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.316715                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.004099                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.318423                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.004646                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004712                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.317786                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.004579                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.320449                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.004485                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.316715                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.004099                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.318423                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.004646                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004712                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 131102.262626                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 127989.370606                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 147353.583946                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 134006.971263                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 135147.208288                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 106415.065717                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 107040.613149                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 108290.686538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 106318.483192                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107014.881493                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 141744.668810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 145193.743430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 137634.011652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 137759.376649                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 140738.274236                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 106415.065717                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 134523.911955                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 107040.613149                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 133197.896669                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 108290.686538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 145094.684931                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 106318.483192                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 135246.154258                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 135146.882799                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 106415.065717                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 134523.911955                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 107040.613149                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 133197.896669                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 108290.686538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 145094.684931                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 106318.483192                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 135246.154258                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 135146.882799                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               177399                       # number of writebacks
system.l2.writebacks::total                    177399                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          284                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           284                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        42985                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        43294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        43653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data        43045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         172977                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst         3652                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst         3681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst         3640                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst         3659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        14632                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data        20369                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data        18798                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data        13217                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data        21224                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        73608                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         3652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        63354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         3681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        62092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         3640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        56870                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         3659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        64269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            261217                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         3652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        63354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         3681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        62092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         3640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        56870                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         3659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        64269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           261217                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   4901608387                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   4802052885                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   5687155428                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data   5033433046                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20424249746                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst    326213449                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst    331103419                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst    331961336                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst    326481841                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1315760045                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data   2539643828                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data   2408530983                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data   1593504173                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data   2561662202                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9103341186                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    326213449                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   7441252215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    331103419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   7210583868                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    331961336                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   7280659601                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    326481841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   7595095248                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30843350977                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    326213449                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   7441252215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    331103419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   7210583868                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    331961336                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   7280659601                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    326481841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   7595095248                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30843350977                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.436791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.439770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.442912                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.437458                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.439234                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.317786                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.320449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.316715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.318423                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.318343                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.001483                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.001367                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.000959                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.001545                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001338                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.317786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.004579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.320449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.004485                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.316715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.004099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.318423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.004646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004712                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.317786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.004579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.320449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.004485                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.316715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.004099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.318423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.004646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004712                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 114030.670862                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 110917.283804                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 130280.975603                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 116934.209455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118074.944912                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 89324.602683                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 89949.312415                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 91198.169231                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 89227.067778                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89923.458516                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 124681.811969                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 128126.980689                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 120564.740334                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 120696.485205                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 123673.258151                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89324.602683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 117455.128563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 89949.312415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 116127.421697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91198.169231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 128022.852136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 89227.067778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 118176.652010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 118075.588407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89324.602683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 117455.128563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 89949.312415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 116127.421697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91198.169231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 128022.852136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 89227.067778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 118176.652010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 118075.588407                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        505559                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       244339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              88244                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       177399                       # Transaction distribution
system.membus.trans_dist::CleanEvict            66940                       # Transaction distribution
system.membus.trans_dist::ReadExReq            172979                       # Transaction distribution
system.membus.trans_dist::ReadExResp           172979                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         88241                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       766782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       766782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 766782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     28071808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     28071808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28071808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            261220                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  261220    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              261220                       # Request fanout histogram
system.membus.reqLayer8.occupancy          1455605313                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1413586434                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups             21                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted           21                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect           15                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups           11                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups           11                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses           11                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON 365915970042                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles               439274874                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts           99999998                       # Number of instructions committed
system.switch_cpus0.committedOps            155109837                       # Number of ops (including micro ops) committed
system.switch_cpus0.discardedOps             53143990                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus0.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus0.cpi                      4.392749                       # CPI: cycles per instruction
system.switch_cpus0.ipc                      0.227648                       # IPC: instructions per cycle
system.switch_cpus0.op_class_0::No_OpClass       492602      0.32%      0.32% # Class of committed instruction
system.switch_cpus0.op_class_0::IntAlu      108538185     69.98%     70.29% # Class of committed instruction
system.switch_cpus0.op_class_0::IntMult        427678      0.28%     70.57% # Class of committed instruction
system.switch_cpus0.op_class_0::IntDiv        2924082      1.89%     72.45% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatAdd     18325685     11.81%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCmp           40      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCvt           60      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMult          280      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMultAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatDiv          100      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMisc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatSqrt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAdd             0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAddAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAlu             0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCmp             0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCvt             0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMisc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMult            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMultAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShift            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShiftAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdSqrt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAdd            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAlu            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCmp            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCvt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatDiv            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMisc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMult            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMultAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatSqrt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus0.op_class_0::MemRead       4240726      2.73%     87.00% # Class of committed instruction
system.switch_cpus0.op_class_0::MemWrite      2096537      1.35%     88.35% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemRead     17498212     11.28%     99.64% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemWrite       565650      0.36%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::total       155109837                       # Class of committed instruction
system.switch_cpus0.tickCycles              307579011                       # Number of cycles that the object actually ticked
system.switch_cpus0.idleCycles              131695863                       # Total number of cycles that the object has spent stopped
system.switch_cpus1.branchPred.lookups             21                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted           21                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect           15                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups           11                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups           11                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses           11                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON 365915970042                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               439274879                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts          100045136                       # Number of instructions committed
system.switch_cpus1.committedOps            155173027                       # Number of ops (including micro ops) committed
system.switch_cpus1.discardedOps             53170606                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus1.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus1.cpi                      4.390767                       # CPI: cycles per instruction
system.switch_cpus1.ipc                      0.227751                       # IPC: instructions per cycle
system.switch_cpus1.op_class_0::No_OpClass       492638      0.32%      0.32% # Class of committed instruction
system.switch_cpus1.op_class_0::IntAlu      108583357     69.98%     70.29% # Class of committed instruction
system.switch_cpus1.op_class_0::IntMult        427678      0.28%     70.57% # Class of committed instruction
system.switch_cpus1.op_class_0::IntDiv        2924082      1.88%     72.45% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatAdd     18334606     11.82%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCmp           40      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCvt           60      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMult          280      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMultAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatDiv          100      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMisc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatSqrt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAdd             0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAddAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAlu             0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCmp             0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCvt             0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMisc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMult            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMultAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShift            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShiftAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdSqrt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAdd            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAlu            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCmp            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCvt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatDiv            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMisc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMult            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMultAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatSqrt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus1.op_class_0::MemRead       4240834      2.73%     87.00% # Class of committed instruction
system.switch_cpus1.op_class_0::MemWrite      2096534      1.35%     88.35% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemRead     17507132     11.28%     99.64% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemWrite       565686      0.36%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::total       155173027                       # Class of committed instruction
system.switch_cpus1.tickCycles              307687603                       # Number of cycles that the object actually ticked
system.switch_cpus1.idleCycles              131587276                       # Total number of cycles that the object has spent stopped
system.switch_cpus2.branchPred.lookups             21                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted           21                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect           15                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups           11                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups           11                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses           11                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON 365915970042                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles               439274874                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts          100187258                       # Number of instructions committed
system.switch_cpus2.committedOps            155372003                       # Number of ops (including micro ops) committed
system.switch_cpus2.discardedOps             53254412                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus2.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus2.cpi                      4.384538                       # CPI: cycles per instruction
system.switch_cpus2.ipc                      0.228074                       # IPC: instructions per cycle
system.switch_cpus2.op_class_0::No_OpClass       492751      0.32%      0.32% # Class of committed instruction
system.switch_cpus2.op_class_0::IntAlu      108725594     69.98%     70.29% # Class of committed instruction
system.switch_cpus2.op_class_0::IntMult        427679      0.28%     70.57% # Class of committed instruction
system.switch_cpus2.op_class_0::IntDiv        2924082      1.88%     72.45% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatAdd     18362692     11.82%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCmp           40      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCvt           60      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMult          280      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMultAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatDiv          100      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMisc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatSqrt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAdd             0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAddAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAlu             0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCmp             0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCvt             0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMisc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMult            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMultAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShift            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShiftAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdSqrt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAdd            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAlu            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCmp            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCvt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatDiv            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMisc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMult            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMultAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatSqrt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus2.op_class_0::MemRead       4241174      2.73%     87.00% # Class of committed instruction
system.switch_cpus2.op_class_0::MemWrite      2096535      1.35%     88.35% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemRead     17535218     11.29%     99.64% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemWrite       565798      0.36%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::total       155372003                       # Class of committed instruction
system.switch_cpus2.tickCycles              308125847                       # Number of cycles that the object actually ticked
system.switch_cpus2.idleCycles              131149027                       # Total number of cycles that the object has spent stopped
system.switch_cpus3.branchPred.lookups             21                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted           21                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect           15                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups           11                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups           11                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses           11                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::ON 365915970042                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles               439274874                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts           99985163                       # Number of instructions committed
system.switch_cpus3.committedOps            155089065                       # Number of ops (including micro ops) committed
system.switch_cpus3.discardedOps             53135251                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus3.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus3.cpi                      4.393401                       # CPI: cycles per instruction
system.switch_cpus3.ipc                      0.227614                       # IPC: instructions per cycle
system.switch_cpus3.op_class_0::No_OpClass       492590      0.32%      0.32% # Class of committed instruction
system.switch_cpus3.op_class_0::IntAlu      108523335     69.97%     70.29% # Class of committed instruction
system.switch_cpus3.op_class_0::IntMult        427678      0.28%     70.57% # Class of committed instruction
system.switch_cpus3.op_class_0::IntDiv        2924082      1.89%     72.45% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatAdd     18322756     11.81%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCmp           40      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCvt           60      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMult          280      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMultAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatDiv          100      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMisc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatSqrt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAdd             0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAddAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAlu             0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCmp             0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCvt             0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMisc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMult            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMultAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShift            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShiftAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdSqrt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAdd            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAlu            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCmp            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCvt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatDiv            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMisc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMult            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMultAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatSqrt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus3.op_class_0::MemRead       4240690      2.73%     87.00% # Class of committed instruction
system.switch_cpus3.op_class_0::MemWrite      2096534      1.35%     88.35% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemRead     17495282     11.28%     99.64% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemWrite       565638      0.36%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::total       155089065                       # Class of committed instruction
system.switch_cpus3.tickCycles              307533943                       # Number of cycles that the object actually ticked
system.switch_cpus3.idleCycles              131740931                       # Total number of cycles that the object has spent stopped
system.tol2bus.snoop_filter.tot_requests    110867478                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     55433235                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1004                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1004                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 365915970042                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          55040430                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     35832391                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        45463                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19800440                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           393815                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          393817                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         45963                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     54994465                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        34352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     41508320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        34337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     41535513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        34355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     41621114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        34349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     41499385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             166301725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1463040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1432994496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1462400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1482798144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1463168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1490219072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1462912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1420757696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5832620928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          245059                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11353536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         55679302                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004246                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               55678298    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1004      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           55679302                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       151829567204                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             41.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28738479                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34931162370                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          28727648                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       34953766558                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             9.6                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          28749298                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       35008844210                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             9.6                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         28742636                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy      34886553999                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            9.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
