// Seed: 701200882
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output uwire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wand id_1;
  assign id_1 = -1;
  assign id_5 = -1;
  wire id_6;
endmodule
module module_1 (
    input wand id_0
    , id_2
);
  wire id_3;
  assign id_2 = id_3 + 1'b0;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd87
) (
    output logic id_0,
    input  wire  id_1,
    input  uwire _id_2
);
  wire id_4[1 : 1];
  wire [-1 : (  id_2  )] id_5;
  always begin : LABEL_0
    id_0 = id_4;
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
endmodule
