

================================================================
== Vitis HLS Report for 'Weight_Loader_3'
================================================================
* Date:           Fri Dec 19 23:43:50 2025

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        Hybrid_Model_test
* Solution:       hls (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.779 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25092|    25092|  0.125 ms|  0.125 ms|  25092|  25092|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |grp_Weight_Loader_3_Pipeline_VITIS_LOOP_9_1_fu_74  |Weight_Loader_3_Pipeline_VITIS_LOOP_9_1  |    25090|    25090|  0.125 ms|  0.125 ms|  25089|  25089|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       78|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|       25|      104|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|        4|     -|
|Register             |        -|      -|      540|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      565|      186|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |grp_Weight_Loader_3_Pipeline_VITIS_LOOP_9_1_fu_74  |Weight_Loader_3_Pipeline_VITIS_LOOP_9_1  |        0|   0|  25|  104|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |Total                                              |                                         |        0|   0|  25|  104|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |sub_ln59_1_fu_112_p2  |         -|   0|  0|  23|           1|          23|
    |sub_ln59_fu_96_p2     |         -|   0|  0|  32|           1|          32|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    |Iterations_fu_128_p3  |    select|   0|  0|  21|           1|          23|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  78|           4|          79|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   1|          4|    1|          4|
    |ap_done            |   1|          2|    1|          2|
    |mul_loc_c_blk_n    |   1|          2|    1|          2|
    |weight_mem3_blk_n  |   1|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |   4|         10|    4|         10|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                              |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |Iterations_reg_141                                              |   23|   0|   23|          0|
    |ap_CS_fsm                                                       |    3|   0|    3|          0|
    |ap_done_reg                                                     |    1|   0|    1|          0|
    |grp_Weight_Loader_3_Pipeline_VITIS_LOOP_9_1_fu_74_ap_start_reg  |    1|   0|    1|          0|
    |weight_mem3_read_reg_136                                        |  512|   0|  512|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                           |  540|   0|  540|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|   Weight_Loader.3|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|   Weight_Loader.3|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|   Weight_Loader.3|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|   Weight_Loader.3|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|   Weight_Loader.3|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|   Weight_Loader.3|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|   Weight_Loader.3|  return value|
|p_read                           |   in|   32|     ap_none|            p_read|        scalar|
|weight_mem3_dout                 |   in|  512|     ap_fifo|       weight_mem3|       pointer|
|weight_mem3_empty_n              |   in|    1|     ap_fifo|       weight_mem3|       pointer|
|weight_mem3_read                 |  out|    1|     ap_fifo|       weight_mem3|       pointer|
|weight_mem3_num_data_valid       |   in|    3|     ap_fifo|       weight_mem3|       pointer|
|weight_mem3_fifo_cap             |   in|    3|     ap_fifo|       weight_mem3|       pointer|
|weight_streams_3_din             |  out|  512|     ap_fifo|  weight_streams_3|       pointer|
|weight_streams_3_full_n          |   in|    1|     ap_fifo|  weight_streams_3|       pointer|
|weight_streams_3_write           |  out|    1|     ap_fifo|  weight_streams_3|       pointer|
|weight_streams_3_num_data_valid  |   in|   32|     ap_fifo|  weight_streams_3|       pointer|
|weight_streams_3_fifo_cap        |   in|   32|     ap_fifo|  weight_streams_3|       pointer|
|mul_loc_c_din                    |  out|   32|     ap_fifo|         mul_loc_c|       pointer|
|mul_loc_c_full_n                 |   in|    1|     ap_fifo|         mul_loc_c|       pointer|
|mul_loc_c_write                  |  out|    1|     ap_fifo|         mul_loc_c|       pointer|
|mul_loc_c_num_data_valid         |   in|    3|     ap_fifo|         mul_loc_c|       pointer|
|mul_loc_c_fifo_cap               |   in|    3|     ap_fifo|         mul_loc_c|       pointer|
+---------------------------------+-----+-----+------------+------------------+--------------+

