/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __LINUX_MFD_RAA271003_H__
#define __LINUX_MFD_RAA271003_H__

#define RAA271003_EVENT_A	0x0
#define RAA271003_EVENT_B	0x1
#define RAA271003_EVENT_C	0x2
#define RAA271003_EVENT_D	0x3
#define RAA271003_EVENT_E	0x4
#define RAA271003_EVENT_F	0x5
#define RAA271003_EVENT_G	0x6
#define RAA271003_EVENT_H	0x7
#define RAA271003_EVENT_I	0x8
#define RAA271003_EVENT_J	0x9
#define RAA271003_EVENT_K	0xA
#define RAA271003_EVENT_L	0xB
#define RAA271003_EVENT_M	0xC
#define RAA271003_EVENT_N	0xD
#define RAA271003_EVENT_O	0xE
#define RAA271003_EVENT_P	0xF
#define RAA271003_EVENT_Q	0x10
#define RAA271003_EVENT_R	0x11
#define RAA271003_EVENT_S	0x12
#define RAA271003_EVENT_T	0x13
#define RAA271003_IO_BUS_CHECK	0x100
#define RAA271003_IO_VIR_GPO_CONF1	0x101
#define RAA271003_IO_VIR_GPO_CONF2	0x102
#define RAA271003_IO_VIR_GPO_CONF3	0x103
#define RAA271003_IO_VIR_GPI_CONF1	0x104
#define RAA271003_IO_VIR_GPI_CONF2	0x105
#define RAA271003_IO_VIR_WAIT_CONF1	0x106
#define RAA271003_IO_VIR_WAIT_CONF2	0x107
#define RAA271003_IO_VIR_TRIG_CONF1	0x108
#define RAA271003_IO_VIR_TRIG_CONF2	0x109
#define RAA271003_IO_VIR_NSIRQ_CONF1	0x10A
#define RAA271003_IO_VIR_NSIRQ_CONF2	0x10B
#define RAA271003_IO_SDI1_NERR_CONFIG	0x10C
#define RAA271003_IO_NPRESET_CONFIG	0x10D
#define RAA271003_IO_NIRQ_CONFIG	0x10E
#define RAA271003_IO_I2C_PAD_CTRL	0x10F
#define RAA271003_IO_EN_CTRL	0x110
#define RAA271003_IO_GPIO1_CONF1	0x112
#define RAA271003_IO_GPIO2_CONF1	0x114
#define RAA271003_IO_GPIO3_CONF2	0x115
#define RAA271003_IO_GPIO3_CONF1	0x116
#define RAA271003_IO_GPIO4_CONF2	0x117
#define RAA271003_IO_GPIO4_CONF1	0x118
#define RAA271003_IO_GPIO5_CONF2	0x119
#define RAA271003_IO_GPIO5_CONF1	0x11A
#define RAA271003_IO_GPIO6_CONF2	0x11B
#define RAA271003_IO_GPIO6_CONF1	0x11C
#define RAA271003_IO_GPIO7_CONF2	0x11D
#define RAA271003_IO_GPIO7_CONF1	0x11E
#define RAA271003_IO_GPIO8_CONF2	0x11F
#define RAA271003_IO_GPIO8_CONF1	0x120
#define RAA271003_IO_GPIO9_CONF2	0x121
#define RAA271003_IO_GPIO9_CONF1	0x122
#define RAA271003_IO_GPIO10_CONF2	0x123
#define RAA271003_IO_GPIO10_CONF1	0x124
#define RAA271003_IO_GPIO11_CONF2	0x125
#define RAA271003_IO_GPIO11_CONF1	0x126
#define RAA271003_IO_GPIO12_CONF2	0x127
#define RAA271003_IO_GPIO12_CONF1	0x128
#define RAA271003_IO_GPIO13_CONF2	0x129
#define RAA271003_IO_GPIO13_CONF1	0x12A
#define RAA271003_IO_EVENT_A	0x12B
#define RAA271003_IO_EVENT_B	0x12C
#define RAA271003_IO_STATUS_A	0x12D
#define RAA271003_IO_STATUS_B	0x12E
#define RAA271003_IO_IRQ_MASK_A	0x12F
#define RAA271003_IO_IRQ_MASK_B	0x130
#define RAA271003_FMU_BUS_CHECK	0x140
#define RAA271003_FMU_INTERNAL_FLT_SRC	0x142
#define RAA271003_FMU_HOST_ISSUED	0x143
#define RAA271003_FMU_FLT_COUNT_TH	0x144
#define RAA271003_FMU_FLT_COUNT	0x145
#define RAA271003_FMU_CURRENT_REACT	0x146
#define RAA271003_FMU_FLT_CFG_1_0	0x147
#define RAA271003_FMU_FLT_CFG_3_2	0x148
#define RAA271003_FMU_FLT_CFG_5_4	0x149
#define RAA271003_FMU_FLT_CFG_7_6	0x14A
#define RAA271003_FMU_FLT_CFG_9_8	0x14B
#define RAA271003_FMU_FLT_CFG_11_10	0x14C
#define RAA271003_FMU_FLT_CFG_13_12	0x14D
#define RAA271003_FMU_FLT_CFG_15_14	0x14E
#define RAA271003_FMU_FLT_CFG_17_16	0x14F
#define RAA271003_FMU_FLT_CFG_19_18	0x150
#define RAA271003_FMU_FLT_CFG_21_20	0x151
#define RAA271003_FMU_FLT_CFG_23_22	0x152
#define RAA271003_FMU_FLT_CFG_25_24	0x153
#define RAA271003_FMU_FLT_CFG_27_26	0x154
#define RAA271003_FMU_FLT_CFG_29_28	0x155
#define RAA271003_FMU_FLT_CFG_31_30	0x156
#define RAA271003_FMU_FLT_CFG_35_34	0x158
#define RAA271003_FMU_FLT_CFG_37_36	0x159
#define RAA271003_FMU_FLT_CFG_39_38	0x15A
#define RAA271003_FMU_FAULT_CTR1_7_0	0x15B
#define RAA271003_FMU_FAULT_CTR1_15_8	0x15C
#define RAA271003_FMU_FAULT_CTR1_23_16	0x15D
#define RAA271003_FMU_FAULT_CTR1_31_24	0x15E
#define RAA271003_FMU_FAULT_CTR1_39_32	0x15F
#define RAA271003_FMU_FAULT_CTR2_7_0	0x160
#define RAA271003_FMU_FAULT_CTR2_15_8	0x161
#define RAA271003_FMU_FAULT_CTR2_23_16	0x162
#define RAA271003_FMU_FAULT_CTR2_31_24	0x163
#define RAA271003_FMU_FAULT_CTR2_39_32	0x164
#define RAA271003_FMU_EVENT_FAULT_7_0	0x165
#define RAA271003_FMU_EVENT_FAULT_15_8	0x166
#define RAA271003_FMU_EVENT_FAULT_23_16	0x167
#define RAA271003_FMU_EVENT_FAULT_31_24	0x168
#define RAA271003_FMU_EVENT_FAULT_39_32	0x169
#define RAA271003_FMU_STA_FAULT_7_0	0x16A
#define RAA271003_FMU_STA_FAULT_15_8	0x16B
#define RAA271003_FMU_STA_FAULT_23_16	0x16C
#define RAA271003_FMU_STA_FAULT_31_24	0x16D
#define RAA271003_FMU_STA_FAULT_39_32	0x16E
#define RAA271003_FMU_IRQ_MASK_FAULT_7_0	0x16F
#define RAA271003_FMU_IRQ_MASK_FAULT_15_8	0x170
#define RAA271003_FMU_IRQ_MASK_FAULT_23_16	0x171
#define RAA271003_FMU_IRQ_MASK_FAULT_31_24	0x172
#define RAA271003_FMU_IRQ_MASK_FAULT_39_32	0x173
#define RAA271003_FMU_SDO_MASK_FAULT_7_0	0x174
#define RAA271003_FMU_SDO_MASK_FAULT_15_8	0x175
#define RAA271003_FMU_SDO_MASK_FAULT_23_16	0x176
#define RAA271003_FMU_SDO_MASK_FAULT_31_24	0x177
#define RAA271003_FMU_SDO_MASK_FAULT_39_32	0x178
#define RAA271003_LDO_BUS_CHECK	0x180
#define RAA271003_LDO_LDO1_VSEL_A	0x186
#define RAA271003_LDO_LDO1_VSEL_B	0x187
#define RAA271003_LDO_LDO1_VSEL_ACTUAL	0x188
#define RAA271003_LDO_LDO1_CTRL1	0x18C
#define RAA271003_LDO_LDO1_CTRL2	0x18D
#define RAA271003_LDO_LDO1_STATUS	0x190
#define RAA271003_LDO_LDO2_VSEL_A	0x192
#define RAA271003_LDO_LDO2_VSEL_B	0x193
#define RAA271003_LDO_LDO2_VSEL_ACTUAL	0x194
#define RAA271003_LDO_LDO2_CTRL1	0x198
#define RAA271003_LDO_LDO2_CTRL2	0x199
#define RAA271003_LDO_LDO2_STATUS	0x19C
#define RAA271003_LDO_LDO3_VSEL_A	0x19E
#define RAA271003_LDO_LDO3_VSEL_B	0x19F
#define RAA271003_LDO_LDO3_VSEL_ACTUAL	0x1A0
#define RAA271003_LDO_LDO3_CTRL1	0x1A4
#define RAA271003_LDO_LDO3_CTRL2	0x1A5
#define RAA271003_LDO_LDO3_STATUS	0x1A8
#define RAA271003_LDO_LDO4_VSEL_A	0x1AA
#define RAA271003_LDO_LDO4_VSEL_B	0x1AB
#define RAA271003_LDO_LDO4_VSEL_ACTUAL	0x1AC
#define RAA271003_LDO_LDO4_CTRL1	0x1B0
#define RAA271003_LDO_LDO4_CTRL2	0x1B1
#define RAA271003_LDO_LDO4_STATUS	0x1B4
#define RAA271003_BUCK1_BUS_CHECK	0x1C0
#define RAA271003_BUCK1_VSEL_A_H	0x1C1
#define RAA271003_BUCK1_VSEL_A_L	0x1C2
#define RAA271003_BUCK1_VSEL_B_H	0x1C3
#define RAA271003_BUCK1_VSEL_B_L	0x1C4
#define RAA271003_BUCK1_VSEL_H_ACTUAL	0x1C9
#define RAA271003_BUCK1_VSEL_L_ACTUAL	0x1CA
#define RAA271003_BUCK1_EVENT_A	0x1CB
#define RAA271003_BUCK1_MASKIRQ_A	0x1CD
#define RAA271003_BUCK1_MODE	0x1CE
#define RAA271003_BUCK1_CONF1	0x1D0
#define RAA271003_BUCK1_CONF5	0x1D4
#define RAA271003_BUCK1_CONF8	0x1D7
#define RAA271003_BUCK1_CONF10	0x1D9
#define RAA271003_BUCK1_STATUS	0x1F4
#define RAA271003_BUCK2_BUS_CHECK	0x200
#define RAA271003_BUCK2_VSEL_A_H	0x201
#define RAA271003_BUCK2_VSEL_A_L	0x202
#define RAA271003_BUCK2_VSEL_B_H	0x203
#define RAA271003_BUCK2_VSEL_B_L	0x204
#define RAA271003_BUCK2_VSEL_H_ACTUAL	0x209
#define RAA271003_BUCK2_VSEL_L_ACTUAL	0x20A
#define RAA271003_BUCK2_EVENT_A	0x20B
#define RAA271003_BUCK2_MASKIRQ_A	0x20D
#define RAA271003_BUCK2_MODE	0x20E
#define RAA271003_BUCK2_CONF1	0x210
#define RAA271003_BUCK2_CONF5	0x214
#define RAA271003_BUCK2_CONF8	0x217
#define RAA271003_BUCK2_CONF10	0x219
#define RAA271003_BUCK2_STATUS	0x234
#define RAA271003_BUCK3_BUS_CHECK	0x240
#define RAA271003_BUCK3_VSEL_A_H	0x241
#define RAA271003_BUCK3_VSEL_A_L	0x242
#define RAA271003_BUCK3_VSEL_B_H	0x243
#define RAA271003_BUCK3_VSEL_B_L	0x244
#define RAA271003_BUCK3_VSEL_H_ACTUAL	0x249
#define RAA271003_BUCK3_VSEL_L_ACTUAL	0x24A
#define RAA271003_BUCK3_EVENT_A	0x24B
#define RAA271003_BUCK3_MASKIRQ_A	0x24D
#define RAA271003_BUCK3_MODE	0x24E
#define RAA271003_BUCK3_CONF1	0x250
#define RAA271003_BUCK3_CONF5	0x254
#define RAA271003_BUCK3_CONF8	0x257
#define RAA271003_BUCK3_CONF10	0x259
#define RAA271003_BUCK3_STATUS	0x274
#define RAA271003_BUCK4_BUS_CHECK	0x280
#define RAA271003_BUCK4_VSEL_A_H	0x281
#define RAA271003_BUCK4_VSEL_A_L	0x282
#define RAA271003_BUCK4_VSEL_B_H	0x283
#define RAA271003_BUCK4_VSEL_B_L	0x284
#define RAA271003_BUCK4_VSEL_H_ACTUAL	0x289
#define RAA271003_BUCK4_VSEL_L_ACTUAL	0x28A
#define RAA271003_BUCK4_EVENT_A	0x28B
#define RAA271003_BUCK4_MASKIRQ_A	0x28D
#define RAA271003_BUCK4_MODE	0x28E
#define RAA271003_BUCK4_CONF1	0x290
#define RAA271003_BUCK4_CONF5	0x294
#define RAA271003_BUCK4_CONF8	0x297
#define RAA271003_BUCK4_CONF10	0x299
#define RAA271003_BUCK4_STATUS	0x2B4
#define RAA271003_BUCK5_BUS_CHECK	0x2C0
#define RAA271003_BUCK5_VSEL_A_H	0x2C1
#define RAA271003_BUCK5_VSEL_A_L	0x2C2
#define RAA271003_BUCK5_VSEL_B_H	0x2C3
#define RAA271003_BUCK5_VSEL_B_L	0x2C4
#define RAA271003_BUCK5_VSEL_H_ACTUAL	0x2C9
#define RAA271003_BUCK5_VSEL_L_ACTUAL	0x2CA
#define RAA271003_BUCK5_EVENT_A	0x2CB
#define RAA271003_BUCK5_MASKIRQ_A	0x2CD
#define RAA271003_BUCK5_MODE	0x2CE
#define RAA271003_BUCK5_CONF1	0x2D0
#define RAA271003_BUCK5_CONF5	0x2D4
#define RAA271003_BUCK5_CONF8	0x2D7
#define RAA271003_BUCK5_CONF10	0x2D9
#define RAA271003_BUCK5_STATUS	0x2F4
#define RAA271003_ADC_BUS_CHECK	0x300
#define RAA271003_ADC_EVENT_A	0x301
#define RAA271003_ADC_STATUS_A	0x302
#define RAA271003_ADC_IRQ_MASK_A	0x303
#define RAA271003_ADC_SCHED_CFG_0	0x304
#define RAA271003_ADC_TEMP_WARN_HI_THR_H	0x305
#define RAA271003_ADC_TEMP_WARN_THR_L	0x306
#define RAA271003_ADC_TEMP_WARN_LO_THR_H	0x307
#define RAA271003_ADC_TEMP_CRIT_THR_H	0x308
#define RAA271003_ADC_TEMP_CRIT_SHDN_THR_L	0x309
#define RAA271003_ADC_TEMP_SHDN_THR_H	0x30A
#define RAA271003_ADC_OFFSET_LV	0x314
#define RAA271003_ADC_DELTA_GAIN_LV	0x315
#define RAA271003_ADC_OFFSET_HV	0x316
#define RAA271003_ADC_DELTA_GAIN_HV	0x317
#define RAA271003_ADC_LDO1_DELTA_TOFFSET	0x318
#define RAA271003_ADC_LDO2_DELTA_TOFFSET	0x319
#define RAA271003_ADC_LDO3_DELTA_TOFFSET	0x31A
#define RAA271003_ADC_LDO4_DELTA_TOFFSET	0x31B
#define RAA271003_ADC_BUCK1_DELTA_TOFFSET	0x31C
#define RAA271003_ADC_BUCK2_DELTA_TOFFSET	0x31D
#define RAA271003_ADC_BUCK3_DELTA_TOFFSET	0x31E
#define RAA271003_ADC_BUCK4_DELTA_TOFFSET	0x31F
#define RAA271003_ADC_BUCK5_DELTA_TOFFSET	0x320
#define RAA271003_ADC_TEMP_DELTA_TOFFSET	0x321
#define RAA271003_ADC_SCHED_CFG_1	0x327
#define RAA271003_ADC_SCHED_CFG_2	0x328
#define RAA271003_ADC_SCHED_CFG_3	0x329
#define RAA271003_ADC_BIST_SCHED_CFG_1	0x32B
#define RAA271003_ADC_BIST_SCHED_CFG_2	0x32C
#define RAA271003_ADC_LDO1_TEMP_RES_A	0x32D
#define RAA271003_ADC_LDO1_TEMP_RES_B	0x32E
#define RAA271003_ADC_LDO2_TEMP_RES_A	0x32F
#define RAA271003_ADC_LDO2_TEMP_RES_B	0x330
#define RAA271003_ADC_LDO3_TEMP_RES_A	0x331
#define RAA271003_ADC_LDO3_TEMP_RES_B	0x332
#define RAA271003_ADC_LDO4_TEMP_RES_A	0x333
#define RAA271003_ADC_LDO4_TEMP_RES_B	0x334
#define RAA271003_ADC_BUCK1_TEMP_RES_A	0x335
#define RAA271003_ADC_BUCK1_TEMP_RES_B	0x336
#define RAA271003_ADC_BUCK2_TEMP_RES_A	0x337
#define RAA271003_ADC_BUCK2_TEMP_RES_B	0x338
#define RAA271003_ADC_BUCK3_TEMP_RES_A	0x339
#define RAA271003_ADC_BUCK3_TEMP_RES_B	0x33A
#define RAA271003_ADC_BUCK4_TEMP_RES_A	0x33B
#define RAA271003_ADC_BUCK4_TEMP_RES_B	0x33C
#define RAA271003_ADC_BUCK5_TEMP_RES_A	0x33D
#define RAA271003_ADC_BUCK5_TEMP_RES_B	0x33E
#define RAA271003_ADC_VDDIO_RES_A	0x345
#define RAA271003_ADC_VDDIO_RES_B	0x346
#define RAA271003_ADC_VBUCK1_RES_A	0x347
#define RAA271003_ADC_VBUCK1_RES_B	0x348
#define RAA271003_ADC_VBUBO2_RES_A	0x349
#define RAA271003_ADC_VBUBO2_RES_B	0x34A
#define RAA271003_ADC_VBUCK3_RES_A	0x34B
#define RAA271003_ADC_VBUCK3_RES_B	0x34C
#define RAA271003_ADC_VBUCK4_RES_A	0x34D
#define RAA271003_ADC_VBUCK4_RES_B	0x34E
#define RAA271003_ADC_VBUCK5_RES_A	0x34F
#define RAA271003_ADC_VBUCK5_RES_B	0x350
#define RAA271003_ADC_VLDO_1_RES_A	0x351
#define RAA271003_ADC_VLDO_1_RES_B	0x352
#define RAA271003_ADC_VLDO_2_RES_A	0x353
#define RAA271003_ADC_VLDO_2_RES_B	0x354
#define RAA271003_ADC_VLDO_3_RES_A	0x355
#define RAA271003_ADC_VLDO_3_RES_B	0x356
#define RAA271003_ADC_VLDO_4_RES_A	0x357
#define RAA271003_ADC_VLDO_4_RES_B	0x358
#define RAA271003_ADC_VEXT1_RES_A	0x359
#define RAA271003_ADC_VEXT1_RES_B	0x35A
#define RAA271003_ADC_VEXT2_RES_A	0x35B
#define RAA271003_ADC_VEXT2_RES_B	0x35C
#define RAA271003_ADC_VEXT3_RES_A	0x35D
#define RAA271003_ADC_VEXT3_RES_B	0x35E
#define RAA271003_ADC_VEXT4_RES_A	0x35F
#define RAA271003_ADC_VEXT4_RES_B	0x360
#define RAA271003_ADC_VSYS_HV_RES_A	0x361
#define RAA271003_ADC_VSYS_HV_RES_B	0x362
#define RAA271003_ADC_FUSA_ERR_THR_1	0x369
#define RAA271003_ADC_FUSA_ERR_THR_2	0x36A
#define RAA271003_ADC_FUSA_ERR_THR_3	0x36B
#define RAA271003_ADC_FUSA_ERR_THR_4	0x36C
#define RAA271003_ADC_FUSA_ERR_THR_5	0x36D
#define RAA271003_ADC_FUSA_ERR_THR_6	0x36E
#define RAA271003_ADC_FUSA_ERR_THR_7	0x36F
#define RAA271003_ADC_FUSA_ERR_THR_8	0x370
#define RAA271003_ADC_TEMP_ERR_THR1	0x371
#define RAA271003_ADC_TEMP_ERR_THR2	0x372
#define RAA271003_ADC_TEMP_ERR_THR3	0x373
#define RAA271003_ADC_TEMP_ERR_THR4	0x374
#define RAA271003_ADC_TEMP_ERR_THR5	0x375
#define RAA271003_ADC_TEMP_ERR_THR6	0x376
#define RAA271003_ADC_TEMP_ERR_THR7	0x377
#define RAA271003_ADC_TEMP_ERR_THR8	0x378
#define RAA271003_ADC_TEMP_ERR_THR9	0x379
#define RAA271003_ADC_TEMP_ERR_THR10	0x37A
#define RAA271003_ADC_TEMP_ERR_THR11	0x37B
#define RAA271003_ADC_TEMP_ERR_THR12	0x37C
#define RAA271003_ADC_TEMP_ERR_THR13	0x37D
#define RAA271003_ADC_TEMP_ERR_THR14	0x37E
#define RAA271003_ADC_VDDIO_UPPER_THR_H	0x37F
#define RAA271003_ADC_VDDIO_THR_L	0x380
#define RAA271003_ADC_VDDIO_LOWER_THR_H	0x381
#define RAA271003_ADC_VBUCK1_UPPER_THR_H	0x382
#define RAA271003_ADC_VBUCK1_THR_L	0x383
#define RAA271003_ADC_VBUCK1_LOWER_THR_H	0x384
#define RAA271003_ADC_VBUBO2_UPPER_THR_H	0x385
#define RAA271003_ADC_VBUBO2_THR_L	0x386
#define RAA271003_ADC_VBUBO2_LOWER_THR_H	0x387
#define RAA271003_ADC_VBUCK3_UPPER_THR_H	0x388
#define RAA271003_ADC_VBUCK3_THR_L	0x389
#define RAA271003_ADC_VBUCK3_LOWER_THR_H	0x38A
#define RAA271003_ADC_VBUCK4_UPPER_THR_H	0x38B
#define RAA271003_ADC_VBUCK4_THR_L	0x38C
#define RAA271003_ADC_VBUCK4_LOWER_THR_H	0x38D
#define RAA271003_ADC_VBUCK5_UPPER_THR_H	0x38E
#define RAA271003_ADC_VBUCK5_THR_L	0x38F
#define RAA271003_ADC_VBUCK5_LOWER_THR_H	0x390
#define RAA271003_ADC_VLDO_1_UPPER_THR_H	0x391
#define RAA271003_ADC_VLDO_1_THR_L	0x392
#define RAA271003_ADC_VLDO_1_LOWER_THR_H	0x393
#define RAA271003_ADC_VLDO_2_UPPER_THR_H	0x394
#define RAA271003_ADC_VLDO_2_THR_L	0x395
#define RAA271003_ADC_VLDO_2_LOWER_THR_H	0x396
#define RAA271003_ADC_VLDO_3_UPPER_THR_H	0x397
#define RAA271003_ADC_VLDO_3_THR_L	0x398
#define RAA271003_ADC_VLDO_3_LOWER_THR_H	0x399
#define RAA271003_ADC_VLDO_4_UPPER_THR_H	0x39A
#define RAA271003_ADC_VLDO_4_THR_L	0x39B
#define RAA271003_ADC_VLDO_4_LOWER_THR_H	0x39C
#define RAA271003_ADC_VEXT1_UPPER_THR_H	0x39D
#define RAA271003_ADC_VEXT1_THR_L	0x39E
#define RAA271003_ADC_VEXT1_LOWER_THR_H	0x39F
#define RAA271003_ADC_VEXT2_UPPER_THR_H	0x3A0
#define RAA271003_ADC_VEXT2_THR_L	0x3A1
#define RAA271003_ADC_VEXT2_LOWER_THR_H	0x3A2
#define RAA271003_ADC_VEXT3_UPPER_THR_H	0x3A3
#define RAA271003_ADC_VEXT3_THR_L	0x3A4
#define RAA271003_ADC_VEXT3_LOWER_THR_H	0x3A5
#define RAA271003_ADC_VEXT4_UPPER_THR_H	0x3A6
#define RAA271003_ADC_VEXT4_THR_L	0x3A7
#define RAA271003_ADC_VEXT4_LOWER_THR_H	0x3A8
#define RAA271003_ADC_VSYS_HV_UPPER_THR_H	0x3A9
#define RAA271003_ADC_VSYS_HV_THR_L	0x3AA
#define RAA271003_ADC_VSYS_HV_LOWER_THR_H	0x3AB
#define RAA271003_ADC_EVENT_FUSA_1	0x3AC
#define RAA271003_ADC_EVENT_FUSA_2	0x3AD
#define RAA271003_ADC_STA_FUSA_1	0x3AE
#define RAA271003_ADC_STA_FUSA_2	0x3AF
#define RAA271003_ADC_ERR_CNT_FUSA_1	0x3B0
#define RAA271003_ADC_ERR_CNT_FUSA_2	0x3B1
#define RAA271003_ADC_ERR_CNT_FUSA_3	0x3B2
#define RAA271003_ADC_ERR_CNT_FUSA_4	0x3B3
#define RAA271003_ADC_ERR_CNT_FUSA_5	0x3B4
#define RAA271003_ADC_ERR_CNT_FUSA_6	0x3B5
#define RAA271003_ADC_ERR_CNT_FUSA_7	0x3B6
#define RAA271003_ADC_ERR_CNT_FUSA_8	0x3B7
#define RAA271003_ADC_EVENT_TEMP_1	0x3B8
#define RAA271003_ADC_EVENT_TEMP_2	0x3B9
#define RAA271003_ADC_EVENT_TEMP_3	0x3BA
#define RAA271003_ADC_EVENT_TEMP_4	0x3BB
#define RAA271003_ADC_STA_TEMP_1	0x3BC
#define RAA271003_ADC_STA_TEMP_2	0x3BD
#define RAA271003_ADC_STA_TEMP_3	0x3BE
#define RAA271003_ADC_STA_TEMP_4	0x3BF
#define RAA271003_ADC_ERR_CNT_TEMP_1	0x3C0
#define RAA271003_ADC_ERR_CNT_TEMP_2	0x3C1
#define RAA271003_ADC_ERR_CNT_TEMP_3	0x3C2
#define RAA271003_ADC_ERR_CNT_TEMP_4	0x3C3
#define RAA271003_ADC_ERR_CNT_TEMP_5	0x3C4
#define RAA271003_ADC_ERR_CNT_TEMP_6	0x3C5
#define RAA271003_ADC_ERR_CNT_TEMP_7	0x3C6
#define RAA271003_ADC_ERR_CNT_TEMP_8	0x3C7
#define RAA271003_ADC_ERR_CNT_TEMP_9	0x3C8
#define RAA271003_ADC_ERR_CNT_TEMP_10	0x3C9
#define RAA271003_ADC_ERR_CNT_TEMP_11	0x3CA
#define RAA271003_ADC_ERR_CNT_TEMP_12	0x3CB
#define RAA271003_ADC_ERR_CNT_TEMP_13	0x3CC
#define RAA271003_ADC_ERR_CNT_TEMP_14	0x3CD
#define RAA271003_PWRSEQ_BUS_CHECK	0x400
#define RAA271003_PWRSEQ_STATE0_SUPPLIES_7_0_EN	0x401
#define RAA271003_PWRSEQ_STATE0_SUPPLIES_15_8_EN	0x402
#define RAA271003_PWRSEQ_STATE0_SUPPLIES_23_16_EN	0x403
#define RAA271003_PWRSEQ_STATE1_SUPPLIES_7_0_EN	0x405
#define RAA271003_PWRSEQ_STATE1_SUPPLIES_15_8_EN	0x406
#define RAA271003_PWRSEQ_STATE1_SUPPLIES_23_16_EN	0x407
#define RAA271003_PWRSEQ_STATE2_SUPPLIES_7_0_EN	0x409
#define RAA271003_PWRSEQ_STATE2_SUPPLIES_15_8_EN	0x40A
#define RAA271003_PWRSEQ_STATE2_SUPPLIES_23_16_EN	0x40B
#define RAA271003_PWRSEQ_STATE3_SUPPLIES_7_0_EN	0x40D
#define RAA271003_PWRSEQ_STATE3_SUPPLIES_15_8_EN	0x40E
#define RAA271003_PWRSEQ_STATE3_SUPPLIES_23_16_EN	0x40F
#define RAA271003_PWRSEQ_STATE4_SUPPLIES_7_0_EN	0x411
#define RAA271003_PWRSEQ_STATE4_SUPPLIES_15_8_EN	0x412
#define RAA271003_PWRSEQ_STATE4_SUPPLIES_23_16_EN	0x413
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC0_CFG0	0x421
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC0_CFG1	0x422
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC0_CFG2	0x423
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC0_CFG3	0x424
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC0_CFG4	0x425
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC0_CFG5	0x426
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC0_CFG6	0x427
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC0_CFG7	0x428
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC0_CFG8	0x429
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC0_CFG9	0x42A
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC0_CFG10	0x42B
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC0_CFG11	0x42C
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC0_CFG12	0x42D
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC0_CFG13	0x42E
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC0_CFG14	0x42F
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC0_CFG15	0x430
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC1_CFG0	0x431
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC1_CFG1	0x432
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC1_CFG2	0x433
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC1_CFG3	0x434
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC1_CFG4	0x435
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC1_CFG5	0x436
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC1_CFG6	0x437
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC1_CFG7	0x438
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC1_CFG8	0x439
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC1_CFG9	0x43A
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC1_CFG10	0x43B
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC1_CFG11	0x43C
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC1_CFG12	0x43D
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC1_CFG13	0x43E
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC1_CFG14	0x43F
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC1_CFG15	0x440
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC2_CFG0	0x441
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC2_CFG1	0x442
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC2_CFG2	0x443
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC2_CFG3	0x444
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC2_CFG4	0x445
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC2_CFG5	0x446
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC2_CFG6	0x447
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC2_CFG7	0x448
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC2_CFG8	0x449
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC2_CFG9	0x44A
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC2_CFG10	0x44B
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC2_CFG11	0x44C
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC2_CFG12	0x44D
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC2_CFG13	0x44E
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC2_CFG14	0x44F
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC2_CFG15	0x450
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC3_CFG0	0x451
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC3_CFG1	0x452
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC3_CFG2	0x453
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC3_CFG3	0x454
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC3_CFG4	0x455
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC3_CFG5	0x456
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC3_CFG6	0x457
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC3_CFG7	0x458
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC3_CFG8	0x459
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC3_CFG9	0x45A
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC3_CFG10	0x45B
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC3_CFG11	0x45C
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC3_CFG12	0x45D
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC3_CFG13	0x45E
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC3_CFG14	0x45F
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC3_CFG15	0x460
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC4_CFG0	0x461
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC4_CFG1	0x462
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC4_CFG2	0x463
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC4_CFG3	0x464
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC4_CFG4	0x465
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC4_CFG5	0x466
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC4_CFG6	0x467
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC4_CFG7	0x468
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC4_CFG8	0x469
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC4_CFG9	0x46A
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC4_CFG10	0x46B
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC4_CFG11	0x46C
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC4_CFG12	0x46D
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC4_CFG13	0x46E
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC4_CFG14	0x46F
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC4_CFG15	0x470
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC5_CFG0	0x471
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC5_CFG1	0x472
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC5_CFG2	0x473
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC5_CFG3	0x474
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC5_CFG4	0x475
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC5_CFG5	0x476
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC5_CFG6	0x477
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC5_CFG7	0x478
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC5_CFG8	0x479
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC5_CFG9	0x47A
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC5_CFG10	0x47B
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC5_CFG11	0x47C
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC5_CFG12	0x47D
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC5_CFG13	0x47E
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC5_CFG14	0x47F
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC5_CFG15	0x480
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC6_CFG0	0x481
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC6_CFG1	0x482
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC6_CFG2	0x483
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC6_CFG3	0x484
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC6_CFG4	0x485
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC6_CFG5	0x486
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC6_CFG6	0x487
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC6_CFG7	0x488
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC6_CFG8	0x489
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC6_CFG9	0x48A
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC6_CFG10	0x48B
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC6_CFG11	0x48C
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC6_CFG12	0x48D
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC6_CFG13	0x48E
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC6_CFG14	0x48F
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC6_CFG15	0x490
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC7_CFG0	0x491
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC7_CFG1	0x492
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC7_CFG2	0x493
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC7_CFG3	0x494
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC7_CFG4	0x495
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC7_CFG5	0x496
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC7_CFG6	0x497
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC7_CFG7	0x498
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC7_CFG8	0x499
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC7_CFG9	0x49A
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC7_CFG10	0x49B
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC7_CFG11	0x49C
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC7_CFG12	0x49D
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC7_CFG13	0x49E
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC7_CFG14	0x49F
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC7_CFG15	0x4A0
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC8_CFG0	0x4A1
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC8_CFG1	0x4A2
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC8_CFG2	0x4A3
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC8_CFG3	0x4A4
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC8_CFG4	0x4A5
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC8_CFG5	0x4A6
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC8_CFG6	0x4A7
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC8_CFG7	0x4A8
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC8_CFG8	0x4A9
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC8_CFG9	0x4AA
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC8_CFG10	0x4AB
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC8_CFG11	0x4AC
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC8_CFG12	0x4AD
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC8_CFG13	0x4AE
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC8_CFG14	0x4AF
#define RAA271003_PWRSEQ_SLOT_TIMING_ARC8_CFG15	0x4B0
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC0_SLOT_CFG0	0x4B1
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC0_SLOT_CFG1	0x4B2
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC0_SLOT_CFG2	0x4B3
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC0_SLOT_CFG3	0x4B4
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC0_SLOT_CFG4	0x4B5
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC0_SLOT_CFG5	0x4B6
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC0_SLOT_CFG6	0x4B7
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC0_SLOT_CFG7	0x4B8
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC0_SLOT_CFG8	0x4B9
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC1_SLOT_CFG0	0x4C1
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC1_SLOT_CFG1	0x4C2
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC1_SLOT_CFG2	0x4C3
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC1_SLOT_CFG3	0x4C4
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC1_SLOT_CFG4	0x4C5
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC1_SLOT_CFG5	0x4C6
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC1_SLOT_CFG6	0x4C7
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC1_SLOT_CFG7	0x4C8
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC1_SLOT_CFG8	0x4C9
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC2_SLOT_CFG0	0x4D1
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC2_SLOT_CFG1	0x4D2
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC2_SLOT_CFG2	0x4D3
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC2_SLOT_CFG3	0x4D4
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC2_SLOT_CFG4	0x4D5
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC2_SLOT_CFG5	0x4D6
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC2_SLOT_CFG6	0x4D7
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC2_SLOT_CFG7	0x4D8
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC2_SLOT_CFG8	0x4D9
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC3_SLOT_CFG0	0x4E1
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC3_SLOT_CFG1	0x4E2
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC3_SLOT_CFG2	0x4E3
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC3_SLOT_CFG3	0x4E4
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC3_SLOT_CFG4	0x4E5
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC3_SLOT_CFG5	0x4E6
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC3_SLOT_CFG6	0x4E7
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC3_SLOT_CFG7	0x4E8
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC3_SLOT_CFG8	0x4E9
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC4_SLOT_CFG0	0x4F1
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC4_SLOT_CFG1	0x4F2
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC4_SLOT_CFG2	0x4F3
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC4_SLOT_CFG3	0x4F4
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC4_SLOT_CFG4	0x4F5
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC4_SLOT_CFG5	0x4F6
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC4_SLOT_CFG6	0x4F7
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC4_SLOT_CFG7	0x4F8
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC4_SLOT_CFG8	0x4F9
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC5_SLOT_CFG0	0x501
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC5_SLOT_CFG1	0x502
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC5_SLOT_CFG2	0x503
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC5_SLOT_CFG3	0x504
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC5_SLOT_CFG4	0x505
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC5_SLOT_CFG5	0x506
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC5_SLOT_CFG6	0x507
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC5_SLOT_CFG7	0x508
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC5_SLOT_CFG8	0x509
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC6_SLOT_CFG0	0x511
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC6_SLOT_CFG1	0x512
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC6_SLOT_CFG2	0x513
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC6_SLOT_CFG3	0x514
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC6_SLOT_CFG4	0x515
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC6_SLOT_CFG5	0x516
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC6_SLOT_CFG6	0x517
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC6_SLOT_CFG7	0x518
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC6_SLOT_CFG8	0x519
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC7_SLOT_CFG0	0x521
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC7_SLOT_CFG1	0x522
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC7_SLOT_CFG2	0x523
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC7_SLOT_CFG3	0x524
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC7_SLOT_CFG4	0x525
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC7_SLOT_CFG5	0x526
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC7_SLOT_CFG6	0x527
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC7_SLOT_CFG7	0x528
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC7_SLOT_CFG8	0x529
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC8_SLOT_CFG0	0x531
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC8_SLOT_CFG1	0x532
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC8_SLOT_CFG2	0x533
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC8_SLOT_CFG3	0x534
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC8_SLOT_CFG4	0x535
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC8_SLOT_CFG5	0x536
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC8_SLOT_CFG6	0x537
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC8_SLOT_CFG7	0x538
#define RAA271003_PWRSEQ_SIMPLE_SUPPLIES_ARC8_SLOT_CFG8	0x539
#define RAA271003_PWRSEQ_SEQUENCER_STATUS	0x541
#define RAA271003_PSC_BUS_CHECK	0x600
#define RAA271003_PSC_VIRTRIG_00	0x601
#define RAA271003_PSC_VIRTRIG_01	0x602
#define RAA271003_PSC_VIRTRIG_10	0x603
#define RAA271003_PSC_VIRTRIG_11	0x604
#define RAA271003_PSC_DEBUG1	0x605
#define RAA271003_PSC_DEBUG2	0x606
#define RAA271003_PSC_REG_TRIG	0x607
#define RAA271003_PSC_AUTO_START_CNT	0x608
#define RAA271003_PSC_DISCHARGE_TIMER_CONF	0x609
#define RAA271003_SPI_BUS_CHECK	0x620
#define RAA271003_SPI_SPI_CONF0	0x621
#define RAA271003_SPI_SPI_ERR_CNT	0x625
#define RAA271003_CLKGEN_BUS_CHECK	0x640
#define RAA271003_CLKGEN_SYS_CTRL_CONF_1	0x641
#define RAA271003_CLKGEN_OSC_SS	0x648
#define RAA271003_CLKGEN_CLK_DET_THRESH_EARLY_SLOW	0x649
#define RAA271003_CLKGEN_CLK_DET_THRESH_DONE_SLOW	0x64A
#define RAA271003_CLKGEN_CLK_DET_THRESH_LATE_SLOW	0x64B
#define RAA271003_CLKGEN_CLK_DET_THRESH_FAST1	0x64C
#define RAA271003_CLKGEN_CLK_DET_THRESH_FAST2	0x64D
#define RAA271003_CLKGEN_CLK_DET_THRESH_FAST3	0x64E
#define RAA271003_CLKGEN_CLK_DET_THRESH_FAST4	0x64F
#define RAA271003_CLKGEN_CLK_DET_THRESH_FAST5	0x650
#define RAA271003_CLKGEN_CLK_DET_CONF	0x651
#define RAA271003_CLKGEN_CLK_DET_RESULTS	0x652
#define RAA271003_SYSCTL_BUS_CHECK	0x700
#define RAA271003_SYSCTL_MASK_REV_CODE	0x701
#define RAA271003_SYSCTL_TRIM_REL_CODE	0x703
#define RAA271003_SYSCTL_VARIANT_ID	0x704
#define RAA271003_SYSCTL_CUSTOMER_ID	0x705
#define RAA271003_SYSCTL_CONFIG_ID	0x706
#define RAA271003_SYSCTL_OTP_VER_ID	0x707
#define RAA271003_SYSCTL_RESOURCE_CONTROL_A	0x708
#define RAA271003_SYSCTL_RESOURCE_CONTROL_B	0x709
#define RAA271003_SYSCTL_RESOURCE_CONTROL_C	0x70A
#define RAA271003_SYSCTL_HOST_INTF_CONF	0x70E
#define RAA271003_SYSCTL_WATCHDOG_A	0x70F
#define RAA271003_SYSCTL_WATCHDOG_B	0x710
#define RAA271003_SYSCTL_I2C_CONF_A	0x711
#define RAA271003_SYSCTL_I2C_CONF_B	0x712
#define RAA271003_SYSCTL_PG_CFG_7_0	0x714
#define RAA271003_SYSCTL_PG_CFG_15_8	0x715
#define RAA271003_SYSCTL_PG	0x716
#define RAA271003_SYSCTL_PG_SEQ_CFG_7_0	0x717
#define RAA271003_SYSCTL_PG_SEQ_CFG_15_8	0x718
#define RAA271003_SYSCTL_PG_SEQ_CLR	0x719
#define RAA271003_SYSCTL_PG_SEQ_7_0	0x71A
#define RAA271003_SYSCTL_PG_SEQ_15_8	0x71B
#define RAA271003_SYSCTL_PG_SEQ_23_16	0x71C
#define RAA271003_SYSCTL_PG_SEQ_31_24	0x71D
#define RAA271003_SYSCTL_PG_SEQ_39_32	0x71E
#define RAA271003_SYSCTL_PG_SEQ_47_40	0x71F
#define RAA271003_SYSCTL_PG_SEQ_55_48	0x720
#define RAA271003_SYSCTL_FUSA_CONF	0x721
#define RAA271003_SYSCTL_GLOBAL_FUSA_LOCK_CTRL	0x722
#define RAA271003_SYSCTL_EVENT1	0x72C
#define RAA271003_SYSCTL_STATUS1	0x72D
#define RAA271003_SYSCTL_IRQ_MASK1	0x72E
#define RAA271003_BOOTFSM_BUS_CHECK	0x7A0

#endif /* __LINUX_MFD_RAA271003_H__ */
