C:/Users/user/EDABK/digital_design/UART/UART/sim/UART_Reciver_tb.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/UART/UART/sim/UART_Reciver_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_Receiver

Top level modules:
	tb_Receiver

} {} {}} C:/Users/user/EDABK/digital_design/UART/UART/src/UART_Rx/UART_Reciver.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/UART/UART/src/UART_Rx/UART_Reciver.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Reciver

Top level modules:
	Reciver

} {} {}}
