// Seed: 559880429
module module_0 (
    input tri id_0,
    output supply0 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input supply1 id_4
);
  uwire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17 = 1;
  wor id_18 = 1 == id_13;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    output tri id_2,
    input wor id_3,
    output supply0 id_4,
    input supply1 id_5,
    input wand id_6
);
  wire id_8;
  module_0(
      id_6, id_0, id_4, id_5, id_6
  );
endmodule
