// Seed: 1594510259
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output tri0 id_2#(
        .id_8(-1),
        .id_9(-1)
    ),
    inout tri0 id_3,
    output wand id_4,
    output supply1 id_5,
    input tri1 id_6
);
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output tri0 id_3,
    input wor id_4,
    id_13,
    output wor id_5,
    output wire id_6,
    id_14,
    output uwire id_7,
    output supply1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    output supply0 id_11
);
  assign id_7 = id_13;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_13,
      id_5,
      id_9,
      id_14
  );
  assign modCall_1.type_3 = 0;
  wire id_15;
  initial id_14 += id_14;
endmodule
