{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 22 12:17:59 2012 " "Info: Processing started: Wed Feb 22 12:17:59 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Info (12023): Found entity 1: Stack" {  } { { "Stack.v" "" { Text "E:/quartus_workspace/processor/Stack.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 mux41.v " "Warning (12090): Entity \"mux41\" obtained from \"mux41.v\" instead of from Quartus II megafunction library" {  } { { "mux41.v" "" { Text "E:/quartus_workspace/processor/mux41.v" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mux41.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Info (12023): Found entity 1: mux41" {  } { { "mux41.v" "" { Text "E:/quartus_workspace/processor/mux41.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Info (12023): Found entity 1: MAR" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/processor/MAR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Info (12023): Found entity 1: Memory" {  } { { "Memory.v" "" { Text "E:/quartus_workspace/processor/Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Info (12023): Found entity 1: mux21" {  } { { "mux21.v" "" { Text "E:/quartus_workspace/processor/mux21.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info (12023): Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlblock.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file controlblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlBlock " "Info (12023): Found entity 1: ControlBlock" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Info (12023): Found entity 1: top" {  } { { "top.v" "" { Text "E:/quartus_workspace/processor/top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flg_i top.v(35) " "Warning (10236): Verilog HDL Implicit Net warning at top.v(35): created implicit net for \"flg_i\"" {  } { { "top.v" "" { Text "E:/quartus_workspace/processor/top.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flg_o top.v(35) " "Warning (10236): Verilog HDL Implicit Net warning at top.v(35): created implicit net for \"flg_o\"" {  } { { "top.v" "" { Text "E:/quartus_workspace/processor/top.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info (12127): Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 mux41:mux1 " "Info (12128): Elaborating entity \"mux41\" for hierarchy \"mux41:mux1\"" {  } { { "top.v" "mux1" { Text "E:/quartus_workspace/processor/top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mux41.v(36) " "Warning (10230): Verilog HDL assignment warning at mux41.v(36): truncated value with size 32 to match size of target (13)" {  } { { "mux41.v" "" { Text "E:/quartus_workspace/processor/mux41.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:mar1 " "Info (12128): Elaborating entity \"MAR\" for hierarchy \"MAR:mar1\"" {  } { { "top.v" "mar1" { Text "E:/quartus_workspace/processor/top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:mux " "Info (12128): Elaborating entity \"mux21\" for hierarchy \"mux21:mux\"" {  } { { "top.v" "mux" { Text "E:/quartus_workspace/processor/top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:mem " "Info (12128): Elaborating entity \"Memory\" for hierarchy \"Memory:mem\"" {  } { { "top.v" "mem" { Text "E:/quartus_workspace/processor/top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu1 " "Info (12128): Elaborating entity \"ALU\" for hierarchy \"ALU:alu1\"" {  } { { "top.v" "alu1" { Text "E:/quartus_workspace/processor/top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CF ALU.v(15) " "Warning (10036): Verilog HDL or VHDL warning at ALU.v(15): object \"CF\" assigned a value but never read" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en ALU.v(19) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(19): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(21) " "Warning (10270): Verilog HDL Case Statement warning at ALU.v(21): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ALU.v(17) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(17): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ALU.v(17) " "Info (10041): Inferred latch for \"out\[0\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ALU.v(17) " "Info (10041): Inferred latch for \"out\[1\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ALU.v(17) " "Info (10041): Inferred latch for \"out\[2\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ALU.v(17) " "Info (10041): Inferred latch for \"out\[3\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ALU.v(17) " "Info (10041): Inferred latch for \"out\[4\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ALU.v(17) " "Info (10041): Inferred latch for \"out\[5\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ALU.v(17) " "Info (10041): Inferred latch for \"out\[6\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ALU.v(17) " "Info (10041): Inferred latch for \"out\[7\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ALU.v(17) " "Info (10041): Inferred latch for \"out\[8\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ALU.v(17) " "Info (10041): Inferred latch for \"out\[9\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ALU.v(17) " "Info (10041): Inferred latch for \"out\[10\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ALU.v(17) " "Info (10041): Inferred latch for \"out\[11\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ALU.v(17) " "Info (10041): Inferred latch for \"out\[12\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ALU.v(17) " "Info (10041): Inferred latch for \"out\[13\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ALU.v(17) " "Info (10041): Inferred latch for \"out\[14\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ALU.v(17) " "Info (10041): Inferred latch for \"out\[15\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] ALU.v(17) " "Info (10041): Inferred latch for \"out\[16\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] ALU.v(17) " "Info (10041): Inferred latch for \"out\[17\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlBlock ControlBlock:cb " "Info (12128): Elaborating entity \"ControlBlock\" for hierarchy \"ControlBlock:cb\"" {  } { { "top.v" "cb" { Text "E:/quartus_workspace/processor/top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wr_ouR ControlBlock.v(15) " "Warning (10034): Output port \"wr_ouR\" at ControlBlock.v(15) has no driver" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack Stack:stack1 " "Info (12128): Elaborating entity \"Stack\" for hierarchy \"Stack:stack1\"" {  } { { "top.v" "stack1" { Text "E:/quartus_workspace/processor/top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Stack.v(26) " "Warning (10230): Verilog HDL assignment warning at Stack.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Stack.v" "" { Text "E:/quartus_workspace/processor/Stack.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Stack.v(32) " "Warning (10230): Verilog HDL assignment warning at Stack.v(32): truncated value with size 32 to match size of target (2)" {  } { { "Stack.v" "" { Text "E:/quartus_workspace/processor/Stack.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Info (276014): Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Stack:stack1\|Stack " "Info (276004): RAM logic \"Stack:stack1\|Stack\" is uninferred due to inappropriate RAM size" {  } { { "Stack.v" "Stack" { Text "E:/quartus_workspace/processor/Stack.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu1\|out\[0\] " "Warning (13012): Latch ALU:alu1\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlBlock:cb\|aluop\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlBlock:cb\|aluop\[2\]" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu1\|out\[1\] " "Warning (13012): Latch ALU:alu1\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlBlock:cb\|aluop\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlBlock:cb\|aluop\[2\]" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu1\|out\[2\] " "Warning (13012): Latch ALU:alu1\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlBlock:cb\|aluop\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlBlock:cb\|aluop\[2\]" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu1\|out\[3\] " "Warning (13012): Latch ALU:alu1\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlBlock:cb\|aluop\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlBlock:cb\|aluop\[2\]" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu1\|out\[4\] " "Warning (13012): Latch ALU:alu1\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlBlock:cb\|aluop\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlBlock:cb\|aluop\[2\]" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu1\|out\[5\] " "Warning (13012): Latch ALU:alu1\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlBlock:cb\|aluop\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlBlock:cb\|aluop\[2\]" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu1\|out\[6\] " "Warning (13012): Latch ALU:alu1\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlBlock:cb\|aluop\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlBlock:cb\|aluop\[2\]" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu1\|out\[7\] " "Warning (13012): Latch ALU:alu1\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlBlock:cb\|aluop\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlBlock:cb\|aluop\[2\]" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu1\|out\[8\] " "Warning (13012): Latch ALU:alu1\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlBlock:cb\|aluop\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlBlock:cb\|aluop\[2\]" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu1\|out\[9\] " "Warning (13012): Latch ALU:alu1\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlBlock:cb\|aluop\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlBlock:cb\|aluop\[2\]" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu1\|out\[10\] " "Warning (13012): Latch ALU:alu1\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlBlock:cb\|aluop\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlBlock:cb\|aluop\[2\]" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu1\|out\[11\] " "Warning (13012): Latch ALU:alu1\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlBlock:cb\|aluop\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlBlock:cb\|aluop\[2\]" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu1\|out\[12\] " "Warning (13012): Latch ALU:alu1\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlBlock:cb\|aluop\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlBlock:cb\|aluop\[2\]" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu1\|out\[13\] " "Warning (13012): Latch ALU:alu1\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlBlock:cb\|aluop\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlBlock:cb\|aluop\[2\]" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu1\|out\[14\] " "Warning (13012): Latch ALU:alu1\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlBlock:cb\|aluop\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlBlock:cb\|aluop\[2\]" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu1\|out\[15\] " "Warning (13012): Latch ALU:alu1\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlBlock:cb\|aluop\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlBlock:cb\|aluop\[2\]" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu1\|out\[16\] " "Warning (13012): Latch ALU:alu1\|out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlBlock:cb\|aluop\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlBlock:cb\|aluop\[2\]" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu1\|out\[17\] " "Warning (13012): Latch ALU:alu1\|out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlBlock:cb\|aluop\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlBlock:cb\|aluop\[2\]" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/processor/ControlBlock.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/processor/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 18 " "Info (17049): 18 registers lost all their fanouts during netlist optimizations. The first 18 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mux21:mux\|inpr\[17\] " "Info (17050): Register \"mux21:mux\|inpr\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mux21:mux\|inpr\[16\] " "Info (17050): Register \"mux21:mux\|inpr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mux21:mux\|inpr\[15\] " "Info (17050): Register \"mux21:mux\|inpr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mux21:mux\|inpr\[14\] " "Info (17050): Register \"mux21:mux\|inpr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mux21:mux\|inpr\[13\] " "Info (17050): Register \"mux21:mux\|inpr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mux21:mux\|inpr\[12\] " "Info (17050): Register \"mux21:mux\|inpr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mux21:mux\|inpr\[11\] " "Info (17050): Register \"mux21:mux\|inpr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mux21:mux\|inpr\[10\] " "Info (17050): Register \"mux21:mux\|inpr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mux21:mux\|inpr\[9\] " "Info (17050): Register \"mux21:mux\|inpr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mux21:mux\|inpr\[8\] " "Info (17050): Register \"mux21:mux\|inpr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mux21:mux\|inpr\[7\] " "Info (17050): Register \"mux21:mux\|inpr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mux21:mux\|inpr\[6\] " "Info (17050): Register \"mux21:mux\|inpr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mux21:mux\|inpr\[5\] " "Info (17050): Register \"mux21:mux\|inpr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mux21:mux\|inpr\[4\] " "Info (17050): Register \"mux21:mux\|inpr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mux21:mux\|inpr\[3\] " "Info (17050): Register \"mux21:mux\|inpr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mux21:mux\|inpr\[2\] " "Info (17050): Register \"mux21:mux\|inpr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mux21:mux\|inpr\[1\] " "Info (17050): Register \"mux21:mux\|inpr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mux21:mux\|inpr\[0\] " "Info (17050): Register \"mux21:mux\|inpr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4519 " "Info (21057): Implemented 4519 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info (21058): Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info (21059): Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4501 " "Info (21061): Implemented 4501 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 22 12:18:26 2012 " "Info: Processing ended: Wed Feb 22 12:18:26 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Info: Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
