$date
	Sun Jun 14 21:24:43 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 8 ! d [7:0] $end
$var reg 8 " x [7:0] $end
$var reg 8 # y [7:0] $end
$scope module garoaCal $end
$var wire 15 $ c [14:0] $end
$var wire 8 % d [7:0] $end
$var wire 8 & x [7:0] $end
$var wire 8 ' y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 '
b1 &
b10 %
b10 $
b10 #
b1 "
b10 !
$end
#100
b11011 !
b11011 %
b100000000 $
b10000000 "
b10000000 &
#200
b110110 !
b110110 %
b1000000000 $
b100 #
b100 '
#300
b1010011 !
b1010011 %
b10100100100 $
b1011100 #
b1011100 '
b10011 "
b10011 &
#400
