verilog xil_defaultlib --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/ec67/hdl" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/6b56/hdl" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/f2df/hdl/src/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/1b7e/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/122e/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/46fd/hdl" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/2702/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/4676/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/b205/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/c968/hdl/verilog" \
"../../../bd/DEMO/ip/DEMO_processing_system7_0_0/sim/DEMO_processing_system7_0_0.v" \
"../../../bd/DEMO/ip/DEMO_xbar_0/sim/DEMO_xbar_0.v" \
"../../../bd/DEMO/ip/DEMO_axi_traffic_gen_0_0/sim/DEMO_axi_traffic_gen_0_0.v" \
"../../../bd/DEMO/ip/DEMO_axi_traffic_gen_1_0/sim/DEMO_axi_traffic_gen_1_0.v" \
"../../../bd/DEMO/ip/DEMO_axi_smc_4/bd_0/sim/bd_2e8b.v" \
"../../../bd/DEMO/ip/DEMO_axi_smc_4/bd_0/ip/ip_0/sim/bd_2e8b_one_0.v" \

sv xil_defaultlib --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/ec67/hdl" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/6b56/hdl" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/f2df/hdl/src/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/1b7e/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/122e/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/46fd/hdl" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/2702/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/4676/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/b205/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/c968/hdl/verilog" \
"../../../bd/DEMO/ip/DEMO_axi_smc_4/bd_0/ip/ip_2/sim/bd_2e8b_s00mmu_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_4/bd_0/ip/ip_3/sim/bd_2e8b_s00tr_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_4/bd_0/ip/ip_4/sim/bd_2e8b_s00sic_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_4/bd_0/ip/ip_5/sim/bd_2e8b_s00a2s_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_4/bd_0/ip/ip_6/sim/bd_2e8b_sarn_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_4/bd_0/ip/ip_7/sim/bd_2e8b_srn_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_4/bd_0/ip/ip_8/sim/bd_2e8b_sawn_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_4/bd_0/ip/ip_9/sim/bd_2e8b_swn_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_4/bd_0/ip/ip_10/sim/bd_2e8b_sbn_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_4/bd_0/ip/ip_11/sim/bd_2e8b_m00s2a_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_4/bd_0/ip/ip_12/sim/bd_2e8b_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/ec67/hdl" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/6b56/hdl" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/f2df/hdl/src/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/1b7e/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/122e/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/46fd/hdl" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/2702/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/4676/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/b205/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/c968/hdl/verilog" \
"../../../bd/DEMO/ip/DEMO_axi_smc_4/sim/DEMO_axi_smc_4.v" \
"../../../bd/DEMO/ip/DEMO_axi_smc_1_3/bd_0/sim/bd_088f.v" \
"../../../bd/DEMO/ip/DEMO_axi_smc_1_3/bd_0/ip/ip_0/sim/bd_088f_one_0.v" \

sv xil_defaultlib --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/ec67/hdl" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/6b56/hdl" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/f2df/hdl/src/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/1b7e/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/122e/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/46fd/hdl" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/2702/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/4676/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/b205/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/c968/hdl/verilog" \
"../../../bd/DEMO/ip/DEMO_axi_smc_1_3/bd_0/ip/ip_2/sim/bd_088f_s00mmu_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_1_3/bd_0/ip/ip_3/sim/bd_088f_s00tr_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_1_3/bd_0/ip/ip_4/sim/bd_088f_s00sic_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_1_3/bd_0/ip/ip_5/sim/bd_088f_s00a2s_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_1_3/bd_0/ip/ip_6/sim/bd_088f_sarn_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_1_3/bd_0/ip/ip_7/sim/bd_088f_srn_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_1_3/bd_0/ip/ip_8/sim/bd_088f_sawn_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_1_3/bd_0/ip/ip_9/sim/bd_088f_swn_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_1_3/bd_0/ip/ip_10/sim/bd_088f_sbn_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_1_3/bd_0/ip/ip_11/sim/bd_088f_m00s2a_0.sv" \
"../../../bd/DEMO/ip/DEMO_axi_smc_1_3/bd_0/ip/ip_12/sim/bd_088f_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/ec67/hdl" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/6b56/hdl" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/f2df/hdl/src/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/1b7e/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/122e/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/46fd/hdl" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/2702/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/4676/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/b205/hdl/verilog" --include "../../../../Avancefinal.srcs/sources_1/bd/DEMO/ipshared/c968/hdl/verilog" \
"../../../bd/DEMO/ip/DEMO_axi_smc_1_3/sim/DEMO_axi_smc_1_3.v" \
"../../../bd/DEMO/ip/DEMO_xlconcat_0_0/sim/DEMO_xlconcat_0_0.v" \
"../../../bd/DEMO/ip/DEMO_auto_pc_0/sim/DEMO_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
