// Seed: 4277206103
`define pp_7 0
`timescale 1ps / 1ps
`define pp_8 0
module module_0 (
    output logic id_0,
    output id_1,
    output id_2,
    output logic id_3,
    input id_4,
    input id_5,
    input id_6
);
  always @(1 or posedge 1)
    if (id_5) begin
      id_2 <= id_4;
      SystemTFIdentifier;
    end else begin
      SystemTFIdentifier(1'b0 - id_4);
    end
  type_9(
      1'b0, 1
  );
endmodule
