#/**
# Copyright (c) 2011 Anup Patel.
# All rights reserved.
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 2, or (at your option)
# any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program; if not, write to the Free Software
# Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
#
# @file    openconf.cfg
# @author  Anup Patel (anup@brainfault.org)
# @brief   CPU config file for ARM
#*/

choice
	prompt "Target CPU"
	default CONFIG_CPU_GENERIC_V8
	help
		Select the target ARM Processor

	config CONFIG_CPU_CORTEX_A7
		bool "cortex-a7"
		select CONFIG_SMP
		select CONFIG_ARMV7A_VE
		select CONFIG_ARM_LOCKS
		select CONFIG_ARM_GENERIC_TIMER
		select CONFIG_ARM_MMU_LPAE
		help
		 Select this if you are using Cortex-A7 (with virtualization
		 extension)

	config CONFIG_CPU_CORTEX_A15
		bool "cortex-a15"
		select CONFIG_SMP
		select CONFIG_ARMV7A_VE
		select CONFIG_ARM_LOCKS
		select CONFIG_ARM_GENERIC_TIMER
		select CONFIG_ARM_MMU_LPAE
		help
		 Select this if you are using Cortex-A15 (with virtualization
		 extension)

	config CONFIG_CPU_GENERIC_V7_VE
		bool "generic-v7-ve"
		select CONFIG_ARMV7A_VE
		select CONFIG_ARM_LOCKS if CONFIG_SMP
		select CONFIG_ARM_GENERIC_TIMER
		select CONFIG_ARM_MMU_LPAE
		help
		 Select this if you are using Generic ARMv7 (with virtualization
		 extension) CPU

	config CONFIG_CPU_GENERIC_V8
		bool "generic-v8"
		select CONFIG_ARMV8
		select CONFIG_ARM_GENERIC_TIMER
		select CONFIG_ARM_MMU_LPAE
		help
		 Select this if you are using Generic ARMv8 CPU

endchoice

config CONFIG_ARMV7A_VE
	bool
	select CONFIG_ARM
	select CONFIG_ARM32VE
	default n

config CONFIG_ARMV8
	bool
	select CONFIG_ARM
	select CONFIG_ARM64
	default n

config CONFIG_ARM
	bool
	default n

config CONFIG_ARM32VE
	bool
	default n

config CONFIG_ARM64
	bool
	default n

menu "ARM CPU Options"

config CONFIG_SMP
	bool "Multiprocessor support"
	default n
	depends on !CONFIG_ARMV5 && !CONFIG_CPU_CORTEX_A8 && !CONFIG_CPU_ARM11
	help
	 Target architecture is SMP or not. This option will be 
	 automatically enabled by CPU specific config.

if CONFIG_SMP

config CONFIG_CPU_COUNT
	int "Maximum number of Host CPUs"
	range 1 32
	default 4 if CONFIG_CPU_ARM11MP
	default 4 if CONFIG_CPU_CORTEX_A9
	default 4 if CONFIG_CPU_CORTEX_A7
	default 8 if CONFIG_CPU_CORTEX_A15
	default 4 if CONFIG_CPU_GENERIC_V6 && CONFIG_SMP
	default 8 if CONFIG_CPU_GENERIC_V7 && CONFIG_SMP
	default 8 if CONFIG_CPU_GENERIC_V7_VE && CONFIG_SMP
	default 8 if CONFIG_CPU_GENERIC_V8 && CONFIG_SMP
	default 1

endif

if !CONFIG_SMP

config CONFIG_CPU_COUNT
	int
	default 1

endif

config CONFIG_VAPOOL_SIZE_MB
	int "Virtual Address Pool Size (in MB)"
	default 64 if CONFIG_ARM32VE
	default 64 if CONFIG_ARM64
	default 12
	help
		Specify the virtual address pool size in mega bytes.

config CONFIG_VAPOOL_ALIGN_MB
	int "Virtual address pool alignment size (in MB)"
	default 8
	help
		Specify the alignment size (in MB) requirement for
		VA Pool start. This is used for calulating max bin
		while initializing buddy allocator for VA pool.

config CONFIG_HOST_IRQ_COUNT
	int "Maximum number of Host IRQs"
	default 1024
	help
		The Host IRQ subsystems needs to know maximum number of
		Host IRQs on a host which can vary for different Hosts
		even for same architecture.

		This option is used to specify the maximum number of 
		Host IRQs for underlying Host.

		Generally, the default value of maximum Host IRQs will
		be large enough so that it is suitable for most Hosts.

source "arch/arm/cpu/common/openconf.cfg"

if CONFIG_ARM32VE

source "arch/arm/cpu/arm32ve/openconf.cfg"

endif

if CONFIG_ARM64

source "arch/arm/cpu/arm64/openconf.cfg"

endif

endmenu

