Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Jan 01 17:48:37 2022
| Host         : DESKTOP-HSAJ1AE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/debounce/O0_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/flag_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_inst/space_detect_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.819      -30.587                     15                 7137        0.054        0.000                      0                 7137        3.000        0.000                       0                  3520  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
VGA_inst/divider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0           {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0           {0.000 5.000}      10.000          100.000         
sys_clk_pin                    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_inst/divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                11.837        0.000                      0                 6777        0.058        0.000                      0                 6777       19.500        0.000                       0                  3337  
  clkfbout_clk_wiz_0                                                                                                                                                             7.845        0.000                       0                     3  
sys_clk_pin                          2.144        0.000                      0                  353        0.054        0.000                      0                  353        4.500        0.000                       0                   179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -2.819      -30.587                     15                   15        1.397        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_inst/divider/inst/clk_in1
  To Clock:  VGA_inst/divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_inst/divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.837ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[373][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.480ns  (logic 0.704ns (2.562%)  route 26.776ns (97.438%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.898     1.900    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y0           FDRE                                         r  VGA_inst/p_m_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.456     2.356 r  VGA_inst/p_m_inst/count_reg[0]/Q
                         net (fo=7, routed)           0.855     3.211    VGA_inst/p_m_inst/count_reg_n_0_[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     3.335 f  VGA_inst/p_m_inst/wave_shape[114][6]_i_2/O
                         net (fo=5, routed)           0.317     3.653    VGA_inst/p_m_inst/wave_shape[114][6]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.124     3.777 r  VGA_inst/p_m_inst/wave_shape[114][6]_i_1/O
                         net (fo=3290, routed)       25.603    29.380    VGA_inst/p_m_inst/wave_shape
    SLICE_X60Y122        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[373][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.482    41.485    VGA_inst/p_m_inst/clk_out1
    SLICE_X60Y122        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[373][3]/C
                         clock pessimism             -0.001    41.484    
                         clock uncertainty           -0.098    41.386    
    SLICE_X60Y122        FDRE (Setup_fdre_C_CE)      -0.169    41.217    VGA_inst/p_m_inst/wave_shape_reg[373][3]
  -------------------------------------------------------------------
                         required time                         41.217    
                         arrival time                         -29.380    
  -------------------------------------------------------------------
                         slack                                 11.837    

Slack (MET) :             11.837ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[376][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.480ns  (logic 0.704ns (2.562%)  route 26.776ns (97.438%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.898     1.900    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y0           FDRE                                         r  VGA_inst/p_m_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.456     2.356 r  VGA_inst/p_m_inst/count_reg[0]/Q
                         net (fo=7, routed)           0.855     3.211    VGA_inst/p_m_inst/count_reg_n_0_[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     3.335 f  VGA_inst/p_m_inst/wave_shape[114][6]_i_2/O
                         net (fo=5, routed)           0.317     3.653    VGA_inst/p_m_inst/wave_shape[114][6]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.124     3.777 r  VGA_inst/p_m_inst/wave_shape[114][6]_i_1/O
                         net (fo=3290, routed)       25.603    29.380    VGA_inst/p_m_inst/wave_shape
    SLICE_X60Y122        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[376][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.482    41.485    VGA_inst/p_m_inst/clk_out1
    SLICE_X60Y122        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[376][6]/C
                         clock pessimism             -0.001    41.484    
                         clock uncertainty           -0.098    41.386    
    SLICE_X60Y122        FDRE (Setup_fdre_C_CE)      -0.169    41.217    VGA_inst/p_m_inst/wave_shape_reg[376][6]
  -------------------------------------------------------------------
                         required time                         41.217    
                         arrival time                         -29.380    
  -------------------------------------------------------------------
                         slack                                 11.837    

Slack (MET) :             11.908ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[372][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.377ns  (logic 0.704ns (2.572%)  route 26.673ns (97.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.898     1.900    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y0           FDRE                                         r  VGA_inst/p_m_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.456     2.356 r  VGA_inst/p_m_inst/count_reg[0]/Q
                         net (fo=7, routed)           0.855     3.211    VGA_inst/p_m_inst/count_reg_n_0_[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     3.335 f  VGA_inst/p_m_inst/wave_shape[114][6]_i_2/O
                         net (fo=5, routed)           0.317     3.653    VGA_inst/p_m_inst/wave_shape[114][6]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.124     3.777 r  VGA_inst/p_m_inst/wave_shape[114][6]_i_1/O
                         net (fo=3290, routed)       25.501    29.277    VGA_inst/p_m_inst/wave_shape
    SLICE_X63Y121        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[372][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.486    41.489    VGA_inst/p_m_inst/clk_out1
    SLICE_X63Y121        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[372][0]/C
                         clock pessimism             -0.001    41.488    
                         clock uncertainty           -0.098    41.390    
    SLICE_X63Y121        FDRE (Setup_fdre_C_CE)      -0.205    41.185    VGA_inst/p_m_inst/wave_shape_reg[372][0]
  -------------------------------------------------------------------
                         required time                         41.185    
                         arrival time                         -29.277    
  -------------------------------------------------------------------
                         slack                                 11.908    

Slack (MET) :             12.035ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[372][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.247ns  (logic 0.704ns (2.584%)  route 26.543ns (97.416%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.898     1.900    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y0           FDRE                                         r  VGA_inst/p_m_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.456     2.356 r  VGA_inst/p_m_inst/count_reg[0]/Q
                         net (fo=7, routed)           0.855     3.211    VGA_inst/p_m_inst/count_reg_n_0_[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     3.335 f  VGA_inst/p_m_inst/wave_shape[114][6]_i_2/O
                         net (fo=5, routed)           0.317     3.653    VGA_inst/p_m_inst/wave_shape[114][6]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.124     3.777 r  VGA_inst/p_m_inst/wave_shape[114][6]_i_1/O
                         net (fo=3290, routed)       25.371    29.148    VGA_inst/p_m_inst/wave_shape
    SLICE_X63Y122        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[372][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.484    41.487    VGA_inst/p_m_inst/clk_out1
    SLICE_X63Y122        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[372][1]/C
                         clock pessimism             -0.001    41.486    
                         clock uncertainty           -0.098    41.388    
    SLICE_X63Y122        FDRE (Setup_fdre_C_CE)      -0.205    41.183    VGA_inst/p_m_inst/wave_shape_reg[372][1]
  -------------------------------------------------------------------
                         required time                         41.183    
                         arrival time                         -29.148    
  -------------------------------------------------------------------
                         slack                                 12.035    

Slack (MET) :             12.035ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[372][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.247ns  (logic 0.704ns (2.584%)  route 26.543ns (97.416%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.898     1.900    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y0           FDRE                                         r  VGA_inst/p_m_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.456     2.356 r  VGA_inst/p_m_inst/count_reg[0]/Q
                         net (fo=7, routed)           0.855     3.211    VGA_inst/p_m_inst/count_reg_n_0_[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     3.335 f  VGA_inst/p_m_inst/wave_shape[114][6]_i_2/O
                         net (fo=5, routed)           0.317     3.653    VGA_inst/p_m_inst/wave_shape[114][6]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.124     3.777 r  VGA_inst/p_m_inst/wave_shape[114][6]_i_1/O
                         net (fo=3290, routed)       25.371    29.148    VGA_inst/p_m_inst/wave_shape
    SLICE_X63Y122        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[372][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.484    41.487    VGA_inst/p_m_inst/clk_out1
    SLICE_X63Y122        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[372][2]/C
                         clock pessimism             -0.001    41.486    
                         clock uncertainty           -0.098    41.388    
    SLICE_X63Y122        FDRE (Setup_fdre_C_CE)      -0.205    41.183    VGA_inst/p_m_inst/wave_shape_reg[372][2]
  -------------------------------------------------------------------
                         required time                         41.183    
                         arrival time                         -29.148    
  -------------------------------------------------------------------
                         slack                                 12.035    

Slack (MET) :             12.035ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[372][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.247ns  (logic 0.704ns (2.584%)  route 26.543ns (97.416%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.898     1.900    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y0           FDRE                                         r  VGA_inst/p_m_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.456     2.356 r  VGA_inst/p_m_inst/count_reg[0]/Q
                         net (fo=7, routed)           0.855     3.211    VGA_inst/p_m_inst/count_reg_n_0_[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     3.335 f  VGA_inst/p_m_inst/wave_shape[114][6]_i_2/O
                         net (fo=5, routed)           0.317     3.653    VGA_inst/p_m_inst/wave_shape[114][6]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.124     3.777 r  VGA_inst/p_m_inst/wave_shape[114][6]_i_1/O
                         net (fo=3290, routed)       25.371    29.148    VGA_inst/p_m_inst/wave_shape
    SLICE_X63Y122        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[372][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.484    41.487    VGA_inst/p_m_inst/clk_out1
    SLICE_X63Y122        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[372][3]/C
                         clock pessimism             -0.001    41.486    
                         clock uncertainty           -0.098    41.388    
    SLICE_X63Y122        FDRE (Setup_fdre_C_CE)      -0.205    41.183    VGA_inst/p_m_inst/wave_shape_reg[372][3]
  -------------------------------------------------------------------
                         required time                         41.183    
                         arrival time                         -29.148    
  -------------------------------------------------------------------
                         slack                                 12.035    

Slack (MET) :             12.035ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[372][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.247ns  (logic 0.704ns (2.584%)  route 26.543ns (97.416%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.898     1.900    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y0           FDRE                                         r  VGA_inst/p_m_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.456     2.356 r  VGA_inst/p_m_inst/count_reg[0]/Q
                         net (fo=7, routed)           0.855     3.211    VGA_inst/p_m_inst/count_reg_n_0_[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     3.335 f  VGA_inst/p_m_inst/wave_shape[114][6]_i_2/O
                         net (fo=5, routed)           0.317     3.653    VGA_inst/p_m_inst/wave_shape[114][6]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.124     3.777 r  VGA_inst/p_m_inst/wave_shape[114][6]_i_1/O
                         net (fo=3290, routed)       25.371    29.148    VGA_inst/p_m_inst/wave_shape
    SLICE_X63Y122        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[372][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.484    41.487    VGA_inst/p_m_inst/clk_out1
    SLICE_X63Y122        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[372][4]/C
                         clock pessimism             -0.001    41.486    
                         clock uncertainty           -0.098    41.388    
    SLICE_X63Y122        FDRE (Setup_fdre_C_CE)      -0.205    41.183    VGA_inst/p_m_inst/wave_shape_reg[372][4]
  -------------------------------------------------------------------
                         required time                         41.183    
                         arrival time                         -29.148    
  -------------------------------------------------------------------
                         slack                                 12.035    

Slack (MET) :             12.035ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[372][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.247ns  (logic 0.704ns (2.584%)  route 26.543ns (97.416%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.898     1.900    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y0           FDRE                                         r  VGA_inst/p_m_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.456     2.356 r  VGA_inst/p_m_inst/count_reg[0]/Q
                         net (fo=7, routed)           0.855     3.211    VGA_inst/p_m_inst/count_reg_n_0_[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     3.335 f  VGA_inst/p_m_inst/wave_shape[114][6]_i_2/O
                         net (fo=5, routed)           0.317     3.653    VGA_inst/p_m_inst/wave_shape[114][6]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.124     3.777 r  VGA_inst/p_m_inst/wave_shape[114][6]_i_1/O
                         net (fo=3290, routed)       25.371    29.148    VGA_inst/p_m_inst/wave_shape
    SLICE_X63Y122        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[372][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.484    41.487    VGA_inst/p_m_inst/clk_out1
    SLICE_X63Y122        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[372][5]/C
                         clock pessimism             -0.001    41.486    
                         clock uncertainty           -0.098    41.388    
    SLICE_X63Y122        FDRE (Setup_fdre_C_CE)      -0.205    41.183    VGA_inst/p_m_inst/wave_shape_reg[372][5]
  -------------------------------------------------------------------
                         required time                         41.183    
                         arrival time                         -29.148    
  -------------------------------------------------------------------
                         slack                                 12.035    

Slack (MET) :             12.058ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[371][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.227ns  (logic 0.704ns (2.586%)  route 26.523ns (97.414%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.898     1.900    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y0           FDRE                                         r  VGA_inst/p_m_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.456     2.356 r  VGA_inst/p_m_inst/count_reg[0]/Q
                         net (fo=7, routed)           0.855     3.211    VGA_inst/p_m_inst/count_reg_n_0_[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     3.335 f  VGA_inst/p_m_inst/wave_shape[114][6]_i_2/O
                         net (fo=5, routed)           0.317     3.653    VGA_inst/p_m_inst/wave_shape[114][6]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.124     3.777 r  VGA_inst/p_m_inst/wave_shape[114][6]_i_1/O
                         net (fo=3290, routed)       25.351    29.128    VGA_inst/p_m_inst/wave_shape
    SLICE_X64Y121        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[371][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.487    41.490    VGA_inst/p_m_inst/clk_out1
    SLICE_X64Y121        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[371][0]/C
                         clock pessimism             -0.001    41.489    
                         clock uncertainty           -0.098    41.391    
    SLICE_X64Y121        FDRE (Setup_fdre_C_CE)      -0.205    41.186    VGA_inst/p_m_inst/wave_shape_reg[371][0]
  -------------------------------------------------------------------
                         required time                         41.186    
                         arrival time                         -29.128    
  -------------------------------------------------------------------
                         slack                                 12.058    

Slack (MET) :             12.058ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[371][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.227ns  (logic 0.704ns (2.586%)  route 26.523ns (97.414%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.898     1.900    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y0           FDRE                                         r  VGA_inst/p_m_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.456     2.356 r  VGA_inst/p_m_inst/count_reg[0]/Q
                         net (fo=7, routed)           0.855     3.211    VGA_inst/p_m_inst/count_reg_n_0_[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     3.335 f  VGA_inst/p_m_inst/wave_shape[114][6]_i_2/O
                         net (fo=5, routed)           0.317     3.653    VGA_inst/p_m_inst/wave_shape[114][6]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.124     3.777 r  VGA_inst/p_m_inst/wave_shape[114][6]_i_1/O
                         net (fo=3290, routed)       25.351    29.128    VGA_inst/p_m_inst/wave_shape
    SLICE_X64Y121        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[371][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.487    41.490    VGA_inst/p_m_inst/clk_out1
    SLICE_X64Y121        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[371][5]/C
                         clock pessimism             -0.001    41.489    
                         clock uncertainty           -0.098    41.391    
    SLICE_X64Y121        FDRE (Setup_fdre_C_CE)      -0.205    41.186    VGA_inst/p_m_inst/wave_shape_reg[371][5]
  -------------------------------------------------------------------
                         required time                         41.186    
                         arrival time                         -29.128    
  -------------------------------------------------------------------
                         slack                                 12.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[334][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[335][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.491%)  route 0.225ns (61.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.551     0.553    VGA_inst/p_m_inst/clk_out1
    SLICE_X52Y129        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[334][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_fdre_C_Q)         0.141     0.694 r  VGA_inst/p_m_inst/wave_shape_reg[334][5]/Q
                         net (fo=3, routed)           0.225     0.919    VGA_inst/p_m_inst/wave_shape_reg[334]__0[5]
    SLICE_X51Y127        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[335][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.817     0.819    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y127        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[335][5]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y127        FDRE (Hold_fdre_C_D)         0.047     0.862    VGA_inst/p_m_inst/wave_shape_reg[335][5]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[247][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[248][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.049%)  route 0.236ns (58.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.559     0.561    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y139        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[247][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y139        FDRE (Prop_fdre_C_Q)         0.164     0.725 r  VGA_inst/p_m_inst/wave_shape_reg[247][5]/Q
                         net (fo=3, routed)           0.236     0.960    VGA_inst/p_m_inst/wave_shape_reg[247]__0[5]
    SLICE_X52Y139        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[248][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.827     0.829    VGA_inst/p_m_inst/clk_out1
    SLICE_X52Y139        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[248][5]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X52Y139        FDRE (Hold_fdre_C_D)         0.047     0.872    VGA_inst/p_m_inst/wave_shape_reg[248][5]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[279][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[280][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.687%)  route 0.278ns (66.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.553     0.555    VGA_inst/p_m_inst/clk_out1
    SLICE_X53Y131        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[279][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.141     0.696 r  VGA_inst/p_m_inst/wave_shape_reg[279][6]/Q
                         net (fo=2, routed)           0.278     0.973    VGA_inst/p_m_inst/wave_shape_reg[279]__0[6]
    SLICE_X51Y130        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[280][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.821     0.822    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y130        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[280][6]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.066     0.884    VGA_inst/p_m_inst/wave_shape_reg[280][6]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[77][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[78][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.085%)  route 0.163ns (49.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.654     0.656    VGA_inst/p_m_inst/clk_out1
    SLICE_X10Y150        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[77][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y150        FDRE (Prop_fdre_C_Q)         0.164     0.820 r  VGA_inst/p_m_inst/wave_shape_reg[77][4]/Q
                         net (fo=3, routed)           0.163     0.984    VGA_inst/p_m_inst/wave_shape_reg[77]__0[4]
    SLICE_X10Y149        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[78][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.843     0.845    VGA_inst/p_m_inst/clk_out1
    SLICE_X10Y149        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[78][4]/C
                         clock pessimism             -0.005     0.840    
    SLICE_X10Y149        FDRE (Hold_fdre_C_D)         0.053     0.893    VGA_inst/p_m_inst/wave_shape_reg[78][4]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[396][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[397][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.765%)  route 0.277ns (66.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.559     0.561    VGA_inst/p_m_inst/clk_out1
    SLICE_X53Y142        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[396][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y142        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VGA_inst/p_m_inst/wave_shape_reg[396][3]/Q
                         net (fo=4, routed)           0.277     0.978    VGA_inst/p_m_inst/wave_shape_reg[396]__0[3]
    SLICE_X50Y141        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[397][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.830     0.831    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y141        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[397][3]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X50Y141        FDRE (Hold_fdre_C_D)         0.059     0.886    VGA_inst/p_m_inst/wave_shape_reg[397][3]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[83][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[84][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.477%)  route 0.207ns (59.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.682     0.684    VGA_inst/p_m_inst/clk_out1
    SLICE_X4Y150         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[83][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  VGA_inst/p_m_inst/wave_shape_reg[83][1]/Q
                         net (fo=5, routed)           0.207     1.032    VGA_inst/p_m_inst/wave_shape_reg[83]__0[1]
    SLICE_X4Y147         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[84][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.870     0.872    VGA_inst/p_m_inst/clk_out1
    SLICE_X4Y147         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[84][1]/C
                         clock pessimism             -0.005     0.868    
    SLICE_X4Y147         FDRE (Hold_fdre_C_D)         0.072     0.940    VGA_inst/p_m_inst/wave_shape_reg[84][1]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[39][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[40][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.502%)  route 0.180ns (58.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.683     0.685    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y151         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[39][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.128     0.813 r  VGA_inst/p_m_inst/wave_shape_reg[39][3]/Q
                         net (fo=4, routed)           0.180     0.994    VGA_inst/p_m_inst/wave_shape_reg[39]__0[3]
    SLICE_X2Y149         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[40][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.873     0.875    VGA_inst/p_m_inst/clk_out1
    SLICE_X2Y149         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[40][3]/C
                         clock pessimism             -0.005     0.871    
    SLICE_X2Y149         FDRE (Hold_fdre_C_D)         0.023     0.894    VGA_inst/p_m_inst/wave_shape_reg[40][3]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[334][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[335][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.640%)  route 0.272ns (62.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.551     0.553    VGA_inst/p_m_inst/clk_out1
    SLICE_X54Y129        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[334][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDRE (Prop_fdre_C_Q)         0.164     0.717 r  VGA_inst/p_m_inst/wave_shape_reg[334][2]/Q
                         net (fo=5, routed)           0.272     0.988    VGA_inst/p_m_inst/wave_shape_reg[334]__0[2]
    SLICE_X51Y127        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[335][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.817     0.819    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y127        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[335][2]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y127        FDRE (Hold_fdre_C_D)         0.070     0.885    VGA_inst/p_m_inst/wave_shape_reg[335][2]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[247][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[248][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.758%)  route 0.270ns (62.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.560     0.562    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y140        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[247][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y140        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  VGA_inst/p_m_inst/wave_shape_reg[247][1]/Q
                         net (fo=5, routed)           0.270     0.996    VGA_inst/p_m_inst/wave_shape_reg[247]__0[1]
    SLICE_X52Y140        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[248][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.828     0.830    VGA_inst/p_m_inst/clk_out1
    SLICE_X52Y140        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[248][1]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X52Y140        FDRE (Hold_fdre_C_D)         0.062     0.887    VGA_inst/p_m_inst/wave_shape_reg[248][1]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[38][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[39][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.119%)  route 0.229ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.683     0.685    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y151         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[38][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.141     0.826 r  VGA_inst/p_m_inst/wave_shape_reg[38][2]/Q
                         net (fo=5, routed)           0.229     1.055    VGA_inst/p_m_inst/wave_shape_reg[38]__0[2]
    SLICE_X0Y149         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[39][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.873     0.875    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y149         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[39][2]/C
                         clock pessimism             -0.005     0.871    
    SLICE_X0Y149         FDRE (Hold_fdre_C_D)         0.070     0.941    VGA_inst/p_m_inst/wave_shape_reg[39][2]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    VGA_inst/divider/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X1Y63      VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X1Y65      VGA_inst/p_m_inst/icon_lut_addr_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y135    VGA_inst/p_m_inst/wave_shape_reg[317][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y135    VGA_inst/p_m_inst/wave_shape_reg[317][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y135    VGA_inst/p_m_inst/wave_shape_reg[317][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y135    VGA_inst/p_m_inst/wave_shape_reg[317][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y135    VGA_inst/p_m_inst/wave_shape_reg[318][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y134    VGA_inst/p_m_inst/wave_shape_reg[318][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y132    VGA_inst/p_m_inst/wave_shape_reg[324][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y132    VGA_inst/p_m_inst/wave_shape_reg[325][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y132    VGA_inst/p_m_inst/wave_shape_reg[325][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y132    VGA_inst/p_m_inst/wave_shape_reg[325][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y127    VGA_inst/p_m_inst/wave_shape_reg[335][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y127    VGA_inst/p_m_inst/wave_shape_reg[335][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y127    VGA_inst/p_m_inst/wave_shape_reg[336][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y126    VGA_inst/p_m_inst/wave_shape_reg[336][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y127    VGA_inst/p_m_inst/wave_shape_reg[336][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y127    VGA_inst/p_m_inst/wave_shape_reg[336][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y135    VGA_inst/p_m_inst/wave_shape_reg[317][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y135    VGA_inst/p_m_inst/wave_shape_reg[317][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y135    VGA_inst/p_m_inst/wave_shape_reg[317][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y135    VGA_inst/p_m_inst/wave_shape_reg[317][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y135    VGA_inst/p_m_inst/wave_shape_reg[318][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y134    VGA_inst/p_m_inst/wave_shape_reg[318][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y134    VGA_inst/p_m_inst/wave_shape_reg[318][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y134    VGA_inst/p_m_inst/wave_shape_reg[318][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y134    VGA_inst/p_m_inst/wave_shape_reg[318][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y134    VGA_inst/p_m_inst/wave_shape_reg[318][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    VGA_inst/divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.144ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.558ns  (logic 2.918ns (38.607%)  route 4.640ns (61.393%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     5.412    Single_Note_Inst/clk_100
    SLICE_X32Y153        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y153        FDRE (Prop_fdre_C_Q)         0.419     5.831 r  Single_Note_Inst/lut_addr_2_reg[2]/Q
                         net (fo=111, routed)         1.246     7.077    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X35Y154        LUT5 (Prop_lut5_I1_O)        0.327     7.404 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.658     8.062    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X34Y154        LUT6 (Prop_lut6_I1_O)        0.326     8.388 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.388    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X34Y154        MUXF7 (Prop_muxf7_I1_O)      0.247     8.635 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.635    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X34Y154        MUXF8 (Prop_muxf8_I0_O)      0.098     8.733 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.977     9.711    Single_Note_Inst/driver_inst/bbstub_spo[8]_0[5]
    SLICE_X25Y155        LUT6 (Prop_lut6_I2_O)        0.319    10.030 f  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_10/O
                         net (fo=2, routed)           0.708    10.737    keyboard_inst/note_arr_reg[3][0]_3
    SLICE_X31Y155        LUT4 (Prop_lut4_I3_O)        0.120    10.857 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.547    keyboard_inst/compare_reg[7][2]
    SLICE_X31Y155        LUT5 (Prop_lut5_I0_O)        0.327    11.874 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.874    Single_Note_Inst/note_arr_reg[0][2]_0[2]
    SLICE_X31Y155        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.275 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.275    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.609 r  Single_Note_Inst/pwm_level__2_carry__1/O[1]
                         net (fo=2, routed)           0.361    12.970    Single_Note_Inst/driver_inst/D[9]
    SLICE_X32Y155        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.679    15.101    Single_Note_Inst/driver_inst/clk_100
    SLICE_X32Y155        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[9]/C
                         clock pessimism              0.285    15.387    
                         clock uncertainty           -0.035    15.351    
    SLICE_X32Y155        FDRE (Setup_fdre_C_D)       -0.237    15.114    Single_Note_Inst/driver_inst/compare_reg[9]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 2.823ns (37.814%)  route 4.642ns (62.186%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     5.412    Single_Note_Inst/clk_100
    SLICE_X32Y153        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y153        FDRE (Prop_fdre_C_Q)         0.419     5.831 r  Single_Note_Inst/lut_addr_2_reg[2]/Q
                         net (fo=111, routed)         1.246     7.077    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X35Y154        LUT5 (Prop_lut5_I1_O)        0.327     7.404 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.658     8.062    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X34Y154        LUT6 (Prop_lut6_I1_O)        0.326     8.388 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.388    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X34Y154        MUXF7 (Prop_muxf7_I1_O)      0.247     8.635 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.635    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X34Y154        MUXF8 (Prop_muxf8_I0_O)      0.098     8.733 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.977     9.711    Single_Note_Inst/driver_inst/bbstub_spo[8]_0[5]
    SLICE_X25Y155        LUT6 (Prop_lut6_I2_O)        0.319    10.030 f  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_10/O
                         net (fo=2, routed)           0.708    10.737    keyboard_inst/note_arr_reg[3][0]_3
    SLICE_X31Y155        LUT4 (Prop_lut4_I3_O)        0.120    10.857 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.547    keyboard_inst/compare_reg[7][2]
    SLICE_X31Y155        LUT5 (Prop_lut5_I0_O)        0.327    11.874 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.874    Single_Note_Inst/note_arr_reg[0][2]_0[2]
    SLICE_X31Y155        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.275 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.275    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.514 r  Single_Note_Inst/pwm_level__2_carry__1/O[2]
                         net (fo=2, routed)           0.363    12.877    Single_Note_Inst/driver_inst/D[10]
    SLICE_X32Y155        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.679    15.101    Single_Note_Inst/driver_inst/clk_100
    SLICE_X32Y155        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[10]/C
                         clock pessimism              0.285    15.387    
                         clock uncertainty           -0.035    15.351    
    SLICE_X32Y155        FDRE (Setup_fdre_C_D)       -0.245    15.106    Single_Note_Inst/driver_inst/compare_reg[10]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -12.877    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 2.807ns (37.823%)  route 4.615ns (62.177%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     5.412    Single_Note_Inst/clk_100
    SLICE_X32Y153        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y153        FDRE (Prop_fdre_C_Q)         0.419     5.831 r  Single_Note_Inst/lut_addr_2_reg[2]/Q
                         net (fo=111, routed)         1.246     7.077    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X35Y154        LUT5 (Prop_lut5_I1_O)        0.327     7.404 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.658     8.062    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X34Y154        LUT6 (Prop_lut6_I1_O)        0.326     8.388 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.388    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X34Y154        MUXF7 (Prop_muxf7_I1_O)      0.247     8.635 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.635    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X34Y154        MUXF8 (Prop_muxf8_I0_O)      0.098     8.733 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.977     9.711    Single_Note_Inst/driver_inst/bbstub_spo[8]_0[5]
    SLICE_X25Y155        LUT6 (Prop_lut6_I2_O)        0.319    10.030 f  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_10/O
                         net (fo=2, routed)           0.708    10.737    keyboard_inst/note_arr_reg[3][0]_3
    SLICE_X31Y155        LUT4 (Prop_lut4_I3_O)        0.120    10.857 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.547    keyboard_inst/compare_reg[7][2]
    SLICE_X31Y155        LUT5 (Prop_lut5_I0_O)        0.327    11.874 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.874    Single_Note_Inst/note_arr_reg[0][2]_0[2]
    SLICE_X31Y155        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.275 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.275    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.498 r  Single_Note_Inst/pwm_level__2_carry__1/O[0]
                         net (fo=2, routed)           0.335    12.833    Single_Note_Inst/driver_inst/D[8]
    SLICE_X32Y155        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.679    15.101    Single_Note_Inst/driver_inst/clk_100
    SLICE_X32Y155        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[8]/C
                         clock pessimism              0.285    15.387    
                         clock uncertainty           -0.035    15.351    
    SLICE_X32Y155        FDRE (Setup_fdre_C_D)       -0.236    15.115    Single_Note_Inst/driver_inst/compare_reg[8]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -12.833    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 2.598ns (35.053%)  route 4.814ns (64.947%))
  Logic Levels:           9  (CARRY4=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.812     5.415    Single_Note_Inst/clk_100
    SLICE_X24Y153        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y153        FDRE (Prop_fdre_C_Q)         0.419     5.834 r  Single_Note_Inst/lut_addr_1_reg[4]/Q
                         net (fo=109, routed)         1.502     7.336    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X28Y155        LUT6 (Prop_lut6_I1_O)        0.296     7.632 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     7.632    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_20_n_0
    SLICE_X28Y155        MUXF7 (Prop_muxf7_I1_O)      0.217     7.849 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.849    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_8_n_0
    SLICE_X28Y155        MUXF8 (Prop_muxf8_I1_O)      0.094     7.943 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.842     8.785    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X26Y155        LUT6 (Prop_lut6_I1_O)        0.316     9.101 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.831     9.932    keyboard_inst/bbstub_spo[9][1]
    SLICE_X29Y155        LUT6 (Prop_lut6_I2_O)        0.124    10.056 r  keyboard_inst/pwm_level__2_carry_i_12/O
                         net (fo=2, routed)           0.483    10.539    keyboard_inst/compare_reg[3]_0
    SLICE_X32Y155        LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  keyboard_inst/pwm_level__2_carry_i_3/O
                         net (fo=2, routed)           0.499    11.162    keyboard_inst/DI[1]
    SLICE_X31Y154        LUT6 (Prop_lut6_I0_O)        0.124    11.286 r  keyboard_inst/pwm_level__2_carry_i_7/O
                         net (fo=1, routed)           0.000    11.286    Single_Note_Inst/S[1]
    SLICE_X31Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.836 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.836    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.170 r  Single_Note_Inst/pwm_level__2_carry__0/O[1]
                         net (fo=2, routed)           0.656    12.826    Single_Note_Inst/driver_inst/D[5]
    SLICE_X30Y154        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.679    15.101    Single_Note_Inst/driver_inst/clk_100
    SLICE_X30Y154        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[5]/C
                         clock pessimism              0.268    15.370    
                         clock uncertainty           -0.035    15.334    
    SLICE_X30Y154        FDRE (Setup_fdre_C_D)       -0.224    15.110    Single_Note_Inst/driver_inst/compare_reg[5]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 2.486ns (34.061%)  route 4.813ns (65.939%))
  Logic Levels:           9  (CARRY4=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.812     5.415    Single_Note_Inst/clk_100
    SLICE_X24Y153        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y153        FDRE (Prop_fdre_C_Q)         0.419     5.834 r  Single_Note_Inst/lut_addr_1_reg[4]/Q
                         net (fo=109, routed)         1.502     7.336    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X28Y155        LUT6 (Prop_lut6_I1_O)        0.296     7.632 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     7.632    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_20_n_0
    SLICE_X28Y155        MUXF7 (Prop_muxf7_I1_O)      0.217     7.849 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.849    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_8_n_0
    SLICE_X28Y155        MUXF8 (Prop_muxf8_I1_O)      0.094     7.943 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.842     8.785    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X26Y155        LUT6 (Prop_lut6_I1_O)        0.316     9.101 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.831     9.932    keyboard_inst/bbstub_spo[9][1]
    SLICE_X29Y155        LUT6 (Prop_lut6_I2_O)        0.124    10.056 r  keyboard_inst/pwm_level__2_carry_i_12/O
                         net (fo=2, routed)           0.483    10.539    keyboard_inst/compare_reg[3]_0
    SLICE_X32Y155        LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  keyboard_inst/pwm_level__2_carry_i_3/O
                         net (fo=2, routed)           0.499    11.162    keyboard_inst/DI[1]
    SLICE_X31Y154        LUT6 (Prop_lut6_I0_O)        0.124    11.286 r  keyboard_inst/pwm_level__2_carry_i_7/O
                         net (fo=1, routed)           0.000    11.286    Single_Note_Inst/S[1]
    SLICE_X31Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.836 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.836    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.058 r  Single_Note_Inst/pwm_level__2_carry__0/O[0]
                         net (fo=1, routed)           0.655    12.713    Single_Note_Inst/driver_inst/D[4]
    SLICE_X30Y154        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.679    15.101    Single_Note_Inst/driver_inst/clk_100
    SLICE_X30Y154        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[4]/C
                         clock pessimism              0.268    15.370    
                         clock uncertainty           -0.035    15.334    
    SLICE_X30Y154        FDRE (Setup_fdre_C_D)       -0.206    15.128    Single_Note_Inst/driver_inst/compare_reg[4]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -12.713    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 2.698ns (35.316%)  route 4.942ns (64.684%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     5.412    Single_Note_Inst/clk_100
    SLICE_X32Y153        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y153        FDRE (Prop_fdre_C_Q)         0.419     5.831 r  Single_Note_Inst/lut_addr_2_reg[2]/Q
                         net (fo=111, routed)         1.246     7.077    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X35Y154        LUT5 (Prop_lut5_I1_O)        0.327     7.404 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.658     8.062    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X34Y154        LUT6 (Prop_lut6_I1_O)        0.326     8.388 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.388    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X34Y154        MUXF7 (Prop_muxf7_I1_O)      0.247     8.635 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.635    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X34Y154        MUXF8 (Prop_muxf8_I0_O)      0.098     8.733 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.977     9.711    Single_Note_Inst/driver_inst/bbstub_spo[8]_0[5]
    SLICE_X25Y155        LUT6 (Prop_lut6_I2_O)        0.319    10.030 f  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_10/O
                         net (fo=2, routed)           0.708    10.737    keyboard_inst/note_arr_reg[3][0]_3
    SLICE_X31Y155        LUT4 (Prop_lut4_I3_O)        0.120    10.857 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.547    keyboard_inst/compare_reg[7][2]
    SLICE_X31Y155        LUT5 (Prop_lut5_I0_O)        0.327    11.874 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.874    Single_Note_Inst/note_arr_reg[0][2]_0[2]
    SLICE_X31Y155        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.275 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.275    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.389 r  Single_Note_Inst/pwm_level__2_carry__1/CO[3]
                         net (fo=2, routed)           0.662    13.051    Single_Note_Inst/driver_inst/D[11]
    SLICE_X32Y155        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.679    15.101    Single_Note_Inst/driver_inst/clk_100
    SLICE_X32Y155        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[11]/C
                         clock pessimism              0.285    15.387    
                         clock uncertainty           -0.035    15.351    
    SLICE_X32Y155        FDRE (Setup_fdre_C_D)        0.138    15.489    Single_Note_Inst/driver_inst/compare_reg[11]
  -------------------------------------------------------------------
                         required time                         15.489    
                         arrival time                         -13.051    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 2.577ns (36.132%)  route 4.555ns (63.868%))
  Logic Levels:           9  (CARRY4=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.812     5.415    Single_Note_Inst/clk_100
    SLICE_X24Y153        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y153        FDRE (Prop_fdre_C_Q)         0.419     5.834 r  Single_Note_Inst/lut_addr_1_reg[4]/Q
                         net (fo=109, routed)         1.502     7.336    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X28Y155        LUT6 (Prop_lut6_I1_O)        0.296     7.632 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     7.632    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_20_n_0
    SLICE_X28Y155        MUXF7 (Prop_muxf7_I1_O)      0.217     7.849 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.849    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_8_n_0
    SLICE_X28Y155        MUXF8 (Prop_muxf8_I1_O)      0.094     7.943 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.842     8.785    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X26Y155        LUT6 (Prop_lut6_I1_O)        0.316     9.101 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.831     9.932    keyboard_inst/bbstub_spo[9][1]
    SLICE_X29Y155        LUT6 (Prop_lut6_I2_O)        0.124    10.056 r  keyboard_inst/pwm_level__2_carry_i_12/O
                         net (fo=2, routed)           0.483    10.539    keyboard_inst/compare_reg[3]_0
    SLICE_X32Y155        LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  keyboard_inst/pwm_level__2_carry_i_3/O
                         net (fo=2, routed)           0.499    11.162    keyboard_inst/DI[1]
    SLICE_X31Y154        LUT6 (Prop_lut6_I0_O)        0.124    11.286 r  keyboard_inst/pwm_level__2_carry_i_7/O
                         net (fo=1, routed)           0.000    11.286    Single_Note_Inst/S[1]
    SLICE_X31Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.836 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.836    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.149 r  Single_Note_Inst/pwm_level__2_carry__0/O[3]
                         net (fo=2, routed)           0.398    12.547    Single_Note_Inst/driver_inst/D[7]
    SLICE_X30Y154        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.679    15.101    Single_Note_Inst/driver_inst/clk_100
    SLICE_X30Y154        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[7]/C
                         clock pessimism              0.268    15.370    
                         clock uncertainty           -0.035    15.334    
    SLICE_X30Y154        FDRE (Setup_fdre_C_D)       -0.210    15.124    Single_Note_Inst/driver_inst/compare_reg[7]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -12.547    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 2.503ns (35.739%)  route 4.501ns (64.261%))
  Logic Levels:           9  (CARRY4=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.812     5.415    Single_Note_Inst/clk_100
    SLICE_X24Y153        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y153        FDRE (Prop_fdre_C_Q)         0.419     5.834 r  Single_Note_Inst/lut_addr_1_reg[4]/Q
                         net (fo=109, routed)         1.502     7.336    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X28Y155        LUT6 (Prop_lut6_I1_O)        0.296     7.632 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     7.632    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_20_n_0
    SLICE_X28Y155        MUXF7 (Prop_muxf7_I1_O)      0.217     7.849 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.849    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_8_n_0
    SLICE_X28Y155        MUXF8 (Prop_muxf8_I1_O)      0.094     7.943 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.842     8.785    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X26Y155        LUT6 (Prop_lut6_I1_O)        0.316     9.101 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.831     9.932    keyboard_inst/bbstub_spo[9][1]
    SLICE_X29Y155        LUT6 (Prop_lut6_I2_O)        0.124    10.056 r  keyboard_inst/pwm_level__2_carry_i_12/O
                         net (fo=2, routed)           0.483    10.539    keyboard_inst/compare_reg[3]_0
    SLICE_X32Y155        LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  keyboard_inst/pwm_level__2_carry_i_3/O
                         net (fo=2, routed)           0.499    11.162    keyboard_inst/DI[1]
    SLICE_X31Y154        LUT6 (Prop_lut6_I0_O)        0.124    11.286 r  keyboard_inst/pwm_level__2_carry_i_7/O
                         net (fo=1, routed)           0.000    11.286    Single_Note_Inst/S[1]
    SLICE_X31Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.836 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.836    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.075 r  Single_Note_Inst/pwm_level__2_carry__0/O[2]
                         net (fo=2, routed)           0.343    12.418    Single_Note_Inst/driver_inst/D[6]
    SLICE_X30Y154        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.679    15.101    Single_Note_Inst/driver_inst/clk_100
    SLICE_X30Y154        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[6]/C
                         clock pessimism              0.268    15.370    
                         clock uncertainty           -0.035    15.334    
    SLICE_X30Y154        FDRE (Setup_fdre_C_D)       -0.206    15.128    Single_Note_Inst/driver_inst/compare_reg[6]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             3.470ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 2.354ns (36.152%)  route 4.157ns (63.848%))
  Logic Levels:           8  (CARRY4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.812     5.415    Single_Note_Inst/clk_100
    SLICE_X24Y153        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y153        FDRE (Prop_fdre_C_Q)         0.419     5.834 r  Single_Note_Inst/lut_addr_1_reg[4]/Q
                         net (fo=109, routed)         1.502     7.336    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X28Y155        LUT6 (Prop_lut6_I1_O)        0.296     7.632 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     7.632    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_20_n_0
    SLICE_X28Y155        MUXF7 (Prop_muxf7_I1_O)      0.217     7.849 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.849    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_8_n_0
    SLICE_X28Y155        MUXF8 (Prop_muxf8_I1_O)      0.094     7.943 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.842     8.785    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X26Y155        LUT6 (Prop_lut6_I1_O)        0.316     9.101 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.831     9.932    keyboard_inst/bbstub_spo[9][1]
    SLICE_X29Y155        LUT6 (Prop_lut6_I2_O)        0.124    10.056 r  keyboard_inst/pwm_level__2_carry_i_12/O
                         net (fo=2, routed)           0.483    10.539    keyboard_inst/compare_reg[3]_0
    SLICE_X32Y155        LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  keyboard_inst/pwm_level__2_carry_i_3/O
                         net (fo=2, routed)           0.499    11.162    keyboard_inst/DI[1]
    SLICE_X31Y154        LUT6 (Prop_lut6_I0_O)        0.124    11.286 r  keyboard_inst/pwm_level__2_carry_i_7/O
                         net (fo=1, routed)           0.000    11.286    Single_Note_Inst/S[1]
    SLICE_X31Y154        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.926 r  Single_Note_Inst/pwm_level__2_carry/O[3]
                         net (fo=1, routed)           0.000    11.926    Single_Note_Inst/driver_inst/D[3]
    SLICE_X31Y154        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.679    15.101    Single_Note_Inst/driver_inst/clk_100
    SLICE_X31Y154        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[3]/C
                         clock pessimism              0.268    15.370    
                         clock uncertainty           -0.035    15.334    
    SLICE_X31Y154        FDRE (Setup_fdre_C_D)        0.062    15.396    Single_Note_Inst/driver_inst/compare_reg[3]
  -------------------------------------------------------------------
                         required time                         15.396    
                         arrival time                         -11.926    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.530ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 2.294ns (35.558%)  route 4.157ns (64.442%))
  Logic Levels:           8  (CARRY4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.812     5.415    Single_Note_Inst/clk_100
    SLICE_X24Y153        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y153        FDRE (Prop_fdre_C_Q)         0.419     5.834 r  Single_Note_Inst/lut_addr_1_reg[4]/Q
                         net (fo=109, routed)         1.502     7.336    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X28Y155        LUT6 (Prop_lut6_I1_O)        0.296     7.632 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     7.632    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_20_n_0
    SLICE_X28Y155        MUXF7 (Prop_muxf7_I1_O)      0.217     7.849 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.849    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_8_n_0
    SLICE_X28Y155        MUXF8 (Prop_muxf8_I1_O)      0.094     7.943 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.842     8.785    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X26Y155        LUT6 (Prop_lut6_I1_O)        0.316     9.101 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.831     9.932    keyboard_inst/bbstub_spo[9][1]
    SLICE_X29Y155        LUT6 (Prop_lut6_I2_O)        0.124    10.056 r  keyboard_inst/pwm_level__2_carry_i_12/O
                         net (fo=2, routed)           0.483    10.539    keyboard_inst/compare_reg[3]_0
    SLICE_X32Y155        LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  keyboard_inst/pwm_level__2_carry_i_3/O
                         net (fo=2, routed)           0.499    11.162    keyboard_inst/DI[1]
    SLICE_X31Y154        LUT6 (Prop_lut6_I0_O)        0.124    11.286 r  keyboard_inst/pwm_level__2_carry_i_7/O
                         net (fo=1, routed)           0.000    11.286    Single_Note_Inst/S[1]
    SLICE_X31Y154        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.866 r  Single_Note_Inst/pwm_level__2_carry/O[2]
                         net (fo=1, routed)           0.000    11.866    Single_Note_Inst/driver_inst/D[2]
    SLICE_X31Y154        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.679    15.101    Single_Note_Inst/driver_inst/clk_100
    SLICE_X31Y154        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[2]/C
                         clock pessimism              0.268    15.370    
                         clock uncertainty           -0.035    15.334    
    SLICE_X31Y154        FDRE (Setup_fdre_C_D)        0.062    15.396    Single_Note_Inst/driver_inst/compare_reg[2]
  -------------------------------------------------------------------
                         required time                         15.396    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                  3.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.392ns (76.652%)  route 0.119ns (23.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.565     1.484    Single_Note_Inst/clk_100
    SLICE_X37Y149        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Single_Note_Inst/sine_count_1_reg[4]/Q
                         net (fo=2, routed)           0.119     1.744    Single_Note_Inst/sine_count_1_reg[4]
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.941 r  Single_Note_Inst/sine_count_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    Single_Note_Inst/sine_count_1_reg[4]_i_1_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.996 r  Single_Note_Inst/sine_count_1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.996    Single_Note_Inst/sine_count_1_reg[8]_i_1_n_7
    SLICE_X37Y150        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.922     2.087    Single_Note_Inst/clk_100
    SLICE_X37Y150        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[8]/C
                         clock pessimism             -0.250     1.837    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.105     1.942    Single_Note_Inst/sine_count_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.403ns (77.143%)  route 0.119ns (22.857%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.565     1.484    Single_Note_Inst/clk_100
    SLICE_X37Y149        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Single_Note_Inst/sine_count_1_reg[4]/Q
                         net (fo=2, routed)           0.119     1.744    Single_Note_Inst/sine_count_1_reg[4]
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.941 r  Single_Note_Inst/sine_count_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    Single_Note_Inst/sine_count_1_reg[4]_i_1_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.007 r  Single_Note_Inst/sine_count_1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.007    Single_Note_Inst/sine_count_1_reg[8]_i_1_n_5
    SLICE_X37Y150        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.922     2.087    Single_Note_Inst/clk_100
    SLICE_X37Y150        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[10]/C
                         clock pessimism             -0.250     1.837    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.105     1.942    Single_Note_Inst/sine_count_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.428ns (78.187%)  route 0.119ns (21.813%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.565     1.484    Single_Note_Inst/clk_100
    SLICE_X37Y149        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Single_Note_Inst/sine_count_1_reg[4]/Q
                         net (fo=2, routed)           0.119     1.744    Single_Note_Inst/sine_count_1_reg[4]
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.941 r  Single_Note_Inst/sine_count_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    Single_Note_Inst/sine_count_1_reg[4]_i_1_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.032 r  Single_Note_Inst/sine_count_1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.032    Single_Note_Inst/sine_count_1_reg[8]_i_1_n_4
    SLICE_X37Y150        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.922     2.087    Single_Note_Inst/clk_100
    SLICE_X37Y150        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[11]/C
                         clock pessimism             -0.250     1.837    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.105     1.942    Single_Note_Inst/sine_count_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.428ns (78.187%)  route 0.119ns (21.813%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.565     1.484    Single_Note_Inst/clk_100
    SLICE_X37Y149        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Single_Note_Inst/sine_count_1_reg[4]/Q
                         net (fo=2, routed)           0.119     1.744    Single_Note_Inst/sine_count_1_reg[4]
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.941 r  Single_Note_Inst/sine_count_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    Single_Note_Inst/sine_count_1_reg[4]_i_1_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.032 r  Single_Note_Inst/sine_count_1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.032    Single_Note_Inst/sine_count_1_reg[8]_i_1_n_6
    SLICE_X37Y150        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.922     2.087    Single_Note_Inst/clk_100
    SLICE_X37Y150        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[9]/C
                         clock pessimism             -0.250     1.837    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.105     1.942    Single_Note_Inst/sine_count_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.431ns (78.306%)  route 0.119ns (21.694%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.565     1.484    Single_Note_Inst/clk_100
    SLICE_X37Y149        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Single_Note_Inst/sine_count_1_reg[4]/Q
                         net (fo=2, routed)           0.119     1.744    Single_Note_Inst/sine_count_1_reg[4]
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.941 r  Single_Note_Inst/sine_count_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    Single_Note_Inst/sine_count_1_reg[4]_i_1_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.981 r  Single_Note_Inst/sine_count_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.981    Single_Note_Inst/sine_count_1_reg[8]_i_1_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.035 r  Single_Note_Inst/sine_count_1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.035    Single_Note_Inst/sine_count_1_reg[12]_i_1_n_7
    SLICE_X37Y151        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.922     2.087    Single_Note_Inst/clk_100
    SLICE_X37Y151        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[12]/C
                         clock pessimism             -0.250     1.837    
    SLICE_X37Y151        FDRE (Hold_fdre_C_D)         0.105     1.942    Single_Note_Inst/sine_count_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.442ns (78.731%)  route 0.119ns (21.269%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.565     1.484    Single_Note_Inst/clk_100
    SLICE_X37Y149        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Single_Note_Inst/sine_count_1_reg[4]/Q
                         net (fo=2, routed)           0.119     1.744    Single_Note_Inst/sine_count_1_reg[4]
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.941 r  Single_Note_Inst/sine_count_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    Single_Note_Inst/sine_count_1_reg[4]_i_1_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.981 r  Single_Note_Inst/sine_count_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.981    Single_Note_Inst/sine_count_1_reg[8]_i_1_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.046 r  Single_Note_Inst/sine_count_1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.046    Single_Note_Inst/sine_count_1_reg[12]_i_1_n_5
    SLICE_X37Y151        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.922     2.087    Single_Note_Inst/clk_100
    SLICE_X37Y151        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[14]/C
                         clock pessimism             -0.250     1.837    
    SLICE_X37Y151        FDRE (Hold_fdre_C_D)         0.105     1.942    Single_Note_Inst/sine_count_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.467ns (79.638%)  route 0.119ns (20.362%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.565     1.484    Single_Note_Inst/clk_100
    SLICE_X37Y149        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Single_Note_Inst/sine_count_1_reg[4]/Q
                         net (fo=2, routed)           0.119     1.744    Single_Note_Inst/sine_count_1_reg[4]
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.941 r  Single_Note_Inst/sine_count_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    Single_Note_Inst/sine_count_1_reg[4]_i_1_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.981 r  Single_Note_Inst/sine_count_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.981    Single_Note_Inst/sine_count_1_reg[8]_i_1_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.071 r  Single_Note_Inst/sine_count_1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.071    Single_Note_Inst/sine_count_1_reg[12]_i_1_n_6
    SLICE_X37Y151        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.922     2.087    Single_Note_Inst/clk_100
    SLICE_X37Y151        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[13]/C
                         clock pessimism             -0.250     1.837    
    SLICE_X37Y151        FDRE (Hold_fdre_C_D)         0.105     1.942    Single_Note_Inst/sine_count_1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.467ns (79.638%)  route 0.119ns (20.362%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.565     1.484    Single_Note_Inst/clk_100
    SLICE_X37Y149        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Single_Note_Inst/sine_count_1_reg[4]/Q
                         net (fo=2, routed)           0.119     1.744    Single_Note_Inst/sine_count_1_reg[4]
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.941 r  Single_Note_Inst/sine_count_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    Single_Note_Inst/sine_count_1_reg[4]_i_1_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.981 r  Single_Note_Inst/sine_count_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.981    Single_Note_Inst/sine_count_1_reg[8]_i_1_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.071 r  Single_Note_Inst/sine_count_1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.071    Single_Note_Inst/sine_count_1_reg[12]_i_1_n_4
    SLICE_X37Y151        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.922     2.087    Single_Note_Inst/clk_100
    SLICE_X37Y151        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[15]/C
                         clock pessimism             -0.250     1.837    
    SLICE_X37Y151        FDRE (Hold_fdre_C_D)         0.105     1.942    Single_Note_Inst/sine_count_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.470ns (79.742%)  route 0.119ns (20.258%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.565     1.484    Single_Note_Inst/clk_100
    SLICE_X37Y149        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Single_Note_Inst/sine_count_1_reg[4]/Q
                         net (fo=2, routed)           0.119     1.744    Single_Note_Inst/sine_count_1_reg[4]
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.941 r  Single_Note_Inst/sine_count_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    Single_Note_Inst/sine_count_1_reg[4]_i_1_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.981 r  Single_Note_Inst/sine_count_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.981    Single_Note_Inst/sine_count_1_reg[8]_i_1_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.020 r  Single_Note_Inst/sine_count_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.020    Single_Note_Inst/sine_count_1_reg[12]_i_1_n_0
    SLICE_X37Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.074 r  Single_Note_Inst/sine_count_1_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.074    Single_Note_Inst/sine_count_1_reg[16]_i_1_n_7
    SLICE_X37Y152        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.922     2.087    Single_Note_Inst/clk_100
    SLICE_X37Y152        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[16]/C
                         clock pessimism             -0.250     1.837    
    SLICE_X37Y152        FDRE (Hold_fdre_C_D)         0.105     1.942    Single_Note_Inst/sine_count_1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/Iv1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/O1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.550     1.469    keyboard_inst/PS2/debounce/clk_100
    SLICE_X59Y128        FDRE                                         r  keyboard_inst/PS2/debounce/Iv1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  keyboard_inst/PS2/debounce/Iv1_reg/Q
                         net (fo=2, routed)           0.103     1.714    keyboard_inst/PS2/debounce/Iv1
    SLICE_X58Y128        LUT4 (Prop_lut4_I1_O)        0.045     1.759 r  keyboard_inst/PS2/debounce/O1_i_1/O
                         net (fo=1, routed)           0.000     1.759    keyboard_inst/PS2/debounce/O1_i_1_n_0
    SLICE_X58Y128        FDRE                                         r  keyboard_inst/PS2/debounce/O1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.819     1.984    keyboard_inst/PS2/debounce/clk_100
    SLICE_X58Y128        FDRE                                         r  keyboard_inst/PS2/debounce/O1_reg/C
                         clock pessimism             -0.501     1.482    
    SLICE_X58Y128        FDRE (Hold_fdre_C_D)         0.121     1.603    keyboard_inst/PS2/debounce/O1_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y154   Single_Note_Inst/driver_inst/compare_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y155   Single_Note_Inst/driver_inst/compare_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y155   Single_Note_Inst/driver_inst/compare_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y154   Single_Note_Inst/driver_inst/compare_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y154   Single_Note_Inst/driver_inst/compare_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y154   Single_Note_Inst/driver_inst/compare_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y154   Single_Note_Inst/driver_inst/compare_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y154   Single_Note_Inst/driver_inst/compare_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y154   Single_Note_Inst/driver_inst/compare_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y157   Single_Note_Inst/lut_addr_3_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y157   Single_Note_Inst/lut_addr_3_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y159   Single_Note_Inst/lut_addr_3_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y159   Single_Note_Inst/lut_addr_3_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y159   Single_Note_Inst/lut_addr_3_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y159   Single_Note_Inst/lut_addr_3_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y151   keyboard_inst/PS2/debounce/Iv0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y152   keyboard_inst/PS2/debounce/O0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y152   keyboard_inst/PS2/debounce/cnt0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y152   keyboard_inst/PS2/debounce/cnt0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y152   Single_Note_Inst/lut_addr_2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y152   Single_Note_Inst/lut_addr_2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y152   Single_Note_Inst/lut_addr_2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y152   Single_Note_Inst/lut_addr_2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y157   Single_Note_Inst/lut_addr_3_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y157   Single_Note_Inst/lut_addr_3_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y148   Single_Note_Inst/sine_count_1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y150   Single_Note_Inst/sine_count_1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y150   Single_Note_Inst/sine_count_1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y151   Single_Note_Inst/sine_count_1_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           15  Failing Endpoints,  Worst Slack       -2.819ns,  Total Violation      -30.587ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.819ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.742ns  (logic 2.379ns (27.212%)  route 6.363ns (72.788%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT6=9)
  Clock Path Skew:        -3.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 35.410 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.807    35.410    keyboard_inst/clk_100
    SLICE_X41Y151        FDRE                                         r  keyboard_inst/note_arr_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y151        FDRE (Prop_fdre_C_Q)         0.456    35.866 r  keyboard_inst/note_arr_reg[3][1]/Q
                         net (fo=29, routed)          0.835    36.700    keyboard_inst/note_out[3][1]
    SLICE_X38Y151        LUT4 (Prop_lut4_I2_O)        0.153    36.853 f  keyboard_inst/blue[1]_i_653/O
                         net (fo=2, routed)           0.741    37.595    keyboard_inst/blue[1]_i_653_n_0
    SLICE_X36Y151        LUT6 (Prop_lut6_I0_O)        0.331    37.926 r  keyboard_inst/blue[1]_i_421/O
                         net (fo=1, routed)           0.450    38.375    keyboard_inst/blue[1]_i_421_n_0
    SLICE_X36Y149        LUT6 (Prop_lut6_I5_O)        0.124    38.499 f  keyboard_inst/blue[1]_i_238/O
                         net (fo=2, routed)           0.554    39.053    keyboard_inst/red_reg[3]_3
    SLICE_X37Y148        LUT2 (Prop_lut2_I1_O)        0.120    39.173 r  keyboard_inst/green[0]_i_78/O
                         net (fo=3, routed)           0.599    39.773    VGA_inst/p_m_inst/octave_select_reg_29
    SLICE_X39Y146        LUT3 (Prop_lut3_I2_O)        0.327    40.100 f  VGA_inst/p_m_inst/green[0]_i_54/O
                         net (fo=1, routed)           0.149    40.248    VGA_inst/p_m_inst/green[0]_i_54_n_0
    SLICE_X39Y146        LUT6 (Prop_lut6_I4_O)        0.124    40.372 f  VGA_inst/p_m_inst/green[0]_i_29/O
                         net (fo=2, routed)           0.638    41.011    VGA_inst/p_m_inst/green[0]_i_29_n_0
    SLICE_X40Y146        LUT6 (Prop_lut6_I0_O)        0.124    41.135 f  VGA_inst/p_m_inst/green[2]_i_56/O
                         net (fo=1, routed)           0.495    41.630    VGA_inst/p_m_inst/green[2]_i_56_n_0
    SLICE_X41Y146        LUT6 (Prop_lut6_I0_O)        0.124    41.754 f  VGA_inst/p_m_inst/green[2]_i_23/O
                         net (fo=1, routed)           0.569    42.323    VGA_inst/p_m_inst/green[2]_i_23_n_0
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    42.447 f  VGA_inst/p_m_inst/green[2]_i_12/O
                         net (fo=1, routed)           0.289    42.736    VGA_inst/p_m_inst/green[2]_i_12_n_0
    SLICE_X47Y146        LUT6 (Prop_lut6_I4_O)        0.124    42.860 r  VGA_inst/p_m_inst/green[2]_i_7/O
                         net (fo=1, routed)           0.407    43.268    VGA_inst/p_m_inst/green[2]_i_7_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I4_O)        0.124    43.392 f  VGA_inst/p_m_inst/green[2]_i_4/O
                         net (fo=1, routed)           0.636    44.028    VGA_inst/p_m_inst/green[2]_i_4_n_0
    SLICE_X49Y144        LUT6 (Prop_lut6_I5_O)        0.124    44.152 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    44.152    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X49Y144        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.500    41.503    VGA_inst/p_m_inst/clk_out1
    SLICE_X49Y144        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.000    41.503    
                         clock uncertainty           -0.202    41.301    
    SLICE_X49Y144        FDRE (Setup_fdre_C_D)        0.032    41.333    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.333    
                         arrival time                         -44.152    
  -------------------------------------------------------------------
                         slack                                 -2.819    

Slack (VIOLATED) :        -2.610ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.577ns  (logic 2.037ns (23.750%)  route 6.540ns (76.250%))
  Logic Levels:           11  (LUT2=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -3.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 35.410 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.807    35.410    keyboard_inst/clk_100
    SLICE_X37Y153        FDRE                                         r  keyboard_inst/note_arr_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDRE (Prop_fdre_C_Q)         0.456    35.866 r  keyboard_inst/note_arr_reg[2][0]/Q
                         net (fo=27, routed)          1.263    37.128    keyboard_inst/note_out[2][0]
    SLICE_X37Y153        LUT4 (Prop_lut4_I2_O)        0.124    37.252 r  keyboard_inst/red[2]_i_1912/O
                         net (fo=2, routed)           0.748    38.000    keyboard_inst/red[2]_i_1912_n_0
    SLICE_X34Y150        LUT6 (Prop_lut6_I0_O)        0.124    38.124 f  keyboard_inst/green[2]_i_116/O
                         net (fo=1, routed)           0.165    38.289    keyboard_inst/green[2]_i_116_n_0
    SLICE_X34Y150        LUT6 (Prop_lut6_I5_O)        0.124    38.413 r  keyboard_inst/green[2]_i_98/O
                         net (fo=2, routed)           0.583    38.996    keyboard_inst/green[2]_i_98_n_0
    SLICE_X38Y148        LUT2 (Prop_lut2_I1_O)        0.117    39.113 f  keyboard_inst/green[2]_i_51/O
                         net (fo=3, routed)           0.462    39.575    VGA_inst/p_m_inst/octave_select_reg_5
    SLICE_X35Y149        LUT6 (Prop_lut6_I0_O)        0.348    39.923 f  VGA_inst/p_m_inst/red[2]_i_192/O
                         net (fo=3, routed)           0.451    40.374    VGA_inst/p_m_inst/red[2]_i_192_n_0
    SLICE_X41Y149        LUT6 (Prop_lut6_I0_O)        0.124    40.498 f  VGA_inst/p_m_inst/red[2]_i_77/O
                         net (fo=2, routed)           0.769    41.267    VGA_inst/p_m_inst/red[2]_i_77_n_0
    SLICE_X42Y146        LUT5 (Prop_lut5_I2_O)        0.124    41.391 r  VGA_inst/p_m_inst/red[2]_i_32/O
                         net (fo=1, routed)           0.811    42.202    VGA_inst/p_m_inst/red[2]_i_32_n_0
    SLICE_X46Y147        LUT6 (Prop_lut6_I0_O)        0.124    42.326 f  VGA_inst/p_m_inst/red[2]_i_14/O
                         net (fo=3, routed)           0.194    42.520    VGA_inst/p_m_inst/red[2]_i_14_n_0
    SLICE_X46Y147        LUT4 (Prop_lut4_I1_O)        0.124    42.644 f  VGA_inst/p_m_inst/red[2]_i_20/O
                         net (fo=2, routed)           0.426    43.070    VGA_inst/p_m_inst/red[2]_i_20_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I4_O)        0.124    43.194 f  VGA_inst/p_m_inst/red[2]_i_9/O
                         net (fo=1, routed)           0.669    43.863    VGA_inst/p_m_inst/red[2]_i_9_n_0
    SLICE_X50Y148        LUT6 (Prop_lut6_I5_O)        0.124    43.987 r  VGA_inst/p_m_inst/red[2]_i_2/O
                         net (fo=1, routed)           0.000    43.987    VGA_inst/p_m_inst/red[2]_i_2_n_0
    SLICE_X50Y148        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.499    41.502    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y148        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.202    41.300    
    SLICE_X50Y148        FDRE (Setup_fdre_C_D)        0.077    41.377    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.377    
                         arrival time                         -43.987    
  -------------------------------------------------------------------
                         slack                                 -2.610    

Slack (VIOLATED) :        -2.563ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.486ns  (logic 2.037ns (24.005%)  route 6.449ns (75.995%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -3.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 35.410 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.807    35.410    keyboard_inst/clk_100
    SLICE_X37Y153        FDRE                                         r  keyboard_inst/note_arr_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDRE (Prop_fdre_C_Q)         0.456    35.866 r  keyboard_inst/note_arr_reg[2][0]/Q
                         net (fo=27, routed)          1.263    37.128    keyboard_inst/note_out[2][0]
    SLICE_X37Y153        LUT4 (Prop_lut4_I2_O)        0.124    37.252 r  keyboard_inst/red[2]_i_1912/O
                         net (fo=2, routed)           0.748    38.000    keyboard_inst/red[2]_i_1912_n_0
    SLICE_X34Y150        LUT6 (Prop_lut6_I0_O)        0.124    38.124 f  keyboard_inst/green[2]_i_116/O
                         net (fo=1, routed)           0.165    38.289    keyboard_inst/green[2]_i_116_n_0
    SLICE_X34Y150        LUT6 (Prop_lut6_I5_O)        0.124    38.413 r  keyboard_inst/green[2]_i_98/O
                         net (fo=2, routed)           0.583    38.996    keyboard_inst/green[2]_i_98_n_0
    SLICE_X38Y148        LUT2 (Prop_lut2_I1_O)        0.117    39.113 f  keyboard_inst/green[2]_i_51/O
                         net (fo=3, routed)           0.462    39.575    VGA_inst/p_m_inst/octave_select_reg_5
    SLICE_X35Y149        LUT6 (Prop_lut6_I0_O)        0.348    39.923 f  VGA_inst/p_m_inst/red[2]_i_192/O
                         net (fo=3, routed)           0.451    40.374    VGA_inst/p_m_inst/red[2]_i_192_n_0
    SLICE_X41Y149        LUT6 (Prop_lut6_I0_O)        0.124    40.498 f  VGA_inst/p_m_inst/red[2]_i_77/O
                         net (fo=2, routed)           0.769    41.267    VGA_inst/p_m_inst/red[2]_i_77_n_0
    SLICE_X42Y146        LUT5 (Prop_lut5_I2_O)        0.124    41.391 r  VGA_inst/p_m_inst/red[2]_i_32/O
                         net (fo=1, routed)           0.811    42.202    VGA_inst/p_m_inst/red[2]_i_32_n_0
    SLICE_X46Y147        LUT6 (Prop_lut6_I0_O)        0.124    42.326 f  VGA_inst/p_m_inst/red[2]_i_14/O
                         net (fo=3, routed)           0.498    42.824    VGA_inst/p_m_inst/red[2]_i_14_n_0
    SLICE_X46Y146        LUT6 (Prop_lut6_I1_O)        0.124    42.948 f  VGA_inst/p_m_inst/red[0]_i_8/O
                         net (fo=1, routed)           0.296    43.244    VGA_inst/p_m_inst/red[0]_i_8_n_0
    SLICE_X47Y146        LUT5 (Prop_lut5_I1_O)        0.124    43.368 f  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           0.403    43.771    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X47Y145        LUT6 (Prop_lut6_I4_O)        0.124    43.895 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=1, routed)           0.000    43.895    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X47Y145        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.500    41.503    VGA_inst/p_m_inst/clk_out1
    SLICE_X47Y145        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.000    41.503    
                         clock uncertainty           -0.202    41.301    
    SLICE_X47Y145        FDRE (Setup_fdre_C_D)        0.032    41.333    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.333    
                         arrival time                         -43.895    
  -------------------------------------------------------------------
                         slack                                 -2.563    

Slack (VIOLATED) :        -2.507ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.431ns  (logic 2.668ns (31.644%)  route 5.763ns (68.356%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 35.410 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.807    35.410    keyboard_inst/clk_100
    SLICE_X41Y151        FDRE                                         r  keyboard_inst/note_arr_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y151        FDRE (Prop_fdre_C_Q)         0.456    35.866 f  keyboard_inst/note_arr_reg[3][1]/Q
                         net (fo=29, routed)          1.080    36.945    keyboard_inst/note_out[3][1]
    SLICE_X39Y153        LUT4 (Prop_lut4_I2_O)        0.150    37.096 r  keyboard_inst/red[2]_i_1911/O
                         net (fo=2, routed)           0.463    37.558    keyboard_inst/red[2]_i_1911_n_0
    SLICE_X41Y151        LUT6 (Prop_lut6_I5_O)        0.326    37.884 f  keyboard_inst/red[2]_i_992/O
                         net (fo=1, routed)           0.154    38.038    keyboard_inst/red[2]_i_992_n_0
    SLICE_X41Y151        LUT6 (Prop_lut6_I5_O)        0.124    38.162 r  keyboard_inst/red[2]_i_487/O
                         net (fo=2, routed)           0.572    38.734    keyboard_inst/red[2]_i_487_n_0
    SLICE_X40Y150        LUT2 (Prop_lut2_I1_O)        0.124    38.858 f  keyboard_inst/red[2]_i_254/O
                         net (fo=5, routed)           0.849    39.707    VGA_inst/p_m_inst/octave_select_reg_25
    SLICE_X43Y151        LUT3 (Prop_lut3_I2_O)        0.154    39.861 f  VGA_inst/p_m_inst/red[2]_i_243/O
                         net (fo=2, routed)           0.322    40.183    VGA_inst/p_m_inst/red[2]_i_243_n_0
    SLICE_X42Y150        LUT6 (Prop_lut6_I1_O)        0.327    40.510 f  VGA_inst/p_m_inst/red[1]_i_84/O
                         net (fo=1, routed)           0.438    40.948    VGA_inst/p_m_inst/red[1]_i_84_n_0
    SLICE_X44Y148        LUT5 (Prop_lut5_I0_O)        0.124    41.072 f  VGA_inst/p_m_inst/red[1]_i_33/O
                         net (fo=1, routed)           0.000    41.072    VGA_inst/p_m_inst/red[1]_i_33_n_0
    SLICE_X44Y148        MUXF7 (Prop_muxf7_I0_O)      0.212    41.284 f  VGA_inst/p_m_inst/red_reg[1]_i_13/O
                         net (fo=1, routed)           0.568    41.851    VGA_inst/p_m_inst/red_reg[1]_i_13_n_0
    SLICE_X43Y148        LUT6 (Prop_lut6_I3_O)        0.299    42.150 r  VGA_inst/p_m_inst/red[1]_i_5/O
                         net (fo=3, routed)           0.317    42.468    VGA_inst/p_m_inst/red[1]_i_5_n_0
    SLICE_X45Y147        LUT6 (Prop_lut6_I2_O)        0.124    42.592 f  VGA_inst/p_m_inst/red[0]_i_9/O
                         net (fo=2, routed)           0.570    43.161    VGA_inst/p_m_inst/red[0]_i_9_n_0
    SLICE_X45Y146        LUT6 (Prop_lut6_I5_O)        0.124    43.285 f  VGA_inst/p_m_inst/red[1]_i_2/O
                         net (fo=2, routed)           0.432    43.717    VGA_inst/p_m_inst/red[1]_i_2_n_0
    SLICE_X44Y146        LUT6 (Prop_lut6_I4_O)        0.124    43.841 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000    43.841    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X44Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.502    41.505    VGA_inst/p_m_inst/clk_out1
    SLICE_X44Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.202    41.303    
    SLICE_X44Y146        FDRE (Setup_fdre_C_D)        0.031    41.334    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.334    
                         arrival time                         -43.841    
  -------------------------------------------------------------------
                         slack                                 -2.507    

Slack (VIOLATED) :        -2.464ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.432ns  (logic 2.668ns (31.640%)  route 5.764ns (68.360%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 35.410 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.807    35.410    keyboard_inst/clk_100
    SLICE_X41Y151        FDRE                                         r  keyboard_inst/note_arr_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y151        FDRE (Prop_fdre_C_Q)         0.456    35.866 f  keyboard_inst/note_arr_reg[3][1]/Q
                         net (fo=29, routed)          1.080    36.945    keyboard_inst/note_out[3][1]
    SLICE_X39Y153        LUT4 (Prop_lut4_I2_O)        0.150    37.096 r  keyboard_inst/red[2]_i_1911/O
                         net (fo=2, routed)           0.463    37.558    keyboard_inst/red[2]_i_1911_n_0
    SLICE_X41Y151        LUT6 (Prop_lut6_I5_O)        0.326    37.884 f  keyboard_inst/red[2]_i_992/O
                         net (fo=1, routed)           0.154    38.038    keyboard_inst/red[2]_i_992_n_0
    SLICE_X41Y151        LUT6 (Prop_lut6_I5_O)        0.124    38.162 r  keyboard_inst/red[2]_i_487/O
                         net (fo=2, routed)           0.572    38.734    keyboard_inst/red[2]_i_487_n_0
    SLICE_X40Y150        LUT2 (Prop_lut2_I1_O)        0.124    38.858 f  keyboard_inst/red[2]_i_254/O
                         net (fo=5, routed)           0.849    39.707    VGA_inst/p_m_inst/octave_select_reg_25
    SLICE_X43Y151        LUT3 (Prop_lut3_I2_O)        0.154    39.861 f  VGA_inst/p_m_inst/red[2]_i_243/O
                         net (fo=2, routed)           0.322    40.183    VGA_inst/p_m_inst/red[2]_i_243_n_0
    SLICE_X42Y150        LUT6 (Prop_lut6_I1_O)        0.327    40.510 f  VGA_inst/p_m_inst/red[1]_i_84/O
                         net (fo=1, routed)           0.438    40.948    VGA_inst/p_m_inst/red[1]_i_84_n_0
    SLICE_X44Y148        LUT5 (Prop_lut5_I0_O)        0.124    41.072 f  VGA_inst/p_m_inst/red[1]_i_33/O
                         net (fo=1, routed)           0.000    41.072    VGA_inst/p_m_inst/red[1]_i_33_n_0
    SLICE_X44Y148        MUXF7 (Prop_muxf7_I0_O)      0.212    41.284 f  VGA_inst/p_m_inst/red_reg[1]_i_13/O
                         net (fo=1, routed)           0.568    41.851    VGA_inst/p_m_inst/red_reg[1]_i_13_n_0
    SLICE_X43Y148        LUT6 (Prop_lut6_I3_O)        0.299    42.150 r  VGA_inst/p_m_inst/red[1]_i_5/O
                         net (fo=3, routed)           0.317    42.468    VGA_inst/p_m_inst/red[1]_i_5_n_0
    SLICE_X45Y147        LUT6 (Prop_lut6_I2_O)        0.124    42.592 f  VGA_inst/p_m_inst/red[0]_i_9/O
                         net (fo=2, routed)           0.570    43.161    VGA_inst/p_m_inst/red[0]_i_9_n_0
    SLICE_X45Y146        LUT6 (Prop_lut6_I5_O)        0.124    43.285 f  VGA_inst/p_m_inst/red[1]_i_2/O
                         net (fo=2, routed)           0.433    43.718    VGA_inst/p_m_inst/red[1]_i_2_n_0
    SLICE_X46Y146        LUT6 (Prop_lut6_I4_O)        0.124    43.842 r  VGA_inst/p_m_inst/red[1]_i_1/O
                         net (fo=1, routed)           0.000    43.842    VGA_inst/p_m_inst/red[1]_i_1_n_0
    SLICE_X46Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.500    41.503    VGA_inst/p_m_inst/clk_out1
    SLICE_X46Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[1]/C
                         clock pessimism              0.000    41.503    
                         clock uncertainty           -0.202    41.301    
    SLICE_X46Y146        FDRE (Setup_fdre_C_D)        0.077    41.378    VGA_inst/p_m_inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         41.378    
                         arrival time                         -43.842    
  -------------------------------------------------------------------
                         slack                                 -2.464    

Slack (VIOLATED) :        -2.264ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.190ns  (logic 2.145ns (26.191%)  route 6.045ns (73.809%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 35.410 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.807    35.410    keyboard_inst/clk_100
    SLICE_X37Y153        FDRE                                         r  keyboard_inst/note_arr_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDRE (Prop_fdre_C_Q)         0.456    35.866 r  keyboard_inst/note_arr_reg[2][0]/Q
                         net (fo=27, routed)          0.748    36.614    keyboard_inst/note_out[2][0]
    SLICE_X37Y153        LUT4 (Prop_lut4_I2_O)        0.124    36.738 f  keyboard_inst/blue[1]_i_679/O
                         net (fo=2, routed)           1.134    37.872    keyboard_inst/blue[1]_i_679_n_0
    SLICE_X36Y150        LUT6 (Prop_lut6_I0_O)        0.124    37.996 r  keyboard_inst/red[1]_i_215/O
                         net (fo=1, routed)           0.161    38.157    keyboard_inst/red[1]_i_215_n_0
    SLICE_X36Y150        LUT6 (Prop_lut6_I5_O)        0.124    38.281 f  keyboard_inst/red[1]_i_201/O
                         net (fo=2, routed)           0.418    38.699    keyboard_inst/red[1]_i_201_n_0
    SLICE_X36Y149        LUT2 (Prop_lut2_I1_O)        0.124    38.823 f  keyboard_inst/green[0]_i_81/O
                         net (fo=2, routed)           0.423    39.246    VGA_inst/p_m_inst/octave_select_reg_9
    SLICE_X41Y149        LUT5 (Prop_lut5_I0_O)        0.124    39.370 f  VGA_inst/p_m_inst/green[0]_i_70/O
                         net (fo=1, routed)           0.547    39.917    VGA_inst/p_m_inst/green[0]_i_70_n_0
    SLICE_X37Y148        LUT3 (Prop_lut3_I2_O)        0.117    40.034 r  VGA_inst/p_m_inst/green[0]_i_41/O
                         net (fo=3, routed)           0.646    40.680    VGA_inst/p_m_inst/green[0]_i_41_n_0
    SLICE_X38Y147        LUT5 (Prop_lut5_I0_O)        0.332    41.012 r  VGA_inst/p_m_inst/blue[1]_i_131/O
                         net (fo=1, routed)           0.305    41.317    VGA_inst/p_m_inst/blue[1]_i_131_n_0
    SLICE_X35Y147        LUT6 (Prop_lut6_I1_O)        0.124    41.441 r  VGA_inst/p_m_inst/blue[1]_i_49/O
                         net (fo=1, routed)           0.608    42.049    VGA_inst/p_m_inst/blue[1]_i_49_n_0
    SLICE_X34Y145        LUT6 (Prop_lut6_I3_O)        0.124    42.173 r  VGA_inst/p_m_inst/blue[1]_i_20/O
                         net (fo=1, routed)           0.282    42.455    VGA_inst/p_m_inst/blue[1]_i_20_n_0
    SLICE_X34Y145        LUT5 (Prop_lut5_I4_O)        0.124    42.579 f  VGA_inst/p_m_inst/blue[1]_i_7/O
                         net (fo=1, routed)           0.162    42.741    VGA_inst/p_m_inst/blue[1]_i_7_n_0
    SLICE_X34Y145        LUT6 (Prop_lut6_I2_O)        0.124    42.865 r  VGA_inst/p_m_inst/blue[1]_i_2/O
                         net (fo=2, routed)           0.611    43.476    VGA_inst/p_m_inst/blue[1]_i_2_n_0
    SLICE_X35Y145        LUT6 (Prop_lut6_I1_O)        0.124    43.600 r  VGA_inst/p_m_inst/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    43.600    VGA_inst/p_m_inst/blue[1]_i_1_n_0
    SLICE_X35Y145        FDRE                                         r  VGA_inst/p_m_inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.506    41.509    VGA_inst/p_m_inst/clk_out1
    SLICE_X35Y145        FDRE                                         r  VGA_inst/p_m_inst/blue_reg[1]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.202    41.307    
    SLICE_X35Y145        FDRE (Setup_fdre_C_D)        0.029    41.336    VGA_inst/p_m_inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         41.336    
                         arrival time                         -43.600    
  -------------------------------------------------------------------
                         slack                                 -2.264    

Slack (VIOLATED) :        -2.164ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.092ns  (logic 2.076ns (25.656%)  route 6.016ns (74.344%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT6=9)
  Clock Path Skew:        -3.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 35.410 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.807    35.410    keyboard_inst/clk_100
    SLICE_X41Y151        FDRE                                         r  keyboard_inst/note_arr_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y151        FDRE (Prop_fdre_C_Q)         0.456    35.866 f  keyboard_inst/note_arr_reg[3][1]/Q
                         net (fo=29, routed)          0.971    36.837    keyboard_inst/note_out[3][1]
    SLICE_X38Y152        LUT4 (Prop_lut4_I3_O)        0.149    36.986 f  keyboard_inst/blue[1]_i_678/O
                         net (fo=2, routed)           0.616    37.602    keyboard_inst/blue[1]_i_678_n_0
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.355    37.957 r  keyboard_inst/blue[1]_i_482/O
                         net (fo=1, routed)           0.573    38.529    keyboard_inst/blue[1]_i_482_n_0
    SLICE_X38Y147        LUT6 (Prop_lut6_I5_O)        0.124    38.653 f  keyboard_inst/blue[1]_i_264/O
                         net (fo=2, routed)           0.415    39.068    keyboard_inst/blue[1]_i_264_n_0
    SLICE_X38Y148        LUT2 (Prop_lut2_I1_O)        0.124    39.192 r  keyboard_inst/green[0]_i_50/O
                         net (fo=6, routed)           0.649    39.841    VGA_inst/p_m_inst/octave_select_reg_1
    SLICE_X38Y147        LUT6 (Prop_lut6_I2_O)        0.124    39.965 f  VGA_inst/p_m_inst/green[0]_i_28/O
                         net (fo=3, routed)           0.765    40.731    VGA_inst/p_m_inst/green[0]_i_28_n_0
    SLICE_X35Y146        LUT6 (Prop_lut6_I0_O)        0.124    40.855 r  VGA_inst/p_m_inst/blue[1]_i_124/O
                         net (fo=1, routed)           0.475    41.329    VGA_inst/p_m_inst/blue[1]_i_124_n_0
    SLICE_X35Y146        LUT6 (Prop_lut6_I2_O)        0.124    41.453 r  VGA_inst/p_m_inst/blue[1]_i_47/O
                         net (fo=2, routed)           0.484    41.937    VGA_inst/p_m_inst/blue[1]_i_47_n_0
    SLICE_X34Y146        LUT6 (Prop_lut6_I4_O)        0.124    42.061 r  VGA_inst/p_m_inst/blue[1]_i_39/O
                         net (fo=1, routed)           0.306    42.367    VGA_inst/p_m_inst/blue[1]_i_39_n_0
    SLICE_X34Y145        LUT6 (Prop_lut6_I4_O)        0.124    42.491 f  VGA_inst/p_m_inst/blue[1]_i_15/O
                         net (fo=2, routed)           0.355    42.846    VGA_inst/p_m_inst/blue[1]_i_15_n_0
    SLICE_X35Y145        LUT6 (Prop_lut6_I3_O)        0.124    42.970 f  VGA_inst/p_m_inst/green[3]_i_2/O
                         net (fo=1, routed)           0.407    43.377    VGA_inst/p_m_inst/green[3]_i_2_n_0
    SLICE_X35Y145        LUT6 (Prop_lut6_I5_O)        0.124    43.501 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    43.501    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X35Y145        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.506    41.509    VGA_inst/p_m_inst/clk_out1
    SLICE_X35Y145        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.202    41.307    
    SLICE_X35Y145        FDRE (Setup_fdre_C_D)        0.031    41.338    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.338    
                         arrival time                         -43.501    
  -------------------------------------------------------------------
                         slack                                 -2.164    

Slack (VIOLATED) :        -2.113ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.039ns  (logic 2.279ns (28.350%)  route 5.760ns (71.650%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 35.410 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.807    35.410    keyboard_inst/clk_100
    SLICE_X37Y153        FDRE                                         r  keyboard_inst/note_arr_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDRE (Prop_fdre_C_Q)         0.456    35.866 r  keyboard_inst/note_arr_reg[2][0]/Q
                         net (fo=27, routed)          0.748    36.614    keyboard_inst/note_out[2][0]
    SLICE_X37Y153        LUT4 (Prop_lut4_I2_O)        0.124    36.738 f  keyboard_inst/blue[1]_i_679/O
                         net (fo=2, routed)           1.134    37.872    keyboard_inst/blue[1]_i_679_n_0
    SLICE_X36Y150        LUT6 (Prop_lut6_I0_O)        0.124    37.996 r  keyboard_inst/red[1]_i_215/O
                         net (fo=1, routed)           0.161    38.157    keyboard_inst/red[1]_i_215_n_0
    SLICE_X36Y150        LUT6 (Prop_lut6_I5_O)        0.124    38.281 f  keyboard_inst/red[1]_i_201/O
                         net (fo=2, routed)           0.418    38.699    keyboard_inst/red[1]_i_201_n_0
    SLICE_X36Y149        LUT2 (Prop_lut2_I1_O)        0.118    38.817 r  keyboard_inst/red[1]_i_159/O
                         net (fo=2, routed)           0.445    39.262    VGA_inst/p_m_inst/octave_select_reg_16
    SLICE_X36Y148        LUT6 (Prop_lut6_I0_O)        0.326    39.588 f  VGA_inst/p_m_inst/green[2]_i_54/O
                         net (fo=1, routed)           0.667    40.255    VGA_inst/p_m_inst/green[2]_i_54_n_0
    SLICE_X36Y148        LUT5 (Prop_lut5_I0_O)        0.124    40.379 r  VGA_inst/p_m_inst/green[2]_i_22/O
                         net (fo=3, routed)           0.752    41.130    VGA_inst/p_m_inst/green[2]_i_22_n_0
    SLICE_X41Y146        LUT6 (Prop_lut6_I0_O)        0.124    41.254 r  VGA_inst/p_m_inst/green[0]_i_31/O
                         net (fo=1, routed)           0.000    41.254    VGA_inst/p_m_inst/green[0]_i_31_n_0
    SLICE_X41Y146        MUXF7 (Prop_muxf7_I0_O)      0.212    41.466 r  VGA_inst/p_m_inst/green_reg[0]_i_18/O
                         net (fo=1, routed)           0.563    42.030    VGA_inst/p_m_inst/green_reg[0]_i_18_n_0
    SLICE_X36Y146        LUT6 (Prop_lut6_I3_O)        0.299    42.329 f  VGA_inst/p_m_inst/green[0]_i_7/O
                         net (fo=3, routed)           0.305    42.634    VGA_inst/p_m_inst/green[0]_i_7_n_0
    SLICE_X36Y146        LUT6 (Prop_lut6_I3_O)        0.124    42.758 r  VGA_inst/p_m_inst/green[0]_i_2/O
                         net (fo=1, routed)           0.567    43.325    VGA_inst/p_m_inst/green[0]_i_2_n_0
    SLICE_X36Y145        LUT6 (Prop_lut6_I0_O)        0.124    43.449 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000    43.449    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X36Y145        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.506    41.509    VGA_inst/p_m_inst/clk_out1
    SLICE_X36Y145        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.202    41.307    
    SLICE_X36Y145        FDRE (Setup_fdre_C_D)        0.029    41.336    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.336    
                         arrival time                         -43.449    
  -------------------------------------------------------------------
                         slack                                 -2.113    

Slack (VIOLATED) :        -1.775ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.640ns  (logic 2.918ns (38.192%)  route 4.722ns (61.808%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 41.685 - 40.000 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 35.412 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809    35.412    Single_Note_Inst/clk_100
    SLICE_X32Y153        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y153        FDRE (Prop_fdre_C_Q)         0.419    35.831 r  Single_Note_Inst/lut_addr_2_reg[2]/Q
                         net (fo=111, routed)         1.246    37.077    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X35Y154        LUT5 (Prop_lut5_I1_O)        0.327    37.404 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.658    38.062    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X34Y154        LUT6 (Prop_lut6_I1_O)        0.326    38.388 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    38.388    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X34Y154        MUXF7 (Prop_muxf7_I1_O)      0.247    38.635 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    38.635    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X34Y154        MUXF8 (Prop_muxf8_I0_O)      0.098    38.733 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.977    39.711    Single_Note_Inst/driver_inst/bbstub_spo[8]_0[5]
    SLICE_X25Y155        LUT6 (Prop_lut6_I2_O)        0.319    40.030 f  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_10/O
                         net (fo=2, routed)           0.708    40.737    keyboard_inst/note_arr_reg[3][0]_3
    SLICE_X31Y155        LUT4 (Prop_lut4_I3_O)        0.120    40.857 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.690    41.547    keyboard_inst/compare_reg[7][2]
    SLICE_X31Y155        LUT5 (Prop_lut5_I0_O)        0.327    41.874 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    41.874    Single_Note_Inst/note_arr_reg[0][2]_0[2]
    SLICE_X31Y155        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.275 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.275    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.609 r  Single_Note_Inst/pwm_level__2_carry__1/O[1]
                         net (fo=2, routed)           0.443    43.052    VGA_inst/p_m_inst/D[4]
    SLICE_X30Y155        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.682    41.685    VGA_inst/p_m_inst/clk_out1
    SLICE_X30Y155        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][4]/C
                         clock pessimism              0.000    41.685    
                         clock uncertainty           -0.202    41.483    
    SLICE_X30Y155        FDRE (Setup_fdre_C_D)       -0.206    41.277    VGA_inst/p_m_inst/wave_shape_reg[0][4]
  -------------------------------------------------------------------
                         required time                         41.277    
                         arrival time                         -43.052    
  -------------------------------------------------------------------
                         slack                                 -1.775    

Slack (VIOLATED) :        -1.767ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.619ns  (logic 2.807ns (36.843%)  route 4.812ns (63.157%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 41.685 - 40.000 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 35.412 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809    35.412    Single_Note_Inst/clk_100
    SLICE_X32Y153        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y153        FDRE (Prop_fdre_C_Q)         0.419    35.831 r  Single_Note_Inst/lut_addr_2_reg[2]/Q
                         net (fo=111, routed)         1.246    37.077    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X35Y154        LUT5 (Prop_lut5_I1_O)        0.327    37.404 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.658    38.062    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X34Y154        LUT6 (Prop_lut6_I1_O)        0.326    38.388 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    38.388    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X34Y154        MUXF7 (Prop_muxf7_I1_O)      0.247    38.635 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    38.635    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X34Y154        MUXF8 (Prop_muxf8_I0_O)      0.098    38.733 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.977    39.711    Single_Note_Inst/driver_inst/bbstub_spo[8]_0[5]
    SLICE_X25Y155        LUT6 (Prop_lut6_I2_O)        0.319    40.030 f  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_10/O
                         net (fo=2, routed)           0.708    40.737    keyboard_inst/note_arr_reg[3][0]_3
    SLICE_X31Y155        LUT4 (Prop_lut4_I3_O)        0.120    40.857 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.690    41.547    keyboard_inst/compare_reg[7][2]
    SLICE_X31Y155        LUT5 (Prop_lut5_I0_O)        0.327    41.874 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    41.874    Single_Note_Inst/note_arr_reg[0][2]_0[2]
    SLICE_X31Y155        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.275 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.275    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    42.498 r  Single_Note_Inst/pwm_level__2_carry__1/O[0]
                         net (fo=2, routed)           0.532    43.030    VGA_inst/p_m_inst/D[3]
    SLICE_X30Y156        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.682    41.685    VGA_inst/p_m_inst/clk_out1
    SLICE_X30Y156        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][3]/C
                         clock pessimism              0.000    41.685    
                         clock uncertainty           -0.202    41.483    
    SLICE_X30Y156        FDRE (Setup_fdre_C_D)       -0.220    41.263    VGA_inst/p_m_inst/wave_shape_reg[0][3]
  -------------------------------------------------------------------
                         required time                         41.263    
                         arrival time                         -43.030    
  -------------------------------------------------------------------
                         slack                                 -1.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.397ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.452ns (43.491%)  route 0.587ns (56.509%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.563     1.482    keyboard_inst/clk_100
    SLICE_X38Y149        FDRE                                         r  keyboard_inst/note_arr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  keyboard_inst/note_arr_reg[0][1]/Q
                         net (fo=34, routed)          0.462     2.108    keyboard_inst/note_out[0][1]
    SLICE_X31Y154        LUT6 (Prop_lut6_I3_O)        0.045     2.153 r  keyboard_inst/pwm_level__2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.153    Single_Note_Inst/S[0]
    SLICE_X31Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.305 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.305    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     2.396 r  Single_Note_Inst/pwm_level__2_carry__0/O[1]
                         net (fo=2, routed)           0.126     2.522    VGA_inst/p_m_inst/D[0]
    SLICE_X30Y155        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.924     0.926    VGA_inst/p_m_inst/clk_out1
    SLICE_X30Y155        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][0]/C
                         clock pessimism              0.000     0.926    
                         clock uncertainty            0.202     1.128    
    SLICE_X30Y155        FDRE (Hold_fdre_C_D)        -0.003     1.125    VGA_inst/p_m_inst/wave_shape_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.439ns (36.020%)  route 0.780ns (63.980%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.563     1.482    keyboard_inst/clk_100
    SLICE_X38Y149        FDRE                                         r  keyboard_inst/note_arr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  keyboard_inst/note_arr_reg[0][1]/Q
                         net (fo=34, routed)          0.462     2.108    keyboard_inst/note_out[0][1]
    SLICE_X31Y154        LUT6 (Prop_lut6_I3_O)        0.045     2.153 r  keyboard_inst/pwm_level__2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.153    Single_Note_Inst/S[0]
    SLICE_X31Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.305 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.305    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.344 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.344    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.383 r  Single_Note_Inst/pwm_level__2_carry__1/CO[3]
                         net (fo=2, routed)           0.318     2.701    VGA_inst/p_m_inst/D[6]
    SLICE_X30Y155        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.924     0.926    VGA_inst/p_m_inst/clk_out1
    SLICE_X30Y155        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][6]/C
                         clock pessimism              0.000     0.926    
                         clock uncertainty            0.202     1.128    
    SLICE_X30Y155        FDRE (Hold_fdre_C_D)         0.159     1.287    VGA_inst/p_m_inst/wave_shape_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.449ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.491ns (44.016%)  route 0.625ns (55.984%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.563     1.482    keyboard_inst/clk_100
    SLICE_X38Y149        FDRE                                         r  keyboard_inst/note_arr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  keyboard_inst/note_arr_reg[0][1]/Q
                         net (fo=34, routed)          0.462     2.108    keyboard_inst/note_out[0][1]
    SLICE_X31Y154        LUT6 (Prop_lut6_I3_O)        0.045     2.153 r  keyboard_inst/pwm_level__2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.153    Single_Note_Inst/S[0]
    SLICE_X31Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.305 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.305    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.344 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.344    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     2.435 r  Single_Note_Inst/pwm_level__2_carry__1/O[1]
                         net (fo=2, routed)           0.163     2.598    VGA_inst/p_m_inst/D[4]
    SLICE_X30Y155        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.924     0.926    VGA_inst/p_m_inst/clk_out1
    SLICE_X30Y155        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][4]/C
                         clock pessimism              0.000     0.926    
                         clock uncertainty            0.202     1.128    
    SLICE_X30Y155        FDRE (Hold_fdre_C_D)         0.021     1.149    VGA_inst/p_m_inst/wave_shape_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.292ns (28.676%)  route 0.726ns (71.324%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.647     1.567    Single_Note_Inst/clk_100
    SLICE_X28Y159        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y159        FDRE (Prop_fdre_C_Q)         0.128     1.695 r  Single_Note_Inst/lut_addr_3_reg[9]/Q
                         net (fo=119, routed)         0.541     2.236    keyboard_inst/bbstub_spo[9]_1[9]
    SLICE_X31Y156        LUT6 (Prop_lut6_I1_O)        0.098     2.334 r  keyboard_inst/pwm_level__2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.334    Single_Note_Inst/note_arr_reg[3][0][2]
    SLICE_X31Y156        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.400 r  Single_Note_Inst/pwm_level__2_carry__1/O[2]
                         net (fo=2, routed)           0.185     2.585    VGA_inst/p_m_inst/D[5]
    SLICE_X30Y157        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.923     0.925    VGA_inst/p_m_inst/clk_out1
    SLICE_X30Y157        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][5]/C
                         clock pessimism              0.000     0.925    
                         clock uncertainty            0.202     1.127    
    SLICE_X30Y157        FDRE (Hold_fdre_C_D)         0.000     1.127    VGA_inst/p_m_inst/wave_shape_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.454ns (41.347%)  route 0.644ns (58.653%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.563     1.482    keyboard_inst/clk_100
    SLICE_X38Y149        FDRE                                         r  keyboard_inst/note_arr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  keyboard_inst/note_arr_reg[0][1]/Q
                         net (fo=34, routed)          0.462     2.108    keyboard_inst/note_out[0][1]
    SLICE_X31Y154        LUT6 (Prop_lut6_I3_O)        0.045     2.153 r  keyboard_inst/pwm_level__2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.153    Single_Note_Inst/S[0]
    SLICE_X31Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.305 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.305    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.344 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.344    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.398 r  Single_Note_Inst/pwm_level__2_carry__1/O[0]
                         net (fo=2, routed)           0.182     2.580    VGA_inst/p_m_inst/D[3]
    SLICE_X30Y156        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.924     0.926    VGA_inst/p_m_inst/clk_out1
    SLICE_X30Y156        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][3]/C
                         clock pessimism              0.000     0.926    
                         clock uncertainty            0.202     1.128    
    SLICE_X30Y156        FDRE (Hold_fdre_C_D)        -0.010     1.118    VGA_inst/p_m_inst/wave_shape_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.426ns (38.806%)  route 0.672ns (61.194%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.563     1.482    keyboard_inst/clk_100
    SLICE_X38Y149        FDRE                                         r  keyboard_inst/note_arr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  keyboard_inst/note_arr_reg[0][1]/Q
                         net (fo=34, routed)          0.462     2.108    keyboard_inst/note_out[0][1]
    SLICE_X31Y154        LUT6 (Prop_lut6_I3_O)        0.045     2.153 r  keyboard_inst/pwm_level__2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.153    Single_Note_Inst/S[0]
    SLICE_X31Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.305 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.305    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.370 r  Single_Note_Inst/pwm_level__2_carry__0/O[2]
                         net (fo=2, routed)           0.210     2.580    VGA_inst/p_m_inst/D[1]
    SLICE_X30Y155        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.924     0.926    VGA_inst/p_m_inst/clk_out1
    SLICE_X30Y155        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][1]/C
                         clock pessimism              0.000     0.926    
                         clock uncertainty            0.202     1.128    
    SLICE_X30Y155        FDRE (Hold_fdre_C_D)        -0.011     1.117    VGA_inst/p_m_inst/wave_shape_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.451ns (40.507%)  route 0.662ns (59.493%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.563     1.482    keyboard_inst/clk_100
    SLICE_X38Y149        FDRE                                         r  keyboard_inst/note_arr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  keyboard_inst/note_arr_reg[0][1]/Q
                         net (fo=34, routed)          0.462     2.108    keyboard_inst/note_out[0][1]
    SLICE_X31Y154        LUT6 (Prop_lut6_I3_O)        0.045     2.153 r  keyboard_inst/pwm_level__2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.153    Single_Note_Inst/S[0]
    SLICE_X31Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.305 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.305    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.395 r  Single_Note_Inst/pwm_level__2_carry__0/O[3]
                         net (fo=2, routed)           0.201     2.596    VGA_inst/p_m_inst/D[2]
    SLICE_X30Y156        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.924     0.926    VGA_inst/p_m_inst/clk_out1
    SLICE_X30Y156        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][2]/C
                         clock pessimism              0.000     0.926    
                         clock uncertainty            0.202     1.128    
    SLICE_X30Y156        FDRE (Hold_fdre_C_D)        -0.006     1.122    VGA_inst/p_m_inst/wave_shape_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.986ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.456ns (29.349%)  route 1.098ns (70.651%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.645     1.565    keyboard_inst/clk_100
    SLICE_X39Y150        FDSE                                         r  keyboard_inst/note_arr_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDSE (Prop_fdse_C_Q)         0.141     1.706 r  keyboard_inst/note_arr_reg[0][2]/Q
                         net (fo=34, routed)          0.317     2.023    keyboard_inst/note_out[0][2]
    SLICE_X36Y149        LUT6 (Prop_lut6_I4_O)        0.045     2.068 f  keyboard_inst/blue[1]_i_238/O
                         net (fo=2, routed)           0.070     2.138    VGA_inst/p_m_inst/octave_arr_reg[0][0]
    SLICE_X36Y149        LUT6 (Prop_lut6_I0_O)        0.045     2.183 r  VGA_inst/p_m_inst/blue[1]_i_110/O
                         net (fo=3, routed)           0.146     2.329    VGA_inst/p_m_inst/blue[1]_i_110_n_0
    SLICE_X36Y147        LUT6 (Prop_lut6_I1_O)        0.045     2.374 r  VGA_inst/p_m_inst/blue[1]_i_43/O
                         net (fo=1, routed)           0.278     2.652    VGA_inst/p_m_inst/blue[1]_i_43_n_0
    SLICE_X36Y145        LUT6 (Prop_lut6_I1_O)        0.045     2.697 f  VGA_inst/p_m_inst/blue[1]_i_18/O
                         net (fo=2, routed)           0.111     2.807    VGA_inst/p_m_inst/blue[1]_i_18_n_0
    SLICE_X34Y145        LUT5 (Prop_lut5_I0_O)        0.045     2.852 f  VGA_inst/p_m_inst/blue[1]_i_7/O
                         net (fo=1, routed)           0.054     2.906    VGA_inst/p_m_inst/blue[1]_i_7_n_0
    SLICE_X34Y145        LUT6 (Prop_lut6_I2_O)        0.045     2.951 r  VGA_inst/p_m_inst/blue[1]_i_2/O
                         net (fo=2, routed)           0.122     3.074    VGA_inst/p_m_inst/blue[1]_i_2_n_0
    SLICE_X35Y145        LUT6 (Prop_lut6_I1_O)        0.045     3.119 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000     3.119    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X35Y145        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.836     0.838    VGA_inst/p_m_inst/clk_out1
    SLICE_X35Y145        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.040    
    SLICE_X35Y145        FDRE (Hold_fdre_C_D)         0.092     1.132    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             2.053ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.479ns (29.580%)  route 1.140ns (70.420%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.645     1.565    keyboard_inst/clk_100
    SLICE_X38Y150        FDRE                                         r  keyboard_inst/note_arr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.164     1.729 f  keyboard_inst/note_arr_reg[0][0]/Q
                         net (fo=34, routed)          0.179     1.908    keyboard_inst/note_out[0][0]
    SLICE_X39Y150        LUT4 (Prop_lut4_I0_O)        0.045     1.953 f  keyboard_inst/green[0]_i_73/O
                         net (fo=3, routed)           0.218     2.171    keyboard_inst/green[0]_i_73_n_0
    SLICE_X34Y149        LUT6 (Prop_lut6_I4_O)        0.045     2.216 r  keyboard_inst/green[0]_i_42/O
                         net (fo=5, routed)           0.339     2.555    VGA_inst/p_m_inst/octave_arr_reg[1][0]_2
    SLICE_X37Y146        LUT6 (Prop_lut6_I3_O)        0.045     2.600 f  VGA_inst/p_m_inst/green[0]_i_24/O
                         net (fo=1, routed)           0.049     2.649    VGA_inst/p_m_inst/green[0]_i_24_n_0
    SLICE_X37Y146        LUT6 (Prop_lut6_I2_O)        0.045     2.694 r  VGA_inst/p_m_inst/green[0]_i_16/O
                         net (fo=1, routed)           0.120     2.814    VGA_inst/p_m_inst/green[0]_i_16_n_0
    SLICE_X36Y146        LUT6 (Prop_lut6_I0_O)        0.045     2.859 f  VGA_inst/p_m_inst/green[0]_i_7/O
                         net (fo=3, routed)           0.177     3.035    VGA_inst/p_m_inst/green[0]_i_7_n_0
    SLICE_X36Y145        LUT6 (Prop_lut6_I1_O)        0.045     3.080 f  VGA_inst/p_m_inst/green[0]_i_5/O
                         net (fo=1, routed)           0.059     3.139    VGA_inst/p_m_inst/green[0]_i_5_n_0
    SLICE_X36Y145        LUT6 (Prop_lut6_I3_O)        0.045     3.184 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000     3.184    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X36Y145        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.836     0.838    VGA_inst/p_m_inst/clk_out1
    SLICE_X36Y145        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.040    
    SLICE_X36Y145        FDRE (Hold_fdre_C_D)         0.091     1.131    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.075ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.456ns (27.778%)  route 1.186ns (72.222%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.645     1.565    keyboard_inst/clk_100
    SLICE_X39Y150        FDSE                                         r  keyboard_inst/note_arr_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDSE (Prop_fdse_C_Q)         0.141     1.706 r  keyboard_inst/note_arr_reg[0][2]/Q
                         net (fo=34, routed)          0.317     2.023    keyboard_inst/note_out[0][2]
    SLICE_X36Y149        LUT6 (Prop_lut6_I4_O)        0.045     2.068 f  keyboard_inst/blue[1]_i_238/O
                         net (fo=2, routed)           0.070     2.138    VGA_inst/p_m_inst/octave_arr_reg[0][0]
    SLICE_X36Y149        LUT6 (Prop_lut6_I0_O)        0.045     2.183 r  VGA_inst/p_m_inst/blue[1]_i_110/O
                         net (fo=3, routed)           0.146     2.329    VGA_inst/p_m_inst/blue[1]_i_110_n_0
    SLICE_X36Y147        LUT6 (Prop_lut6_I1_O)        0.045     2.374 r  VGA_inst/p_m_inst/blue[1]_i_43/O
                         net (fo=1, routed)           0.278     2.652    VGA_inst/p_m_inst/blue[1]_i_43_n_0
    SLICE_X36Y145        LUT6 (Prop_lut6_I1_O)        0.045     2.697 f  VGA_inst/p_m_inst/blue[1]_i_18/O
                         net (fo=2, routed)           0.111     2.807    VGA_inst/p_m_inst/blue[1]_i_18_n_0
    SLICE_X34Y145        LUT5 (Prop_lut5_I0_O)        0.045     2.852 f  VGA_inst/p_m_inst/blue[1]_i_7/O
                         net (fo=1, routed)           0.054     2.906    VGA_inst/p_m_inst/blue[1]_i_7_n_0
    SLICE_X34Y145        LUT6 (Prop_lut6_I2_O)        0.045     2.951 r  VGA_inst/p_m_inst/blue[1]_i_2/O
                         net (fo=2, routed)           0.210     3.161    VGA_inst/p_m_inst/blue[1]_i_2_n_0
    SLICE_X35Y145        LUT6 (Prop_lut6_I1_O)        0.045     3.206 r  VGA_inst/p_m_inst/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     3.206    VGA_inst/p_m_inst/blue[1]_i_1_n_0
    SLICE_X35Y145        FDRE                                         r  VGA_inst/p_m_inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.836     0.838    VGA_inst/p_m_inst/clk_out1
    SLICE_X35Y145        FDRE                                         r  VGA_inst/p_m_inst/blue_reg[1]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.040    
    SLICE_X35Y145        FDRE (Hold_fdre_C_D)         0.091     1.131    VGA_inst/p_m_inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  2.075    





