\doxysubsubsubsection{DMA\+\_\+interrupts\+\_\+definitions}
\label{group___d_m_a__interrupts__definitions}\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+FEIF0}~((uint32\+\_\+t)0x90000001)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+DMEIF0}~((uint32\+\_\+t)0x10001004)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TEIF0}~((uint32\+\_\+t)0x10002008)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+HTIF0}~((uint32\+\_\+t)0x10004010)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TCIF0}~((uint32\+\_\+t)0x10008020)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+FEIF1}~((uint32\+\_\+t)0x90000040)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+DMEIF1}~((uint32\+\_\+t)0x10001100)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TEIF1}~((uint32\+\_\+t)0x10002200)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+HTIF1}~((uint32\+\_\+t)0x10004400)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TCIF1}~((uint32\+\_\+t)0x10008800)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+FEIF2}~((uint32\+\_\+t)0x90010000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+DMEIF2}~((uint32\+\_\+t)0x10041000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TEIF2}~((uint32\+\_\+t)0x10082000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+HTIF2}~((uint32\+\_\+t)0x10104000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TCIF2}~((uint32\+\_\+t)0x10208000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+FEIF3}~((uint32\+\_\+t)0x90400000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+DMEIF3}~((uint32\+\_\+t)0x11001000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TEIF3}~((uint32\+\_\+t)0x12002000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+HTIF3}~((uint32\+\_\+t)0x14004000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TCIF3}~((uint32\+\_\+t)0x18008000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+FEIF4}~((uint32\+\_\+t)0x\+A0000001)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+DMEIF4}~((uint32\+\_\+t)0x20001004)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TEIF4}~((uint32\+\_\+t)0x20002008)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+HTIF4}~((uint32\+\_\+t)0x20004010)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TCIF4}~((uint32\+\_\+t)0x20008020)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+FEIF5}~((uint32\+\_\+t)0x\+A0000040)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+DMEIF5}~((uint32\+\_\+t)0x20001100)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TEIF5}~((uint32\+\_\+t)0x20002200)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+HTIF5}~((uint32\+\_\+t)0x20004400)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TCIF5}~((uint32\+\_\+t)0x20008800)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+FEIF6}~((uint32\+\_\+t)0x\+A0010000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+DMEIF6}~((uint32\+\_\+t)0x20041000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TEIF6}~((uint32\+\_\+t)0x20082000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+HTIF6}~((uint32\+\_\+t)0x20104000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TCIF6}~((uint32\+\_\+t)0x20208000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+FEIF7}~((uint32\+\_\+t)0x\+A0400000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+DMEIF7}~((uint32\+\_\+t)0x21001000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TEIF7}~((uint32\+\_\+t)0x22002000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+HTIF7}~((uint32\+\_\+t)0x24004000)
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TCIF7}~((uint32\+\_\+t)0x28008000)
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+CLEAR\+\_\+\+IT}(IT)
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+GET\+\_\+\+IT}(IT)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___d_m_a__interrupts__definitions_ga8427aa66491c87a653f94f812b31cb17} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_DMEIF0@{DMA\_IT\_DMEIF0}}
\index{DMA\_IT\_DMEIF0@{DMA\_IT\_DMEIF0}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_DMEIF0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+DMEIF0~((uint32\+\_\+t)0x10001004)}

\label{group___d_m_a__interrupts__definitions_gabdbf66e3cbe14fe1f45c42635127e927} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_DMEIF1@{DMA\_IT\_DMEIF1}}
\index{DMA\_IT\_DMEIF1@{DMA\_IT\_DMEIF1}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_DMEIF1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+DMEIF1~((uint32\+\_\+t)0x10001100)}

\label{group___d_m_a__interrupts__definitions_ga56f547c35fcac83518aec320f0e38000} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_DMEIF2@{DMA\_IT\_DMEIF2}}
\index{DMA\_IT\_DMEIF2@{DMA\_IT\_DMEIF2}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_DMEIF2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+DMEIF2~((uint32\+\_\+t)0x10041000)}

\label{group___d_m_a__interrupts__definitions_ga8b3786da4bdd693eb198b7a3a51faf12} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_DMEIF3@{DMA\_IT\_DMEIF3}}
\index{DMA\_IT\_DMEIF3@{DMA\_IT\_DMEIF3}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_DMEIF3}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+DMEIF3~((uint32\+\_\+t)0x11001000)}

\label{group___d_m_a__interrupts__definitions_gab4456201506a52115a5b7938484bcec1} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_DMEIF4@{DMA\_IT\_DMEIF4}}
\index{DMA\_IT\_DMEIF4@{DMA\_IT\_DMEIF4}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_DMEIF4}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+DMEIF4~((uint32\+\_\+t)0x20001004)}

\label{group___d_m_a__interrupts__definitions_ga03c884977c9eac6b98c33707df72f1de} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_DMEIF5@{DMA\_IT\_DMEIF5}}
\index{DMA\_IT\_DMEIF5@{DMA\_IT\_DMEIF5}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_DMEIF5}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+DMEIF5~((uint32\+\_\+t)0x20001100)}

\label{group___d_m_a__interrupts__definitions_ga154421000068d646b9403303aeae09e8} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_DMEIF6@{DMA\_IT\_DMEIF6}}
\index{DMA\_IT\_DMEIF6@{DMA\_IT\_DMEIF6}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_DMEIF6}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+DMEIF6~((uint32\+\_\+t)0x20041000)}

\label{group___d_m_a__interrupts__definitions_gaed099553b36827c2978208d288f9a848} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_DMEIF7@{DMA\_IT\_DMEIF7}}
\index{DMA\_IT\_DMEIF7@{DMA\_IT\_DMEIF7}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_DMEIF7}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+DMEIF7~((uint32\+\_\+t)0x21001000)}

\label{group___d_m_a__interrupts__definitions_ga5202cf7ab467fe1a61c725d1f98f0689} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_FEIF0@{DMA\_IT\_FEIF0}}
\index{DMA\_IT\_FEIF0@{DMA\_IT\_FEIF0}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_FEIF0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+FEIF0~((uint32\+\_\+t)0x90000001)}

\label{group___d_m_a__interrupts__definitions_gaa93c3fc1826e8bf9063ab64734277ca3} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_FEIF1@{DMA\_IT\_FEIF1}}
\index{DMA\_IT\_FEIF1@{DMA\_IT\_FEIF1}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_FEIF1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+FEIF1~((uint32\+\_\+t)0x90000040)}

\label{group___d_m_a__interrupts__definitions_gaeae384e9af7db044cf93e7f270eddd7c} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_FEIF2@{DMA\_IT\_FEIF2}}
\index{DMA\_IT\_FEIF2@{DMA\_IT\_FEIF2}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_FEIF2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+FEIF2~((uint32\+\_\+t)0x90010000)}

\label{group___d_m_a__interrupts__definitions_ga93483a72ed43feb6e5f4392bb2ac9851} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_FEIF3@{DMA\_IT\_FEIF3}}
\index{DMA\_IT\_FEIF3@{DMA\_IT\_FEIF3}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_FEIF3}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+FEIF3~((uint32\+\_\+t)0x90400000)}

\label{group___d_m_a__interrupts__definitions_ga8921cc2ba7936c50aee13913cfaedddf} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_FEIF4@{DMA\_IT\_FEIF4}}
\index{DMA\_IT\_FEIF4@{DMA\_IT\_FEIF4}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_FEIF4}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+FEIF4~((uint32\+\_\+t)0x\+A0000001)}

\label{group___d_m_a__interrupts__definitions_ga8b63b126eedeeed93051abfe943c7a4a} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_FEIF5@{DMA\_IT\_FEIF5}}
\index{DMA\_IT\_FEIF5@{DMA\_IT\_FEIF5}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_FEIF5}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+FEIF5~((uint32\+\_\+t)0x\+A0000040)}

\label{group___d_m_a__interrupts__definitions_gad023ccedd5283ace18de6d0bcac06e0a} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_FEIF6@{DMA\_IT\_FEIF6}}
\index{DMA\_IT\_FEIF6@{DMA\_IT\_FEIF6}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_FEIF6}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+FEIF6~((uint32\+\_\+t)0x\+A0010000)}

\label{group___d_m_a__interrupts__definitions_ga742d0f7f8437ab5fa4f1ad0c7fb0112b} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_FEIF7@{DMA\_IT\_FEIF7}}
\index{DMA\_IT\_FEIF7@{DMA\_IT\_FEIF7}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_FEIF7}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+FEIF7~((uint32\+\_\+t)0x\+A0400000)}

\label{group___d_m_a__interrupts__definitions_gaabb2f6093a51f4f25ac67a21125a8bc2} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_HTIF0@{DMA\_IT\_HTIF0}}
\index{DMA\_IT\_HTIF0@{DMA\_IT\_HTIF0}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_HTIF0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+HTIF0~((uint32\+\_\+t)0x10004010)}

\label{group___d_m_a__interrupts__definitions_ga22e9fbbe3bd5539bf4c087c9ba2735da} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_HTIF1@{DMA\_IT\_HTIF1}}
\index{DMA\_IT\_HTIF1@{DMA\_IT\_HTIF1}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_HTIF1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+HTIF1~((uint32\+\_\+t)0x10004400)}

\label{group___d_m_a__interrupts__definitions_ga759d12e1158b37391b31a79f3a54339c} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_HTIF2@{DMA\_IT\_HTIF2}}
\index{DMA\_IT\_HTIF2@{DMA\_IT\_HTIF2}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_HTIF2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+HTIF2~((uint32\+\_\+t)0x10104000)}

\label{group___d_m_a__interrupts__definitions_gaba176f6d831b4d30fdeddcb2f301f329} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_HTIF3@{DMA\_IT\_HTIF3}}
\index{DMA\_IT\_HTIF3@{DMA\_IT\_HTIF3}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_HTIF3}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+HTIF3~((uint32\+\_\+t)0x14004000)}

\label{group___d_m_a__interrupts__definitions_gafda7db2d283c4a71dcad96dc4972799d} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_HTIF4@{DMA\_IT\_HTIF4}}
\index{DMA\_IT\_HTIF4@{DMA\_IT\_HTIF4}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_HTIF4}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+HTIF4~((uint32\+\_\+t)0x20004010)}

\label{group___d_m_a__interrupts__definitions_gab67a2a189e63786b23e37febcd9aaad1} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_HTIF5@{DMA\_IT\_HTIF5}}
\index{DMA\_IT\_HTIF5@{DMA\_IT\_HTIF5}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_HTIF5}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+HTIF5~((uint32\+\_\+t)0x20004400)}

\label{group___d_m_a__interrupts__definitions_gae43cd288bb0b6f1cbb313dc5690f174f} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_HTIF6@{DMA\_IT\_HTIF6}}
\index{DMA\_IT\_HTIF6@{DMA\_IT\_HTIF6}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_HTIF6}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+HTIF6~((uint32\+\_\+t)0x20104000)}

\label{group___d_m_a__interrupts__definitions_gae95460193a9f02e03a6aaf01ecb9a501} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_HTIF7@{DMA\_IT\_HTIF7}}
\index{DMA\_IT\_HTIF7@{DMA\_IT\_HTIF7}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_HTIF7}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+HTIF7~((uint32\+\_\+t)0x24004000)}

\label{group___d_m_a__interrupts__definitions_ga9de4a37c4fb35a2d3566d8060a8145be} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_TCIF0@{DMA\_IT\_TCIF0}}
\index{DMA\_IT\_TCIF0@{DMA\_IT\_TCIF0}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_TCIF0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TCIF0~((uint32\+\_\+t)0x10008020)}

\label{group___d_m_a__interrupts__definitions_gae4eb128c7b47473cf984c4d91878d879} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_TCIF1@{DMA\_IT\_TCIF1}}
\index{DMA\_IT\_TCIF1@{DMA\_IT\_TCIF1}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_TCIF1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TCIF1~((uint32\+\_\+t)0x10008800)}

\label{group___d_m_a__interrupts__definitions_ga04ed284cd063df3e1e72a189bc6d9d86} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_TCIF2@{DMA\_IT\_TCIF2}}
\index{DMA\_IT\_TCIF2@{DMA\_IT\_TCIF2}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_TCIF2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TCIF2~((uint32\+\_\+t)0x10208000)}

\label{group___d_m_a__interrupts__definitions_gafc40a792a31cfc0d2fbc937e0796533d} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_TCIF3@{DMA\_IT\_TCIF3}}
\index{DMA\_IT\_TCIF3@{DMA\_IT\_TCIF3}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_TCIF3}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TCIF3~((uint32\+\_\+t)0x18008000)}

\label{group___d_m_a__interrupts__definitions_ga36a29ac345571fad0b1c98f36c59d4c5} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_TCIF4@{DMA\_IT\_TCIF4}}
\index{DMA\_IT\_TCIF4@{DMA\_IT\_TCIF4}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_TCIF4}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TCIF4~((uint32\+\_\+t)0x20008020)}

\label{group___d_m_a__interrupts__definitions_gaf4a7f8f3d5914858c59b12fc36e9a176} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_TCIF5@{DMA\_IT\_TCIF5}}
\index{DMA\_IT\_TCIF5@{DMA\_IT\_TCIF5}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_TCIF5}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TCIF5~((uint32\+\_\+t)0x20008800)}

\label{group___d_m_a__interrupts__definitions_ga895e7dfd7ddf4879181e475eb322f1b4} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_TCIF6@{DMA\_IT\_TCIF6}}
\index{DMA\_IT\_TCIF6@{DMA\_IT\_TCIF6}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_TCIF6}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TCIF6~((uint32\+\_\+t)0x20208000)}

\label{group___d_m_a__interrupts__definitions_ga2761f6621db0231ddc8294a8eb1c8e42} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_TCIF7@{DMA\_IT\_TCIF7}}
\index{DMA\_IT\_TCIF7@{DMA\_IT\_TCIF7}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_TCIF7}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TCIF7~((uint32\+\_\+t)0x28008000)}

\label{group___d_m_a__interrupts__definitions_ga7f47bb08f22556f9a655adbce3d6982a} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_TEIF0@{DMA\_IT\_TEIF0}}
\index{DMA\_IT\_TEIF0@{DMA\_IT\_TEIF0}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_TEIF0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TEIF0~((uint32\+\_\+t)0x10002008)}

\label{group___d_m_a__interrupts__definitions_gaeacbd5c206cc6026d3c03f8182b16aeb} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_TEIF1@{DMA\_IT\_TEIF1}}
\index{DMA\_IT\_TEIF1@{DMA\_IT\_TEIF1}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_TEIF1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TEIF1~((uint32\+\_\+t)0x10002200)}

\label{group___d_m_a__interrupts__definitions_ga8faa8c4705525ad1cd90290c5a04c589} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_TEIF2@{DMA\_IT\_TEIF2}}
\index{DMA\_IT\_TEIF2@{DMA\_IT\_TEIF2}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_TEIF2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TEIF2~((uint32\+\_\+t)0x10082000)}

\label{group___d_m_a__interrupts__definitions_ga2d9d67487f27667a88f98f28d83fb8ee} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_TEIF3@{DMA\_IT\_TEIF3}}
\index{DMA\_IT\_TEIF3@{DMA\_IT\_TEIF3}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_TEIF3}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TEIF3~((uint32\+\_\+t)0x12002000)}

\label{group___d_m_a__interrupts__definitions_ga6b91d27a13175cc8e08ac8d58c8bdf19} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_TEIF4@{DMA\_IT\_TEIF4}}
\index{DMA\_IT\_TEIF4@{DMA\_IT\_TEIF4}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_TEIF4}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TEIF4~((uint32\+\_\+t)0x20002008)}

\label{group___d_m_a__interrupts__definitions_ga954167a7b1f01653ca891a1e2f5fc2ef} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_TEIF5@{DMA\_IT\_TEIF5}}
\index{DMA\_IT\_TEIF5@{DMA\_IT\_TEIF5}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_TEIF5}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TEIF5~((uint32\+\_\+t)0x20002200)}

\label{group___d_m_a__interrupts__definitions_gab1c3b881dd5493dee96b49f4ddbb7204} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_TEIF6@{DMA\_IT\_TEIF6}}
\index{DMA\_IT\_TEIF6@{DMA\_IT\_TEIF6}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_TEIF6}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TEIF6~((uint32\+\_\+t)0x20082000)}

\label{group___d_m_a__interrupts__definitions_ga4d25902b63630db383fd3983581fb8ee} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!DMA\_IT\_TEIF7@{DMA\_IT\_TEIF7}}
\index{DMA\_IT\_TEIF7@{DMA\_IT\_TEIF7}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{DMA\_IT\_TEIF7}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TEIF7~((uint32\+\_\+t)0x22002000)}

\label{group___d_m_a__interrupts__definitions_ga390481b083355ed774b04f70a42f0dfb} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!IS\_DMA\_CLEAR\_IT@{IS\_DMA\_CLEAR\_IT}}
\index{IS\_DMA\_CLEAR\_IT@{IS\_DMA\_CLEAR\_IT}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{IS\_DMA\_CLEAR\_IT}
{\footnotesize\ttfamily \#define IS\+\_\+\+DMA\+\_\+\+CLEAR\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{IT }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((IT)\ \&\ 0x30000000)\ !=\ 0x30000000)\ \&\&\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((IT)\ \&\ 0x30000000)\ !=\ 0)\ \&\&\ ((IT)\ !=\ 0x00)\ \&\&\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((IT)\ \&\ 0x40820082)\ ==\ 0x00))}

\end{DoxyCode}
\label{group___d_m_a__interrupts__definitions_gaaafa1bd74bc5e78e276c731faa8eed22} 
\index{DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}!IS\_DMA\_GET\_IT@{IS\_DMA\_GET\_IT}}
\index{IS\_DMA\_GET\_IT@{IS\_DMA\_GET\_IT}!DMA\_interrupts\_definitions@{DMA\_interrupts\_definitions}}
\doxysubsubsubsubsubsection{IS\_DMA\_GET\_IT}
{\footnotesize\ttfamily \#define IS\+\_\+\+DMA\+\_\+\+GET\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{IT }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((IT)\ ==\ DMA\_IT\_TCIF0)\ ||\ ((IT)\ ==\ DMA\_IT\_HTIF0)\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_TEIF0)\ ||\ ((IT)\ ==\ DMA\_IT\_DMEIF0)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_FEIF0)\ ||\ ((IT)\ ==\ DMA\_IT\_TCIF1)\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_HTIF1)\ ||\ ((IT)\ ==\ DMA\_IT\_TEIF1)\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_DMEIF1)||\ ((IT)\ ==\ DMA\_IT\_FEIF1)\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_TCIF2)\ ||\ ((IT)\ ==\ DMA\_IT\_HTIF2)\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_TEIF2)\ ||\ ((IT)\ ==\ DMA\_IT\_DMEIF2)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_FEIF2)\ ||\ ((IT)\ ==\ DMA\_IT\_TCIF3)\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_HTIF3)\ ||\ ((IT)\ ==\ DMA\_IT\_TEIF3)\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_DMEIF3)||\ ((IT)\ ==\ DMA\_IT\_FEIF3)\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_TCIF4)\ ||\ ((IT)\ ==\ DMA\_IT\_HTIF4)\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_TEIF4)\ ||\ ((IT)\ ==\ DMA\_IT\_DMEIF4)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_FEIF4)\ ||\ ((IT)\ ==\ DMA\_IT\_TCIF5)\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_HTIF5)\ ||\ ((IT)\ ==\ DMA\_IT\_TEIF5)\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_DMEIF5)||\ ((IT)\ ==\ DMA\_IT\_FEIF5)\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_TCIF6)\ ||\ ((IT)\ ==\ DMA\_IT\_HTIF6)\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_TEIF6)\ ||\ ((IT)\ ==\ DMA\_IT\_DMEIF6)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_FEIF6)\ ||\ ((IT)\ ==\ DMA\_IT\_TCIF7)\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_HTIF7)\ ||\ ((IT)\ ==\ DMA\_IT\_TEIF7)\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA\_IT\_DMEIF7)||\ ((IT)\ ==\ DMA\_IT\_FEIF7))}

\end{DoxyCode}
