// Seed: 1827453962
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  assign id_3[-1] = -1 ? id_3((id_3), 1) % 1 : -1'b0;
endmodule
module module_1 #(
    parameter id_4 = 32'd5
) (
    id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  output wand id_2;
  inout wire id_1;
  wire _id_4, id_5;
  assign id_3 = id_5;
  assign id_5 = id_3;
  assign id_3 = id_4;
  wire id_6;
  wire id_7;
  assign id_1 = id_4;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_3
  );
  wire id_8[-1 : -1 'h0];
  assign id_2 = -1;
endmodule
