#!/bin/bash

iverilog -g2001 -osimv -s and_gate_bench /home/debjitjdv/Work/GoldMine/RunTime/goldmine.out/and_gate/and_gate_bench.v /home/debjitjdv/Work/NYU/LLM-Verilog-Synthesis/evaluation/all_results_codegen_6B_ft_n50/basic2/examples-code-gen-16B-tmp_1/example7.v 