{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551246466128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551246466129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 26 23:47:46 2019 " "Processing started: Tue Feb 26 23:47:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551246466129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551246466129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pract_3_spi -c pract_3_spi " "Command: quartus_map --read_settings_files=on --write_settings_files=off pract_3_spi -c pract_3_spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551246466129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551246466245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551246466245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pract_3_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pract_3_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pract_3_spi-pract_3_spi_arch " "Found design unit 1: pract_3_spi-pract_3_spi_arch" {  } { { "pract_3_spi.vhd" "" { Text "/home/lgarciaos/ppos_meca/pract_3_spi/pract_3_spi.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551246472819 ""} { "Info" "ISGN_ENTITY_NAME" "1 pract_3_spi " "Found entity 1: pract_3_spi" {  } { { "pract_3_spi.vhd" "" { Text "/home/lgarciaos/ppos_meca/pract_3_spi/pract_3_spi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551246472819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551246472819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_3_wire_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_3_wire_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_3_wire_master-logic " "Found design unit 1: spi_3_wire_master-logic" {  } { { "spi_3_wire_master.vhd" "" { Text "/home/lgarciaos/ppos_meca/pract_3_spi/spi_3_wire_master.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551246472819 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_3_wire_master " "Found entity 1: spi_3_wire_master" {  } { { "spi_3_wire_master.vhd" "" { Text "/home/lgarciaos/ppos_meca/pract_3_spi/spi_3_wire_master.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551246472819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551246472819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init_accel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file init_accel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 init_accel-init_accel_arch " "Found design unit 1: init_accel-init_accel_arch" {  } { { "init_accel.vhd" "" { Text "/home/lgarciaos/ppos_meca/pract_3_spi/init_accel.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551246472820 ""} { "Info" "ISGN_ENTITY_NAME" "1 init_accel " "Found entity 1: init_accel" {  } { { "init_accel.vhd" "" { Text "/home/lgarciaos/ppos_meca/pract_3_spi/init_accel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551246472820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551246472820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accel_rw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accel_rw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accel_rw-accel_rw_arch " "Found design unit 1: accel_rw-accel_rw_arch" {  } { { "accel_rw.vhd" "" { Text "/home/lgarciaos/ppos_meca/pract_3_spi/accel_rw.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551246472820 ""} { "Info" "ISGN_ENTITY_NAME" "1 accel_rw " "Found entity 1: accel_rw" {  } { { "accel_rw.vhd" "" { Text "/home/lgarciaos/ppos_meca/pract_3_spi/accel_rw.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551246472820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551246472820 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pract_3_spi " "Elaborating entity \"pract_3_spi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551246473560 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 16 pract_3_spi.vhd(206) " "VHDL expression error at pract_3_spi.vhd(206): expression has 8 elements, but must have 16 elements" {  } { { "pract_3_spi.vhd" "" { Text "/home/lgarciaos/ppos_meca/pract_3_spi/pract_3_spi.vhd" 206 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1551246473562 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551246473563 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "958 " "Peak virtual memory: 958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551246473611 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 26 23:47:53 2019 " "Processing ended: Tue Feb 26 23:47:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551246473611 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551246473611 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551246473611 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551246473611 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551246473685 ""}
