{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574396277103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574396277105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 22:17:56 2019 " "Processing started: Thu Nov 21 22:17:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574396277105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396277105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Graphic_controller -c Graphic_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Graphic_controller -c Graphic_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396277105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574396277406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574396277406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ScoreController.sv 1 1 " "Found 1 design units, including 1 entities, in source file ScoreController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ScoreController " "Found entity 1: ScoreController" {  } { { "ScoreController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ScoreController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-rx/baudgen_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart-rx/baudgen_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudgen_rx " "Found entity 1: baudgen_rx" {  } { { "uart-rx/baudgen_rx.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/uart-rx/baudgen_rx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load LOAD uart_rx.v(37) " "Verilog HDL Declaration information at uart_rx.v(37): object \"load\" differs only in case from object \"LOAD\" in the same scope" {  } { { "uart-rx/uart_rx.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/uart-rx/uart_rx.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574396286829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-rx/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart-rx/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart-rx/uart_rx.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/uart-rx/uart_rx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_MODULE.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_MODULE.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MODULE " "Found entity 1: VGA_MODULE" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/VGA_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLOCK_DIVIDER.sv 1 1 " "Found 1 design units, including 1 entities, in source file CLOCK_DIVIDER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIVIDER " "Found entity 1: CLOCK_DIVIDER" {  } { { "CLOCK_DIVIDER.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/CLOCK_DIVIDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_DIVIDER.sv 1 1 " "Found 1 design units, including 1 entities, in source file CLK_DIVIDER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIVIDER " "Found entity 1: CLK_DIVIDER" {  } { { "CLK_DIVIDER.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/CLK_DIVIDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIGNAL_SYNC.sv 1 1 " "Found 1 design units, including 1 entities, in source file SIGNAL_SYNC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNAL_SYNC " "Found entity 1: SIGNAL_SYNC" {  } { { "SIGNAL_SYNC.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SIGNAL_SYNC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_MODULE_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_MODULE_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MODULE_TB " "Found entity 1: VGA_MODULE_TB" {  } { { "VGA_MODULE_TB.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/VGA_MODULE_TB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_COUNTER.sv 1 1 " "Found 1 design units, including 1 entities, in source file V_COUNTER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 V_COUNTER " "Found entity 1: V_COUNTER" {  } { { "V_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/V_COUNTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "H_COUNTER_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file H_COUNTER_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 H_COUNTER_TB " "Found entity 1: H_COUNTER_TB" {  } { { "H_COUNTER_TB.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/H_COUNTER_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "H_COUNTER.sv 1 1 " "Found 1 design units, including 1 entities, in source file H_COUNTER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 H_COUNTER " "Found entity 1: H_COUNTER" {  } { { "H_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/H_COUNTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaController.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgaController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_COUNTER_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file V_COUNTER_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 V_COUNTER_TB " "Found entity 1: V_COUNTER_TB" {  } { { "V_COUNTER_TB.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/V_COUNTER_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryManager.sv 1 1 " "Found 1 design units, including 1 entities, in source file MemoryManager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryManager " "Found entity 1: MemoryManager" {  } { { "MemoryManager.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/MemoryManager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286835 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Graphic_controller.sv(60) " "Verilog HDL information at Graphic_controller.sv(60): always construct contains both blocking and non-blocking assignments" {  } { { "Graphic_controller.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574396286835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Graphic_controller " "Found entity 1: Graphic_controller" {  } { { "Graphic_controller.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryManager_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file MemoryManager_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryManager_tb " "Found entity 1: MemoryManager_tb" {  } { { "MemoryManager_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/MemoryManager_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TankController.sv 1 1 " "Found 1 design units, including 1 entities, in source file TankController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TankController " "Found entity 1: TankController" {  } { { "TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SpriteController.sv 1 1 " "Found 1 design units, including 1 entities, in source file SpriteController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpriteController " "Found entity 1: SpriteController" {  } { { "SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ImageComposer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ImageComposer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageComposer " "Found entity 1: ImageComposer" {  } { { "ImageComposer.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ImageComposer_aux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ImageComposer_aux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageComposer_aux " "Found entity 1: ImageComposer_aux" {  } { { "ImageComposer_aux.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286838 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_aux_tb.sv(6) " "Verilog HDL Expression warning at ImageComposer_aux_tb.sv(6): truncated literal to match 24 bits" {  } { { "ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux_tb.sv" 6 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574396286839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_aux_tb.sv(13) " "Verilog HDL Expression warning at ImageComposer_aux_tb.sv(13): truncated literal to match 24 bits" {  } { { "ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux_tb.sv" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574396286839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_aux_tb.sv(15) " "Verilog HDL Expression warning at ImageComposer_aux_tb.sv(15): truncated literal to match 24 bits" {  } { { "ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux_tb.sv" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574396286839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_aux_tb.sv(16) " "Verilog HDL Expression warning at ImageComposer_aux_tb.sv(16): truncated literal to match 24 bits" {  } { { "ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux_tb.sv" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574396286839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ImageComposer_aux_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ImageComposer_aux_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageComposer_aux_tb " "Found entity 1: ImageComposer_aux_tb" {  } { { "ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_aux_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(9) " "Verilog HDL Expression warning at ImageComposer_tb.sv(9): truncated literal to match 24 bits" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574396286839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(13) " "Verilog HDL Expression warning at ImageComposer_tb.sv(13): truncated literal to match 24 bits" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574396286839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(14) " "Verilog HDL Expression warning at ImageComposer_tb.sv(14): truncated literal to match 24 bits" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574396286839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(17) " "Verilog HDL Expression warning at ImageComposer_tb.sv(17): truncated literal to match 24 bits" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574396286839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(18) " "Verilog HDL Expression warning at ImageComposer_tb.sv(18): truncated literal to match 24 bits" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574396286839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(19) " "Verilog HDL Expression warning at ImageComposer_tb.sv(19): truncated literal to match 24 bits" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574396286839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(23) " "Verilog HDL Expression warning at ImageComposer_tb.sv(23): truncated literal to match 24 bits" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574396286840 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(26) " "Verilog HDL Expression warning at ImageComposer_tb.sv(26): truncated literal to match 24 bits" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574396286840 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(27) " "Verilog HDL Expression warning at ImageComposer_tb.sv(27): truncated literal to match 24 bits" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574396286840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ImageComposer_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ImageComposer_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageComposer_tb " "Found entity 1: ImageComposer_tb" {  } { { "ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WallsController.sv 1 1 " "Found 1 design units, including 1 entities, in source file WallsController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WallsController " "Found entity 1: WallsController" {  } { { "WallsController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/WallsController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_score.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_score.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_score " "Found entity 1: mem_score" {  } { { "mem_score.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_score.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_floor.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_floor.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_floor " "Found entity 1: mem_floor" {  } { { "mem_floor.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_floor.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FloorController.sv 1 1 " "Found 1 design units, including 1 entities, in source file FloorController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FloorController " "Found entity 1: FloorController" {  } { { "FloorController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/FloorController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_tank1.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_tank1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_tank1 " "Found entity 1: mem_tank1" {  } { { "mem_tank1.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tank1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_tank2.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_tank2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_tank2 " "Found entity 1: mem_tank2" {  } { { "mem_tank2.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tank2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396286844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396286844 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Graphic_controller " "Elaborating entity \"Graphic_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574396286901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Graphic_controller.sv(71) " "Verilog HDL assignment warning at Graphic_controller.sv(71): truncated value with size 3 to match size of target (2)" {  } { { "Graphic_controller.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396286903 "|Graphic_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_MODULE VGA_MODULE:vga " "Elaborating entity \"VGA_MODULE\" for hierarchy \"VGA_MODULE:vga\"" {  } { { "Graphic_controller.sv" "vga" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396286914 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SYNC_N_o VGA_MODULE.sv(4) " "Output port \"SYNC_N_o\" at VGA_MODULE.sv(4) has no driver" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/VGA_MODULE.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574396286915 "|Graphic_controller|VGA_MODULE:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIVIDER VGA_MODULE:vga\|CLK_DIVIDER:testclk " "Elaborating entity \"CLK_DIVIDER\" for hierarchy \"VGA_MODULE:vga\|CLK_DIVIDER:testclk\"" {  } { { "VGA_MODULE.sv" "testclk" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/VGA_MODULE.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396286915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNAL_SYNC VGA_MODULE:vga\|SIGNAL_SYNC:sync " "Elaborating entity \"SIGNAL_SYNC\" for hierarchy \"VGA_MODULE:vga\|SIGNAL_SYNC:sync\"" {  } { { "VGA_MODULE.sv" "sync" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/VGA_MODULE.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396286916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_COUNTER VGA_MODULE:vga\|SIGNAL_SYNC:sync\|H_COUNTER:h_signal " "Elaborating entity \"H_COUNTER\" for hierarchy \"VGA_MODULE:vga\|SIGNAL_SYNC:sync\|H_COUNTER:h_signal\"" {  } { { "SIGNAL_SYNC.sv" "h_signal" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SIGNAL_SYNC.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396286917 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BACK_PORCH H_COUNTER.sv(6) " "Verilog HDL or VHDL warning at H_COUNTER.sv(6): object \"BACK_PORCH\" assigned a value but never read" {  } { { "H_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/H_COUNTER.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574396286917 "|Graphic_controller|VGA_MODULE:vga|SIGNAL_SYNC:sync|H_COUNTER:h_signal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V_COUNTER VGA_MODULE:vga\|SIGNAL_SYNC:sync\|V_COUNTER:v_signal " "Elaborating entity \"V_COUNTER\" for hierarchy \"VGA_MODULE:vga\|SIGNAL_SYNC:sync\|V_COUNTER:v_signal\"" {  } { { "SIGNAL_SYNC.sv" "v_signal" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SIGNAL_SYNC.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396286918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpriteController SpriteController:spriteController " "Elaborating entity \"SpriteController\" for hierarchy \"SpriteController:spriteController\"" {  } { { "Graphic_controller.sv" "spriteController" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396286919 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MW_bullet1 SpriteController.sv(16) " "Verilog HDL or VHDL warning at SpriteController.sv(16): object \"MW_bullet1\" assigned a value but never read" {  } { { "SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574396286920 "|Graphic_controller|SpriteController:spriteController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MW_bullet2 SpriteController.sv(16) " "Verilog HDL or VHDL warning at SpriteController.sv(16): object \"MW_bullet2\" assigned a value but never read" {  } { { "SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574396286920 "|Graphic_controller|SpriteController:spriteController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SpriteController.sv(21) " "Verilog HDL assignment warning at SpriteController.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396286920 "|Graphic_controller|SpriteController:spriteController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SpriteController.sv(22) " "Verilog HDL assignment warning at SpriteController.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396286920 "|Graphic_controller|SpriteController:spriteController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SpriteController.sv(23) " "Verilog HDL assignment warning at SpriteController.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396286920 "|Graphic_controller|SpriteController:spriteController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SpriteController.sv(24) " "Verilog HDL assignment warning at SpriteController.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396286921 "|Graphic_controller|SpriteController:spriteController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SpriteController.sv(25) " "Verilog HDL assignment warning at SpriteController.sv(25): truncated value with size 32 to match size of target (1)" {  } { { "SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396286921 "|Graphic_controller|SpriteController:spriteController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloorController SpriteController:spriteController\|FloorController:floorController " "Elaborating entity \"FloorController\" for hierarchy \"SpriteController:spriteController\|FloorController:floorController\"" {  } { { "SpriteController.sv" "floorController" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396286921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FloorController.sv(11) " "Verilog HDL assignment warning at FloorController.sv(11): truncated value with size 32 to match size of target (16)" {  } { { "FloorController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/FloorController.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396286921 "|Graphic_controller|SpriteController:spriteController|FloorController:floorController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_floor SpriteController:spriteController\|mem_floor:floor_mem " "Elaborating entity \"mem_floor\" for hierarchy \"SpriteController:spriteController\|mem_floor:floor_mem\"" {  } { { "SpriteController.sv" "floor_mem" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396286927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\"" {  } { { "mem_floor.v" "altsyncram_component" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_floor.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396286967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\"" {  } { { "mem_floor.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_floor.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396286971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396286971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396286971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396286971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file floor.mif " "Parameter \"init_file\" = \"floor.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396286971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396286971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396286971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396286971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396286971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396286971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396286971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396286971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396286971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396286971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396286971 ""}  } { { "mem_floor.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_floor.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574396286971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rhf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rhf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rhf1 " "Found entity 1: altsyncram_rhf1" {  } { { "db/altsyncram_rhf1.tdf" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/altsyncram_rhf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396287038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396287038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rhf1 SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\|altsyncram_rhf1:auto_generated " "Elaborating entity \"altsyncram_rhf1\" for hierarchy \"SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\|altsyncram_rhf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396287078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396287078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\|altsyncram_rhf1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\|altsyncram_rhf1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_rhf1.tdf" "rden_decode" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/altsyncram_rhf1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bhb " "Found entity 1: mux_bhb" {  } { { "db/mux_bhb.tdf" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/mux_bhb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396287114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396287114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bhb SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\|altsyncram_rhf1:auto_generated\|mux_bhb:mux2 " "Elaborating entity \"mux_bhb\" for hierarchy \"SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\|altsyncram_rhf1:auto_generated\|mux_bhb:mux2\"" {  } { { "db/altsyncram_rhf1.tdf" "mux2" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/altsyncram_rhf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WallsController SpriteController:spriteController\|WallsController:wallsController " "Elaborating entity \"WallsController\" for hierarchy \"SpriteController:spriteController\|WallsController:wallsController\"" {  } { { "SpriteController.sv" "wallsController" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287125 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 WallsController.sv(10) " "Verilog HDL assignment warning at WallsController.sv(10): truncated value with size 32 to match size of target (1)" {  } { { "WallsController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/WallsController.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396287126 "|Graphic_controller|SpriteController:spriteController|WallsController:wallsController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 WallsController.sv(13) " "Verilog HDL assignment warning at WallsController.sv(13): truncated value with size 32 to match size of target (24)" {  } { { "WallsController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/WallsController.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396287126 "|Graphic_controller|SpriteController:spriteController|WallsController:wallsController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TankController SpriteController:spriteController\|TankController:tc1 " "Elaborating entity \"TankController\" for hierarchy \"SpriteController:spriteController\|TankController:tc1\"" {  } { { "SpriteController.sv" "tc1" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287126 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "direction TankController.sv(10) " "Verilog HDL or VHDL warning at TankController.sv(10): object \"direction\" assigned a value but never read" {  } { { "TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574396287127 "|Graphic_controller|SpriteController:spriteController|TankController:tc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 TankController.sv(13) " "Verilog HDL assignment warning at TankController.sv(13): truncated value with size 32 to match size of target (24)" {  } { { "TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396287127 "|Graphic_controller|SpriteController:spriteController|TankController:tc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TankController.sv(16) " "Verilog HDL assignment warning at TankController.sv(16): truncated value with size 32 to match size of target (10)" {  } { { "TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396287127 "|Graphic_controller|SpriteController:spriteController|TankController:tc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TankController.sv(18) " "Verilog HDL assignment warning at TankController.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396287127 "|Graphic_controller|SpriteController:spriteController|TankController:tc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_tank1 SpriteController:spriteController\|mem_tank1:tank1_mem " "Elaborating entity \"mem_tank1\" for hierarchy \"SpriteController:spriteController\|mem_tank1:tank1_mem\"" {  } { { "SpriteController.sv" "tank1_mem" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component\"" {  } { { "mem_tank1.v" "altsyncram_component" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tank1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component\"" {  } { { "mem_tank1.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tank1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tanque1.mif " "Parameter \"init_file\" = \"tanque1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287141 ""}  } { { "mem_tank1.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tank1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574396287141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gkf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gkf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gkf1 " "Found entity 1: altsyncram_gkf1" {  } { { "db/altsyncram_gkf1.tdf" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/altsyncram_gkf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396287180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396287180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gkf1 SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component\|altsyncram_gkf1:auto_generated " "Elaborating entity \"altsyncram_gkf1\" for hierarchy \"SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component\|altsyncram_gkf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TankController SpriteController:spriteController\|TankController:tc2 " "Elaborating entity \"TankController\" for hierarchy \"SpriteController:spriteController\|TankController:tc2\"" {  } { { "SpriteController.sv" "tc2" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287184 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "direction TankController.sv(10) " "Verilog HDL or VHDL warning at TankController.sv(10): object \"direction\" assigned a value but never read" {  } { { "TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574396287185 "|Graphic_controller|SpriteController:spriteController|TankController:tc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 TankController.sv(13) " "Verilog HDL assignment warning at TankController.sv(13): truncated value with size 32 to match size of target (24)" {  } { { "TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396287185 "|Graphic_controller|SpriteController:spriteController|TankController:tc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TankController.sv(16) " "Verilog HDL assignment warning at TankController.sv(16): truncated value with size 32 to match size of target (10)" {  } { { "TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396287185 "|Graphic_controller|SpriteController:spriteController|TankController:tc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TankController.sv(18) " "Verilog HDL assignment warning at TankController.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/TankController.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396287185 "|Graphic_controller|SpriteController:spriteController|TankController:tc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_tank2 SpriteController:spriteController\|mem_tank2:tank2_mem " "Elaborating entity \"mem_tank2\" for hierarchy \"SpriteController:spriteController\|mem_tank2:tank2_mem\"" {  } { { "SpriteController.sv" "tank2_mem" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component\"" {  } { { "mem_tank2.v" "altsyncram_component" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tank2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component\"" {  } { { "mem_tank2.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tank2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tanque2.mif " "Parameter \"init_file\" = \"tanque2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287200 ""}  } { { "mem_tank2.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_tank2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574396287200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hkf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hkf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hkf1 " "Found entity 1: altsyncram_hkf1" {  } { { "db/altsyncram_hkf1.tdf" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/altsyncram_hkf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396287237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396287237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hkf1 SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component\|altsyncram_hkf1:auto_generated " "Elaborating entity \"altsyncram_hkf1\" for hierarchy \"SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component\|altsyncram_hkf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScoreController SpriteController:spriteController\|ScoreController:scoreController " "Elaborating entity \"ScoreController\" for hierarchy \"SpriteController:spriteController\|ScoreController:scoreController\"" {  } { { "SpriteController.sv" "scoreController" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ScoreController.sv(19) " "Verilog HDL assignment warning at ScoreController.sv(19): truncated value with size 32 to match size of target (24)" {  } { { "ScoreController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ScoreController.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396287241 "|Graphic_controller|SpriteController:spriteController|ScoreController:scoreController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ScoreController.sv(33) " "Verilog HDL assignment warning at ScoreController.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "ScoreController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ScoreController.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396287241 "|Graphic_controller|SpriteController:spriteController|ScoreController:scoreController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ScoreController.sv(34) " "Verilog HDL assignment warning at ScoreController.sv(34): truncated value with size 32 to match size of target (16)" {  } { { "ScoreController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ScoreController.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396287242 "|Graphic_controller|SpriteController:spriteController|ScoreController:scoreController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_score SpriteController:spriteController\|mem_score:score_mem " "Elaborating entity \"mem_score\" for hierarchy \"SpriteController:spriteController\|mem_score:score_mem\"" {  } { { "SpriteController.sv" "score_mem" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component\"" {  } { { "mem_score.v" "altsyncram_component" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_score.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component\"" {  } { { "mem_score.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_score.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../score.mif " "Parameter \"init_file\" = \"../score.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574396287257 ""}  } { { "mem_score.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/mem_score.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574396287257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0mf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0mf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0mf1 " "Found entity 1: altsyncram_0mf1" {  } { { "db/altsyncram_0mf1.tdf" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/db/altsyncram_0mf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574396287326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396287326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0mf1 SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component\|altsyncram_0mf1:auto_generated " "Elaborating entity \"altsyncram_0mf1\" for hierarchy \"SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component\|altsyncram_0mf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageComposer SpriteController:spriteController\|ImageComposer:imageComposer " "Elaborating entity \"ImageComposer\" for hierarchy \"SpriteController:spriteController\|ImageComposer:imageComposer\"" {  } { { "SpriteController.sv" "imageComposer" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/SpriteController.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageComposer_aux SpriteController:spriteController\|ImageComposer:imageComposer\|ImageComposer_aux:generate_submodules\[1\].ic_aux " "Elaborating entity \"ImageComposer_aux\" for hierarchy \"SpriteController:spriteController\|ImageComposer:imageComposer\|ImageComposer_aux:generate_submodules\[1\].ic_aux\"" {  } { { "ImageComposer.sv" "generate_submodules\[1\].ic_aux" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/ImageComposer.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:RX0 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:RX0\"" {  } { { "Graphic_controller.sv" "RX0" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(67) " "Verilog HDL assignment warning at uart_rx.v(67): truncated value with size 32 to match size of target (4)" {  } { { "uart-rx/uart_rx.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/uart-rx/uart_rx.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396287343 "|Graphic_controller|uart_rx:RX0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudgen_rx uart_rx:RX0\|baudgen_rx:baudgen0 " "Elaborating entity \"baudgen_rx\" for hierarchy \"uart_rx:RX0\|baudgen_rx:baudgen0\"" {  } { { "uart-rx/uart_rx.v" "baudgen0" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/uart-rx/uart_rx.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396287344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 baudgen_rx.v(59) " "Verilog HDL assignment warning at baudgen_rx.v(59): truncated value with size 32 to match size of target (9)" {  } { { "uart-rx/baudgen_rx.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/uart-rx/baudgen_rx.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396287344 "|Graphic_controller|uart_rx:RX0|baudgen_rx:baudgen0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 baudgen_rx.v(63) " "Verilog HDL assignment warning at baudgen_rx.v(63): truncated value with size 32 to match size of target (9)" {  } { { "uart-rx/baudgen_rx.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/uart-rx/baudgen_rx.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396287344 "|Graphic_controller|uart_rx:RX0|baudgen_rx:baudgen0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 baudgen_rx.v(67) " "Verilog HDL assignment warning at baudgen_rx.v(67): truncated value with size 32 to match size of target (1)" {  } { { "uart-rx/baudgen_rx.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/uart-rx/baudgen_rx.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574396287344 "|Graphic_controller|uart_rx:RX0|baudgen_rx:baudgen0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SYNC_N GND " "Pin \"SYNC_N\" is stuck at GND" {  } { { "Graphic_controller.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574396288738 "|Graphic_controller|SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574396288738 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574396288863 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574396289895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "TecTacToe 24 " "Ignored 24 assignments for entity \"TecTacToe\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity TecTacToe -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574396289996 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1574396289996 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/output_files/Graphic_controller.map.smsg " "Generated suppressed messages file /home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/output_files/Graphic_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396290039 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574396290315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574396290315 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_i " "No output dependent on input pin \"btn_i\"" {  } { { "Graphic_controller.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574396290461 "|Graphic_controller|btn_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_confirm_i " "No output dependent on input pin \"btn_confirm_i\"" {  } { { "Graphic_controller.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/Graphic_controller/Graphic_controller.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574396290461 "|Graphic_controller|btn_confirm_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574396290461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1029 " "Implemented 1029 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574396290463 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574396290463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "555 " "Implemented 555 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574396290463 ""} { "Info" "ICUT_CUT_TM_RAMS" "432 " "Implemented 432 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574396290463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574396290463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1106 " "Peak virtual memory: 1106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574396290478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 22:18:10 2019 " "Processing ended: Thu Nov 21 22:18:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574396290478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574396290478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574396290478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574396290478 ""}
