// Seed: 495643330
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout supply1 id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6.id_6 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd97
) (
    input  tri1  _id_0,
    output wire  id_1,
    output uwire id_2,
    output wand  id_3,
    input  wire  id_4
);
  wire [1 'b0 : id_0] id_6;
  logic id_7;
  ;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_6
  );
endmodule
