
---------- Begin Simulation Statistics ----------
final_tick                                 5140284500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95421                       # Simulator instruction rate (inst/s)
host_mem_usage                                 874632                       # Number of bytes of host memory used
host_op_rate                                   107891                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   180.98                       # Real time elapsed on the host
host_tick_rate                               28403006                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    17268907                       # Number of instructions simulated
sim_ops                                      19525806                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005140                       # Number of seconds simulated
sim_ticks                                  5140284500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.777502                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2128760                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2133507                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 35                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28743                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3203854                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             175713                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          177433                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1720                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4982382                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect      2014747                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong      1061707                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect      1924511                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong      1151943                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.whPredictorCorrect       114848                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.whPredictorWrong         6499                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          606                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           84                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0       207514                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         5592                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         1515                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          536                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7        22430                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          679                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9         2870                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10        12149                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11        11360                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          647                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13         2853                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14         1299                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15         5655                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16        17633                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17        43746                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18         1959                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19        15772                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20        20418                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22        27021                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24        34425                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26        47312                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28        15290                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         6633                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         4249                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         3053                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect      2553231                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1226                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        67174                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          683                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6       132738                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         1259                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         2913                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         1359                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10        18818                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11        18279                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         2823                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         3920                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14         2450                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15         1820                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16         2476                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17        24296                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18         1039                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19        11232                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20        30163                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22        20033                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24        30646                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26        49572                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28        51017                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30        23965                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       472881                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         1436                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        16108                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                  665298                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          741                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   8661213                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6729765                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             26817                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    4782384                       # Number of branches committed
system.cpu.commit.bw_lim_events                660773                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1109                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          784522                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             17272408                       # Number of instructions committed
system.cpu.commit.committedOps               19529307                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     10037411                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.945652                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.363085                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3802524     37.88%     37.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1977633     19.70%     57.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1519467     15.14%     72.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       500189      4.98%     77.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       663501      6.61%     84.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       504481      5.03%     89.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       312321      3.11%     92.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        96522      0.96%     93.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       660773      6.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10037411                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               655562                       # Number of function calls committed.
system.cpu.commit.int_insts                  16935989                       # Number of committed integer instructions.
system.cpu.commit.loads                       2002676                       # Number of loads committed
system.cpu.commit.membars                        1100                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           17      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15822086     81.02%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40140      0.21%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             5      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              49      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              73      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             65      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2002676     10.25%     91.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1664106      8.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19529307                       # Class of committed instruction
system.cpu.commit.refs                        3666782                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       960                       # Number of committed Vector instructions.
system.cpu.committedInsts                    17268907                       # Number of Instructions Simulated
system.cpu.committedOps                      19525806                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.595323                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.595323                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                819974                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1947                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              2113761                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               20551810                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4205130                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5022807                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26944                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  8266                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 73404                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     4982382                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   4286947                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5769270                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  9030                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       18247233                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   57740                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.484641                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4349820                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            2969771                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.774924                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10148259                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.037555                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.631253                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4944781     48.73%     48.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   585515      5.77%     54.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1459985     14.39%     68.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   838751      8.26%     77.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   539509      5.32%     82.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   213101      2.10%     84.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   352254      3.47%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   396072      3.90%     91.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   818291      8.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10148259                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          132311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27416                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  4860228                       # Number of branches executed
system.cpu.iew.exec_nop                          3701                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.980198                       # Inst execution rate
system.cpu.iew.exec_refs                      4065736                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1727932                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  420051                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2087090                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1304                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               871                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1775255                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20314763                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2337804                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             66206                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20357562                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3409                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2060                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26944                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  6627                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           244                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            11753                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       155009                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        84414                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       111149                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             82                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        18832                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8584                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  19124912                       # num instructions consuming a value
system.cpu.iew.wb_count                      20059548                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.506180                       # average fanout of values written-back
system.cpu.iew.wb_producers                   9680645                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.951210                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20067105                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 23036749                       # number of integer regfile reads
system.cpu.int_regfile_writes                14842864                       # number of integer regfile writes
system.cpu.ipc                               1.679762                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.679762                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                23      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16286235     79.74%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40163      0.20%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    25      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  5      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   68      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  100      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   97      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  83      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2344240     11.48%     91.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1752729      8.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20423768                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               20422590                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           51044840                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20058418                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21094721                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20309758                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20423768                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1304                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          785255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             51410                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            195                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       349448                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10148259                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.012539                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.444224                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1862110     18.35%     18.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2430807     23.95%     42.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2076639     20.46%     62.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1275129     12.57%     75.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2503574     24.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10148259                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.986638                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1155                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2365                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1130                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1678                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             37745                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            24286                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2087090                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1775255                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                14078405                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   4389                       # number of misc regfile writes
system.cpu.numCycles                         10280570                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  497225                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              21060090                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 148257                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4245561                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4190                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   225                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              31965642                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20483044                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            21942195                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5052986                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  19601                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26944                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                185743                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   882105                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         23198748                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         139800                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               4220                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    312649                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1316                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1540                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     29689791                       # The number of ROB reads
system.cpu.rob.rob_writes                    40738584                       # The number of ROB writes
system.cpu.timesIdled                            1518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1284                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     416                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8628                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        46657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        94338                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6031                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2456                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2456                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6031                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           141                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        17115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       543168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  543168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8628                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8628    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8628                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10881500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           44794500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5140284500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             44039                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12099                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1600                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           32958                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3477                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3477                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2112                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        41928                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          164                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          164                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       136195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                142018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       237504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3680256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3917760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            47681                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000063                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007932                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  47678     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              47681                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           60868000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          68189500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3167498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5140284500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  282                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38747                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39029                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 282                       # number of overall hits
system.l2.overall_hits::.cpu.data               38747                       # number of overall hits
system.l2.overall_hits::total                   39029                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1830                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6658                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8488                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1830                       # number of overall misses
system.l2.overall_misses::.cpu.data              6658                       # number of overall misses
system.l2.overall_misses::total                  8488                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    142130500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    505178000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        647308500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    142130500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    505178000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       647308500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2112                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            45405                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47517                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2112                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           45405                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47517                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.866477                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.146636                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.178631                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.866477                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.146636                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.178631                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77666.939891                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75875.337939                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76261.604618                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77666.939891                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75875.337939                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76261.604618                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8488                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8488                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    123840500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    438598000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    562438500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    123840500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    438598000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    562438500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.866477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.146636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.178631                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.866477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.146636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.178631                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67672.404372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65875.337939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66262.782752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67672.404372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65875.337939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66262.782752                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12099                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12099                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12099                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12099                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1600                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1600                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1600                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1600                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1021                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1021                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2456                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    189647500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     189647500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.706356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.706356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77218.037459                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77218.037459                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    165087500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    165087500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.706356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.706356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67218.037459                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67218.037459                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            282                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                282                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1830                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1830                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    142130500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    142130500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.866477                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.866477                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77666.939891                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77666.939891                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    123840500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    123840500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.866477                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.866477                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67672.404372                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67672.404372                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         37726                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37726                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4202                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4202                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    315530500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    315530500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        41928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         41928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.100219                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.100219                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75090.552118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75090.552118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    273510500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    273510500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.100219                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.100219                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65090.552118                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65090.552118                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                23                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          141                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             141                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          164                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           164                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.859756                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.859756                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          141                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          141                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2698000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2698000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.859756                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.859756                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19134.751773                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19134.751773                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5140284500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7647.105547                       # Cycle average of tags in use
system.l2.tags.total_refs                       94193                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8644                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.896923                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     135.776511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1494.455714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6016.873321                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.045607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.183620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.233371                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8621                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          349                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8231                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.263092                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    763324                       # Number of tag accesses
system.l2.tags.data_accesses                   763324                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5140284500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         117056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         426112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             543168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       117056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        117056                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8487                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          22772280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          82896579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             105668859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     22772280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22772280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         22772280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         82896579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            105668859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000607000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18218                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8487                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8487                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     54601750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   42435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               213733000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6433.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25183.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7417                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8487                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    508.574648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   323.896317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.564943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          207     19.44%     19.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          199     18.69%     38.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          102      9.58%     47.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           86      8.08%     55.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           58      5.45%     61.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      3.38%     64.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           30      2.82%     67.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      1.69%     69.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          329     30.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1065                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 543168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  543168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       105.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    105.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5140193000                       # Total gap between requests
system.mem_ctrls.avgGap                     605654.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       117056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       426112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 22772280.405880257487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 82896578.973401188850                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     48619750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    165113250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26582.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24799.23                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3562860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1874730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            28260120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     405662400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        305009280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1717019520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2461388910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        478.842934                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4459937000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    171600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    508747500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4076940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2166945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            32337060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     405662400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        381778590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1652371680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2478393615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.151059                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4291027000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    171600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    677657500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5140284500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      4284017                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4284017                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4284017                       # number of overall hits
system.cpu.icache.overall_hits::total         4284017                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2926                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2926                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2926                       # number of overall misses
system.cpu.icache.overall_misses::total          2926                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    190876498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    190876498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    190876498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    190876498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4286943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4286943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4286943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4286943                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000683                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000683                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000683                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000683                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65234.619959                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65234.619959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65234.619959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65234.619959                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          867                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1600                       # number of writebacks
system.cpu.icache.writebacks::total              1600                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          814                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          814                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          814                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          814                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2112                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2112                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2112                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2112                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    148351498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148351498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    148351498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148351498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000493                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000493                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000493                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000493                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70242.186553                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70242.186553                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70242.186553                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70242.186553                       # average overall mshr miss latency
system.cpu.icache.replacements                   1600                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4284017                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4284017                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2926                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2926                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    190876498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    190876498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4286943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4286943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000683                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000683                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65234.619959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65234.619959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          814                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          814                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2112                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2112                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    148351498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148351498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000493                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000493                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70242.186553                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70242.186553                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5140284500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.840157                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4286128                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2111                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2030.378020                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.840157                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989922                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989922                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          227                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8575997                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8575997                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5140284500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5140284500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5140284500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5140284500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5140284500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3630561                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3630561                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3630594                       # number of overall hits
system.cpu.dcache.overall_hits::total         3630594                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        79755                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          79755                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        79758                       # number of overall misses
system.cpu.dcache.overall_misses::total         79758                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2349921796                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2349921796                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2349921796                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2349921796                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3710316                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3710316                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3710352                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3710352                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021495                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021495                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021496                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29464.256736                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29464.256736                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29463.148474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29463.148474                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8753                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               287                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.498258                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12099                       # number of writebacks
system.cpu.dcache.writebacks::total             12099                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        34199                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        34199                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        34199                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        34199                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        45556                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        45556                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        45559                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        45559                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    984975874                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    984975874                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    985172374                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    985172374                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012278                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012278                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012279                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012279                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21621.210686                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21621.210686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21624.100046                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21624.100046                       # average overall mshr miss latency
system.cpu.dcache.replacements                  45057                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1978141                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1978141                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        69151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         69151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1812733500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1812733500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2047292                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2047292                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.033777                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033777                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26214.132840                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26214.132840                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        27235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        41916                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        41916                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    774611500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    774611500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18480.091135                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18480.091135                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1652340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1652340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    532335408                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    532335408                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1662781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1662781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006279                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006279                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50985.097979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50985.097979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6964                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6964                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3477                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3477                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    205674486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    205674486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002091                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002091                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59152.857636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59152.857636                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           33                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            33                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       196500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       196500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        65500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        65500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           80                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           80                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          163                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          163                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4852888                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4852888                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          243                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          243                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.670782                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.670782                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 29772.319018                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 29772.319018                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          163                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          163                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4689888                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4689888                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.670782                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.670782                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 28772.319018                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 28772.319018                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1235                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1235                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           11                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       388000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       388000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.008828                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.008828                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 35272.727273                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 35272.727273                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           10                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       290500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       290500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.008026                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008026                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        29050                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        29050                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1097                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1097                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1097                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1097                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5140284500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.382637                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3678495                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45569                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             80.723628                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.382637                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          366                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7470959                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7470959                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5140284500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5140284500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
