--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml AC.twx AC.ncd -o AC.twr AC.pcf

Design file:              AC.ncd
Physical constraint file: AC.pcf
Device,package,speed:     xc3s400,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DATA_IN<0>  |   -0.150(R)|    1.376(R)|clk_BUFGP         |   0.000|
DATA_IN<1>  |   -0.185(R)|    1.404(R)|clk_BUFGP         |   0.000|
DATA_IN<2>  |   -0.153(R)|    1.378(R)|clk_BUFGP         |   0.000|
DATA_IN<3>  |    0.174(R)|    1.116(R)|clk_BUFGP         |   0.000|
DATA_IN<4>  |   -0.135(R)|    1.364(R)|clk_BUFGP         |   0.000|
DATA_IN<5>  |   -0.154(R)|    1.378(R)|clk_BUFGP         |   0.000|
DATA_IN<6>  |    2.479(R)|   -0.279(R)|clk_BUFGP         |   0.000|
DATA_IN<7>  |    2.479(R)|   -0.279(R)|clk_BUFGP         |   0.000|
DATA_IN<8>  |    2.478(R)|   -0.279(R)|clk_BUFGP         |   0.000|
DATA_IN<9>  |    2.478(R)|   -0.279(R)|clk_BUFGP         |   0.000|
DATA_IN<10> |    2.479(R)|   -0.279(R)|clk_BUFGP         |   0.000|
DATA_IN<11> |    2.479(R)|   -0.279(R)|clk_BUFGP         |   0.000|
DATA_IN<12> |    2.478(R)|   -0.279(R)|clk_BUFGP         |   0.000|
DATA_IN<13> |    2.479(R)|   -0.279(R)|clk_BUFGP         |   0.000|
DATA_IN<14> |    2.478(R)|   -0.279(R)|clk_BUFGP         |   0.000|
DATA_IN<15> |    2.478(R)|   -0.279(R)|clk_BUFGP         |   0.000|
LOAD        |    3.608(R)|    0.794(R)|clk_BUFGP         |   0.000|
REST        |    6.339(R)|    0.565(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_OUT<0> |    6.424(R)|clk_BUFGP         |   0.000|
DATA_OUT<1> |    6.424(R)|clk_BUFGP         |   0.000|
DATA_OUT<2> |    6.424(R)|clk_BUFGP         |   0.000|
DATA_OUT<3> |    6.424(R)|clk_BUFGP         |   0.000|
DATA_OUT<4> |    6.424(R)|clk_BUFGP         |   0.000|
DATA_OUT<5> |    6.424(R)|clk_BUFGP         |   0.000|
DATA_OUT<6> |    7.935(R)|clk_BUFGP         |   0.000|
DATA_OUT<7> |    7.219(R)|clk_BUFGP         |   0.000|
DATA_OUT<8> |    7.211(R)|clk_BUFGP         |   0.000|
DATA_OUT<9> |    7.965(R)|clk_BUFGP         |   0.000|
DATA_OUT<10>|    7.211(R)|clk_BUFGP         |   0.000|
DATA_OUT<11>|    7.211(R)|clk_BUFGP         |   0.000|
DATA_OUT<12>|    6.929(R)|clk_BUFGP         |   0.000|
DATA_OUT<13>|    7.518(R)|clk_BUFGP         |   0.000|
DATA_OUT<14>|    7.211(R)|clk_BUFGP         |   0.000|
DATA_OUT<15>|    6.929(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Tue Nov 03 20:46:43 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4478 MB



