// Seed: 2011034869
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output id_4,
    input id_5,
    input logic id_6,
    input id_7,
    input id_8,
    input id_9
);
  assign id_4 = 1;
endmodule
