
Blinky1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c3c0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  0800c590  0800c590  0000d590  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c984  0800c984  0000e1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c984  0800c984  0000d984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c98c  0800c98c  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c98c  0800c98c  0000d98c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c990  0800c990  0000d990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800c994  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004648  200001d8  0800cb6c  0000e1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004820  0800cb6c  0000e820  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000171e7  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039bb  00000000  00000000  000253ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001428  00000000  00000000  00028db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f8c  00000000  00000000  0002a1d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000254b3  00000000  00000000  0002b164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018329  00000000  00000000  00050617  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da04e  00000000  00000000  00068940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014298e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000660c  00000000  00000000  001429d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00148fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c578 	.word	0x0800c578

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800c578 	.word	0x0800c578

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_frsub>:
 8000be8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bec:	e002      	b.n	8000bf4 <__addsf3>
 8000bee:	bf00      	nop

08000bf0 <__aeabi_fsub>:
 8000bf0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bf4 <__addsf3>:
 8000bf4:	0042      	lsls	r2, r0, #1
 8000bf6:	bf1f      	itttt	ne
 8000bf8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bfc:	ea92 0f03 	teqne	r2, r3
 8000c00:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c04:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c08:	d06a      	beq.n	8000ce0 <__addsf3+0xec>
 8000c0a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c0e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c12:	bfc1      	itttt	gt
 8000c14:	18d2      	addgt	r2, r2, r3
 8000c16:	4041      	eorgt	r1, r0
 8000c18:	4048      	eorgt	r0, r1
 8000c1a:	4041      	eorgt	r1, r0
 8000c1c:	bfb8      	it	lt
 8000c1e:	425b      	neglt	r3, r3
 8000c20:	2b19      	cmp	r3, #25
 8000c22:	bf88      	it	hi
 8000c24:	4770      	bxhi	lr
 8000c26:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c2a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c2e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c32:	bf18      	it	ne
 8000c34:	4240      	negne	r0, r0
 8000c36:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c3a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c3e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c42:	bf18      	it	ne
 8000c44:	4249      	negne	r1, r1
 8000c46:	ea92 0f03 	teq	r2, r3
 8000c4a:	d03f      	beq.n	8000ccc <__addsf3+0xd8>
 8000c4c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c50:	fa41 fc03 	asr.w	ip, r1, r3
 8000c54:	eb10 000c 	adds.w	r0, r0, ip
 8000c58:	f1c3 0320 	rsb	r3, r3, #32
 8000c5c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c60:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c64:	d502      	bpl.n	8000c6c <__addsf3+0x78>
 8000c66:	4249      	negs	r1, r1
 8000c68:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c6c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c70:	d313      	bcc.n	8000c9a <__addsf3+0xa6>
 8000c72:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c76:	d306      	bcc.n	8000c86 <__addsf3+0x92>
 8000c78:	0840      	lsrs	r0, r0, #1
 8000c7a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c7e:	f102 0201 	add.w	r2, r2, #1
 8000c82:	2afe      	cmp	r2, #254	@ 0xfe
 8000c84:	d251      	bcs.n	8000d2a <__addsf3+0x136>
 8000c86:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c8a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c8e:	bf08      	it	eq
 8000c90:	f020 0001 	biceq.w	r0, r0, #1
 8000c94:	ea40 0003 	orr.w	r0, r0, r3
 8000c98:	4770      	bx	lr
 8000c9a:	0049      	lsls	r1, r1, #1
 8000c9c:	eb40 0000 	adc.w	r0, r0, r0
 8000ca0:	3a01      	subs	r2, #1
 8000ca2:	bf28      	it	cs
 8000ca4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000ca8:	d2ed      	bcs.n	8000c86 <__addsf3+0x92>
 8000caa:	fab0 fc80 	clz	ip, r0
 8000cae:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cb2:	ebb2 020c 	subs.w	r2, r2, ip
 8000cb6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cba:	bfaa      	itet	ge
 8000cbc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cc0:	4252      	neglt	r2, r2
 8000cc2:	4318      	orrge	r0, r3
 8000cc4:	bfbc      	itt	lt
 8000cc6:	40d0      	lsrlt	r0, r2
 8000cc8:	4318      	orrlt	r0, r3
 8000cca:	4770      	bx	lr
 8000ccc:	f092 0f00 	teq	r2, #0
 8000cd0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cd4:	bf06      	itte	eq
 8000cd6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000cda:	3201      	addeq	r2, #1
 8000cdc:	3b01      	subne	r3, #1
 8000cde:	e7b5      	b.n	8000c4c <__addsf3+0x58>
 8000ce0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ce4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ce8:	bf18      	it	ne
 8000cea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cee:	d021      	beq.n	8000d34 <__addsf3+0x140>
 8000cf0:	ea92 0f03 	teq	r2, r3
 8000cf4:	d004      	beq.n	8000d00 <__addsf3+0x10c>
 8000cf6:	f092 0f00 	teq	r2, #0
 8000cfa:	bf08      	it	eq
 8000cfc:	4608      	moveq	r0, r1
 8000cfe:	4770      	bx	lr
 8000d00:	ea90 0f01 	teq	r0, r1
 8000d04:	bf1c      	itt	ne
 8000d06:	2000      	movne	r0, #0
 8000d08:	4770      	bxne	lr
 8000d0a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d0e:	d104      	bne.n	8000d1a <__addsf3+0x126>
 8000d10:	0040      	lsls	r0, r0, #1
 8000d12:	bf28      	it	cs
 8000d14:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d18:	4770      	bx	lr
 8000d1a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d1e:	bf3c      	itt	cc
 8000d20:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d24:	4770      	bxcc	lr
 8000d26:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d2a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d2e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d32:	4770      	bx	lr
 8000d34:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d38:	bf16      	itet	ne
 8000d3a:	4608      	movne	r0, r1
 8000d3c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d40:	4601      	movne	r1, r0
 8000d42:	0242      	lsls	r2, r0, #9
 8000d44:	bf06      	itte	eq
 8000d46:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d4a:	ea90 0f01 	teqeq	r0, r1
 8000d4e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d52:	4770      	bx	lr

08000d54 <__aeabi_ui2f>:
 8000d54:	f04f 0300 	mov.w	r3, #0
 8000d58:	e004      	b.n	8000d64 <__aeabi_i2f+0x8>
 8000d5a:	bf00      	nop

08000d5c <__aeabi_i2f>:
 8000d5c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d60:	bf48      	it	mi
 8000d62:	4240      	negmi	r0, r0
 8000d64:	ea5f 0c00 	movs.w	ip, r0
 8000d68:	bf08      	it	eq
 8000d6a:	4770      	bxeq	lr
 8000d6c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d70:	4601      	mov	r1, r0
 8000d72:	f04f 0000 	mov.w	r0, #0
 8000d76:	e01c      	b.n	8000db2 <__aeabi_l2f+0x2a>

08000d78 <__aeabi_ul2f>:
 8000d78:	ea50 0201 	orrs.w	r2, r0, r1
 8000d7c:	bf08      	it	eq
 8000d7e:	4770      	bxeq	lr
 8000d80:	f04f 0300 	mov.w	r3, #0
 8000d84:	e00a      	b.n	8000d9c <__aeabi_l2f+0x14>
 8000d86:	bf00      	nop

08000d88 <__aeabi_l2f>:
 8000d88:	ea50 0201 	orrs.w	r2, r0, r1
 8000d8c:	bf08      	it	eq
 8000d8e:	4770      	bxeq	lr
 8000d90:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d94:	d502      	bpl.n	8000d9c <__aeabi_l2f+0x14>
 8000d96:	4240      	negs	r0, r0
 8000d98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d9c:	ea5f 0c01 	movs.w	ip, r1
 8000da0:	bf02      	ittt	eq
 8000da2:	4684      	moveq	ip, r0
 8000da4:	4601      	moveq	r1, r0
 8000da6:	2000      	moveq	r0, #0
 8000da8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000dac:	bf08      	it	eq
 8000dae:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000db2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000db6:	fabc f28c 	clz	r2, ip
 8000dba:	3a08      	subs	r2, #8
 8000dbc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dc0:	db10      	blt.n	8000de4 <__aeabi_l2f+0x5c>
 8000dc2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dcc:	f1c2 0220 	rsb	r2, r2, #32
 8000dd0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000dd4:	fa20 f202 	lsr.w	r2, r0, r2
 8000dd8:	eb43 0002 	adc.w	r0, r3, r2
 8000ddc:	bf08      	it	eq
 8000dde:	f020 0001 	biceq.w	r0, r0, #1
 8000de2:	4770      	bx	lr
 8000de4:	f102 0220 	add.w	r2, r2, #32
 8000de8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dec:	f1c2 0220 	rsb	r2, r2, #32
 8000df0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000df4:	fa21 f202 	lsr.w	r2, r1, r2
 8000df8:	eb43 0002 	adc.w	r0, r3, r2
 8000dfc:	bf08      	it	eq
 8000dfe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e02:	4770      	bx	lr

08000e04 <__aeabi_ldivmod>:
 8000e04:	b97b      	cbnz	r3, 8000e26 <__aeabi_ldivmod+0x22>
 8000e06:	b972      	cbnz	r2, 8000e26 <__aeabi_ldivmod+0x22>
 8000e08:	2900      	cmp	r1, #0
 8000e0a:	bfbe      	ittt	lt
 8000e0c:	2000      	movlt	r0, #0
 8000e0e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000e12:	e006      	blt.n	8000e22 <__aeabi_ldivmod+0x1e>
 8000e14:	bf08      	it	eq
 8000e16:	2800      	cmpeq	r0, #0
 8000e18:	bf1c      	itt	ne
 8000e1a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000e1e:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000e22:	f000 b9d3 	b.w	80011cc <__aeabi_idiv0>
 8000e26:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e2a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	db09      	blt.n	8000e46 <__aeabi_ldivmod+0x42>
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	db1a      	blt.n	8000e6c <__aeabi_ldivmod+0x68>
 8000e36:	f000 f84d 	bl	8000ed4 <__udivmoddi4>
 8000e3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e42:	b004      	add	sp, #16
 8000e44:	4770      	bx	lr
 8000e46:	4240      	negs	r0, r0
 8000e48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	db1b      	blt.n	8000e88 <__aeabi_ldivmod+0x84>
 8000e50:	f000 f840 	bl	8000ed4 <__udivmoddi4>
 8000e54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e5c:	b004      	add	sp, #16
 8000e5e:	4240      	negs	r0, r0
 8000e60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e64:	4252      	negs	r2, r2
 8000e66:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e6a:	4770      	bx	lr
 8000e6c:	4252      	negs	r2, r2
 8000e6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e72:	f000 f82f 	bl	8000ed4 <__udivmoddi4>
 8000e76:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e7e:	b004      	add	sp, #16
 8000e80:	4240      	negs	r0, r0
 8000e82:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e86:	4770      	bx	lr
 8000e88:	4252      	negs	r2, r2
 8000e8a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e8e:	f000 f821 	bl	8000ed4 <__udivmoddi4>
 8000e92:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e9a:	b004      	add	sp, #16
 8000e9c:	4252      	negs	r2, r2
 8000e9e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ea2:	4770      	bx	lr

08000ea4 <__aeabi_uldivmod>:
 8000ea4:	b953      	cbnz	r3, 8000ebc <__aeabi_uldivmod+0x18>
 8000ea6:	b94a      	cbnz	r2, 8000ebc <__aeabi_uldivmod+0x18>
 8000ea8:	2900      	cmp	r1, #0
 8000eaa:	bf08      	it	eq
 8000eac:	2800      	cmpeq	r0, #0
 8000eae:	bf1c      	itt	ne
 8000eb0:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000eb4:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000eb8:	f000 b988 	b.w	80011cc <__aeabi_idiv0>
 8000ebc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ec0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ec4:	f000 f806 	bl	8000ed4 <__udivmoddi4>
 8000ec8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ecc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ed0:	b004      	add	sp, #16
 8000ed2:	4770      	bx	lr

08000ed4 <__udivmoddi4>:
 8000ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ed8:	9d08      	ldr	r5, [sp, #32]
 8000eda:	468e      	mov	lr, r1
 8000edc:	4604      	mov	r4, r0
 8000ede:	4688      	mov	r8, r1
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d14a      	bne.n	8000f7a <__udivmoddi4+0xa6>
 8000ee4:	428a      	cmp	r2, r1
 8000ee6:	4617      	mov	r7, r2
 8000ee8:	d962      	bls.n	8000fb0 <__udivmoddi4+0xdc>
 8000eea:	fab2 f682 	clz	r6, r2
 8000eee:	b14e      	cbz	r6, 8000f04 <__udivmoddi4+0x30>
 8000ef0:	f1c6 0320 	rsb	r3, r6, #32
 8000ef4:	fa01 f806 	lsl.w	r8, r1, r6
 8000ef8:	fa20 f303 	lsr.w	r3, r0, r3
 8000efc:	40b7      	lsls	r7, r6
 8000efe:	ea43 0808 	orr.w	r8, r3, r8
 8000f02:	40b4      	lsls	r4, r6
 8000f04:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f08:	fa1f fc87 	uxth.w	ip, r7
 8000f0c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000f10:	0c23      	lsrs	r3, r4, #16
 8000f12:	fb0e 8811 	mls	r8, lr, r1, r8
 8000f16:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f1a:	fb01 f20c 	mul.w	r2, r1, ip
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	d909      	bls.n	8000f36 <__udivmoddi4+0x62>
 8000f22:	18fb      	adds	r3, r7, r3
 8000f24:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000f28:	f080 80ea 	bcs.w	8001100 <__udivmoddi4+0x22c>
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	f240 80e7 	bls.w	8001100 <__udivmoddi4+0x22c>
 8000f32:	3902      	subs	r1, #2
 8000f34:	443b      	add	r3, r7
 8000f36:	1a9a      	subs	r2, r3, r2
 8000f38:	b2a3      	uxth	r3, r4
 8000f3a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000f3e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000f42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f46:	fb00 fc0c 	mul.w	ip, r0, ip
 8000f4a:	459c      	cmp	ip, r3
 8000f4c:	d909      	bls.n	8000f62 <__udivmoddi4+0x8e>
 8000f4e:	18fb      	adds	r3, r7, r3
 8000f50:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000f54:	f080 80d6 	bcs.w	8001104 <__udivmoddi4+0x230>
 8000f58:	459c      	cmp	ip, r3
 8000f5a:	f240 80d3 	bls.w	8001104 <__udivmoddi4+0x230>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3802      	subs	r0, #2
 8000f62:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000f66:	eba3 030c 	sub.w	r3, r3, ip
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	b11d      	cbz	r5, 8000f76 <__udivmoddi4+0xa2>
 8000f6e:	40f3      	lsrs	r3, r6
 8000f70:	2200      	movs	r2, #0
 8000f72:	e9c5 3200 	strd	r3, r2, [r5]
 8000f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7a:	428b      	cmp	r3, r1
 8000f7c:	d905      	bls.n	8000f8a <__udivmoddi4+0xb6>
 8000f7e:	b10d      	cbz	r5, 8000f84 <__udivmoddi4+0xb0>
 8000f80:	e9c5 0100 	strd	r0, r1, [r5]
 8000f84:	2100      	movs	r1, #0
 8000f86:	4608      	mov	r0, r1
 8000f88:	e7f5      	b.n	8000f76 <__udivmoddi4+0xa2>
 8000f8a:	fab3 f183 	clz	r1, r3
 8000f8e:	2900      	cmp	r1, #0
 8000f90:	d146      	bne.n	8001020 <__udivmoddi4+0x14c>
 8000f92:	4573      	cmp	r3, lr
 8000f94:	d302      	bcc.n	8000f9c <__udivmoddi4+0xc8>
 8000f96:	4282      	cmp	r2, r0
 8000f98:	f200 8105 	bhi.w	80011a6 <__udivmoddi4+0x2d2>
 8000f9c:	1a84      	subs	r4, r0, r2
 8000f9e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000fa2:	2001      	movs	r0, #1
 8000fa4:	4690      	mov	r8, r2
 8000fa6:	2d00      	cmp	r5, #0
 8000fa8:	d0e5      	beq.n	8000f76 <__udivmoddi4+0xa2>
 8000faa:	e9c5 4800 	strd	r4, r8, [r5]
 8000fae:	e7e2      	b.n	8000f76 <__udivmoddi4+0xa2>
 8000fb0:	2a00      	cmp	r2, #0
 8000fb2:	f000 8090 	beq.w	80010d6 <__udivmoddi4+0x202>
 8000fb6:	fab2 f682 	clz	r6, r2
 8000fba:	2e00      	cmp	r6, #0
 8000fbc:	f040 80a4 	bne.w	8001108 <__udivmoddi4+0x234>
 8000fc0:	1a8a      	subs	r2, r1, r2
 8000fc2:	0c03      	lsrs	r3, r0, #16
 8000fc4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fc8:	b280      	uxth	r0, r0
 8000fca:	b2bc      	uxth	r4, r7
 8000fcc:	2101      	movs	r1, #1
 8000fce:	fbb2 fcfe 	udiv	ip, r2, lr
 8000fd2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000fd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000fda:	fb04 f20c 	mul.w	r2, r4, ip
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	d907      	bls.n	8000ff2 <__udivmoddi4+0x11e>
 8000fe2:	18fb      	adds	r3, r7, r3
 8000fe4:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000fe8:	d202      	bcs.n	8000ff0 <__udivmoddi4+0x11c>
 8000fea:	429a      	cmp	r2, r3
 8000fec:	f200 80e0 	bhi.w	80011b0 <__udivmoddi4+0x2dc>
 8000ff0:	46c4      	mov	ip, r8
 8000ff2:	1a9b      	subs	r3, r3, r2
 8000ff4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ff8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ffc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8001000:	fb02 f404 	mul.w	r4, r2, r4
 8001004:	429c      	cmp	r4, r3
 8001006:	d907      	bls.n	8001018 <__udivmoddi4+0x144>
 8001008:	18fb      	adds	r3, r7, r3
 800100a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800100e:	d202      	bcs.n	8001016 <__udivmoddi4+0x142>
 8001010:	429c      	cmp	r4, r3
 8001012:	f200 80ca 	bhi.w	80011aa <__udivmoddi4+0x2d6>
 8001016:	4602      	mov	r2, r0
 8001018:	1b1b      	subs	r3, r3, r4
 800101a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800101e:	e7a5      	b.n	8000f6c <__udivmoddi4+0x98>
 8001020:	f1c1 0620 	rsb	r6, r1, #32
 8001024:	408b      	lsls	r3, r1
 8001026:	fa22 f706 	lsr.w	r7, r2, r6
 800102a:	431f      	orrs	r7, r3
 800102c:	fa0e f401 	lsl.w	r4, lr, r1
 8001030:	fa20 f306 	lsr.w	r3, r0, r6
 8001034:	fa2e fe06 	lsr.w	lr, lr, r6
 8001038:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800103c:	4323      	orrs	r3, r4
 800103e:	fa00 f801 	lsl.w	r8, r0, r1
 8001042:	fa1f fc87 	uxth.w	ip, r7
 8001046:	fbbe f0f9 	udiv	r0, lr, r9
 800104a:	0c1c      	lsrs	r4, r3, #16
 800104c:	fb09 ee10 	mls	lr, r9, r0, lr
 8001050:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8001054:	fb00 fe0c 	mul.w	lr, r0, ip
 8001058:	45a6      	cmp	lr, r4
 800105a:	fa02 f201 	lsl.w	r2, r2, r1
 800105e:	d909      	bls.n	8001074 <__udivmoddi4+0x1a0>
 8001060:	193c      	adds	r4, r7, r4
 8001062:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8001066:	f080 809c 	bcs.w	80011a2 <__udivmoddi4+0x2ce>
 800106a:	45a6      	cmp	lr, r4
 800106c:	f240 8099 	bls.w	80011a2 <__udivmoddi4+0x2ce>
 8001070:	3802      	subs	r0, #2
 8001072:	443c      	add	r4, r7
 8001074:	eba4 040e 	sub.w	r4, r4, lr
 8001078:	fa1f fe83 	uxth.w	lr, r3
 800107c:	fbb4 f3f9 	udiv	r3, r4, r9
 8001080:	fb09 4413 	mls	r4, r9, r3, r4
 8001084:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001088:	fb03 fc0c 	mul.w	ip, r3, ip
 800108c:	45a4      	cmp	ip, r4
 800108e:	d908      	bls.n	80010a2 <__udivmoddi4+0x1ce>
 8001090:	193c      	adds	r4, r7, r4
 8001092:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8001096:	f080 8082 	bcs.w	800119e <__udivmoddi4+0x2ca>
 800109a:	45a4      	cmp	ip, r4
 800109c:	d97f      	bls.n	800119e <__udivmoddi4+0x2ca>
 800109e:	3b02      	subs	r3, #2
 80010a0:	443c      	add	r4, r7
 80010a2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80010a6:	eba4 040c 	sub.w	r4, r4, ip
 80010aa:	fba0 ec02 	umull	lr, ip, r0, r2
 80010ae:	4564      	cmp	r4, ip
 80010b0:	4673      	mov	r3, lr
 80010b2:	46e1      	mov	r9, ip
 80010b4:	d362      	bcc.n	800117c <__udivmoddi4+0x2a8>
 80010b6:	d05f      	beq.n	8001178 <__udivmoddi4+0x2a4>
 80010b8:	b15d      	cbz	r5, 80010d2 <__udivmoddi4+0x1fe>
 80010ba:	ebb8 0203 	subs.w	r2, r8, r3
 80010be:	eb64 0409 	sbc.w	r4, r4, r9
 80010c2:	fa04 f606 	lsl.w	r6, r4, r6
 80010c6:	fa22 f301 	lsr.w	r3, r2, r1
 80010ca:	431e      	orrs	r6, r3
 80010cc:	40cc      	lsrs	r4, r1
 80010ce:	e9c5 6400 	strd	r6, r4, [r5]
 80010d2:	2100      	movs	r1, #0
 80010d4:	e74f      	b.n	8000f76 <__udivmoddi4+0xa2>
 80010d6:	fbb1 fcf2 	udiv	ip, r1, r2
 80010da:	0c01      	lsrs	r1, r0, #16
 80010dc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80010e0:	b280      	uxth	r0, r0
 80010e2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80010e6:	463b      	mov	r3, r7
 80010e8:	4638      	mov	r0, r7
 80010ea:	463c      	mov	r4, r7
 80010ec:	46b8      	mov	r8, r7
 80010ee:	46be      	mov	lr, r7
 80010f0:	2620      	movs	r6, #32
 80010f2:	fbb1 f1f7 	udiv	r1, r1, r7
 80010f6:	eba2 0208 	sub.w	r2, r2, r8
 80010fa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80010fe:	e766      	b.n	8000fce <__udivmoddi4+0xfa>
 8001100:	4601      	mov	r1, r0
 8001102:	e718      	b.n	8000f36 <__udivmoddi4+0x62>
 8001104:	4610      	mov	r0, r2
 8001106:	e72c      	b.n	8000f62 <__udivmoddi4+0x8e>
 8001108:	f1c6 0220 	rsb	r2, r6, #32
 800110c:	fa2e f302 	lsr.w	r3, lr, r2
 8001110:	40b7      	lsls	r7, r6
 8001112:	40b1      	lsls	r1, r6
 8001114:	fa20 f202 	lsr.w	r2, r0, r2
 8001118:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800111c:	430a      	orrs	r2, r1
 800111e:	fbb3 f8fe 	udiv	r8, r3, lr
 8001122:	b2bc      	uxth	r4, r7
 8001124:	fb0e 3318 	mls	r3, lr, r8, r3
 8001128:	0c11      	lsrs	r1, r2, #16
 800112a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800112e:	fb08 f904 	mul.w	r9, r8, r4
 8001132:	40b0      	lsls	r0, r6
 8001134:	4589      	cmp	r9, r1
 8001136:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800113a:	b280      	uxth	r0, r0
 800113c:	d93e      	bls.n	80011bc <__udivmoddi4+0x2e8>
 800113e:	1879      	adds	r1, r7, r1
 8001140:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8001144:	d201      	bcs.n	800114a <__udivmoddi4+0x276>
 8001146:	4589      	cmp	r9, r1
 8001148:	d81f      	bhi.n	800118a <__udivmoddi4+0x2b6>
 800114a:	eba1 0109 	sub.w	r1, r1, r9
 800114e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001152:	fb09 f804 	mul.w	r8, r9, r4
 8001156:	fb0e 1119 	mls	r1, lr, r9, r1
 800115a:	b292      	uxth	r2, r2
 800115c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001160:	4542      	cmp	r2, r8
 8001162:	d229      	bcs.n	80011b8 <__udivmoddi4+0x2e4>
 8001164:	18ba      	adds	r2, r7, r2
 8001166:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800116a:	d2c4      	bcs.n	80010f6 <__udivmoddi4+0x222>
 800116c:	4542      	cmp	r2, r8
 800116e:	d2c2      	bcs.n	80010f6 <__udivmoddi4+0x222>
 8001170:	f1a9 0102 	sub.w	r1, r9, #2
 8001174:	443a      	add	r2, r7
 8001176:	e7be      	b.n	80010f6 <__udivmoddi4+0x222>
 8001178:	45f0      	cmp	r8, lr
 800117a:	d29d      	bcs.n	80010b8 <__udivmoddi4+0x1e4>
 800117c:	ebbe 0302 	subs.w	r3, lr, r2
 8001180:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001184:	3801      	subs	r0, #1
 8001186:	46e1      	mov	r9, ip
 8001188:	e796      	b.n	80010b8 <__udivmoddi4+0x1e4>
 800118a:	eba7 0909 	sub.w	r9, r7, r9
 800118e:	4449      	add	r1, r9
 8001190:	f1a8 0c02 	sub.w	ip, r8, #2
 8001194:	fbb1 f9fe 	udiv	r9, r1, lr
 8001198:	fb09 f804 	mul.w	r8, r9, r4
 800119c:	e7db      	b.n	8001156 <__udivmoddi4+0x282>
 800119e:	4673      	mov	r3, lr
 80011a0:	e77f      	b.n	80010a2 <__udivmoddi4+0x1ce>
 80011a2:	4650      	mov	r0, sl
 80011a4:	e766      	b.n	8001074 <__udivmoddi4+0x1a0>
 80011a6:	4608      	mov	r0, r1
 80011a8:	e6fd      	b.n	8000fa6 <__udivmoddi4+0xd2>
 80011aa:	443b      	add	r3, r7
 80011ac:	3a02      	subs	r2, #2
 80011ae:	e733      	b.n	8001018 <__udivmoddi4+0x144>
 80011b0:	f1ac 0c02 	sub.w	ip, ip, #2
 80011b4:	443b      	add	r3, r7
 80011b6:	e71c      	b.n	8000ff2 <__udivmoddi4+0x11e>
 80011b8:	4649      	mov	r1, r9
 80011ba:	e79c      	b.n	80010f6 <__udivmoddi4+0x222>
 80011bc:	eba1 0109 	sub.w	r1, r1, r9
 80011c0:	46c4      	mov	ip, r8
 80011c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80011c6:	fb09 f804 	mul.w	r8, r9, r4
 80011ca:	e7c4      	b.n	8001156 <__udivmoddi4+0x282>

080011cc <__aeabi_idiv0>:
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop

080011d0 <BSP_Init>:
* @brief Initializes all board-level peripherals.
*
* @param None
* @retval None
*/
void BSP_Init(void) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
    BSP_LED_Init();
 80011d4:	f000 f808 	bl	80011e8 <BSP_LED_Init>
    BSP_UART_Init();
 80011d8:	f000 f83e 	bl	8001258 <BSP_UART_Init>
    BSP_Button_Init();
 80011dc:	f000 f896 	bl	800130c <BSP_Button_Init>
    BSP_I2C_Init();
 80011e0:	f000 f8ca 	bl	8001378 <BSP_I2C_Init>
}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <BSP_LED_Init>:
* @brief Initializes the onboard LED GPIO.
*
* @param None
* @retval None
*/
void BSP_LED_Init(void) {
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b086      	sub	sp, #24
 80011ec:	af00      	add	r7, sp, #0

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ee:	1d3b      	adds	r3, r7, #4
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]
 80011fa:	611a      	str	r2, [r3, #16]
    /* Enable GPIO clock for LED pin */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fc:	2300      	movs	r3, #0
 80011fe:	603b      	str	r3, [r7, #0]
 8001200:	4b0e      	ldr	r3, [pc, #56]	@ (800123c <BSP_LED_Init+0x54>)
 8001202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001204:	4a0d      	ldr	r2, [pc, #52]	@ (800123c <BSP_LED_Init+0x54>)
 8001206:	f043 0301 	orr.w	r3, r3, #1
 800120a:	6313      	str	r3, [r2, #48]	@ 0x30
 800120c:	4b0b      	ldr	r3, [pc, #44]	@ (800123c <BSP_LED_Init+0x54>)
 800120e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001210:	f003 0301 	and.w	r3, r3, #1
 8001214:	603b      	str	r3, [r7, #0]
 8001216:	683b      	ldr	r3, [r7, #0]

    /* Configure LED pin as push-pull output */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001218:	2320      	movs	r3, #32
 800121a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121c:	2301      	movs	r3, #1
 800121e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001220:	2300      	movs	r3, #0
 8001222:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001224:	2300      	movs	r3, #0
 8001226:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001228:	1d3b      	adds	r3, r7, #4
 800122a:	4619      	mov	r1, r3
 800122c:	4804      	ldr	r0, [pc, #16]	@ (8001240 <BSP_LED_Init+0x58>)
 800122e:	f001 fdb7 	bl	8002da0 <HAL_GPIO_Init>

}
 8001232:	bf00      	nop
 8001234:	3718      	adds	r7, #24
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	40023800 	.word	0x40023800
 8001240:	40020000 	.word	0x40020000

08001244 <BSP_LED_Toggle>:
}

/**
* @brief Toggles the LED state.
*/
void BSP_LED_Toggle(void) {
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001248:	2120      	movs	r1, #32
 800124a:	4802      	ldr	r0, [pc, #8]	@ (8001254 <BSP_LED_Toggle+0x10>)
 800124c:	f001 ff3c 	bl	80030c8 <HAL_GPIO_TogglePin>
}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40020000 	.word	0x40020000

08001258 <BSP_UART_Init>:
* @brief Initializes UART used for debug output.
*
* @param None
* @retval None
*/
void BSP_UART_Init(void) {
 8001258:	b580      	push	{r7, lr}
 800125a:	b088      	sub	sp, #32
 800125c:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125e:	f107 030c 	add.w	r3, r7, #12
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]
 8001266:	605a      	str	r2, [r3, #4]
 8001268:	609a      	str	r2, [r3, #8]
 800126a:	60da      	str	r2, [r3, #12]
 800126c:	611a      	str	r2, [r3, #16]

	/* Enable clocks for GPIO and USART2 */
    __HAL_RCC_USART2_CLK_ENABLE();
 800126e:	2300      	movs	r3, #0
 8001270:	60bb      	str	r3, [r7, #8]
 8001272:	4b22      	ldr	r3, [pc, #136]	@ (80012fc <BSP_UART_Init+0xa4>)
 8001274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001276:	4a21      	ldr	r2, [pc, #132]	@ (80012fc <BSP_UART_Init+0xa4>)
 8001278:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800127c:	6413      	str	r3, [r2, #64]	@ 0x40
 800127e:	4b1f      	ldr	r3, [pc, #124]	@ (80012fc <BSP_UART_Init+0xa4>)
 8001280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001286:	60bb      	str	r3, [r7, #8]
 8001288:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800128a:	2300      	movs	r3, #0
 800128c:	607b      	str	r3, [r7, #4]
 800128e:	4b1b      	ldr	r3, [pc, #108]	@ (80012fc <BSP_UART_Init+0xa4>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001292:	4a1a      	ldr	r2, [pc, #104]	@ (80012fc <BSP_UART_Init+0xa4>)
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	6313      	str	r3, [r2, #48]	@ 0x30
 800129a:	4b18      	ldr	r3, [pc, #96]	@ (80012fc <BSP_UART_Init+0xa4>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129e:	f003 0301 	and.w	r3, r3, #1
 80012a2:	607b      	str	r3, [r7, #4]
 80012a4:	687b      	ldr	r3, [r7, #4]

    /* Configure UART TX/RX pins */
    GPIO_InitStruct.Pin       = GPIO_PIN_2 | GPIO_PIN_3;
 80012a6:	230c      	movs	r3, #12
 80012a8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80012aa:	2302      	movs	r3, #2
 80012ac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80012ae:	2301      	movs	r3, #1
 80012b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b2:	2303      	movs	r3, #3
 80012b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012b6:	2307      	movs	r3, #7
 80012b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ba:	f107 030c 	add.w	r3, r7, #12
 80012be:	4619      	mov	r1, r3
 80012c0:	480f      	ldr	r0, [pc, #60]	@ (8001300 <BSP_UART_Init+0xa8>)
 80012c2:	f001 fd6d 	bl	8002da0 <HAL_GPIO_Init>

    /* Configure UART peripheral */
    huart2.Instance = USART2;
 80012c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001304 <BSP_UART_Init+0xac>)
 80012c8:	4a0f      	ldr	r2, [pc, #60]	@ (8001308 <BSP_UART_Init+0xb0>)
 80012ca:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 80012cc:	4b0d      	ldr	r3, [pc, #52]	@ (8001304 <BSP_UART_Init+0xac>)
 80012ce:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012d2:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001304 <BSP_UART_Init+0xac>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 80012da:	4b0a      	ldr	r3, [pc, #40]	@ (8001304 <BSP_UART_Init+0xac>)
 80012dc:	2200      	movs	r2, #0
 80012de:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 80012e0:	4b08      	ldr	r3, [pc, #32]	@ (8001304 <BSP_UART_Init+0xac>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 80012e6:	4b07      	ldr	r3, [pc, #28]	@ (8001304 <BSP_UART_Init+0xac>)
 80012e8:	220c      	movs	r2, #12
 80012ea:	615a      	str	r2, [r3, #20]

    HAL_UART_Init(&huart2);
 80012ec:	4805      	ldr	r0, [pc, #20]	@ (8001304 <BSP_UART_Init+0xac>)
 80012ee:	f003 fd29 	bl	8004d44 <HAL_UART_Init>
}
 80012f2:	bf00      	nop
 80012f4:	3720      	adds	r7, #32
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40023800 	.word	0x40023800
 8001300:	40020000 	.word	0x40020000
 8001304:	2000091c 	.word	0x2000091c
 8001308:	40004400 	.word	0x40004400

0800130c <BSP_Button_Init>:
* @brief Initializes the user button with interrupt.
*
* @param None
* @retval None
*/
void BSP_Button_Init(void) {
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001312:	1d3b      	adds	r3, r7, #4
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
 800131e:	611a      	str	r2, [r3, #16]

	/* Enable GPIO clock for button */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001320:	2300      	movs	r3, #0
 8001322:	603b      	str	r3, [r7, #0]
 8001324:	4b12      	ldr	r3, [pc, #72]	@ (8001370 <BSP_Button_Init+0x64>)
 8001326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001328:	4a11      	ldr	r2, [pc, #68]	@ (8001370 <BSP_Button_Init+0x64>)
 800132a:	f043 0304 	orr.w	r3, r3, #4
 800132e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001330:	4b0f      	ldr	r3, [pc, #60]	@ (8001370 <BSP_Button_Init+0x64>)
 8001332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001334:	f003 0304 	and.w	r3, r3, #4
 8001338:	603b      	str	r3, [r7, #0]
 800133a:	683b      	ldr	r3, [r7, #0]

    /* Configure button pin as external interrupt */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800133c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001340:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001342:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001346:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001348:	2300      	movs	r3, #0
 800134a:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800134c:	1d3b      	adds	r3, r7, #4
 800134e:	4619      	mov	r1, r3
 8001350:	4808      	ldr	r0, [pc, #32]	@ (8001374 <BSP_Button_Init+0x68>)
 8001352:	f001 fd25 	bl	8002da0 <HAL_GPIO_Init>

    /* Enable and configure EXTI interrupt */
    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8001356:	2200      	movs	r2, #0
 8001358:	2102      	movs	r1, #2
 800135a:	2028      	movs	r0, #40	@ 0x28
 800135c:	f001 fce9 	bl	8002d32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001360:	2028      	movs	r0, #40	@ 0x28
 8001362:	f001 fd02 	bl	8002d6a <HAL_NVIC_EnableIRQ>
}
 8001366:	bf00      	nop
 8001368:	3718      	adds	r7, #24
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	40023800 	.word	0x40023800
 8001374:	40020800 	.word	0x40020800

08001378 <BSP_I2C_Init>:
* @brief Initializes I2C bus for sensor communication.
*
* @param None
* @retval None
*/
void BSP_I2C_Init(void) {
 8001378:	b580      	push	{r7, lr}
 800137a:	b088      	sub	sp, #32
 800137c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800137e:	f107 030c 	add.w	r3, r7, #12
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	605a      	str	r2, [r3, #4]
 8001388:	609a      	str	r2, [r3, #8]
 800138a:	60da      	str	r2, [r3, #12]
 800138c:	611a      	str	r2, [r3, #16]

    /* Enable clocks for GPIO and I2C */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	60bb      	str	r3, [r7, #8]
 8001392:	4b26      	ldr	r3, [pc, #152]	@ (800142c <BSP_I2C_Init+0xb4>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001396:	4a25      	ldr	r2, [pc, #148]	@ (800142c <BSP_I2C_Init+0xb4>)
 8001398:	f043 0302 	orr.w	r3, r3, #2
 800139c:	6313      	str	r3, [r2, #48]	@ 0x30
 800139e:	4b23      	ldr	r3, [pc, #140]	@ (800142c <BSP_I2C_Init+0xb4>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a2:	f003 0302 	and.w	r3, r3, #2
 80013a6:	60bb      	str	r3, [r7, #8]
 80013a8:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	607b      	str	r3, [r7, #4]
 80013ae:	4b1f      	ldr	r3, [pc, #124]	@ (800142c <BSP_I2C_Init+0xb4>)
 80013b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b2:	4a1e      	ldr	r2, [pc, #120]	@ (800142c <BSP_I2C_Init+0xb4>)
 80013b4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ba:	4b1c      	ldr	r3, [pc, #112]	@ (800142c <BSP_I2C_Init+0xb4>)
 80013bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013c2:	607b      	str	r3, [r7, #4]
 80013c4:	687b      	ldr	r3, [r7, #4]

    /* Configure I2C SCL/SDA pins */
    GPIO_InitStruct.Pin       = GPIO_PIN_6 | GPIO_PIN_7;
 80013c6:	23c0      	movs	r3, #192	@ 0xc0
 80013c8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 80013ca:	2312      	movs	r3, #18
 80013cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80013ce:	2300      	movs	r3, #0
 80013d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d2:	2303      	movs	r3, #3
 80013d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013d6:	2304      	movs	r3, #4
 80013d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013da:	f107 030c 	add.w	r3, r7, #12
 80013de:	4619      	mov	r1, r3
 80013e0:	4813      	ldr	r0, [pc, #76]	@ (8001430 <BSP_I2C_Init+0xb8>)
 80013e2:	f001 fcdd 	bl	8002da0 <HAL_GPIO_Init>

    /* Configure I2C peripheral */
    hi2c1.Instance             = I2C1;
 80013e6:	4b13      	ldr	r3, [pc, #76]	@ (8001434 <BSP_I2C_Init+0xbc>)
 80013e8:	4a13      	ldr	r2, [pc, #76]	@ (8001438 <BSP_I2C_Init+0xc0>)
 80013ea:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed      = 400000;
 80013ec:	4b11      	ldr	r3, [pc, #68]	@ (8001434 <BSP_I2C_Init+0xbc>)
 80013ee:	4a13      	ldr	r2, [pc, #76]	@ (800143c <BSP_I2C_Init+0xc4>)
 80013f0:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle       = I2C_DUTYCYCLE_2;
 80013f2:	4b10      	ldr	r3, [pc, #64]	@ (8001434 <BSP_I2C_Init+0xbc>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	609a      	str	r2, [r3, #8]
    hi2c1.Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
 80013f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001434 <BSP_I2C_Init+0xbc>)
 80013fa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013fe:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001400:	4b0c      	ldr	r3, [pc, #48]	@ (8001434 <BSP_I2C_Init+0xbc>)
 8001402:	2200      	movs	r2, #0
 8001404:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress1     = 0;
 8001406:	4b0b      	ldr	r3, [pc, #44]	@ (8001434 <BSP_I2C_Init+0xbc>)
 8001408:	2200      	movs	r2, #0
 800140a:	60da      	str	r2, [r3, #12]
    hi2c1.Init.OwnAddress2     = 0;
 800140c:	4b09      	ldr	r3, [pc, #36]	@ (8001434 <BSP_I2C_Init+0xbc>)
 800140e:	2200      	movs	r2, #0
 8001410:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001412:	4b08      	ldr	r3, [pc, #32]	@ (8001434 <BSP_I2C_Init+0xbc>)
 8001414:	2200      	movs	r2, #0
 8001416:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
 8001418:	4b06      	ldr	r3, [pc, #24]	@ (8001434 <BSP_I2C_Init+0xbc>)
 800141a:	2200      	movs	r2, #0
 800141c:	621a      	str	r2, [r3, #32]

    HAL_I2C_Init(&hi2c1);
 800141e:	4805      	ldr	r0, [pc, #20]	@ (8001434 <BSP_I2C_Init+0xbc>)
 8001420:	f001 fe84 	bl	800312c <HAL_I2C_Init>
}
 8001424:	bf00      	nop
 8001426:	3720      	adds	r7, #32
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	40023800 	.word	0x40023800
 8001430:	40020400 	.word	0x40020400
 8001434:	200008c8 	.word	0x200008c8
 8001438:	40005400 	.word	0x40005400
 800143c:	00061a80 	.word	0x00061a80

08001440 <BSP_I2C_Read>:
*/
HAL_StatusTypeDef BSP_I2C_Read(uint16_t devAddr,
                               uint8_t regAddr,
                               uint8_t *data,
                               uint16_t len)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b088      	sub	sp, #32
 8001444:	af04      	add	r7, sp, #16
 8001446:	60ba      	str	r2, [r7, #8]
 8001448:	461a      	mov	r2, r3
 800144a:	4603      	mov	r3, r0
 800144c:	81fb      	strh	r3, [r7, #14]
 800144e:	460b      	mov	r3, r1
 8001450:	737b      	strb	r3, [r7, #13]
 8001452:	4613      	mov	r3, r2
 8001454:	80fb      	strh	r3, [r7, #6]
    return HAL_I2C_Mem_Read(&hi2c1, devAddr << 1, regAddr,
 8001456:	89fb      	ldrh	r3, [r7, #14]
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	b299      	uxth	r1, r3
 800145c:	7b7b      	ldrb	r3, [r7, #13]
 800145e:	b29a      	uxth	r2, r3
 8001460:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001464:	9302      	str	r3, [sp, #8]
 8001466:	88fb      	ldrh	r3, [r7, #6]
 8001468:	9301      	str	r3, [sp, #4]
 800146a:	68bb      	ldr	r3, [r7, #8]
 800146c:	9300      	str	r3, [sp, #0]
 800146e:	2301      	movs	r3, #1
 8001470:	4803      	ldr	r0, [pc, #12]	@ (8001480 <BSP_I2C_Read+0x40>)
 8001472:	f002 f899 	bl	80035a8 <HAL_I2C_Mem_Read>
 8001476:	4603      	mov	r3, r0
            I2C_MEMADD_SIZE_8BIT, data, len, HAL_MAX_DELAY);
}
 8001478:	4618      	mov	r0, r3
 800147a:	3710      	adds	r7, #16
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	200008c8 	.word	0x200008c8

08001484 <BSP_I2C_Write>:
*/
HAL_StatusTypeDef BSP_I2C_Write(uint16_t devAddr,
                                uint8_t regAddr,
                                uint8_t *data,
                                uint16_t len)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b088      	sub	sp, #32
 8001488:	af04      	add	r7, sp, #16
 800148a:	60ba      	str	r2, [r7, #8]
 800148c:	461a      	mov	r2, r3
 800148e:	4603      	mov	r3, r0
 8001490:	81fb      	strh	r3, [r7, #14]
 8001492:	460b      	mov	r3, r1
 8001494:	737b      	strb	r3, [r7, #13]
 8001496:	4613      	mov	r3, r2
 8001498:	80fb      	strh	r3, [r7, #6]
    return HAL_I2C_Mem_Write(&hi2c1, devAddr << 1, regAddr,
 800149a:	89fb      	ldrh	r3, [r7, #14]
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	b299      	uxth	r1, r3
 80014a0:	7b7b      	ldrb	r3, [r7, #13]
 80014a2:	b29a      	uxth	r2, r3
 80014a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80014a8:	9302      	str	r3, [sp, #8]
 80014aa:	88fb      	ldrh	r3, [r7, #6]
 80014ac:	9301      	str	r3, [sp, #4]
 80014ae:	68bb      	ldr	r3, [r7, #8]
 80014b0:	9300      	str	r3, [sp, #0]
 80014b2:	2301      	movs	r3, #1
 80014b4:	4803      	ldr	r0, [pc, #12]	@ (80014c4 <BSP_I2C_Write+0x40>)
 80014b6:	f001 ff7d 	bl	80033b4 <HAL_I2C_Mem_Write>
 80014ba:	4603      	mov	r3, r0
            I2C_MEMADD_SIZE_8BIT, data, len, HAL_MAX_DELAY);
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3710      	adds	r7, #16
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	200008c8 	.word	0x200008c8

080014c8 <BSP_CAN_SendFrame>:
* @param data   Pointer to payload data
* @param len    Payload length in bytes
* @retval None
*/
void BSP_CAN_SendFrame(uint32_t can_id, const uint8_t *data, uint8_t len)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08c      	sub	sp, #48	@ 0x30
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	60f8      	str	r0, [r7, #12]
 80014d0:	60b9      	str	r1, [r7, #8]
 80014d2:	4613      	mov	r3, r2
 80014d4:	71fb      	strb	r3, [r7, #7]
    CAN_TxHeaderTypeDef header;
    uint32_t mailbox;

    /* DroneCAN uses 29-bit extended identifiers */
    header.IDE = CAN_ID_EXT;
 80014d6:	2304      	movs	r3, #4
 80014d8:	623b      	str	r3, [r7, #32]
    header.ExtId = can_id & 0x1FFFFFFF;
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 80014e0:	61fb      	str	r3, [r7, #28]
    header.RTR = CAN_RTR_DATA;
 80014e2:	2300      	movs	r3, #0
 80014e4:	627b      	str	r3, [r7, #36]	@ 0x24
    header.DLC = len;
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    header.TransmitGlobalTime = DISABLE;
 80014ea:	2300      	movs	r3, #0
 80014ec:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    /* Wait until a transmit mailbox is available */
    while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0)
 80014f0:	bf00      	nop
 80014f2:	4809      	ldr	r0, [pc, #36]	@ (8001518 <BSP_CAN_SendFrame+0x50>)
 80014f4:	f001 f9c2 	bl	800287c <HAL_CAN_GetTxMailboxesFreeLevel>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d0f9      	beq.n	80014f2 <BSP_CAN_SendFrame+0x2a>
    {
        // wait
    }

    /* Submit frame to CAN peripheral */
    HAL_CAN_AddTxMessage(&hcan1, &header, data, &mailbox);
 80014fe:	f107 0314 	add.w	r3, r7, #20
 8001502:	f107 0118 	add.w	r1, r7, #24
 8001506:	68ba      	ldr	r2, [r7, #8]
 8001508:	4803      	ldr	r0, [pc, #12]	@ (8001518 <BSP_CAN_SendFrame+0x50>)
 800150a:	f001 f8e7 	bl	80026dc <HAL_CAN_AddTxMessage>
}
 800150e:	bf00      	nop
 8001510:	3730      	adds	r7, #48	@ 0x30
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	200008a0 	.word	0x200008a0

0800151c <BSP_CAN_ReceiveFrame>:

bool BSP_CAN_ReceiveFrame(uint32_t* can_id_out, uint8_t* data_out, uint8_t* len_out)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b08e      	sub	sp, #56	@ 0x38
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	60b9      	str	r1, [r7, #8]
 8001526:	607a      	str	r2, [r7, #4]
    CAN_RxHeaderTypeDef header;
    uint8_t data[8];

    if (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) == 0)
 8001528:	2100      	movs	r1, #0
 800152a:	4819      	ldr	r0, [pc, #100]	@ (8001590 <BSP_CAN_ReceiveFrame+0x74>)
 800152c:	f001 fafd 	bl	8002b2a <HAL_CAN_GetRxFifoFillLevel>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d101      	bne.n	800153a <BSP_CAN_ReceiveFrame+0x1e>
        return false;
 8001536:	2300      	movs	r3, #0
 8001538:	e026      	b.n	8001588 <BSP_CAN_ReceiveFrame+0x6c>

    if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &header, data) != HAL_OK)
 800153a:	f107 0314 	add.w	r3, r7, #20
 800153e:	f107 021c 	add.w	r2, r7, #28
 8001542:	2100      	movs	r1, #0
 8001544:	4812      	ldr	r0, [pc, #72]	@ (8001590 <BSP_CAN_ReceiveFrame+0x74>)
 8001546:	f001 f9ce 	bl	80028e6 <HAL_CAN_GetRxMessage>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <BSP_CAN_ReceiveFrame+0x38>
        return false;
 8001550:	2300      	movs	r3, #0
 8001552:	e019      	b.n	8001588 <BSP_CAN_ReceiveFrame+0x6c>

    if (header.IDE == CAN_ID_EXT){
 8001554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001556:	2b04      	cmp	r3, #4
 8001558:	d105      	bne.n	8001566 <BSP_CAN_ReceiveFrame+0x4a>
        *can_id_out = header.ExtId | CANARD_CAN_FRAME_EFF;
 800155a:	6a3b      	ldr	r3, [r7, #32]
 800155c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	e002      	b.n	800156c <BSP_CAN_ReceiveFrame+0x50>
    }
    else
        *can_id_out = header.StdId;
 8001566:	69fa      	ldr	r2, [r7, #28]
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	601a      	str	r2, [r3, #0]

    *len_out = header.DLC;
 800156c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800156e:	b2da      	uxtb	r2, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	701a      	strb	r2, [r3, #0]
    memcpy(data_out, data, *len_out);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	461a      	mov	r2, r3
 800157a:	f107 0314 	add.w	r3, r7, #20
 800157e:	4619      	mov	r1, r3
 8001580:	68b8      	ldr	r0, [r7, #8]
 8001582:	f008 ff21 	bl	800a3c8 <memcpy>

    return true;
 8001586:	2301      	movs	r3, #1
}
 8001588:	4618      	mov	r0, r3
 800158a:	3738      	adds	r7, #56	@ 0x38
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	200008a0 	.word	0x200008a0

08001594 <HAL_GPIO_EXTI_Callback>:
* @brief GPIO EXTI callback.
*
* @param GPIO_Pin GPIO pin number
* @retval None
*/
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_13) {
 800159e:	88fb      	ldrh	r3, [r7, #6]
 80015a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80015a4:	d101      	bne.n	80015aa <HAL_GPIO_EXTI_Callback+0x16>
        BSP_LED_Toggle();
 80015a6:	f7ff fe4d 	bl	8001244 <BSP_LED_Toggle>
    }
}
 80015aa:	bf00      	nop
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	0000      	movs	r0, r0
 80015b4:	0000      	movs	r0, r0
	...

080015b8 <should_accept_transfer>:
    const CanardInstance* ins,
    uint64_t* out_data_type_signature,
    uint16_t data_type_id,
    CanardTransferType transfer_type,
    uint8_t source_node_id)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b085      	sub	sp, #20
 80015bc:	af00      	add	r7, sp, #0
 80015be:	60f8      	str	r0, [r7, #12]
 80015c0:	60b9      	str	r1, [r7, #8]
 80015c2:	4611      	mov	r1, r2
 80015c4:	461a      	mov	r2, r3
 80015c6:	460b      	mov	r3, r1
 80015c8:	80fb      	strh	r3, [r7, #6]
 80015ca:	4613      	mov	r3, r2
 80015cc:	717b      	strb	r3, [r7, #5]
	if (transfer_type == CanardTransferTypeBroadcast)
 80015ce:	797b      	ldrb	r3, [r7, #5]
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	d10a      	bne.n	80015ea <should_accept_transfer+0x32>
	    {
	        if (data_type_id == LATENCY_PING_DATA_TYPE_ID)
 80015d4:	88fb      	ldrh	r3, [r7, #6]
 80015d6:	2b4e      	cmp	r3, #78	@ 0x4e
 80015d8:	d107      	bne.n	80015ea <should_accept_transfer+0x32>
	        {
	            *out_data_type_signature = LATENCY_PING_SIGNATURE;
 80015da:	68b9      	ldr	r1, [r7, #8]
 80015dc:	a306      	add	r3, pc, #24	@ (adr r3, 80015f8 <should_accept_transfer+0x40>)
 80015de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015e2:	e9c1 2300 	strd	r2, r3, [r1]
	            return true;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e000      	b.n	80015ec <should_accept_transfer+0x34>
	        }
	    }
    return false;
 80015ea:	2300      	movs	r3, #0
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3714      	adds	r7, #20
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr
 80015f8:	9abcdef0 	.word	0x9abcdef0
 80015fc:	12345678 	.word	0x12345678

08001600 <get_time_usec>:
 * @brief Return current system time in microseconds
 *
 * @note  Used by libcanard for transfer timing and deadlines.
 */
static uint64_t get_time_usec(void)
{
 8001600:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001604:	af00      	add	r7, sp, #0
    return ((uint64_t)HAL_GetTick()) * 1000ULL;
 8001606:	f000 fe3f 	bl	8002288 <HAL_GetTick>
 800160a:	4603      	mov	r3, r0
 800160c:	2200      	movs	r2, #0
 800160e:	4698      	mov	r8, r3
 8001610:	4691      	mov	r9, r2
 8001612:	4642      	mov	r2, r8
 8001614:	464b      	mov	r3, r9
 8001616:	f04f 0000 	mov.w	r0, #0
 800161a:	f04f 0100 	mov.w	r1, #0
 800161e:	0159      	lsls	r1, r3, #5
 8001620:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001624:	0150      	lsls	r0, r2, #5
 8001626:	4602      	mov	r2, r0
 8001628:	460b      	mov	r3, r1
 800162a:	ebb2 0408 	subs.w	r4, r2, r8
 800162e:	eb63 0509 	sbc.w	r5, r3, r9
 8001632:	f04f 0200 	mov.w	r2, #0
 8001636:	f04f 0300 	mov.w	r3, #0
 800163a:	00ab      	lsls	r3, r5, #2
 800163c:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8001640:	00a2      	lsls	r2, r4, #2
 8001642:	4614      	mov	r4, r2
 8001644:	461d      	mov	r5, r3
 8001646:	eb14 0a08 	adds.w	sl, r4, r8
 800164a:	eb45 0b09 	adc.w	fp, r5, r9
 800164e:	f04f 0200 	mov.w	r2, #0
 8001652:	f04f 0300 	mov.w	r3, #0
 8001656:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800165a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800165e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001662:	4692      	mov	sl, r2
 8001664:	469b      	mov	fp, r3
 8001666:	4652      	mov	r2, sl
 8001668:	465b      	mov	r3, fp
}
 800166a:	4610      	mov	r0, r2
 800166c:	4619      	mov	r1, r3
 800166e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001672 <on_transfer_received>:
 * @retval None
 */
static void on_transfer_received(
    CanardInstance* ins,
    CanardRxTransfer* transfer)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	b086      	sub	sp, #24
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
 800167a:	6039      	str	r1, [r7, #0]
    (void)ins;

    /* Example: latency ping echo */
    if (transfer->data_type_id == LATENCY_PING_DATA_TYPE_ID)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	8adb      	ldrh	r3, [r3, #22]
 8001680:	2b4e      	cmp	r3, #78	@ 0x4e
 8001682:	d118      	bne.n	80016b6 <on_transfer_received+0x44>
    {
        if (transfer->payload_len >= sizeof(uint32_t))
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	8a9b      	ldrh	r3, [r3, #20]
 8001688:	2b03      	cmp	r3, #3
 800168a:	d914      	bls.n	80016b6 <on_transfer_received+0x44>
        {
            uint32_t sent_ms;
            memcpy(&sent_ms, transfer->payload_head, sizeof(sent_ms));
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	689b      	ldr	r3, [r3, #8]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	617b      	str	r3, [r7, #20]

            // Get current STM32 time
            uint32_t recv_ms = HAL_GetTick();
 8001694:	f000 fdf8 	bl	8002288 <HAL_GetTick>
 8001698:	4603      	mov	r3, r0
 800169a:	613b      	str	r3, [r7, #16]

            uint8_t payload[8];
            memcpy(payload, &sent_ms, 4);
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	60bb      	str	r3, [r7, #8]
            memcpy(payload + 4, &recv_ms, 4);
 80016a0:	f107 0308 	add.w	r3, r7, #8
 80016a4:	3304      	adds	r3, #4
 80016a6:	693a      	ldr	r2, [r7, #16]
 80016a8:	601a      	str	r2, [r3, #0]
            /* Echo back same timestamp */
            DroneCAN_SendLatencyPing(payload, 8);
 80016aa:	f107 0308 	add.w	r3, r7, #8
 80016ae:	2108      	movs	r1, #8
 80016b0:	4618      	mov	r0, r3
 80016b2:	f000 f951 	bl	8001958 <DroneCAN_SendLatencyPing>
        }
    }

    /* Add other message handlers here later */
}
 80016b6:	bf00      	nop
 80016b8:	3718      	adds	r7, #24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
	...

080016c0 <DroneCAN_ProcessRx>:

void DroneCAN_ProcessRx(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b088      	sub	sp, #32
 80016c4:	af00      	add	r7, sp, #0
    uint32_t can_id;
    uint8_t data[8];
    uint8_t len;

    while (BSP_CAN_ReceiveFrame(&can_id, data, &len))
 80016c6:	e017      	b.n	80016f8 <DroneCAN_ProcessRx+0x38>
    {

        CanardCANFrame frame;

        frame.id = can_id;
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	603b      	str	r3, [r7, #0]
        frame.data_len = len;
 80016cc:	7cfb      	ldrb	r3, [r7, #19]
 80016ce:	733b      	strb	r3, [r7, #12]
        memcpy(frame.data, data, len);
 80016d0:	7cfb      	ldrb	r3, [r7, #19]
 80016d2:	461a      	mov	r2, r3
 80016d4:	f107 0114 	add.w	r1, r7, #20
 80016d8:	463b      	mov	r3, r7
 80016da:	3304      	adds	r3, #4
 80016dc:	4618      	mov	r0, r3
 80016de:	f008 fe73 	bl	800a3c8 <memcpy>

        osDelay(1);
 80016e2:	2001      	movs	r0, #1
 80016e4:	f003 fe6f 	bl	80053c6 <osDelay>

        /* Feed frame into libcanard */
        canardHandleRxFrame(
 80016e8:	f7ff ff8a 	bl	8001600 <get_time_usec>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	4639      	mov	r1, r7
 80016f2:	480a      	ldr	r0, [pc, #40]	@ (800171c <DroneCAN_ProcessRx+0x5c>)
 80016f4:	f006 fb56 	bl	8007da4 <canardHandleRxFrame>
    while (BSP_CAN_ReceiveFrame(&can_id, data, &len))
 80016f8:	f107 0213 	add.w	r2, r7, #19
 80016fc:	f107 0114 	add.w	r1, r7, #20
 8001700:	f107 031c 	add.w	r3, r7, #28
 8001704:	4618      	mov	r0, r3
 8001706:	f7ff ff09 	bl	800151c <BSP_CAN_ReceiveFrame>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1db      	bne.n	80016c8 <DroneCAN_ProcessRx+0x8>
            &frame,
            get_time_usec()
        );

    }
}
 8001710:	bf00      	nop
 8001712:	bf00      	nop
 8001714:	3720      	adds	r7, #32
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	200005f8 	.word	0x200005f8

08001720 <DroneCAN_Init>:
 *
 * @param id  UAVCAN node ID (1127)
 * @retval None
 */
void DroneCAN_Init(uint8_t id)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af02      	add	r7, sp, #8
 8001726:	4603      	mov	r3, r0
 8001728:	71fb      	strb	r3, [r7, #7]
    node_id = id;
 800172a:	4a0b      	ldr	r2, [pc, #44]	@ (8001758 <DroneCAN_Init+0x38>)
 800172c:	79fb      	ldrb	r3, [r7, #7]
 800172e:	7013      	strb	r3, [r2, #0]

    canardInit(
 8001730:	2300      	movs	r3, #0
 8001732:	9301      	str	r3, [sp, #4]
 8001734:	4b09      	ldr	r3, [pc, #36]	@ (800175c <DroneCAN_Init+0x3c>)
 8001736:	9300      	str	r3, [sp, #0]
 8001738:	4b09      	ldr	r3, [pc, #36]	@ (8001760 <DroneCAN_Init+0x40>)
 800173a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800173e:	4909      	ldr	r1, [pc, #36]	@ (8001764 <DroneCAN_Init+0x44>)
 8001740:	4809      	ldr	r0, [pc, #36]	@ (8001768 <DroneCAN_Init+0x48>)
 8001742:	f006 f9c1 	bl	8007ac8 <canardInit>
        on_transfer_received,
        should_accept_transfer,
        NULL
    );

    canard.node_id = node_id;
 8001746:	4b04      	ldr	r3, [pc, #16]	@ (8001758 <DroneCAN_Init+0x38>)
 8001748:	781a      	ldrb	r2, [r3, #0]
 800174a:	4b07      	ldr	r3, [pc, #28]	@ (8001768 <DroneCAN_Init+0x48>)
 800174c:	701a      	strb	r2, [r3, #0]
}
 800174e:	bf00      	nop
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20000624 	.word	0x20000624
 800175c:	080015b9 	.word	0x080015b9
 8001760:	08001673 	.word	0x08001673
 8001764:	200001f8 	.word	0x200001f8
 8001768:	200005f8 	.word	0x200005f8
 800176c:	00000000 	.word	0x00000000

08001770 <DroneCAN_SendHeartbeat>:
 * 		Message: uavcan.node.Heartbeat
 *
 * @retval None
 */
void DroneCAN_SendHeartbeat(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b08c      	sub	sp, #48	@ 0x30
 8001774:	af06      	add	r7, sp, #24
    uint8_t payload[7];

    uint32_t uptime = HAL_GetTick() / 1000;
 8001776:	f000 fd87 	bl	8002288 <HAL_GetTick>
 800177a:	4603      	mov	r3, r0
 800177c:	4a26      	ldr	r2, [pc, #152]	@ (8001818 <DroneCAN_SendHeartbeat+0xa8>)
 800177e:	fba2 2303 	umull	r2, r3, r2, r3
 8001782:	099b      	lsrs	r3, r3, #6
 8001784:	617b      	str	r3, [r7, #20]

    payload[0] = (uint8_t)(uptime >> 0);
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	b2db      	uxtb	r3, r3
 800178a:	713b      	strb	r3, [r7, #4]
    payload[1] = (uint8_t)(uptime >> 8);
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	0a1b      	lsrs	r3, r3, #8
 8001790:	b2db      	uxtb	r3, r3
 8001792:	717b      	strb	r3, [r7, #5]
    payload[2] = (uint8_t)(uptime >> 16);
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	0c1b      	lsrs	r3, r3, #16
 8001798:	b2db      	uxtb	r3, r3
 800179a:	71bb      	strb	r3, [r7, #6]
    payload[3] = (uint8_t)(uptime >> 24);
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	0e1b      	lsrs	r3, r3, #24
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	71fb      	strb	r3, [r7, #7]
    payload[4] = 0; // health = OK
 80017a4:	2300      	movs	r3, #0
 80017a6:	723b      	strb	r3, [r7, #8]
    payload[5] = 0; // mode = OPERATIONAL
 80017a8:	2300      	movs	r3, #0
 80017aa:	727b      	strb	r3, [r7, #9]
    payload[6] = 0; // vendor-specific
 80017ac:	2300      	movs	r3, #0
 80017ae:	72bb      	strb	r3, [r7, #10]

    const int16_t res = canardBroadcast(
 80017b0:	2307      	movs	r3, #7
 80017b2:	9304      	str	r3, [sp, #16]
 80017b4:	1d3b      	adds	r3, r7, #4
 80017b6:	9303      	str	r3, [sp, #12]
 80017b8:	2318      	movs	r3, #24
 80017ba:	9302      	str	r3, [sp, #8]
 80017bc:	4b17      	ldr	r3, [pc, #92]	@ (800181c <DroneCAN_SendHeartbeat+0xac>)
 80017be:	9301      	str	r3, [sp, #4]
 80017c0:	f641 5355 	movw	r3, #7509	@ 0x1d55
 80017c4:	9300      	str	r3, [sp, #0]
 80017c6:	a312      	add	r3, pc, #72	@ (adr r3, 8001810 <DroneCAN_SendHeartbeat+0xa0>)
 80017c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017cc:	4814      	ldr	r0, [pc, #80]	@ (8001820 <DroneCAN_SendHeartbeat+0xb0>)
 80017ce:	f006 f9bb 	bl	8007b48 <canardBroadcast>
 80017d2:	4603      	mov	r3, r0
 80017d4:	827b      	strh	r3, [r7, #18]
        CANARD_TRANSFER_PRIORITY_LOW,
        payload,
        sizeof(payload)
    );

    if (res < 0)
 80017d6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	db14      	blt.n	8001808 <DroneCAN_SendHeartbeat+0x98>
        return; // out of memory or error
    }

    // Flush TX queue
    const CanardCANFrame* frame;
    while ((frame = canardPeekTxQueue(&canard)) != NULL)
 80017de:	e00b      	b.n	80017f8 <DroneCAN_SendHeartbeat+0x88>
    {
        BSP_CAN_SendFrame(
            frame->id,
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	6818      	ldr	r0, [r3, #0]
            frame->data,
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	1d19      	adds	r1, r3, #4
            frame->data_len
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	7b1b      	ldrb	r3, [r3, #12]
        BSP_CAN_SendFrame(
 80017ec:	461a      	mov	r2, r3
 80017ee:	f7ff fe6b 	bl	80014c8 <BSP_CAN_SendFrame>
        );

        canardPopTxQueue(&canard);
 80017f2:	480b      	ldr	r0, [pc, #44]	@ (8001820 <DroneCAN_SendHeartbeat+0xb0>)
 80017f4:	f006 fac1 	bl	8007d7a <canardPopTxQueue>
    while ((frame = canardPeekTxQueue(&canard)) != NULL)
 80017f8:	4809      	ldr	r0, [pc, #36]	@ (8001820 <DroneCAN_SendHeartbeat+0xb0>)
 80017fa:	f006 faab 	bl	8007d54 <canardPeekTxQueue>
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d1ec      	bne.n	80017e0 <DroneCAN_SendHeartbeat+0x70>
 8001806:	e000      	b.n	800180a <DroneCAN_SendHeartbeat+0x9a>
        return; // out of memory or error
 8001808:	bf00      	nop
    }
}
 800180a:	3718      	adds	r7, #24
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	c1a7c6f1 	.word	0xc1a7c6f1
 8001814:	0f0868d0 	.word	0x0f0868d0
 8001818:	10624dd3 	.word	0x10624dd3
 800181c:	200001f4 	.word	0x200001f4
 8001820:	200005f8 	.word	0x200005f8
 8001824:	00000000 	.word	0x00000000

08001828 <DroneCAN_SendPressure>:
 *
 * @param pressure_hpa  Pressure in hectopascals (hPa)
 * @retval None
 */
void DroneCAN_SendPressure(float pressure_hpa)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b08c      	sub	sp, #48	@ 0x30
 800182c:	af06      	add	r7, sp, #24
 800182e:	ed87 0a01 	vstr	s0, [r7, #4]
    static uint8_t pressure_tid = 0;

    /* UAVCAN requires pressure in Pascals */
    float pressure_pa = pressure_hpa * 100.0f;
 8001832:	edd7 7a01 	vldr	s15, [r7, #4]
 8001836:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80018b0 <DroneCAN_SendPressure+0x88>
 800183a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800183e:	edc7 7a03 	vstr	s15, [r7, #12]

    const int16_t res = canardBroadcast(
 8001842:	2304      	movs	r3, #4
 8001844:	9304      	str	r3, [sp, #16]
 8001846:	f107 030c 	add.w	r3, r7, #12
 800184a:	9303      	str	r3, [sp, #12]
 800184c:	2318      	movs	r3, #24
 800184e:	9302      	str	r3, [sp, #8]
 8001850:	4b18      	ldr	r3, [pc, #96]	@ (80018b4 <DroneCAN_SendPressure+0x8c>)
 8001852:	9301      	str	r3, [sp, #4]
 8001854:	f240 4303 	movw	r3, #1027	@ 0x403
 8001858:	9300      	str	r3, [sp, #0]
 800185a:	a313      	add	r3, pc, #76	@ (adr r3, 80018a8 <DroneCAN_SendPressure+0x80>)
 800185c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001860:	4815      	ldr	r0, [pc, #84]	@ (80018b8 <DroneCAN_SendPressure+0x90>)
 8001862:	f006 f971 	bl	8007b48 <canardBroadcast>
 8001866:	4603      	mov	r3, r0
 8001868:	82fb      	strh	r3, [r7, #22]
        CANARD_TRANSFER_PRIORITY_LOW,
		(const uint8_t*)&pressure_pa,
        sizeof(pressure_pa)
    );

    if (res < 0)
 800186a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800186e:	2b00      	cmp	r3, #0
 8001870:	db14      	blt.n	800189c <DroneCAN_SendPressure+0x74>
    {
        return; // out of memory or error
    }

    const CanardCANFrame* frame;
    while ((frame = canardPeekTxQueue(&canard)) != NULL)
 8001872:	e00b      	b.n	800188c <DroneCAN_SendPressure+0x64>
    {
        BSP_CAN_SendFrame(frame->id, frame->data, frame->data_len);
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	6818      	ldr	r0, [r3, #0]
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	1d19      	adds	r1, r3, #4
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	7b1b      	ldrb	r3, [r3, #12]
 8001880:	461a      	mov	r2, r3
 8001882:	f7ff fe21 	bl	80014c8 <BSP_CAN_SendFrame>
        canardPopTxQueue(&canard);
 8001886:	480c      	ldr	r0, [pc, #48]	@ (80018b8 <DroneCAN_SendPressure+0x90>)
 8001888:	f006 fa77 	bl	8007d7a <canardPopTxQueue>
    while ((frame = canardPeekTxQueue(&canard)) != NULL)
 800188c:	480a      	ldr	r0, [pc, #40]	@ (80018b8 <DroneCAN_SendPressure+0x90>)
 800188e:	f006 fa61 	bl	8007d54 <canardPeekTxQueue>
 8001892:	6138      	str	r0, [r7, #16]
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d1ec      	bne.n	8001874 <DroneCAN_SendPressure+0x4c>
 800189a:	e000      	b.n	800189e <DroneCAN_SendPressure+0x76>
        return; // out of memory or error
 800189c:	bf00      	nop
    }
}
 800189e:	3718      	adds	r7, #24
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	f3af 8000 	nop.w
 80018a8:	89a56356 	.word	0x89a56356
 80018ac:	cdde07bb 	.word	0xcdde07bb
 80018b0:	42c80000 	.word	0x42c80000
 80018b4:	20000625 	.word	0x20000625
 80018b8:	200005f8 	.word	0x200005f8
 80018bc:	00000000 	.word	0x00000000

080018c0 <DroneCAN_SendTemperature>:
 *
 * @param temperature_c  Temperature in degrees Celsius
 * @retval None
 */
void DroneCAN_SendTemperature(float temperature_c)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08c      	sub	sp, #48	@ 0x30
 80018c4:	af06      	add	r7, sp, #24
 80018c6:	ed87 0a01 	vstr	s0, [r7, #4]
    static uint8_t temp_tid = 0;

    /* UAVCAN requires temperature in Kelvin */
    float temperature_k = temperature_c + 273.15f;
 80018ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80018ce:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001948 <DroneCAN_SendTemperature+0x88>
 80018d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018d6:	edc7 7a03 	vstr	s15, [r7, #12]

    const int16_t res = canardBroadcast(
 80018da:	2304      	movs	r3, #4
 80018dc:	9304      	str	r3, [sp, #16]
 80018de:	f107 030c 	add.w	r3, r7, #12
 80018e2:	9303      	str	r3, [sp, #12]
 80018e4:	2318      	movs	r3, #24
 80018e6:	9302      	str	r3, [sp, #8]
 80018e8:	4b18      	ldr	r3, [pc, #96]	@ (800194c <DroneCAN_SendTemperature+0x8c>)
 80018ea:	9301      	str	r3, [sp, #4]
 80018ec:	f240 4304 	movw	r3, #1028	@ 0x404
 80018f0:	9300      	str	r3, [sp, #0]
 80018f2:	a313      	add	r3, pc, #76	@ (adr r3, 8001940 <DroneCAN_SendTemperature+0x80>)
 80018f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f8:	4815      	ldr	r0, [pc, #84]	@ (8001950 <DroneCAN_SendTemperature+0x90>)
 80018fa:	f006 f925 	bl	8007b48 <canardBroadcast>
 80018fe:	4603      	mov	r3, r0
 8001900:	82fb      	strh	r3, [r7, #22]
        CANARD_TRANSFER_PRIORITY_LOW,
        &temperature_k,
        sizeof(temperature_k)
    );

    if (res < 0)
 8001902:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001906:	2b00      	cmp	r3, #0
 8001908:	db14      	blt.n	8001934 <DroneCAN_SendTemperature+0x74>
        return; // out of memory or error
    }

    // Flush TX queue
    const CanardCANFrame* frame;
    while ((frame = canardPeekTxQueue(&canard)) != NULL)
 800190a:	e00b      	b.n	8001924 <DroneCAN_SendTemperature+0x64>
    {
        BSP_CAN_SendFrame(
            frame->id,
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	6818      	ldr	r0, [r3, #0]
            frame->data,
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	1d19      	adds	r1, r3, #4
            frame->data_len
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	7b1b      	ldrb	r3, [r3, #12]
        BSP_CAN_SendFrame(
 8001918:	461a      	mov	r2, r3
 800191a:	f7ff fdd5 	bl	80014c8 <BSP_CAN_SendFrame>
        );

        canardPopTxQueue(&canard);
 800191e:	480c      	ldr	r0, [pc, #48]	@ (8001950 <DroneCAN_SendTemperature+0x90>)
 8001920:	f006 fa2b 	bl	8007d7a <canardPopTxQueue>
    while ((frame = canardPeekTxQueue(&canard)) != NULL)
 8001924:	480a      	ldr	r0, [pc, #40]	@ (8001950 <DroneCAN_SendTemperature+0x90>)
 8001926:	f006 fa15 	bl	8007d54 <canardPeekTxQueue>
 800192a:	6138      	str	r0, [r7, #16]
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d1ec      	bne.n	800190c <DroneCAN_SendTemperature+0x4c>
 8001932:	e000      	b.n	8001936 <DroneCAN_SendTemperature+0x76>
        return; // out of memory or error
 8001934:	bf00      	nop
    }
}
 8001936:	3718      	adds	r7, #24
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	f3af 8000 	nop.w
 8001940:	0c1f5b6e 	.word	0x0c1f5b6e
 8001944:	4a2f9d4f 	.word	0x4a2f9d4f
 8001948:	43889333 	.word	0x43889333
 800194c:	20000626 	.word	0x20000626
 8001950:	200005f8 	.word	0x200005f8
 8001954:	00000000 	.word	0x00000000

08001958 <DroneCAN_SendLatencyPing>:
 *
 * @param timestamp_ms  Timestamp in milliseconds (from HAL_GetTick)
 * @retval None
 */
void DroneCAN_SendLatencyPing(const uint8_t* payload, uint8_t len)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b08a      	sub	sp, #40	@ 0x28
 800195c:	af06      	add	r7, sp, #24
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	460b      	mov	r3, r1
 8001962:	70fb      	strb	r3, [r7, #3]
    static uint8_t ping_tid = 0;

    const int16_t res = canardBroadcast(
 8001964:	78fb      	ldrb	r3, [r7, #3]
 8001966:	b29b      	uxth	r3, r3
 8001968:	9304      	str	r3, [sp, #16]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	9303      	str	r3, [sp, #12]
 800196e:	2318      	movs	r3, #24
 8001970:	9302      	str	r3, [sp, #8]
 8001972:	4b17      	ldr	r3, [pc, #92]	@ (80019d0 <DroneCAN_SendLatencyPing+0x78>)
 8001974:	9301      	str	r3, [sp, #4]
 8001976:	f644 6321 	movw	r3, #20001	@ 0x4e21
 800197a:	9300      	str	r3, [sp, #0]
 800197c:	a312      	add	r3, pc, #72	@ (adr r3, 80019c8 <DroneCAN_SendLatencyPing+0x70>)
 800197e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001982:	4814      	ldr	r0, [pc, #80]	@ (80019d4 <DroneCAN_SendLatencyPing+0x7c>)
 8001984:	f006 f8e0 	bl	8007b48 <canardBroadcast>
 8001988:	4603      	mov	r3, r0
 800198a:	81fb      	strh	r3, [r7, #14]
        CANARD_TRANSFER_PRIORITY_LOW,
        payload,
        len
    );

    if (res < 0)
 800198c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001990:	2b00      	cmp	r3, #0
 8001992:	db14      	blt.n	80019be <DroneCAN_SendLatencyPing+0x66>
    {
        return;
    }

    const CanardCANFrame* frame;
    while ((frame = canardPeekTxQueue(&canard)) != NULL)
 8001994:	e00b      	b.n	80019ae <DroneCAN_SendLatencyPing+0x56>
    {
        BSP_CAN_SendFrame(frame->id, frame->data, frame->data_len);
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	6818      	ldr	r0, [r3, #0]
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	1d19      	adds	r1, r3, #4
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	7b1b      	ldrb	r3, [r3, #12]
 80019a2:	461a      	mov	r2, r3
 80019a4:	f7ff fd90 	bl	80014c8 <BSP_CAN_SendFrame>
        canardPopTxQueue(&canard);
 80019a8:	480a      	ldr	r0, [pc, #40]	@ (80019d4 <DroneCAN_SendLatencyPing+0x7c>)
 80019aa:	f006 f9e6 	bl	8007d7a <canardPopTxQueue>
    while ((frame = canardPeekTxQueue(&canard)) != NULL)
 80019ae:	4809      	ldr	r0, [pc, #36]	@ (80019d4 <DroneCAN_SendLatencyPing+0x7c>)
 80019b0:	f006 f9d0 	bl	8007d54 <canardPeekTxQueue>
 80019b4:	60b8      	str	r0, [r7, #8]
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d1ec      	bne.n	8001996 <DroneCAN_SendLatencyPing+0x3e>
 80019bc:	e000      	b.n	80019c0 <DroneCAN_SendLatencyPing+0x68>
        return;
 80019be:	bf00      	nop
    }
}
 80019c0:	3710      	adds	r7, #16
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	23456789 	.word	0x23456789
 80019cc:	abcdef01 	.word	0xabcdef01
 80019d0:	20000627 	.word	0x20000627
 80019d4:	200005f8 	.word	0x200005f8

080019d8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80019d8:	b480      	push	{r7}
 80019da:	b085      	sub	sp, #20
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	4a07      	ldr	r2, [pc, #28]	@ (8001a04 <vApplicationGetIdleTaskMemory+0x2c>)
 80019e8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	4a06      	ldr	r2, [pc, #24]	@ (8001a08 <vApplicationGetIdleTaskMemory+0x30>)
 80019ee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2280      	movs	r2, #128	@ 0x80
 80019f4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80019f6:	bf00      	nop
 80019f8:	3714      	adds	r7, #20
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	20000628 	.word	0x20000628
 8001a08:	2000067c 	.word	0x2000067c

08001a0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a0c:	b5b0      	push	{r4, r5, r7, lr}
 8001a0e:	b090      	sub	sp, #64	@ 0x40
 8001a10:	af00      	add	r7, sp, #0


  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a12:	f000 fbd3 	bl	80021bc <HAL_Init>


  /* Configure the system clock */
  SystemClock_Config();
 8001a16:	f000 f84b 	bl	8001ab0 <SystemClock_Config>


  /* ------------------------------------------------------------------------
   * Peripheral initialization
   * ------------------------------------------------------------------------ */
  MX_CAN1_Init();		/* Initialize CAN peripheral */
 8001a1a:	f000 f8b7 	bl	8001b8c <MX_CAN1_Init>
  BSP_Init();			/* Board-level peripherals */
 8001a1e:	f7ff fbd7 	bl	80011d0 <BSP_Init>
  BMP280_Init(&dev);	/* Sensor initialization */
 8001a22:	481d      	ldr	r0, [pc, #116]	@ (8001a98 <main+0x8c>)
 8001a24:	f007 fb7e 	bl	8009124 <BMP280_Init>
  DroneCAN_Init(DRONECAN_NODE_ID);
 8001a28:	202a      	movs	r0, #42	@ 0x2a
 8001a2a:	f7ff fe79 	bl	8001720 <DroneCAN_Init>

  /* ------------------------------------------------------------------------
   * RTOS object creation
   * ------------------------------------------------------------------------ */
  osMutexDef(SENSOR_DATA_MUTEX);
 8001a2e:	2300      	movs	r3, #0
 8001a30:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001a32:	2300      	movs	r3, #0
 8001a34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  g_sensorData.mutex = osMutexCreate(osMutex(SENSOR_DATA_MUTEX));
 8001a36:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f003 fcd7 	bl	80053ee <osMutexCreate>
 8001a40:	4603      	mov	r3, r0
 8001a42:	4a16      	ldr	r2, [pc, #88]	@ (8001a9c <main+0x90>)
 8001a44:	6113      	str	r3, [r2, #16]
  /* ------------------------------------------------------------------------
   * Task creation
   * ------------------------------------------------------------------------ */

  /* definition and creation of SensorTask */
  osThreadDef(SensorTask, StartSensorTask, osPriorityNormal, 0, 512);
 8001a46:	4b16      	ldr	r3, [pc, #88]	@ (8001aa0 <main+0x94>)
 8001a48:	f107 041c 	add.w	r4, r7, #28
 8001a4c:	461d      	mov	r5, r3
 8001a4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a52:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a56:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SensorTaskHandle = osThreadCreate(osThread(SensorTask), &g_sensorData);
 8001a5a:	f107 031c 	add.w	r3, r7, #28
 8001a5e:	490f      	ldr	r1, [pc, #60]	@ (8001a9c <main+0x90>)
 8001a60:	4618      	mov	r0, r3
 8001a62:	f003 fc64 	bl	800532e <osThreadCreate>
 8001a66:	4603      	mov	r3, r0
 8001a68:	4a0e      	ldr	r2, [pc, #56]	@ (8001aa4 <main+0x98>)
 8001a6a:	6013      	str	r3, [r2, #0]

  /* definition and creation of CanTask */
  osThreadDef(CanTask, StartCanTask, osPriorityBelowNormal, 0, 256);
 8001a6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa8 <main+0x9c>)
 8001a6e:	463c      	mov	r4, r7
 8001a70:	461d      	mov	r5, r3
 8001a72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a76:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a7a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CanTaskHandle = osThreadCreate(osThread(CanTask), &g_sensorData);
 8001a7e:	463b      	mov	r3, r7
 8001a80:	4906      	ldr	r1, [pc, #24]	@ (8001a9c <main+0x90>)
 8001a82:	4618      	mov	r0, r3
 8001a84:	f003 fc53 	bl	800532e <osThreadCreate>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	4a08      	ldr	r2, [pc, #32]	@ (8001aac <main+0xa0>)
 8001a8c:	6013      	str	r3, [r2, #0]

  /* Start RTOS scheduler */
  osKernelStart();
 8001a8e:	f003 fc47 	bl	8005320 <osKernelStart>

  /* Infinite loop */
  while (1)
 8001a92:	bf00      	nop
 8001a94:	e7fd      	b.n	8001a92 <main+0x86>
 8001a96:	bf00      	nop
 8001a98:	20000884 	.word	0x20000884
 8001a9c:	20000964 	.word	0x20000964
 8001aa0:	0800c59c 	.word	0x0800c59c
 8001aa4:	2000087c 	.word	0x2000087c
 8001aa8:	0800c5c0 	.word	0x0800c5c0
 8001aac:	20000880 	.word	0x20000880

08001ab0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b094      	sub	sp, #80	@ 0x50
 8001ab4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ab6:	f107 031c 	add.w	r3, r7, #28
 8001aba:	2234      	movs	r2, #52	@ 0x34
 8001abc:	2100      	movs	r1, #0
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f008 fc48 	bl	800a354 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ac4:	f107 0308 	add.w	r3, r7, #8
 8001ac8:	2200      	movs	r2, #0
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	605a      	str	r2, [r3, #4]
 8001ace:	609a      	str	r2, [r3, #8]
 8001ad0:	60da      	str	r2, [r3, #12]
 8001ad2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	607b      	str	r3, [r7, #4]
 8001ad8:	4b2a      	ldr	r3, [pc, #168]	@ (8001b84 <SystemClock_Config+0xd4>)
 8001ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001adc:	4a29      	ldr	r2, [pc, #164]	@ (8001b84 <SystemClock_Config+0xd4>)
 8001ade:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ae2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ae4:	4b27      	ldr	r3, [pc, #156]	@ (8001b84 <SystemClock_Config+0xd4>)
 8001ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aec:	607b      	str	r3, [r7, #4]
 8001aee:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001af0:	2300      	movs	r3, #0
 8001af2:	603b      	str	r3, [r7, #0]
 8001af4:	4b24      	ldr	r3, [pc, #144]	@ (8001b88 <SystemClock_Config+0xd8>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001afc:	4a22      	ldr	r2, [pc, #136]	@ (8001b88 <SystemClock_Config+0xd8>)
 8001afe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b02:	6013      	str	r3, [r2, #0]
 8001b04:	4b20      	ldr	r3, [pc, #128]	@ (8001b88 <SystemClock_Config+0xd8>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b0c:	603b      	str	r3, [r7, #0]
 8001b0e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b10:	2302      	movs	r3, #2
 8001b12:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b14:	2301      	movs	r3, #1
 8001b16:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b18:	2310      	movs	r3, #16
 8001b1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b20:	2300      	movs	r3, #0
 8001b22:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001b24:	2310      	movs	r3, #16
 8001b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001b28:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001b2c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001b2e:	2304      	movs	r3, #4
 8001b30:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001b32:	2302      	movs	r3, #2
 8001b34:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001b36:	2302      	movs	r3, #2
 8001b38:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b3a:	f107 031c 	add.w	r3, r7, #28
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f002 fe62 	bl	8004808 <HAL_RCC_OscConfig>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001b4a:	f000 f8fa 	bl	8001d42 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b4e:	230f      	movs	r3, #15
 8001b50:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b52:	2302      	movs	r3, #2
 8001b54:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b56:	2300      	movs	r3, #0
 8001b58:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b60:	2300      	movs	r3, #0
 8001b62:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b64:	f107 0308 	add.w	r3, r7, #8
 8001b68:	2102      	movs	r1, #2
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f002 fb02 	bl	8004174 <HAL_RCC_ClockConfig>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001b76:	f000 f8e4 	bl	8001d42 <Error_Handler>
  }
}
 8001b7a:	bf00      	nop
 8001b7c:	3750      	adds	r7, #80	@ 0x50
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	40023800 	.word	0x40023800
 8001b88:	40007000 	.word	0x40007000

08001b8c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b08a      	sub	sp, #40	@ 0x28
 8001b90:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 8001b92:	4b2f      	ldr	r3, [pc, #188]	@ (8001c50 <MX_CAN1_Init+0xc4>)
 8001b94:	4a2f      	ldr	r2, [pc, #188]	@ (8001c54 <MX_CAN1_Init+0xc8>)
 8001b96:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 8001b98:	4b2d      	ldr	r3, [pc, #180]	@ (8001c50 <MX_CAN1_Init+0xc4>)
 8001b9a:	2206      	movs	r2, #6
 8001b9c:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001b9e:	4b2c      	ldr	r3, [pc, #176]	@ (8001c50 <MX_CAN1_Init+0xc4>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001ba4:	4b2a      	ldr	r3, [pc, #168]	@ (8001c50 <MX_CAN1_Init+0xc4>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 8001baa:	4b29      	ldr	r3, [pc, #164]	@ (8001c50 <MX_CAN1_Init+0xc4>)
 8001bac:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 8001bb0:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001bb2:	4b27      	ldr	r3, [pc, #156]	@ (8001c50 <MX_CAN1_Init+0xc4>)
 8001bb4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001bb8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001bba:	4b25      	ldr	r3, [pc, #148]	@ (8001c50 <MX_CAN1_Init+0xc4>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001bc0:	4b23      	ldr	r3, [pc, #140]	@ (8001c50 <MX_CAN1_Init+0xc4>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001bc6:	4b22      	ldr	r3, [pc, #136]	@ (8001c50 <MX_CAN1_Init+0xc4>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001bcc:	4b20      	ldr	r3, [pc, #128]	@ (8001c50 <MX_CAN1_Init+0xc4>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001bd2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c50 <MX_CAN1_Init+0xc4>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001bd8:	4b1d      	ldr	r3, [pc, #116]	@ (8001c50 <MX_CAN1_Init+0xc4>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	775a      	strb	r2, [r3, #29]

  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001bde:	481c      	ldr	r0, [pc, #112]	@ (8001c50 <MX_CAN1_Init+0xc4>)
 8001be0:	f000 fb5e 	bl	80022a0 <HAL_CAN_Init>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_CAN1_Init+0x62>
  {
	  Error_Handler();
 8001bea:	f000 f8aa 	bl	8001d42 <Error_Handler>
  }

  CAN_FilterTypeDef filter = {0};
 8001bee:	463b      	mov	r3, r7
 8001bf0:	2228      	movs	r2, #40	@ 0x28
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f008 fbad 	bl	800a354 <memset>
  filter.FilterBank = 0;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	617b      	str	r3, [r7, #20]
  filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	61bb      	str	r3, [r7, #24]
  filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8001c02:	2301      	movs	r3, #1
 8001c04:	61fb      	str	r3, [r7, #28]
  filter.FilterIdHigh = 0x0000;
 8001c06:	2300      	movs	r3, #0
 8001c08:	603b      	str	r3, [r7, #0]
  filter.FilterIdLow = 0x0000;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	607b      	str	r3, [r7, #4]
  filter.FilterMaskIdHigh = 0x0000;   // Accept all IDs
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60bb      	str	r3, [r7, #8]
  filter.FilterMaskIdLow = 0x0000;
 8001c12:	2300      	movs	r3, #0
 8001c14:	60fb      	str	r3, [r7, #12]
  filter.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001c16:	2300      	movs	r3, #0
 8001c18:	613b      	str	r3, [r7, #16]
  filter.FilterActivation = ENABLE;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	623b      	str	r3, [r7, #32]
  filter.SlaveStartFilterBank = 14;
 8001c1e:	230e      	movs	r3, #14
 8001c20:	627b      	str	r3, [r7, #36]	@ 0x24


  if (HAL_CAN_ConfigFilter(&hcan1, &filter) != HAL_OK)
 8001c22:	463b      	mov	r3, r7
 8001c24:	4619      	mov	r1, r3
 8001c26:	480a      	ldr	r0, [pc, #40]	@ (8001c50 <MX_CAN1_Init+0xc4>)
 8001c28:	f000 fc36 	bl	8002498 <HAL_CAN_ConfigFilter>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <MX_CAN1_Init+0xaa>
  {
      Error_Handler();
 8001c32:	f000 f886 	bl	8001d42 <Error_Handler>
  }
  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8001c36:	4806      	ldr	r0, [pc, #24]	@ (8001c50 <MX_CAN1_Init+0xc4>)
 8001c38:	f000 fd0c 	bl	8002654 <HAL_CAN_Start>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <MX_CAN1_Init+0xba>
      Error_Handler();
 8001c42:	f000 f87e 	bl	8001d42 <Error_Handler>
}
 8001c46:	bf00      	nop
 8001c48:	3728      	adds	r7, #40	@ 0x28
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	200008a0 	.word	0x200008a0
 8001c54:	40006400 	.word	0x40006400

08001c58 <StartSensorTask>:
*           - Timestamp measurements
* @param argument: argument Pointer to shared SensorData_t structure
* @retval None
*/
void StartSensorTask(void const * argument)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b096      	sub	sp, #88	@ 0x58
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
	DroneCAN_ProcessRx();
 8001c60:	f7ff fd2e 	bl	80016c0 <DroneCAN_ProcessRx>
	char msg[64];
    /*sensor data struct*/
    SensorData_t *data = (SensorData_t *)argument;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	657b      	str	r3, [r7, #84]	@ 0x54

    for(;;)
    {
        float temperature = 0.0f;
 8001c68:	f04f 0300 	mov.w	r3, #0
 8001c6c:	613b      	str	r3, [r7, #16]
        float pressure    = 0.0f;
 8001c6e:	f04f 0300 	mov.w	r3, #0
 8001c72:	60fb      	str	r3, [r7, #12]

        if (BMP280_ReadValues(&dev, &temperature, &pressure) == HAL_OK)
 8001c74:	f107 020c 	add.w	r2, r7, #12
 8001c78:	f107 0310 	add.w	r3, r7, #16
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4816      	ldr	r0, [pc, #88]	@ (8001cd8 <StartSensorTask+0x80>)
 8001c80:	f007 fdfe 	bl	8009880 <BMP280_ReadValues>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d11a      	bne.n	8001cc0 <StartSensorTask+0x68>
        {
        	osMutexWait(data->mutex, osWaitForever);
 8001c8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c8c:	691b      	ldr	r3, [r3, #16]
 8001c8e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001c92:	4618      	mov	r0, r3
 8001c94:	f003 fbc4 	bl	8005420 <osMutexWait>

            data->temperature_c = temperature;
 8001c98:	693a      	ldr	r2, [r7, #16]
 8001c9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c9c:	601a      	str	r2, [r3, #0]
            data->pressure_hpa  = pressure;
 8001c9e:	68fa      	ldr	r2, [r7, #12]
 8001ca0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ca2:	605a      	str	r2, [r3, #4]
            data->timestamp_ms  = HAL_GetTick();
 8001ca4:	f000 faf0 	bl	8002288 <HAL_GetTick>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cac:	609a      	str	r2, [r3, #8]
            data->valid         = 1;
 8001cae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	731a      	strb	r2, [r3, #12]

            osMutexRelease(data->mutex);
 8001cb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cb6:	691b      	ldr	r3, [r3, #16]
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f003 fbff 	bl	80054bc <osMutexRelease>
 8001cbe:	e006      	b.n	8001cce <StartSensorTask+0x76>

        }
        else {
            snprintf(msg, sizeof(msg), "BMP280 ERROR\n");
 8001cc0:	f107 0314 	add.w	r3, r7, #20
 8001cc4:	4a05      	ldr	r2, [pc, #20]	@ (8001cdc <StartSensorTask+0x84>)
 8001cc6:	2140      	movs	r1, #64	@ 0x40
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f008 fa4b 	bl	800a164 <sniprintf>
        }

        /* Sensor sampling period */
        osDelay(2000);
 8001cce:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001cd2:	f003 fb78 	bl	80053c6 <osDelay>
    {
 8001cd6:	e7c7      	b.n	8001c68 <StartSensorTask+0x10>
 8001cd8:	20000884 	.word	0x20000884
 8001cdc:	0800c5dc 	.word	0x0800c5dc

08001ce0 <StartCanTask>:
 *           - Sends periodic heartbeat messages
 *
 * @param  argument Pointer to shared SensorData_t structure
 */
void StartCanTask(void const * argument)
{
 8001ce0:	b5b0      	push	{r4, r5, r7, lr}
 8001ce2:	b088      	sub	sp, #32
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
    SensorData_t *shared = (SensorData_t *)argument;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	61fb      	str	r3, [r7, #28]


    for (;;)
    {
    	/* Copy shared data atomically */
        osMutexWait(shared->mutex, osWaitForever);
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	691b      	ldr	r3, [r3, #16]
 8001cf0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f003 fb93 	bl	8005420 <osMutexWait>
        local = *shared;
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	f107 0408 	add.w	r4, r7, #8
 8001d00:	461d      	mov	r5, r3
 8001d02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d06:	682b      	ldr	r3, [r5, #0]
 8001d08:	6023      	str	r3, [r4, #0]
        osMutexRelease(shared->mutex);
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	691b      	ldr	r3, [r3, #16]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f003 fbd4 	bl	80054bc <osMutexRelease>

        if (local.valid)
 8001d14:	7d3b      	ldrb	r3, [r7, #20]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d00b      	beq.n	8001d32 <StartCanTask+0x52>
        {

            DroneCAN_SendPressure(local.pressure_hpa);
 8001d1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d1e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d22:	f7ff fd81 	bl	8001828 <DroneCAN_SendPressure>

            DroneCAN_SendTemperature(local.temperature_c);
 8001d26:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d2a:	eeb0 0a67 	vmov.f32	s0, s15
 8001d2e:	f7ff fdc7 	bl	80018c0 <DroneCAN_SendTemperature>

        }

        /* Publish node heartbeat */
        DroneCAN_SendHeartbeat();
 8001d32:	f7ff fd1d 	bl	8001770 <DroneCAN_SendHeartbeat>

        /* Listen to bus for Latency ping */
        DroneCAN_ProcessRx();
 8001d36:	f7ff fcc3 	bl	80016c0 <DroneCAN_ProcessRx>

        /* Transmission period */
        osDelay(10);
 8001d3a:	200a      	movs	r0, #10
 8001d3c:	f003 fb43 	bl	80053c6 <osDelay>
        osMutexWait(shared->mutex, osWaitForever);
 8001d40:	e7d4      	b.n	8001cec <StartCanTask+0xc>

08001d42 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d42:	b480      	push	{r7}
 8001d44:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d46:	b672      	cpsid	i
}
 8001d48:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d4a:	bf00      	nop
 8001d4c:	e7fd      	b.n	8001d4a <Error_Handler+0x8>
	...

08001d50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d56:	2300      	movs	r3, #0
 8001d58:	607b      	str	r3, [r7, #4]
 8001d5a:	4b12      	ldr	r3, [pc, #72]	@ (8001da4 <HAL_MspInit+0x54>)
 8001d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5e:	4a11      	ldr	r2, [pc, #68]	@ (8001da4 <HAL_MspInit+0x54>)
 8001d60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d64:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d66:	4b0f      	ldr	r3, [pc, #60]	@ (8001da4 <HAL_MspInit+0x54>)
 8001d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d6e:	607b      	str	r3, [r7, #4]
 8001d70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	603b      	str	r3, [r7, #0]
 8001d76:	4b0b      	ldr	r3, [pc, #44]	@ (8001da4 <HAL_MspInit+0x54>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001da4 <HAL_MspInit+0x54>)
 8001d7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d80:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d82:	4b08      	ldr	r3, [pc, #32]	@ (8001da4 <HAL_MspInit+0x54>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d8a:	603b      	str	r3, [r7, #0]
 8001d8c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d8e:	2200      	movs	r2, #0
 8001d90:	210f      	movs	r1, #15
 8001d92:	f06f 0001 	mvn.w	r0, #1
 8001d96:	f000 ffcc 	bl	8002d32 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d9a:	bf00      	nop
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40023800 	.word	0x40023800

08001da8 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b08a      	sub	sp, #40	@ 0x28
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db0:	f107 0314 	add.w	r3, r7, #20
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	605a      	str	r2, [r3, #4]
 8001dba:	609a      	str	r2, [r3, #8]
 8001dbc:	60da      	str	r2, [r3, #12]
 8001dbe:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a19      	ldr	r2, [pc, #100]	@ (8001e2c <HAL_CAN_MspInit+0x84>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d12c      	bne.n	8001e24 <HAL_CAN_MspInit+0x7c>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001dca:	2300      	movs	r3, #0
 8001dcc:	613b      	str	r3, [r7, #16]
 8001dce:	4b18      	ldr	r3, [pc, #96]	@ (8001e30 <HAL_CAN_MspInit+0x88>)
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd2:	4a17      	ldr	r2, [pc, #92]	@ (8001e30 <HAL_CAN_MspInit+0x88>)
 8001dd4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001dd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dda:	4b15      	ldr	r3, [pc, #84]	@ (8001e30 <HAL_CAN_MspInit+0x88>)
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001de2:	613b      	str	r3, [r7, #16]
 8001de4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de6:	2300      	movs	r3, #0
 8001de8:	60fb      	str	r3, [r7, #12]
 8001dea:	4b11      	ldr	r3, [pc, #68]	@ (8001e30 <HAL_CAN_MspInit+0x88>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dee:	4a10      	ldr	r2, [pc, #64]	@ (8001e30 <HAL_CAN_MspInit+0x88>)
 8001df0:	f043 0301 	orr.w	r3, r3, #1
 8001df4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001df6:	4b0e      	ldr	r3, [pc, #56]	@ (8001e30 <HAL_CAN_MspInit+0x88>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dfa:	f003 0301 	and.w	r3, r3, #1
 8001dfe:	60fb      	str	r3, [r7, #12]
 8001e00:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001e02:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001e06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e08:	2302      	movs	r3, #2
 8001e0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e10:	2303      	movs	r3, #3
 8001e12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001e14:	2309      	movs	r3, #9
 8001e16:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e18:	f107 0314 	add.w	r3, r7, #20
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4805      	ldr	r0, [pc, #20]	@ (8001e34 <HAL_CAN_MspInit+0x8c>)
 8001e20:	f000 ffbe 	bl	8002da0 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001e24:	bf00      	nop
 8001e26:	3728      	adds	r7, #40	@ 0x28
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	40006400 	.word	0x40006400
 8001e30:	40023800 	.word	0x40023800
 8001e34:	40020000 	.word	0x40020000

08001e38 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b08a      	sub	sp, #40	@ 0x28
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e40:	f107 0314 	add.w	r3, r7, #20
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
 8001e48:	605a      	str	r2, [r3, #4]
 8001e4a:	609a      	str	r2, [r3, #8]
 8001e4c:	60da      	str	r2, [r3, #12]
 8001e4e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a19      	ldr	r2, [pc, #100]	@ (8001ebc <HAL_I2C_MspInit+0x84>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d12c      	bne.n	8001eb4 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	613b      	str	r3, [r7, #16]
 8001e5e:	4b18      	ldr	r3, [pc, #96]	@ (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e62:	4a17      	ldr	r2, [pc, #92]	@ (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001e64:	f043 0302 	orr.w	r3, r3, #2
 8001e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e6a:	4b15      	ldr	r3, [pc, #84]	@ (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6e:	f003 0302 	and.w	r3, r3, #2
 8001e72:	613b      	str	r3, [r7, #16]
 8001e74:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e76:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e7c:	2312      	movs	r3, #18
 8001e7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e80:	2300      	movs	r3, #0
 8001e82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e84:	2303      	movs	r3, #3
 8001e86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e88:	2304      	movs	r3, #4
 8001e8a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e8c:	f107 0314 	add.w	r3, r7, #20
 8001e90:	4619      	mov	r1, r3
 8001e92:	480c      	ldr	r0, [pc, #48]	@ (8001ec4 <HAL_I2C_MspInit+0x8c>)
 8001e94:	f000 ff84 	bl	8002da0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e98:	2300      	movs	r3, #0
 8001e9a:	60fb      	str	r3, [r7, #12]
 8001e9c:	4b08      	ldr	r3, [pc, #32]	@ (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea0:	4a07      	ldr	r2, [pc, #28]	@ (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001ea2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ea6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ea8:	4b05      	ldr	r3, [pc, #20]	@ (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001eb4:	bf00      	nop
 8001eb6:	3728      	adds	r7, #40	@ 0x28
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40005400 	.word	0x40005400
 8001ec0:	40023800 	.word	0x40023800
 8001ec4:	40020400 	.word	0x40020400

08001ec8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08a      	sub	sp, #40	@ 0x28
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed0:	f107 0314 	add.w	r3, r7, #20
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
 8001ede:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a19      	ldr	r2, [pc, #100]	@ (8001f4c <HAL_UART_MspInit+0x84>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d12b      	bne.n	8001f42 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001eea:	2300      	movs	r3, #0
 8001eec:	613b      	str	r3, [r7, #16]
 8001eee:	4b18      	ldr	r3, [pc, #96]	@ (8001f50 <HAL_UART_MspInit+0x88>)
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef2:	4a17      	ldr	r2, [pc, #92]	@ (8001f50 <HAL_UART_MspInit+0x88>)
 8001ef4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ef8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001efa:	4b15      	ldr	r3, [pc, #84]	@ (8001f50 <HAL_UART_MspInit+0x88>)
 8001efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f02:	613b      	str	r3, [r7, #16]
 8001f04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
 8001f0a:	4b11      	ldr	r3, [pc, #68]	@ (8001f50 <HAL_UART_MspInit+0x88>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0e:	4a10      	ldr	r2, [pc, #64]	@ (8001f50 <HAL_UART_MspInit+0x88>)
 8001f10:	f043 0301 	orr.w	r3, r3, #1
 8001f14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f16:	4b0e      	ldr	r3, [pc, #56]	@ (8001f50 <HAL_UART_MspInit+0x88>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001f22:	230c      	movs	r3, #12
 8001f24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f26:	2302      	movs	r3, #2
 8001f28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f32:	2307      	movs	r3, #7
 8001f34:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f36:	f107 0314 	add.w	r3, r7, #20
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4805      	ldr	r0, [pc, #20]	@ (8001f54 <HAL_UART_MspInit+0x8c>)
 8001f3e:	f000 ff2f 	bl	8002da0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001f42:	bf00      	nop
 8001f44:	3728      	adds	r7, #40	@ 0x28
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	40004400 	.word	0x40004400
 8001f50:	40023800 	.word	0x40023800
 8001f54:	40020000 	.word	0x40020000

08001f58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f5c:	bf00      	nop
 8001f5e:	e7fd      	b.n	8001f5c <NMI_Handler+0x4>

08001f60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f64:	bf00      	nop
 8001f66:	e7fd      	b.n	8001f64 <HardFault_Handler+0x4>

08001f68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f6c:	bf00      	nop
 8001f6e:	e7fd      	b.n	8001f6c <MemManage_Handler+0x4>

08001f70 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f74:	bf00      	nop
 8001f76:	e7fd      	b.n	8001f74 <BusFault_Handler+0x4>

08001f78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f7c:	bf00      	nop
 8001f7e:	e7fd      	b.n	8001f7c <UsageFault_Handler+0x4>

08001f80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f84:	bf00      	nop
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr

08001f8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f8e:	b580      	push	{r7, lr}
 8001f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f92:	f000 f965 	bl	8002260 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001f96:	f004 ff2d 	bl	8006df4 <xTaskGetSchedulerState>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d001      	beq.n	8001fa4 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001fa0:	f005 fb12 	bl	80075c8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fa4:	bf00      	nop
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <EXTI15_10_IRQHandler>:
/* please refer to the startup file (startup_stm32f4xx.s).                    */
/******************************************************************************/

/* USER CODE BEGIN 1 */
void EXTI15_10_IRQHandler(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001fac:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001fb0:	f001 f8a4 	bl	80030fc <HAL_GPIO_EXTI_IRQHandler>
}
 8001fb4:	bf00      	nop
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  return 1;
 8001fbc:	2301      	movs	r3, #1
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <_kill>:

int _kill(int pid, int sig)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fd2:	f008 f9c7 	bl	800a364 <__errno>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2216      	movs	r2, #22
 8001fda:	601a      	str	r2, [r3, #0]
  return -1;
 8001fdc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3708      	adds	r7, #8
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <_exit>:

void _exit (int status)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ff0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f7ff ffe7 	bl	8001fc8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ffa:	bf00      	nop
 8001ffc:	e7fd      	b.n	8001ffa <_exit+0x12>

08001ffe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b086      	sub	sp, #24
 8002002:	af00      	add	r7, sp, #0
 8002004:	60f8      	str	r0, [r7, #12]
 8002006:	60b9      	str	r1, [r7, #8]
 8002008:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800200a:	2300      	movs	r3, #0
 800200c:	617b      	str	r3, [r7, #20]
 800200e:	e00a      	b.n	8002026 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002010:	f3af 8000 	nop.w
 8002014:	4601      	mov	r1, r0
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	1c5a      	adds	r2, r3, #1
 800201a:	60ba      	str	r2, [r7, #8]
 800201c:	b2ca      	uxtb	r2, r1
 800201e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	3301      	adds	r3, #1
 8002024:	617b      	str	r3, [r7, #20]
 8002026:	697a      	ldr	r2, [r7, #20]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	429a      	cmp	r2, r3
 800202c:	dbf0      	blt.n	8002010 <_read+0x12>
  }

  return len;
 800202e:	687b      	ldr	r3, [r7, #4]
}
 8002030:	4618      	mov	r0, r3
 8002032:	3718      	adds	r7, #24
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002044:	2300      	movs	r3, #0
 8002046:	617b      	str	r3, [r7, #20]
 8002048:	e009      	b.n	800205e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	1c5a      	adds	r2, r3, #1
 800204e:	60ba      	str	r2, [r7, #8]
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	4618      	mov	r0, r3
 8002054:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	3301      	adds	r3, #1
 800205c:	617b      	str	r3, [r7, #20]
 800205e:	697a      	ldr	r2, [r7, #20]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	429a      	cmp	r2, r3
 8002064:	dbf1      	blt.n	800204a <_write+0x12>
  }
  return len;
 8002066:	687b      	ldr	r3, [r7, #4]
}
 8002068:	4618      	mov	r0, r3
 800206a:	3718      	adds	r7, #24
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <_close>:

int _close(int file)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002078:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800207c:	4618      	mov	r0, r3
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002098:	605a      	str	r2, [r3, #4]
  return 0;
 800209a:	2300      	movs	r3, #0
}
 800209c:	4618      	mov	r0, r3
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <_isatty>:

int _isatty(int file)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020b0:	2301      	movs	r3, #1
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr

080020be <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020be:	b480      	push	{r7}
 80020c0:	b085      	sub	sp, #20
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	60f8      	str	r0, [r7, #12]
 80020c6:	60b9      	str	r1, [r7, #8]
 80020c8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020ca:	2300      	movs	r3, #0
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3714      	adds	r7, #20
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020e0:	4a14      	ldr	r2, [pc, #80]	@ (8002134 <_sbrk+0x5c>)
 80020e2:	4b15      	ldr	r3, [pc, #84]	@ (8002138 <_sbrk+0x60>)
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020ec:	4b13      	ldr	r3, [pc, #76]	@ (800213c <_sbrk+0x64>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d102      	bne.n	80020fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020f4:	4b11      	ldr	r3, [pc, #68]	@ (800213c <_sbrk+0x64>)
 80020f6:	4a12      	ldr	r2, [pc, #72]	@ (8002140 <_sbrk+0x68>)
 80020f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020fa:	4b10      	ldr	r3, [pc, #64]	@ (800213c <_sbrk+0x64>)
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4413      	add	r3, r2
 8002102:	693a      	ldr	r2, [r7, #16]
 8002104:	429a      	cmp	r2, r3
 8002106:	d207      	bcs.n	8002118 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002108:	f008 f92c 	bl	800a364 <__errno>
 800210c:	4603      	mov	r3, r0
 800210e:	220c      	movs	r2, #12
 8002110:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002112:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002116:	e009      	b.n	800212c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002118:	4b08      	ldr	r3, [pc, #32]	@ (800213c <_sbrk+0x64>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800211e:	4b07      	ldr	r3, [pc, #28]	@ (800213c <_sbrk+0x64>)
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4413      	add	r3, r2
 8002126:	4a05      	ldr	r2, [pc, #20]	@ (800213c <_sbrk+0x64>)
 8002128:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800212a:	68fb      	ldr	r3, [r7, #12]
}
 800212c:	4618      	mov	r0, r3
 800212e:	3718      	adds	r7, #24
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	20020000 	.word	0x20020000
 8002138:	00000400 	.word	0x00000400
 800213c:	20000978 	.word	0x20000978
 8002140:	20004820 	.word	0x20004820

08002144 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002148:	4b06      	ldr	r3, [pc, #24]	@ (8002164 <SystemInit+0x20>)
 800214a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800214e:	4a05      	ldr	r2, [pc, #20]	@ (8002164 <SystemInit+0x20>)
 8002150:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002154:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002158:	bf00      	nop
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	e000ed00 	.word	0xe000ed00

08002168 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002168:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021a0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800216c:	f7ff ffea 	bl	8002144 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002170:	480c      	ldr	r0, [pc, #48]	@ (80021a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002172:	490d      	ldr	r1, [pc, #52]	@ (80021a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002174:	4a0d      	ldr	r2, [pc, #52]	@ (80021ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002176:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002178:	e002      	b.n	8002180 <LoopCopyDataInit>

0800217a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800217a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800217c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800217e:	3304      	adds	r3, #4

08002180 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002180:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002182:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002184:	d3f9      	bcc.n	800217a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002186:	4a0a      	ldr	r2, [pc, #40]	@ (80021b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002188:	4c0a      	ldr	r4, [pc, #40]	@ (80021b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800218a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800218c:	e001      	b.n	8002192 <LoopFillZerobss>

0800218e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800218e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002190:	3204      	adds	r2, #4

08002192 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002192:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002194:	d3fb      	bcc.n	800218e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002196:	f008 f8eb 	bl	800a370 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800219a:	f7ff fc37 	bl	8001a0c <main>
  bx  lr    
 800219e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80021a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021a8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80021ac:	0800c994 	.word	0x0800c994
  ldr r2, =_sbss
 80021b0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80021b4:	20004820 	.word	0x20004820

080021b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021b8:	e7fe      	b.n	80021b8 <ADC_IRQHandler>
	...

080021bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021c0:	4b0e      	ldr	r3, [pc, #56]	@ (80021fc <HAL_Init+0x40>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a0d      	ldr	r2, [pc, #52]	@ (80021fc <HAL_Init+0x40>)
 80021c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021cc:	4b0b      	ldr	r3, [pc, #44]	@ (80021fc <HAL_Init+0x40>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a0a      	ldr	r2, [pc, #40]	@ (80021fc <HAL_Init+0x40>)
 80021d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021d8:	4b08      	ldr	r3, [pc, #32]	@ (80021fc <HAL_Init+0x40>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a07      	ldr	r2, [pc, #28]	@ (80021fc <HAL_Init+0x40>)
 80021de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021e4:	2003      	movs	r0, #3
 80021e6:	f000 fd99 	bl	8002d1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021ea:	200f      	movs	r0, #15
 80021ec:	f000 f808 	bl	8002200 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021f0:	f7ff fdae 	bl	8001d50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	40023c00 	.word	0x40023c00

08002200 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002208:	4b12      	ldr	r3, [pc, #72]	@ (8002254 <HAL_InitTick+0x54>)
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	4b12      	ldr	r3, [pc, #72]	@ (8002258 <HAL_InitTick+0x58>)
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	4619      	mov	r1, r3
 8002212:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002216:	fbb3 f3f1 	udiv	r3, r3, r1
 800221a:	fbb2 f3f3 	udiv	r3, r2, r3
 800221e:	4618      	mov	r0, r3
 8002220:	f000 fdb1 	bl	8002d86 <HAL_SYSTICK_Config>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e00e      	b.n	800224c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2b0f      	cmp	r3, #15
 8002232:	d80a      	bhi.n	800224a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002234:	2200      	movs	r2, #0
 8002236:	6879      	ldr	r1, [r7, #4]
 8002238:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800223c:	f000 fd79 	bl	8002d32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002240:	4a06      	ldr	r2, [pc, #24]	@ (800225c <HAL_InitTick+0x5c>)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002246:	2300      	movs	r3, #0
 8002248:	e000      	b.n	800224c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
}
 800224c:	4618      	mov	r0, r3
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	20000000 	.word	0x20000000
 8002258:	20000008 	.word	0x20000008
 800225c:	20000004 	.word	0x20000004

08002260 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002264:	4b06      	ldr	r3, [pc, #24]	@ (8002280 <HAL_IncTick+0x20>)
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	461a      	mov	r2, r3
 800226a:	4b06      	ldr	r3, [pc, #24]	@ (8002284 <HAL_IncTick+0x24>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4413      	add	r3, r2
 8002270:	4a04      	ldr	r2, [pc, #16]	@ (8002284 <HAL_IncTick+0x24>)
 8002272:	6013      	str	r3, [r2, #0]
}
 8002274:	bf00      	nop
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	20000008 	.word	0x20000008
 8002284:	2000097c 	.word	0x2000097c

08002288 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  return uwTick;
 800228c:	4b03      	ldr	r3, [pc, #12]	@ (800229c <HAL_GetTick+0x14>)
 800228e:	681b      	ldr	r3, [r3, #0]
}
 8002290:	4618      	mov	r0, r3
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	2000097c 	.word	0x2000097c

080022a0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d101      	bne.n	80022b2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e0ed      	b.n	800248e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d102      	bne.n	80022c4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f7ff fd72 	bl	8001da8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f042 0201 	orr.w	r2, r2, #1
 80022d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022d4:	f7ff ffd8 	bl	8002288 <HAL_GetTick>
 80022d8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80022da:	e012      	b.n	8002302 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80022dc:	f7ff ffd4 	bl	8002288 <HAL_GetTick>
 80022e0:	4602      	mov	r2, r0
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	1ad3      	subs	r3, r2, r3
 80022e6:	2b0a      	cmp	r3, #10
 80022e8:	d90b      	bls.n	8002302 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ee:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2205      	movs	r2, #5
 80022fa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e0c5      	b.n	800248e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f003 0301 	and.w	r3, r3, #1
 800230c:	2b00      	cmp	r3, #0
 800230e:	d0e5      	beq.n	80022dc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f022 0202 	bic.w	r2, r2, #2
 800231e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002320:	f7ff ffb2 	bl	8002288 <HAL_GetTick>
 8002324:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002326:	e012      	b.n	800234e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002328:	f7ff ffae 	bl	8002288 <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	2b0a      	cmp	r3, #10
 8002334:	d90b      	bls.n	800234e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800233a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2205      	movs	r2, #5
 8002346:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e09f      	b.n	800248e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f003 0302 	and.w	r3, r3, #2
 8002358:	2b00      	cmp	r3, #0
 800235a:	d1e5      	bne.n	8002328 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	7e1b      	ldrb	r3, [r3, #24]
 8002360:	2b01      	cmp	r3, #1
 8002362:	d108      	bne.n	8002376 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	e007      	b.n	8002386 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002384:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	7e5b      	ldrb	r3, [r3, #25]
 800238a:	2b01      	cmp	r3, #1
 800238c:	d108      	bne.n	80023a0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800239c:	601a      	str	r2, [r3, #0]
 800239e:	e007      	b.n	80023b0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80023ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	7e9b      	ldrb	r3, [r3, #26]
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d108      	bne.n	80023ca <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f042 0220 	orr.w	r2, r2, #32
 80023c6:	601a      	str	r2, [r3, #0]
 80023c8:	e007      	b.n	80023da <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f022 0220 	bic.w	r2, r2, #32
 80023d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	7edb      	ldrb	r3, [r3, #27]
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d108      	bne.n	80023f4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f022 0210 	bic.w	r2, r2, #16
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	e007      	b.n	8002404 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f042 0210 	orr.w	r2, r2, #16
 8002402:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	7f1b      	ldrb	r3, [r3, #28]
 8002408:	2b01      	cmp	r3, #1
 800240a:	d108      	bne.n	800241e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f042 0208 	orr.w	r2, r2, #8
 800241a:	601a      	str	r2, [r3, #0]
 800241c:	e007      	b.n	800242e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f022 0208 	bic.w	r2, r2, #8
 800242c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	7f5b      	ldrb	r3, [r3, #29]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d108      	bne.n	8002448 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f042 0204 	orr.w	r2, r2, #4
 8002444:	601a      	str	r2, [r3, #0]
 8002446:	e007      	b.n	8002458 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f022 0204 	bic.w	r2, r2, #4
 8002456:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	689a      	ldr	r2, [r3, #8]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	431a      	orrs	r2, r3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	691b      	ldr	r3, [r3, #16]
 8002466:	431a      	orrs	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	695b      	ldr	r3, [r3, #20]
 800246c:	ea42 0103 	orr.w	r1, r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	1e5a      	subs	r2, r3, #1
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	430a      	orrs	r2, r1
 800247c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2201      	movs	r2, #1
 8002488:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800248c:	2300      	movs	r3, #0
}
 800248e:	4618      	mov	r0, r3
 8002490:	3710      	adds	r7, #16
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
	...

08002498 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002498:	b480      	push	{r7}
 800249a:	b087      	sub	sp, #28
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024a8:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 80024aa:	7dfb      	ldrb	r3, [r7, #23]
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d003      	beq.n	80024b8 <HAL_CAN_ConfigFilter+0x20>
 80024b0:	7dfb      	ldrb	r3, [r7, #23]
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	f040 80be 	bne.w	8002634 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80024b8:	4b65      	ldr	r3, [pc, #404]	@ (8002650 <HAL_CAN_ConfigFilter+0x1b8>)
 80024ba:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80024c2:	f043 0201 	orr.w	r2, r3, #1
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80024d2:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e6:	021b      	lsls	r3, r3, #8
 80024e8:	431a      	orrs	r2, r3
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	695b      	ldr	r3, [r3, #20]
 80024f4:	f003 031f 	and.w	r3, r3, #31
 80024f8:	2201      	movs	r2, #1
 80024fa:	fa02 f303 	lsl.w	r3, r2, r3
 80024fe:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	43db      	mvns	r3, r3
 800250a:	401a      	ands	r2, r3
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	69db      	ldr	r3, [r3, #28]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d123      	bne.n	8002562 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	43db      	mvns	r3, r3
 8002524:	401a      	ands	r2, r3
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002538:	683a      	ldr	r2, [r7, #0]
 800253a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800253c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	3248      	adds	r2, #72	@ 0x48
 8002542:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002556:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002558:	6939      	ldr	r1, [r7, #16]
 800255a:	3348      	adds	r3, #72	@ 0x48
 800255c:	00db      	lsls	r3, r3, #3
 800255e:	440b      	add	r3, r1
 8002560:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	69db      	ldr	r3, [r3, #28]
 8002566:	2b01      	cmp	r3, #1
 8002568:	d122      	bne.n	80025b0 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	431a      	orrs	r2, r3
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002586:	683a      	ldr	r2, [r7, #0]
 8002588:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800258a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	3248      	adds	r2, #72	@ 0x48
 8002590:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80025a4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80025a6:	6939      	ldr	r1, [r7, #16]
 80025a8:	3348      	adds	r3, #72	@ 0x48
 80025aa:	00db      	lsls	r3, r3, #3
 80025ac:	440b      	add	r3, r1
 80025ae:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d109      	bne.n	80025cc <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	43db      	mvns	r3, r3
 80025c2:	401a      	ands	r2, r3
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80025ca:	e007      	b.n	80025dc <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	431a      	orrs	r2, r3
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	691b      	ldr	r3, [r3, #16]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d109      	bne.n	80025f8 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	43db      	mvns	r3, r3
 80025ee:	401a      	ands	r2, r3
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80025f6:	e007      	b.n	8002608 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	431a      	orrs	r2, r3
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	6a1b      	ldr	r3, [r3, #32]
 800260c:	2b01      	cmp	r3, #1
 800260e:	d107      	bne.n	8002620 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	431a      	orrs	r2, r3
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002626:	f023 0201 	bic.w	r2, r3, #1
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002630:	2300      	movs	r3, #0
 8002632:	e006      	b.n	8002642 <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002638:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
  }
}
 8002642:	4618      	mov	r0, r3
 8002644:	371c      	adds	r7, #28
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	40006400 	.word	0x40006400

08002654 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002662:	b2db      	uxtb	r3, r3
 8002664:	2b01      	cmp	r3, #1
 8002666:	d12e      	bne.n	80026c6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2202      	movs	r2, #2
 800266c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f022 0201 	bic.w	r2, r2, #1
 800267e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002680:	f7ff fe02 	bl	8002288 <HAL_GetTick>
 8002684:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002686:	e012      	b.n	80026ae <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002688:	f7ff fdfe 	bl	8002288 <HAL_GetTick>
 800268c:	4602      	mov	r2, r0
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	2b0a      	cmp	r3, #10
 8002694:	d90b      	bls.n	80026ae <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800269a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2205      	movs	r2, #5
 80026a6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e012      	b.n	80026d4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f003 0301 	and.w	r3, r3, #1
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d1e5      	bne.n	8002688 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80026c2:	2300      	movs	r3, #0
 80026c4:	e006      	b.n	80026d4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ca:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
  }
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3710      	adds	r7, #16
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}

080026dc <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80026dc:	b480      	push	{r7}
 80026de:	b089      	sub	sp, #36	@ 0x24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
 80026e8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026f0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80026fa:	7ffb      	ldrb	r3, [r7, #31]
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d003      	beq.n	8002708 <HAL_CAN_AddTxMessage+0x2c>
 8002700:	7ffb      	ldrb	r3, [r7, #31]
 8002702:	2b02      	cmp	r3, #2
 8002704:	f040 80ad 	bne.w	8002862 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d10a      	bne.n	8002728 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002718:	2b00      	cmp	r3, #0
 800271a:	d105      	bne.n	8002728 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800271c:	69bb      	ldr	r3, [r7, #24]
 800271e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002722:	2b00      	cmp	r3, #0
 8002724:	f000 8095 	beq.w	8002852 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002728:	69bb      	ldr	r3, [r7, #24]
 800272a:	0e1b      	lsrs	r3, r3, #24
 800272c:	f003 0303 	and.w	r3, r3, #3
 8002730:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002732:	2201      	movs	r2, #1
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	409a      	lsls	r2, r3
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d10d      	bne.n	8002760 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800274e:	68f9      	ldr	r1, [r7, #12]
 8002750:	6809      	ldr	r1, [r1, #0]
 8002752:	431a      	orrs	r2, r3
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	3318      	adds	r3, #24
 8002758:	011b      	lsls	r3, r3, #4
 800275a:	440b      	add	r3, r1
 800275c:	601a      	str	r2, [r3, #0]
 800275e:	e00f      	b.n	8002780 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800276a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002770:	68f9      	ldr	r1, [r7, #12]
 8002772:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002774:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	3318      	adds	r3, #24
 800277a:	011b      	lsls	r3, r3, #4
 800277c:	440b      	add	r3, r1
 800277e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	6819      	ldr	r1, [r3, #0]
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	691a      	ldr	r2, [r3, #16]
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	3318      	adds	r3, #24
 800278c:	011b      	lsls	r3, r3, #4
 800278e:	440b      	add	r3, r1
 8002790:	3304      	adds	r3, #4
 8002792:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	7d1b      	ldrb	r3, [r3, #20]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d111      	bne.n	80027c0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	3318      	adds	r3, #24
 80027a4:	011b      	lsls	r3, r3, #4
 80027a6:	4413      	add	r3, r2
 80027a8:	3304      	adds	r3, #4
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	6811      	ldr	r1, [r2, #0]
 80027b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	3318      	adds	r3, #24
 80027b8:	011b      	lsls	r3, r3, #4
 80027ba:	440b      	add	r3, r1
 80027bc:	3304      	adds	r3, #4
 80027be:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	3307      	adds	r3, #7
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	061a      	lsls	r2, r3, #24
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	3306      	adds	r3, #6
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	041b      	lsls	r3, r3, #16
 80027d0:	431a      	orrs	r2, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	3305      	adds	r3, #5
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	021b      	lsls	r3, r3, #8
 80027da:	4313      	orrs	r3, r2
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	3204      	adds	r2, #4
 80027e0:	7812      	ldrb	r2, [r2, #0]
 80027e2:	4610      	mov	r0, r2
 80027e4:	68fa      	ldr	r2, [r7, #12]
 80027e6:	6811      	ldr	r1, [r2, #0]
 80027e8:	ea43 0200 	orr.w	r2, r3, r0
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	011b      	lsls	r3, r3, #4
 80027f0:	440b      	add	r3, r1
 80027f2:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80027f6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	3303      	adds	r3, #3
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	061a      	lsls	r2, r3, #24
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	3302      	adds	r3, #2
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	041b      	lsls	r3, r3, #16
 8002808:	431a      	orrs	r2, r3
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	3301      	adds	r3, #1
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	021b      	lsls	r3, r3, #8
 8002812:	4313      	orrs	r3, r2
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	7812      	ldrb	r2, [r2, #0]
 8002818:	4610      	mov	r0, r2
 800281a:	68fa      	ldr	r2, [r7, #12]
 800281c:	6811      	ldr	r1, [r2, #0]
 800281e:	ea43 0200 	orr.w	r2, r3, r0
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	011b      	lsls	r3, r3, #4
 8002826:	440b      	add	r3, r1
 8002828:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800282c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	3318      	adds	r3, #24
 8002836:	011b      	lsls	r3, r3, #4
 8002838:	4413      	add	r3, r2
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	68fa      	ldr	r2, [r7, #12]
 800283e:	6811      	ldr	r1, [r2, #0]
 8002840:	f043 0201 	orr.w	r2, r3, #1
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	3318      	adds	r3, #24
 8002848:	011b      	lsls	r3, r3, #4
 800284a:	440b      	add	r3, r1
 800284c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800284e:	2300      	movs	r3, #0
 8002850:	e00e      	b.n	8002870 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002856:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e006      	b.n	8002870 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002866:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
  }
}
 8002870:	4618      	mov	r0, r3
 8002872:	3724      	adds	r7, #36	@ 0x24
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002884:	2300      	movs	r3, #0
 8002886:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800288e:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002890:	7afb      	ldrb	r3, [r7, #11]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d002      	beq.n	800289c <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002896:	7afb      	ldrb	r3, [r7, #11]
 8002898:	2b02      	cmp	r3, #2
 800289a:	d11d      	bne.n	80028d8 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d002      	beq.n	80028b0 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	3301      	adds	r3, #1
 80028ae:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d002      	beq.n	80028c4 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	3301      	adds	r3, #1
 80028c2:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d002      	beq.n	80028d8 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	3301      	adds	r3, #1
 80028d6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80028d8:	68fb      	ldr	r3, [r7, #12]
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3714      	adds	r7, #20
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr

080028e6 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80028e6:	b480      	push	{r7}
 80028e8:	b087      	sub	sp, #28
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	60f8      	str	r0, [r7, #12]
 80028ee:	60b9      	str	r1, [r7, #8]
 80028f0:	607a      	str	r2, [r7, #4]
 80028f2:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028fa:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80028fc:	7dfb      	ldrb	r3, [r7, #23]
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d003      	beq.n	800290a <HAL_CAN_GetRxMessage+0x24>
 8002902:	7dfb      	ldrb	r3, [r7, #23]
 8002904:	2b02      	cmp	r3, #2
 8002906:	f040 8103 	bne.w	8002b10 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d10e      	bne.n	800292e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	f003 0303 	and.w	r3, r3, #3
 800291a:	2b00      	cmp	r3, #0
 800291c:	d116      	bne.n	800294c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002922:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e0f7      	b.n	8002b1e <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	f003 0303 	and.w	r3, r3, #3
 8002938:	2b00      	cmp	r3, #0
 800293a:	d107      	bne.n	800294c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002940:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e0e8      	b.n	8002b1e <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	331b      	adds	r3, #27
 8002954:	011b      	lsls	r3, r3, #4
 8002956:	4413      	add	r3, r2
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0204 	and.w	r2, r3, #4
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d10c      	bne.n	8002984 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	331b      	adds	r3, #27
 8002972:	011b      	lsls	r3, r3, #4
 8002974:	4413      	add	r3, r2
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	0d5b      	lsrs	r3, r3, #21
 800297a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	601a      	str	r2, [r3, #0]
 8002982:	e00b      	b.n	800299c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	331b      	adds	r3, #27
 800298c:	011b      	lsls	r3, r3, #4
 800298e:	4413      	add	r3, r2
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	08db      	lsrs	r3, r3, #3
 8002994:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	331b      	adds	r3, #27
 80029a4:	011b      	lsls	r3, r3, #4
 80029a6:	4413      	add	r3, r2
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0202 	and.w	r2, r3, #2
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	331b      	adds	r3, #27
 80029ba:	011b      	lsls	r3, r3, #4
 80029bc:	4413      	add	r3, r2
 80029be:	3304      	adds	r3, #4
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0308 	and.w	r3, r3, #8
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d003      	beq.n	80029d2 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2208      	movs	r2, #8
 80029ce:	611a      	str	r2, [r3, #16]
 80029d0:	e00b      	b.n	80029ea <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	331b      	adds	r3, #27
 80029da:	011b      	lsls	r3, r3, #4
 80029dc:	4413      	add	r3, r2
 80029de:	3304      	adds	r3, #4
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 020f 	and.w	r2, r3, #15
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	331b      	adds	r3, #27
 80029f2:	011b      	lsls	r3, r3, #4
 80029f4:	4413      	add	r3, r2
 80029f6:	3304      	adds	r3, #4
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	0a1b      	lsrs	r3, r3, #8
 80029fc:	b2da      	uxtb	r2, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	331b      	adds	r3, #27
 8002a0a:	011b      	lsls	r3, r3, #4
 8002a0c:	4413      	add	r3, r2
 8002a0e:	3304      	adds	r3, #4
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	0c1b      	lsrs	r3, r3, #16
 8002a14:	b29a      	uxth	r2, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	011b      	lsls	r3, r3, #4
 8002a22:	4413      	add	r3, r2
 8002a24:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	b2da      	uxtb	r2, r3
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	011b      	lsls	r3, r3, #4
 8002a38:	4413      	add	r3, r2
 8002a3a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	0a1a      	lsrs	r2, r3, #8
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	3301      	adds	r3, #1
 8002a46:	b2d2      	uxtb	r2, r2
 8002a48:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	011b      	lsls	r3, r3, #4
 8002a52:	4413      	add	r3, r2
 8002a54:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	0c1a      	lsrs	r2, r3, #16
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	3302      	adds	r3, #2
 8002a60:	b2d2      	uxtb	r2, r2
 8002a62:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	011b      	lsls	r3, r3, #4
 8002a6c:	4413      	add	r3, r2
 8002a6e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	0e1a      	lsrs	r2, r3, #24
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	3303      	adds	r3, #3
 8002a7a:	b2d2      	uxtb	r2, r2
 8002a7c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	011b      	lsls	r3, r3, #4
 8002a86:	4413      	add	r3, r2
 8002a88:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	3304      	adds	r3, #4
 8002a92:	b2d2      	uxtb	r2, r2
 8002a94:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	011b      	lsls	r3, r3, #4
 8002a9e:	4413      	add	r3, r2
 8002aa0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	0a1a      	lsrs	r2, r3, #8
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	3305      	adds	r3, #5
 8002aac:	b2d2      	uxtb	r2, r2
 8002aae:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	011b      	lsls	r3, r3, #4
 8002ab8:	4413      	add	r3, r2
 8002aba:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	0c1a      	lsrs	r2, r3, #16
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	3306      	adds	r3, #6
 8002ac6:	b2d2      	uxtb	r2, r2
 8002ac8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	011b      	lsls	r3, r3, #4
 8002ad2:	4413      	add	r3, r2
 8002ad4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	0e1a      	lsrs	r2, r3, #24
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	3307      	adds	r3, #7
 8002ae0:	b2d2      	uxtb	r2, r2
 8002ae2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d108      	bne.n	8002afc <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	68da      	ldr	r2, [r3, #12]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f042 0220 	orr.w	r2, r2, #32
 8002af8:	60da      	str	r2, [r3, #12]
 8002afa:	e007      	b.n	8002b0c <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	691a      	ldr	r2, [r3, #16]
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f042 0220 	orr.w	r2, r2, #32
 8002b0a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	e006      	b.n	8002b1e <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b14:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
  }
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	371c      	adds	r7, #28
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr

08002b2a <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	b085      	sub	sp, #20
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
 8002b32:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8002b34:	2300      	movs	r3, #0
 8002b36:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b3e:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002b40:	7afb      	ldrb	r3, [r7, #11]
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d002      	beq.n	8002b4c <HAL_CAN_GetRxFifoFillLevel+0x22>
 8002b46:	7afb      	ldrb	r3, [r7, #11]
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d10f      	bne.n	8002b6c <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d106      	bne.n	8002b60 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	f003 0303 	and.w	r3, r3, #3
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	e005      	b.n	8002b6c <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	f003 0303 	and.w	r3, r3, #3
 8002b6a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3714      	adds	r7, #20
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
	...

08002b7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b085      	sub	sp, #20
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f003 0307 	and.w	r3, r3, #7
 8002b8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b92:	68ba      	ldr	r2, [r7, #8]
 8002b94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b98:	4013      	ands	r3, r2
 8002b9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ba4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ba8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bae:	4a04      	ldr	r2, [pc, #16]	@ (8002bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	60d3      	str	r3, [r2, #12]
}
 8002bb4:	bf00      	nop
 8002bb6:	3714      	adds	r7, #20
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr
 8002bc0:	e000ed00 	.word	0xe000ed00

08002bc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bc8:	4b04      	ldr	r3, [pc, #16]	@ (8002bdc <__NVIC_GetPriorityGrouping+0x18>)
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	0a1b      	lsrs	r3, r3, #8
 8002bce:	f003 0307 	and.w	r3, r3, #7
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr
 8002bdc:	e000ed00 	.word	0xe000ed00

08002be0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	4603      	mov	r3, r0
 8002be8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	db0b      	blt.n	8002c0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bf2:	79fb      	ldrb	r3, [r7, #7]
 8002bf4:	f003 021f 	and.w	r2, r3, #31
 8002bf8:	4907      	ldr	r1, [pc, #28]	@ (8002c18 <__NVIC_EnableIRQ+0x38>)
 8002bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bfe:	095b      	lsrs	r3, r3, #5
 8002c00:	2001      	movs	r0, #1
 8002c02:	fa00 f202 	lsl.w	r2, r0, r2
 8002c06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c0a:	bf00      	nop
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	e000e100 	.word	0xe000e100

08002c1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	6039      	str	r1, [r7, #0]
 8002c26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	db0a      	blt.n	8002c46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	490c      	ldr	r1, [pc, #48]	@ (8002c68 <__NVIC_SetPriority+0x4c>)
 8002c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c3a:	0112      	lsls	r2, r2, #4
 8002c3c:	b2d2      	uxtb	r2, r2
 8002c3e:	440b      	add	r3, r1
 8002c40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c44:	e00a      	b.n	8002c5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	b2da      	uxtb	r2, r3
 8002c4a:	4908      	ldr	r1, [pc, #32]	@ (8002c6c <__NVIC_SetPriority+0x50>)
 8002c4c:	79fb      	ldrb	r3, [r7, #7]
 8002c4e:	f003 030f 	and.w	r3, r3, #15
 8002c52:	3b04      	subs	r3, #4
 8002c54:	0112      	lsls	r2, r2, #4
 8002c56:	b2d2      	uxtb	r2, r2
 8002c58:	440b      	add	r3, r1
 8002c5a:	761a      	strb	r2, [r3, #24]
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr
 8002c68:	e000e100 	.word	0xe000e100
 8002c6c:	e000ed00 	.word	0xe000ed00

08002c70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b089      	sub	sp, #36	@ 0x24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f003 0307 	and.w	r3, r3, #7
 8002c82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	f1c3 0307 	rsb	r3, r3, #7
 8002c8a:	2b04      	cmp	r3, #4
 8002c8c:	bf28      	it	cs
 8002c8e:	2304      	movcs	r3, #4
 8002c90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	3304      	adds	r3, #4
 8002c96:	2b06      	cmp	r3, #6
 8002c98:	d902      	bls.n	8002ca0 <NVIC_EncodePriority+0x30>
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	3b03      	subs	r3, #3
 8002c9e:	e000      	b.n	8002ca2 <NVIC_EncodePriority+0x32>
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ca4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	43da      	mvns	r2, r3
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	401a      	ands	r2, r3
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cb8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc2:	43d9      	mvns	r1, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc8:	4313      	orrs	r3, r2
         );
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3724      	adds	r7, #36	@ 0x24
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
	...

08002cd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ce8:	d301      	bcc.n	8002cee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cea:	2301      	movs	r3, #1
 8002cec:	e00f      	b.n	8002d0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cee:	4a0a      	ldr	r2, [pc, #40]	@ (8002d18 <SysTick_Config+0x40>)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cf6:	210f      	movs	r1, #15
 8002cf8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002cfc:	f7ff ff8e 	bl	8002c1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d00:	4b05      	ldr	r3, [pc, #20]	@ (8002d18 <SysTick_Config+0x40>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d06:	4b04      	ldr	r3, [pc, #16]	@ (8002d18 <SysTick_Config+0x40>)
 8002d08:	2207      	movs	r2, #7
 8002d0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	e000e010 	.word	0xe000e010

08002d1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f7ff ff29 	bl	8002b7c <__NVIC_SetPriorityGrouping>
}
 8002d2a:	bf00      	nop
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b086      	sub	sp, #24
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	4603      	mov	r3, r0
 8002d3a:	60b9      	str	r1, [r7, #8]
 8002d3c:	607a      	str	r2, [r7, #4]
 8002d3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d40:	2300      	movs	r3, #0
 8002d42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d44:	f7ff ff3e 	bl	8002bc4 <__NVIC_GetPriorityGrouping>
 8002d48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	68b9      	ldr	r1, [r7, #8]
 8002d4e:	6978      	ldr	r0, [r7, #20]
 8002d50:	f7ff ff8e 	bl	8002c70 <NVIC_EncodePriority>
 8002d54:	4602      	mov	r2, r0
 8002d56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d5a:	4611      	mov	r1, r2
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff ff5d 	bl	8002c1c <__NVIC_SetPriority>
}
 8002d62:	bf00      	nop
 8002d64:	3718      	adds	r7, #24
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b082      	sub	sp, #8
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	4603      	mov	r3, r0
 8002d72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff ff31 	bl	8002be0 <__NVIC_EnableIRQ>
}
 8002d7e:	bf00      	nop
 8002d80:	3708      	adds	r7, #8
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b082      	sub	sp, #8
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f7ff ffa2 	bl	8002cd8 <SysTick_Config>
 8002d94:	4603      	mov	r3, r0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3708      	adds	r7, #8
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
	...

08002da0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b089      	sub	sp, #36	@ 0x24
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002daa:	2300      	movs	r3, #0
 8002dac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002dae:	2300      	movs	r3, #0
 8002db0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002db2:	2300      	movs	r3, #0
 8002db4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002db6:	2300      	movs	r3, #0
 8002db8:	61fb      	str	r3, [r7, #28]
 8002dba:	e165      	b.n	8003088 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	697a      	ldr	r2, [r7, #20]
 8002dcc:	4013      	ands	r3, r2
 8002dce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002dd0:	693a      	ldr	r2, [r7, #16]
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	f040 8154 	bne.w	8003082 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	f003 0303 	and.w	r3, r3, #3
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d005      	beq.n	8002df2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d130      	bne.n	8002e54 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	005b      	lsls	r3, r3, #1
 8002dfc:	2203      	movs	r2, #3
 8002dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002e02:	43db      	mvns	r3, r3
 8002e04:	69ba      	ldr	r2, [r7, #24]
 8002e06:	4013      	ands	r3, r2
 8002e08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	68da      	ldr	r2, [r3, #12]
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	005b      	lsls	r3, r3, #1
 8002e12:	fa02 f303 	lsl.w	r3, r2, r3
 8002e16:	69ba      	ldr	r2, [r7, #24]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	69ba      	ldr	r2, [r7, #24]
 8002e20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e28:	2201      	movs	r2, #1
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e30:	43db      	mvns	r3, r3
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	4013      	ands	r3, r2
 8002e36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	091b      	lsrs	r3, r3, #4
 8002e3e:	f003 0201 	and.w	r2, r3, #1
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	fa02 f303 	lsl.w	r3, r2, r3
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f003 0303 	and.w	r3, r3, #3
 8002e5c:	2b03      	cmp	r3, #3
 8002e5e:	d017      	beq.n	8002e90 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	005b      	lsls	r3, r3, #1
 8002e6a:	2203      	movs	r2, #3
 8002e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e70:	43db      	mvns	r3, r3
 8002e72:	69ba      	ldr	r2, [r7, #24]
 8002e74:	4013      	ands	r3, r2
 8002e76:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	689a      	ldr	r2, [r3, #8]
 8002e7c:	69fb      	ldr	r3, [r7, #28]
 8002e7e:	005b      	lsls	r3, r3, #1
 8002e80:	fa02 f303 	lsl.w	r3, r2, r3
 8002e84:	69ba      	ldr	r2, [r7, #24]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f003 0303 	and.w	r3, r3, #3
 8002e98:	2b02      	cmp	r3, #2
 8002e9a:	d123      	bne.n	8002ee4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	08da      	lsrs	r2, r3, #3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	3208      	adds	r2, #8
 8002ea4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	f003 0307 	and.w	r3, r3, #7
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	220f      	movs	r2, #15
 8002eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb8:	43db      	mvns	r3, r3
 8002eba:	69ba      	ldr	r2, [r7, #24]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	691a      	ldr	r2, [r3, #16]
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	f003 0307 	and.w	r3, r3, #7
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed0:	69ba      	ldr	r2, [r7, #24]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	08da      	lsrs	r2, r3, #3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	3208      	adds	r2, #8
 8002ede:	69b9      	ldr	r1, [r7, #24]
 8002ee0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	2203      	movs	r2, #3
 8002ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef4:	43db      	mvns	r3, r3
 8002ef6:	69ba      	ldr	r2, [r7, #24]
 8002ef8:	4013      	ands	r3, r2
 8002efa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f003 0203 	and.w	r2, r3, #3
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	69ba      	ldr	r2, [r7, #24]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	69ba      	ldr	r2, [r7, #24]
 8002f16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	f000 80ae 	beq.w	8003082 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f26:	2300      	movs	r3, #0
 8002f28:	60fb      	str	r3, [r7, #12]
 8002f2a:	4b5d      	ldr	r3, [pc, #372]	@ (80030a0 <HAL_GPIO_Init+0x300>)
 8002f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f2e:	4a5c      	ldr	r2, [pc, #368]	@ (80030a0 <HAL_GPIO_Init+0x300>)
 8002f30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f34:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f36:	4b5a      	ldr	r3, [pc, #360]	@ (80030a0 <HAL_GPIO_Init+0x300>)
 8002f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f3e:	60fb      	str	r3, [r7, #12]
 8002f40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f42:	4a58      	ldr	r2, [pc, #352]	@ (80030a4 <HAL_GPIO_Init+0x304>)
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	089b      	lsrs	r3, r3, #2
 8002f48:	3302      	adds	r3, #2
 8002f4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f50:	69fb      	ldr	r3, [r7, #28]
 8002f52:	f003 0303 	and.w	r3, r3, #3
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	220f      	movs	r2, #15
 8002f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5e:	43db      	mvns	r3, r3
 8002f60:	69ba      	ldr	r2, [r7, #24]
 8002f62:	4013      	ands	r3, r2
 8002f64:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a4f      	ldr	r2, [pc, #316]	@ (80030a8 <HAL_GPIO_Init+0x308>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d025      	beq.n	8002fba <HAL_GPIO_Init+0x21a>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a4e      	ldr	r2, [pc, #312]	@ (80030ac <HAL_GPIO_Init+0x30c>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d01f      	beq.n	8002fb6 <HAL_GPIO_Init+0x216>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a4d      	ldr	r2, [pc, #308]	@ (80030b0 <HAL_GPIO_Init+0x310>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d019      	beq.n	8002fb2 <HAL_GPIO_Init+0x212>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a4c      	ldr	r2, [pc, #304]	@ (80030b4 <HAL_GPIO_Init+0x314>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d013      	beq.n	8002fae <HAL_GPIO_Init+0x20e>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4a4b      	ldr	r2, [pc, #300]	@ (80030b8 <HAL_GPIO_Init+0x318>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d00d      	beq.n	8002faa <HAL_GPIO_Init+0x20a>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a4a      	ldr	r2, [pc, #296]	@ (80030bc <HAL_GPIO_Init+0x31c>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d007      	beq.n	8002fa6 <HAL_GPIO_Init+0x206>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a49      	ldr	r2, [pc, #292]	@ (80030c0 <HAL_GPIO_Init+0x320>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d101      	bne.n	8002fa2 <HAL_GPIO_Init+0x202>
 8002f9e:	2306      	movs	r3, #6
 8002fa0:	e00c      	b.n	8002fbc <HAL_GPIO_Init+0x21c>
 8002fa2:	2307      	movs	r3, #7
 8002fa4:	e00a      	b.n	8002fbc <HAL_GPIO_Init+0x21c>
 8002fa6:	2305      	movs	r3, #5
 8002fa8:	e008      	b.n	8002fbc <HAL_GPIO_Init+0x21c>
 8002faa:	2304      	movs	r3, #4
 8002fac:	e006      	b.n	8002fbc <HAL_GPIO_Init+0x21c>
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e004      	b.n	8002fbc <HAL_GPIO_Init+0x21c>
 8002fb2:	2302      	movs	r3, #2
 8002fb4:	e002      	b.n	8002fbc <HAL_GPIO_Init+0x21c>
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e000      	b.n	8002fbc <HAL_GPIO_Init+0x21c>
 8002fba:	2300      	movs	r3, #0
 8002fbc:	69fa      	ldr	r2, [r7, #28]
 8002fbe:	f002 0203 	and.w	r2, r2, #3
 8002fc2:	0092      	lsls	r2, r2, #2
 8002fc4:	4093      	lsls	r3, r2
 8002fc6:	69ba      	ldr	r2, [r7, #24]
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fcc:	4935      	ldr	r1, [pc, #212]	@ (80030a4 <HAL_GPIO_Init+0x304>)
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	089b      	lsrs	r3, r3, #2
 8002fd2:	3302      	adds	r3, #2
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fda:	4b3a      	ldr	r3, [pc, #232]	@ (80030c4 <HAL_GPIO_Init+0x324>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	43db      	mvns	r3, r3
 8002fe4:	69ba      	ldr	r2, [r7, #24]
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d003      	beq.n	8002ffe <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002ff6:	69ba      	ldr	r2, [r7, #24]
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ffe:	4a31      	ldr	r2, [pc, #196]	@ (80030c4 <HAL_GPIO_Init+0x324>)
 8003000:	69bb      	ldr	r3, [r7, #24]
 8003002:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003004:	4b2f      	ldr	r3, [pc, #188]	@ (80030c4 <HAL_GPIO_Init+0x324>)
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	43db      	mvns	r3, r3
 800300e:	69ba      	ldr	r2, [r7, #24]
 8003010:	4013      	ands	r3, r2
 8003012:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d003      	beq.n	8003028 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003020:	69ba      	ldr	r2, [r7, #24]
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	4313      	orrs	r3, r2
 8003026:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003028:	4a26      	ldr	r2, [pc, #152]	@ (80030c4 <HAL_GPIO_Init+0x324>)
 800302a:	69bb      	ldr	r3, [r7, #24]
 800302c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800302e:	4b25      	ldr	r3, [pc, #148]	@ (80030c4 <HAL_GPIO_Init+0x324>)
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	43db      	mvns	r3, r3
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	4013      	ands	r3, r2
 800303c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d003      	beq.n	8003052 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800304a:	69ba      	ldr	r2, [r7, #24]
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	4313      	orrs	r3, r2
 8003050:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003052:	4a1c      	ldr	r2, [pc, #112]	@ (80030c4 <HAL_GPIO_Init+0x324>)
 8003054:	69bb      	ldr	r3, [r7, #24]
 8003056:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003058:	4b1a      	ldr	r3, [pc, #104]	@ (80030c4 <HAL_GPIO_Init+0x324>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	43db      	mvns	r3, r3
 8003062:	69ba      	ldr	r2, [r7, #24]
 8003064:	4013      	ands	r3, r2
 8003066:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d003      	beq.n	800307c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003074:	69ba      	ldr	r2, [r7, #24]
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	4313      	orrs	r3, r2
 800307a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800307c:	4a11      	ldr	r2, [pc, #68]	@ (80030c4 <HAL_GPIO_Init+0x324>)
 800307e:	69bb      	ldr	r3, [r7, #24]
 8003080:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	3301      	adds	r3, #1
 8003086:	61fb      	str	r3, [r7, #28]
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	2b0f      	cmp	r3, #15
 800308c:	f67f ae96 	bls.w	8002dbc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003090:	bf00      	nop
 8003092:	bf00      	nop
 8003094:	3724      	adds	r7, #36	@ 0x24
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	40023800 	.word	0x40023800
 80030a4:	40013800 	.word	0x40013800
 80030a8:	40020000 	.word	0x40020000
 80030ac:	40020400 	.word	0x40020400
 80030b0:	40020800 	.word	0x40020800
 80030b4:	40020c00 	.word	0x40020c00
 80030b8:	40021000 	.word	0x40021000
 80030bc:	40021400 	.word	0x40021400
 80030c0:	40021800 	.word	0x40021800
 80030c4:	40013c00 	.word	0x40013c00

080030c8 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	460b      	mov	r3, r1
 80030d2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	695b      	ldr	r3, [r3, #20]
 80030d8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80030da:	887a      	ldrh	r2, [r7, #2]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	4013      	ands	r3, r2
 80030e0:	041a      	lsls	r2, r3, #16
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	43d9      	mvns	r1, r3
 80030e6:	887b      	ldrh	r3, [r7, #2]
 80030e8:	400b      	ands	r3, r1
 80030ea:	431a      	orrs	r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	619a      	str	r2, [r3, #24]
}
 80030f0:	bf00      	nop
 80030f2:	3714      	adds	r7, #20
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	4603      	mov	r3, r0
 8003104:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003106:	4b08      	ldr	r3, [pc, #32]	@ (8003128 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003108:	695a      	ldr	r2, [r3, #20]
 800310a:	88fb      	ldrh	r3, [r7, #6]
 800310c:	4013      	ands	r3, r2
 800310e:	2b00      	cmp	r3, #0
 8003110:	d006      	beq.n	8003120 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003112:	4a05      	ldr	r2, [pc, #20]	@ (8003128 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003114:	88fb      	ldrh	r3, [r7, #6]
 8003116:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003118:	88fb      	ldrh	r3, [r7, #6]
 800311a:	4618      	mov	r0, r3
 800311c:	f7fe fa3a 	bl	8001594 <HAL_GPIO_EXTI_Callback>
  }
}
 8003120:	bf00      	nop
 8003122:	3708      	adds	r7, #8
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	40013c00 	.word	0x40013c00

0800312c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e12b      	b.n	8003396 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003144:	b2db      	uxtb	r3, r3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d106      	bne.n	8003158 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2200      	movs	r2, #0
 800314e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f7fe fe70 	bl	8001e38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2224      	movs	r2, #36	@ 0x24
 800315c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f022 0201 	bic.w	r2, r2, #1
 800316e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800317e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800318e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003190:	f001 f8e2 	bl	8004358 <HAL_RCC_GetPCLK1Freq>
 8003194:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	4a81      	ldr	r2, [pc, #516]	@ (80033a0 <HAL_I2C_Init+0x274>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d807      	bhi.n	80031b0 <HAL_I2C_Init+0x84>
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	4a80      	ldr	r2, [pc, #512]	@ (80033a4 <HAL_I2C_Init+0x278>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	bf94      	ite	ls
 80031a8:	2301      	movls	r3, #1
 80031aa:	2300      	movhi	r3, #0
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	e006      	b.n	80031be <HAL_I2C_Init+0x92>
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	4a7d      	ldr	r2, [pc, #500]	@ (80033a8 <HAL_I2C_Init+0x27c>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	bf94      	ite	ls
 80031b8:	2301      	movls	r3, #1
 80031ba:	2300      	movhi	r3, #0
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d001      	beq.n	80031c6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e0e7      	b.n	8003396 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	4a78      	ldr	r2, [pc, #480]	@ (80033ac <HAL_I2C_Init+0x280>)
 80031ca:	fba2 2303 	umull	r2, r3, r2, r3
 80031ce:	0c9b      	lsrs	r3, r3, #18
 80031d0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	68ba      	ldr	r2, [r7, #8]
 80031e2:	430a      	orrs	r2, r1
 80031e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	6a1b      	ldr	r3, [r3, #32]
 80031ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	4a6a      	ldr	r2, [pc, #424]	@ (80033a0 <HAL_I2C_Init+0x274>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d802      	bhi.n	8003200 <HAL_I2C_Init+0xd4>
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	3301      	adds	r3, #1
 80031fe:	e009      	b.n	8003214 <HAL_I2C_Init+0xe8>
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003206:	fb02 f303 	mul.w	r3, r2, r3
 800320a:	4a69      	ldr	r2, [pc, #420]	@ (80033b0 <HAL_I2C_Init+0x284>)
 800320c:	fba2 2303 	umull	r2, r3, r2, r3
 8003210:	099b      	lsrs	r3, r3, #6
 8003212:	3301      	adds	r3, #1
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	6812      	ldr	r2, [r2, #0]
 8003218:	430b      	orrs	r3, r1
 800321a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	69db      	ldr	r3, [r3, #28]
 8003222:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003226:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	495c      	ldr	r1, [pc, #368]	@ (80033a0 <HAL_I2C_Init+0x274>)
 8003230:	428b      	cmp	r3, r1
 8003232:	d819      	bhi.n	8003268 <HAL_I2C_Init+0x13c>
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	1e59      	subs	r1, r3, #1
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	005b      	lsls	r3, r3, #1
 800323e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003242:	1c59      	adds	r1, r3, #1
 8003244:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003248:	400b      	ands	r3, r1
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00a      	beq.n	8003264 <HAL_I2C_Init+0x138>
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	1e59      	subs	r1, r3, #1
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	005b      	lsls	r3, r3, #1
 8003258:	fbb1 f3f3 	udiv	r3, r1, r3
 800325c:	3301      	adds	r3, #1
 800325e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003262:	e051      	b.n	8003308 <HAL_I2C_Init+0x1dc>
 8003264:	2304      	movs	r3, #4
 8003266:	e04f      	b.n	8003308 <HAL_I2C_Init+0x1dc>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d111      	bne.n	8003294 <HAL_I2C_Init+0x168>
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	1e58      	subs	r0, r3, #1
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6859      	ldr	r1, [r3, #4]
 8003278:	460b      	mov	r3, r1
 800327a:	005b      	lsls	r3, r3, #1
 800327c:	440b      	add	r3, r1
 800327e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003282:	3301      	adds	r3, #1
 8003284:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003288:	2b00      	cmp	r3, #0
 800328a:	bf0c      	ite	eq
 800328c:	2301      	moveq	r3, #1
 800328e:	2300      	movne	r3, #0
 8003290:	b2db      	uxtb	r3, r3
 8003292:	e012      	b.n	80032ba <HAL_I2C_Init+0x18e>
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	1e58      	subs	r0, r3, #1
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6859      	ldr	r1, [r3, #4]
 800329c:	460b      	mov	r3, r1
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	440b      	add	r3, r1
 80032a2:	0099      	lsls	r1, r3, #2
 80032a4:	440b      	add	r3, r1
 80032a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80032aa:	3301      	adds	r3, #1
 80032ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	bf0c      	ite	eq
 80032b4:	2301      	moveq	r3, #1
 80032b6:	2300      	movne	r3, #0
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d001      	beq.n	80032c2 <HAL_I2C_Init+0x196>
 80032be:	2301      	movs	r3, #1
 80032c0:	e022      	b.n	8003308 <HAL_I2C_Init+0x1dc>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d10e      	bne.n	80032e8 <HAL_I2C_Init+0x1bc>
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	1e58      	subs	r0, r3, #1
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6859      	ldr	r1, [r3, #4]
 80032d2:	460b      	mov	r3, r1
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	440b      	add	r3, r1
 80032d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80032dc:	3301      	adds	r3, #1
 80032de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032e6:	e00f      	b.n	8003308 <HAL_I2C_Init+0x1dc>
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	1e58      	subs	r0, r3, #1
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6859      	ldr	r1, [r3, #4]
 80032f0:	460b      	mov	r3, r1
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	440b      	add	r3, r1
 80032f6:	0099      	lsls	r1, r3, #2
 80032f8:	440b      	add	r3, r1
 80032fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80032fe:	3301      	adds	r3, #1
 8003300:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003304:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003308:	6879      	ldr	r1, [r7, #4]
 800330a:	6809      	ldr	r1, [r1, #0]
 800330c:	4313      	orrs	r3, r2
 800330e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	69da      	ldr	r2, [r3, #28]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6a1b      	ldr	r3, [r3, #32]
 8003322:	431a      	orrs	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	430a      	orrs	r2, r1
 800332a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003336:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	6911      	ldr	r1, [r2, #16]
 800333e:	687a      	ldr	r2, [r7, #4]
 8003340:	68d2      	ldr	r2, [r2, #12]
 8003342:	4311      	orrs	r1, r2
 8003344:	687a      	ldr	r2, [r7, #4]
 8003346:	6812      	ldr	r2, [r2, #0]
 8003348:	430b      	orrs	r3, r1
 800334a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	695a      	ldr	r2, [r3, #20]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	699b      	ldr	r3, [r3, #24]
 800335e:	431a      	orrs	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	430a      	orrs	r2, r1
 8003366:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f042 0201 	orr.w	r2, r2, #1
 8003376:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2220      	movs	r2, #32
 8003382:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	000186a0 	.word	0x000186a0
 80033a4:	001e847f 	.word	0x001e847f
 80033a8:	003d08ff 	.word	0x003d08ff
 80033ac:	431bde83 	.word	0x431bde83
 80033b0:	10624dd3 	.word	0x10624dd3

080033b4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b088      	sub	sp, #32
 80033b8:	af02      	add	r7, sp, #8
 80033ba:	60f8      	str	r0, [r7, #12]
 80033bc:	4608      	mov	r0, r1
 80033be:	4611      	mov	r1, r2
 80033c0:	461a      	mov	r2, r3
 80033c2:	4603      	mov	r3, r0
 80033c4:	817b      	strh	r3, [r7, #10]
 80033c6:	460b      	mov	r3, r1
 80033c8:	813b      	strh	r3, [r7, #8]
 80033ca:	4613      	mov	r3, r2
 80033cc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033ce:	f7fe ff5b 	bl	8002288 <HAL_GetTick>
 80033d2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	2b20      	cmp	r3, #32
 80033de:	f040 80d9 	bne.w	8003594 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	9300      	str	r3, [sp, #0]
 80033e6:	2319      	movs	r3, #25
 80033e8:	2201      	movs	r2, #1
 80033ea:	496d      	ldr	r1, [pc, #436]	@ (80035a0 <HAL_I2C_Mem_Write+0x1ec>)
 80033ec:	68f8      	ldr	r0, [r7, #12]
 80033ee:	f000 fc8b 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d001      	beq.n	80033fc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80033f8:	2302      	movs	r3, #2
 80033fa:	e0cc      	b.n	8003596 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003402:	2b01      	cmp	r3, #1
 8003404:	d101      	bne.n	800340a <HAL_I2C_Mem_Write+0x56>
 8003406:	2302      	movs	r3, #2
 8003408:	e0c5      	b.n	8003596 <HAL_I2C_Mem_Write+0x1e2>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2201      	movs	r2, #1
 800340e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0301 	and.w	r3, r3, #1
 800341c:	2b01      	cmp	r3, #1
 800341e:	d007      	beq.n	8003430 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f042 0201 	orr.w	r2, r2, #1
 800342e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800343e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2221      	movs	r2, #33	@ 0x21
 8003444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2240      	movs	r2, #64	@ 0x40
 800344c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	6a3a      	ldr	r2, [r7, #32]
 800345a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003460:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003466:	b29a      	uxth	r2, r3
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	4a4d      	ldr	r2, [pc, #308]	@ (80035a4 <HAL_I2C_Mem_Write+0x1f0>)
 8003470:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003472:	88f8      	ldrh	r0, [r7, #6]
 8003474:	893a      	ldrh	r2, [r7, #8]
 8003476:	8979      	ldrh	r1, [r7, #10]
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	9301      	str	r3, [sp, #4]
 800347c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800347e:	9300      	str	r3, [sp, #0]
 8003480:	4603      	mov	r3, r0
 8003482:	68f8      	ldr	r0, [r7, #12]
 8003484:	f000 fac2 	bl	8003a0c <I2C_RequestMemoryWrite>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d052      	beq.n	8003534 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e081      	b.n	8003596 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003492:	697a      	ldr	r2, [r7, #20]
 8003494:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003496:	68f8      	ldr	r0, [r7, #12]
 8003498:	f000 fd50 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00d      	beq.n	80034be <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a6:	2b04      	cmp	r3, #4
 80034a8:	d107      	bne.n	80034ba <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e06b      	b.n	8003596 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c2:	781a      	ldrb	r2, [r3, #0]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ce:	1c5a      	adds	r2, r3, #1
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034d8:	3b01      	subs	r3, #1
 80034da:	b29a      	uxth	r2, r3
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	3b01      	subs	r3, #1
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	695b      	ldr	r3, [r3, #20]
 80034f4:	f003 0304 	and.w	r3, r3, #4
 80034f8:	2b04      	cmp	r3, #4
 80034fa:	d11b      	bne.n	8003534 <HAL_I2C_Mem_Write+0x180>
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003500:	2b00      	cmp	r3, #0
 8003502:	d017      	beq.n	8003534 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003508:	781a      	ldrb	r2, [r3, #0]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003514:	1c5a      	adds	r2, r3, #1
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800351e:	3b01      	subs	r3, #1
 8003520:	b29a      	uxth	r2, r3
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800352a:	b29b      	uxth	r3, r3
 800352c:	3b01      	subs	r3, #1
 800352e:	b29a      	uxth	r2, r3
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003538:	2b00      	cmp	r3, #0
 800353a:	d1aa      	bne.n	8003492 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800353c:	697a      	ldr	r2, [r7, #20]
 800353e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003540:	68f8      	ldr	r0, [r7, #12]
 8003542:	f000 fd43 	bl	8003fcc <I2C_WaitOnBTFFlagUntilTimeout>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00d      	beq.n	8003568 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003550:	2b04      	cmp	r3, #4
 8003552:	d107      	bne.n	8003564 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003562:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e016      	b.n	8003596 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003576:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2220      	movs	r2, #32
 800357c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2200      	movs	r2, #0
 8003584:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003590:	2300      	movs	r3, #0
 8003592:	e000      	b.n	8003596 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003594:	2302      	movs	r3, #2
  }
}
 8003596:	4618      	mov	r0, r3
 8003598:	3718      	adds	r7, #24
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	00100002 	.word	0x00100002
 80035a4:	ffff0000 	.word	0xffff0000

080035a8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b08c      	sub	sp, #48	@ 0x30
 80035ac:	af02      	add	r7, sp, #8
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	4608      	mov	r0, r1
 80035b2:	4611      	mov	r1, r2
 80035b4:	461a      	mov	r2, r3
 80035b6:	4603      	mov	r3, r0
 80035b8:	817b      	strh	r3, [r7, #10]
 80035ba:	460b      	mov	r3, r1
 80035bc:	813b      	strh	r3, [r7, #8]
 80035be:	4613      	mov	r3, r2
 80035c0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035c2:	f7fe fe61 	bl	8002288 <HAL_GetTick>
 80035c6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	2b20      	cmp	r3, #32
 80035d2:	f040 8214 	bne.w	80039fe <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d8:	9300      	str	r3, [sp, #0]
 80035da:	2319      	movs	r3, #25
 80035dc:	2201      	movs	r2, #1
 80035de:	497b      	ldr	r1, [pc, #492]	@ (80037cc <HAL_I2C_Mem_Read+0x224>)
 80035e0:	68f8      	ldr	r0, [r7, #12]
 80035e2:	f000 fb91 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80035ec:	2302      	movs	r3, #2
 80035ee:	e207      	b.n	8003a00 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d101      	bne.n	80035fe <HAL_I2C_Mem_Read+0x56>
 80035fa:	2302      	movs	r3, #2
 80035fc:	e200      	b.n	8003a00 <HAL_I2C_Mem_Read+0x458>
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2201      	movs	r2, #1
 8003602:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0301 	and.w	r3, r3, #1
 8003610:	2b01      	cmp	r3, #1
 8003612:	d007      	beq.n	8003624 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f042 0201 	orr.w	r2, r2, #1
 8003622:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003632:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2222      	movs	r2, #34	@ 0x22
 8003638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2240      	movs	r2, #64	@ 0x40
 8003640:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800364e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003654:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800365a:	b29a      	uxth	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	4a5b      	ldr	r2, [pc, #364]	@ (80037d0 <HAL_I2C_Mem_Read+0x228>)
 8003664:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003666:	88f8      	ldrh	r0, [r7, #6]
 8003668:	893a      	ldrh	r2, [r7, #8]
 800366a:	8979      	ldrh	r1, [r7, #10]
 800366c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800366e:	9301      	str	r3, [sp, #4]
 8003670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003672:	9300      	str	r3, [sp, #0]
 8003674:	4603      	mov	r3, r0
 8003676:	68f8      	ldr	r0, [r7, #12]
 8003678:	f000 fa5e 	bl	8003b38 <I2C_RequestMemoryRead>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e1bc      	b.n	8003a00 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800368a:	2b00      	cmp	r3, #0
 800368c:	d113      	bne.n	80036b6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800368e:	2300      	movs	r3, #0
 8003690:	623b      	str	r3, [r7, #32]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	695b      	ldr	r3, [r3, #20]
 8003698:	623b      	str	r3, [r7, #32]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	699b      	ldr	r3, [r3, #24]
 80036a0:	623b      	str	r3, [r7, #32]
 80036a2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036b2:	601a      	str	r2, [r3, #0]
 80036b4:	e190      	b.n	80039d8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d11b      	bne.n	80036f6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036cc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ce:	2300      	movs	r3, #0
 80036d0:	61fb      	str	r3, [r7, #28]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	695b      	ldr	r3, [r3, #20]
 80036d8:	61fb      	str	r3, [r7, #28]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	699b      	ldr	r3, [r3, #24]
 80036e0:	61fb      	str	r3, [r7, #28]
 80036e2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036f2:	601a      	str	r2, [r3, #0]
 80036f4:	e170      	b.n	80039d8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d11b      	bne.n	8003736 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800370c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800371c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800371e:	2300      	movs	r3, #0
 8003720:	61bb      	str	r3, [r7, #24]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	695b      	ldr	r3, [r3, #20]
 8003728:	61bb      	str	r3, [r7, #24]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	699b      	ldr	r3, [r3, #24]
 8003730:	61bb      	str	r3, [r7, #24]
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	e150      	b.n	80039d8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003736:	2300      	movs	r3, #0
 8003738:	617b      	str	r3, [r7, #20]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	695b      	ldr	r3, [r3, #20]
 8003740:	617b      	str	r3, [r7, #20]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	699b      	ldr	r3, [r3, #24]
 8003748:	617b      	str	r3, [r7, #20]
 800374a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800374c:	e144      	b.n	80039d8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003752:	2b03      	cmp	r3, #3
 8003754:	f200 80f1 	bhi.w	800393a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800375c:	2b01      	cmp	r3, #1
 800375e:	d123      	bne.n	80037a8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003760:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003762:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003764:	68f8      	ldr	r0, [r7, #12]
 8003766:	f000 fc79 	bl	800405c <I2C_WaitOnRXNEFlagUntilTimeout>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d001      	beq.n	8003774 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e145      	b.n	8003a00 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	691a      	ldr	r2, [r3, #16]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377e:	b2d2      	uxtb	r2, r2
 8003780:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003786:	1c5a      	adds	r2, r3, #1
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003790:	3b01      	subs	r3, #1
 8003792:	b29a      	uxth	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800379c:	b29b      	uxth	r3, r3
 800379e:	3b01      	subs	r3, #1
 80037a0:	b29a      	uxth	r2, r3
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80037a6:	e117      	b.n	80039d8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d14e      	bne.n	800384e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b2:	9300      	str	r3, [sp, #0]
 80037b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037b6:	2200      	movs	r2, #0
 80037b8:	4906      	ldr	r1, [pc, #24]	@ (80037d4 <HAL_I2C_Mem_Read+0x22c>)
 80037ba:	68f8      	ldr	r0, [r7, #12]
 80037bc:	f000 faa4 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d008      	beq.n	80037d8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e11a      	b.n	8003a00 <HAL_I2C_Mem_Read+0x458>
 80037ca:	bf00      	nop
 80037cc:	00100002 	.word	0x00100002
 80037d0:	ffff0000 	.word	0xffff0000
 80037d4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	691a      	ldr	r2, [r3, #16]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f2:	b2d2      	uxtb	r2, r2
 80037f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037fa:	1c5a      	adds	r2, r3, #1
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003804:	3b01      	subs	r3, #1
 8003806:	b29a      	uxth	r2, r3
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003810:	b29b      	uxth	r3, r3
 8003812:	3b01      	subs	r3, #1
 8003814:	b29a      	uxth	r2, r3
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	691a      	ldr	r2, [r3, #16]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003824:	b2d2      	uxtb	r2, r2
 8003826:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382c:	1c5a      	adds	r2, r3, #1
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003836:	3b01      	subs	r3, #1
 8003838:	b29a      	uxth	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003842:	b29b      	uxth	r3, r3
 8003844:	3b01      	subs	r3, #1
 8003846:	b29a      	uxth	r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800384c:	e0c4      	b.n	80039d8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800384e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003850:	9300      	str	r3, [sp, #0]
 8003852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003854:	2200      	movs	r2, #0
 8003856:	496c      	ldr	r1, [pc, #432]	@ (8003a08 <HAL_I2C_Mem_Read+0x460>)
 8003858:	68f8      	ldr	r0, [r7, #12]
 800385a:	f000 fa55 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d001      	beq.n	8003868 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e0cb      	b.n	8003a00 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003876:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	691a      	ldr	r2, [r3, #16]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003882:	b2d2      	uxtb	r2, r2
 8003884:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800388a:	1c5a      	adds	r2, r3, #1
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003894:	3b01      	subs	r3, #1
 8003896:	b29a      	uxth	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	3b01      	subs	r3, #1
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ac:	9300      	str	r3, [sp, #0]
 80038ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038b0:	2200      	movs	r2, #0
 80038b2:	4955      	ldr	r1, [pc, #340]	@ (8003a08 <HAL_I2C_Mem_Read+0x460>)
 80038b4:	68f8      	ldr	r0, [r7, #12]
 80038b6:	f000 fa27 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 80038ba:	4603      	mov	r3, r0
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d001      	beq.n	80038c4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e09d      	b.n	8003a00 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	691a      	ldr	r2, [r3, #16]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038de:	b2d2      	uxtb	r2, r2
 80038e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e6:	1c5a      	adds	r2, r3, #1
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038f0:	3b01      	subs	r3, #1
 80038f2:	b29a      	uxth	r2, r3
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	3b01      	subs	r3, #1
 8003900:	b29a      	uxth	r2, r3
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	691a      	ldr	r2, [r3, #16]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003910:	b2d2      	uxtb	r2, r2
 8003912:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003918:	1c5a      	adds	r2, r3, #1
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003922:	3b01      	subs	r3, #1
 8003924:	b29a      	uxth	r2, r3
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800392e:	b29b      	uxth	r3, r3
 8003930:	3b01      	subs	r3, #1
 8003932:	b29a      	uxth	r2, r3
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003938:	e04e      	b.n	80039d8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800393a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800393c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800393e:	68f8      	ldr	r0, [r7, #12]
 8003940:	f000 fb8c 	bl	800405c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d001      	beq.n	800394e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e058      	b.n	8003a00 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	691a      	ldr	r2, [r3, #16]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003958:	b2d2      	uxtb	r2, r2
 800395a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003960:	1c5a      	adds	r2, r3, #1
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800396a:	3b01      	subs	r3, #1
 800396c:	b29a      	uxth	r2, r3
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003976:	b29b      	uxth	r3, r3
 8003978:	3b01      	subs	r3, #1
 800397a:	b29a      	uxth	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	f003 0304 	and.w	r3, r3, #4
 800398a:	2b04      	cmp	r3, #4
 800398c:	d124      	bne.n	80039d8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003992:	2b03      	cmp	r3, #3
 8003994:	d107      	bne.n	80039a6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039a4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	691a      	ldr	r2, [r3, #16]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b0:	b2d2      	uxtb	r2, r2
 80039b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b8:	1c5a      	adds	r2, r3, #1
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039c2:	3b01      	subs	r3, #1
 80039c4:	b29a      	uxth	r2, r3
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	3b01      	subs	r3, #1
 80039d2:	b29a      	uxth	r2, r3
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039dc:	2b00      	cmp	r3, #0
 80039de:	f47f aeb6 	bne.w	800374e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2220      	movs	r2, #32
 80039e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2200      	movs	r2, #0
 80039ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80039fa:	2300      	movs	r3, #0
 80039fc:	e000      	b.n	8003a00 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80039fe:	2302      	movs	r3, #2
  }
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3728      	adds	r7, #40	@ 0x28
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	00010004 	.word	0x00010004

08003a0c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b088      	sub	sp, #32
 8003a10:	af02      	add	r7, sp, #8
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	4608      	mov	r0, r1
 8003a16:	4611      	mov	r1, r2
 8003a18:	461a      	mov	r2, r3
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	817b      	strh	r3, [r7, #10]
 8003a1e:	460b      	mov	r3, r1
 8003a20:	813b      	strh	r3, [r7, #8]
 8003a22:	4613      	mov	r3, r2
 8003a24:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a34:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a38:	9300      	str	r3, [sp, #0]
 8003a3a:	6a3b      	ldr	r3, [r7, #32]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a42:	68f8      	ldr	r0, [r7, #12]
 8003a44:	f000 f960 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d00d      	beq.n	8003a6a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a5c:	d103      	bne.n	8003a66 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a64:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e05f      	b.n	8003b2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a6a:	897b      	ldrh	r3, [r7, #10]
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	461a      	mov	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a78:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a7c:	6a3a      	ldr	r2, [r7, #32]
 8003a7e:	492d      	ldr	r1, [pc, #180]	@ (8003b34 <I2C_RequestMemoryWrite+0x128>)
 8003a80:	68f8      	ldr	r0, [r7, #12]
 8003a82:	f000 f9bb 	bl	8003dfc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d001      	beq.n	8003a90 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e04c      	b.n	8003b2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a90:	2300      	movs	r3, #0
 8003a92:	617b      	str	r3, [r7, #20]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	695b      	ldr	r3, [r3, #20]
 8003a9a:	617b      	str	r3, [r7, #20]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	617b      	str	r3, [r7, #20]
 8003aa4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003aa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aa8:	6a39      	ldr	r1, [r7, #32]
 8003aaa:	68f8      	ldr	r0, [r7, #12]
 8003aac:	f000 fa46 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d00d      	beq.n	8003ad2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aba:	2b04      	cmp	r3, #4
 8003abc:	d107      	bne.n	8003ace <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003acc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e02b      	b.n	8003b2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ad2:	88fb      	ldrh	r3, [r7, #6]
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d105      	bne.n	8003ae4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ad8:	893b      	ldrh	r3, [r7, #8]
 8003ada:	b2da      	uxtb	r2, r3
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	611a      	str	r2, [r3, #16]
 8003ae2:	e021      	b.n	8003b28 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003ae4:	893b      	ldrh	r3, [r7, #8]
 8003ae6:	0a1b      	lsrs	r3, r3, #8
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	b2da      	uxtb	r2, r3
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003af2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003af4:	6a39      	ldr	r1, [r7, #32]
 8003af6:	68f8      	ldr	r0, [r7, #12]
 8003af8:	f000 fa20 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d00d      	beq.n	8003b1e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b06:	2b04      	cmp	r3, #4
 8003b08:	d107      	bne.n	8003b1a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b18:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e005      	b.n	8003b2a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b1e:	893b      	ldrh	r3, [r7, #8]
 8003b20:	b2da      	uxtb	r2, r3
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003b28:	2300      	movs	r3, #0
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3718      	adds	r7, #24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	00010002 	.word	0x00010002

08003b38 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b088      	sub	sp, #32
 8003b3c:	af02      	add	r7, sp, #8
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	4608      	mov	r0, r1
 8003b42:	4611      	mov	r1, r2
 8003b44:	461a      	mov	r2, r3
 8003b46:	4603      	mov	r3, r0
 8003b48:	817b      	strh	r3, [r7, #10]
 8003b4a:	460b      	mov	r3, r1
 8003b4c:	813b      	strh	r3, [r7, #8]
 8003b4e:	4613      	mov	r3, r2
 8003b50:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003b60:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b74:	9300      	str	r3, [sp, #0]
 8003b76:	6a3b      	ldr	r3, [r7, #32]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b7e:	68f8      	ldr	r0, [r7, #12]
 8003b80:	f000 f8c2 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00d      	beq.n	8003ba6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b98:	d103      	bne.n	8003ba2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ba0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e0aa      	b.n	8003cfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ba6:	897b      	ldrh	r3, [r7, #10]
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	461a      	mov	r2, r3
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003bb4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb8:	6a3a      	ldr	r2, [r7, #32]
 8003bba:	4952      	ldr	r1, [pc, #328]	@ (8003d04 <I2C_RequestMemoryRead+0x1cc>)
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f000 f91d 	bl	8003dfc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d001      	beq.n	8003bcc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e097      	b.n	8003cfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bcc:	2300      	movs	r3, #0
 8003bce:	617b      	str	r3, [r7, #20]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	617b      	str	r3, [r7, #20]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	699b      	ldr	r3, [r3, #24]
 8003bde:	617b      	str	r3, [r7, #20]
 8003be0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003be2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003be4:	6a39      	ldr	r1, [r7, #32]
 8003be6:	68f8      	ldr	r0, [r7, #12]
 8003be8:	f000 f9a8 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d00d      	beq.n	8003c0e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf6:	2b04      	cmp	r3, #4
 8003bf8:	d107      	bne.n	8003c0a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e076      	b.n	8003cfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c0e:	88fb      	ldrh	r3, [r7, #6]
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d105      	bne.n	8003c20 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c14:	893b      	ldrh	r3, [r7, #8]
 8003c16:	b2da      	uxtb	r2, r3
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	611a      	str	r2, [r3, #16]
 8003c1e:	e021      	b.n	8003c64 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003c20:	893b      	ldrh	r3, [r7, #8]
 8003c22:	0a1b      	lsrs	r3, r3, #8
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	b2da      	uxtb	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c30:	6a39      	ldr	r1, [r7, #32]
 8003c32:	68f8      	ldr	r0, [r7, #12]
 8003c34:	f000 f982 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d00d      	beq.n	8003c5a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c42:	2b04      	cmp	r3, #4
 8003c44:	d107      	bne.n	8003c56 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e050      	b.n	8003cfc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c5a:	893b      	ldrh	r3, [r7, #8]
 8003c5c:	b2da      	uxtb	r2, r3
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c66:	6a39      	ldr	r1, [r7, #32]
 8003c68:	68f8      	ldr	r0, [r7, #12]
 8003c6a:	f000 f967 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00d      	beq.n	8003c90 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c78:	2b04      	cmp	r3, #4
 8003c7a:	d107      	bne.n	8003c8c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c8a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e035      	b.n	8003cfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c9e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca2:	9300      	str	r3, [sp, #0]
 8003ca4:	6a3b      	ldr	r3, [r7, #32]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003cac:	68f8      	ldr	r0, [r7, #12]
 8003cae:	f000 f82b 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d00d      	beq.n	8003cd4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cc6:	d103      	bne.n	8003cd0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e013      	b.n	8003cfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003cd4:	897b      	ldrh	r3, [r7, #10]
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	f043 0301 	orr.w	r3, r3, #1
 8003cdc:	b2da      	uxtb	r2, r3
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce6:	6a3a      	ldr	r2, [r7, #32]
 8003ce8:	4906      	ldr	r1, [pc, #24]	@ (8003d04 <I2C_RequestMemoryRead+0x1cc>)
 8003cea:	68f8      	ldr	r0, [r7, #12]
 8003cec:	f000 f886 	bl	8003dfc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d001      	beq.n	8003cfa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e000      	b.n	8003cfc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3718      	adds	r7, #24
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	00010002 	.word	0x00010002

08003d08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	60f8      	str	r0, [r7, #12]
 8003d10:	60b9      	str	r1, [r7, #8]
 8003d12:	603b      	str	r3, [r7, #0]
 8003d14:	4613      	mov	r3, r2
 8003d16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d18:	e048      	b.n	8003dac <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d20:	d044      	beq.n	8003dac <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d22:	f7fe fab1 	bl	8002288 <HAL_GetTick>
 8003d26:	4602      	mov	r2, r0
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	1ad3      	subs	r3, r2, r3
 8003d2c:	683a      	ldr	r2, [r7, #0]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d302      	bcc.n	8003d38 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d139      	bne.n	8003dac <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	0c1b      	lsrs	r3, r3, #16
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d10d      	bne.n	8003d5e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	695b      	ldr	r3, [r3, #20]
 8003d48:	43da      	mvns	r2, r3
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	bf0c      	ite	eq
 8003d54:	2301      	moveq	r3, #1
 8003d56:	2300      	movne	r3, #0
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	e00c      	b.n	8003d78 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	699b      	ldr	r3, [r3, #24]
 8003d64:	43da      	mvns	r2, r3
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	4013      	ands	r3, r2
 8003d6a:	b29b      	uxth	r3, r3
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	bf0c      	ite	eq
 8003d70:	2301      	moveq	r3, #1
 8003d72:	2300      	movne	r3, #0
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	461a      	mov	r2, r3
 8003d78:	79fb      	ldrb	r3, [r7, #7]
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d116      	bne.n	8003dac <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2200      	movs	r2, #0
 8003d82:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2220      	movs	r2, #32
 8003d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d98:	f043 0220 	orr.w	r2, r3, #32
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e023      	b.n	8003df4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	0c1b      	lsrs	r3, r3, #16
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d10d      	bne.n	8003dd2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	695b      	ldr	r3, [r3, #20]
 8003dbc:	43da      	mvns	r2, r3
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	bf0c      	ite	eq
 8003dc8:	2301      	moveq	r3, #1
 8003dca:	2300      	movne	r3, #0
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	461a      	mov	r2, r3
 8003dd0:	e00c      	b.n	8003dec <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	43da      	mvns	r2, r3
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	4013      	ands	r3, r2
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	bf0c      	ite	eq
 8003de4:	2301      	moveq	r3, #1
 8003de6:	2300      	movne	r3, #0
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	461a      	mov	r2, r3
 8003dec:	79fb      	ldrb	r3, [r7, #7]
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d093      	beq.n	8003d1a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003df2:	2300      	movs	r3, #0
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3710      	adds	r7, #16
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	60f8      	str	r0, [r7, #12]
 8003e04:	60b9      	str	r1, [r7, #8]
 8003e06:	607a      	str	r2, [r7, #4]
 8003e08:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e0a:	e071      	b.n	8003ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e1a:	d123      	bne.n	8003e64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e2a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e34:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2220      	movs	r2, #32
 8003e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2200      	movs	r2, #0
 8003e48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e50:	f043 0204 	orr.w	r2, r3, #4
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e067      	b.n	8003f34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e6a:	d041      	beq.n	8003ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e6c:	f7fe fa0c 	bl	8002288 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d302      	bcc.n	8003e82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d136      	bne.n	8003ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	0c1b      	lsrs	r3, r3, #16
 8003e86:	b2db      	uxtb	r3, r3
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d10c      	bne.n	8003ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	695b      	ldr	r3, [r3, #20]
 8003e92:	43da      	mvns	r2, r3
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	4013      	ands	r3, r2
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	bf14      	ite	ne
 8003e9e:	2301      	movne	r3, #1
 8003ea0:	2300      	moveq	r3, #0
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	e00b      	b.n	8003ebe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	699b      	ldr	r3, [r3, #24]
 8003eac:	43da      	mvns	r2, r3
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	bf14      	ite	ne
 8003eb8:	2301      	movne	r3, #1
 8003eba:	2300      	moveq	r3, #0
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d016      	beq.n	8003ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2220      	movs	r2, #32
 8003ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003edc:	f043 0220 	orr.w	r2, r3, #32
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e021      	b.n	8003f34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	0c1b      	lsrs	r3, r3, #16
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d10c      	bne.n	8003f14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	695b      	ldr	r3, [r3, #20]
 8003f00:	43da      	mvns	r2, r3
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	4013      	ands	r3, r2
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	bf14      	ite	ne
 8003f0c:	2301      	movne	r3, #1
 8003f0e:	2300      	moveq	r3, #0
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	e00b      	b.n	8003f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	43da      	mvns	r2, r3
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	4013      	ands	r3, r2
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	bf14      	ite	ne
 8003f26:	2301      	movne	r3, #1
 8003f28:	2300      	moveq	r3, #0
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f47f af6d 	bne.w	8003e0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3710      	adds	r7, #16
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}

08003f3c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	60b9      	str	r1, [r7, #8]
 8003f46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f48:	e034      	b.n	8003fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f4a:	68f8      	ldr	r0, [r7, #12]
 8003f4c:	f000 f8e3 	bl	8004116 <I2C_IsAcknowledgeFailed>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d001      	beq.n	8003f5a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e034      	b.n	8003fc4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f60:	d028      	beq.n	8003fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f62:	f7fe f991 	bl	8002288 <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	68ba      	ldr	r2, [r7, #8]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d302      	bcc.n	8003f78 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d11d      	bne.n	8003fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	695b      	ldr	r3, [r3, #20]
 8003f7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f82:	2b80      	cmp	r3, #128	@ 0x80
 8003f84:	d016      	beq.n	8003fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2220      	movs	r2, #32
 8003f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa0:	f043 0220 	orr.w	r2, r3, #32
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e007      	b.n	8003fc4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	695b      	ldr	r3, [r3, #20]
 8003fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fbe:	2b80      	cmp	r3, #128	@ 0x80
 8003fc0:	d1c3      	bne.n	8003f4a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003fc2:	2300      	movs	r3, #0
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3710      	adds	r7, #16
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	60f8      	str	r0, [r7, #12]
 8003fd4:	60b9      	str	r1, [r7, #8]
 8003fd6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003fd8:	e034      	b.n	8004044 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	f000 f89b 	bl	8004116 <I2C_IsAcknowledgeFailed>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d001      	beq.n	8003fea <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e034      	b.n	8004054 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ff0:	d028      	beq.n	8004044 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ff2:	f7fe f949 	bl	8002288 <HAL_GetTick>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	68ba      	ldr	r2, [r7, #8]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d302      	bcc.n	8004008 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d11d      	bne.n	8004044 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	f003 0304 	and.w	r3, r3, #4
 8004012:	2b04      	cmp	r3, #4
 8004014:	d016      	beq.n	8004044 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2200      	movs	r2, #0
 800401a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2220      	movs	r2, #32
 8004020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2200      	movs	r2, #0
 8004028:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004030:	f043 0220 	orr.w	r2, r3, #32
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e007      	b.n	8004054 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	695b      	ldr	r3, [r3, #20]
 800404a:	f003 0304 	and.w	r3, r3, #4
 800404e:	2b04      	cmp	r3, #4
 8004050:	d1c3      	bne.n	8003fda <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004052:	2300      	movs	r3, #0
}
 8004054:	4618      	mov	r0, r3
 8004056:	3710      	adds	r7, #16
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b084      	sub	sp, #16
 8004060:	af00      	add	r7, sp, #0
 8004062:	60f8      	str	r0, [r7, #12]
 8004064:	60b9      	str	r1, [r7, #8]
 8004066:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004068:	e049      	b.n	80040fe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	695b      	ldr	r3, [r3, #20]
 8004070:	f003 0310 	and.w	r3, r3, #16
 8004074:	2b10      	cmp	r3, #16
 8004076:	d119      	bne.n	80040ac <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f06f 0210 	mvn.w	r2, #16
 8004080:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2200      	movs	r2, #0
 8004086:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2220      	movs	r2, #32
 800408c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2200      	movs	r2, #0
 8004094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e030      	b.n	800410e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040ac:	f7fe f8ec 	bl	8002288 <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	68ba      	ldr	r2, [r7, #8]
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d302      	bcc.n	80040c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d11d      	bne.n	80040fe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040cc:	2b40      	cmp	r3, #64	@ 0x40
 80040ce:	d016      	beq.n	80040fe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2200      	movs	r2, #0
 80040d4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2220      	movs	r2, #32
 80040da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ea:	f043 0220 	orr.w	r2, r3, #32
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e007      	b.n	800410e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	695b      	ldr	r3, [r3, #20]
 8004104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004108:	2b40      	cmp	r3, #64	@ 0x40
 800410a:	d1ae      	bne.n	800406a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800410c:	2300      	movs	r3, #0
}
 800410e:	4618      	mov	r0, r3
 8004110:	3710      	adds	r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}

08004116 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004116:	b480      	push	{r7}
 8004118:	b083      	sub	sp, #12
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	695b      	ldr	r3, [r3, #20]
 8004124:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004128:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800412c:	d11b      	bne.n	8004166 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004136:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2220      	movs	r2, #32
 8004142:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004152:	f043 0204 	orr.w	r2, r3, #4
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e000      	b.n	8004168 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	370c      	adds	r7, #12
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr

08004174 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d101      	bne.n	8004188 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e0cc      	b.n	8004322 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004188:	4b68      	ldr	r3, [pc, #416]	@ (800432c <HAL_RCC_ClockConfig+0x1b8>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 030f 	and.w	r3, r3, #15
 8004190:	683a      	ldr	r2, [r7, #0]
 8004192:	429a      	cmp	r2, r3
 8004194:	d90c      	bls.n	80041b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004196:	4b65      	ldr	r3, [pc, #404]	@ (800432c <HAL_RCC_ClockConfig+0x1b8>)
 8004198:	683a      	ldr	r2, [r7, #0]
 800419a:	b2d2      	uxtb	r2, r2
 800419c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800419e:	4b63      	ldr	r3, [pc, #396]	@ (800432c <HAL_RCC_ClockConfig+0x1b8>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 030f 	and.w	r3, r3, #15
 80041a6:	683a      	ldr	r2, [r7, #0]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d001      	beq.n	80041b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e0b8      	b.n	8004322 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d020      	beq.n	80041fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0304 	and.w	r3, r3, #4
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d005      	beq.n	80041d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80041c8:	4b59      	ldr	r3, [pc, #356]	@ (8004330 <HAL_RCC_ClockConfig+0x1bc>)
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	4a58      	ldr	r2, [pc, #352]	@ (8004330 <HAL_RCC_ClockConfig+0x1bc>)
 80041ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80041d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 0308 	and.w	r3, r3, #8
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d005      	beq.n	80041ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041e0:	4b53      	ldr	r3, [pc, #332]	@ (8004330 <HAL_RCC_ClockConfig+0x1bc>)
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	4a52      	ldr	r2, [pc, #328]	@ (8004330 <HAL_RCC_ClockConfig+0x1bc>)
 80041e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80041ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041ec:	4b50      	ldr	r3, [pc, #320]	@ (8004330 <HAL_RCC_ClockConfig+0x1bc>)
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	494d      	ldr	r1, [pc, #308]	@ (8004330 <HAL_RCC_ClockConfig+0x1bc>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 0301 	and.w	r3, r3, #1
 8004206:	2b00      	cmp	r3, #0
 8004208:	d044      	beq.n	8004294 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	2b01      	cmp	r3, #1
 8004210:	d107      	bne.n	8004222 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004212:	4b47      	ldr	r3, [pc, #284]	@ (8004330 <HAL_RCC_ClockConfig+0x1bc>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d119      	bne.n	8004252 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e07f      	b.n	8004322 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	2b02      	cmp	r3, #2
 8004228:	d003      	beq.n	8004232 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800422e:	2b03      	cmp	r3, #3
 8004230:	d107      	bne.n	8004242 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004232:	4b3f      	ldr	r3, [pc, #252]	@ (8004330 <HAL_RCC_ClockConfig+0x1bc>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800423a:	2b00      	cmp	r3, #0
 800423c:	d109      	bne.n	8004252 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e06f      	b.n	8004322 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004242:	4b3b      	ldr	r3, [pc, #236]	@ (8004330 <HAL_RCC_ClockConfig+0x1bc>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	2b00      	cmp	r3, #0
 800424c:	d101      	bne.n	8004252 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e067      	b.n	8004322 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004252:	4b37      	ldr	r3, [pc, #220]	@ (8004330 <HAL_RCC_ClockConfig+0x1bc>)
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	f023 0203 	bic.w	r2, r3, #3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	4934      	ldr	r1, [pc, #208]	@ (8004330 <HAL_RCC_ClockConfig+0x1bc>)
 8004260:	4313      	orrs	r3, r2
 8004262:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004264:	f7fe f810 	bl	8002288 <HAL_GetTick>
 8004268:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800426a:	e00a      	b.n	8004282 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800426c:	f7fe f80c 	bl	8002288 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	f241 3288 	movw	r2, #5000	@ 0x1388
 800427a:	4293      	cmp	r3, r2
 800427c:	d901      	bls.n	8004282 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	e04f      	b.n	8004322 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004282:	4b2b      	ldr	r3, [pc, #172]	@ (8004330 <HAL_RCC_ClockConfig+0x1bc>)
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	f003 020c 	and.w	r2, r3, #12
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	429a      	cmp	r2, r3
 8004292:	d1eb      	bne.n	800426c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004294:	4b25      	ldr	r3, [pc, #148]	@ (800432c <HAL_RCC_ClockConfig+0x1b8>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 030f 	and.w	r3, r3, #15
 800429c:	683a      	ldr	r2, [r7, #0]
 800429e:	429a      	cmp	r2, r3
 80042a0:	d20c      	bcs.n	80042bc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042a2:	4b22      	ldr	r3, [pc, #136]	@ (800432c <HAL_RCC_ClockConfig+0x1b8>)
 80042a4:	683a      	ldr	r2, [r7, #0]
 80042a6:	b2d2      	uxtb	r2, r2
 80042a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042aa:	4b20      	ldr	r3, [pc, #128]	@ (800432c <HAL_RCC_ClockConfig+0x1b8>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 030f 	and.w	r3, r3, #15
 80042b2:	683a      	ldr	r2, [r7, #0]
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d001      	beq.n	80042bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e032      	b.n	8004322 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0304 	and.w	r3, r3, #4
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d008      	beq.n	80042da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042c8:	4b19      	ldr	r3, [pc, #100]	@ (8004330 <HAL_RCC_ClockConfig+0x1bc>)
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	4916      	ldr	r1, [pc, #88]	@ (8004330 <HAL_RCC_ClockConfig+0x1bc>)
 80042d6:	4313      	orrs	r3, r2
 80042d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0308 	and.w	r3, r3, #8
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d009      	beq.n	80042fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042e6:	4b12      	ldr	r3, [pc, #72]	@ (8004330 <HAL_RCC_ClockConfig+0x1bc>)
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	691b      	ldr	r3, [r3, #16]
 80042f2:	00db      	lsls	r3, r3, #3
 80042f4:	490e      	ldr	r1, [pc, #56]	@ (8004330 <HAL_RCC_ClockConfig+0x1bc>)
 80042f6:	4313      	orrs	r3, r2
 80042f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80042fa:	f000 f855 	bl	80043a8 <HAL_RCC_GetSysClockFreq>
 80042fe:	4602      	mov	r2, r0
 8004300:	4b0b      	ldr	r3, [pc, #44]	@ (8004330 <HAL_RCC_ClockConfig+0x1bc>)
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	091b      	lsrs	r3, r3, #4
 8004306:	f003 030f 	and.w	r3, r3, #15
 800430a:	490a      	ldr	r1, [pc, #40]	@ (8004334 <HAL_RCC_ClockConfig+0x1c0>)
 800430c:	5ccb      	ldrb	r3, [r1, r3]
 800430e:	fa22 f303 	lsr.w	r3, r2, r3
 8004312:	4a09      	ldr	r2, [pc, #36]	@ (8004338 <HAL_RCC_ClockConfig+0x1c4>)
 8004314:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004316:	4b09      	ldr	r3, [pc, #36]	@ (800433c <HAL_RCC_ClockConfig+0x1c8>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4618      	mov	r0, r3
 800431c:	f7fd ff70 	bl	8002200 <HAL_InitTick>

  return HAL_OK;
 8004320:	2300      	movs	r3, #0
}
 8004322:	4618      	mov	r0, r3
 8004324:	3710      	adds	r7, #16
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
 800432a:	bf00      	nop
 800432c:	40023c00 	.word	0x40023c00
 8004330:	40023800 	.word	0x40023800
 8004334:	0800c5f4 	.word	0x0800c5f4
 8004338:	20000000 	.word	0x20000000
 800433c:	20000004 	.word	0x20000004

08004340 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004340:	b480      	push	{r7}
 8004342:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004344:	4b03      	ldr	r3, [pc, #12]	@ (8004354 <HAL_RCC_GetHCLKFreq+0x14>)
 8004346:	681b      	ldr	r3, [r3, #0]
}
 8004348:	4618      	mov	r0, r3
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop
 8004354:	20000000 	.word	0x20000000

08004358 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800435c:	f7ff fff0 	bl	8004340 <HAL_RCC_GetHCLKFreq>
 8004360:	4602      	mov	r2, r0
 8004362:	4b05      	ldr	r3, [pc, #20]	@ (8004378 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	0a9b      	lsrs	r3, r3, #10
 8004368:	f003 0307 	and.w	r3, r3, #7
 800436c:	4903      	ldr	r1, [pc, #12]	@ (800437c <HAL_RCC_GetPCLK1Freq+0x24>)
 800436e:	5ccb      	ldrb	r3, [r1, r3]
 8004370:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004374:	4618      	mov	r0, r3
 8004376:	bd80      	pop	{r7, pc}
 8004378:	40023800 	.word	0x40023800
 800437c:	0800c604 	.word	0x0800c604

08004380 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004384:	f7ff ffdc 	bl	8004340 <HAL_RCC_GetHCLKFreq>
 8004388:	4602      	mov	r2, r0
 800438a:	4b05      	ldr	r3, [pc, #20]	@ (80043a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	0b5b      	lsrs	r3, r3, #13
 8004390:	f003 0307 	and.w	r3, r3, #7
 8004394:	4903      	ldr	r1, [pc, #12]	@ (80043a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004396:	5ccb      	ldrb	r3, [r1, r3]
 8004398:	fa22 f303 	lsr.w	r3, r2, r3
}
 800439c:	4618      	mov	r0, r3
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	40023800 	.word	0x40023800
 80043a4:	0800c604 	.word	0x0800c604

080043a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043ac:	b0ae      	sub	sp, #184	@ 0xb8
 80043ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80043b0:	2300      	movs	r3, #0
 80043b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80043b6:	2300      	movs	r3, #0
 80043b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80043bc:	2300      	movs	r3, #0
 80043be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80043c2:	2300      	movs	r3, #0
 80043c4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80043c8:	2300      	movs	r3, #0
 80043ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80043ce:	4bcb      	ldr	r3, [pc, #812]	@ (80046fc <HAL_RCC_GetSysClockFreq+0x354>)
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	f003 030c 	and.w	r3, r3, #12
 80043d6:	2b0c      	cmp	r3, #12
 80043d8:	f200 8206 	bhi.w	80047e8 <HAL_RCC_GetSysClockFreq+0x440>
 80043dc:	a201      	add	r2, pc, #4	@ (adr r2, 80043e4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80043de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043e2:	bf00      	nop
 80043e4:	08004419 	.word	0x08004419
 80043e8:	080047e9 	.word	0x080047e9
 80043ec:	080047e9 	.word	0x080047e9
 80043f0:	080047e9 	.word	0x080047e9
 80043f4:	08004421 	.word	0x08004421
 80043f8:	080047e9 	.word	0x080047e9
 80043fc:	080047e9 	.word	0x080047e9
 8004400:	080047e9 	.word	0x080047e9
 8004404:	08004429 	.word	0x08004429
 8004408:	080047e9 	.word	0x080047e9
 800440c:	080047e9 	.word	0x080047e9
 8004410:	080047e9 	.word	0x080047e9
 8004414:	08004619 	.word	0x08004619
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004418:	4bb9      	ldr	r3, [pc, #740]	@ (8004700 <HAL_RCC_GetSysClockFreq+0x358>)
 800441a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800441e:	e1e7      	b.n	80047f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004420:	4bb8      	ldr	r3, [pc, #736]	@ (8004704 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004422:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004426:	e1e3      	b.n	80047f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004428:	4bb4      	ldr	r3, [pc, #720]	@ (80046fc <HAL_RCC_GetSysClockFreq+0x354>)
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004430:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004434:	4bb1      	ldr	r3, [pc, #708]	@ (80046fc <HAL_RCC_GetSysClockFreq+0x354>)
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800443c:	2b00      	cmp	r3, #0
 800443e:	d071      	beq.n	8004524 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004440:	4bae      	ldr	r3, [pc, #696]	@ (80046fc <HAL_RCC_GetSysClockFreq+0x354>)
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	099b      	lsrs	r3, r3, #6
 8004446:	2200      	movs	r2, #0
 8004448:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800444c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004450:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004454:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004458:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800445c:	2300      	movs	r3, #0
 800445e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004462:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004466:	4622      	mov	r2, r4
 8004468:	462b      	mov	r3, r5
 800446a:	f04f 0000 	mov.w	r0, #0
 800446e:	f04f 0100 	mov.w	r1, #0
 8004472:	0159      	lsls	r1, r3, #5
 8004474:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004478:	0150      	lsls	r0, r2, #5
 800447a:	4602      	mov	r2, r0
 800447c:	460b      	mov	r3, r1
 800447e:	4621      	mov	r1, r4
 8004480:	1a51      	subs	r1, r2, r1
 8004482:	6439      	str	r1, [r7, #64]	@ 0x40
 8004484:	4629      	mov	r1, r5
 8004486:	eb63 0301 	sbc.w	r3, r3, r1
 800448a:	647b      	str	r3, [r7, #68]	@ 0x44
 800448c:	f04f 0200 	mov.w	r2, #0
 8004490:	f04f 0300 	mov.w	r3, #0
 8004494:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004498:	4649      	mov	r1, r9
 800449a:	018b      	lsls	r3, r1, #6
 800449c:	4641      	mov	r1, r8
 800449e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80044a2:	4641      	mov	r1, r8
 80044a4:	018a      	lsls	r2, r1, #6
 80044a6:	4641      	mov	r1, r8
 80044a8:	1a51      	subs	r1, r2, r1
 80044aa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80044ac:	4649      	mov	r1, r9
 80044ae:	eb63 0301 	sbc.w	r3, r3, r1
 80044b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80044b4:	f04f 0200 	mov.w	r2, #0
 80044b8:	f04f 0300 	mov.w	r3, #0
 80044bc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80044c0:	4649      	mov	r1, r9
 80044c2:	00cb      	lsls	r3, r1, #3
 80044c4:	4641      	mov	r1, r8
 80044c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044ca:	4641      	mov	r1, r8
 80044cc:	00ca      	lsls	r2, r1, #3
 80044ce:	4610      	mov	r0, r2
 80044d0:	4619      	mov	r1, r3
 80044d2:	4603      	mov	r3, r0
 80044d4:	4622      	mov	r2, r4
 80044d6:	189b      	adds	r3, r3, r2
 80044d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80044da:	462b      	mov	r3, r5
 80044dc:	460a      	mov	r2, r1
 80044de:	eb42 0303 	adc.w	r3, r2, r3
 80044e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80044e4:	f04f 0200 	mov.w	r2, #0
 80044e8:	f04f 0300 	mov.w	r3, #0
 80044ec:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80044f0:	4629      	mov	r1, r5
 80044f2:	024b      	lsls	r3, r1, #9
 80044f4:	4621      	mov	r1, r4
 80044f6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80044fa:	4621      	mov	r1, r4
 80044fc:	024a      	lsls	r2, r1, #9
 80044fe:	4610      	mov	r0, r2
 8004500:	4619      	mov	r1, r3
 8004502:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004506:	2200      	movs	r2, #0
 8004508:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800450c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004510:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004514:	f7fc fcc6 	bl	8000ea4 <__aeabi_uldivmod>
 8004518:	4602      	mov	r2, r0
 800451a:	460b      	mov	r3, r1
 800451c:	4613      	mov	r3, r2
 800451e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004522:	e067      	b.n	80045f4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004524:	4b75      	ldr	r3, [pc, #468]	@ (80046fc <HAL_RCC_GetSysClockFreq+0x354>)
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	099b      	lsrs	r3, r3, #6
 800452a:	2200      	movs	r2, #0
 800452c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004530:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004534:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004538:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800453c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800453e:	2300      	movs	r3, #0
 8004540:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004542:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004546:	4622      	mov	r2, r4
 8004548:	462b      	mov	r3, r5
 800454a:	f04f 0000 	mov.w	r0, #0
 800454e:	f04f 0100 	mov.w	r1, #0
 8004552:	0159      	lsls	r1, r3, #5
 8004554:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004558:	0150      	lsls	r0, r2, #5
 800455a:	4602      	mov	r2, r0
 800455c:	460b      	mov	r3, r1
 800455e:	4621      	mov	r1, r4
 8004560:	1a51      	subs	r1, r2, r1
 8004562:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004564:	4629      	mov	r1, r5
 8004566:	eb63 0301 	sbc.w	r3, r3, r1
 800456a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800456c:	f04f 0200 	mov.w	r2, #0
 8004570:	f04f 0300 	mov.w	r3, #0
 8004574:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004578:	4649      	mov	r1, r9
 800457a:	018b      	lsls	r3, r1, #6
 800457c:	4641      	mov	r1, r8
 800457e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004582:	4641      	mov	r1, r8
 8004584:	018a      	lsls	r2, r1, #6
 8004586:	4641      	mov	r1, r8
 8004588:	ebb2 0a01 	subs.w	sl, r2, r1
 800458c:	4649      	mov	r1, r9
 800458e:	eb63 0b01 	sbc.w	fp, r3, r1
 8004592:	f04f 0200 	mov.w	r2, #0
 8004596:	f04f 0300 	mov.w	r3, #0
 800459a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800459e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80045a2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80045a6:	4692      	mov	sl, r2
 80045a8:	469b      	mov	fp, r3
 80045aa:	4623      	mov	r3, r4
 80045ac:	eb1a 0303 	adds.w	r3, sl, r3
 80045b0:	623b      	str	r3, [r7, #32]
 80045b2:	462b      	mov	r3, r5
 80045b4:	eb4b 0303 	adc.w	r3, fp, r3
 80045b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80045ba:	f04f 0200 	mov.w	r2, #0
 80045be:	f04f 0300 	mov.w	r3, #0
 80045c2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80045c6:	4629      	mov	r1, r5
 80045c8:	028b      	lsls	r3, r1, #10
 80045ca:	4621      	mov	r1, r4
 80045cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80045d0:	4621      	mov	r1, r4
 80045d2:	028a      	lsls	r2, r1, #10
 80045d4:	4610      	mov	r0, r2
 80045d6:	4619      	mov	r1, r3
 80045d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80045dc:	2200      	movs	r2, #0
 80045de:	673b      	str	r3, [r7, #112]	@ 0x70
 80045e0:	677a      	str	r2, [r7, #116]	@ 0x74
 80045e2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80045e6:	f7fc fc5d 	bl	8000ea4 <__aeabi_uldivmod>
 80045ea:	4602      	mov	r2, r0
 80045ec:	460b      	mov	r3, r1
 80045ee:	4613      	mov	r3, r2
 80045f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80045f4:	4b41      	ldr	r3, [pc, #260]	@ (80046fc <HAL_RCC_GetSysClockFreq+0x354>)
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	0c1b      	lsrs	r3, r3, #16
 80045fa:	f003 0303 	and.w	r3, r3, #3
 80045fe:	3301      	adds	r3, #1
 8004600:	005b      	lsls	r3, r3, #1
 8004602:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004606:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800460a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800460e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004612:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004616:	e0eb      	b.n	80047f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004618:	4b38      	ldr	r3, [pc, #224]	@ (80046fc <HAL_RCC_GetSysClockFreq+0x354>)
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004620:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004624:	4b35      	ldr	r3, [pc, #212]	@ (80046fc <HAL_RCC_GetSysClockFreq+0x354>)
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800462c:	2b00      	cmp	r3, #0
 800462e:	d06b      	beq.n	8004708 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004630:	4b32      	ldr	r3, [pc, #200]	@ (80046fc <HAL_RCC_GetSysClockFreq+0x354>)
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	099b      	lsrs	r3, r3, #6
 8004636:	2200      	movs	r2, #0
 8004638:	66bb      	str	r3, [r7, #104]	@ 0x68
 800463a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800463c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800463e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004642:	663b      	str	r3, [r7, #96]	@ 0x60
 8004644:	2300      	movs	r3, #0
 8004646:	667b      	str	r3, [r7, #100]	@ 0x64
 8004648:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800464c:	4622      	mov	r2, r4
 800464e:	462b      	mov	r3, r5
 8004650:	f04f 0000 	mov.w	r0, #0
 8004654:	f04f 0100 	mov.w	r1, #0
 8004658:	0159      	lsls	r1, r3, #5
 800465a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800465e:	0150      	lsls	r0, r2, #5
 8004660:	4602      	mov	r2, r0
 8004662:	460b      	mov	r3, r1
 8004664:	4621      	mov	r1, r4
 8004666:	1a51      	subs	r1, r2, r1
 8004668:	61b9      	str	r1, [r7, #24]
 800466a:	4629      	mov	r1, r5
 800466c:	eb63 0301 	sbc.w	r3, r3, r1
 8004670:	61fb      	str	r3, [r7, #28]
 8004672:	f04f 0200 	mov.w	r2, #0
 8004676:	f04f 0300 	mov.w	r3, #0
 800467a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800467e:	4659      	mov	r1, fp
 8004680:	018b      	lsls	r3, r1, #6
 8004682:	4651      	mov	r1, sl
 8004684:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004688:	4651      	mov	r1, sl
 800468a:	018a      	lsls	r2, r1, #6
 800468c:	4651      	mov	r1, sl
 800468e:	ebb2 0801 	subs.w	r8, r2, r1
 8004692:	4659      	mov	r1, fp
 8004694:	eb63 0901 	sbc.w	r9, r3, r1
 8004698:	f04f 0200 	mov.w	r2, #0
 800469c:	f04f 0300 	mov.w	r3, #0
 80046a0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046a4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046a8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046ac:	4690      	mov	r8, r2
 80046ae:	4699      	mov	r9, r3
 80046b0:	4623      	mov	r3, r4
 80046b2:	eb18 0303 	adds.w	r3, r8, r3
 80046b6:	613b      	str	r3, [r7, #16]
 80046b8:	462b      	mov	r3, r5
 80046ba:	eb49 0303 	adc.w	r3, r9, r3
 80046be:	617b      	str	r3, [r7, #20]
 80046c0:	f04f 0200 	mov.w	r2, #0
 80046c4:	f04f 0300 	mov.w	r3, #0
 80046c8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80046cc:	4629      	mov	r1, r5
 80046ce:	024b      	lsls	r3, r1, #9
 80046d0:	4621      	mov	r1, r4
 80046d2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80046d6:	4621      	mov	r1, r4
 80046d8:	024a      	lsls	r2, r1, #9
 80046da:	4610      	mov	r0, r2
 80046dc:	4619      	mov	r1, r3
 80046de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80046e2:	2200      	movs	r2, #0
 80046e4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80046e6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80046e8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80046ec:	f7fc fbda 	bl	8000ea4 <__aeabi_uldivmod>
 80046f0:	4602      	mov	r2, r0
 80046f2:	460b      	mov	r3, r1
 80046f4:	4613      	mov	r3, r2
 80046f6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80046fa:	e065      	b.n	80047c8 <HAL_RCC_GetSysClockFreq+0x420>
 80046fc:	40023800 	.word	0x40023800
 8004700:	00f42400 	.word	0x00f42400
 8004704:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004708:	4b3d      	ldr	r3, [pc, #244]	@ (8004800 <HAL_RCC_GetSysClockFreq+0x458>)
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	099b      	lsrs	r3, r3, #6
 800470e:	2200      	movs	r2, #0
 8004710:	4618      	mov	r0, r3
 8004712:	4611      	mov	r1, r2
 8004714:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004718:	653b      	str	r3, [r7, #80]	@ 0x50
 800471a:	2300      	movs	r3, #0
 800471c:	657b      	str	r3, [r7, #84]	@ 0x54
 800471e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004722:	4642      	mov	r2, r8
 8004724:	464b      	mov	r3, r9
 8004726:	f04f 0000 	mov.w	r0, #0
 800472a:	f04f 0100 	mov.w	r1, #0
 800472e:	0159      	lsls	r1, r3, #5
 8004730:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004734:	0150      	lsls	r0, r2, #5
 8004736:	4602      	mov	r2, r0
 8004738:	460b      	mov	r3, r1
 800473a:	4641      	mov	r1, r8
 800473c:	1a51      	subs	r1, r2, r1
 800473e:	60b9      	str	r1, [r7, #8]
 8004740:	4649      	mov	r1, r9
 8004742:	eb63 0301 	sbc.w	r3, r3, r1
 8004746:	60fb      	str	r3, [r7, #12]
 8004748:	f04f 0200 	mov.w	r2, #0
 800474c:	f04f 0300 	mov.w	r3, #0
 8004750:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004754:	4659      	mov	r1, fp
 8004756:	018b      	lsls	r3, r1, #6
 8004758:	4651      	mov	r1, sl
 800475a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800475e:	4651      	mov	r1, sl
 8004760:	018a      	lsls	r2, r1, #6
 8004762:	4651      	mov	r1, sl
 8004764:	1a54      	subs	r4, r2, r1
 8004766:	4659      	mov	r1, fp
 8004768:	eb63 0501 	sbc.w	r5, r3, r1
 800476c:	f04f 0200 	mov.w	r2, #0
 8004770:	f04f 0300 	mov.w	r3, #0
 8004774:	00eb      	lsls	r3, r5, #3
 8004776:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800477a:	00e2      	lsls	r2, r4, #3
 800477c:	4614      	mov	r4, r2
 800477e:	461d      	mov	r5, r3
 8004780:	4643      	mov	r3, r8
 8004782:	18e3      	adds	r3, r4, r3
 8004784:	603b      	str	r3, [r7, #0]
 8004786:	464b      	mov	r3, r9
 8004788:	eb45 0303 	adc.w	r3, r5, r3
 800478c:	607b      	str	r3, [r7, #4]
 800478e:	f04f 0200 	mov.w	r2, #0
 8004792:	f04f 0300 	mov.w	r3, #0
 8004796:	e9d7 4500 	ldrd	r4, r5, [r7]
 800479a:	4629      	mov	r1, r5
 800479c:	028b      	lsls	r3, r1, #10
 800479e:	4621      	mov	r1, r4
 80047a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047a4:	4621      	mov	r1, r4
 80047a6:	028a      	lsls	r2, r1, #10
 80047a8:	4610      	mov	r0, r2
 80047aa:	4619      	mov	r1, r3
 80047ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80047b0:	2200      	movs	r2, #0
 80047b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80047b4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80047b6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80047ba:	f7fc fb73 	bl	8000ea4 <__aeabi_uldivmod>
 80047be:	4602      	mov	r2, r0
 80047c0:	460b      	mov	r3, r1
 80047c2:	4613      	mov	r3, r2
 80047c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80047c8:	4b0d      	ldr	r3, [pc, #52]	@ (8004800 <HAL_RCC_GetSysClockFreq+0x458>)
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	0f1b      	lsrs	r3, r3, #28
 80047ce:	f003 0307 	and.w	r3, r3, #7
 80047d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80047d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80047da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80047de:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80047e6:	e003      	b.n	80047f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047e8:	4b06      	ldr	r3, [pc, #24]	@ (8004804 <HAL_RCC_GetSysClockFreq+0x45c>)
 80047ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80047ee:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047f0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	37b8      	adds	r7, #184	@ 0xb8
 80047f8:	46bd      	mov	sp, r7
 80047fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047fe:	bf00      	nop
 8004800:	40023800 	.word	0x40023800
 8004804:	00f42400 	.word	0x00f42400

08004808 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b086      	sub	sp, #24
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d101      	bne.n	800481a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e28d      	b.n	8004d36 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 0301 	and.w	r3, r3, #1
 8004822:	2b00      	cmp	r3, #0
 8004824:	f000 8083 	beq.w	800492e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004828:	4b94      	ldr	r3, [pc, #592]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	f003 030c 	and.w	r3, r3, #12
 8004830:	2b04      	cmp	r3, #4
 8004832:	d019      	beq.n	8004868 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004834:	4b91      	ldr	r3, [pc, #580]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	f003 030c 	and.w	r3, r3, #12
        || \
 800483c:	2b08      	cmp	r3, #8
 800483e:	d106      	bne.n	800484e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004840:	4b8e      	ldr	r3, [pc, #568]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004848:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800484c:	d00c      	beq.n	8004868 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800484e:	4b8b      	ldr	r3, [pc, #556]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004856:	2b0c      	cmp	r3, #12
 8004858:	d112      	bne.n	8004880 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800485a:	4b88      	ldr	r3, [pc, #544]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004862:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004866:	d10b      	bne.n	8004880 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004868:	4b84      	ldr	r3, [pc, #528]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004870:	2b00      	cmp	r3, #0
 8004872:	d05b      	beq.n	800492c <HAL_RCC_OscConfig+0x124>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d157      	bne.n	800492c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e25a      	b.n	8004d36 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004888:	d106      	bne.n	8004898 <HAL_RCC_OscConfig+0x90>
 800488a:	4b7c      	ldr	r3, [pc, #496]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a7b      	ldr	r2, [pc, #492]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 8004890:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004894:	6013      	str	r3, [r2, #0]
 8004896:	e01d      	b.n	80048d4 <HAL_RCC_OscConfig+0xcc>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80048a0:	d10c      	bne.n	80048bc <HAL_RCC_OscConfig+0xb4>
 80048a2:	4b76      	ldr	r3, [pc, #472]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a75      	ldr	r2, [pc, #468]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 80048a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80048ac:	6013      	str	r3, [r2, #0]
 80048ae:	4b73      	ldr	r3, [pc, #460]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a72      	ldr	r2, [pc, #456]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 80048b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048b8:	6013      	str	r3, [r2, #0]
 80048ba:	e00b      	b.n	80048d4 <HAL_RCC_OscConfig+0xcc>
 80048bc:	4b6f      	ldr	r3, [pc, #444]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a6e      	ldr	r2, [pc, #440]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 80048c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048c6:	6013      	str	r3, [r2, #0]
 80048c8:	4b6c      	ldr	r3, [pc, #432]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a6b      	ldr	r2, [pc, #428]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 80048ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d013      	beq.n	8004904 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048dc:	f7fd fcd4 	bl	8002288 <HAL_GetTick>
 80048e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048e2:	e008      	b.n	80048f6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048e4:	f7fd fcd0 	bl	8002288 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	2b64      	cmp	r3, #100	@ 0x64
 80048f0:	d901      	bls.n	80048f6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e21f      	b.n	8004d36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048f6:	4b61      	ldr	r3, [pc, #388]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d0f0      	beq.n	80048e4 <HAL_RCC_OscConfig+0xdc>
 8004902:	e014      	b.n	800492e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004904:	f7fd fcc0 	bl	8002288 <HAL_GetTick>
 8004908:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800490a:	e008      	b.n	800491e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800490c:	f7fd fcbc 	bl	8002288 <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	2b64      	cmp	r3, #100	@ 0x64
 8004918:	d901      	bls.n	800491e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e20b      	b.n	8004d36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800491e:	4b57      	ldr	r3, [pc, #348]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d1f0      	bne.n	800490c <HAL_RCC_OscConfig+0x104>
 800492a:	e000      	b.n	800492e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800492c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0302 	and.w	r3, r3, #2
 8004936:	2b00      	cmp	r3, #0
 8004938:	d06f      	beq.n	8004a1a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800493a:	4b50      	ldr	r3, [pc, #320]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	f003 030c 	and.w	r3, r3, #12
 8004942:	2b00      	cmp	r3, #0
 8004944:	d017      	beq.n	8004976 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004946:	4b4d      	ldr	r3, [pc, #308]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	f003 030c 	and.w	r3, r3, #12
        || \
 800494e:	2b08      	cmp	r3, #8
 8004950:	d105      	bne.n	800495e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004952:	4b4a      	ldr	r3, [pc, #296]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800495a:	2b00      	cmp	r3, #0
 800495c:	d00b      	beq.n	8004976 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800495e:	4b47      	ldr	r3, [pc, #284]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004966:	2b0c      	cmp	r3, #12
 8004968:	d11c      	bne.n	80049a4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800496a:	4b44      	ldr	r3, [pc, #272]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004972:	2b00      	cmp	r3, #0
 8004974:	d116      	bne.n	80049a4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004976:	4b41      	ldr	r3, [pc, #260]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 0302 	and.w	r3, r3, #2
 800497e:	2b00      	cmp	r3, #0
 8004980:	d005      	beq.n	800498e <HAL_RCC_OscConfig+0x186>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	2b01      	cmp	r3, #1
 8004988:	d001      	beq.n	800498e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e1d3      	b.n	8004d36 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800498e:	4b3b      	ldr	r3, [pc, #236]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	691b      	ldr	r3, [r3, #16]
 800499a:	00db      	lsls	r3, r3, #3
 800499c:	4937      	ldr	r1, [pc, #220]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 800499e:	4313      	orrs	r3, r2
 80049a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049a2:	e03a      	b.n	8004a1a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d020      	beq.n	80049ee <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049ac:	4b34      	ldr	r3, [pc, #208]	@ (8004a80 <HAL_RCC_OscConfig+0x278>)
 80049ae:	2201      	movs	r2, #1
 80049b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049b2:	f7fd fc69 	bl	8002288 <HAL_GetTick>
 80049b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049b8:	e008      	b.n	80049cc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049ba:	f7fd fc65 	bl	8002288 <HAL_GetTick>
 80049be:	4602      	mov	r2, r0
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	1ad3      	subs	r3, r2, r3
 80049c4:	2b02      	cmp	r3, #2
 80049c6:	d901      	bls.n	80049cc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80049c8:	2303      	movs	r3, #3
 80049ca:	e1b4      	b.n	8004d36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049cc:	4b2b      	ldr	r3, [pc, #172]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0302 	and.w	r3, r3, #2
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d0f0      	beq.n	80049ba <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049d8:	4b28      	ldr	r3, [pc, #160]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	00db      	lsls	r3, r3, #3
 80049e6:	4925      	ldr	r1, [pc, #148]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 80049e8:	4313      	orrs	r3, r2
 80049ea:	600b      	str	r3, [r1, #0]
 80049ec:	e015      	b.n	8004a1a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049ee:	4b24      	ldr	r3, [pc, #144]	@ (8004a80 <HAL_RCC_OscConfig+0x278>)
 80049f0:	2200      	movs	r2, #0
 80049f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049f4:	f7fd fc48 	bl	8002288 <HAL_GetTick>
 80049f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049fa:	e008      	b.n	8004a0e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049fc:	f7fd fc44 	bl	8002288 <HAL_GetTick>
 8004a00:	4602      	mov	r2, r0
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	2b02      	cmp	r3, #2
 8004a08:	d901      	bls.n	8004a0e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e193      	b.n	8004d36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d1f0      	bne.n	80049fc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0308 	and.w	r3, r3, #8
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d036      	beq.n	8004a94 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d016      	beq.n	8004a5c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a2e:	4b15      	ldr	r3, [pc, #84]	@ (8004a84 <HAL_RCC_OscConfig+0x27c>)
 8004a30:	2201      	movs	r2, #1
 8004a32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a34:	f7fd fc28 	bl	8002288 <HAL_GetTick>
 8004a38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a3a:	e008      	b.n	8004a4e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a3c:	f7fd fc24 	bl	8002288 <HAL_GetTick>
 8004a40:	4602      	mov	r2, r0
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	2b02      	cmp	r3, #2
 8004a48:	d901      	bls.n	8004a4e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004a4a:	2303      	movs	r3, #3
 8004a4c:	e173      	b.n	8004d36 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8004a7c <HAL_RCC_OscConfig+0x274>)
 8004a50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a52:	f003 0302 	and.w	r3, r3, #2
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d0f0      	beq.n	8004a3c <HAL_RCC_OscConfig+0x234>
 8004a5a:	e01b      	b.n	8004a94 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a5c:	4b09      	ldr	r3, [pc, #36]	@ (8004a84 <HAL_RCC_OscConfig+0x27c>)
 8004a5e:	2200      	movs	r2, #0
 8004a60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a62:	f7fd fc11 	bl	8002288 <HAL_GetTick>
 8004a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a68:	e00e      	b.n	8004a88 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a6a:	f7fd fc0d 	bl	8002288 <HAL_GetTick>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	1ad3      	subs	r3, r2, r3
 8004a74:	2b02      	cmp	r3, #2
 8004a76:	d907      	bls.n	8004a88 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004a78:	2303      	movs	r3, #3
 8004a7a:	e15c      	b.n	8004d36 <HAL_RCC_OscConfig+0x52e>
 8004a7c:	40023800 	.word	0x40023800
 8004a80:	42470000 	.word	0x42470000
 8004a84:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a88:	4b8a      	ldr	r3, [pc, #552]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004a8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a8c:	f003 0302 	and.w	r3, r3, #2
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d1ea      	bne.n	8004a6a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0304 	and.w	r3, r3, #4
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	f000 8097 	beq.w	8004bd0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004aa6:	4b83      	ldr	r3, [pc, #524]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d10f      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	60bb      	str	r3, [r7, #8]
 8004ab6:	4b7f      	ldr	r3, [pc, #508]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aba:	4a7e      	ldr	r2, [pc, #504]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004abc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ac0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ac2:	4b7c      	ldr	r3, [pc, #496]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004aca:	60bb      	str	r3, [r7, #8]
 8004acc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ad2:	4b79      	ldr	r3, [pc, #484]	@ (8004cb8 <HAL_RCC_OscConfig+0x4b0>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d118      	bne.n	8004b10 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ade:	4b76      	ldr	r3, [pc, #472]	@ (8004cb8 <HAL_RCC_OscConfig+0x4b0>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a75      	ldr	r2, [pc, #468]	@ (8004cb8 <HAL_RCC_OscConfig+0x4b0>)
 8004ae4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ae8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004aea:	f7fd fbcd 	bl	8002288 <HAL_GetTick>
 8004aee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004af0:	e008      	b.n	8004b04 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004af2:	f7fd fbc9 	bl	8002288 <HAL_GetTick>
 8004af6:	4602      	mov	r2, r0
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	2b02      	cmp	r3, #2
 8004afe:	d901      	bls.n	8004b04 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e118      	b.n	8004d36 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b04:	4b6c      	ldr	r3, [pc, #432]	@ (8004cb8 <HAL_RCC_OscConfig+0x4b0>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d0f0      	beq.n	8004af2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d106      	bne.n	8004b26 <HAL_RCC_OscConfig+0x31e>
 8004b18:	4b66      	ldr	r3, [pc, #408]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004b1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b1c:	4a65      	ldr	r2, [pc, #404]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004b1e:	f043 0301 	orr.w	r3, r3, #1
 8004b22:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b24:	e01c      	b.n	8004b60 <HAL_RCC_OscConfig+0x358>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	2b05      	cmp	r3, #5
 8004b2c:	d10c      	bne.n	8004b48 <HAL_RCC_OscConfig+0x340>
 8004b2e:	4b61      	ldr	r3, [pc, #388]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b32:	4a60      	ldr	r2, [pc, #384]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004b34:	f043 0304 	orr.w	r3, r3, #4
 8004b38:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b3a:	4b5e      	ldr	r3, [pc, #376]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004b3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b3e:	4a5d      	ldr	r2, [pc, #372]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004b40:	f043 0301 	orr.w	r3, r3, #1
 8004b44:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b46:	e00b      	b.n	8004b60 <HAL_RCC_OscConfig+0x358>
 8004b48:	4b5a      	ldr	r3, [pc, #360]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004b4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b4c:	4a59      	ldr	r2, [pc, #356]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004b4e:	f023 0301 	bic.w	r3, r3, #1
 8004b52:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b54:	4b57      	ldr	r3, [pc, #348]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004b56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b58:	4a56      	ldr	r2, [pc, #344]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004b5a:	f023 0304 	bic.w	r3, r3, #4
 8004b5e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d015      	beq.n	8004b94 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b68:	f7fd fb8e 	bl	8002288 <HAL_GetTick>
 8004b6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b6e:	e00a      	b.n	8004b86 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b70:	f7fd fb8a 	bl	8002288 <HAL_GetTick>
 8004b74:	4602      	mov	r2, r0
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	1ad3      	subs	r3, r2, r3
 8004b7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d901      	bls.n	8004b86 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e0d7      	b.n	8004d36 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b86:	4b4b      	ldr	r3, [pc, #300]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004b88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d0ee      	beq.n	8004b70 <HAL_RCC_OscConfig+0x368>
 8004b92:	e014      	b.n	8004bbe <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b94:	f7fd fb78 	bl	8002288 <HAL_GetTick>
 8004b98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b9a:	e00a      	b.n	8004bb2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b9c:	f7fd fb74 	bl	8002288 <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d901      	bls.n	8004bb2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e0c1      	b.n	8004d36 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bb2:	4b40      	ldr	r3, [pc, #256]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004bb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bb6:	f003 0302 	and.w	r3, r3, #2
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d1ee      	bne.n	8004b9c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004bbe:	7dfb      	ldrb	r3, [r7, #23]
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d105      	bne.n	8004bd0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bc4:	4b3b      	ldr	r3, [pc, #236]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc8:	4a3a      	ldr	r2, [pc, #232]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004bca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	699b      	ldr	r3, [r3, #24]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	f000 80ad 	beq.w	8004d34 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004bda:	4b36      	ldr	r3, [pc, #216]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	f003 030c 	and.w	r3, r3, #12
 8004be2:	2b08      	cmp	r3, #8
 8004be4:	d060      	beq.n	8004ca8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	699b      	ldr	r3, [r3, #24]
 8004bea:	2b02      	cmp	r3, #2
 8004bec:	d145      	bne.n	8004c7a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bee:	4b33      	ldr	r3, [pc, #204]	@ (8004cbc <HAL_RCC_OscConfig+0x4b4>)
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bf4:	f7fd fb48 	bl	8002288 <HAL_GetTick>
 8004bf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bfa:	e008      	b.n	8004c0e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bfc:	f7fd fb44 	bl	8002288 <HAL_GetTick>
 8004c00:	4602      	mov	r2, r0
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	1ad3      	subs	r3, r2, r3
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d901      	bls.n	8004c0e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004c0a:	2303      	movs	r3, #3
 8004c0c:	e093      	b.n	8004d36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c0e:	4b29      	ldr	r3, [pc, #164]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d1f0      	bne.n	8004bfc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	69da      	ldr	r2, [r3, #28]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a1b      	ldr	r3, [r3, #32]
 8004c22:	431a      	orrs	r2, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c28:	019b      	lsls	r3, r3, #6
 8004c2a:	431a      	orrs	r2, r3
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c30:	085b      	lsrs	r3, r3, #1
 8004c32:	3b01      	subs	r3, #1
 8004c34:	041b      	lsls	r3, r3, #16
 8004c36:	431a      	orrs	r2, r3
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c3c:	061b      	lsls	r3, r3, #24
 8004c3e:	431a      	orrs	r2, r3
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c44:	071b      	lsls	r3, r3, #28
 8004c46:	491b      	ldr	r1, [pc, #108]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c4c:	4b1b      	ldr	r3, [pc, #108]	@ (8004cbc <HAL_RCC_OscConfig+0x4b4>)
 8004c4e:	2201      	movs	r2, #1
 8004c50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c52:	f7fd fb19 	bl	8002288 <HAL_GetTick>
 8004c56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c58:	e008      	b.n	8004c6c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c5a:	f7fd fb15 	bl	8002288 <HAL_GetTick>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	2b02      	cmp	r3, #2
 8004c66:	d901      	bls.n	8004c6c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004c68:	2303      	movs	r3, #3
 8004c6a:	e064      	b.n	8004d36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c6c:	4b11      	ldr	r3, [pc, #68]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d0f0      	beq.n	8004c5a <HAL_RCC_OscConfig+0x452>
 8004c78:	e05c      	b.n	8004d34 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c7a:	4b10      	ldr	r3, [pc, #64]	@ (8004cbc <HAL_RCC_OscConfig+0x4b4>)
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c80:	f7fd fb02 	bl	8002288 <HAL_GetTick>
 8004c84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c86:	e008      	b.n	8004c9a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c88:	f7fd fafe 	bl	8002288 <HAL_GetTick>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d901      	bls.n	8004c9a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e04d      	b.n	8004d36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c9a:	4b06      	ldr	r3, [pc, #24]	@ (8004cb4 <HAL_RCC_OscConfig+0x4ac>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d1f0      	bne.n	8004c88 <HAL_RCC_OscConfig+0x480>
 8004ca6:	e045      	b.n	8004d34 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	699b      	ldr	r3, [r3, #24]
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d107      	bne.n	8004cc0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e040      	b.n	8004d36 <HAL_RCC_OscConfig+0x52e>
 8004cb4:	40023800 	.word	0x40023800
 8004cb8:	40007000 	.word	0x40007000
 8004cbc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004cc0:	4b1f      	ldr	r3, [pc, #124]	@ (8004d40 <HAL_RCC_OscConfig+0x538>)
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	699b      	ldr	r3, [r3, #24]
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d030      	beq.n	8004d30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d129      	bne.n	8004d30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d122      	bne.n	8004d30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004cf0:	4013      	ands	r3, r2
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004cf6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d119      	bne.n	8004d30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d06:	085b      	lsrs	r3, r3, #1
 8004d08:	3b01      	subs	r3, #1
 8004d0a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d10f      	bne.n	8004d30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d1a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d107      	bne.n	8004d30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d2a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d001      	beq.n	8004d34 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e000      	b.n	8004d36 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3718      	adds	r7, #24
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	bf00      	nop
 8004d40:	40023800 	.word	0x40023800

08004d44 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b082      	sub	sp, #8
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d101      	bne.n	8004d56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e042      	b.n	8004ddc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d106      	bne.n	8004d70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f7fd f8ac 	bl	8001ec8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2224      	movs	r2, #36	@ 0x24
 8004d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	68da      	ldr	r2, [r3, #12]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d86:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f000 f82b 	bl	8004de4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	691a      	ldr	r2, [r3, #16]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	695a      	ldr	r2, [r3, #20]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004dac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	68da      	ldr	r2, [r3, #12]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004dbc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2220      	movs	r2, #32
 8004dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2220      	movs	r2, #32
 8004dd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004dda:	2300      	movs	r3, #0
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3708      	adds	r7, #8
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}

08004de4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004de4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004de8:	b0c0      	sub	sp, #256	@ 0x100
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	691b      	ldr	r3, [r3, #16]
 8004df8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e00:	68d9      	ldr	r1, [r3, #12]
 8004e02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	ea40 0301 	orr.w	r3, r0, r1
 8004e0c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e12:	689a      	ldr	r2, [r3, #8]
 8004e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e18:	691b      	ldr	r3, [r3, #16]
 8004e1a:	431a      	orrs	r2, r3
 8004e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e20:	695b      	ldr	r3, [r3, #20]
 8004e22:	431a      	orrs	r2, r3
 8004e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e28:	69db      	ldr	r3, [r3, #28]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004e3c:	f021 010c 	bic.w	r1, r1, #12
 8004e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004e4a:	430b      	orrs	r3, r1
 8004e4c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	695b      	ldr	r3, [r3, #20]
 8004e56:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e5e:	6999      	ldr	r1, [r3, #24]
 8004e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	ea40 0301 	orr.w	r3, r0, r1
 8004e6a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	4b8f      	ldr	r3, [pc, #572]	@ (80050b0 <UART_SetConfig+0x2cc>)
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d005      	beq.n	8004e84 <UART_SetConfig+0xa0>
 8004e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	4b8d      	ldr	r3, [pc, #564]	@ (80050b4 <UART_SetConfig+0x2d0>)
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d104      	bne.n	8004e8e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e84:	f7ff fa7c 	bl	8004380 <HAL_RCC_GetPCLK2Freq>
 8004e88:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004e8c:	e003      	b.n	8004e96 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004e8e:	f7ff fa63 	bl	8004358 <HAL_RCC_GetPCLK1Freq>
 8004e92:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e9a:	69db      	ldr	r3, [r3, #28]
 8004e9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ea0:	f040 810c 	bne.w	80050bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004ea4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004eae:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004eb2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004eb6:	4622      	mov	r2, r4
 8004eb8:	462b      	mov	r3, r5
 8004eba:	1891      	adds	r1, r2, r2
 8004ebc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004ebe:	415b      	adcs	r3, r3
 8004ec0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004ec2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004ec6:	4621      	mov	r1, r4
 8004ec8:	eb12 0801 	adds.w	r8, r2, r1
 8004ecc:	4629      	mov	r1, r5
 8004ece:	eb43 0901 	adc.w	r9, r3, r1
 8004ed2:	f04f 0200 	mov.w	r2, #0
 8004ed6:	f04f 0300 	mov.w	r3, #0
 8004eda:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ede:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ee2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ee6:	4690      	mov	r8, r2
 8004ee8:	4699      	mov	r9, r3
 8004eea:	4623      	mov	r3, r4
 8004eec:	eb18 0303 	adds.w	r3, r8, r3
 8004ef0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004ef4:	462b      	mov	r3, r5
 8004ef6:	eb49 0303 	adc.w	r3, r9, r3
 8004efa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004f0a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004f0e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004f12:	460b      	mov	r3, r1
 8004f14:	18db      	adds	r3, r3, r3
 8004f16:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f18:	4613      	mov	r3, r2
 8004f1a:	eb42 0303 	adc.w	r3, r2, r3
 8004f1e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004f20:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004f24:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004f28:	f7fb ffbc 	bl	8000ea4 <__aeabi_uldivmod>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	460b      	mov	r3, r1
 8004f30:	4b61      	ldr	r3, [pc, #388]	@ (80050b8 <UART_SetConfig+0x2d4>)
 8004f32:	fba3 2302 	umull	r2, r3, r3, r2
 8004f36:	095b      	lsrs	r3, r3, #5
 8004f38:	011c      	lsls	r4, r3, #4
 8004f3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f44:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004f48:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004f4c:	4642      	mov	r2, r8
 8004f4e:	464b      	mov	r3, r9
 8004f50:	1891      	adds	r1, r2, r2
 8004f52:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004f54:	415b      	adcs	r3, r3
 8004f56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f58:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004f5c:	4641      	mov	r1, r8
 8004f5e:	eb12 0a01 	adds.w	sl, r2, r1
 8004f62:	4649      	mov	r1, r9
 8004f64:	eb43 0b01 	adc.w	fp, r3, r1
 8004f68:	f04f 0200 	mov.w	r2, #0
 8004f6c:	f04f 0300 	mov.w	r3, #0
 8004f70:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004f74:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004f78:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f7c:	4692      	mov	sl, r2
 8004f7e:	469b      	mov	fp, r3
 8004f80:	4643      	mov	r3, r8
 8004f82:	eb1a 0303 	adds.w	r3, sl, r3
 8004f86:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f8a:	464b      	mov	r3, r9
 8004f8c:	eb4b 0303 	adc.w	r3, fp, r3
 8004f90:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004f94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004fa0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004fa4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004fa8:	460b      	mov	r3, r1
 8004faa:	18db      	adds	r3, r3, r3
 8004fac:	643b      	str	r3, [r7, #64]	@ 0x40
 8004fae:	4613      	mov	r3, r2
 8004fb0:	eb42 0303 	adc.w	r3, r2, r3
 8004fb4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fb6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004fba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004fbe:	f7fb ff71 	bl	8000ea4 <__aeabi_uldivmod>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	460b      	mov	r3, r1
 8004fc6:	4611      	mov	r1, r2
 8004fc8:	4b3b      	ldr	r3, [pc, #236]	@ (80050b8 <UART_SetConfig+0x2d4>)
 8004fca:	fba3 2301 	umull	r2, r3, r3, r1
 8004fce:	095b      	lsrs	r3, r3, #5
 8004fd0:	2264      	movs	r2, #100	@ 0x64
 8004fd2:	fb02 f303 	mul.w	r3, r2, r3
 8004fd6:	1acb      	subs	r3, r1, r3
 8004fd8:	00db      	lsls	r3, r3, #3
 8004fda:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004fde:	4b36      	ldr	r3, [pc, #216]	@ (80050b8 <UART_SetConfig+0x2d4>)
 8004fe0:	fba3 2302 	umull	r2, r3, r3, r2
 8004fe4:	095b      	lsrs	r3, r3, #5
 8004fe6:	005b      	lsls	r3, r3, #1
 8004fe8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004fec:	441c      	add	r4, r3
 8004fee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ff8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004ffc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005000:	4642      	mov	r2, r8
 8005002:	464b      	mov	r3, r9
 8005004:	1891      	adds	r1, r2, r2
 8005006:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005008:	415b      	adcs	r3, r3
 800500a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800500c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005010:	4641      	mov	r1, r8
 8005012:	1851      	adds	r1, r2, r1
 8005014:	6339      	str	r1, [r7, #48]	@ 0x30
 8005016:	4649      	mov	r1, r9
 8005018:	414b      	adcs	r3, r1
 800501a:	637b      	str	r3, [r7, #52]	@ 0x34
 800501c:	f04f 0200 	mov.w	r2, #0
 8005020:	f04f 0300 	mov.w	r3, #0
 8005024:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005028:	4659      	mov	r1, fp
 800502a:	00cb      	lsls	r3, r1, #3
 800502c:	4651      	mov	r1, sl
 800502e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005032:	4651      	mov	r1, sl
 8005034:	00ca      	lsls	r2, r1, #3
 8005036:	4610      	mov	r0, r2
 8005038:	4619      	mov	r1, r3
 800503a:	4603      	mov	r3, r0
 800503c:	4642      	mov	r2, r8
 800503e:	189b      	adds	r3, r3, r2
 8005040:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005044:	464b      	mov	r3, r9
 8005046:	460a      	mov	r2, r1
 8005048:	eb42 0303 	adc.w	r3, r2, r3
 800504c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800505c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005060:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005064:	460b      	mov	r3, r1
 8005066:	18db      	adds	r3, r3, r3
 8005068:	62bb      	str	r3, [r7, #40]	@ 0x28
 800506a:	4613      	mov	r3, r2
 800506c:	eb42 0303 	adc.w	r3, r2, r3
 8005070:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005072:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005076:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800507a:	f7fb ff13 	bl	8000ea4 <__aeabi_uldivmod>
 800507e:	4602      	mov	r2, r0
 8005080:	460b      	mov	r3, r1
 8005082:	4b0d      	ldr	r3, [pc, #52]	@ (80050b8 <UART_SetConfig+0x2d4>)
 8005084:	fba3 1302 	umull	r1, r3, r3, r2
 8005088:	095b      	lsrs	r3, r3, #5
 800508a:	2164      	movs	r1, #100	@ 0x64
 800508c:	fb01 f303 	mul.w	r3, r1, r3
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	00db      	lsls	r3, r3, #3
 8005094:	3332      	adds	r3, #50	@ 0x32
 8005096:	4a08      	ldr	r2, [pc, #32]	@ (80050b8 <UART_SetConfig+0x2d4>)
 8005098:	fba2 2303 	umull	r2, r3, r2, r3
 800509c:	095b      	lsrs	r3, r3, #5
 800509e:	f003 0207 	and.w	r2, r3, #7
 80050a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4422      	add	r2, r4
 80050aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80050ac:	e106      	b.n	80052bc <UART_SetConfig+0x4d8>
 80050ae:	bf00      	nop
 80050b0:	40011000 	.word	0x40011000
 80050b4:	40011400 	.word	0x40011400
 80050b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050c0:	2200      	movs	r2, #0
 80050c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80050c6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80050ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80050ce:	4642      	mov	r2, r8
 80050d0:	464b      	mov	r3, r9
 80050d2:	1891      	adds	r1, r2, r2
 80050d4:	6239      	str	r1, [r7, #32]
 80050d6:	415b      	adcs	r3, r3
 80050d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80050da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80050de:	4641      	mov	r1, r8
 80050e0:	1854      	adds	r4, r2, r1
 80050e2:	4649      	mov	r1, r9
 80050e4:	eb43 0501 	adc.w	r5, r3, r1
 80050e8:	f04f 0200 	mov.w	r2, #0
 80050ec:	f04f 0300 	mov.w	r3, #0
 80050f0:	00eb      	lsls	r3, r5, #3
 80050f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050f6:	00e2      	lsls	r2, r4, #3
 80050f8:	4614      	mov	r4, r2
 80050fa:	461d      	mov	r5, r3
 80050fc:	4643      	mov	r3, r8
 80050fe:	18e3      	adds	r3, r4, r3
 8005100:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005104:	464b      	mov	r3, r9
 8005106:	eb45 0303 	adc.w	r3, r5, r3
 800510a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800510e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800511a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800511e:	f04f 0200 	mov.w	r2, #0
 8005122:	f04f 0300 	mov.w	r3, #0
 8005126:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800512a:	4629      	mov	r1, r5
 800512c:	008b      	lsls	r3, r1, #2
 800512e:	4621      	mov	r1, r4
 8005130:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005134:	4621      	mov	r1, r4
 8005136:	008a      	lsls	r2, r1, #2
 8005138:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800513c:	f7fb feb2 	bl	8000ea4 <__aeabi_uldivmod>
 8005140:	4602      	mov	r2, r0
 8005142:	460b      	mov	r3, r1
 8005144:	4b60      	ldr	r3, [pc, #384]	@ (80052c8 <UART_SetConfig+0x4e4>)
 8005146:	fba3 2302 	umull	r2, r3, r3, r2
 800514a:	095b      	lsrs	r3, r3, #5
 800514c:	011c      	lsls	r4, r3, #4
 800514e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005152:	2200      	movs	r2, #0
 8005154:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005158:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800515c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005160:	4642      	mov	r2, r8
 8005162:	464b      	mov	r3, r9
 8005164:	1891      	adds	r1, r2, r2
 8005166:	61b9      	str	r1, [r7, #24]
 8005168:	415b      	adcs	r3, r3
 800516a:	61fb      	str	r3, [r7, #28]
 800516c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005170:	4641      	mov	r1, r8
 8005172:	1851      	adds	r1, r2, r1
 8005174:	6139      	str	r1, [r7, #16]
 8005176:	4649      	mov	r1, r9
 8005178:	414b      	adcs	r3, r1
 800517a:	617b      	str	r3, [r7, #20]
 800517c:	f04f 0200 	mov.w	r2, #0
 8005180:	f04f 0300 	mov.w	r3, #0
 8005184:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005188:	4659      	mov	r1, fp
 800518a:	00cb      	lsls	r3, r1, #3
 800518c:	4651      	mov	r1, sl
 800518e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005192:	4651      	mov	r1, sl
 8005194:	00ca      	lsls	r2, r1, #3
 8005196:	4610      	mov	r0, r2
 8005198:	4619      	mov	r1, r3
 800519a:	4603      	mov	r3, r0
 800519c:	4642      	mov	r2, r8
 800519e:	189b      	adds	r3, r3, r2
 80051a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80051a4:	464b      	mov	r3, r9
 80051a6:	460a      	mov	r2, r1
 80051a8:	eb42 0303 	adc.w	r3, r2, r3
 80051ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80051b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	2200      	movs	r2, #0
 80051b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80051ba:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80051bc:	f04f 0200 	mov.w	r2, #0
 80051c0:	f04f 0300 	mov.w	r3, #0
 80051c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80051c8:	4649      	mov	r1, r9
 80051ca:	008b      	lsls	r3, r1, #2
 80051cc:	4641      	mov	r1, r8
 80051ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051d2:	4641      	mov	r1, r8
 80051d4:	008a      	lsls	r2, r1, #2
 80051d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80051da:	f7fb fe63 	bl	8000ea4 <__aeabi_uldivmod>
 80051de:	4602      	mov	r2, r0
 80051e0:	460b      	mov	r3, r1
 80051e2:	4611      	mov	r1, r2
 80051e4:	4b38      	ldr	r3, [pc, #224]	@ (80052c8 <UART_SetConfig+0x4e4>)
 80051e6:	fba3 2301 	umull	r2, r3, r3, r1
 80051ea:	095b      	lsrs	r3, r3, #5
 80051ec:	2264      	movs	r2, #100	@ 0x64
 80051ee:	fb02 f303 	mul.w	r3, r2, r3
 80051f2:	1acb      	subs	r3, r1, r3
 80051f4:	011b      	lsls	r3, r3, #4
 80051f6:	3332      	adds	r3, #50	@ 0x32
 80051f8:	4a33      	ldr	r2, [pc, #204]	@ (80052c8 <UART_SetConfig+0x4e4>)
 80051fa:	fba2 2303 	umull	r2, r3, r2, r3
 80051fe:	095b      	lsrs	r3, r3, #5
 8005200:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005204:	441c      	add	r4, r3
 8005206:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800520a:	2200      	movs	r2, #0
 800520c:	673b      	str	r3, [r7, #112]	@ 0x70
 800520e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005210:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005214:	4642      	mov	r2, r8
 8005216:	464b      	mov	r3, r9
 8005218:	1891      	adds	r1, r2, r2
 800521a:	60b9      	str	r1, [r7, #8]
 800521c:	415b      	adcs	r3, r3
 800521e:	60fb      	str	r3, [r7, #12]
 8005220:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005224:	4641      	mov	r1, r8
 8005226:	1851      	adds	r1, r2, r1
 8005228:	6039      	str	r1, [r7, #0]
 800522a:	4649      	mov	r1, r9
 800522c:	414b      	adcs	r3, r1
 800522e:	607b      	str	r3, [r7, #4]
 8005230:	f04f 0200 	mov.w	r2, #0
 8005234:	f04f 0300 	mov.w	r3, #0
 8005238:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800523c:	4659      	mov	r1, fp
 800523e:	00cb      	lsls	r3, r1, #3
 8005240:	4651      	mov	r1, sl
 8005242:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005246:	4651      	mov	r1, sl
 8005248:	00ca      	lsls	r2, r1, #3
 800524a:	4610      	mov	r0, r2
 800524c:	4619      	mov	r1, r3
 800524e:	4603      	mov	r3, r0
 8005250:	4642      	mov	r2, r8
 8005252:	189b      	adds	r3, r3, r2
 8005254:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005256:	464b      	mov	r3, r9
 8005258:	460a      	mov	r2, r1
 800525a:	eb42 0303 	adc.w	r3, r2, r3
 800525e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	2200      	movs	r2, #0
 8005268:	663b      	str	r3, [r7, #96]	@ 0x60
 800526a:	667a      	str	r2, [r7, #100]	@ 0x64
 800526c:	f04f 0200 	mov.w	r2, #0
 8005270:	f04f 0300 	mov.w	r3, #0
 8005274:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005278:	4649      	mov	r1, r9
 800527a:	008b      	lsls	r3, r1, #2
 800527c:	4641      	mov	r1, r8
 800527e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005282:	4641      	mov	r1, r8
 8005284:	008a      	lsls	r2, r1, #2
 8005286:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800528a:	f7fb fe0b 	bl	8000ea4 <__aeabi_uldivmod>
 800528e:	4602      	mov	r2, r0
 8005290:	460b      	mov	r3, r1
 8005292:	4b0d      	ldr	r3, [pc, #52]	@ (80052c8 <UART_SetConfig+0x4e4>)
 8005294:	fba3 1302 	umull	r1, r3, r3, r2
 8005298:	095b      	lsrs	r3, r3, #5
 800529a:	2164      	movs	r1, #100	@ 0x64
 800529c:	fb01 f303 	mul.w	r3, r1, r3
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	011b      	lsls	r3, r3, #4
 80052a4:	3332      	adds	r3, #50	@ 0x32
 80052a6:	4a08      	ldr	r2, [pc, #32]	@ (80052c8 <UART_SetConfig+0x4e4>)
 80052a8:	fba2 2303 	umull	r2, r3, r2, r3
 80052ac:	095b      	lsrs	r3, r3, #5
 80052ae:	f003 020f 	and.w	r2, r3, #15
 80052b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4422      	add	r2, r4
 80052ba:	609a      	str	r2, [r3, #8]
}
 80052bc:	bf00      	nop
 80052be:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80052c2:	46bd      	mov	sp, r7
 80052c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052c8:	51eb851f 	.word	0x51eb851f

080052cc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b085      	sub	sp, #20
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	4603      	mov	r3, r0
 80052d4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80052d6:	2300      	movs	r3, #0
 80052d8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80052da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80052de:	2b84      	cmp	r3, #132	@ 0x84
 80052e0:	d005      	beq.n	80052ee <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80052e2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	4413      	add	r3, r2
 80052ea:	3303      	adds	r3, #3
 80052ec:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80052ee:	68fb      	ldr	r3, [r7, #12]
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3714      	adds	r7, #20
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b083      	sub	sp, #12
 8005300:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005302:	f3ef 8305 	mrs	r3, IPSR
 8005306:	607b      	str	r3, [r7, #4]
  return(result);
 8005308:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800530a:	2b00      	cmp	r3, #0
 800530c:	bf14      	ite	ne
 800530e:	2301      	movne	r3, #1
 8005310:	2300      	moveq	r3, #0
 8005312:	b2db      	uxtb	r3, r3
}
 8005314:	4618      	mov	r0, r3
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005324:	f001 f95c 	bl	80065e0 <vTaskStartScheduler>
  
  return osOK;
 8005328:	2300      	movs	r3, #0
}
 800532a:	4618      	mov	r0, r3
 800532c:	bd80      	pop	{r7, pc}

0800532e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800532e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005330:	b089      	sub	sp, #36	@ 0x24
 8005332:	af04      	add	r7, sp, #16
 8005334:	6078      	str	r0, [r7, #4]
 8005336:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	695b      	ldr	r3, [r3, #20]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d020      	beq.n	8005382 <osThreadCreate+0x54>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	699b      	ldr	r3, [r3, #24]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d01c      	beq.n	8005382 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	685c      	ldr	r4, [r3, #4]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	691e      	ldr	r6, [r3, #16]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800535a:	4618      	mov	r0, r3
 800535c:	f7ff ffb6 	bl	80052cc <makeFreeRtosPriority>
 8005360:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	695b      	ldr	r3, [r3, #20]
 8005366:	687a      	ldr	r2, [r7, #4]
 8005368:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800536a:	9202      	str	r2, [sp, #8]
 800536c:	9301      	str	r3, [sp, #4]
 800536e:	9100      	str	r1, [sp, #0]
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	4632      	mov	r2, r6
 8005374:	4629      	mov	r1, r5
 8005376:	4620      	mov	r0, r4
 8005378:	f000 ff64 	bl	8006244 <xTaskCreateStatic>
 800537c:	4603      	mov	r3, r0
 800537e:	60fb      	str	r3, [r7, #12]
 8005380:	e01c      	b.n	80053bc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	685c      	ldr	r4, [r3, #4]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800538e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005396:	4618      	mov	r0, r3
 8005398:	f7ff ff98 	bl	80052cc <makeFreeRtosPriority>
 800539c:	4602      	mov	r2, r0
 800539e:	f107 030c 	add.w	r3, r7, #12
 80053a2:	9301      	str	r3, [sp, #4]
 80053a4:	9200      	str	r2, [sp, #0]
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	4632      	mov	r2, r6
 80053aa:	4629      	mov	r1, r5
 80053ac:	4620      	mov	r0, r4
 80053ae:	f000 ffa9 	bl	8006304 <xTaskCreate>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d001      	beq.n	80053bc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80053b8:	2300      	movs	r3, #0
 80053ba:	e000      	b.n	80053be <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80053bc:	68fb      	ldr	r3, [r7, #12]
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3714      	adds	r7, #20
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080053c6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80053c6:	b580      	push	{r7, lr}
 80053c8:	b084      	sub	sp, #16
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d001      	beq.n	80053dc <osDelay+0x16>
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	e000      	b.n	80053de <osDelay+0x18>
 80053dc:	2301      	movs	r3, #1
 80053de:	4618      	mov	r0, r3
 80053e0:	f001 f8c8 	bl	8006574 <vTaskDelay>
  
  return osOK;
 80053e4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3710      	adds	r7, #16
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}

080053ee <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80053ee:	b580      	push	{r7, lr}
 80053f0:	b082      	sub	sp, #8
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d007      	beq.n	800540e <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	4619      	mov	r1, r3
 8005404:	2001      	movs	r0, #1
 8005406:	f000 fab6 	bl	8005976 <xQueueCreateMutexStatic>
 800540a:	4603      	mov	r3, r0
 800540c:	e003      	b.n	8005416 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800540e:	2001      	movs	r0, #1
 8005410:	f000 fa99 	bl	8005946 <xQueueCreateMutex>
 8005414:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8005416:	4618      	mov	r0, r3
 8005418:	3708      	adds	r7, #8
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
	...

08005420 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b084      	sub	sp, #16
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800542a:	2300      	movs	r3, #0
 800542c:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d101      	bne.n	8005438 <osMutexWait+0x18>
    return osErrorParameter;
 8005434:	2380      	movs	r3, #128	@ 0x80
 8005436:	e03a      	b.n	80054ae <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8005438:	2300      	movs	r3, #0
 800543a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005442:	d103      	bne.n	800544c <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8005444:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005448:	60fb      	str	r3, [r7, #12]
 800544a:	e009      	b.n	8005460 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d006      	beq.n	8005460 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d101      	bne.n	8005460 <osMutexWait+0x40>
      ticks = 1;
 800545c:	2301      	movs	r3, #1
 800545e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8005460:	f7ff ff4c 	bl	80052fc <inHandlerMode>
 8005464:	4603      	mov	r3, r0
 8005466:	2b00      	cmp	r3, #0
 8005468:	d017      	beq.n	800549a <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800546a:	f107 0308 	add.w	r3, r7, #8
 800546e:	461a      	mov	r2, r3
 8005470:	2100      	movs	r1, #0
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 fd3c 	bl	8005ef0 <xQueueReceiveFromISR>
 8005478:	4603      	mov	r3, r0
 800547a:	2b01      	cmp	r3, #1
 800547c:	d001      	beq.n	8005482 <osMutexWait+0x62>
      return osErrorOS;
 800547e:	23ff      	movs	r3, #255	@ 0xff
 8005480:	e015      	b.n	80054ae <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d011      	beq.n	80054ac <osMutexWait+0x8c>
 8005488:	4b0b      	ldr	r3, [pc, #44]	@ (80054b8 <osMutexWait+0x98>)
 800548a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800548e:	601a      	str	r2, [r3, #0]
 8005490:	f3bf 8f4f 	dsb	sy
 8005494:	f3bf 8f6f 	isb	sy
 8005498:	e008      	b.n	80054ac <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800549a:	68f9      	ldr	r1, [r7, #12]
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	f000 fc17 	bl	8005cd0 <xQueueSemaphoreTake>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d001      	beq.n	80054ac <osMutexWait+0x8c>
    return osErrorOS;
 80054a8:	23ff      	movs	r3, #255	@ 0xff
 80054aa:	e000      	b.n	80054ae <osMutexWait+0x8e>
  }
  
  return osOK;
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	e000ed04 	.word	0xe000ed04

080054bc <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80054c4:	2300      	movs	r3, #0
 80054c6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80054c8:	2300      	movs	r3, #0
 80054ca:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 80054cc:	f7ff ff16 	bl	80052fc <inHandlerMode>
 80054d0:	4603      	mov	r3, r0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d016      	beq.n	8005504 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80054d6:	f107 0308 	add.w	r3, r7, #8
 80054da:	4619      	mov	r1, r3
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f000 fb67 	bl	8005bb0 <xQueueGiveFromISR>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	d001      	beq.n	80054ec <osMutexRelease+0x30>
      return osErrorOS;
 80054e8:	23ff      	movs	r3, #255	@ 0xff
 80054ea:	e017      	b.n	800551c <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d013      	beq.n	800551a <osMutexRelease+0x5e>
 80054f2:	4b0c      	ldr	r3, [pc, #48]	@ (8005524 <osMutexRelease+0x68>)
 80054f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054f8:	601a      	str	r2, [r3, #0]
 80054fa:	f3bf 8f4f 	dsb	sy
 80054fe:	f3bf 8f6f 	isb	sy
 8005502:	e00a      	b.n	800551a <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8005504:	2300      	movs	r3, #0
 8005506:	2200      	movs	r2, #0
 8005508:	2100      	movs	r1, #0
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 fa4e 	bl	80059ac <xQueueGenericSend>
 8005510:	4603      	mov	r3, r0
 8005512:	2b01      	cmp	r3, #1
 8005514:	d001      	beq.n	800551a <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8005516:	23ff      	movs	r3, #255	@ 0xff
 8005518:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800551a:	68fb      	ldr	r3, [r7, #12]
}
 800551c:	4618      	mov	r0, r3
 800551e:	3710      	adds	r7, #16
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}
 8005524:	e000ed04 	.word	0xe000ed04

08005528 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005528:	b480      	push	{r7}
 800552a:	b083      	sub	sp, #12
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f103 0208 	add.w	r2, r3, #8
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005540:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f103 0208 	add.w	r2, r3, #8
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	f103 0208 	add.w	r2, r3, #8
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800555c:	bf00      	nop
 800555e:	370c      	adds	r7, #12
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr

08005568 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2200      	movs	r2, #0
 8005574:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005576:	bf00      	nop
 8005578:	370c      	adds	r7, #12
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr

08005582 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005582:	b480      	push	{r7}
 8005584:	b085      	sub	sp, #20
 8005586:	af00      	add	r7, sp, #0
 8005588:	6078      	str	r0, [r7, #4]
 800558a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	689a      	ldr	r2, [r3, #8]
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	683a      	ldr	r2, [r7, #0]
 80055a6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	683a      	ldr	r2, [r7, #0]
 80055ac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	1c5a      	adds	r2, r3, #1
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	601a      	str	r2, [r3, #0]
}
 80055be:	bf00      	nop
 80055c0:	3714      	adds	r7, #20
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr

080055ca <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80055ca:	b480      	push	{r7}
 80055cc:	b085      	sub	sp, #20
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	6078      	str	r0, [r7, #4]
 80055d2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80055e0:	d103      	bne.n	80055ea <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	691b      	ldr	r3, [r3, #16]
 80055e6:	60fb      	str	r3, [r7, #12]
 80055e8:	e00c      	b.n	8005604 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	3308      	adds	r3, #8
 80055ee:	60fb      	str	r3, [r7, #12]
 80055f0:	e002      	b.n	80055f8 <vListInsert+0x2e>
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	60fb      	str	r3, [r7, #12]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	68ba      	ldr	r2, [r7, #8]
 8005600:	429a      	cmp	r2, r3
 8005602:	d2f6      	bcs.n	80055f2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	685a      	ldr	r2, [r3, #4]
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	683a      	ldr	r2, [r7, #0]
 8005612:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	68fa      	ldr	r2, [r7, #12]
 8005618:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	683a      	ldr	r2, [r7, #0]
 800561e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	1c5a      	adds	r2, r3, #1
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	601a      	str	r2, [r3, #0]
}
 8005630:	bf00      	nop
 8005632:	3714      	adds	r7, #20
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800563c:	b480      	push	{r7}
 800563e:	b085      	sub	sp, #20
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	691b      	ldr	r3, [r3, #16]
 8005648:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	6892      	ldr	r2, [r2, #8]
 8005652:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	6852      	ldr	r2, [r2, #4]
 800565c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	429a      	cmp	r2, r3
 8005666:	d103      	bne.n	8005670 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	689a      	ldr	r2, [r3, #8]
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	1e5a      	subs	r2, r3, #1
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
}
 8005684:	4618      	mov	r0, r3
 8005686:	3714      	adds	r7, #20
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr

08005690 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b084      	sub	sp, #16
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
 8005698:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d10b      	bne.n	80056bc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80056a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056a8:	f383 8811 	msr	BASEPRI, r3
 80056ac:	f3bf 8f6f 	isb	sy
 80056b0:	f3bf 8f4f 	dsb	sy
 80056b4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80056b6:	bf00      	nop
 80056b8:	bf00      	nop
 80056ba:	e7fd      	b.n	80056b8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80056bc:	f001 fef4 	bl	80074a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056c8:	68f9      	ldr	r1, [r7, #12]
 80056ca:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80056cc:	fb01 f303 	mul.w	r3, r1, r3
 80056d0:	441a      	add	r2, r3
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2200      	movs	r2, #0
 80056da:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056ec:	3b01      	subs	r3, #1
 80056ee:	68f9      	ldr	r1, [r7, #12]
 80056f0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80056f2:	fb01 f303 	mul.w	r3, r1, r3
 80056f6:	441a      	add	r2, r3
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	22ff      	movs	r2, #255	@ 0xff
 8005700:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	22ff      	movs	r2, #255	@ 0xff
 8005708:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d114      	bne.n	800573c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	691b      	ldr	r3, [r3, #16]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d01a      	beq.n	8005750 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	3310      	adds	r3, #16
 800571e:	4618      	mov	r0, r3
 8005720:	f001 f9a8 	bl	8006a74 <xTaskRemoveFromEventList>
 8005724:	4603      	mov	r3, r0
 8005726:	2b00      	cmp	r3, #0
 8005728:	d012      	beq.n	8005750 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800572a:	4b0d      	ldr	r3, [pc, #52]	@ (8005760 <xQueueGenericReset+0xd0>)
 800572c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005730:	601a      	str	r2, [r3, #0]
 8005732:	f3bf 8f4f 	dsb	sy
 8005736:	f3bf 8f6f 	isb	sy
 800573a:	e009      	b.n	8005750 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	3310      	adds	r3, #16
 8005740:	4618      	mov	r0, r3
 8005742:	f7ff fef1 	bl	8005528 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	3324      	adds	r3, #36	@ 0x24
 800574a:	4618      	mov	r0, r3
 800574c:	f7ff feec 	bl	8005528 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005750:	f001 fedc 	bl	800750c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005754:	2301      	movs	r3, #1
}
 8005756:	4618      	mov	r0, r3
 8005758:	3710      	adds	r7, #16
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
 800575e:	bf00      	nop
 8005760:	e000ed04 	.word	0xe000ed04

08005764 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005764:	b580      	push	{r7, lr}
 8005766:	b08e      	sub	sp, #56	@ 0x38
 8005768:	af02      	add	r7, sp, #8
 800576a:	60f8      	str	r0, [r7, #12]
 800576c:	60b9      	str	r1, [r7, #8]
 800576e:	607a      	str	r2, [r7, #4]
 8005770:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d10b      	bne.n	8005790 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800577c:	f383 8811 	msr	BASEPRI, r3
 8005780:	f3bf 8f6f 	isb	sy
 8005784:	f3bf 8f4f 	dsb	sy
 8005788:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800578a:	bf00      	nop
 800578c:	bf00      	nop
 800578e:	e7fd      	b.n	800578c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d10b      	bne.n	80057ae <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800579a:	f383 8811 	msr	BASEPRI, r3
 800579e:	f3bf 8f6f 	isb	sy
 80057a2:	f3bf 8f4f 	dsb	sy
 80057a6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80057a8:	bf00      	nop
 80057aa:	bf00      	nop
 80057ac:	e7fd      	b.n	80057aa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d002      	beq.n	80057ba <xQueueGenericCreateStatic+0x56>
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d001      	beq.n	80057be <xQueueGenericCreateStatic+0x5a>
 80057ba:	2301      	movs	r3, #1
 80057bc:	e000      	b.n	80057c0 <xQueueGenericCreateStatic+0x5c>
 80057be:	2300      	movs	r3, #0
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d10b      	bne.n	80057dc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80057c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057c8:	f383 8811 	msr	BASEPRI, r3
 80057cc:	f3bf 8f6f 	isb	sy
 80057d0:	f3bf 8f4f 	dsb	sy
 80057d4:	623b      	str	r3, [r7, #32]
}
 80057d6:	bf00      	nop
 80057d8:	bf00      	nop
 80057da:	e7fd      	b.n	80057d8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d102      	bne.n	80057e8 <xQueueGenericCreateStatic+0x84>
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d101      	bne.n	80057ec <xQueueGenericCreateStatic+0x88>
 80057e8:	2301      	movs	r3, #1
 80057ea:	e000      	b.n	80057ee <xQueueGenericCreateStatic+0x8a>
 80057ec:	2300      	movs	r3, #0
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d10b      	bne.n	800580a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80057f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057f6:	f383 8811 	msr	BASEPRI, r3
 80057fa:	f3bf 8f6f 	isb	sy
 80057fe:	f3bf 8f4f 	dsb	sy
 8005802:	61fb      	str	r3, [r7, #28]
}
 8005804:	bf00      	nop
 8005806:	bf00      	nop
 8005808:	e7fd      	b.n	8005806 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800580a:	2348      	movs	r3, #72	@ 0x48
 800580c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	2b48      	cmp	r3, #72	@ 0x48
 8005812:	d00b      	beq.n	800582c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005818:	f383 8811 	msr	BASEPRI, r3
 800581c:	f3bf 8f6f 	isb	sy
 8005820:	f3bf 8f4f 	dsb	sy
 8005824:	61bb      	str	r3, [r7, #24]
}
 8005826:	bf00      	nop
 8005828:	bf00      	nop
 800582a:	e7fd      	b.n	8005828 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800582c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005834:	2b00      	cmp	r3, #0
 8005836:	d00d      	beq.n	8005854 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800583a:	2201      	movs	r2, #1
 800583c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005840:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005846:	9300      	str	r3, [sp, #0]
 8005848:	4613      	mov	r3, r2
 800584a:	687a      	ldr	r2, [r7, #4]
 800584c:	68b9      	ldr	r1, [r7, #8]
 800584e:	68f8      	ldr	r0, [r7, #12]
 8005850:	f000 f840 	bl	80058d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005856:	4618      	mov	r0, r3
 8005858:	3730      	adds	r7, #48	@ 0x30
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}

0800585e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800585e:	b580      	push	{r7, lr}
 8005860:	b08a      	sub	sp, #40	@ 0x28
 8005862:	af02      	add	r7, sp, #8
 8005864:	60f8      	str	r0, [r7, #12]
 8005866:	60b9      	str	r1, [r7, #8]
 8005868:	4613      	mov	r3, r2
 800586a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d10b      	bne.n	800588a <xQueueGenericCreate+0x2c>
	__asm volatile
 8005872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005876:	f383 8811 	msr	BASEPRI, r3
 800587a:	f3bf 8f6f 	isb	sy
 800587e:	f3bf 8f4f 	dsb	sy
 8005882:	613b      	str	r3, [r7, #16]
}
 8005884:	bf00      	nop
 8005886:	bf00      	nop
 8005888:	e7fd      	b.n	8005886 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	68ba      	ldr	r2, [r7, #8]
 800588e:	fb02 f303 	mul.w	r3, r2, r3
 8005892:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005894:	69fb      	ldr	r3, [r7, #28]
 8005896:	3348      	adds	r3, #72	@ 0x48
 8005898:	4618      	mov	r0, r3
 800589a:	f001 ff27 	bl	80076ec <pvPortMalloc>
 800589e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80058a0:	69bb      	ldr	r3, [r7, #24]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d011      	beq.n	80058ca <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80058a6:	69bb      	ldr	r3, [r7, #24]
 80058a8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	3348      	adds	r3, #72	@ 0x48
 80058ae:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	2200      	movs	r2, #0
 80058b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80058b8:	79fa      	ldrb	r2, [r7, #7]
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	9300      	str	r3, [sp, #0]
 80058be:	4613      	mov	r3, r2
 80058c0:	697a      	ldr	r2, [r7, #20]
 80058c2:	68b9      	ldr	r1, [r7, #8]
 80058c4:	68f8      	ldr	r0, [r7, #12]
 80058c6:	f000 f805 	bl	80058d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80058ca:	69bb      	ldr	r3, [r7, #24]
	}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3720      	adds	r7, #32
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	607a      	str	r2, [r7, #4]
 80058e0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d103      	bne.n	80058f0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80058e8:	69bb      	ldr	r3, [r7, #24]
 80058ea:	69ba      	ldr	r2, [r7, #24]
 80058ec:	601a      	str	r2, [r3, #0]
 80058ee:	e002      	b.n	80058f6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80058f0:	69bb      	ldr	r3, [r7, #24]
 80058f2:	687a      	ldr	r2, [r7, #4]
 80058f4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80058f6:	69bb      	ldr	r3, [r7, #24]
 80058f8:	68fa      	ldr	r2, [r7, #12]
 80058fa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80058fc:	69bb      	ldr	r3, [r7, #24]
 80058fe:	68ba      	ldr	r2, [r7, #8]
 8005900:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005902:	2101      	movs	r1, #1
 8005904:	69b8      	ldr	r0, [r7, #24]
 8005906:	f7ff fec3 	bl	8005690 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800590a:	bf00      	nop
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}

08005912 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005912:	b580      	push	{r7, lr}
 8005914:	b082      	sub	sp, #8
 8005916:	af00      	add	r7, sp, #0
 8005918:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d00e      	beq.n	800593e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2200      	movs	r2, #0
 8005924:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2200      	movs	r2, #0
 8005930:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005932:	2300      	movs	r3, #0
 8005934:	2200      	movs	r2, #0
 8005936:	2100      	movs	r1, #0
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f000 f837 	bl	80059ac <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800593e:	bf00      	nop
 8005940:	3708      	adds	r7, #8
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}

08005946 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005946:	b580      	push	{r7, lr}
 8005948:	b086      	sub	sp, #24
 800594a:	af00      	add	r7, sp, #0
 800594c:	4603      	mov	r3, r0
 800594e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005950:	2301      	movs	r3, #1
 8005952:	617b      	str	r3, [r7, #20]
 8005954:	2300      	movs	r3, #0
 8005956:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005958:	79fb      	ldrb	r3, [r7, #7]
 800595a:	461a      	mov	r2, r3
 800595c:	6939      	ldr	r1, [r7, #16]
 800595e:	6978      	ldr	r0, [r7, #20]
 8005960:	f7ff ff7d 	bl	800585e <xQueueGenericCreate>
 8005964:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005966:	68f8      	ldr	r0, [r7, #12]
 8005968:	f7ff ffd3 	bl	8005912 <prvInitialiseMutex>

		return xNewQueue;
 800596c:	68fb      	ldr	r3, [r7, #12]
	}
 800596e:	4618      	mov	r0, r3
 8005970:	3718      	adds	r7, #24
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}

08005976 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8005976:	b580      	push	{r7, lr}
 8005978:	b088      	sub	sp, #32
 800597a:	af02      	add	r7, sp, #8
 800597c:	4603      	mov	r3, r0
 800597e:	6039      	str	r1, [r7, #0]
 8005980:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005982:	2301      	movs	r3, #1
 8005984:	617b      	str	r3, [r7, #20]
 8005986:	2300      	movs	r3, #0
 8005988:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800598a:	79fb      	ldrb	r3, [r7, #7]
 800598c:	9300      	str	r3, [sp, #0]
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	2200      	movs	r2, #0
 8005992:	6939      	ldr	r1, [r7, #16]
 8005994:	6978      	ldr	r0, [r7, #20]
 8005996:	f7ff fee5 	bl	8005764 <xQueueGenericCreateStatic>
 800599a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800599c:	68f8      	ldr	r0, [r7, #12]
 800599e:	f7ff ffb8 	bl	8005912 <prvInitialiseMutex>

		return xNewQueue;
 80059a2:	68fb      	ldr	r3, [r7, #12]
	}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3718      	adds	r7, #24
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b08e      	sub	sp, #56	@ 0x38
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	60f8      	str	r0, [r7, #12]
 80059b4:	60b9      	str	r1, [r7, #8]
 80059b6:	607a      	str	r2, [r7, #4]
 80059b8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80059ba:	2300      	movs	r3, #0
 80059bc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80059c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d10b      	bne.n	80059e0 <xQueueGenericSend+0x34>
	__asm volatile
 80059c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059cc:	f383 8811 	msr	BASEPRI, r3
 80059d0:	f3bf 8f6f 	isb	sy
 80059d4:	f3bf 8f4f 	dsb	sy
 80059d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80059da:	bf00      	nop
 80059dc:	bf00      	nop
 80059de:	e7fd      	b.n	80059dc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d103      	bne.n	80059ee <xQueueGenericSend+0x42>
 80059e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d101      	bne.n	80059f2 <xQueueGenericSend+0x46>
 80059ee:	2301      	movs	r3, #1
 80059f0:	e000      	b.n	80059f4 <xQueueGenericSend+0x48>
 80059f2:	2300      	movs	r3, #0
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d10b      	bne.n	8005a10 <xQueueGenericSend+0x64>
	__asm volatile
 80059f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059fc:	f383 8811 	msr	BASEPRI, r3
 8005a00:	f3bf 8f6f 	isb	sy
 8005a04:	f3bf 8f4f 	dsb	sy
 8005a08:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005a0a:	bf00      	nop
 8005a0c:	bf00      	nop
 8005a0e:	e7fd      	b.n	8005a0c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	2b02      	cmp	r3, #2
 8005a14:	d103      	bne.n	8005a1e <xQueueGenericSend+0x72>
 8005a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d101      	bne.n	8005a22 <xQueueGenericSend+0x76>
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e000      	b.n	8005a24 <xQueueGenericSend+0x78>
 8005a22:	2300      	movs	r3, #0
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d10b      	bne.n	8005a40 <xQueueGenericSend+0x94>
	__asm volatile
 8005a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a2c:	f383 8811 	msr	BASEPRI, r3
 8005a30:	f3bf 8f6f 	isb	sy
 8005a34:	f3bf 8f4f 	dsb	sy
 8005a38:	623b      	str	r3, [r7, #32]
}
 8005a3a:	bf00      	nop
 8005a3c:	bf00      	nop
 8005a3e:	e7fd      	b.n	8005a3c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005a40:	f001 f9d8 	bl	8006df4 <xTaskGetSchedulerState>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d102      	bne.n	8005a50 <xQueueGenericSend+0xa4>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d101      	bne.n	8005a54 <xQueueGenericSend+0xa8>
 8005a50:	2301      	movs	r3, #1
 8005a52:	e000      	b.n	8005a56 <xQueueGenericSend+0xaa>
 8005a54:	2300      	movs	r3, #0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d10b      	bne.n	8005a72 <xQueueGenericSend+0xc6>
	__asm volatile
 8005a5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a5e:	f383 8811 	msr	BASEPRI, r3
 8005a62:	f3bf 8f6f 	isb	sy
 8005a66:	f3bf 8f4f 	dsb	sy
 8005a6a:	61fb      	str	r3, [r7, #28]
}
 8005a6c:	bf00      	nop
 8005a6e:	bf00      	nop
 8005a70:	e7fd      	b.n	8005a6e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005a72:	f001 fd19 	bl	80074a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d302      	bcc.n	8005a88 <xQueueGenericSend+0xdc>
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	2b02      	cmp	r3, #2
 8005a86:	d129      	bne.n	8005adc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005a88:	683a      	ldr	r2, [r7, #0]
 8005a8a:	68b9      	ldr	r1, [r7, #8]
 8005a8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a8e:	f000 fac9 	bl	8006024 <prvCopyDataToQueue>
 8005a92:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d010      	beq.n	8005abe <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a9e:	3324      	adds	r3, #36	@ 0x24
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f000 ffe7 	bl	8006a74 <xTaskRemoveFromEventList>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d013      	beq.n	8005ad4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005aac:	4b3f      	ldr	r3, [pc, #252]	@ (8005bac <xQueueGenericSend+0x200>)
 8005aae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ab2:	601a      	str	r2, [r3, #0]
 8005ab4:	f3bf 8f4f 	dsb	sy
 8005ab8:	f3bf 8f6f 	isb	sy
 8005abc:	e00a      	b.n	8005ad4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d007      	beq.n	8005ad4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005ac4:	4b39      	ldr	r3, [pc, #228]	@ (8005bac <xQueueGenericSend+0x200>)
 8005ac6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005aca:	601a      	str	r2, [r3, #0]
 8005acc:	f3bf 8f4f 	dsb	sy
 8005ad0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005ad4:	f001 fd1a 	bl	800750c <vPortExitCritical>
				return pdPASS;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	e063      	b.n	8005ba4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d103      	bne.n	8005aea <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005ae2:	f001 fd13 	bl	800750c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	e05c      	b.n	8005ba4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005aea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d106      	bne.n	8005afe <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005af0:	f107 0314 	add.w	r3, r7, #20
 8005af4:	4618      	mov	r0, r3
 8005af6:	f001 f821 	bl	8006b3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005afa:	2301      	movs	r3, #1
 8005afc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005afe:	f001 fd05 	bl	800750c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005b02:	f000 fdcf 	bl	80066a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005b06:	f001 fccf 	bl	80074a8 <vPortEnterCritical>
 8005b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b10:	b25b      	sxtb	r3, r3
 8005b12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b16:	d103      	bne.n	8005b20 <xQueueGenericSend+0x174>
 8005b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b26:	b25b      	sxtb	r3, r3
 8005b28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b2c:	d103      	bne.n	8005b36 <xQueueGenericSend+0x18a>
 8005b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b30:	2200      	movs	r2, #0
 8005b32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b36:	f001 fce9 	bl	800750c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005b3a:	1d3a      	adds	r2, r7, #4
 8005b3c:	f107 0314 	add.w	r3, r7, #20
 8005b40:	4611      	mov	r1, r2
 8005b42:	4618      	mov	r0, r3
 8005b44:	f001 f810 	bl	8006b68 <xTaskCheckForTimeOut>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d124      	bne.n	8005b98 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005b4e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b50:	f000 fb60 	bl	8006214 <prvIsQueueFull>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d018      	beq.n	8005b8c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b5c:	3310      	adds	r3, #16
 8005b5e:	687a      	ldr	r2, [r7, #4]
 8005b60:	4611      	mov	r1, r2
 8005b62:	4618      	mov	r0, r3
 8005b64:	f000 ff60 	bl	8006a28 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005b68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b6a:	f000 faeb 	bl	8006144 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005b6e:	f000 fda7 	bl	80066c0 <xTaskResumeAll>
 8005b72:	4603      	mov	r3, r0
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	f47f af7c 	bne.w	8005a72 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005b7a:	4b0c      	ldr	r3, [pc, #48]	@ (8005bac <xQueueGenericSend+0x200>)
 8005b7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b80:	601a      	str	r2, [r3, #0]
 8005b82:	f3bf 8f4f 	dsb	sy
 8005b86:	f3bf 8f6f 	isb	sy
 8005b8a:	e772      	b.n	8005a72 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005b8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b8e:	f000 fad9 	bl	8006144 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005b92:	f000 fd95 	bl	80066c0 <xTaskResumeAll>
 8005b96:	e76c      	b.n	8005a72 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005b98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b9a:	f000 fad3 	bl	8006144 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005b9e:	f000 fd8f 	bl	80066c0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005ba2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3738      	adds	r7, #56	@ 0x38
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}
 8005bac:	e000ed04 	.word	0xe000ed04

08005bb0 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b08e      	sub	sp, #56	@ 0x38
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d10b      	bne.n	8005bdc <xQueueGiveFromISR+0x2c>
	__asm volatile
 8005bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc8:	f383 8811 	msr	BASEPRI, r3
 8005bcc:	f3bf 8f6f 	isb	sy
 8005bd0:	f3bf 8f4f 	dsb	sy
 8005bd4:	623b      	str	r3, [r7, #32]
}
 8005bd6:	bf00      	nop
 8005bd8:	bf00      	nop
 8005bda:	e7fd      	b.n	8005bd8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d00b      	beq.n	8005bfc <xQueueGiveFromISR+0x4c>
	__asm volatile
 8005be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005be8:	f383 8811 	msr	BASEPRI, r3
 8005bec:	f3bf 8f6f 	isb	sy
 8005bf0:	f3bf 8f4f 	dsb	sy
 8005bf4:	61fb      	str	r3, [r7, #28]
}
 8005bf6:	bf00      	nop
 8005bf8:	bf00      	nop
 8005bfa:	e7fd      	b.n	8005bf8 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d103      	bne.n	8005c0c <xQueueGiveFromISR+0x5c>
 8005c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d101      	bne.n	8005c10 <xQueueGiveFromISR+0x60>
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	e000      	b.n	8005c12 <xQueueGiveFromISR+0x62>
 8005c10:	2300      	movs	r3, #0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d10b      	bne.n	8005c2e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8005c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c1a:	f383 8811 	msr	BASEPRI, r3
 8005c1e:	f3bf 8f6f 	isb	sy
 8005c22:	f3bf 8f4f 	dsb	sy
 8005c26:	61bb      	str	r3, [r7, #24]
}
 8005c28:	bf00      	nop
 8005c2a:	bf00      	nop
 8005c2c:	e7fd      	b.n	8005c2a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005c2e:	f001 fd1b 	bl	8007668 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005c32:	f3ef 8211 	mrs	r2, BASEPRI
 8005c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c3a:	f383 8811 	msr	BASEPRI, r3
 8005c3e:	f3bf 8f6f 	isb	sy
 8005c42:	f3bf 8f4f 	dsb	sy
 8005c46:	617a      	str	r2, [r7, #20]
 8005c48:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005c4a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c52:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c5a:	429a      	cmp	r2, r3
 8005c5c:	d22b      	bcs.n	8005cb6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c6a:	1c5a      	adds	r2, r3, #1
 8005c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005c70:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005c74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c78:	d112      	bne.n	8005ca0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d016      	beq.n	8005cb0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c84:	3324      	adds	r3, #36	@ 0x24
 8005c86:	4618      	mov	r0, r3
 8005c88:	f000 fef4 	bl	8006a74 <xTaskRemoveFromEventList>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d00e      	beq.n	8005cb0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d00b      	beq.n	8005cb0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	601a      	str	r2, [r3, #0]
 8005c9e:	e007      	b.n	8005cb0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005ca0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ca4:	3301      	adds	r3, #1
 8005ca6:	b2db      	uxtb	r3, r3
 8005ca8:	b25a      	sxtb	r2, r3
 8005caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cb4:	e001      	b.n	8005cba <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cbc:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005cc4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005cc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3738      	adds	r7, #56	@ 0x38
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b08e      	sub	sp, #56	@ 0x38
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005ce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d10b      	bne.n	8005d04 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005cec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cf0:	f383 8811 	msr	BASEPRI, r3
 8005cf4:	f3bf 8f6f 	isb	sy
 8005cf8:	f3bf 8f4f 	dsb	sy
 8005cfc:	623b      	str	r3, [r7, #32]
}
 8005cfe:	bf00      	nop
 8005d00:	bf00      	nop
 8005d02:	e7fd      	b.n	8005d00 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d00b      	beq.n	8005d24 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d10:	f383 8811 	msr	BASEPRI, r3
 8005d14:	f3bf 8f6f 	isb	sy
 8005d18:	f3bf 8f4f 	dsb	sy
 8005d1c:	61fb      	str	r3, [r7, #28]
}
 8005d1e:	bf00      	nop
 8005d20:	bf00      	nop
 8005d22:	e7fd      	b.n	8005d20 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005d24:	f001 f866 	bl	8006df4 <xTaskGetSchedulerState>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d102      	bne.n	8005d34 <xQueueSemaphoreTake+0x64>
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d101      	bne.n	8005d38 <xQueueSemaphoreTake+0x68>
 8005d34:	2301      	movs	r3, #1
 8005d36:	e000      	b.n	8005d3a <xQueueSemaphoreTake+0x6a>
 8005d38:	2300      	movs	r3, #0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d10b      	bne.n	8005d56 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d42:	f383 8811 	msr	BASEPRI, r3
 8005d46:	f3bf 8f6f 	isb	sy
 8005d4a:	f3bf 8f4f 	dsb	sy
 8005d4e:	61bb      	str	r3, [r7, #24]
}
 8005d50:	bf00      	nop
 8005d52:	bf00      	nop
 8005d54:	e7fd      	b.n	8005d52 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005d56:	f001 fba7 	bl	80074a8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d5e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d024      	beq.n	8005db0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d68:	1e5a      	subs	r2, r3, #1
 8005d6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d6c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d104      	bne.n	8005d80 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005d76:	f001 f9e9 	bl	800714c <pvTaskIncrementMutexHeldCount>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d7e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d82:	691b      	ldr	r3, [r3, #16]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d00f      	beq.n	8005da8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d8a:	3310      	adds	r3, #16
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f000 fe71 	bl	8006a74 <xTaskRemoveFromEventList>
 8005d92:	4603      	mov	r3, r0
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d007      	beq.n	8005da8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005d98:	4b54      	ldr	r3, [pc, #336]	@ (8005eec <xQueueSemaphoreTake+0x21c>)
 8005d9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d9e:	601a      	str	r2, [r3, #0]
 8005da0:	f3bf 8f4f 	dsb	sy
 8005da4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005da8:	f001 fbb0 	bl	800750c <vPortExitCritical>
				return pdPASS;
 8005dac:	2301      	movs	r3, #1
 8005dae:	e098      	b.n	8005ee2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d112      	bne.n	8005ddc <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d00b      	beq.n	8005dd4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005dbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dc0:	f383 8811 	msr	BASEPRI, r3
 8005dc4:	f3bf 8f6f 	isb	sy
 8005dc8:	f3bf 8f4f 	dsb	sy
 8005dcc:	617b      	str	r3, [r7, #20]
}
 8005dce:	bf00      	nop
 8005dd0:	bf00      	nop
 8005dd2:	e7fd      	b.n	8005dd0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005dd4:	f001 fb9a 	bl	800750c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	e082      	b.n	8005ee2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005ddc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d106      	bne.n	8005df0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005de2:	f107 030c 	add.w	r3, r7, #12
 8005de6:	4618      	mov	r0, r3
 8005de8:	f000 fea8 	bl	8006b3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005dec:	2301      	movs	r3, #1
 8005dee:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005df0:	f001 fb8c 	bl	800750c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005df4:	f000 fc56 	bl	80066a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005df8:	f001 fb56 	bl	80074a8 <vPortEnterCritical>
 8005dfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dfe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e02:	b25b      	sxtb	r3, r3
 8005e04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e08:	d103      	bne.n	8005e12 <xQueueSemaphoreTake+0x142>
 8005e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e14:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e18:	b25b      	sxtb	r3, r3
 8005e1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e1e:	d103      	bne.n	8005e28 <xQueueSemaphoreTake+0x158>
 8005e20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e22:	2200      	movs	r2, #0
 8005e24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e28:	f001 fb70 	bl	800750c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005e2c:	463a      	mov	r2, r7
 8005e2e:	f107 030c 	add.w	r3, r7, #12
 8005e32:	4611      	mov	r1, r2
 8005e34:	4618      	mov	r0, r3
 8005e36:	f000 fe97 	bl	8006b68 <xTaskCheckForTimeOut>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d132      	bne.n	8005ea6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005e40:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005e42:	f000 f9d1 	bl	80061e8 <prvIsQueueEmpty>
 8005e46:	4603      	mov	r3, r0
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d026      	beq.n	8005e9a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d109      	bne.n	8005e68 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005e54:	f001 fb28 	bl	80074a8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f000 ffe7 	bl	8006e30 <xTaskPriorityInherit>
 8005e62:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005e64:	f001 fb52 	bl	800750c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e6a:	3324      	adds	r3, #36	@ 0x24
 8005e6c:	683a      	ldr	r2, [r7, #0]
 8005e6e:	4611      	mov	r1, r2
 8005e70:	4618      	mov	r0, r3
 8005e72:	f000 fdd9 	bl	8006a28 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005e76:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005e78:	f000 f964 	bl	8006144 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005e7c:	f000 fc20 	bl	80066c0 <xTaskResumeAll>
 8005e80:	4603      	mov	r3, r0
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	f47f af67 	bne.w	8005d56 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005e88:	4b18      	ldr	r3, [pc, #96]	@ (8005eec <xQueueSemaphoreTake+0x21c>)
 8005e8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e8e:	601a      	str	r2, [r3, #0]
 8005e90:	f3bf 8f4f 	dsb	sy
 8005e94:	f3bf 8f6f 	isb	sy
 8005e98:	e75d      	b.n	8005d56 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005e9a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005e9c:	f000 f952 	bl	8006144 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005ea0:	f000 fc0e 	bl	80066c0 <xTaskResumeAll>
 8005ea4:	e757      	b.n	8005d56 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005ea6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005ea8:	f000 f94c 	bl	8006144 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005eac:	f000 fc08 	bl	80066c0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005eb0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005eb2:	f000 f999 	bl	80061e8 <prvIsQueueEmpty>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	f43f af4c 	beq.w	8005d56 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d00d      	beq.n	8005ee0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005ec4:	f001 faf0 	bl	80074a8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005ec8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005eca:	f000 f893 	bl	8005ff4 <prvGetDisinheritPriorityAfterTimeout>
 8005ece:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f001 f8a8 	bl	800702c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005edc:	f001 fb16 	bl	800750c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005ee0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3738      	adds	r7, #56	@ 0x38
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}
 8005eea:	bf00      	nop
 8005eec:	e000ed04 	.word	0xe000ed04

08005ef0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b08e      	sub	sp, #56	@ 0x38
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d10b      	bne.n	8005f1e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8005f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f0a:	f383 8811 	msr	BASEPRI, r3
 8005f0e:	f3bf 8f6f 	isb	sy
 8005f12:	f3bf 8f4f 	dsb	sy
 8005f16:	623b      	str	r3, [r7, #32]
}
 8005f18:	bf00      	nop
 8005f1a:	bf00      	nop
 8005f1c:	e7fd      	b.n	8005f1a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d103      	bne.n	8005f2c <xQueueReceiveFromISR+0x3c>
 8005f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d101      	bne.n	8005f30 <xQueueReceiveFromISR+0x40>
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	e000      	b.n	8005f32 <xQueueReceiveFromISR+0x42>
 8005f30:	2300      	movs	r3, #0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d10b      	bne.n	8005f4e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8005f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f3a:	f383 8811 	msr	BASEPRI, r3
 8005f3e:	f3bf 8f6f 	isb	sy
 8005f42:	f3bf 8f4f 	dsb	sy
 8005f46:	61fb      	str	r3, [r7, #28]
}
 8005f48:	bf00      	nop
 8005f4a:	bf00      	nop
 8005f4c:	e7fd      	b.n	8005f4a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005f4e:	f001 fb8b 	bl	8007668 <vPortValidateInterruptPriority>
	__asm volatile
 8005f52:	f3ef 8211 	mrs	r2, BASEPRI
 8005f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f5a:	f383 8811 	msr	BASEPRI, r3
 8005f5e:	f3bf 8f6f 	isb	sy
 8005f62:	f3bf 8f4f 	dsb	sy
 8005f66:	61ba      	str	r2, [r7, #24]
 8005f68:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005f6a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f72:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d02f      	beq.n	8005fda <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005f84:	68b9      	ldr	r1, [r7, #8]
 8005f86:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f88:	f000 f8b6 	bl	80060f8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f8e:	1e5a      	subs	r2, r3, #1
 8005f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f92:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005f94:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005f98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f9c:	d112      	bne.n	8005fc4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fa0:	691b      	ldr	r3, [r3, #16]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d016      	beq.n	8005fd4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fa8:	3310      	adds	r3, #16
 8005faa:	4618      	mov	r0, r3
 8005fac:	f000 fd62 	bl	8006a74 <xTaskRemoveFromEventList>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d00e      	beq.n	8005fd4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d00b      	beq.n	8005fd4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	601a      	str	r2, [r3, #0]
 8005fc2:	e007      	b.n	8005fd4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005fc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005fc8:	3301      	adds	r3, #1
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	b25a      	sxtb	r2, r3
 8005fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fd8:	e001      	b.n	8005fde <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fe0:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	f383 8811 	msr	BASEPRI, r3
}
 8005fe8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005fea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005fec:	4618      	mov	r0, r3
 8005fee:	3738      	adds	r7, #56	@ 0x38
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bd80      	pop	{r7, pc}

08005ff4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b085      	sub	sp, #20
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006000:	2b00      	cmp	r3, #0
 8006002:	d006      	beq.n	8006012 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f1c3 0307 	rsb	r3, r3, #7
 800600e:	60fb      	str	r3, [r7, #12]
 8006010:	e001      	b.n	8006016 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006012:	2300      	movs	r3, #0
 8006014:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006016:	68fb      	ldr	r3, [r7, #12]
	}
 8006018:	4618      	mov	r0, r3
 800601a:	3714      	adds	r7, #20
 800601c:	46bd      	mov	sp, r7
 800601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006022:	4770      	bx	lr

08006024 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b086      	sub	sp, #24
 8006028:	af00      	add	r7, sp, #0
 800602a:	60f8      	str	r0, [r7, #12]
 800602c:	60b9      	str	r1, [r7, #8]
 800602e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006030:	2300      	movs	r3, #0
 8006032:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006038:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800603e:	2b00      	cmp	r3, #0
 8006040:	d10d      	bne.n	800605e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d14d      	bne.n	80060e6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	4618      	mov	r0, r3
 8006050:	f000 ff64 	bl	8006f1c <xTaskPriorityDisinherit>
 8006054:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2200      	movs	r2, #0
 800605a:	609a      	str	r2, [r3, #8]
 800605c:	e043      	b.n	80060e6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d119      	bne.n	8006098 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6858      	ldr	r0, [r3, #4]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800606c:	461a      	mov	r2, r3
 800606e:	68b9      	ldr	r1, [r7, #8]
 8006070:	f004 f9aa 	bl	800a3c8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	685a      	ldr	r2, [r3, #4]
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800607c:	441a      	add	r2, r3
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	685a      	ldr	r2, [r3, #4]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	429a      	cmp	r2, r3
 800608c:	d32b      	bcc.n	80060e6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681a      	ldr	r2, [r3, #0]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	605a      	str	r2, [r3, #4]
 8006096:	e026      	b.n	80060e6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	68d8      	ldr	r0, [r3, #12]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060a0:	461a      	mov	r2, r3
 80060a2:	68b9      	ldr	r1, [r7, #8]
 80060a4:	f004 f990 	bl	800a3c8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	68da      	ldr	r2, [r3, #12]
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060b0:	425b      	negs	r3, r3
 80060b2:	441a      	add	r2, r3
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	68da      	ldr	r2, [r3, #12]
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d207      	bcs.n	80060d4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	689a      	ldr	r2, [r3, #8]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060cc:	425b      	negs	r3, r3
 80060ce:	441a      	add	r2, r3
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2b02      	cmp	r3, #2
 80060d8:	d105      	bne.n	80060e6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d002      	beq.n	80060e6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80060e0:	693b      	ldr	r3, [r7, #16]
 80060e2:	3b01      	subs	r3, #1
 80060e4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	1c5a      	adds	r2, r3, #1
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80060ee:	697b      	ldr	r3, [r7, #20]
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3718      	adds	r7, #24
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}

080060f8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b082      	sub	sp, #8
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006106:	2b00      	cmp	r3, #0
 8006108:	d018      	beq.n	800613c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	68da      	ldr	r2, [r3, #12]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006112:	441a      	add	r2, r3
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	68da      	ldr	r2, [r3, #12]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	429a      	cmp	r2, r3
 8006122:	d303      	bcc.n	800612c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	68d9      	ldr	r1, [r3, #12]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006134:	461a      	mov	r2, r3
 8006136:	6838      	ldr	r0, [r7, #0]
 8006138:	f004 f946 	bl	800a3c8 <memcpy>
	}
}
 800613c:	bf00      	nop
 800613e:	3708      	adds	r7, #8
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}

08006144 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b084      	sub	sp, #16
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800614c:	f001 f9ac 	bl	80074a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006156:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006158:	e011      	b.n	800617e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800615e:	2b00      	cmp	r3, #0
 8006160:	d012      	beq.n	8006188 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	3324      	adds	r3, #36	@ 0x24
 8006166:	4618      	mov	r0, r3
 8006168:	f000 fc84 	bl	8006a74 <xTaskRemoveFromEventList>
 800616c:	4603      	mov	r3, r0
 800616e:	2b00      	cmp	r3, #0
 8006170:	d001      	beq.n	8006176 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006172:	f000 fd5d 	bl	8006c30 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006176:	7bfb      	ldrb	r3, [r7, #15]
 8006178:	3b01      	subs	r3, #1
 800617a:	b2db      	uxtb	r3, r3
 800617c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800617e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006182:	2b00      	cmp	r3, #0
 8006184:	dce9      	bgt.n	800615a <prvUnlockQueue+0x16>
 8006186:	e000      	b.n	800618a <prvUnlockQueue+0x46>
					break;
 8006188:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	22ff      	movs	r2, #255	@ 0xff
 800618e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006192:	f001 f9bb 	bl	800750c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006196:	f001 f987 	bl	80074a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80061a0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80061a2:	e011      	b.n	80061c8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	691b      	ldr	r3, [r3, #16]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d012      	beq.n	80061d2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	3310      	adds	r3, #16
 80061b0:	4618      	mov	r0, r3
 80061b2:	f000 fc5f 	bl	8006a74 <xTaskRemoveFromEventList>
 80061b6:	4603      	mov	r3, r0
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d001      	beq.n	80061c0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80061bc:	f000 fd38 	bl	8006c30 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80061c0:	7bbb      	ldrb	r3, [r7, #14]
 80061c2:	3b01      	subs	r3, #1
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80061c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	dce9      	bgt.n	80061a4 <prvUnlockQueue+0x60>
 80061d0:	e000      	b.n	80061d4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80061d2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	22ff      	movs	r2, #255	@ 0xff
 80061d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80061dc:	f001 f996 	bl	800750c <vPortExitCritical>
}
 80061e0:	bf00      	nop
 80061e2:	3710      	adds	r7, #16
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}

080061e8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b084      	sub	sp, #16
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80061f0:	f001 f95a 	bl	80074a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d102      	bne.n	8006202 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80061fc:	2301      	movs	r3, #1
 80061fe:	60fb      	str	r3, [r7, #12]
 8006200:	e001      	b.n	8006206 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006202:	2300      	movs	r3, #0
 8006204:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006206:	f001 f981 	bl	800750c <vPortExitCritical>

	return xReturn;
 800620a:	68fb      	ldr	r3, [r7, #12]
}
 800620c:	4618      	mov	r0, r3
 800620e:	3710      	adds	r7, #16
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}

08006214 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b084      	sub	sp, #16
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800621c:	f001 f944 	bl	80074a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006228:	429a      	cmp	r2, r3
 800622a:	d102      	bne.n	8006232 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800622c:	2301      	movs	r3, #1
 800622e:	60fb      	str	r3, [r7, #12]
 8006230:	e001      	b.n	8006236 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006232:	2300      	movs	r3, #0
 8006234:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006236:	f001 f969 	bl	800750c <vPortExitCritical>

	return xReturn;
 800623a:	68fb      	ldr	r3, [r7, #12]
}
 800623c:	4618      	mov	r0, r3
 800623e:	3710      	adds	r7, #16
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}

08006244 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006244:	b580      	push	{r7, lr}
 8006246:	b08e      	sub	sp, #56	@ 0x38
 8006248:	af04      	add	r7, sp, #16
 800624a:	60f8      	str	r0, [r7, #12]
 800624c:	60b9      	str	r1, [r7, #8]
 800624e:	607a      	str	r2, [r7, #4]
 8006250:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006254:	2b00      	cmp	r3, #0
 8006256:	d10b      	bne.n	8006270 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006258:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800625c:	f383 8811 	msr	BASEPRI, r3
 8006260:	f3bf 8f6f 	isb	sy
 8006264:	f3bf 8f4f 	dsb	sy
 8006268:	623b      	str	r3, [r7, #32]
}
 800626a:	bf00      	nop
 800626c:	bf00      	nop
 800626e:	e7fd      	b.n	800626c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006272:	2b00      	cmp	r3, #0
 8006274:	d10b      	bne.n	800628e <xTaskCreateStatic+0x4a>
	__asm volatile
 8006276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800627a:	f383 8811 	msr	BASEPRI, r3
 800627e:	f3bf 8f6f 	isb	sy
 8006282:	f3bf 8f4f 	dsb	sy
 8006286:	61fb      	str	r3, [r7, #28]
}
 8006288:	bf00      	nop
 800628a:	bf00      	nop
 800628c:	e7fd      	b.n	800628a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800628e:	2354      	movs	r3, #84	@ 0x54
 8006290:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	2b54      	cmp	r3, #84	@ 0x54
 8006296:	d00b      	beq.n	80062b0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800629c:	f383 8811 	msr	BASEPRI, r3
 80062a0:	f3bf 8f6f 	isb	sy
 80062a4:	f3bf 8f4f 	dsb	sy
 80062a8:	61bb      	str	r3, [r7, #24]
}
 80062aa:	bf00      	nop
 80062ac:	bf00      	nop
 80062ae:	e7fd      	b.n	80062ac <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80062b0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80062b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d01e      	beq.n	80062f6 <xTaskCreateStatic+0xb2>
 80062b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d01b      	beq.n	80062f6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80062be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062c0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80062c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80062c6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80062c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ca:	2202      	movs	r2, #2
 80062cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80062d0:	2300      	movs	r3, #0
 80062d2:	9303      	str	r3, [sp, #12]
 80062d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d6:	9302      	str	r3, [sp, #8]
 80062d8:	f107 0314 	add.w	r3, r7, #20
 80062dc:	9301      	str	r3, [sp, #4]
 80062de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e0:	9300      	str	r3, [sp, #0]
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	687a      	ldr	r2, [r7, #4]
 80062e6:	68b9      	ldr	r1, [r7, #8]
 80062e8:	68f8      	ldr	r0, [r7, #12]
 80062ea:	f000 f850 	bl	800638e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80062ee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80062f0:	f000 f8d6 	bl	80064a0 <prvAddNewTaskToReadyList>
 80062f4:	e001      	b.n	80062fa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80062f6:	2300      	movs	r3, #0
 80062f8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80062fa:	697b      	ldr	r3, [r7, #20]
	}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3728      	adds	r7, #40	@ 0x28
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}

08006304 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006304:	b580      	push	{r7, lr}
 8006306:	b08c      	sub	sp, #48	@ 0x30
 8006308:	af04      	add	r7, sp, #16
 800630a:	60f8      	str	r0, [r7, #12]
 800630c:	60b9      	str	r1, [r7, #8]
 800630e:	603b      	str	r3, [r7, #0]
 8006310:	4613      	mov	r3, r2
 8006312:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006314:	88fb      	ldrh	r3, [r7, #6]
 8006316:	009b      	lsls	r3, r3, #2
 8006318:	4618      	mov	r0, r3
 800631a:	f001 f9e7 	bl	80076ec <pvPortMalloc>
 800631e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d00e      	beq.n	8006344 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006326:	2054      	movs	r0, #84	@ 0x54
 8006328:	f001 f9e0 	bl	80076ec <pvPortMalloc>
 800632c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800632e:	69fb      	ldr	r3, [r7, #28]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d003      	beq.n	800633c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006334:	69fb      	ldr	r3, [r7, #28]
 8006336:	697a      	ldr	r2, [r7, #20]
 8006338:	631a      	str	r2, [r3, #48]	@ 0x30
 800633a:	e005      	b.n	8006348 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800633c:	6978      	ldr	r0, [r7, #20]
 800633e:	f001 faa3 	bl	8007888 <vPortFree>
 8006342:	e001      	b.n	8006348 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006344:	2300      	movs	r3, #0
 8006346:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006348:	69fb      	ldr	r3, [r7, #28]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d017      	beq.n	800637e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800634e:	69fb      	ldr	r3, [r7, #28]
 8006350:	2200      	movs	r2, #0
 8006352:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006356:	88fa      	ldrh	r2, [r7, #6]
 8006358:	2300      	movs	r3, #0
 800635a:	9303      	str	r3, [sp, #12]
 800635c:	69fb      	ldr	r3, [r7, #28]
 800635e:	9302      	str	r3, [sp, #8]
 8006360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006362:	9301      	str	r3, [sp, #4]
 8006364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006366:	9300      	str	r3, [sp, #0]
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	68b9      	ldr	r1, [r7, #8]
 800636c:	68f8      	ldr	r0, [r7, #12]
 800636e:	f000 f80e 	bl	800638e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006372:	69f8      	ldr	r0, [r7, #28]
 8006374:	f000 f894 	bl	80064a0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006378:	2301      	movs	r3, #1
 800637a:	61bb      	str	r3, [r7, #24]
 800637c:	e002      	b.n	8006384 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800637e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006382:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006384:	69bb      	ldr	r3, [r7, #24]
	}
 8006386:	4618      	mov	r0, r3
 8006388:	3720      	adds	r7, #32
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}

0800638e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800638e:	b580      	push	{r7, lr}
 8006390:	b088      	sub	sp, #32
 8006392:	af00      	add	r7, sp, #0
 8006394:	60f8      	str	r0, [r7, #12]
 8006396:	60b9      	str	r1, [r7, #8]
 8006398:	607a      	str	r2, [r7, #4]
 800639a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800639c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800639e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80063a6:	3b01      	subs	r3, #1
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	4413      	add	r3, r2
 80063ac:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80063ae:	69bb      	ldr	r3, [r7, #24]
 80063b0:	f023 0307 	bic.w	r3, r3, #7
 80063b4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80063b6:	69bb      	ldr	r3, [r7, #24]
 80063b8:	f003 0307 	and.w	r3, r3, #7
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d00b      	beq.n	80063d8 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80063c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063c4:	f383 8811 	msr	BASEPRI, r3
 80063c8:	f3bf 8f6f 	isb	sy
 80063cc:	f3bf 8f4f 	dsb	sy
 80063d0:	617b      	str	r3, [r7, #20]
}
 80063d2:	bf00      	nop
 80063d4:	bf00      	nop
 80063d6:	e7fd      	b.n	80063d4 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d01f      	beq.n	800641e <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80063de:	2300      	movs	r3, #0
 80063e0:	61fb      	str	r3, [r7, #28]
 80063e2:	e012      	b.n	800640a <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80063e4:	68ba      	ldr	r2, [r7, #8]
 80063e6:	69fb      	ldr	r3, [r7, #28]
 80063e8:	4413      	add	r3, r2
 80063ea:	7819      	ldrb	r1, [r3, #0]
 80063ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063ee:	69fb      	ldr	r3, [r7, #28]
 80063f0:	4413      	add	r3, r2
 80063f2:	3334      	adds	r3, #52	@ 0x34
 80063f4:	460a      	mov	r2, r1
 80063f6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80063f8:	68ba      	ldr	r2, [r7, #8]
 80063fa:	69fb      	ldr	r3, [r7, #28]
 80063fc:	4413      	add	r3, r2
 80063fe:	781b      	ldrb	r3, [r3, #0]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d006      	beq.n	8006412 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006404:	69fb      	ldr	r3, [r7, #28]
 8006406:	3301      	adds	r3, #1
 8006408:	61fb      	str	r3, [r7, #28]
 800640a:	69fb      	ldr	r3, [r7, #28]
 800640c:	2b0f      	cmp	r3, #15
 800640e:	d9e9      	bls.n	80063e4 <prvInitialiseNewTask+0x56>
 8006410:	e000      	b.n	8006414 <prvInitialiseNewTask+0x86>
			{
				break;
 8006412:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006416:	2200      	movs	r2, #0
 8006418:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800641c:	e003      	b.n	8006426 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800641e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006420:	2200      	movs	r2, #0
 8006422:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006428:	2b06      	cmp	r3, #6
 800642a:	d901      	bls.n	8006430 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800642c:	2306      	movs	r3, #6
 800642e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006432:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006434:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006438:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800643a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800643c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800643e:	2200      	movs	r2, #0
 8006440:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006444:	3304      	adds	r3, #4
 8006446:	4618      	mov	r0, r3
 8006448:	f7ff f88e 	bl	8005568 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800644c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800644e:	3318      	adds	r3, #24
 8006450:	4618      	mov	r0, r3
 8006452:	f7ff f889 	bl	8005568 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006458:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800645a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800645c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800645e:	f1c3 0207 	rsb	r2, r3, #7
 8006462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006464:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006468:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800646a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800646c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800646e:	2200      	movs	r2, #0
 8006470:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006474:	2200      	movs	r2, #0
 8006476:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800647a:	683a      	ldr	r2, [r7, #0]
 800647c:	68f9      	ldr	r1, [r7, #12]
 800647e:	69b8      	ldr	r0, [r7, #24]
 8006480:	f000 fede 	bl	8007240 <pxPortInitialiseStack>
 8006484:	4602      	mov	r2, r0
 8006486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006488:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800648a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800648c:	2b00      	cmp	r3, #0
 800648e:	d002      	beq.n	8006496 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006492:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006494:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006496:	bf00      	nop
 8006498:	3720      	adds	r7, #32
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}
	...

080064a0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b082      	sub	sp, #8
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80064a8:	f000 fffe 	bl	80074a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80064ac:	4b2a      	ldr	r3, [pc, #168]	@ (8006558 <prvAddNewTaskToReadyList+0xb8>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	3301      	adds	r3, #1
 80064b2:	4a29      	ldr	r2, [pc, #164]	@ (8006558 <prvAddNewTaskToReadyList+0xb8>)
 80064b4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80064b6:	4b29      	ldr	r3, [pc, #164]	@ (800655c <prvAddNewTaskToReadyList+0xbc>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d109      	bne.n	80064d2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80064be:	4a27      	ldr	r2, [pc, #156]	@ (800655c <prvAddNewTaskToReadyList+0xbc>)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80064c4:	4b24      	ldr	r3, [pc, #144]	@ (8006558 <prvAddNewTaskToReadyList+0xb8>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d110      	bne.n	80064ee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80064cc:	f000 fbd4 	bl	8006c78 <prvInitialiseTaskLists>
 80064d0:	e00d      	b.n	80064ee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80064d2:	4b23      	ldr	r3, [pc, #140]	@ (8006560 <prvAddNewTaskToReadyList+0xc0>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d109      	bne.n	80064ee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80064da:	4b20      	ldr	r3, [pc, #128]	@ (800655c <prvAddNewTaskToReadyList+0xbc>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d802      	bhi.n	80064ee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80064e8:	4a1c      	ldr	r2, [pc, #112]	@ (800655c <prvAddNewTaskToReadyList+0xbc>)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80064ee:	4b1d      	ldr	r3, [pc, #116]	@ (8006564 <prvAddNewTaskToReadyList+0xc4>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	3301      	adds	r3, #1
 80064f4:	4a1b      	ldr	r2, [pc, #108]	@ (8006564 <prvAddNewTaskToReadyList+0xc4>)
 80064f6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064fc:	2201      	movs	r2, #1
 80064fe:	409a      	lsls	r2, r3
 8006500:	4b19      	ldr	r3, [pc, #100]	@ (8006568 <prvAddNewTaskToReadyList+0xc8>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4313      	orrs	r3, r2
 8006506:	4a18      	ldr	r2, [pc, #96]	@ (8006568 <prvAddNewTaskToReadyList+0xc8>)
 8006508:	6013      	str	r3, [r2, #0]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800650e:	4613      	mov	r3, r2
 8006510:	009b      	lsls	r3, r3, #2
 8006512:	4413      	add	r3, r2
 8006514:	009b      	lsls	r3, r3, #2
 8006516:	4a15      	ldr	r2, [pc, #84]	@ (800656c <prvAddNewTaskToReadyList+0xcc>)
 8006518:	441a      	add	r2, r3
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	3304      	adds	r3, #4
 800651e:	4619      	mov	r1, r3
 8006520:	4610      	mov	r0, r2
 8006522:	f7ff f82e 	bl	8005582 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006526:	f000 fff1 	bl	800750c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800652a:	4b0d      	ldr	r3, [pc, #52]	@ (8006560 <prvAddNewTaskToReadyList+0xc0>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00e      	beq.n	8006550 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006532:	4b0a      	ldr	r3, [pc, #40]	@ (800655c <prvAddNewTaskToReadyList+0xbc>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800653c:	429a      	cmp	r2, r3
 800653e:	d207      	bcs.n	8006550 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006540:	4b0b      	ldr	r3, [pc, #44]	@ (8006570 <prvAddNewTaskToReadyList+0xd0>)
 8006542:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006546:	601a      	str	r2, [r3, #0]
 8006548:	f3bf 8f4f 	dsb	sy
 800654c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006550:	bf00      	nop
 8006552:	3708      	adds	r7, #8
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	20000a80 	.word	0x20000a80
 800655c:	20000980 	.word	0x20000980
 8006560:	20000a8c 	.word	0x20000a8c
 8006564:	20000a9c 	.word	0x20000a9c
 8006568:	20000a88 	.word	0x20000a88
 800656c:	20000984 	.word	0x20000984
 8006570:	e000ed04 	.word	0xe000ed04

08006574 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006574:	b580      	push	{r7, lr}
 8006576:	b084      	sub	sp, #16
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800657c:	2300      	movs	r3, #0
 800657e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d018      	beq.n	80065b8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006586:	4b14      	ldr	r3, [pc, #80]	@ (80065d8 <vTaskDelay+0x64>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d00b      	beq.n	80065a6 <vTaskDelay+0x32>
	__asm volatile
 800658e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006592:	f383 8811 	msr	BASEPRI, r3
 8006596:	f3bf 8f6f 	isb	sy
 800659a:	f3bf 8f4f 	dsb	sy
 800659e:	60bb      	str	r3, [r7, #8]
}
 80065a0:	bf00      	nop
 80065a2:	bf00      	nop
 80065a4:	e7fd      	b.n	80065a2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80065a6:	f000 f87d 	bl	80066a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80065aa:	2100      	movs	r1, #0
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	f000 fde1 	bl	8007174 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80065b2:	f000 f885 	bl	80066c0 <xTaskResumeAll>
 80065b6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d107      	bne.n	80065ce <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80065be:	4b07      	ldr	r3, [pc, #28]	@ (80065dc <vTaskDelay+0x68>)
 80065c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065c4:	601a      	str	r2, [r3, #0]
 80065c6:	f3bf 8f4f 	dsb	sy
 80065ca:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80065ce:	bf00      	nop
 80065d0:	3710      	adds	r7, #16
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}
 80065d6:	bf00      	nop
 80065d8:	20000aa8 	.word	0x20000aa8
 80065dc:	e000ed04 	.word	0xe000ed04

080065e0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b08a      	sub	sp, #40	@ 0x28
 80065e4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80065e6:	2300      	movs	r3, #0
 80065e8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80065ea:	2300      	movs	r3, #0
 80065ec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80065ee:	463a      	mov	r2, r7
 80065f0:	1d39      	adds	r1, r7, #4
 80065f2:	f107 0308 	add.w	r3, r7, #8
 80065f6:	4618      	mov	r0, r3
 80065f8:	f7fb f9ee 	bl	80019d8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80065fc:	6839      	ldr	r1, [r7, #0]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	68ba      	ldr	r2, [r7, #8]
 8006602:	9202      	str	r2, [sp, #8]
 8006604:	9301      	str	r3, [sp, #4]
 8006606:	2300      	movs	r3, #0
 8006608:	9300      	str	r3, [sp, #0]
 800660a:	2300      	movs	r3, #0
 800660c:	460a      	mov	r2, r1
 800660e:	491f      	ldr	r1, [pc, #124]	@ (800668c <vTaskStartScheduler+0xac>)
 8006610:	481f      	ldr	r0, [pc, #124]	@ (8006690 <vTaskStartScheduler+0xb0>)
 8006612:	f7ff fe17 	bl	8006244 <xTaskCreateStatic>
 8006616:	4603      	mov	r3, r0
 8006618:	4a1e      	ldr	r2, [pc, #120]	@ (8006694 <vTaskStartScheduler+0xb4>)
 800661a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800661c:	4b1d      	ldr	r3, [pc, #116]	@ (8006694 <vTaskStartScheduler+0xb4>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d002      	beq.n	800662a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006624:	2301      	movs	r3, #1
 8006626:	617b      	str	r3, [r7, #20]
 8006628:	e001      	b.n	800662e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800662a:	2300      	movs	r3, #0
 800662c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	2b01      	cmp	r3, #1
 8006632:	d116      	bne.n	8006662 <vTaskStartScheduler+0x82>
	__asm volatile
 8006634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006638:	f383 8811 	msr	BASEPRI, r3
 800663c:	f3bf 8f6f 	isb	sy
 8006640:	f3bf 8f4f 	dsb	sy
 8006644:	613b      	str	r3, [r7, #16]
}
 8006646:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006648:	4b13      	ldr	r3, [pc, #76]	@ (8006698 <vTaskStartScheduler+0xb8>)
 800664a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800664e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006650:	4b12      	ldr	r3, [pc, #72]	@ (800669c <vTaskStartScheduler+0xbc>)
 8006652:	2201      	movs	r2, #1
 8006654:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006656:	4b12      	ldr	r3, [pc, #72]	@ (80066a0 <vTaskStartScheduler+0xc0>)
 8006658:	2200      	movs	r2, #0
 800665a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800665c:	f000 fe80 	bl	8007360 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006660:	e00f      	b.n	8006682 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006668:	d10b      	bne.n	8006682 <vTaskStartScheduler+0xa2>
	__asm volatile
 800666a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800666e:	f383 8811 	msr	BASEPRI, r3
 8006672:	f3bf 8f6f 	isb	sy
 8006676:	f3bf 8f4f 	dsb	sy
 800667a:	60fb      	str	r3, [r7, #12]
}
 800667c:	bf00      	nop
 800667e:	bf00      	nop
 8006680:	e7fd      	b.n	800667e <vTaskStartScheduler+0x9e>
}
 8006682:	bf00      	nop
 8006684:	3718      	adds	r7, #24
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}
 800668a:	bf00      	nop
 800668c:	0800c5ec 	.word	0x0800c5ec
 8006690:	08006c49 	.word	0x08006c49
 8006694:	20000aa4 	.word	0x20000aa4
 8006698:	20000aa0 	.word	0x20000aa0
 800669c:	20000a8c 	.word	0x20000a8c
 80066a0:	20000a84 	.word	0x20000a84

080066a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80066a4:	b480      	push	{r7}
 80066a6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80066a8:	4b04      	ldr	r3, [pc, #16]	@ (80066bc <vTaskSuspendAll+0x18>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	3301      	adds	r3, #1
 80066ae:	4a03      	ldr	r2, [pc, #12]	@ (80066bc <vTaskSuspendAll+0x18>)
 80066b0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80066b2:	bf00      	nop
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr
 80066bc:	20000aa8 	.word	0x20000aa8

080066c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b084      	sub	sp, #16
 80066c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80066c6:	2300      	movs	r3, #0
 80066c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80066ca:	2300      	movs	r3, #0
 80066cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80066ce:	4b42      	ldr	r3, [pc, #264]	@ (80067d8 <xTaskResumeAll+0x118>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d10b      	bne.n	80066ee <xTaskResumeAll+0x2e>
	__asm volatile
 80066d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066da:	f383 8811 	msr	BASEPRI, r3
 80066de:	f3bf 8f6f 	isb	sy
 80066e2:	f3bf 8f4f 	dsb	sy
 80066e6:	603b      	str	r3, [r7, #0]
}
 80066e8:	bf00      	nop
 80066ea:	bf00      	nop
 80066ec:	e7fd      	b.n	80066ea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80066ee:	f000 fedb 	bl	80074a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80066f2:	4b39      	ldr	r3, [pc, #228]	@ (80067d8 <xTaskResumeAll+0x118>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	3b01      	subs	r3, #1
 80066f8:	4a37      	ldr	r2, [pc, #220]	@ (80067d8 <xTaskResumeAll+0x118>)
 80066fa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80066fc:	4b36      	ldr	r3, [pc, #216]	@ (80067d8 <xTaskResumeAll+0x118>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d161      	bne.n	80067c8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006704:	4b35      	ldr	r3, [pc, #212]	@ (80067dc <xTaskResumeAll+0x11c>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d05d      	beq.n	80067c8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800670c:	e02e      	b.n	800676c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800670e:	4b34      	ldr	r3, [pc, #208]	@ (80067e0 <xTaskResumeAll+0x120>)
 8006710:	68db      	ldr	r3, [r3, #12]
 8006712:	68db      	ldr	r3, [r3, #12]
 8006714:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	3318      	adds	r3, #24
 800671a:	4618      	mov	r0, r3
 800671c:	f7fe ff8e 	bl	800563c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	3304      	adds	r3, #4
 8006724:	4618      	mov	r0, r3
 8006726:	f7fe ff89 	bl	800563c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800672e:	2201      	movs	r2, #1
 8006730:	409a      	lsls	r2, r3
 8006732:	4b2c      	ldr	r3, [pc, #176]	@ (80067e4 <xTaskResumeAll+0x124>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4313      	orrs	r3, r2
 8006738:	4a2a      	ldr	r2, [pc, #168]	@ (80067e4 <xTaskResumeAll+0x124>)
 800673a:	6013      	str	r3, [r2, #0]
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006740:	4613      	mov	r3, r2
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	4413      	add	r3, r2
 8006746:	009b      	lsls	r3, r3, #2
 8006748:	4a27      	ldr	r2, [pc, #156]	@ (80067e8 <xTaskResumeAll+0x128>)
 800674a:	441a      	add	r2, r3
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	3304      	adds	r3, #4
 8006750:	4619      	mov	r1, r3
 8006752:	4610      	mov	r0, r2
 8006754:	f7fe ff15 	bl	8005582 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800675c:	4b23      	ldr	r3, [pc, #140]	@ (80067ec <xTaskResumeAll+0x12c>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006762:	429a      	cmp	r2, r3
 8006764:	d302      	bcc.n	800676c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006766:	4b22      	ldr	r3, [pc, #136]	@ (80067f0 <xTaskResumeAll+0x130>)
 8006768:	2201      	movs	r2, #1
 800676a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800676c:	4b1c      	ldr	r3, [pc, #112]	@ (80067e0 <xTaskResumeAll+0x120>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d1cc      	bne.n	800670e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d001      	beq.n	800677e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800677a:	f000 fb1b 	bl	8006db4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800677e:	4b1d      	ldr	r3, [pc, #116]	@ (80067f4 <xTaskResumeAll+0x134>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d010      	beq.n	80067ac <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800678a:	f000 f837 	bl	80067fc <xTaskIncrementTick>
 800678e:	4603      	mov	r3, r0
 8006790:	2b00      	cmp	r3, #0
 8006792:	d002      	beq.n	800679a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006794:	4b16      	ldr	r3, [pc, #88]	@ (80067f0 <xTaskResumeAll+0x130>)
 8006796:	2201      	movs	r2, #1
 8006798:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	3b01      	subs	r3, #1
 800679e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1f1      	bne.n	800678a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80067a6:	4b13      	ldr	r3, [pc, #76]	@ (80067f4 <xTaskResumeAll+0x134>)
 80067a8:	2200      	movs	r2, #0
 80067aa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80067ac:	4b10      	ldr	r3, [pc, #64]	@ (80067f0 <xTaskResumeAll+0x130>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d009      	beq.n	80067c8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80067b4:	2301      	movs	r3, #1
 80067b6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80067b8:	4b0f      	ldr	r3, [pc, #60]	@ (80067f8 <xTaskResumeAll+0x138>)
 80067ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067be:	601a      	str	r2, [r3, #0]
 80067c0:	f3bf 8f4f 	dsb	sy
 80067c4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80067c8:	f000 fea0 	bl	800750c <vPortExitCritical>

	return xAlreadyYielded;
 80067cc:	68bb      	ldr	r3, [r7, #8]
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	3710      	adds	r7, #16
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}
 80067d6:	bf00      	nop
 80067d8:	20000aa8 	.word	0x20000aa8
 80067dc:	20000a80 	.word	0x20000a80
 80067e0:	20000a40 	.word	0x20000a40
 80067e4:	20000a88 	.word	0x20000a88
 80067e8:	20000984 	.word	0x20000984
 80067ec:	20000980 	.word	0x20000980
 80067f0:	20000a94 	.word	0x20000a94
 80067f4:	20000a90 	.word	0x20000a90
 80067f8:	e000ed04 	.word	0xe000ed04

080067fc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b086      	sub	sp, #24
 8006800:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006802:	2300      	movs	r3, #0
 8006804:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006806:	4b4f      	ldr	r3, [pc, #316]	@ (8006944 <xTaskIncrementTick+0x148>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	2b00      	cmp	r3, #0
 800680c:	f040 808f 	bne.w	800692e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006810:	4b4d      	ldr	r3, [pc, #308]	@ (8006948 <xTaskIncrementTick+0x14c>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	3301      	adds	r3, #1
 8006816:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006818:	4a4b      	ldr	r2, [pc, #300]	@ (8006948 <xTaskIncrementTick+0x14c>)
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d121      	bne.n	8006868 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006824:	4b49      	ldr	r3, [pc, #292]	@ (800694c <xTaskIncrementTick+0x150>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d00b      	beq.n	8006846 <xTaskIncrementTick+0x4a>
	__asm volatile
 800682e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006832:	f383 8811 	msr	BASEPRI, r3
 8006836:	f3bf 8f6f 	isb	sy
 800683a:	f3bf 8f4f 	dsb	sy
 800683e:	603b      	str	r3, [r7, #0]
}
 8006840:	bf00      	nop
 8006842:	bf00      	nop
 8006844:	e7fd      	b.n	8006842 <xTaskIncrementTick+0x46>
 8006846:	4b41      	ldr	r3, [pc, #260]	@ (800694c <xTaskIncrementTick+0x150>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	60fb      	str	r3, [r7, #12]
 800684c:	4b40      	ldr	r3, [pc, #256]	@ (8006950 <xTaskIncrementTick+0x154>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a3e      	ldr	r2, [pc, #248]	@ (800694c <xTaskIncrementTick+0x150>)
 8006852:	6013      	str	r3, [r2, #0]
 8006854:	4a3e      	ldr	r2, [pc, #248]	@ (8006950 <xTaskIncrementTick+0x154>)
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	6013      	str	r3, [r2, #0]
 800685a:	4b3e      	ldr	r3, [pc, #248]	@ (8006954 <xTaskIncrementTick+0x158>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	3301      	adds	r3, #1
 8006860:	4a3c      	ldr	r2, [pc, #240]	@ (8006954 <xTaskIncrementTick+0x158>)
 8006862:	6013      	str	r3, [r2, #0]
 8006864:	f000 faa6 	bl	8006db4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006868:	4b3b      	ldr	r3, [pc, #236]	@ (8006958 <xTaskIncrementTick+0x15c>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	693a      	ldr	r2, [r7, #16]
 800686e:	429a      	cmp	r2, r3
 8006870:	d348      	bcc.n	8006904 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006872:	4b36      	ldr	r3, [pc, #216]	@ (800694c <xTaskIncrementTick+0x150>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d104      	bne.n	8006886 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800687c:	4b36      	ldr	r3, [pc, #216]	@ (8006958 <xTaskIncrementTick+0x15c>)
 800687e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006882:	601a      	str	r2, [r3, #0]
					break;
 8006884:	e03e      	b.n	8006904 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006886:	4b31      	ldr	r3, [pc, #196]	@ (800694c <xTaskIncrementTick+0x150>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	68db      	ldr	r3, [r3, #12]
 800688c:	68db      	ldr	r3, [r3, #12]
 800688e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006896:	693a      	ldr	r2, [r7, #16]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	429a      	cmp	r2, r3
 800689c:	d203      	bcs.n	80068a6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800689e:	4a2e      	ldr	r2, [pc, #184]	@ (8006958 <xTaskIncrementTick+0x15c>)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80068a4:	e02e      	b.n	8006904 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	3304      	adds	r3, #4
 80068aa:	4618      	mov	r0, r3
 80068ac:	f7fe fec6 	bl	800563c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d004      	beq.n	80068c2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	3318      	adds	r3, #24
 80068bc:	4618      	mov	r0, r3
 80068be:	f7fe febd 	bl	800563c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c6:	2201      	movs	r2, #1
 80068c8:	409a      	lsls	r2, r3
 80068ca:	4b24      	ldr	r3, [pc, #144]	@ (800695c <xTaskIncrementTick+0x160>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	4a22      	ldr	r2, [pc, #136]	@ (800695c <xTaskIncrementTick+0x160>)
 80068d2:	6013      	str	r3, [r2, #0]
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068d8:	4613      	mov	r3, r2
 80068da:	009b      	lsls	r3, r3, #2
 80068dc:	4413      	add	r3, r2
 80068de:	009b      	lsls	r3, r3, #2
 80068e0:	4a1f      	ldr	r2, [pc, #124]	@ (8006960 <xTaskIncrementTick+0x164>)
 80068e2:	441a      	add	r2, r3
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	3304      	adds	r3, #4
 80068e8:	4619      	mov	r1, r3
 80068ea:	4610      	mov	r0, r2
 80068ec:	f7fe fe49 	bl	8005582 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068f4:	4b1b      	ldr	r3, [pc, #108]	@ (8006964 <xTaskIncrementTick+0x168>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d3b9      	bcc.n	8006872 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80068fe:	2301      	movs	r3, #1
 8006900:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006902:	e7b6      	b.n	8006872 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006904:	4b17      	ldr	r3, [pc, #92]	@ (8006964 <xTaskIncrementTick+0x168>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800690a:	4915      	ldr	r1, [pc, #84]	@ (8006960 <xTaskIncrementTick+0x164>)
 800690c:	4613      	mov	r3, r2
 800690e:	009b      	lsls	r3, r3, #2
 8006910:	4413      	add	r3, r2
 8006912:	009b      	lsls	r3, r3, #2
 8006914:	440b      	add	r3, r1
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	2b01      	cmp	r3, #1
 800691a:	d901      	bls.n	8006920 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800691c:	2301      	movs	r3, #1
 800691e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006920:	4b11      	ldr	r3, [pc, #68]	@ (8006968 <xTaskIncrementTick+0x16c>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d007      	beq.n	8006938 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006928:	2301      	movs	r3, #1
 800692a:	617b      	str	r3, [r7, #20]
 800692c:	e004      	b.n	8006938 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800692e:	4b0f      	ldr	r3, [pc, #60]	@ (800696c <xTaskIncrementTick+0x170>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	3301      	adds	r3, #1
 8006934:	4a0d      	ldr	r2, [pc, #52]	@ (800696c <xTaskIncrementTick+0x170>)
 8006936:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006938:	697b      	ldr	r3, [r7, #20]
}
 800693a:	4618      	mov	r0, r3
 800693c:	3718      	adds	r7, #24
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}
 8006942:	bf00      	nop
 8006944:	20000aa8 	.word	0x20000aa8
 8006948:	20000a84 	.word	0x20000a84
 800694c:	20000a38 	.word	0x20000a38
 8006950:	20000a3c 	.word	0x20000a3c
 8006954:	20000a98 	.word	0x20000a98
 8006958:	20000aa0 	.word	0x20000aa0
 800695c:	20000a88 	.word	0x20000a88
 8006960:	20000984 	.word	0x20000984
 8006964:	20000980 	.word	0x20000980
 8006968:	20000a94 	.word	0x20000a94
 800696c:	20000a90 	.word	0x20000a90

08006970 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006970:	b480      	push	{r7}
 8006972:	b087      	sub	sp, #28
 8006974:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006976:	4b27      	ldr	r3, [pc, #156]	@ (8006a14 <vTaskSwitchContext+0xa4>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d003      	beq.n	8006986 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800697e:	4b26      	ldr	r3, [pc, #152]	@ (8006a18 <vTaskSwitchContext+0xa8>)
 8006980:	2201      	movs	r2, #1
 8006982:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006984:	e040      	b.n	8006a08 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8006986:	4b24      	ldr	r3, [pc, #144]	@ (8006a18 <vTaskSwitchContext+0xa8>)
 8006988:	2200      	movs	r2, #0
 800698a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800698c:	4b23      	ldr	r3, [pc, #140]	@ (8006a1c <vTaskSwitchContext+0xac>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	fab3 f383 	clz	r3, r3
 8006998:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800699a:	7afb      	ldrb	r3, [r7, #11]
 800699c:	f1c3 031f 	rsb	r3, r3, #31
 80069a0:	617b      	str	r3, [r7, #20]
 80069a2:	491f      	ldr	r1, [pc, #124]	@ (8006a20 <vTaskSwitchContext+0xb0>)
 80069a4:	697a      	ldr	r2, [r7, #20]
 80069a6:	4613      	mov	r3, r2
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	4413      	add	r3, r2
 80069ac:	009b      	lsls	r3, r3, #2
 80069ae:	440b      	add	r3, r1
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d10b      	bne.n	80069ce <vTaskSwitchContext+0x5e>
	__asm volatile
 80069b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ba:	f383 8811 	msr	BASEPRI, r3
 80069be:	f3bf 8f6f 	isb	sy
 80069c2:	f3bf 8f4f 	dsb	sy
 80069c6:	607b      	str	r3, [r7, #4]
}
 80069c8:	bf00      	nop
 80069ca:	bf00      	nop
 80069cc:	e7fd      	b.n	80069ca <vTaskSwitchContext+0x5a>
 80069ce:	697a      	ldr	r2, [r7, #20]
 80069d0:	4613      	mov	r3, r2
 80069d2:	009b      	lsls	r3, r3, #2
 80069d4:	4413      	add	r3, r2
 80069d6:	009b      	lsls	r3, r3, #2
 80069d8:	4a11      	ldr	r2, [pc, #68]	@ (8006a20 <vTaskSwitchContext+0xb0>)
 80069da:	4413      	add	r3, r2
 80069dc:	613b      	str	r3, [r7, #16]
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	685a      	ldr	r2, [r3, #4]
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	605a      	str	r2, [r3, #4]
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	685a      	ldr	r2, [r3, #4]
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	3308      	adds	r3, #8
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d104      	bne.n	80069fe <vTaskSwitchContext+0x8e>
 80069f4:	693b      	ldr	r3, [r7, #16]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	685a      	ldr	r2, [r3, #4]
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	605a      	str	r2, [r3, #4]
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	68db      	ldr	r3, [r3, #12]
 8006a04:	4a07      	ldr	r2, [pc, #28]	@ (8006a24 <vTaskSwitchContext+0xb4>)
 8006a06:	6013      	str	r3, [r2, #0]
}
 8006a08:	bf00      	nop
 8006a0a:	371c      	adds	r7, #28
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr
 8006a14:	20000aa8 	.word	0x20000aa8
 8006a18:	20000a94 	.word	0x20000a94
 8006a1c:	20000a88 	.word	0x20000a88
 8006a20:	20000984 	.word	0x20000984
 8006a24:	20000980 	.word	0x20000980

08006a28 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d10b      	bne.n	8006a50 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a3c:	f383 8811 	msr	BASEPRI, r3
 8006a40:	f3bf 8f6f 	isb	sy
 8006a44:	f3bf 8f4f 	dsb	sy
 8006a48:	60fb      	str	r3, [r7, #12]
}
 8006a4a:	bf00      	nop
 8006a4c:	bf00      	nop
 8006a4e:	e7fd      	b.n	8006a4c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006a50:	4b07      	ldr	r3, [pc, #28]	@ (8006a70 <vTaskPlaceOnEventList+0x48>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	3318      	adds	r3, #24
 8006a56:	4619      	mov	r1, r3
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f7fe fdb6 	bl	80055ca <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006a5e:	2101      	movs	r1, #1
 8006a60:	6838      	ldr	r0, [r7, #0]
 8006a62:	f000 fb87 	bl	8007174 <prvAddCurrentTaskToDelayedList>
}
 8006a66:	bf00      	nop
 8006a68:	3710      	adds	r7, #16
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	20000980 	.word	0x20000980

08006a74 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b086      	sub	sp, #24
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	68db      	ldr	r3, [r3, #12]
 8006a80:	68db      	ldr	r3, [r3, #12]
 8006a82:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d10b      	bne.n	8006aa2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a8e:	f383 8811 	msr	BASEPRI, r3
 8006a92:	f3bf 8f6f 	isb	sy
 8006a96:	f3bf 8f4f 	dsb	sy
 8006a9a:	60fb      	str	r3, [r7, #12]
}
 8006a9c:	bf00      	nop
 8006a9e:	bf00      	nop
 8006aa0:	e7fd      	b.n	8006a9e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	3318      	adds	r3, #24
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f7fe fdc8 	bl	800563c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006aac:	4b1d      	ldr	r3, [pc, #116]	@ (8006b24 <xTaskRemoveFromEventList+0xb0>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d11c      	bne.n	8006aee <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	3304      	adds	r3, #4
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f7fe fdbf 	bl	800563c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	409a      	lsls	r2, r3
 8006ac6:	4b18      	ldr	r3, [pc, #96]	@ (8006b28 <xTaskRemoveFromEventList+0xb4>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4313      	orrs	r3, r2
 8006acc:	4a16      	ldr	r2, [pc, #88]	@ (8006b28 <xTaskRemoveFromEventList+0xb4>)
 8006ace:	6013      	str	r3, [r2, #0]
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ad4:	4613      	mov	r3, r2
 8006ad6:	009b      	lsls	r3, r3, #2
 8006ad8:	4413      	add	r3, r2
 8006ada:	009b      	lsls	r3, r3, #2
 8006adc:	4a13      	ldr	r2, [pc, #76]	@ (8006b2c <xTaskRemoveFromEventList+0xb8>)
 8006ade:	441a      	add	r2, r3
 8006ae0:	693b      	ldr	r3, [r7, #16]
 8006ae2:	3304      	adds	r3, #4
 8006ae4:	4619      	mov	r1, r3
 8006ae6:	4610      	mov	r0, r2
 8006ae8:	f7fe fd4b 	bl	8005582 <vListInsertEnd>
 8006aec:	e005      	b.n	8006afa <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	3318      	adds	r3, #24
 8006af2:	4619      	mov	r1, r3
 8006af4:	480e      	ldr	r0, [pc, #56]	@ (8006b30 <xTaskRemoveFromEventList+0xbc>)
 8006af6:	f7fe fd44 	bl	8005582 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006afa:	693b      	ldr	r3, [r7, #16]
 8006afc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006afe:	4b0d      	ldr	r3, [pc, #52]	@ (8006b34 <xTaskRemoveFromEventList+0xc0>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d905      	bls.n	8006b14 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b38 <xTaskRemoveFromEventList+0xc4>)
 8006b0e:	2201      	movs	r2, #1
 8006b10:	601a      	str	r2, [r3, #0]
 8006b12:	e001      	b.n	8006b18 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006b14:	2300      	movs	r3, #0
 8006b16:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006b18:	697b      	ldr	r3, [r7, #20]
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3718      	adds	r7, #24
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}
 8006b22:	bf00      	nop
 8006b24:	20000aa8 	.word	0x20000aa8
 8006b28:	20000a88 	.word	0x20000a88
 8006b2c:	20000984 	.word	0x20000984
 8006b30:	20000a40 	.word	0x20000a40
 8006b34:	20000980 	.word	0x20000980
 8006b38:	20000a94 	.word	0x20000a94

08006b3c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006b44:	4b06      	ldr	r3, [pc, #24]	@ (8006b60 <vTaskInternalSetTimeOutState+0x24>)
 8006b46:	681a      	ldr	r2, [r3, #0]
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006b4c:	4b05      	ldr	r3, [pc, #20]	@ (8006b64 <vTaskInternalSetTimeOutState+0x28>)
 8006b4e:	681a      	ldr	r2, [r3, #0]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	605a      	str	r2, [r3, #4]
}
 8006b54:	bf00      	nop
 8006b56:	370c      	adds	r7, #12
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr
 8006b60:	20000a98 	.word	0x20000a98
 8006b64:	20000a84 	.word	0x20000a84

08006b68 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b088      	sub	sp, #32
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d10b      	bne.n	8006b90 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006b78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b7c:	f383 8811 	msr	BASEPRI, r3
 8006b80:	f3bf 8f6f 	isb	sy
 8006b84:	f3bf 8f4f 	dsb	sy
 8006b88:	613b      	str	r3, [r7, #16]
}
 8006b8a:	bf00      	nop
 8006b8c:	bf00      	nop
 8006b8e:	e7fd      	b.n	8006b8c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d10b      	bne.n	8006bae <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b9a:	f383 8811 	msr	BASEPRI, r3
 8006b9e:	f3bf 8f6f 	isb	sy
 8006ba2:	f3bf 8f4f 	dsb	sy
 8006ba6:	60fb      	str	r3, [r7, #12]
}
 8006ba8:	bf00      	nop
 8006baa:	bf00      	nop
 8006bac:	e7fd      	b.n	8006baa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006bae:	f000 fc7b 	bl	80074a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006bb2:	4b1d      	ldr	r3, [pc, #116]	@ (8006c28 <xTaskCheckForTimeOut+0xc0>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	69ba      	ldr	r2, [r7, #24]
 8006bbe:	1ad3      	subs	r3, r2, r3
 8006bc0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bca:	d102      	bne.n	8006bd2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	61fb      	str	r3, [r7, #28]
 8006bd0:	e023      	b.n	8006c1a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	4b15      	ldr	r3, [pc, #84]	@ (8006c2c <xTaskCheckForTimeOut+0xc4>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	429a      	cmp	r2, r3
 8006bdc:	d007      	beq.n	8006bee <xTaskCheckForTimeOut+0x86>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	69ba      	ldr	r2, [r7, #24]
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d302      	bcc.n	8006bee <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006be8:	2301      	movs	r3, #1
 8006bea:	61fb      	str	r3, [r7, #28]
 8006bec:	e015      	b.n	8006c1a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	697a      	ldr	r2, [r7, #20]
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d20b      	bcs.n	8006c10 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	681a      	ldr	r2, [r3, #0]
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	1ad2      	subs	r2, r2, r3
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f7ff ff99 	bl	8006b3c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	61fb      	str	r3, [r7, #28]
 8006c0e:	e004      	b.n	8006c1a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	2200      	movs	r2, #0
 8006c14:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006c16:	2301      	movs	r3, #1
 8006c18:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006c1a:	f000 fc77 	bl	800750c <vPortExitCritical>

	return xReturn;
 8006c1e:	69fb      	ldr	r3, [r7, #28]
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3720      	adds	r7, #32
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}
 8006c28:	20000a84 	.word	0x20000a84
 8006c2c:	20000a98 	.word	0x20000a98

08006c30 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006c30:	b480      	push	{r7}
 8006c32:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006c34:	4b03      	ldr	r3, [pc, #12]	@ (8006c44 <vTaskMissedYield+0x14>)
 8006c36:	2201      	movs	r2, #1
 8006c38:	601a      	str	r2, [r3, #0]
}
 8006c3a:	bf00      	nop
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr
 8006c44:	20000a94 	.word	0x20000a94

08006c48 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b082      	sub	sp, #8
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006c50:	f000 f852 	bl	8006cf8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006c54:	4b06      	ldr	r3, [pc, #24]	@ (8006c70 <prvIdleTask+0x28>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	2b01      	cmp	r3, #1
 8006c5a:	d9f9      	bls.n	8006c50 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006c5c:	4b05      	ldr	r3, [pc, #20]	@ (8006c74 <prvIdleTask+0x2c>)
 8006c5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c62:	601a      	str	r2, [r3, #0]
 8006c64:	f3bf 8f4f 	dsb	sy
 8006c68:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006c6c:	e7f0      	b.n	8006c50 <prvIdleTask+0x8>
 8006c6e:	bf00      	nop
 8006c70:	20000984 	.word	0x20000984
 8006c74:	e000ed04 	.word	0xe000ed04

08006c78 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b082      	sub	sp, #8
 8006c7c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c7e:	2300      	movs	r3, #0
 8006c80:	607b      	str	r3, [r7, #4]
 8006c82:	e00c      	b.n	8006c9e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006c84:	687a      	ldr	r2, [r7, #4]
 8006c86:	4613      	mov	r3, r2
 8006c88:	009b      	lsls	r3, r3, #2
 8006c8a:	4413      	add	r3, r2
 8006c8c:	009b      	lsls	r3, r3, #2
 8006c8e:	4a12      	ldr	r2, [pc, #72]	@ (8006cd8 <prvInitialiseTaskLists+0x60>)
 8006c90:	4413      	add	r3, r2
 8006c92:	4618      	mov	r0, r3
 8006c94:	f7fe fc48 	bl	8005528 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	3301      	adds	r3, #1
 8006c9c:	607b      	str	r3, [r7, #4]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2b06      	cmp	r3, #6
 8006ca2:	d9ef      	bls.n	8006c84 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006ca4:	480d      	ldr	r0, [pc, #52]	@ (8006cdc <prvInitialiseTaskLists+0x64>)
 8006ca6:	f7fe fc3f 	bl	8005528 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006caa:	480d      	ldr	r0, [pc, #52]	@ (8006ce0 <prvInitialiseTaskLists+0x68>)
 8006cac:	f7fe fc3c 	bl	8005528 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006cb0:	480c      	ldr	r0, [pc, #48]	@ (8006ce4 <prvInitialiseTaskLists+0x6c>)
 8006cb2:	f7fe fc39 	bl	8005528 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006cb6:	480c      	ldr	r0, [pc, #48]	@ (8006ce8 <prvInitialiseTaskLists+0x70>)
 8006cb8:	f7fe fc36 	bl	8005528 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006cbc:	480b      	ldr	r0, [pc, #44]	@ (8006cec <prvInitialiseTaskLists+0x74>)
 8006cbe:	f7fe fc33 	bl	8005528 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006cc2:	4b0b      	ldr	r3, [pc, #44]	@ (8006cf0 <prvInitialiseTaskLists+0x78>)
 8006cc4:	4a05      	ldr	r2, [pc, #20]	@ (8006cdc <prvInitialiseTaskLists+0x64>)
 8006cc6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006cc8:	4b0a      	ldr	r3, [pc, #40]	@ (8006cf4 <prvInitialiseTaskLists+0x7c>)
 8006cca:	4a05      	ldr	r2, [pc, #20]	@ (8006ce0 <prvInitialiseTaskLists+0x68>)
 8006ccc:	601a      	str	r2, [r3, #0]
}
 8006cce:	bf00      	nop
 8006cd0:	3708      	adds	r7, #8
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bd80      	pop	{r7, pc}
 8006cd6:	bf00      	nop
 8006cd8:	20000984 	.word	0x20000984
 8006cdc:	20000a10 	.word	0x20000a10
 8006ce0:	20000a24 	.word	0x20000a24
 8006ce4:	20000a40 	.word	0x20000a40
 8006ce8:	20000a54 	.word	0x20000a54
 8006cec:	20000a6c 	.word	0x20000a6c
 8006cf0:	20000a38 	.word	0x20000a38
 8006cf4:	20000a3c 	.word	0x20000a3c

08006cf8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b082      	sub	sp, #8
 8006cfc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006cfe:	e019      	b.n	8006d34 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006d00:	f000 fbd2 	bl	80074a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d04:	4b10      	ldr	r3, [pc, #64]	@ (8006d48 <prvCheckTasksWaitingTermination+0x50>)
 8006d06:	68db      	ldr	r3, [r3, #12]
 8006d08:	68db      	ldr	r3, [r3, #12]
 8006d0a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	3304      	adds	r3, #4
 8006d10:	4618      	mov	r0, r3
 8006d12:	f7fe fc93 	bl	800563c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006d16:	4b0d      	ldr	r3, [pc, #52]	@ (8006d4c <prvCheckTasksWaitingTermination+0x54>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	3b01      	subs	r3, #1
 8006d1c:	4a0b      	ldr	r2, [pc, #44]	@ (8006d4c <prvCheckTasksWaitingTermination+0x54>)
 8006d1e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006d20:	4b0b      	ldr	r3, [pc, #44]	@ (8006d50 <prvCheckTasksWaitingTermination+0x58>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	3b01      	subs	r3, #1
 8006d26:	4a0a      	ldr	r2, [pc, #40]	@ (8006d50 <prvCheckTasksWaitingTermination+0x58>)
 8006d28:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006d2a:	f000 fbef 	bl	800750c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	f000 f810 	bl	8006d54 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d34:	4b06      	ldr	r3, [pc, #24]	@ (8006d50 <prvCheckTasksWaitingTermination+0x58>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d1e1      	bne.n	8006d00 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006d3c:	bf00      	nop
 8006d3e:	bf00      	nop
 8006d40:	3708      	adds	r7, #8
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}
 8006d46:	bf00      	nop
 8006d48:	20000a54 	.word	0x20000a54
 8006d4c:	20000a80 	.word	0x20000a80
 8006d50:	20000a68 	.word	0x20000a68

08006d54 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d108      	bne.n	8006d78 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	f000 fd8c 	bl	8007888 <vPortFree>
				vPortFree( pxTCB );
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f000 fd89 	bl	8007888 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006d76:	e019      	b.n	8006dac <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006d7e:	2b01      	cmp	r3, #1
 8006d80:	d103      	bne.n	8006d8a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006d82:	6878      	ldr	r0, [r7, #4]
 8006d84:	f000 fd80 	bl	8007888 <vPortFree>
	}
 8006d88:	e010      	b.n	8006dac <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006d90:	2b02      	cmp	r3, #2
 8006d92:	d00b      	beq.n	8006dac <prvDeleteTCB+0x58>
	__asm volatile
 8006d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d98:	f383 8811 	msr	BASEPRI, r3
 8006d9c:	f3bf 8f6f 	isb	sy
 8006da0:	f3bf 8f4f 	dsb	sy
 8006da4:	60fb      	str	r3, [r7, #12]
}
 8006da6:	bf00      	nop
 8006da8:	bf00      	nop
 8006daa:	e7fd      	b.n	8006da8 <prvDeleteTCB+0x54>
	}
 8006dac:	bf00      	nop
 8006dae:	3710      	adds	r7, #16
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}

08006db4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006db4:	b480      	push	{r7}
 8006db6:	b083      	sub	sp, #12
 8006db8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006dba:	4b0c      	ldr	r3, [pc, #48]	@ (8006dec <prvResetNextTaskUnblockTime+0x38>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d104      	bne.n	8006dce <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006dc4:	4b0a      	ldr	r3, [pc, #40]	@ (8006df0 <prvResetNextTaskUnblockTime+0x3c>)
 8006dc6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006dca:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006dcc:	e008      	b.n	8006de0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dce:	4b07      	ldr	r3, [pc, #28]	@ (8006dec <prvResetNextTaskUnblockTime+0x38>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	68db      	ldr	r3, [r3, #12]
 8006dd4:	68db      	ldr	r3, [r3, #12]
 8006dd6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	685b      	ldr	r3, [r3, #4]
 8006ddc:	4a04      	ldr	r2, [pc, #16]	@ (8006df0 <prvResetNextTaskUnblockTime+0x3c>)
 8006dde:	6013      	str	r3, [r2, #0]
}
 8006de0:	bf00      	nop
 8006de2:	370c      	adds	r7, #12
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr
 8006dec:	20000a38 	.word	0x20000a38
 8006df0:	20000aa0 	.word	0x20000aa0

08006df4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006df4:	b480      	push	{r7}
 8006df6:	b083      	sub	sp, #12
 8006df8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8006e28 <xTaskGetSchedulerState+0x34>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d102      	bne.n	8006e08 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006e02:	2301      	movs	r3, #1
 8006e04:	607b      	str	r3, [r7, #4]
 8006e06:	e008      	b.n	8006e1a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e08:	4b08      	ldr	r3, [pc, #32]	@ (8006e2c <xTaskGetSchedulerState+0x38>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d102      	bne.n	8006e16 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006e10:	2302      	movs	r3, #2
 8006e12:	607b      	str	r3, [r7, #4]
 8006e14:	e001      	b.n	8006e1a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006e16:	2300      	movs	r3, #0
 8006e18:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006e1a:	687b      	ldr	r3, [r7, #4]
	}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	370c      	adds	r7, #12
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr
 8006e28:	20000a8c 	.word	0x20000a8c
 8006e2c:	20000aa8 	.word	0x20000aa8

08006e30 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b084      	sub	sp, #16
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d05e      	beq.n	8006f04 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e4a:	4b31      	ldr	r3, [pc, #196]	@ (8006f10 <xTaskPriorityInherit+0xe0>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e50:	429a      	cmp	r2, r3
 8006e52:	d24e      	bcs.n	8006ef2 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	699b      	ldr	r3, [r3, #24]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	db06      	blt.n	8006e6a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e5c:	4b2c      	ldr	r3, [pc, #176]	@ (8006f10 <xTaskPriorityInherit+0xe0>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e62:	f1c3 0207 	rsb	r2, r3, #7
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	6959      	ldr	r1, [r3, #20]
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e72:	4613      	mov	r3, r2
 8006e74:	009b      	lsls	r3, r3, #2
 8006e76:	4413      	add	r3, r2
 8006e78:	009b      	lsls	r3, r3, #2
 8006e7a:	4a26      	ldr	r2, [pc, #152]	@ (8006f14 <xTaskPriorityInherit+0xe4>)
 8006e7c:	4413      	add	r3, r2
 8006e7e:	4299      	cmp	r1, r3
 8006e80:	d12f      	bne.n	8006ee2 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	3304      	adds	r3, #4
 8006e86:	4618      	mov	r0, r3
 8006e88:	f7fe fbd8 	bl	800563c <uxListRemove>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d10a      	bne.n	8006ea8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e96:	2201      	movs	r2, #1
 8006e98:	fa02 f303 	lsl.w	r3, r2, r3
 8006e9c:	43da      	mvns	r2, r3
 8006e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8006f18 <xTaskPriorityInherit+0xe8>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4013      	ands	r3, r2
 8006ea4:	4a1c      	ldr	r2, [pc, #112]	@ (8006f18 <xTaskPriorityInherit+0xe8>)
 8006ea6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006ea8:	4b19      	ldr	r3, [pc, #100]	@ (8006f10 <xTaskPriorityInherit+0xe0>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	409a      	lsls	r2, r3
 8006eba:	4b17      	ldr	r3, [pc, #92]	@ (8006f18 <xTaskPriorityInherit+0xe8>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	4a15      	ldr	r2, [pc, #84]	@ (8006f18 <xTaskPriorityInherit+0xe8>)
 8006ec2:	6013      	str	r3, [r2, #0]
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ec8:	4613      	mov	r3, r2
 8006eca:	009b      	lsls	r3, r3, #2
 8006ecc:	4413      	add	r3, r2
 8006ece:	009b      	lsls	r3, r3, #2
 8006ed0:	4a10      	ldr	r2, [pc, #64]	@ (8006f14 <xTaskPriorityInherit+0xe4>)
 8006ed2:	441a      	add	r2, r3
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	3304      	adds	r3, #4
 8006ed8:	4619      	mov	r1, r3
 8006eda:	4610      	mov	r0, r2
 8006edc:	f7fe fb51 	bl	8005582 <vListInsertEnd>
 8006ee0:	e004      	b.n	8006eec <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8006f10 <xTaskPriorityInherit+0xe0>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006eec:	2301      	movs	r3, #1
 8006eee:	60fb      	str	r3, [r7, #12]
 8006ef0:	e008      	b.n	8006f04 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006ef6:	4b06      	ldr	r3, [pc, #24]	@ (8006f10 <xTaskPriorityInherit+0xe0>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006efc:	429a      	cmp	r2, r3
 8006efe:	d201      	bcs.n	8006f04 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006f00:	2301      	movs	r3, #1
 8006f02:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006f04:	68fb      	ldr	r3, [r7, #12]
	}
 8006f06:	4618      	mov	r0, r3
 8006f08:	3710      	adds	r7, #16
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bd80      	pop	{r7, pc}
 8006f0e:	bf00      	nop
 8006f10:	20000980 	.word	0x20000980
 8006f14:	20000984 	.word	0x20000984
 8006f18:	20000a88 	.word	0x20000a88

08006f1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b086      	sub	sp, #24
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d070      	beq.n	8007014 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006f32:	4b3b      	ldr	r3, [pc, #236]	@ (8007020 <xTaskPriorityDisinherit+0x104>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	693a      	ldr	r2, [r7, #16]
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d00b      	beq.n	8006f54 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f40:	f383 8811 	msr	BASEPRI, r3
 8006f44:	f3bf 8f6f 	isb	sy
 8006f48:	f3bf 8f4f 	dsb	sy
 8006f4c:	60fb      	str	r3, [r7, #12]
}
 8006f4e:	bf00      	nop
 8006f50:	bf00      	nop
 8006f52:	e7fd      	b.n	8006f50 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d10b      	bne.n	8006f74 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f60:	f383 8811 	msr	BASEPRI, r3
 8006f64:	f3bf 8f6f 	isb	sy
 8006f68:	f3bf 8f4f 	dsb	sy
 8006f6c:	60bb      	str	r3, [r7, #8]
}
 8006f6e:	bf00      	nop
 8006f70:	bf00      	nop
 8006f72:	e7fd      	b.n	8006f70 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f78:	1e5a      	subs	r2, r3, #1
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d044      	beq.n	8007014 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d140      	bne.n	8007014 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	3304      	adds	r3, #4
 8006f96:	4618      	mov	r0, r3
 8006f98:	f7fe fb50 	bl	800563c <uxListRemove>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d115      	bne.n	8006fce <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fa6:	491f      	ldr	r1, [pc, #124]	@ (8007024 <xTaskPriorityDisinherit+0x108>)
 8006fa8:	4613      	mov	r3, r2
 8006faa:	009b      	lsls	r3, r3, #2
 8006fac:	4413      	add	r3, r2
 8006fae:	009b      	lsls	r3, r3, #2
 8006fb0:	440b      	add	r3, r1
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d10a      	bne.n	8006fce <xTaskPriorityDisinherit+0xb2>
 8006fb8:	693b      	ldr	r3, [r7, #16]
 8006fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fbc:	2201      	movs	r2, #1
 8006fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8006fc2:	43da      	mvns	r2, r3
 8006fc4:	4b18      	ldr	r3, [pc, #96]	@ (8007028 <xTaskPriorityDisinherit+0x10c>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4013      	ands	r3, r2
 8006fca:	4a17      	ldr	r2, [pc, #92]	@ (8007028 <xTaskPriorityDisinherit+0x10c>)
 8006fcc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fda:	f1c3 0207 	rsb	r2, r3, #7
 8006fde:	693b      	ldr	r3, [r7, #16]
 8006fe0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	409a      	lsls	r2, r3
 8006fea:	4b0f      	ldr	r3, [pc, #60]	@ (8007028 <xTaskPriorityDisinherit+0x10c>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	4a0d      	ldr	r2, [pc, #52]	@ (8007028 <xTaskPriorityDisinherit+0x10c>)
 8006ff2:	6013      	str	r3, [r2, #0]
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ff8:	4613      	mov	r3, r2
 8006ffa:	009b      	lsls	r3, r3, #2
 8006ffc:	4413      	add	r3, r2
 8006ffe:	009b      	lsls	r3, r3, #2
 8007000:	4a08      	ldr	r2, [pc, #32]	@ (8007024 <xTaskPriorityDisinherit+0x108>)
 8007002:	441a      	add	r2, r3
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	3304      	adds	r3, #4
 8007008:	4619      	mov	r1, r3
 800700a:	4610      	mov	r0, r2
 800700c:	f7fe fab9 	bl	8005582 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007010:	2301      	movs	r3, #1
 8007012:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007014:	697b      	ldr	r3, [r7, #20]
	}
 8007016:	4618      	mov	r0, r3
 8007018:	3718      	adds	r7, #24
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
 800701e:	bf00      	nop
 8007020:	20000980 	.word	0x20000980
 8007024:	20000984 	.word	0x20000984
 8007028:	20000a88 	.word	0x20000a88

0800702c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800702c:	b580      	push	{r7, lr}
 800702e:	b088      	sub	sp, #32
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
 8007034:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800703a:	2301      	movs	r3, #1
 800703c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d079      	beq.n	8007138 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007044:	69bb      	ldr	r3, [r7, #24]
 8007046:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007048:	2b00      	cmp	r3, #0
 800704a:	d10b      	bne.n	8007064 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800704c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007050:	f383 8811 	msr	BASEPRI, r3
 8007054:	f3bf 8f6f 	isb	sy
 8007058:	f3bf 8f4f 	dsb	sy
 800705c:	60fb      	str	r3, [r7, #12]
}
 800705e:	bf00      	nop
 8007060:	bf00      	nop
 8007062:	e7fd      	b.n	8007060 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007064:	69bb      	ldr	r3, [r7, #24]
 8007066:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007068:	683a      	ldr	r2, [r7, #0]
 800706a:	429a      	cmp	r2, r3
 800706c:	d902      	bls.n	8007074 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	61fb      	str	r3, [r7, #28]
 8007072:	e002      	b.n	800707a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007074:	69bb      	ldr	r3, [r7, #24]
 8007076:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007078:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800707a:	69bb      	ldr	r3, [r7, #24]
 800707c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800707e:	69fa      	ldr	r2, [r7, #28]
 8007080:	429a      	cmp	r2, r3
 8007082:	d059      	beq.n	8007138 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007084:	69bb      	ldr	r3, [r7, #24]
 8007086:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007088:	697a      	ldr	r2, [r7, #20]
 800708a:	429a      	cmp	r2, r3
 800708c:	d154      	bne.n	8007138 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800708e:	4b2c      	ldr	r3, [pc, #176]	@ (8007140 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	69ba      	ldr	r2, [r7, #24]
 8007094:	429a      	cmp	r2, r3
 8007096:	d10b      	bne.n	80070b0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007098:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800709c:	f383 8811 	msr	BASEPRI, r3
 80070a0:	f3bf 8f6f 	isb	sy
 80070a4:	f3bf 8f4f 	dsb	sy
 80070a8:	60bb      	str	r3, [r7, #8]
}
 80070aa:	bf00      	nop
 80070ac:	bf00      	nop
 80070ae:	e7fd      	b.n	80070ac <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80070b0:	69bb      	ldr	r3, [r7, #24]
 80070b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070b4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80070b6:	69bb      	ldr	r3, [r7, #24]
 80070b8:	69fa      	ldr	r2, [r7, #28]
 80070ba:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80070bc:	69bb      	ldr	r3, [r7, #24]
 80070be:	699b      	ldr	r3, [r3, #24]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	db04      	blt.n	80070ce <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070c4:	69fb      	ldr	r3, [r7, #28]
 80070c6:	f1c3 0207 	rsb	r2, r3, #7
 80070ca:	69bb      	ldr	r3, [r7, #24]
 80070cc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80070ce:	69bb      	ldr	r3, [r7, #24]
 80070d0:	6959      	ldr	r1, [r3, #20]
 80070d2:	693a      	ldr	r2, [r7, #16]
 80070d4:	4613      	mov	r3, r2
 80070d6:	009b      	lsls	r3, r3, #2
 80070d8:	4413      	add	r3, r2
 80070da:	009b      	lsls	r3, r3, #2
 80070dc:	4a19      	ldr	r2, [pc, #100]	@ (8007144 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80070de:	4413      	add	r3, r2
 80070e0:	4299      	cmp	r1, r3
 80070e2:	d129      	bne.n	8007138 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80070e4:	69bb      	ldr	r3, [r7, #24]
 80070e6:	3304      	adds	r3, #4
 80070e8:	4618      	mov	r0, r3
 80070ea:	f7fe faa7 	bl	800563c <uxListRemove>
 80070ee:	4603      	mov	r3, r0
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d10a      	bne.n	800710a <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80070f4:	69bb      	ldr	r3, [r7, #24]
 80070f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070f8:	2201      	movs	r2, #1
 80070fa:	fa02 f303 	lsl.w	r3, r2, r3
 80070fe:	43da      	mvns	r2, r3
 8007100:	4b11      	ldr	r3, [pc, #68]	@ (8007148 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	4013      	ands	r3, r2
 8007106:	4a10      	ldr	r2, [pc, #64]	@ (8007148 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8007108:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800710a:	69bb      	ldr	r3, [r7, #24]
 800710c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800710e:	2201      	movs	r2, #1
 8007110:	409a      	lsls	r2, r3
 8007112:	4b0d      	ldr	r3, [pc, #52]	@ (8007148 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4313      	orrs	r3, r2
 8007118:	4a0b      	ldr	r2, [pc, #44]	@ (8007148 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800711a:	6013      	str	r3, [r2, #0]
 800711c:	69bb      	ldr	r3, [r7, #24]
 800711e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007120:	4613      	mov	r3, r2
 8007122:	009b      	lsls	r3, r3, #2
 8007124:	4413      	add	r3, r2
 8007126:	009b      	lsls	r3, r3, #2
 8007128:	4a06      	ldr	r2, [pc, #24]	@ (8007144 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800712a:	441a      	add	r2, r3
 800712c:	69bb      	ldr	r3, [r7, #24]
 800712e:	3304      	adds	r3, #4
 8007130:	4619      	mov	r1, r3
 8007132:	4610      	mov	r0, r2
 8007134:	f7fe fa25 	bl	8005582 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007138:	bf00      	nop
 800713a:	3720      	adds	r7, #32
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}
 8007140:	20000980 	.word	0x20000980
 8007144:	20000984 	.word	0x20000984
 8007148:	20000a88 	.word	0x20000a88

0800714c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800714c:	b480      	push	{r7}
 800714e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007150:	4b07      	ldr	r3, [pc, #28]	@ (8007170 <pvTaskIncrementMutexHeldCount+0x24>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d004      	beq.n	8007162 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007158:	4b05      	ldr	r3, [pc, #20]	@ (8007170 <pvTaskIncrementMutexHeldCount+0x24>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800715e:	3201      	adds	r2, #1
 8007160:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8007162:	4b03      	ldr	r3, [pc, #12]	@ (8007170 <pvTaskIncrementMutexHeldCount+0x24>)
 8007164:	681b      	ldr	r3, [r3, #0]
	}
 8007166:	4618      	mov	r0, r3
 8007168:	46bd      	mov	sp, r7
 800716a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716e:	4770      	bx	lr
 8007170:	20000980 	.word	0x20000980

08007174 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b084      	sub	sp, #16
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
 800717c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800717e:	4b29      	ldr	r3, [pc, #164]	@ (8007224 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007184:	4b28      	ldr	r3, [pc, #160]	@ (8007228 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	3304      	adds	r3, #4
 800718a:	4618      	mov	r0, r3
 800718c:	f7fe fa56 	bl	800563c <uxListRemove>
 8007190:	4603      	mov	r3, r0
 8007192:	2b00      	cmp	r3, #0
 8007194:	d10b      	bne.n	80071ae <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007196:	4b24      	ldr	r3, [pc, #144]	@ (8007228 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800719c:	2201      	movs	r2, #1
 800719e:	fa02 f303 	lsl.w	r3, r2, r3
 80071a2:	43da      	mvns	r2, r3
 80071a4:	4b21      	ldr	r3, [pc, #132]	@ (800722c <prvAddCurrentTaskToDelayedList+0xb8>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4013      	ands	r3, r2
 80071aa:	4a20      	ldr	r2, [pc, #128]	@ (800722c <prvAddCurrentTaskToDelayedList+0xb8>)
 80071ac:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80071b4:	d10a      	bne.n	80071cc <prvAddCurrentTaskToDelayedList+0x58>
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d007      	beq.n	80071cc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80071bc:	4b1a      	ldr	r3, [pc, #104]	@ (8007228 <prvAddCurrentTaskToDelayedList+0xb4>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	3304      	adds	r3, #4
 80071c2:	4619      	mov	r1, r3
 80071c4:	481a      	ldr	r0, [pc, #104]	@ (8007230 <prvAddCurrentTaskToDelayedList+0xbc>)
 80071c6:	f7fe f9dc 	bl	8005582 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80071ca:	e026      	b.n	800721a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80071cc:	68fa      	ldr	r2, [r7, #12]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	4413      	add	r3, r2
 80071d2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80071d4:	4b14      	ldr	r3, [pc, #80]	@ (8007228 <prvAddCurrentTaskToDelayedList+0xb4>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	68ba      	ldr	r2, [r7, #8]
 80071da:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80071dc:	68ba      	ldr	r2, [r7, #8]
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	429a      	cmp	r2, r3
 80071e2:	d209      	bcs.n	80071f8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80071e4:	4b13      	ldr	r3, [pc, #76]	@ (8007234 <prvAddCurrentTaskToDelayedList+0xc0>)
 80071e6:	681a      	ldr	r2, [r3, #0]
 80071e8:	4b0f      	ldr	r3, [pc, #60]	@ (8007228 <prvAddCurrentTaskToDelayedList+0xb4>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	3304      	adds	r3, #4
 80071ee:	4619      	mov	r1, r3
 80071f0:	4610      	mov	r0, r2
 80071f2:	f7fe f9ea 	bl	80055ca <vListInsert>
}
 80071f6:	e010      	b.n	800721a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80071f8:	4b0f      	ldr	r3, [pc, #60]	@ (8007238 <prvAddCurrentTaskToDelayedList+0xc4>)
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	4b0a      	ldr	r3, [pc, #40]	@ (8007228 <prvAddCurrentTaskToDelayedList+0xb4>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	3304      	adds	r3, #4
 8007202:	4619      	mov	r1, r3
 8007204:	4610      	mov	r0, r2
 8007206:	f7fe f9e0 	bl	80055ca <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800720a:	4b0c      	ldr	r3, [pc, #48]	@ (800723c <prvAddCurrentTaskToDelayedList+0xc8>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	68ba      	ldr	r2, [r7, #8]
 8007210:	429a      	cmp	r2, r3
 8007212:	d202      	bcs.n	800721a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007214:	4a09      	ldr	r2, [pc, #36]	@ (800723c <prvAddCurrentTaskToDelayedList+0xc8>)
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	6013      	str	r3, [r2, #0]
}
 800721a:	bf00      	nop
 800721c:	3710      	adds	r7, #16
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
 8007222:	bf00      	nop
 8007224:	20000a84 	.word	0x20000a84
 8007228:	20000980 	.word	0x20000980
 800722c:	20000a88 	.word	0x20000a88
 8007230:	20000a6c 	.word	0x20000a6c
 8007234:	20000a3c 	.word	0x20000a3c
 8007238:	20000a38 	.word	0x20000a38
 800723c:	20000aa0 	.word	0x20000aa0

08007240 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007240:	b480      	push	{r7}
 8007242:	b085      	sub	sp, #20
 8007244:	af00      	add	r7, sp, #0
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	60b9      	str	r1, [r7, #8]
 800724a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	3b04      	subs	r3, #4
 8007250:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007258:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	3b04      	subs	r3, #4
 800725e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	f023 0201 	bic.w	r2, r3, #1
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	3b04      	subs	r3, #4
 800726e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007270:	4a0c      	ldr	r2, [pc, #48]	@ (80072a4 <pxPortInitialiseStack+0x64>)
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	3b14      	subs	r3, #20
 800727a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800727c:	687a      	ldr	r2, [r7, #4]
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	3b04      	subs	r3, #4
 8007286:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f06f 0202 	mvn.w	r2, #2
 800728e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	3b20      	subs	r3, #32
 8007294:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007296:	68fb      	ldr	r3, [r7, #12]
}
 8007298:	4618      	mov	r0, r3
 800729a:	3714      	adds	r7, #20
 800729c:	46bd      	mov	sp, r7
 800729e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a2:	4770      	bx	lr
 80072a4:	080072a9 	.word	0x080072a9

080072a8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80072a8:	b480      	push	{r7}
 80072aa:	b085      	sub	sp, #20
 80072ac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80072ae:	2300      	movs	r3, #0
 80072b0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80072b2:	4b13      	ldr	r3, [pc, #76]	@ (8007300 <prvTaskExitError+0x58>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80072ba:	d00b      	beq.n	80072d4 <prvTaskExitError+0x2c>
	__asm volatile
 80072bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072c0:	f383 8811 	msr	BASEPRI, r3
 80072c4:	f3bf 8f6f 	isb	sy
 80072c8:	f3bf 8f4f 	dsb	sy
 80072cc:	60fb      	str	r3, [r7, #12]
}
 80072ce:	bf00      	nop
 80072d0:	bf00      	nop
 80072d2:	e7fd      	b.n	80072d0 <prvTaskExitError+0x28>
	__asm volatile
 80072d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072d8:	f383 8811 	msr	BASEPRI, r3
 80072dc:	f3bf 8f6f 	isb	sy
 80072e0:	f3bf 8f4f 	dsb	sy
 80072e4:	60bb      	str	r3, [r7, #8]
}
 80072e6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80072e8:	bf00      	nop
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d0fc      	beq.n	80072ea <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80072f0:	bf00      	nop
 80072f2:	bf00      	nop
 80072f4:	3714      	adds	r7, #20
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	2000000c 	.word	0x2000000c
	...

08007310 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007310:	4b07      	ldr	r3, [pc, #28]	@ (8007330 <pxCurrentTCBConst2>)
 8007312:	6819      	ldr	r1, [r3, #0]
 8007314:	6808      	ldr	r0, [r1, #0]
 8007316:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800731a:	f380 8809 	msr	PSP, r0
 800731e:	f3bf 8f6f 	isb	sy
 8007322:	f04f 0000 	mov.w	r0, #0
 8007326:	f380 8811 	msr	BASEPRI, r0
 800732a:	4770      	bx	lr
 800732c:	f3af 8000 	nop.w

08007330 <pxCurrentTCBConst2>:
 8007330:	20000980 	.word	0x20000980
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007334:	bf00      	nop
 8007336:	bf00      	nop

08007338 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007338:	4808      	ldr	r0, [pc, #32]	@ (800735c <prvPortStartFirstTask+0x24>)
 800733a:	6800      	ldr	r0, [r0, #0]
 800733c:	6800      	ldr	r0, [r0, #0]
 800733e:	f380 8808 	msr	MSP, r0
 8007342:	f04f 0000 	mov.w	r0, #0
 8007346:	f380 8814 	msr	CONTROL, r0
 800734a:	b662      	cpsie	i
 800734c:	b661      	cpsie	f
 800734e:	f3bf 8f4f 	dsb	sy
 8007352:	f3bf 8f6f 	isb	sy
 8007356:	df00      	svc	0
 8007358:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800735a:	bf00      	nop
 800735c:	e000ed08 	.word	0xe000ed08

08007360 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b086      	sub	sp, #24
 8007364:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007366:	4b47      	ldr	r3, [pc, #284]	@ (8007484 <xPortStartScheduler+0x124>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a47      	ldr	r2, [pc, #284]	@ (8007488 <xPortStartScheduler+0x128>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d10b      	bne.n	8007388 <xPortStartScheduler+0x28>
	__asm volatile
 8007370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007374:	f383 8811 	msr	BASEPRI, r3
 8007378:	f3bf 8f6f 	isb	sy
 800737c:	f3bf 8f4f 	dsb	sy
 8007380:	60fb      	str	r3, [r7, #12]
}
 8007382:	bf00      	nop
 8007384:	bf00      	nop
 8007386:	e7fd      	b.n	8007384 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007388:	4b3e      	ldr	r3, [pc, #248]	@ (8007484 <xPortStartScheduler+0x124>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a3f      	ldr	r2, [pc, #252]	@ (800748c <xPortStartScheduler+0x12c>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d10b      	bne.n	80073aa <xPortStartScheduler+0x4a>
	__asm volatile
 8007392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007396:	f383 8811 	msr	BASEPRI, r3
 800739a:	f3bf 8f6f 	isb	sy
 800739e:	f3bf 8f4f 	dsb	sy
 80073a2:	613b      	str	r3, [r7, #16]
}
 80073a4:	bf00      	nop
 80073a6:	bf00      	nop
 80073a8:	e7fd      	b.n	80073a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80073aa:	4b39      	ldr	r3, [pc, #228]	@ (8007490 <xPortStartScheduler+0x130>)
 80073ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	781b      	ldrb	r3, [r3, #0]
 80073b2:	b2db      	uxtb	r3, r3
 80073b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	22ff      	movs	r2, #255	@ 0xff
 80073ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	781b      	ldrb	r3, [r3, #0]
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80073c4:	78fb      	ldrb	r3, [r7, #3]
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80073cc:	b2da      	uxtb	r2, r3
 80073ce:	4b31      	ldr	r3, [pc, #196]	@ (8007494 <xPortStartScheduler+0x134>)
 80073d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80073d2:	4b31      	ldr	r3, [pc, #196]	@ (8007498 <xPortStartScheduler+0x138>)
 80073d4:	2207      	movs	r2, #7
 80073d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80073d8:	e009      	b.n	80073ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80073da:	4b2f      	ldr	r3, [pc, #188]	@ (8007498 <xPortStartScheduler+0x138>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	3b01      	subs	r3, #1
 80073e0:	4a2d      	ldr	r2, [pc, #180]	@ (8007498 <xPortStartScheduler+0x138>)
 80073e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80073e4:	78fb      	ldrb	r3, [r7, #3]
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	005b      	lsls	r3, r3, #1
 80073ea:	b2db      	uxtb	r3, r3
 80073ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80073ee:	78fb      	ldrb	r3, [r7, #3]
 80073f0:	b2db      	uxtb	r3, r3
 80073f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073f6:	2b80      	cmp	r3, #128	@ 0x80
 80073f8:	d0ef      	beq.n	80073da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80073fa:	4b27      	ldr	r3, [pc, #156]	@ (8007498 <xPortStartScheduler+0x138>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f1c3 0307 	rsb	r3, r3, #7
 8007402:	2b04      	cmp	r3, #4
 8007404:	d00b      	beq.n	800741e <xPortStartScheduler+0xbe>
	__asm volatile
 8007406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800740a:	f383 8811 	msr	BASEPRI, r3
 800740e:	f3bf 8f6f 	isb	sy
 8007412:	f3bf 8f4f 	dsb	sy
 8007416:	60bb      	str	r3, [r7, #8]
}
 8007418:	bf00      	nop
 800741a:	bf00      	nop
 800741c:	e7fd      	b.n	800741a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800741e:	4b1e      	ldr	r3, [pc, #120]	@ (8007498 <xPortStartScheduler+0x138>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	021b      	lsls	r3, r3, #8
 8007424:	4a1c      	ldr	r2, [pc, #112]	@ (8007498 <xPortStartScheduler+0x138>)
 8007426:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007428:	4b1b      	ldr	r3, [pc, #108]	@ (8007498 <xPortStartScheduler+0x138>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007430:	4a19      	ldr	r2, [pc, #100]	@ (8007498 <xPortStartScheduler+0x138>)
 8007432:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	b2da      	uxtb	r2, r3
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800743c:	4b17      	ldr	r3, [pc, #92]	@ (800749c <xPortStartScheduler+0x13c>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a16      	ldr	r2, [pc, #88]	@ (800749c <xPortStartScheduler+0x13c>)
 8007442:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007446:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007448:	4b14      	ldr	r3, [pc, #80]	@ (800749c <xPortStartScheduler+0x13c>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4a13      	ldr	r2, [pc, #76]	@ (800749c <xPortStartScheduler+0x13c>)
 800744e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007452:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007454:	f000 f8da 	bl	800760c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007458:	4b11      	ldr	r3, [pc, #68]	@ (80074a0 <xPortStartScheduler+0x140>)
 800745a:	2200      	movs	r2, #0
 800745c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800745e:	f000 f8f9 	bl	8007654 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007462:	4b10      	ldr	r3, [pc, #64]	@ (80074a4 <xPortStartScheduler+0x144>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a0f      	ldr	r2, [pc, #60]	@ (80074a4 <xPortStartScheduler+0x144>)
 8007468:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800746c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800746e:	f7ff ff63 	bl	8007338 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007472:	f7ff fa7d 	bl	8006970 <vTaskSwitchContext>
	prvTaskExitError();
 8007476:	f7ff ff17 	bl	80072a8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800747a:	2300      	movs	r3, #0
}
 800747c:	4618      	mov	r0, r3
 800747e:	3718      	adds	r7, #24
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}
 8007484:	e000ed00 	.word	0xe000ed00
 8007488:	410fc271 	.word	0x410fc271
 800748c:	410fc270 	.word	0x410fc270
 8007490:	e000e400 	.word	0xe000e400
 8007494:	20000aac 	.word	0x20000aac
 8007498:	20000ab0 	.word	0x20000ab0
 800749c:	e000ed20 	.word	0xe000ed20
 80074a0:	2000000c 	.word	0x2000000c
 80074a4:	e000ef34 	.word	0xe000ef34

080074a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
	__asm volatile
 80074ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074b2:	f383 8811 	msr	BASEPRI, r3
 80074b6:	f3bf 8f6f 	isb	sy
 80074ba:	f3bf 8f4f 	dsb	sy
 80074be:	607b      	str	r3, [r7, #4]
}
 80074c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80074c2:	4b10      	ldr	r3, [pc, #64]	@ (8007504 <vPortEnterCritical+0x5c>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	3301      	adds	r3, #1
 80074c8:	4a0e      	ldr	r2, [pc, #56]	@ (8007504 <vPortEnterCritical+0x5c>)
 80074ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80074cc:	4b0d      	ldr	r3, [pc, #52]	@ (8007504 <vPortEnterCritical+0x5c>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d110      	bne.n	80074f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80074d4:	4b0c      	ldr	r3, [pc, #48]	@ (8007508 <vPortEnterCritical+0x60>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	b2db      	uxtb	r3, r3
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d00b      	beq.n	80074f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80074de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074e2:	f383 8811 	msr	BASEPRI, r3
 80074e6:	f3bf 8f6f 	isb	sy
 80074ea:	f3bf 8f4f 	dsb	sy
 80074ee:	603b      	str	r3, [r7, #0]
}
 80074f0:	bf00      	nop
 80074f2:	bf00      	nop
 80074f4:	e7fd      	b.n	80074f2 <vPortEnterCritical+0x4a>
	}
}
 80074f6:	bf00      	nop
 80074f8:	370c      	adds	r7, #12
 80074fa:	46bd      	mov	sp, r7
 80074fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007500:	4770      	bx	lr
 8007502:	bf00      	nop
 8007504:	2000000c 	.word	0x2000000c
 8007508:	e000ed04 	.word	0xe000ed04

0800750c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800750c:	b480      	push	{r7}
 800750e:	b083      	sub	sp, #12
 8007510:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007512:	4b12      	ldr	r3, [pc, #72]	@ (800755c <vPortExitCritical+0x50>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d10b      	bne.n	8007532 <vPortExitCritical+0x26>
	__asm volatile
 800751a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800751e:	f383 8811 	msr	BASEPRI, r3
 8007522:	f3bf 8f6f 	isb	sy
 8007526:	f3bf 8f4f 	dsb	sy
 800752a:	607b      	str	r3, [r7, #4]
}
 800752c:	bf00      	nop
 800752e:	bf00      	nop
 8007530:	e7fd      	b.n	800752e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007532:	4b0a      	ldr	r3, [pc, #40]	@ (800755c <vPortExitCritical+0x50>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	3b01      	subs	r3, #1
 8007538:	4a08      	ldr	r2, [pc, #32]	@ (800755c <vPortExitCritical+0x50>)
 800753a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800753c:	4b07      	ldr	r3, [pc, #28]	@ (800755c <vPortExitCritical+0x50>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d105      	bne.n	8007550 <vPortExitCritical+0x44>
 8007544:	2300      	movs	r3, #0
 8007546:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	f383 8811 	msr	BASEPRI, r3
}
 800754e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007550:	bf00      	nop
 8007552:	370c      	adds	r7, #12
 8007554:	46bd      	mov	sp, r7
 8007556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755a:	4770      	bx	lr
 800755c:	2000000c 	.word	0x2000000c

08007560 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007560:	f3ef 8009 	mrs	r0, PSP
 8007564:	f3bf 8f6f 	isb	sy
 8007568:	4b15      	ldr	r3, [pc, #84]	@ (80075c0 <pxCurrentTCBConst>)
 800756a:	681a      	ldr	r2, [r3, #0]
 800756c:	f01e 0f10 	tst.w	lr, #16
 8007570:	bf08      	it	eq
 8007572:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007576:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800757a:	6010      	str	r0, [r2, #0]
 800757c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007580:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007584:	f380 8811 	msr	BASEPRI, r0
 8007588:	f3bf 8f4f 	dsb	sy
 800758c:	f3bf 8f6f 	isb	sy
 8007590:	f7ff f9ee 	bl	8006970 <vTaskSwitchContext>
 8007594:	f04f 0000 	mov.w	r0, #0
 8007598:	f380 8811 	msr	BASEPRI, r0
 800759c:	bc09      	pop	{r0, r3}
 800759e:	6819      	ldr	r1, [r3, #0]
 80075a0:	6808      	ldr	r0, [r1, #0]
 80075a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075a6:	f01e 0f10 	tst.w	lr, #16
 80075aa:	bf08      	it	eq
 80075ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80075b0:	f380 8809 	msr	PSP, r0
 80075b4:	f3bf 8f6f 	isb	sy
 80075b8:	4770      	bx	lr
 80075ba:	bf00      	nop
 80075bc:	f3af 8000 	nop.w

080075c0 <pxCurrentTCBConst>:
 80075c0:	20000980 	.word	0x20000980
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80075c4:	bf00      	nop
 80075c6:	bf00      	nop

080075c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b082      	sub	sp, #8
 80075cc:	af00      	add	r7, sp, #0
	__asm volatile
 80075ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075d2:	f383 8811 	msr	BASEPRI, r3
 80075d6:	f3bf 8f6f 	isb	sy
 80075da:	f3bf 8f4f 	dsb	sy
 80075de:	607b      	str	r3, [r7, #4]
}
 80075e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80075e2:	f7ff f90b 	bl	80067fc <xTaskIncrementTick>
 80075e6:	4603      	mov	r3, r0
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d003      	beq.n	80075f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80075ec:	4b06      	ldr	r3, [pc, #24]	@ (8007608 <xPortSysTickHandler+0x40>)
 80075ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075f2:	601a      	str	r2, [r3, #0]
 80075f4:	2300      	movs	r3, #0
 80075f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	f383 8811 	msr	BASEPRI, r3
}
 80075fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007600:	bf00      	nop
 8007602:	3708      	adds	r7, #8
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}
 8007608:	e000ed04 	.word	0xe000ed04

0800760c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800760c:	b480      	push	{r7}
 800760e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007610:	4b0b      	ldr	r3, [pc, #44]	@ (8007640 <vPortSetupTimerInterrupt+0x34>)
 8007612:	2200      	movs	r2, #0
 8007614:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007616:	4b0b      	ldr	r3, [pc, #44]	@ (8007644 <vPortSetupTimerInterrupt+0x38>)
 8007618:	2200      	movs	r2, #0
 800761a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800761c:	4b0a      	ldr	r3, [pc, #40]	@ (8007648 <vPortSetupTimerInterrupt+0x3c>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a0a      	ldr	r2, [pc, #40]	@ (800764c <vPortSetupTimerInterrupt+0x40>)
 8007622:	fba2 2303 	umull	r2, r3, r2, r3
 8007626:	099b      	lsrs	r3, r3, #6
 8007628:	4a09      	ldr	r2, [pc, #36]	@ (8007650 <vPortSetupTimerInterrupt+0x44>)
 800762a:	3b01      	subs	r3, #1
 800762c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800762e:	4b04      	ldr	r3, [pc, #16]	@ (8007640 <vPortSetupTimerInterrupt+0x34>)
 8007630:	2207      	movs	r2, #7
 8007632:	601a      	str	r2, [r3, #0]
}
 8007634:	bf00      	nop
 8007636:	46bd      	mov	sp, r7
 8007638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763c:	4770      	bx	lr
 800763e:	bf00      	nop
 8007640:	e000e010 	.word	0xe000e010
 8007644:	e000e018 	.word	0xe000e018
 8007648:	20000000 	.word	0x20000000
 800764c:	10624dd3 	.word	0x10624dd3
 8007650:	e000e014 	.word	0xe000e014

08007654 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007654:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007664 <vPortEnableVFP+0x10>
 8007658:	6801      	ldr	r1, [r0, #0]
 800765a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800765e:	6001      	str	r1, [r0, #0]
 8007660:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007662:	bf00      	nop
 8007664:	e000ed88 	.word	0xe000ed88

08007668 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007668:	b480      	push	{r7}
 800766a:	b085      	sub	sp, #20
 800766c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800766e:	f3ef 8305 	mrs	r3, IPSR
 8007672:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2b0f      	cmp	r3, #15
 8007678:	d915      	bls.n	80076a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800767a:	4a18      	ldr	r2, [pc, #96]	@ (80076dc <vPortValidateInterruptPriority+0x74>)
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	4413      	add	r3, r2
 8007680:	781b      	ldrb	r3, [r3, #0]
 8007682:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007684:	4b16      	ldr	r3, [pc, #88]	@ (80076e0 <vPortValidateInterruptPriority+0x78>)
 8007686:	781b      	ldrb	r3, [r3, #0]
 8007688:	7afa      	ldrb	r2, [r7, #11]
 800768a:	429a      	cmp	r2, r3
 800768c:	d20b      	bcs.n	80076a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800768e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007692:	f383 8811 	msr	BASEPRI, r3
 8007696:	f3bf 8f6f 	isb	sy
 800769a:	f3bf 8f4f 	dsb	sy
 800769e:	607b      	str	r3, [r7, #4]
}
 80076a0:	bf00      	nop
 80076a2:	bf00      	nop
 80076a4:	e7fd      	b.n	80076a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80076a6:	4b0f      	ldr	r3, [pc, #60]	@ (80076e4 <vPortValidateInterruptPriority+0x7c>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80076ae:	4b0e      	ldr	r3, [pc, #56]	@ (80076e8 <vPortValidateInterruptPriority+0x80>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	429a      	cmp	r2, r3
 80076b4:	d90b      	bls.n	80076ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80076b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ba:	f383 8811 	msr	BASEPRI, r3
 80076be:	f3bf 8f6f 	isb	sy
 80076c2:	f3bf 8f4f 	dsb	sy
 80076c6:	603b      	str	r3, [r7, #0]
}
 80076c8:	bf00      	nop
 80076ca:	bf00      	nop
 80076cc:	e7fd      	b.n	80076ca <vPortValidateInterruptPriority+0x62>
	}
 80076ce:	bf00      	nop
 80076d0:	3714      	adds	r7, #20
 80076d2:	46bd      	mov	sp, r7
 80076d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d8:	4770      	bx	lr
 80076da:	bf00      	nop
 80076dc:	e000e3f0 	.word	0xe000e3f0
 80076e0:	20000aac 	.word	0x20000aac
 80076e4:	e000ed0c 	.word	0xe000ed0c
 80076e8:	20000ab0 	.word	0x20000ab0

080076ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b08a      	sub	sp, #40	@ 0x28
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80076f4:	2300      	movs	r3, #0
 80076f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80076f8:	f7fe ffd4 	bl	80066a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80076fc:	4b5c      	ldr	r3, [pc, #368]	@ (8007870 <pvPortMalloc+0x184>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d101      	bne.n	8007708 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007704:	f000 f924 	bl	8007950 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007708:	4b5a      	ldr	r3, [pc, #360]	@ (8007874 <pvPortMalloc+0x188>)
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	4013      	ands	r3, r2
 8007710:	2b00      	cmp	r3, #0
 8007712:	f040 8095 	bne.w	8007840 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d01e      	beq.n	800775a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800771c:	2208      	movs	r2, #8
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	4413      	add	r3, r2
 8007722:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f003 0307 	and.w	r3, r3, #7
 800772a:	2b00      	cmp	r3, #0
 800772c:	d015      	beq.n	800775a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f023 0307 	bic.w	r3, r3, #7
 8007734:	3308      	adds	r3, #8
 8007736:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f003 0307 	and.w	r3, r3, #7
 800773e:	2b00      	cmp	r3, #0
 8007740:	d00b      	beq.n	800775a <pvPortMalloc+0x6e>
	__asm volatile
 8007742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007746:	f383 8811 	msr	BASEPRI, r3
 800774a:	f3bf 8f6f 	isb	sy
 800774e:	f3bf 8f4f 	dsb	sy
 8007752:	617b      	str	r3, [r7, #20]
}
 8007754:	bf00      	nop
 8007756:	bf00      	nop
 8007758:	e7fd      	b.n	8007756 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d06f      	beq.n	8007840 <pvPortMalloc+0x154>
 8007760:	4b45      	ldr	r3, [pc, #276]	@ (8007878 <pvPortMalloc+0x18c>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	687a      	ldr	r2, [r7, #4]
 8007766:	429a      	cmp	r2, r3
 8007768:	d86a      	bhi.n	8007840 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800776a:	4b44      	ldr	r3, [pc, #272]	@ (800787c <pvPortMalloc+0x190>)
 800776c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800776e:	4b43      	ldr	r3, [pc, #268]	@ (800787c <pvPortMalloc+0x190>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007774:	e004      	b.n	8007780 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007778:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800777a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007782:	685b      	ldr	r3, [r3, #4]
 8007784:	687a      	ldr	r2, [r7, #4]
 8007786:	429a      	cmp	r2, r3
 8007788:	d903      	bls.n	8007792 <pvPortMalloc+0xa6>
 800778a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d1f1      	bne.n	8007776 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007792:	4b37      	ldr	r3, [pc, #220]	@ (8007870 <pvPortMalloc+0x184>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007798:	429a      	cmp	r2, r3
 800779a:	d051      	beq.n	8007840 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800779c:	6a3b      	ldr	r3, [r7, #32]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	2208      	movs	r2, #8
 80077a2:	4413      	add	r3, r2
 80077a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80077a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a8:	681a      	ldr	r2, [r3, #0]
 80077aa:	6a3b      	ldr	r3, [r7, #32]
 80077ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80077ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077b0:	685a      	ldr	r2, [r3, #4]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	1ad2      	subs	r2, r2, r3
 80077b6:	2308      	movs	r3, #8
 80077b8:	005b      	lsls	r3, r3, #1
 80077ba:	429a      	cmp	r2, r3
 80077bc:	d920      	bls.n	8007800 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80077be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	4413      	add	r3, r2
 80077c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80077c6:	69bb      	ldr	r3, [r7, #24]
 80077c8:	f003 0307 	and.w	r3, r3, #7
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d00b      	beq.n	80077e8 <pvPortMalloc+0xfc>
	__asm volatile
 80077d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077d4:	f383 8811 	msr	BASEPRI, r3
 80077d8:	f3bf 8f6f 	isb	sy
 80077dc:	f3bf 8f4f 	dsb	sy
 80077e0:	613b      	str	r3, [r7, #16]
}
 80077e2:	bf00      	nop
 80077e4:	bf00      	nop
 80077e6:	e7fd      	b.n	80077e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80077e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ea:	685a      	ldr	r2, [r3, #4]
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	1ad2      	subs	r2, r2, r3
 80077f0:	69bb      	ldr	r3, [r7, #24]
 80077f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80077f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f6:	687a      	ldr	r2, [r7, #4]
 80077f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80077fa:	69b8      	ldr	r0, [r7, #24]
 80077fc:	f000 f90a 	bl	8007a14 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007800:	4b1d      	ldr	r3, [pc, #116]	@ (8007878 <pvPortMalloc+0x18c>)
 8007802:	681a      	ldr	r2, [r3, #0]
 8007804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	1ad3      	subs	r3, r2, r3
 800780a:	4a1b      	ldr	r2, [pc, #108]	@ (8007878 <pvPortMalloc+0x18c>)
 800780c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800780e:	4b1a      	ldr	r3, [pc, #104]	@ (8007878 <pvPortMalloc+0x18c>)
 8007810:	681a      	ldr	r2, [r3, #0]
 8007812:	4b1b      	ldr	r3, [pc, #108]	@ (8007880 <pvPortMalloc+0x194>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	429a      	cmp	r2, r3
 8007818:	d203      	bcs.n	8007822 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800781a:	4b17      	ldr	r3, [pc, #92]	@ (8007878 <pvPortMalloc+0x18c>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4a18      	ldr	r2, [pc, #96]	@ (8007880 <pvPortMalloc+0x194>)
 8007820:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007824:	685a      	ldr	r2, [r3, #4]
 8007826:	4b13      	ldr	r3, [pc, #76]	@ (8007874 <pvPortMalloc+0x188>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	431a      	orrs	r2, r3
 800782c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800782e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007832:	2200      	movs	r2, #0
 8007834:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007836:	4b13      	ldr	r3, [pc, #76]	@ (8007884 <pvPortMalloc+0x198>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	3301      	adds	r3, #1
 800783c:	4a11      	ldr	r2, [pc, #68]	@ (8007884 <pvPortMalloc+0x198>)
 800783e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007840:	f7fe ff3e 	bl	80066c0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007844:	69fb      	ldr	r3, [r7, #28]
 8007846:	f003 0307 	and.w	r3, r3, #7
 800784a:	2b00      	cmp	r3, #0
 800784c:	d00b      	beq.n	8007866 <pvPortMalloc+0x17a>
	__asm volatile
 800784e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007852:	f383 8811 	msr	BASEPRI, r3
 8007856:	f3bf 8f6f 	isb	sy
 800785a:	f3bf 8f4f 	dsb	sy
 800785e:	60fb      	str	r3, [r7, #12]
}
 8007860:	bf00      	nop
 8007862:	bf00      	nop
 8007864:	e7fd      	b.n	8007862 <pvPortMalloc+0x176>
	return pvReturn;
 8007866:	69fb      	ldr	r3, [r7, #28]
}
 8007868:	4618      	mov	r0, r3
 800786a:	3728      	adds	r7, #40	@ 0x28
 800786c:	46bd      	mov	sp, r7
 800786e:	bd80      	pop	{r7, pc}
 8007870:	200046bc 	.word	0x200046bc
 8007874:	200046d0 	.word	0x200046d0
 8007878:	200046c0 	.word	0x200046c0
 800787c:	200046b4 	.word	0x200046b4
 8007880:	200046c4 	.word	0x200046c4
 8007884:	200046c8 	.word	0x200046c8

08007888 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b086      	sub	sp, #24
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d04f      	beq.n	800793a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800789a:	2308      	movs	r3, #8
 800789c:	425b      	negs	r3, r3
 800789e:	697a      	ldr	r2, [r7, #20]
 80078a0:	4413      	add	r3, r2
 80078a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	685a      	ldr	r2, [r3, #4]
 80078ac:	4b25      	ldr	r3, [pc, #148]	@ (8007944 <vPortFree+0xbc>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4013      	ands	r3, r2
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d10b      	bne.n	80078ce <vPortFree+0x46>
	__asm volatile
 80078b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ba:	f383 8811 	msr	BASEPRI, r3
 80078be:	f3bf 8f6f 	isb	sy
 80078c2:	f3bf 8f4f 	dsb	sy
 80078c6:	60fb      	str	r3, [r7, #12]
}
 80078c8:	bf00      	nop
 80078ca:	bf00      	nop
 80078cc:	e7fd      	b.n	80078ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80078ce:	693b      	ldr	r3, [r7, #16]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d00b      	beq.n	80078ee <vPortFree+0x66>
	__asm volatile
 80078d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078da:	f383 8811 	msr	BASEPRI, r3
 80078de:	f3bf 8f6f 	isb	sy
 80078e2:	f3bf 8f4f 	dsb	sy
 80078e6:	60bb      	str	r3, [r7, #8]
}
 80078e8:	bf00      	nop
 80078ea:	bf00      	nop
 80078ec:	e7fd      	b.n	80078ea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80078ee:	693b      	ldr	r3, [r7, #16]
 80078f0:	685a      	ldr	r2, [r3, #4]
 80078f2:	4b14      	ldr	r3, [pc, #80]	@ (8007944 <vPortFree+0xbc>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4013      	ands	r3, r2
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d01e      	beq.n	800793a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d11a      	bne.n	800793a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	685a      	ldr	r2, [r3, #4]
 8007908:	4b0e      	ldr	r3, [pc, #56]	@ (8007944 <vPortFree+0xbc>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	43db      	mvns	r3, r3
 800790e:	401a      	ands	r2, r3
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007914:	f7fe fec6 	bl	80066a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	685a      	ldr	r2, [r3, #4]
 800791c:	4b0a      	ldr	r3, [pc, #40]	@ (8007948 <vPortFree+0xc0>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4413      	add	r3, r2
 8007922:	4a09      	ldr	r2, [pc, #36]	@ (8007948 <vPortFree+0xc0>)
 8007924:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007926:	6938      	ldr	r0, [r7, #16]
 8007928:	f000 f874 	bl	8007a14 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800792c:	4b07      	ldr	r3, [pc, #28]	@ (800794c <vPortFree+0xc4>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	3301      	adds	r3, #1
 8007932:	4a06      	ldr	r2, [pc, #24]	@ (800794c <vPortFree+0xc4>)
 8007934:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007936:	f7fe fec3 	bl	80066c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800793a:	bf00      	nop
 800793c:	3718      	adds	r7, #24
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}
 8007942:	bf00      	nop
 8007944:	200046d0 	.word	0x200046d0
 8007948:	200046c0 	.word	0x200046c0
 800794c:	200046cc 	.word	0x200046cc

08007950 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007950:	b480      	push	{r7}
 8007952:	b085      	sub	sp, #20
 8007954:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007956:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800795a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800795c:	4b27      	ldr	r3, [pc, #156]	@ (80079fc <prvHeapInit+0xac>)
 800795e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f003 0307 	and.w	r3, r3, #7
 8007966:	2b00      	cmp	r3, #0
 8007968:	d00c      	beq.n	8007984 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	3307      	adds	r3, #7
 800796e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	f023 0307 	bic.w	r3, r3, #7
 8007976:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007978:	68ba      	ldr	r2, [r7, #8]
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	1ad3      	subs	r3, r2, r3
 800797e:	4a1f      	ldr	r2, [pc, #124]	@ (80079fc <prvHeapInit+0xac>)
 8007980:	4413      	add	r3, r2
 8007982:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007988:	4a1d      	ldr	r2, [pc, #116]	@ (8007a00 <prvHeapInit+0xb0>)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800798e:	4b1c      	ldr	r3, [pc, #112]	@ (8007a00 <prvHeapInit+0xb0>)
 8007990:	2200      	movs	r2, #0
 8007992:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	68ba      	ldr	r2, [r7, #8]
 8007998:	4413      	add	r3, r2
 800799a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800799c:	2208      	movs	r2, #8
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	1a9b      	subs	r3, r3, r2
 80079a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f023 0307 	bic.w	r3, r3, #7
 80079aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	4a15      	ldr	r2, [pc, #84]	@ (8007a04 <prvHeapInit+0xb4>)
 80079b0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80079b2:	4b14      	ldr	r3, [pc, #80]	@ (8007a04 <prvHeapInit+0xb4>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	2200      	movs	r2, #0
 80079b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80079ba:	4b12      	ldr	r3, [pc, #72]	@ (8007a04 <prvHeapInit+0xb4>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	2200      	movs	r2, #0
 80079c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	68fa      	ldr	r2, [r7, #12]
 80079ca:	1ad2      	subs	r2, r2, r3
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80079d0:	4b0c      	ldr	r3, [pc, #48]	@ (8007a04 <prvHeapInit+0xb4>)
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	4a0a      	ldr	r2, [pc, #40]	@ (8007a08 <prvHeapInit+0xb8>)
 80079de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	4a09      	ldr	r2, [pc, #36]	@ (8007a0c <prvHeapInit+0xbc>)
 80079e6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80079e8:	4b09      	ldr	r3, [pc, #36]	@ (8007a10 <prvHeapInit+0xc0>)
 80079ea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80079ee:	601a      	str	r2, [r3, #0]
}
 80079f0:	bf00      	nop
 80079f2:	3714      	adds	r7, #20
 80079f4:	46bd      	mov	sp, r7
 80079f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fa:	4770      	bx	lr
 80079fc:	20000ab4 	.word	0x20000ab4
 8007a00:	200046b4 	.word	0x200046b4
 8007a04:	200046bc 	.word	0x200046bc
 8007a08:	200046c4 	.word	0x200046c4
 8007a0c:	200046c0 	.word	0x200046c0
 8007a10:	200046d0 	.word	0x200046d0

08007a14 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007a14:	b480      	push	{r7}
 8007a16:	b085      	sub	sp, #20
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007a1c:	4b28      	ldr	r3, [pc, #160]	@ (8007ac0 <prvInsertBlockIntoFreeList+0xac>)
 8007a1e:	60fb      	str	r3, [r7, #12]
 8007a20:	e002      	b.n	8007a28 <prvInsertBlockIntoFreeList+0x14>
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	60fb      	str	r3, [r7, #12]
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	687a      	ldr	r2, [r7, #4]
 8007a2e:	429a      	cmp	r2, r3
 8007a30:	d8f7      	bhi.n	8007a22 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	68ba      	ldr	r2, [r7, #8]
 8007a3c:	4413      	add	r3, r2
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	429a      	cmp	r2, r3
 8007a42:	d108      	bne.n	8007a56 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	685a      	ldr	r2, [r3, #4]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	441a      	add	r2, r3
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	685b      	ldr	r3, [r3, #4]
 8007a5e:	68ba      	ldr	r2, [r7, #8]
 8007a60:	441a      	add	r2, r3
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	429a      	cmp	r2, r3
 8007a68:	d118      	bne.n	8007a9c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	4b15      	ldr	r3, [pc, #84]	@ (8007ac4 <prvInsertBlockIntoFreeList+0xb0>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d00d      	beq.n	8007a92 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	685a      	ldr	r2, [r3, #4]
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	685b      	ldr	r3, [r3, #4]
 8007a80:	441a      	add	r2, r3
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	601a      	str	r2, [r3, #0]
 8007a90:	e008      	b.n	8007aa4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007a92:	4b0c      	ldr	r3, [pc, #48]	@ (8007ac4 <prvInsertBlockIntoFreeList+0xb0>)
 8007a94:	681a      	ldr	r2, [r3, #0]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	601a      	str	r2, [r3, #0]
 8007a9a:	e003      	b.n	8007aa4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681a      	ldr	r2, [r3, #0]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007aa4:	68fa      	ldr	r2, [r7, #12]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d002      	beq.n	8007ab2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	687a      	ldr	r2, [r7, #4]
 8007ab0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007ab2:	bf00      	nop
 8007ab4:	3714      	adds	r7, #20
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	200046b4 	.word	0x200046b4
 8007ac4:	200046bc 	.word	0x200046bc

08007ac8 <canardInit>:
                void* mem_arena,
                size_t mem_arena_size,
                CanardOnTransferReception on_reception,
                CanardShouldAcceptTransfer should_accept,
                void* user_reference)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b086      	sub	sp, #24
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	60f8      	str	r0, [r7, #12]
 8007ad0:	60b9      	str	r1, [r7, #8]
 8007ad2:	607a      	str	r2, [r7, #4]
 8007ad4:	603b      	str	r3, [r7, #0]
     * If your application fails here, make sure it's not built in 64-bit mode.
     * Refer to the design documentation for more info.
     */
    CANARD_ASSERT(CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE >= 5);

    memset(out_ins, 0, sizeof(*out_ins));
 8007ad6:	222c      	movs	r2, #44	@ 0x2c
 8007ad8:	2100      	movs	r1, #0
 8007ada:	68f8      	ldr	r0, [r7, #12]
 8007adc:	f002 fc3a 	bl	800a354 <memset>

    out_ins->node_id = CANARD_BROADCAST_NODE_ID;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	701a      	strb	r2, [r3, #0]
    out_ins->on_reception = on_reception;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	683a      	ldr	r2, [r7, #0]
 8007aea:	609a      	str	r2, [r3, #8]
    out_ins->should_accept = should_accept;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	6a3a      	ldr	r2, [r7, #32]
 8007af0:	605a      	str	r2, [r3, #4]
    out_ins->rx_states = NULL;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2200      	movs	r2, #0
 8007af6:	621a      	str	r2, [r3, #32]
    out_ins->tx_queue = NULL;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2200      	movs	r2, #0
 8007afc:	625a      	str	r2, [r3, #36]	@ 0x24
    out_ins->user_reference = user_reference;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b02:	629a      	str	r2, [r3, #40]	@ 0x28
#if CANARD_ENABLE_TAO_OPTION
    out_ins->tao_disabled = false;
#endif
    size_t pool_capacity = mem_arena_size / CANARD_MEM_BLOCK_SIZE;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	095b      	lsrs	r3, r3, #5
 8007b08:	617b      	str	r3, [r7, #20]
    if (pool_capacity > 0xFFFFU)
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b10:	d302      	bcc.n	8007b18 <canardInit+0x50>
    {
        pool_capacity = 0xFFFFU;
 8007b12:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007b16:	617b      	str	r3, [r7, #20]
    }

    initPoolAllocator(&out_ins->allocator, mem_arena, (uint16_t)pool_capacity);
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	330c      	adds	r3, #12
 8007b1c:	697a      	ldr	r2, [r7, #20]
 8007b1e:	b292      	uxth	r2, r2
 8007b20:	68b9      	ldr	r1, [r7, #8]
 8007b22:	4618      	mov	r0, r3
 8007b24:	f001 fa58 	bl	8008fd8 <initPoolAllocator>
}
 8007b28:	bf00      	nop
 8007b2a:	3718      	adds	r7, #24
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <canardGetLocalNodeID>:
        CANARD_ASSERT(false);
    }
}

uint8_t canardGetLocalNodeID(const CanardInstance* ins)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b083      	sub	sp, #12
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
    return ins->node_id;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	781b      	ldrb	r3, [r3, #0]
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	370c      	adds	r7, #12
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr

08007b48 <canardBroadcast>:
#endif
#if CANARD_ENABLE_CANFD
                        ,bool canfd
#endif
)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b08e      	sub	sp, #56	@ 0x38
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	60f8      	str	r0, [r7, #12]
 8007b50:	e9c7 2300 	strd	r2, r3, [r7]
    // create transfer object
    CanardTxTransfer transfer_object = {
 8007b54:	f107 0310 	add.w	r3, r7, #16
 8007b58:	2228      	movs	r2, #40	@ 0x28
 8007b5a:	2100      	movs	r1, #0
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f002 fbf9 	bl	800a354 <memset>
 8007b62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b66:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8007b6a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8007b6e:	843b      	strh	r3, [r7, #32]
 8007b70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b72:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b74:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8007b78:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8007b7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b80:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8007b84:	863b      	strh	r3, [r7, #48]	@ 0x30
#if CANARD_ENABLE_CANFD
        .canfd = canfd,
#endif
    };

    return canardBroadcastObj(ins, &transfer_object);
 8007b86:	f107 0310 	add.w	r3, r7, #16
 8007b8a:	4619      	mov	r1, r3
 8007b8c:	68f8      	ldr	r0, [r7, #12]
 8007b8e:	f000 f805 	bl	8007b9c <canardBroadcastObj>
 8007b92:	4603      	mov	r3, r0
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3738      	adds	r7, #56	@ 0x38
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}

08007b9c <canardBroadcastObj>:

int16_t canardBroadcastObj(CanardInstance* ins, CanardTxTransfer* transfer_object)
{
 8007b9c:	b590      	push	{r4, r7, lr}
 8007b9e:	b087      	sub	sp, #28
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
 8007ba4:	6039      	str	r1, [r7, #0]
    if (transfer_object->payload == NULL && transfer_object->payload_len > 0)
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	69db      	ldr	r3, [r3, #28]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d106      	bne.n	8007bbc <canardBroadcastObj+0x20>
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	8c1b      	ldrh	r3, [r3, #32]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d002      	beq.n	8007bbc <canardBroadcastObj+0x20>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8007bb6:	f06f 0301 	mvn.w	r3, #1
 8007bba:	e070      	b.n	8007c9e <canardBroadcastObj+0x102>
    }
    if (transfer_object->priority > CANARD_TRANSFER_PRIORITY_LOWEST)
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	7e1b      	ldrb	r3, [r3, #24]
 8007bc0:	2b1f      	cmp	r3, #31
 8007bc2:	d902      	bls.n	8007bca <canardBroadcastObj+0x2e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8007bc4:	f06f 0301 	mvn.w	r3, #1
 8007bc8:	e069      	b.n	8007c9e <canardBroadcastObj+0x102>
    }

    uint32_t can_id = 0;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	617b      	str	r3, [r7, #20]
    uint16_t crc = 0xFFFFU;
 8007bce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007bd2:	827b      	strh	r3, [r7, #18]

    if (canardGetLocalNodeID(ins) == 0)
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f7ff ffab 	bl	8007b30 <canardGetLocalNodeID>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d138      	bne.n	8007c52 <canardBroadcastObj+0xb6>
    {
        if (transfer_object->payload_len > 7)
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	8c1b      	ldrh	r3, [r3, #32]
 8007be4:	2b07      	cmp	r3, #7
 8007be6:	d902      	bls.n	8007bee <canardBroadcastObj+0x52>
        {
            return -CANARD_ERROR_NODE_ID_NOT_SET;
 8007be8:	f06f 0303 	mvn.w	r3, #3
 8007bec:	e057      	b.n	8007c9e <canardBroadcastObj+0x102>
        }

        static const uint16_t DTIDMask = (1U << ANON_MSG_DATA_TYPE_ID_BIT_LEN) - 1U;

        if ((transfer_object->data_type_id & DTIDMask) != transfer_object->data_type_id)
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	8a1a      	ldrh	r2, [r3, #16]
 8007bf2:	4b2d      	ldr	r3, [pc, #180]	@ (8007ca8 <canardBroadcastObj+0x10c>)
 8007bf4:	881b      	ldrh	r3, [r3, #0]
 8007bf6:	4013      	ands	r3, r2
 8007bf8:	b29a      	uxth	r2, r3
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	8a1b      	ldrh	r3, [r3, #16]
 8007bfe:	429a      	cmp	r2, r3
 8007c00:	d002      	beq.n	8007c08 <canardBroadcastObj+0x6c>
        {
            return -CANARD_ERROR_INVALID_ARGUMENT;
 8007c02:	f06f 0301 	mvn.w	r3, #1
 8007c06:	e04a      	b.n	8007c9e <canardBroadcastObj+0x102>
        }

        // anonymous transfer, random discriminator
        const uint16_t discriminator = (uint16_t)((crcAdd(0xFFFFU, transfer_object->payload, transfer_object->payload_len)) & 0x7FFEU);
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	69d9      	ldr	r1, [r3, #28]
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	8c1b      	ldrh	r3, [r3, #32]
 8007c10:	461a      	mov	r2, r3
 8007c12:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8007c16:	f001 f9c2 	bl	8008f9e <crcAdd>
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	461a      	mov	r2, r3
 8007c1e:	f647 73fe 	movw	r3, #32766	@ 0x7ffe
 8007c22:	4013      	ands	r3, r2
 8007c24:	823b      	strh	r3, [r7, #16]
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	7e1b      	ldrb	r3, [r3, #24]
 8007c2a:	061a      	lsls	r2, r3, #24
 8007c2c:	8a3b      	ldrh	r3, [r7, #16]
 8007c2e:	025b      	lsls	r3, r3, #9
 8007c30:	431a      	orrs	r2, r3
                 ((uint32_t) (transfer_object->data_type_id & DTIDMask) << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	8a19      	ldrh	r1, [r3, #16]
 8007c36:	4b1c      	ldr	r3, [pc, #112]	@ (8007ca8 <canardBroadcastObj+0x10c>)
 8007c38:	881b      	ldrh	r3, [r3, #0]
 8007c3a:	400b      	ands	r3, r1
 8007c3c:	b29b      	uxth	r3, r3
 8007c3e:	021b      	lsls	r3, r3, #8
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 8007c40:	ea42 0403 	orr.w	r4, r2, r3
                 ((uint32_t) (transfer_object->data_type_id & DTIDMask) << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f7ff ff73 	bl	8007b30 <canardGetLocalNodeID>
 8007c4a:	4603      	mov	r3, r0
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 8007c4c:	4323      	orrs	r3, r4
 8007c4e:	617b      	str	r3, [r7, #20]
 8007c50:	e012      	b.n	8007c78 <canardBroadcastObj+0xdc>
    }
    else
    {
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	7e1b      	ldrb	r3, [r3, #24]
 8007c56:	061a      	lsls	r2, r3, #24
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	8a1b      	ldrh	r3, [r3, #16]
 8007c5c:	021b      	lsls	r3, r3, #8
 8007c5e:	ea42 0403 	orr.w	r4, r2, r3
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f7ff ff64 	bl	8007b30 <canardGetLocalNodeID>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	4323      	orrs	r3, r4
 8007c6c:	617b      	str	r3, [r7, #20]
        crc = calculateCRC(transfer_object);
 8007c6e:	6838      	ldr	r0, [r7, #0]
 8007c70:	f000 f84c 	bl	8007d0c <calculateCRC>
 8007c74:	4603      	mov	r3, r0
 8007c76:	827b      	strh	r3, [r7, #18]
    }

    const int16_t result = enqueueTxFrames(ins, can_id, crc, transfer_object);
 8007c78:	8a7a      	ldrh	r2, [r7, #18]
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	6979      	ldr	r1, [r7, #20]
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f000 fd02 	bl	8008688 <enqueueTxFrames>
 8007c84:	4603      	mov	r3, r0
 8007c86:	81fb      	strh	r3, [r7, #14]

    if (result > 0) {
 8007c88:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	dd04      	ble.n	8007c9a <canardBroadcastObj+0xfe>
        incrementTransferID(transfer_object->inout_transfer_id);
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	695b      	ldr	r3, [r3, #20]
 8007c94:	4618      	mov	r0, r3
 8007c96:	f000 fc82 	bl	800859e <incrementTransferID>
    }

    return result;
 8007c9a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	371c      	adds	r7, #28
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd90      	pop	{r4, r7, pc}
 8007ca6:	bf00      	nop
 8007ca8:	0800c60c 	.word	0x0800c60c

08007cac <canardBufferFromIdx>:
  CanardBufferBlock and CanartRxState structures to have the same size
  on 32 bit and 64 bit platforms, which allows for easier testing in
  simulator environments
 */
CANARD_INTERNAL CanardBufferBlock *canardBufferFromIdx(CanardPoolAllocator* allocator, canard_buffer_idx_t idx)
{
 8007cac:	b480      	push	{r7}
 8007cae:	b083      	sub	sp, #12
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
 8007cb4:	6039      	str	r1, [r7, #0]
        return NULL;
    }
    return (CanardBufferBlock *)(uintptr_t)&((uint8_t *)allocator->arena)[idx-1];
#else
    (void)allocator;
    return (CanardBufferBlock *)idx;
 8007cb6:	683b      	ldr	r3, [r7, #0]
#endif
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	370c      	adds	r7, #12
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr

08007cc4 <canardBufferToIdx>:

CANARD_INTERNAL canard_buffer_idx_t canardBufferToIdx(CanardPoolAllocator* allocator, const CanardBufferBlock *buf)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b083      	sub	sp, #12
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	6039      	str	r1, [r7, #0]
        return CANARD_BUFFER_IDX_NONE;
    }
    return 1U+((canard_buffer_idx_t)((uint8_t *)buf - (uint8_t *)allocator->arena));
#else
    (void)allocator;
    return (canard_buffer_idx_t)buf;
 8007cce:	683b      	ldr	r3, [r7, #0]
#endif
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	370c      	adds	r7, #12
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cda:	4770      	bx	lr

08007cdc <canardRxFromIdx>:

CANARD_INTERNAL CanardRxState *canardRxFromIdx(CanardPoolAllocator* allocator, canard_buffer_idx_t idx)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b083      	sub	sp, #12
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	6039      	str	r1, [r7, #0]
        return NULL;
    }
    return (CanardRxState *)(uintptr_t)&((uint8_t *)allocator->arena)[idx-1];
#else
    (void)allocator;
    return (CanardRxState *)idx;
 8007ce6:	683b      	ldr	r3, [r7, #0]
#endif
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	370c      	adds	r7, #12
 8007cec:	46bd      	mov	sp, r7
 8007cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf2:	4770      	bx	lr

08007cf4 <canardRxToIdx>:

CANARD_INTERNAL canard_buffer_idx_t canardRxToIdx(CanardPoolAllocator* allocator, const CanardRxState *rx)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b083      	sub	sp, #12
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
 8007cfc:	6039      	str	r1, [r7, #0]
        return CANARD_BUFFER_IDX_NONE;
    }
    return 1U+((canard_buffer_idx_t)((uint8_t *)rx - (uint8_t *)allocator->arena));
#else
    (void)allocator;
    return (canard_buffer_idx_t)rx;
 8007cfe:	683b      	ldr	r3, [r7, #0]
#endif
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	370c      	adds	r7, #12
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr

08007d0c <calculateCRC>:

CANARD_INTERNAL uint16_t calculateCRC(const CanardTxTransfer* transfer_object)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b084      	sub	sp, #16
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
    uint16_t crc = 0xFFFFU;
 8007d14:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007d18:	81fb      	strh	r3, [r7, #14]
#if CANARD_ENABLE_CANFD
    if ((transfer_object->payload_len > 7 && !transfer_object->canfd) ||
        (transfer_object->payload_len > 63 && transfer_object->canfd))
#else
    if (transfer_object->payload_len > 7)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	8c1b      	ldrh	r3, [r3, #32]
 8007d1e:	2b07      	cmp	r3, #7
 8007d20:	d913      	bls.n	8007d4a <calculateCRC+0x3e>
#endif
    {
        crc = crcAddSignature(crc, transfer_object->data_type_signature);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8007d28:	89f9      	ldrh	r1, [r7, #14]
 8007d2a:	4608      	mov	r0, r1
 8007d2c:	f001 f908 	bl	8008f40 <crcAddSignature>
 8007d30:	4603      	mov	r3, r0
 8007d32:	81fb      	strh	r3, [r7, #14]
        crc = crcAdd(crc, transfer_object->payload, transfer_object->payload_len);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	69d9      	ldr	r1, [r3, #28]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	8c1b      	ldrh	r3, [r3, #32]
 8007d3c:	461a      	mov	r2, r3
 8007d3e:	89fb      	ldrh	r3, [r7, #14]
 8007d40:	4618      	mov	r0, r3
 8007d42:	f001 f92c 	bl	8008f9e <crcAdd>
 8007d46:	4603      	mov	r3, r0
 8007d48:	81fb      	strh	r3, [r7, #14]
                crc = crcAddByte(crc, empty);
            }
        }
#endif
    }
    return crc;
 8007d4a:	89fb      	ldrh	r3, [r7, #14]
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3710      	adds	r7, #16
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}

08007d54 <canardPeekTxQueue>:

    return result;
}

CanardCANFrame* canardPeekTxQueue(const CanardInstance* ins)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b083      	sub	sp, #12
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
    if (ins->tx_queue == NULL)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d101      	bne.n	8007d68 <canardPeekTxQueue+0x14>
    {
        return NULL;
 8007d64:	2300      	movs	r3, #0
 8007d66:	e002      	b.n	8007d6e <canardPeekTxQueue+0x1a>
    }
    return &ins->tx_queue->frame;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d6c:	3304      	adds	r3, #4
}
 8007d6e:	4618      	mov	r0, r3
 8007d70:	370c      	adds	r7, #12
 8007d72:	46bd      	mov	sp, r7
 8007d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d78:	4770      	bx	lr

08007d7a <canardPopTxQueue>:

void canardPopTxQueue(CanardInstance* ins)
{
 8007d7a:	b580      	push	{r7, lr}
 8007d7c:	b084      	sub	sp, #16
 8007d7e:	af00      	add	r7, sp, #0
 8007d80:	6078      	str	r0, [r7, #4]
    CanardTxQueueItem* item = ins->tx_queue;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d86:	60fb      	str	r3, [r7, #12]
    ins->tx_queue = item->next;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681a      	ldr	r2, [r3, #0]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	625a      	str	r2, [r3, #36]	@ 0x24
    freeBlock(&ins->allocator, item);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	330c      	adds	r3, #12
 8007d94:	68f9      	ldr	r1, [r7, #12]
 8007d96:	4618      	mov	r0, r3
 8007d98:	f001 f97e 	bl	8009098 <freeBlock>
}
 8007d9c:	bf00      	nop
 8007d9e:	3710      	adds	r7, #16
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}

08007da4 <canardHandleRxFrame>:

int16_t canardHandleRxFrame(CanardInstance* ins, const CanardCANFrame* frame, uint64_t timestamp_usec)
{
 8007da4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007da8:	b09f      	sub	sp, #124	@ 0x7c
 8007daa:	af02      	add	r7, sp, #8
 8007dac:	60f8      	str	r0, [r7, #12]
 8007dae:	60b9      	str	r1, [r7, #8]
 8007db0:	e9c7 2300 	strd	r2, r3, [r7]
    const CanardTransferType transfer_type = extractTransferType(frame->id);
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	4618      	mov	r0, r3
 8007dba:	f000 fe8f 	bl	8008adc <extractTransferType>
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    const uint8_t destination_node_id = (transfer_type == CanardTransferTypeBroadcast) ?
 8007dc4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007dc8:	2b02      	cmp	r3, #2
 8007dca:	d007      	beq.n	8007ddc <canardHandleRxFrame+0x38>
                                        (uint8_t)CANARD_BROADCAST_NODE_ID :
                                        DEST_ID_FROM_ID(frame->id);
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	0a1b      	lsrs	r3, r3, #8
 8007dd2:	b2db      	uxtb	r3, r3
    const uint8_t destination_node_id = (transfer_type == CanardTransferTypeBroadcast) ?
 8007dd4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007dd8:	b2db      	uxtb	r3, r3
 8007dda:	e000      	b.n	8007dde <canardHandleRxFrame+0x3a>
 8007ddc:	2300      	movs	r3, #0
 8007dde:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

    // TODO: This function should maintain statistics of transfer errors and such.

    if ((frame->id & CANARD_CAN_FRAME_EFF) == 0 ||
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	da0f      	bge.n	8007e0a <canardHandleRxFrame+0x66>
        (frame->id & CANARD_CAN_FRAME_RTR) != 0 ||
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
    if ((frame->id & CANARD_CAN_FRAME_EFF) == 0 ||
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d109      	bne.n	8007e0a <canardHandleRxFrame+0x66>
        (frame->id & CANARD_CAN_FRAME_ERR) != 0 ||
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
        (frame->id & CANARD_CAN_FRAME_RTR) != 0 ||
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d103      	bne.n	8007e0a <canardHandleRxFrame+0x66>
        (frame->data_len < 1))
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	7b1b      	ldrb	r3, [r3, #12]
        (frame->id & CANARD_CAN_FRAME_ERR) != 0 ||
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d102      	bne.n	8007e10 <canardHandleRxFrame+0x6c>
    {
        return -CANARD_ERROR_RX_INCOMPATIBLE_PACKET;
 8007e0a:	f06f 0309 	mvn.w	r3, #9
 8007e0e:	e377      	b.n	8008500 <canardHandleRxFrame+0x75c>
    }

    if (transfer_type != CanardTransferTypeBroadcast &&
 8007e10:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007e14:	2b02      	cmp	r3, #2
 8007e16:	d00b      	beq.n	8007e30 <canardHandleRxFrame+0x8c>
        destination_node_id != canardGetLocalNodeID(ins))
 8007e18:	68f8      	ldr	r0, [r7, #12]
 8007e1a:	f7ff fe89 	bl	8007b30 <canardGetLocalNodeID>
 8007e1e:	4603      	mov	r3, r0
 8007e20:	461a      	mov	r2, r3
    if (transfer_type != CanardTransferTypeBroadcast &&
 8007e22:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d002      	beq.n	8007e30 <canardHandleRxFrame+0x8c>
    {
        return -CANARD_ERROR_RX_WRONG_ADDRESS;
 8007e2a:	f06f 030a 	mvn.w	r3, #10
 8007e2e:	e367      	b.n	8008500 <canardHandleRxFrame+0x75c>
    }

    const uint8_t priority = PRIORITY_FROM_ID(frame->id);
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	0e1b      	lsrs	r3, r3, #24
 8007e36:	b2db      	uxtb	r3, r3
 8007e38:	f003 031f 	and.w	r3, r3, #31
 8007e3c:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
    const uint8_t source_node_id = SOURCE_ID_FROM_ID(frame->id);
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	b2db      	uxtb	r3, r3
 8007e46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e4a:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
    const uint16_t data_type_id = extractDataType(frame->id);
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	4618      	mov	r0, r3
 8007e54:	f000 fe22 	bl	8008a9c <extractDataType>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    const uint32_t transfer_descriptor =
            MAKE_TRANSFER_DESCRIPTOR(data_type_id, transfer_type, source_node_id, destination_node_id);
 8007e5e:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8007e62:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007e66:	041b      	lsls	r3, r3, #16
 8007e68:	431a      	orrs	r2, r3
 8007e6a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8007e6e:	049b      	lsls	r3, r3, #18
 8007e70:	431a      	orrs	r2, r3
 8007e72:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8007e76:	065b      	lsls	r3, r3, #25
    const uint32_t transfer_descriptor =
 8007e78:	4313      	orrs	r3, r2
 8007e7a:	64fb      	str	r3, [r7, #76]	@ 0x4c

    const uint8_t tail_byte = frame->data[frame->data_len - 1];
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	7b1b      	ldrb	r3, [r3, #12]
 8007e80:	3b01      	subs	r3, #1
 8007e82:	68ba      	ldr	r2, [r7, #8]
 8007e84:	4413      	add	r3, r2
 8007e86:	791b      	ldrb	r3, [r3, #4]
 8007e88:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

    uint64_t data_type_signature = 0;
 8007e8c:	f04f 0200 	mov.w	r2, #0
 8007e90:	f04f 0300 	mov.w	r3, #0
 8007e94:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    CanardRxState* rx_state = NULL;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	66fb      	str	r3, [r7, #108]	@ 0x6c

    if (IS_START_OF_TRANSFER(tail_byte))
 8007e9c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8007ea0:	09db      	lsrs	r3, r3, #7
 8007ea2:	b2db      	uxtb	r3, r3
 8007ea4:	f003 0301 	and.w	r3, r3, #1
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d01e      	beq.n	8007eea <canardHandleRxFrame+0x146>
    {

        if (ins->should_accept(ins, &data_type_signature, data_type_id, transfer_type, source_node_id))
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	685e      	ldr	r6, [r3, #4]
 8007eb0:	f897 0057 	ldrb.w	r0, [r7, #87]	@ 0x57
 8007eb4:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8007eb8:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8007ebc:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8007ec0:	9300      	str	r3, [sp, #0]
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	68f8      	ldr	r0, [r7, #12]
 8007ec6:	47b0      	blx	r6
 8007ec8:	4603      	mov	r3, r0
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d00a      	beq.n	8007ee4 <canardHandleRxFrame+0x140>
        {
            rx_state = traverseRxStates(ins, transfer_descriptor);
 8007ece:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8007ed0:	68f8      	ldr	r0, [r7, #12]
 8007ed2:	f000 fe27 	bl	8008b24 <traverseRxStates>
 8007ed6:	66f8      	str	r0, [r7, #108]	@ 0x6c

            if(rx_state == NULL)
 8007ed8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d127      	bne.n	8007f2e <canardHandleRxFrame+0x18a>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 8007ede:	f06f 0302 	mvn.w	r3, #2
 8007ee2:	e30d      	b.n	8008500 <canardHandleRxFrame+0x75c>
            }
        }
        else
        {
            return -CANARD_ERROR_RX_NOT_WANTED;
 8007ee4:	f06f 030b 	mvn.w	r3, #11
 8007ee8:	e30a      	b.n	8008500 <canardHandleRxFrame+0x75c>
        }
    }
    else
    {
        rx_state = findRxState(ins, transfer_descriptor);
 8007eea:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8007eec:	68f8      	ldr	r0, [r7, #12]
 8007eee:	f000 fe48 	bl	8008b82 <findRxState>
 8007ef2:	66f8      	str	r0, [r7, #108]	@ 0x6c

        if (rx_state == NULL)
 8007ef4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d119      	bne.n	8007f2e <canardHandleRxFrame+0x18a>
	    // we should return -CANARD_ERROR_RX_NOT_WANTED for
	    // non-start frames where we have rejected the start of
	    // transfer.  doing it here avoids calling the potentially
	    // expensive should_accept() on every frame in messages we
	    // will be accepting
	    if (!ins->should_accept(ins, &data_type_signature, data_type_id, transfer_type, source_node_id)) {
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	685c      	ldr	r4, [r3, #4]
 8007efe:	f897 0057 	ldrb.w	r0, [r7, #87]	@ 0x57
 8007f02:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8007f06:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8007f0a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8007f0e:	9300      	str	r3, [sp, #0]
 8007f10:	4603      	mov	r3, r0
 8007f12:	68f8      	ldr	r0, [r7, #12]
 8007f14:	47a0      	blx	r4
 8007f16:	4603      	mov	r3, r0
 8007f18:	f083 0301 	eor.w	r3, r3, #1
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d002      	beq.n	8007f28 <canardHandleRxFrame+0x184>
		return -CANARD_ERROR_RX_NOT_WANTED;
 8007f22:	f06f 030b 	mvn.w	r3, #11
 8007f26:	e2eb      	b.n	8008500 <canardHandleRxFrame+0x75c>
	    }
	    return -CANARD_ERROR_RX_MISSED_START;
 8007f28:	f06f 030c 	mvn.w	r3, #12
 8007f2c:	e2e8      	b.n	8008500 <canardHandleRxFrame+0x75c>
    }

    CANARD_ASSERT(rx_state != NULL);    // All paths that lead to NULL should be terminated with return above

    // Resolving the state flags:
    const bool not_initialized = rx_state->timestamp_usec == 0;
 8007f2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f30:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8007f34:	4313      	orrs	r3, r2
 8007f36:	bf0c      	ite	eq
 8007f38:	2301      	moveq	r3, #1
 8007f3a:	2300      	movne	r3, #0
 8007f3c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
    const bool tid_timed_out = (timestamp_usec - rx_state->timestamp_usec) > TRANSFER_TIMEOUT_USEC;
 8007f40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f42:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8007f46:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f4a:	ebb0 0802 	subs.w	r8, r0, r2
 8007f4e:	eb61 0903 	sbc.w	r9, r1, r3
 8007f52:	4ba9      	ldr	r3, [pc, #676]	@ (80081f8 <canardHandleRxFrame+0x454>)
 8007f54:	4598      	cmp	r8, r3
 8007f56:	f179 0300 	sbcs.w	r3, r9, #0
 8007f5a:	bf2c      	ite	cs
 8007f5c:	2301      	movcs	r3, #1
 8007f5e:	2300      	movcc	r3, #0
 8007f60:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
    const bool same_iface = frame->iface_id == rx_state->iface_id;
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	7b5a      	ldrb	r2, [r3, #13]
 8007f68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f6a:	7e9b      	ldrb	r3, [r3, #26]
 8007f6c:	429a      	cmp	r2, r3
 8007f6e:	bf0c      	ite	eq
 8007f70:	2301      	moveq	r3, #1
 8007f72:	2300      	movne	r3, #0
 8007f74:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
    const bool first_frame = IS_START_OF_TRANSFER(tail_byte);
 8007f78:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8007f7c:	09db      	lsrs	r3, r3, #7
 8007f7e:	b2db      	uxtb	r3, r3
 8007f80:	f003 0301 	and.w	r3, r3, #1
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	bf14      	ite	ne
 8007f88:	2301      	movne	r3, #1
 8007f8a:	2300      	moveq	r3, #0
 8007f8c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    const bool not_previous_tid =
        computeTransferIDForwardDistance((uint8_t) rx_state->transfer_id, TRANSFER_ID_FROM_TAIL_BYTE(tail_byte)) > 1;
 8007f90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f92:	7ddb      	ldrb	r3, [r3, #23]
 8007f94:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8007f98:	b2db      	uxtb	r3, r3
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8007fa0:	f003 031f 	and.w	r3, r3, #31
 8007fa4:	b2db      	uxtb	r3, r3
 8007fa6:	4619      	mov	r1, r3
 8007fa8:	4610      	mov	r0, r2
 8007faa:	f000 fad9 	bl	8008560 <computeTransferIDForwardDistance>
 8007fae:	4603      	mov	r3, r0
    const bool not_previous_tid =
 8007fb0:	2b01      	cmp	r3, #1
 8007fb2:	bfcc      	ite	gt
 8007fb4:	2301      	movgt	r3, #1
 8007fb6:	2300      	movle	r3, #0
 8007fb8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    const bool iface_switch_allowed = (timestamp_usec - rx_state->timestamp_usec) > IFACE_SWITCH_DELAY_USEC;
 8007fbc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fbe:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8007fc2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007fc6:	1a84      	subs	r4, r0, r2
 8007fc8:	eb61 0503 	sbc.w	r5, r1, r3
 8007fcc:	4b8b      	ldr	r3, [pc, #556]	@ (80081fc <canardHandleRxFrame+0x458>)
 8007fce:	429c      	cmp	r4, r3
 8007fd0:	f175 0300 	sbcs.w	r3, r5, #0
 8007fd4:	bf2c      	ite	cs
 8007fd6:	2301      	movcs	r3, #1
 8007fd8:	2300      	movcc	r3, #0
 8007fda:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    const bool non_wrapped_tid = computeTransferIDForwardDistance(TRANSFER_ID_FROM_TAIL_BYTE(tail_byte), (uint8_t) rx_state->transfer_id) < (1 << (TRANSFER_ID_BIT_LEN-1));
 8007fde:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8007fe2:	f003 031f 	and.w	r3, r3, #31
 8007fe6:	b2da      	uxtb	r2, r3
 8007fe8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fea:	7ddb      	ldrb	r3, [r3, #23]
 8007fec:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8007ff0:	b2db      	uxtb	r3, r3
 8007ff2:	4619      	mov	r1, r3
 8007ff4:	4610      	mov	r0, r2
 8007ff6:	f000 fab3 	bl	8008560 <computeTransferIDForwardDistance>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	2b0f      	cmp	r3, #15
 8007ffe:	bfd4      	ite	le
 8008000:	2301      	movle	r3, #1
 8008002:	2300      	movgt	r3, #0
 8008004:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    const bool incomplete_frame = rx_state->buffer_blocks != CANARD_BUFFER_IDX_NONE;
 8008008:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800800a:	685b      	ldr	r3, [r3, #4]
 800800c:	2b00      	cmp	r3, #0
 800800e:	bf14      	ite	ne
 8008010:	2301      	movne	r3, #1
 8008012:	2300      	moveq	r3, #0
 8008014:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    const bool need_restart =
            (not_initialized) ||
            (tid_timed_out) ||
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 8008018:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800801c:	2b00      	cmp	r3, #0
 800801e:	d11f      	bne.n	8008060 <canardHandleRxFrame+0x2bc>
            (not_initialized) ||
 8008020:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8008024:	2b00      	cmp	r3, #0
 8008026:	d11b      	bne.n	8008060 <canardHandleRxFrame+0x2bc>
            (tid_timed_out) ||
 8008028:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800802c:	2b00      	cmp	r3, #0
 800802e:	d00b      	beq.n	8008048 <canardHandleRxFrame+0x2a4>
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 8008030:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008034:	2b00      	cmp	r3, #0
 8008036:	d007      	beq.n	8008048 <canardHandleRxFrame+0x2a4>
 8008038:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800803c:	2b00      	cmp	r3, #0
 800803e:	d10f      	bne.n	8008060 <canardHandleRxFrame+0x2bc>
 8008040:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008044:	2b00      	cmp	r3, #0
 8008046:	d10b      	bne.n	8008060 <canardHandleRxFrame+0x2bc>
 8008048:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800804c:	2b00      	cmp	r3, #0
 800804e:	d009      	beq.n	8008064 <canardHandleRxFrame+0x2c0>
            (iface_switch_allowed && first_frame && non_wrapped_tid);
 8008050:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008054:	2b00      	cmp	r3, #0
 8008056:	d005      	beq.n	8008064 <canardHandleRxFrame+0x2c0>
 8008058:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800805c:	2b00      	cmp	r3, #0
 800805e:	d001      	beq.n	8008064 <canardHandleRxFrame+0x2c0>
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 8008060:	2301      	movs	r3, #1
 8008062:	e000      	b.n	8008066 <canardHandleRxFrame+0x2c2>
 8008064:	2300      	movs	r3, #0
    const bool need_restart =
 8008066:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800806a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800806e:	f003 0301 	and.w	r3, r3, #1
 8008072:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42

    if (need_restart)
 8008076:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800807a:	2b00      	cmp	r3, #0
 800807c:	d02f      	beq.n	80080de <canardHandleRxFrame+0x33a>
    {
        rx_state->transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte);
 800807e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8008082:	f003 031f 	and.w	r3, r3, #31
 8008086:	b2d9      	uxtb	r1, r3
 8008088:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800808a:	7dd3      	ldrb	r3, [r2, #23]
 800808c:	f361 0386 	bfi	r3, r1, #2, #5
 8008090:	75d3      	strb	r3, [r2, #23]
        rx_state->next_toggle = 0;
 8008092:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008094:	7dd3      	ldrb	r3, [r2, #23]
 8008096:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800809a:	75d3      	strb	r3, [r2, #23]
        releaseStatePayload(ins, rx_state);
 800809c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800809e:	68f8      	ldr	r0, [r7, #12]
 80080a0:	f000 fdd9 	bl	8008c56 <releaseStatePayload>
        rx_state->iface_id = frame->iface_id;
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	7b5a      	ldrb	r2, [r3, #13]
 80080a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80080aa:	769a      	strb	r2, [r3, #26]
        if (!IS_START_OF_TRANSFER(tail_byte))
 80080ac:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80080b0:	09db      	lsrs	r3, r3, #7
 80080b2:	b2db      	uxtb	r3, r3
 80080b4:	f003 0301 	and.w	r3, r3, #1
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d110      	bne.n	80080de <canardHandleRxFrame+0x33a>
        {
            rx_state->transfer_id++;
 80080bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80080be:	7ddb      	ldrb	r3, [r3, #23]
 80080c0:	f3c3 0384 	ubfx	r3, r3, #2, #5
 80080c4:	b2db      	uxtb	r3, r3
 80080c6:	3301      	adds	r3, #1
 80080c8:	f003 031f 	and.w	r3, r3, #31
 80080cc:	b2d9      	uxtb	r1, r3
 80080ce:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80080d0:	7dd3      	ldrb	r3, [r2, #23]
 80080d2:	f361 0386 	bfi	r3, r1, #2, #5
 80080d6:	75d3      	strb	r3, [r2, #23]
            return -CANARD_ERROR_RX_MISSED_START;
 80080d8:	f06f 030c 	mvn.w	r3, #12
 80080dc:	e210      	b.n	8008500 <canardHandleRxFrame+0x75c>
        }
    }

    if (frame->iface_id != rx_state->iface_id)
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	7b5a      	ldrb	r2, [r3, #13]
 80080e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80080e4:	7e9b      	ldrb	r3, [r3, #26]
 80080e6:	429a      	cmp	r2, r3
 80080e8:	d001      	beq.n	80080ee <canardHandleRxFrame+0x34a>
    {
        // drop frame if coming from unexpected interface
        return CANARD_OK;
 80080ea:	2300      	movs	r3, #0
 80080ec:	e208      	b.n	8008500 <canardHandleRxFrame+0x75c>
    }

    if (IS_START_OF_TRANSFER(tail_byte) && IS_END_OF_TRANSFER(tail_byte)) // single frame transfer
 80080ee:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80080f2:	09db      	lsrs	r3, r3, #7
 80080f4:	b2db      	uxtb	r3, r3
 80080f6:	f003 0301 	and.w	r3, r3, #1
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d041      	beq.n	8008182 <canardHandleRxFrame+0x3de>
 80080fe:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8008102:	099b      	lsrs	r3, r3, #6
 8008104:	b2db      	uxtb	r3, r3
 8008106:	f003 0301 	and.w	r3, r3, #1
 800810a:	2b00      	cmp	r3, #0
 800810c:	d039      	beq.n	8008182 <canardHandleRxFrame+0x3de>
    {
        rx_state->timestamp_usec = timestamp_usec;
 800810e:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008110:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008114:	e9c1 2302 	strd	r2, r3, [r1, #8]
        CanardRxTransfer rx_transfer = {
 8008118:	f107 0310 	add.w	r3, r7, #16
 800811c:	2220      	movs	r2, #32
 800811e:	2100      	movs	r1, #0
 8008120:	4618      	mov	r0, r3
 8008122:	f002 f917 	bl	800a354 <memset>
 8008126:	e9d7 2300 	ldrd	r2, r3, [r7]
 800812a:	e9c7 2304 	strd	r2, r3, [r7, #16]
            .timestamp_usec = timestamp_usec,
            .payload_head = frame->data,
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	3304      	adds	r3, #4
        CanardRxTransfer rx_transfer = {
 8008132:	61bb      	str	r3, [r7, #24]
            .payload_len = (uint8_t)(frame->data_len - 1U),
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	7b1b      	ldrb	r3, [r3, #12]
 8008138:	3b01      	subs	r3, #1
 800813a:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 800813c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800813e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8008142:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8008144:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008148:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            .data_type_id = data_type_id,
            .transfer_type = (uint8_t)transfer_type,
            .transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte),
 800814c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8008150:	f003 031f 	and.w	r3, r3, #31
 8008154:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 8008156:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800815a:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800815e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008162:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8008166:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
#elif CANARD_ENABLE_TAO_OPTION
            .tao = !ins->tao_disabled
#endif
        };

        ins->on_reception(ins, &rx_transfer);
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	689b      	ldr	r3, [r3, #8]
 800816e:	f107 0210 	add.w	r2, r7, #16
 8008172:	4611      	mov	r1, r2
 8008174:	68f8      	ldr	r0, [r7, #12]
 8008176:	4798      	blx	r3

        prepareForNextTransfer(rx_state);
 8008178:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800817a:	f000 fc6d 	bl	8008a58 <prepareForNextTransfer>
        return CANARD_OK;
 800817e:	2300      	movs	r3, #0
 8008180:	e1be      	b.n	8008500 <canardHandleRxFrame+0x75c>
    }

    if (TOGGLE_BIT(tail_byte) != rx_state->next_toggle)
 8008182:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8008186:	095b      	lsrs	r3, r3, #5
 8008188:	b2db      	uxtb	r3, r3
 800818a:	f003 0301 	and.w	r3, r3, #1
 800818e:	2b00      	cmp	r3, #0
 8008190:	bf14      	ite	ne
 8008192:	2301      	movne	r3, #1
 8008194:	2300      	moveq	r3, #0
 8008196:	b2db      	uxtb	r3, r3
 8008198:	461a      	mov	r2, r3
 800819a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800819c:	7ddb      	ldrb	r3, [r3, #23]
 800819e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80081a2:	b2db      	uxtb	r3, r3
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d002      	beq.n	80081ae <canardHandleRxFrame+0x40a>
    {
        return -CANARD_ERROR_RX_WRONG_TOGGLE;
 80081a8:	f06f 030d 	mvn.w	r3, #13
 80081ac:	e1a8      	b.n	8008500 <canardHandleRxFrame+0x75c>
    }

    if (TRANSFER_ID_FROM_TAIL_BYTE(tail_byte) != rx_state->transfer_id)
 80081ae:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80081b2:	f003 031f 	and.w	r3, r3, #31
 80081b6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80081b8:	7dd2      	ldrb	r2, [r2, #23]
 80081ba:	f3c2 0284 	ubfx	r2, r2, #2, #5
 80081be:	b2d2      	uxtb	r2, r2
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d002      	beq.n	80081ca <canardHandleRxFrame+0x426>
    {
        return -CANARD_ERROR_RX_UNEXPECTED_TID;
 80081c4:	f06f 030e 	mvn.w	r3, #14
 80081c8:	e19a      	b.n	8008500 <canardHandleRxFrame+0x75c>
    }

    if (IS_START_OF_TRANSFER(tail_byte) && !IS_END_OF_TRANSFER(tail_byte))      // Beginning of multi frame transfer
 80081ca:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80081ce:	09db      	lsrs	r3, r3, #7
 80081d0:	b2db      	uxtb	r3, r3
 80081d2:	f003 0301 	and.w	r3, r3, #1
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d060      	beq.n	800829c <canardHandleRxFrame+0x4f8>
 80081da:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80081de:	099b      	lsrs	r3, r3, #6
 80081e0:	b2db      	uxtb	r3, r3
 80081e2:	f003 0301 	and.w	r3, r3, #1
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d158      	bne.n	800829c <canardHandleRxFrame+0x4f8>
    {
        if (frame->data_len <= 3)
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	7b1b      	ldrb	r3, [r3, #12]
 80081ee:	2b03      	cmp	r3, #3
 80081f0:	d806      	bhi.n	8008200 <canardHandleRxFrame+0x45c>
        {
            return -CANARD_ERROR_RX_SHORT_FRAME;
 80081f2:	f06f 030f 	mvn.w	r3, #15
 80081f6:	e183      	b.n	8008500 <canardHandleRxFrame+0x75c>
 80081f8:	001e8481 	.word	0x001e8481
 80081fc:	000f4241 	.word	0x000f4241
        }

        // take off the crc and store the payload
        rx_state->timestamp_usec = timestamp_usec;
 8008200:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008202:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008206:	e9c1 2302 	strd	r2, r3, [r1, #8]
        rx_state->payload_len = 0;
 800820a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800820c:	8ad3      	ldrh	r3, [r2, #22]
 800820e:	f36f 0309 	bfc	r3, #0, #10
 8008212:	82d3      	strh	r3, [r2, #22]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data + 2,
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f103 000c 	add.w	r0, r3, #12
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	3304      	adds	r3, #4
 800821e:	1c9a      	adds	r2, r3, #2
                                                 (uint8_t) (frame->data_len - 3));
 8008220:	68bb      	ldr	r3, [r7, #8]
 8008222:	7b1b      	ldrb	r3, [r3, #12]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data + 2,
 8008224:	3b03      	subs	r3, #3
 8008226:	b2db      	uxtb	r3, r3
 8008228:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800822a:	f000 fd49 	bl	8008cc0 <bufferBlockPushBytes>
 800822e:	4603      	mov	r3, r0
 8008230:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
        if (ret < 0)
 8008234:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8008238:	2b00      	cmp	r3, #0
 800823a:	da09      	bge.n	8008250 <canardHandleRxFrame+0x4ac>
        {
            releaseStatePayload(ins, rx_state);
 800823c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800823e:	68f8      	ldr	r0, [r7, #12]
 8008240:	f000 fd09 	bl	8008c56 <releaseStatePayload>
            prepareForNextTransfer(rx_state);
 8008244:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008246:	f000 fc07 	bl	8008a58 <prepareForNextTransfer>
            return -CANARD_ERROR_OUT_OF_MEMORY;
 800824a:	f06f 0302 	mvn.w	r3, #2
 800824e:	e157      	b.n	8008500 <canardHandleRxFrame+0x75c>
        }
        rx_state->payload_crc = (uint16_t)(((uint16_t) frame->data[0]) | (uint16_t)((uint16_t) frame->data[1] << 8U));
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	791b      	ldrb	r3, [r3, #4]
 8008254:	461a      	mov	r2, r3
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	795b      	ldrb	r3, [r3, #5]
 800825a:	021b      	lsls	r3, r3, #8
 800825c:	b29b      	uxth	r3, r3
 800825e:	4313      	orrs	r3, r2
 8008260:	b29a      	uxth	r2, r3
 8008262:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008264:	831a      	strh	r2, [r3, #24]
        rx_state->calculated_crc = crcAddSignature(0xFFFFU, data_type_signature);
 8008266:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800826a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800826e:	f000 fe67 	bl	8008f40 <crcAddSignature>
 8008272:	4603      	mov	r3, r0
 8008274:	461a      	mov	r2, r3
 8008276:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008278:	829a      	strh	r2, [r3, #20]
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 800827a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800827c:	8a98      	ldrh	r0, [r3, #20]
                                          frame->data + 2, (uint8_t)(frame->data_len - 3));
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	3304      	adds	r3, #4
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8008282:	1c99      	adds	r1, r3, #2
                                          frame->data + 2, (uint8_t)(frame->data_len - 3));
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	7b1b      	ldrb	r3, [r3, #12]
 8008288:	3b03      	subs	r3, #3
 800828a:	b2db      	uxtb	r3, r3
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 800828c:	461a      	mov	r2, r3
 800828e:	f000 fe86 	bl	8008f9e <crcAdd>
 8008292:	4603      	mov	r3, r0
 8008294:	461a      	mov	r2, r3
 8008296:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008298:	829a      	strh	r2, [r3, #20]
    {
 800829a:	e124      	b.n	80084e6 <canardHandleRxFrame+0x742>
    }
    else if (!IS_START_OF_TRANSFER(tail_byte) && !IS_END_OF_TRANSFER(tail_byte))    // Middle of a multi-frame transfer
 800829c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80082a0:	09db      	lsrs	r3, r3, #7
 80082a2:	b2db      	uxtb	r3, r3
 80082a4:	f003 0301 	and.w	r3, r3, #1
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d133      	bne.n	8008314 <canardHandleRxFrame+0x570>
 80082ac:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80082b0:	099b      	lsrs	r3, r3, #6
 80082b2:	b2db      	uxtb	r3, r3
 80082b4:	f003 0301 	and.w	r3, r3, #1
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d12b      	bne.n	8008314 <canardHandleRxFrame+0x570>
    {
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data,
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f103 000c 	add.w	r0, r3, #12
 80082c2:	68bb      	ldr	r3, [r7, #8]
 80082c4:	1d1a      	adds	r2, r3, #4
                                                 (uint8_t) (frame->data_len - 1));
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	7b1b      	ldrb	r3, [r3, #12]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data,
 80082ca:	3b01      	subs	r3, #1
 80082cc:	b2db      	uxtb	r3, r3
 80082ce:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80082d0:	f000 fcf6 	bl	8008cc0 <bufferBlockPushBytes>
 80082d4:	4603      	mov	r3, r0
 80082d6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (ret < 0)
 80082d8:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 80082dc:	2b00      	cmp	r3, #0
 80082de:	da09      	bge.n	80082f4 <canardHandleRxFrame+0x550>
        {
            releaseStatePayload(ins, rx_state);
 80082e0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80082e2:	68f8      	ldr	r0, [r7, #12]
 80082e4:	f000 fcb7 	bl	8008c56 <releaseStatePayload>
            prepareForNextTransfer(rx_state);
 80082e8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80082ea:	f000 fbb5 	bl	8008a58 <prepareForNextTransfer>
            return -CANARD_ERROR_OUT_OF_MEMORY;
 80082ee:	f06f 0302 	mvn.w	r3, #2
 80082f2:	e105      	b.n	8008500 <canardHandleRxFrame+0x75c>
        }
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 80082f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80082f6:	8a98      	ldrh	r0, [r3, #20]
                                          frame->data, (uint8_t)(frame->data_len - 1));
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	1d19      	adds	r1, r3, #4
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	7b1b      	ldrb	r3, [r3, #12]
 8008300:	3b01      	subs	r3, #1
 8008302:	b2db      	uxtb	r3, r3
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8008304:	461a      	mov	r2, r3
 8008306:	f000 fe4a 	bl	8008f9e <crcAdd>
 800830a:	4603      	mov	r3, r0
 800830c:	461a      	mov	r2, r3
 800830e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008310:	829a      	strh	r2, [r3, #20]
    {
 8008312:	e0e8      	b.n	80084e6 <canardHandleRxFrame+0x742>
    }
    else                                                                            // End of a multi-frame transfer
    {
        const uint8_t frame_payload_size = (uint8_t)(frame->data_len - 1);
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	7b1b      	ldrb	r3, [r3, #12]
 8008318:	3b01      	subs	r3, #1
 800831a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

        uint8_t tail_offset = 0;
 800831e:	2300      	movs	r3, #0
 8008320:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

        if (rx_state->payload_len < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE)
 8008324:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008326:	8adb      	ldrh	r3, [r3, #22]
 8008328:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800832c:	b29b      	uxth	r3, r3
 800832e:	2b04      	cmp	r3, #4
 8008330:	d823      	bhi.n	800837a <canardHandleRxFrame+0x5d6>
        {
            // Copy the beginning of the frame into the head, point the tail pointer to the remainder
            for (size_t i = rx_state->payload_len;
 8008332:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008334:	8adb      	ldrh	r3, [r3, #22]
 8008336:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800833a:	b29b      	uxth	r3, r3
 800833c:	667b      	str	r3, [r7, #100]	@ 0x64
 800833e:	e012      	b.n	8008366 <canardHandleRxFrame+0x5c2>
                 (i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) && (tail_offset < frame_payload_size);
                 i++, tail_offset++)
            {
                rx_state->buffer_head[i] = frame->data[tail_offset];
 8008340:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8008344:	68ba      	ldr	r2, [r7, #8]
 8008346:	4413      	add	r3, r2
 8008348:	7919      	ldrb	r1, [r3, #4]
 800834a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800834c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800834e:	4413      	add	r3, r2
 8008350:	331b      	adds	r3, #27
 8008352:	460a      	mov	r2, r1
 8008354:	701a      	strb	r2, [r3, #0]
                 i++, tail_offset++)
 8008356:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008358:	3301      	adds	r3, #1
 800835a:	667b      	str	r3, [r7, #100]	@ 0x64
 800835c:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8008360:	3301      	adds	r3, #1
 8008362:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                 (i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) && (tail_offset < frame_payload_size);
 8008366:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008368:	2b04      	cmp	r3, #4
 800836a:	d848      	bhi.n	80083fe <canardHandleRxFrame+0x65a>
 800836c:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8008370:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8008374:	429a      	cmp	r2, r3
 8008376:	d3e3      	bcc.n	8008340 <canardHandleRxFrame+0x59c>
 8008378:	e041      	b.n	80083fe <canardHandleRxFrame+0x65a>
            }
        }
        else
        {
            // Like above, except that the beginning goes into the last block of the storage
            CanardBufferBlock* block = canardBufferFromIdx(&ins->allocator, rx_state->buffer_blocks);
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	f103 020c 	add.w	r2, r3, #12
 8008380:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008382:	685b      	ldr	r3, [r3, #4]
 8008384:	4619      	mov	r1, r3
 8008386:	4610      	mov	r0, r2
 8008388:	f7ff fc90 	bl	8007cac <canardBufferFromIdx>
 800838c:	6638      	str	r0, [r7, #96]	@ 0x60
            if (block != NULL)
 800838e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008390:	2b00      	cmp	r3, #0
 8008392:	d034      	beq.n	80083fe <canardHandleRxFrame+0x65a>
            {
                size_t offset = CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE;    // Payload offset of the first block
 8008394:	2305      	movs	r3, #5
 8008396:	65fb      	str	r3, [r7, #92]	@ 0x5c
                while (block->next != NULL)
 8008398:	e005      	b.n	80083a6 <canardHandleRxFrame+0x602>
                {
                    block = block->next;
 800839a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	663b      	str	r3, [r7, #96]	@ 0x60
                    offset += CANARD_BUFFER_BLOCK_DATA_SIZE;
 80083a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083a2:	331c      	adds	r3, #28
 80083a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
                while (block->next != NULL)
 80083a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d1f5      	bne.n	800839a <canardHandleRxFrame+0x5f6>
                }
                CANARD_ASSERT(block != NULL);

                const size_t offset_within_block = rx_state->payload_len - offset;
 80083ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80083b0:	8adb      	ldrh	r3, [r3, #22]
 80083b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80083b6:	b29b      	uxth	r3, r3
 80083b8:	461a      	mov	r2, r3
 80083ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083bc:	1ad3      	subs	r3, r2, r3
 80083be:	63bb      	str	r3, [r7, #56]	@ 0x38
                CANARD_ASSERT(offset_within_block <= CANARD_BUFFER_BLOCK_DATA_SIZE);

                for (size_t i = offset_within_block;
 80083c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80083c4:	e012      	b.n	80083ec <canardHandleRxFrame+0x648>
                     (i < CANARD_BUFFER_BLOCK_DATA_SIZE) && (tail_offset < frame_payload_size);
                     i++, tail_offset++)
                {
                    block->data[i] = frame->data[tail_offset];
 80083c6:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80083ca:	68ba      	ldr	r2, [r7, #8]
 80083cc:	4413      	add	r3, r2
 80083ce:	7919      	ldrb	r1, [r3, #4]
 80083d0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80083d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80083d4:	4413      	add	r3, r2
 80083d6:	3304      	adds	r3, #4
 80083d8:	460a      	mov	r2, r1
 80083da:	701a      	strb	r2, [r3, #0]
                     i++, tail_offset++)
 80083dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80083de:	3301      	adds	r3, #1
 80083e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80083e2:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80083e6:	3301      	adds	r3, #1
 80083e8:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                     (i < CANARD_BUFFER_BLOCK_DATA_SIZE) && (tail_offset < frame_payload_size);
 80083ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80083ee:	2b1b      	cmp	r3, #27
 80083f0:	d805      	bhi.n	80083fe <canardHandleRxFrame+0x65a>
 80083f2:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 80083f6:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80083fa:	429a      	cmp	r2, r3
 80083fc:	d3e3      	bcc.n	80083c6 <canardHandleRxFrame+0x622>
                }
            }
        }

        CanardRxTransfer rx_transfer = {
 80083fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008402:	e9c7 2304 	strd	r2, r3, [r7, #16]
            .timestamp_usec = timestamp_usec,
            .payload_head = rx_state->buffer_head,
 8008406:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008408:	331b      	adds	r3, #27
        CanardRxTransfer rx_transfer = {
 800840a:	61bb      	str	r3, [r7, #24]
            .payload_middle = canardBufferFromIdx(&ins->allocator, rx_state->buffer_blocks),
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	f103 020c 	add.w	r2, r3, #12
 8008412:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008414:	685b      	ldr	r3, [r3, #4]
 8008416:	4619      	mov	r1, r3
 8008418:	4610      	mov	r0, r2
 800841a:	f7ff fc47 	bl	8007cac <canardBufferFromIdx>
 800841e:	4603      	mov	r3, r0
        CanardRxTransfer rx_transfer = {
 8008420:	61fb      	str	r3, [r7, #28]
            .payload_tail = (tail_offset >= frame_payload_size) ? NULL : (&frame->data[tail_offset]),
 8008422:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8008426:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800842a:	429a      	cmp	r2, r3
 800842c:	d205      	bcs.n	800843a <canardHandleRxFrame+0x696>
 800842e:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8008432:	68ba      	ldr	r2, [r7, #8]
 8008434:	4413      	add	r3, r2
 8008436:	3304      	adds	r3, #4
 8008438:	e000      	b.n	800843c <canardHandleRxFrame+0x698>
 800843a:	2300      	movs	r3, #0
        CanardRxTransfer rx_transfer = {
 800843c:	623b      	str	r3, [r7, #32]
            .payload_len = (uint16_t)(rx_state->payload_len + frame_payload_size),
 800843e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008440:	8adb      	ldrh	r3, [r3, #22]
 8008442:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008446:	b29b      	uxth	r3, r3
 8008448:	461a      	mov	r2, r3
 800844a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800844e:	b29b      	uxth	r3, r3
 8008450:	4413      	add	r3, r2
 8008452:	b29b      	uxth	r3, r3
        CanardRxTransfer rx_transfer = {
 8008454:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008456:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800845a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800845c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008460:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            .data_type_id = data_type_id,
            .transfer_type = (uint8_t)transfer_type,
            .transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte),
 8008464:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8008468:	f003 031f 	and.w	r3, r3, #31
 800846c:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 800846e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8008472:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8008476:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800847a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800847e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
#elif CANARD_ENABLE_TAO_OPTION
            .tao = !ins->tao_disabled
#endif
        };

        rx_state->buffer_blocks = CANARD_BUFFER_IDX_NONE;     // Block list ownership has been transferred to rx_transfer!
 8008482:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008484:	2200      	movs	r2, #0
 8008486:	605a      	str	r2, [r3, #4]

        // CRC validation
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc, frame->data, frame->data_len - 1U);
 8008488:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800848a:	8a98      	ldrh	r0, [r3, #20]
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	1d19      	adds	r1, r3, #4
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	7b1b      	ldrb	r3, [r3, #12]
 8008494:	3b01      	subs	r3, #1
 8008496:	461a      	mov	r2, r3
 8008498:	f000 fd81 	bl	8008f9e <crcAdd>
 800849c:	4603      	mov	r3, r0
 800849e:	461a      	mov	r2, r3
 80084a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084a2:	829a      	strh	r2, [r3, #20]
        if (rx_state->calculated_crc == rx_state->payload_crc)
 80084a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084a6:	8a9a      	ldrh	r2, [r3, #20]
 80084a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084aa:	8b1b      	ldrh	r3, [r3, #24]
 80084ac:	429a      	cmp	r2, r3
 80084ae:	d106      	bne.n	80084be <canardHandleRxFrame+0x71a>
        {
            ins->on_reception(ins, &rx_transfer);
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	689b      	ldr	r3, [r3, #8]
 80084b4:	f107 0210 	add.w	r2, r7, #16
 80084b8:	4611      	mov	r1, r2
 80084ba:	68f8      	ldr	r0, [r7, #12]
 80084bc:	4798      	blx	r3
        }

        // Making sure the payload is released even if the application didn't bother with it
        canardReleaseRxTransferPayload(ins, &rx_transfer);
 80084be:	f107 0310 	add.w	r3, r7, #16
 80084c2:	4619      	mov	r1, r3
 80084c4:	68f8      	ldr	r0, [r7, #12]
 80084c6:	f000 f821 	bl	800850c <canardReleaseRxTransferPayload>
        prepareForNextTransfer(rx_state);
 80084ca:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80084cc:	f000 fac4 	bl	8008a58 <prepareForNextTransfer>

        if (rx_state->calculated_crc == rx_state->payload_crc)
 80084d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084d2:	8a9a      	ldrh	r2, [r3, #20]
 80084d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084d6:	8b1b      	ldrh	r3, [r3, #24]
 80084d8:	429a      	cmp	r2, r3
 80084da:	d101      	bne.n	80084e0 <canardHandleRxFrame+0x73c>
        {
            return CANARD_OK;
 80084dc:	2300      	movs	r3, #0
 80084de:	e00f      	b.n	8008500 <canardHandleRxFrame+0x75c>
        }
        else
        {
            return -CANARD_ERROR_RX_BAD_CRC;
 80084e0:	f06f 0310 	mvn.w	r3, #16
 80084e4:	e00c      	b.n	8008500 <canardHandleRxFrame+0x75c>
        }
    }

    rx_state->next_toggle = rx_state->next_toggle ? 0 : 1;
 80084e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084e8:	7ddb      	ldrb	r3, [r3, #23]
 80084ea:	b25b      	sxtb	r3, r3
 80084ec:	43db      	mvns	r3, r3
 80084ee:	b2db      	uxtb	r3, r3
 80084f0:	09db      	lsrs	r3, r3, #7
 80084f2:	b2d9      	uxtb	r1, r3
 80084f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80084f6:	7dd3      	ldrb	r3, [r2, #23]
 80084f8:	f361 13c7 	bfi	r3, r1, #7, #1
 80084fc:	75d3      	strb	r3, [r2, #23]
    return CANARD_OK;
 80084fe:	2300      	movs	r3, #0
}
 8008500:	4618      	mov	r0, r3
 8008502:	3774      	adds	r7, #116	@ 0x74
 8008504:	46bd      	mov	sp, r7
 8008506:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800850a:	bf00      	nop

0800850c <canardReleaseRxTransferPayload>:
     */
    copyBitArray(&storage.bytes[0], 0, bit_length, (uint8_t*) destination, bit_offset);
}

void canardReleaseRxTransferPayload(CanardInstance* ins, CanardRxTransfer* transfer)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b084      	sub	sp, #16
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
 8008514:	6039      	str	r1, [r7, #0]
    while (transfer->payload_middle != NULL)
 8008516:	e00f      	b.n	8008538 <canardReleaseRxTransferPayload+0x2c>
    {
        CanardBufferBlock* const temp = transfer->payload_middle->next;
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	68db      	ldr	r3, [r3, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	60fb      	str	r3, [r7, #12]
        freeBlock(&ins->allocator, transfer->payload_middle);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	f103 020c 	add.w	r2, r3, #12
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	68db      	ldr	r3, [r3, #12]
 800852a:	4619      	mov	r1, r3
 800852c:	4610      	mov	r0, r2
 800852e:	f000 fdb3 	bl	8009098 <freeBlock>
        transfer->payload_middle = temp;
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	68fa      	ldr	r2, [r7, #12]
 8008536:	60da      	str	r2, [r3, #12]
    while (transfer->payload_middle != NULL)
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	68db      	ldr	r3, [r3, #12]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d1eb      	bne.n	8008518 <canardReleaseRxTransferPayload+0xc>
    }

    transfer->payload_middle = NULL;
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	2200      	movs	r2, #0
 8008544:	60da      	str	r2, [r3, #12]
    transfer->payload_head = NULL;
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	2200      	movs	r2, #0
 800854a:	609a      	str	r2, [r3, #8]
    transfer->payload_tail = NULL;
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	2200      	movs	r2, #0
 8008550:	611a      	str	r2, [r3, #16]
    transfer->payload_len = 0;
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	2200      	movs	r2, #0
 8008556:	829a      	strh	r2, [r3, #20]
}
 8008558:	bf00      	nop
 800855a:	3710      	adds	r7, #16
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}

08008560 <computeTransferIDForwardDistance>:

/*
 * Internal (static functions)
 */
CANARD_INTERNAL int16_t computeTransferIDForwardDistance(uint8_t a, uint8_t b)
{
 8008560:	b480      	push	{r7}
 8008562:	b085      	sub	sp, #20
 8008564:	af00      	add	r7, sp, #0
 8008566:	4603      	mov	r3, r0
 8008568:	460a      	mov	r2, r1
 800856a:	71fb      	strb	r3, [r7, #7]
 800856c:	4613      	mov	r3, r2
 800856e:	71bb      	strb	r3, [r7, #6]
    int16_t d = (int16_t)(a - b);
 8008570:	79fb      	ldrb	r3, [r7, #7]
 8008572:	b29a      	uxth	r2, r3
 8008574:	79bb      	ldrb	r3, [r7, #6]
 8008576:	b29b      	uxth	r3, r3
 8008578:	1ad3      	subs	r3, r2, r3
 800857a:	b29b      	uxth	r3, r3
 800857c:	81fb      	strh	r3, [r7, #14]
    if (d < 0)
 800857e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008582:	2b00      	cmp	r3, #0
 8008584:	da03      	bge.n	800858e <computeTransferIDForwardDistance+0x2e>
    {
        d = (int16_t)(d + (int16_t)(1U << TRANSFER_ID_BIT_LEN));
 8008586:	89fb      	ldrh	r3, [r7, #14]
 8008588:	3320      	adds	r3, #32
 800858a:	b29b      	uxth	r3, r3
 800858c:	81fb      	strh	r3, [r7, #14]
    }
    return d;
 800858e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8008592:	4618      	mov	r0, r3
 8008594:	3714      	adds	r7, #20
 8008596:	46bd      	mov	sp, r7
 8008598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859c:	4770      	bx	lr

0800859e <incrementTransferID>:

CANARD_INTERNAL void incrementTransferID(uint8_t* transfer_id)
{
 800859e:	b480      	push	{r7}
 80085a0:	b083      	sub	sp, #12
 80085a2:	af00      	add	r7, sp, #0
 80085a4:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(transfer_id != NULL);

    (*transfer_id)++;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	781b      	ldrb	r3, [r3, #0]
 80085aa:	3301      	adds	r3, #1
 80085ac:	b2da      	uxtb	r2, r3
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	701a      	strb	r2, [r3, #0]
    if (*transfer_id >= 32)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	781b      	ldrb	r3, [r3, #0]
 80085b6:	2b1f      	cmp	r3, #31
 80085b8:	d902      	bls.n	80085c0 <incrementTransferID+0x22>
    {
        *transfer_id = 0;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2200      	movs	r2, #0
 80085be:	701a      	strb	r2, [r3, #0]
    }
}
 80085c0:	bf00      	nop
 80085c2:	370c      	adds	r7, #12
 80085c4:	46bd      	mov	sp, r7
 80085c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ca:	4770      	bx	lr

080085cc <dlcToDataLength>:

CANARD_INTERNAL uint16_t dlcToDataLength(uint16_t dlc) {
 80085cc:	b480      	push	{r7}
 80085ce:	b083      	sub	sp, #12
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	4603      	mov	r3, r0
 80085d4:	80fb      	strh	r3, [r7, #6]
    /*
    Data Length Code      9  10  11  12  13  14  15
    Number of data bytes 12  16  20  24  32  48  64
    */
    if (dlc <= 8) {
 80085d6:	88fb      	ldrh	r3, [r7, #6]
 80085d8:	2b08      	cmp	r3, #8
 80085da:	d801      	bhi.n	80085e0 <dlcToDataLength+0x14>
        return dlc;
 80085dc:	88fb      	ldrh	r3, [r7, #6]
 80085de:	e01e      	b.n	800861e <dlcToDataLength+0x52>
    } else if (dlc == 9) {
 80085e0:	88fb      	ldrh	r3, [r7, #6]
 80085e2:	2b09      	cmp	r3, #9
 80085e4:	d101      	bne.n	80085ea <dlcToDataLength+0x1e>
        return 12;
 80085e6:	230c      	movs	r3, #12
 80085e8:	e019      	b.n	800861e <dlcToDataLength+0x52>
    } else if (dlc == 10) {
 80085ea:	88fb      	ldrh	r3, [r7, #6]
 80085ec:	2b0a      	cmp	r3, #10
 80085ee:	d101      	bne.n	80085f4 <dlcToDataLength+0x28>
        return 16;
 80085f0:	2310      	movs	r3, #16
 80085f2:	e014      	b.n	800861e <dlcToDataLength+0x52>
    } else if (dlc == 11) {
 80085f4:	88fb      	ldrh	r3, [r7, #6]
 80085f6:	2b0b      	cmp	r3, #11
 80085f8:	d101      	bne.n	80085fe <dlcToDataLength+0x32>
        return 20;
 80085fa:	2314      	movs	r3, #20
 80085fc:	e00f      	b.n	800861e <dlcToDataLength+0x52>
    } else if (dlc == 12) {
 80085fe:	88fb      	ldrh	r3, [r7, #6]
 8008600:	2b0c      	cmp	r3, #12
 8008602:	d101      	bne.n	8008608 <dlcToDataLength+0x3c>
        return 24;
 8008604:	2318      	movs	r3, #24
 8008606:	e00a      	b.n	800861e <dlcToDataLength+0x52>
    } else if (dlc == 13) {
 8008608:	88fb      	ldrh	r3, [r7, #6]
 800860a:	2b0d      	cmp	r3, #13
 800860c:	d101      	bne.n	8008612 <dlcToDataLength+0x46>
        return 32;
 800860e:	2320      	movs	r3, #32
 8008610:	e005      	b.n	800861e <dlcToDataLength+0x52>
    } else if (dlc == 14) {
 8008612:	88fb      	ldrh	r3, [r7, #6]
 8008614:	2b0e      	cmp	r3, #14
 8008616:	d101      	bne.n	800861c <dlcToDataLength+0x50>
        return 48;
 8008618:	2330      	movs	r3, #48	@ 0x30
 800861a:	e000      	b.n	800861e <dlcToDataLength+0x52>
    }
    return 64;
 800861c:	2340      	movs	r3, #64	@ 0x40
}
 800861e:	4618      	mov	r0, r3
 8008620:	370c      	adds	r7, #12
 8008622:	46bd      	mov	sp, r7
 8008624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008628:	4770      	bx	lr

0800862a <dataLengthToDlc>:

CANARD_INTERNAL uint16_t dataLengthToDlc(uint16_t data_length) {
 800862a:	b480      	push	{r7}
 800862c:	b083      	sub	sp, #12
 800862e:	af00      	add	r7, sp, #0
 8008630:	4603      	mov	r3, r0
 8008632:	80fb      	strh	r3, [r7, #6]
    if (data_length <= 8) {
 8008634:	88fb      	ldrh	r3, [r7, #6]
 8008636:	2b08      	cmp	r3, #8
 8008638:	d801      	bhi.n	800863e <dataLengthToDlc+0x14>
        return data_length;
 800863a:	88fb      	ldrh	r3, [r7, #6]
 800863c:	e01e      	b.n	800867c <dataLengthToDlc+0x52>
    } else if (data_length <= 12) {
 800863e:	88fb      	ldrh	r3, [r7, #6]
 8008640:	2b0c      	cmp	r3, #12
 8008642:	d801      	bhi.n	8008648 <dataLengthToDlc+0x1e>
        return 9;
 8008644:	2309      	movs	r3, #9
 8008646:	e019      	b.n	800867c <dataLengthToDlc+0x52>
    } else if (data_length <= 16) {
 8008648:	88fb      	ldrh	r3, [r7, #6]
 800864a:	2b10      	cmp	r3, #16
 800864c:	d801      	bhi.n	8008652 <dataLengthToDlc+0x28>
        return 10;
 800864e:	230a      	movs	r3, #10
 8008650:	e014      	b.n	800867c <dataLengthToDlc+0x52>
    } else if (data_length <= 20) {
 8008652:	88fb      	ldrh	r3, [r7, #6]
 8008654:	2b14      	cmp	r3, #20
 8008656:	d801      	bhi.n	800865c <dataLengthToDlc+0x32>
        return 11;
 8008658:	230b      	movs	r3, #11
 800865a:	e00f      	b.n	800867c <dataLengthToDlc+0x52>
    } else if (data_length <= 24) {
 800865c:	88fb      	ldrh	r3, [r7, #6]
 800865e:	2b18      	cmp	r3, #24
 8008660:	d801      	bhi.n	8008666 <dataLengthToDlc+0x3c>
        return 12;
 8008662:	230c      	movs	r3, #12
 8008664:	e00a      	b.n	800867c <dataLengthToDlc+0x52>
    } else if (data_length <= 32) {
 8008666:	88fb      	ldrh	r3, [r7, #6]
 8008668:	2b20      	cmp	r3, #32
 800866a:	d801      	bhi.n	8008670 <dataLengthToDlc+0x46>
        return 13;
 800866c:	230d      	movs	r3, #13
 800866e:	e005      	b.n	800867c <dataLengthToDlc+0x52>
    } else if (data_length <= 48) {
 8008670:	88fb      	ldrh	r3, [r7, #6]
 8008672:	2b30      	cmp	r3, #48	@ 0x30
 8008674:	d801      	bhi.n	800867a <dataLengthToDlc+0x50>
        return 14;
 8008676:	230e      	movs	r3, #14
 8008678:	e000      	b.n	800867c <dataLengthToDlc+0x52>
    }
    return 15;
 800867a:	230f      	movs	r3, #15
}
 800867c:	4618      	mov	r0, r3
 800867e:	370c      	adds	r7, #12
 8008680:	46bd      	mov	sp, r7
 8008682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008686:	4770      	bx	lr

08008688 <enqueueTxFrames>:
CANARD_INTERNAL int16_t enqueueTxFrames(CanardInstance* ins,
                                        uint32_t can_id,
                                        uint16_t crc,
                                        CanardTxTransfer* transfer
)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b08c      	sub	sp, #48	@ 0x30
 800868c:	af00      	add	r7, sp, #0
 800868e:	60f8      	str	r0, [r7, #12]
 8008690:	60b9      	str	r1, [r7, #8]
 8008692:	603b      	str	r3, [r7, #0]
 8008694:	4613      	mov	r3, r2
 8008696:	80fb      	strh	r3, [r7, #6]
    CANARD_ASSERT(ins != NULL);
    CANARD_ASSERT((can_id & CANARD_CAN_EXT_ID_MASK) == can_id);            // Flags must be cleared

    if (transfer->inout_transfer_id == NULL)
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	695b      	ldr	r3, [r3, #20]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d102      	bne.n	80086a6 <enqueueTxFrames+0x1e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 80086a0:	f06f 0301 	mvn.w	r3, #1
 80086a4:	e11c      	b.n	80088e0 <enqueueTxFrames+0x258>
    }

    if ((transfer->payload_len > 0) && (transfer->payload == NULL))
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	8c1b      	ldrh	r3, [r3, #32]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d006      	beq.n	80086bc <enqueueTxFrames+0x34>
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	69db      	ldr	r3, [r3, #28]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d102      	bne.n	80086bc <enqueueTxFrames+0x34>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 80086b6:	f06f 0301 	mvn.w	r3, #1
 80086ba:	e111      	b.n	80088e0 <enqueueTxFrames+0x258>
    }

    int16_t result = 0;
 80086bc:	2300      	movs	r3, #0
 80086be:	85fb      	strh	r3, [r7, #46]	@ 0x2e
#if CANARD_ENABLE_CANFD
    uint8_t frame_max_data_len = transfer->canfd ? CANARD_CANFD_FRAME_MAX_DATA_LEN:CANARD_CAN_FRAME_MAX_DATA_LEN;
#else
    uint8_t frame_max_data_len = CANARD_CAN_FRAME_MAX_DATA_LEN;
 80086c0:	2308      	movs	r3, #8
 80086c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
    if (transfer->payload_len < frame_max_data_len)                        // Single frame transfer
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	8c1a      	ldrh	r2, [r3, #32]
 80086ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80086ce:	b29b      	uxth	r3, r3
 80086d0:	429a      	cmp	r2, r3
 80086d2:	d24b      	bcs.n	800876c <enqueueTxFrames+0xe4>
    {
        CanardTxQueueItem* queue_item = createTxItem(&ins->allocator);
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	330c      	adds	r3, #12
 80086d8:	4618      	mov	r0, r3
 80086da:	f000 f94a 	bl	8008972 <createTxItem>
 80086de:	6178      	str	r0, [r7, #20]
        if (queue_item == NULL)
 80086e0:	697b      	ldr	r3, [r7, #20]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d102      	bne.n	80086ec <enqueueTxFrames+0x64>
        {
            return -CANARD_ERROR_OUT_OF_MEMORY;
 80086e6:	f06f 0302 	mvn.w	r3, #2
 80086ea:	e0f9      	b.n	80088e0 <enqueueTxFrames+0x258>
        }

        memcpy(queue_item->frame.data, transfer->payload, transfer->payload_len);
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	f103 0008 	add.w	r0, r3, #8
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	69d9      	ldr	r1, [r3, #28]
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	8c1b      	ldrh	r3, [r3, #32]
 80086fa:	461a      	mov	r2, r3
 80086fc:	f001 fe64 	bl	800a3c8 <memcpy>

        transfer->payload_len = dlcToDataLength(dataLengthToDlc(transfer->payload_len+1))-1;
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	8c1b      	ldrh	r3, [r3, #32]
 8008704:	3301      	adds	r3, #1
 8008706:	b29b      	uxth	r3, r3
 8008708:	4618      	mov	r0, r3
 800870a:	f7ff ff8e 	bl	800862a <dataLengthToDlc>
 800870e:	4603      	mov	r3, r0
 8008710:	4618      	mov	r0, r3
 8008712:	f7ff ff5b 	bl	80085cc <dlcToDataLength>
 8008716:	4603      	mov	r3, r0
 8008718:	3b01      	subs	r3, #1
 800871a:	b29a      	uxth	r2, r3
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	841a      	strh	r2, [r3, #32]
        queue_item->frame.data_len = (uint8_t)(transfer->payload_len + 1);
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	8c1b      	ldrh	r3, [r3, #32]
 8008724:	b2db      	uxtb	r3, r3
 8008726:	3301      	adds	r3, #1
 8008728:	b2da      	uxtb	r2, r3
 800872a:	697b      	ldr	r3, [r7, #20]
 800872c:	741a      	strb	r2, [r3, #16]
        queue_item->frame.data[transfer->payload_len] = (uint8_t)(0xC0U | (*transfer->inout_transfer_id & 31U));
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	695b      	ldr	r3, [r3, #20]
 8008732:	781b      	ldrb	r3, [r3, #0]
 8008734:	f003 031f 	and.w	r3, r3, #31
 8008738:	b2db      	uxtb	r3, r3
 800873a:	683a      	ldr	r2, [r7, #0]
 800873c:	8c12      	ldrh	r2, [r2, #32]
 800873e:	4611      	mov	r1, r2
 8008740:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8008744:	b2da      	uxtb	r2, r3
 8008746:	697b      	ldr	r3, [r7, #20]
 8008748:	440b      	add	r3, r1
 800874a:	721a      	strb	r2, [r3, #8]
        queue_item->frame.id = can_id | CANARD_CAN_FRAME_EFF;
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	605a      	str	r2, [r3, #4]
        queue_item->frame.iface_mask = transfer->iface_mask;
#endif
#if CANARD_ENABLE_CANFD
        queue_item->frame.canfd = transfer->canfd;
#endif
        pushTxQueue(ins, queue_item);
 8008756:	6979      	ldr	r1, [r7, #20]
 8008758:	68f8      	ldr	r0, [r7, #12]
 800875a:	f000 f8c5 	bl	80088e8 <pushTxQueue>
        result++;
 800875e:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8008762:	b29b      	uxth	r3, r3
 8008764:	3301      	adds	r3, #1
 8008766:	b29b      	uxth	r3, r3
 8008768:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800876a:	e0b7      	b.n	80088dc <enqueueTxFrames+0x254>
    }
    else                                                                    // Multi frame transfer
    {
        uint16_t data_index = 0;
 800876c:	2300      	movs	r3, #0
 800876e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
        uint8_t toggle = 0;
 8008770:	2300      	movs	r3, #0
 8008772:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        uint8_t sot_eot = 0x80;
 8008776:	2380      	movs	r3, #128	@ 0x80
 8008778:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
          see if we are going to be able to allocate enough blocks for
          this transfer. If not then stop now, otherwise we will end
          up doing a partial (corrupt) transfer which will just make
          the situation worse as it will waste bus bandwidth
         */
        const uint16_t total_bytes = transfer->payload_len + 2; // including CRC
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	8c1b      	ldrh	r3, [r3, #32]
 8008780:	3302      	adds	r3, #2
 8008782:	84bb      	strh	r3, [r7, #36]	@ 0x24
        const uint8_t bytes_per_frame = frame_max_data_len-1; // sot/eot byte consumes one byte
 8008784:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008788:	3b01      	subs	r3, #1
 800878a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        const uint16_t frames_needed = (total_bytes + (bytes_per_frame-1)) / bytes_per_frame;
 800878e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008790:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008794:	3b01      	subs	r3, #1
 8008796:	441a      	add	r2, r3
 8008798:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800879c:	fb92 f3f3 	sdiv	r3, r2, r3
 80087a0:	843b      	strh	r3, [r7, #32]
        const uint16_t blocks_available = ins->allocator.statistics.capacity_blocks - ins->allocator.statistics.current_usage_blocks;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	8a9a      	ldrh	r2, [r3, #20]
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	8adb      	ldrh	r3, [r3, #22]
 80087aa:	1ad3      	subs	r3, r2, r3
 80087ac:	83fb      	strh	r3, [r7, #30]
        if (blocks_available < frames_needed) {
 80087ae:	8bfa      	ldrh	r2, [r7, #30]
 80087b0:	8c3b      	ldrh	r3, [r7, #32]
 80087b2:	429a      	cmp	r2, r3
 80087b4:	d202      	bcs.n	80087bc <enqueueTxFrames+0x134>
            return -CANARD_ERROR_OUT_OF_MEMORY;
 80087b6:	f06f 0302 	mvn.w	r3, #2
 80087ba:	e091      	b.n	80088e0 <enqueueTxFrames+0x258>
        }

        CanardTxQueueItem* queue_item = NULL;
 80087bc:	2300      	movs	r3, #0
 80087be:	61bb      	str	r3, [r7, #24]

        while (transfer->payload_len - data_index != 0)
 80087c0:	e086      	b.n	80088d0 <enqueueTxFrames+0x248>
        {
            queue_item = createTxItem(&ins->allocator);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	330c      	adds	r3, #12
 80087c6:	4618      	mov	r0, r3
 80087c8:	f000 f8d3 	bl	8008972 <createTxItem>
 80087cc:	61b8      	str	r0, [r7, #24]
            if (queue_item == NULL)
 80087ce:	69bb      	ldr	r3, [r7, #24]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d102      	bne.n	80087da <enqueueTxFrames+0x152>
            {
                CANARD_ASSERT(false);
                return -CANARD_ERROR_OUT_OF_MEMORY;
 80087d4:	f06f 0302 	mvn.w	r3, #2
 80087d8:	e082      	b.n	80088e0 <enqueueTxFrames+0x258>
            }

            uint16_t i = 0;
 80087da:	2300      	movs	r3, #0
 80087dc:	853b      	strh	r3, [r7, #40]	@ 0x28
            if (data_index == 0)
 80087de:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d10c      	bne.n	80087fe <enqueueTxFrames+0x176>
            {
                // add crc
                queue_item->frame.data[0] = (uint8_t) (crc);
 80087e4:	88fb      	ldrh	r3, [r7, #6]
 80087e6:	b2da      	uxtb	r2, r3
 80087e8:	69bb      	ldr	r3, [r7, #24]
 80087ea:	721a      	strb	r2, [r3, #8]
                queue_item->frame.data[1] = (uint8_t) (crc >> 8U);
 80087ec:	88fb      	ldrh	r3, [r7, #6]
 80087ee:	0a1b      	lsrs	r3, r3, #8
 80087f0:	b29b      	uxth	r3, r3
 80087f2:	b2da      	uxtb	r2, r3
 80087f4:	69bb      	ldr	r3, [r7, #24]
 80087f6:	725a      	strb	r2, [r3, #9]
                i = 2;
 80087f8:	2302      	movs	r3, #2
 80087fa:	853b      	strh	r3, [r7, #40]	@ 0x28
 80087fc:	e012      	b.n	8008824 <enqueueTxFrames+0x19c>
            }
            else
            {
                i = 0;
 80087fe:	2300      	movs	r3, #0
 8008800:	853b      	strh	r3, [r7, #40]	@ 0x28
            }

            for (; i < (frame_max_data_len - 1) && data_index < transfer->payload_len; i++, data_index++)
 8008802:	e00f      	b.n	8008824 <enqueueTxFrames+0x19c>
            {
                queue_item->frame.data[i] = transfer->payload[data_index];
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	69da      	ldr	r2, [r3, #28]
 8008808:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800880a:	441a      	add	r2, r3
 800880c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800880e:	7811      	ldrb	r1, [r2, #0]
 8008810:	69ba      	ldr	r2, [r7, #24]
 8008812:	4413      	add	r3, r2
 8008814:	460a      	mov	r2, r1
 8008816:	721a      	strb	r2, [r3, #8]
            for (; i < (frame_max_data_len - 1) && data_index < transfer->payload_len; i++, data_index++)
 8008818:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800881a:	3301      	adds	r3, #1
 800881c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800881e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008820:	3301      	adds	r3, #1
 8008822:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8008824:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008826:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800882a:	3b01      	subs	r3, #1
 800882c:	429a      	cmp	r2, r3
 800882e:	da04      	bge.n	800883a <enqueueTxFrames+0x1b2>
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	8c1b      	ldrh	r3, [r3, #32]
 8008834:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8008836:	429a      	cmp	r2, r3
 8008838:	d3e4      	bcc.n	8008804 <enqueueTxFrames+0x17c>
            }
            // tail byte
            sot_eot = (data_index == transfer->payload_len) ? (uint8_t)0x40 : sot_eot;
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	8c1b      	ldrh	r3, [r3, #32]
 800883e:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8008840:	429a      	cmp	r2, r3
 8008842:	d002      	beq.n	800884a <enqueueTxFrames+0x1c2>
 8008844:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008848:	e000      	b.n	800884c <enqueueTxFrames+0x1c4>
 800884a:	2340      	movs	r3, #64	@ 0x40
 800884c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
            
            i = dlcToDataLength(dataLengthToDlc(i+1))-1;
 8008850:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008852:	3301      	adds	r3, #1
 8008854:	b29b      	uxth	r3, r3
 8008856:	4618      	mov	r0, r3
 8008858:	f7ff fee7 	bl	800862a <dataLengthToDlc>
 800885c:	4603      	mov	r3, r0
 800885e:	4618      	mov	r0, r3
 8008860:	f7ff feb4 	bl	80085cc <dlcToDataLength>
 8008864:	4603      	mov	r3, r0
 8008866:	3b01      	subs	r3, #1
 8008868:	853b      	strh	r3, [r7, #40]	@ 0x28
            queue_item->frame.data[i] = (uint8_t)(sot_eot | ((uint32_t)toggle << 5U) | ((uint32_t)*transfer->inout_transfer_id & 31U));
 800886a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800886e:	015b      	lsls	r3, r3, #5
 8008870:	b2da      	uxtb	r2, r3
 8008872:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008876:	4313      	orrs	r3, r2
 8008878:	b2d9      	uxtb	r1, r3
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	695b      	ldr	r3, [r3, #20]
 800887e:	781b      	ldrb	r3, [r3, #0]
 8008880:	f003 031f 	and.w	r3, r3, #31
 8008884:	b2da      	uxtb	r2, r3
 8008886:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008888:	430a      	orrs	r2, r1
 800888a:	b2d1      	uxtb	r1, r2
 800888c:	69ba      	ldr	r2, [r7, #24]
 800888e:	4413      	add	r3, r2
 8008890:	460a      	mov	r2, r1
 8008892:	721a      	strb	r2, [r3, #8]
            queue_item->frame.id = can_id | CANARD_CAN_FRAME_EFF;
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800889a:	69bb      	ldr	r3, [r7, #24]
 800889c:	605a      	str	r2, [r3, #4]
            queue_item->frame.data_len = (uint8_t)(i + 1);
 800889e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80088a0:	b2db      	uxtb	r3, r3
 80088a2:	3301      	adds	r3, #1
 80088a4:	b2da      	uxtb	r2, r3
 80088a6:	69bb      	ldr	r3, [r7, #24]
 80088a8:	741a      	strb	r2, [r3, #16]
            queue_item->frame.iface_mask = transfer->iface_mask;
#endif
#if CANARD_ENABLE_CANFD
            queue_item->frame.canfd = transfer->canfd;
#endif
            pushTxQueue(ins, queue_item);
 80088aa:	69b9      	ldr	r1, [r7, #24]
 80088ac:	68f8      	ldr	r0, [r7, #12]
 80088ae:	f000 f81b 	bl	80088e8 <pushTxQueue>

            result++;
 80088b2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 80088b6:	b29b      	uxth	r3, r3
 80088b8:	3301      	adds	r3, #1
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            toggle ^= 1;
 80088be:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80088c2:	f083 0301 	eor.w	r3, r3, #1
 80088c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            sot_eot = 0;
 80088ca:	2300      	movs	r3, #0
 80088cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        while (transfer->payload_len - data_index != 0)
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	8c1b      	ldrh	r3, [r3, #32]
 80088d4:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80088d6:	429a      	cmp	r2, r3
 80088d8:	f47f af73 	bne.w	80087c2 <enqueueTxFrames+0x13a>
        }
    }

    return result;
 80088dc:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3730      	adds	r7, #48	@ 0x30
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}

080088e8 <pushTxQueue>:

/**
 * Puts frame on on the TX queue. Higher priority placed first
 */
CANARD_INTERNAL void pushTxQueue(CanardInstance* ins, CanardTxQueueItem* item)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b084      	sub	sp, #16
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
 80088f0:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(ins != NULL);
    CANARD_ASSERT(item->frame.data_len > 0);       // UAVCAN doesn't allow zero-payload frames

    if (ins->tx_queue == NULL)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d103      	bne.n	8008902 <pushTxQueue+0x1a>
    {
        ins->tx_queue = item;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	683a      	ldr	r2, [r7, #0]
 80088fe:	625a      	str	r2, [r3, #36]	@ 0x24
        return;
 8008900:	e034      	b.n	800896c <pushTxQueue+0x84>
    }

    CanardTxQueueItem* queue = ins->tx_queue;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008906:	60fb      	str	r3, [r7, #12]
    CanardTxQueueItem* previous = ins->tx_queue;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800890c:	60bb      	str	r3, [r7, #8]

    while (queue != NULL)
 800890e:	e02a      	b.n	8008966 <pushTxQueue+0x7e>
    {
        if (isPriorityHigher(queue->frame.id, item->frame.id)) // lower number wins
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	685a      	ldr	r2, [r3, #4]
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	685b      	ldr	r3, [r3, #4]
 8008918:	4619      	mov	r1, r3
 800891a:	4610      	mov	r0, r2
 800891c:	f000 f840 	bl	80089a0 <isPriorityHigher>
 8008920:	4603      	mov	r3, r0
 8008922:	2b00      	cmp	r3, #0
 8008924:	d012      	beq.n	800894c <pushTxQueue+0x64>
        {
            if (queue == ins->tx_queue)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800892a:	68fa      	ldr	r2, [r7, #12]
 800892c:	429a      	cmp	r2, r3
 800892e:	d106      	bne.n	800893e <pushTxQueue+0x56>
            {
                item->next = queue;
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	68fa      	ldr	r2, [r7, #12]
 8008934:	601a      	str	r2, [r3, #0]
                ins->tx_queue = item;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	683a      	ldr	r2, [r7, #0]
 800893a:	625a      	str	r2, [r3, #36]	@ 0x24
            else
            {
                previous->next = item;
                item->next = queue;
            }
            return;
 800893c:	e016      	b.n	800896c <pushTxQueue+0x84>
                previous->next = item;
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	683a      	ldr	r2, [r7, #0]
 8008942:	601a      	str	r2, [r3, #0]
                item->next = queue;
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	68fa      	ldr	r2, [r7, #12]
 8008948:	601a      	str	r2, [r3, #0]
            return;
 800894a:	e00f      	b.n	800896c <pushTxQueue+0x84>
        }
        else
        {
            if (queue->next == NULL)
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d103      	bne.n	800895c <pushTxQueue+0x74>
            {
                queue->next = item;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	683a      	ldr	r2, [r7, #0]
 8008958:	601a      	str	r2, [r3, #0]
                return;
 800895a:	e007      	b.n	800896c <pushTxQueue+0x84>
            }
            else
            {
                previous = queue;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	60bb      	str	r3, [r7, #8]
                queue = queue->next;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	60fb      	str	r3, [r7, #12]
    while (queue != NULL)
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d1d1      	bne.n	8008910 <pushTxQueue+0x28>
            }
        }
    }
}
 800896c:	3710      	adds	r7, #16
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}

08008972 <createTxItem>:

/**
 * Creates new tx queue item from allocator
 */
CANARD_INTERNAL CanardTxQueueItem* createTxItem(CanardPoolAllocator* allocator)
{
 8008972:	b580      	push	{r7, lr}
 8008974:	b084      	sub	sp, #16
 8008976:	af00      	add	r7, sp, #0
 8008978:	6078      	str	r0, [r7, #4]
    CanardTxQueueItem* item = (CanardTxQueueItem*) allocateBlock(allocator);
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f000 fb63 	bl	8009046 <allocateBlock>
 8008980:	60f8      	str	r0, [r7, #12]
    if (item == NULL)
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d101      	bne.n	800898c <createTxItem+0x1a>
    {
        return NULL;
 8008988:	2300      	movs	r3, #0
 800898a:	e005      	b.n	8008998 <createTxItem+0x26>
    }
    memset(item, 0, sizeof(*item));
 800898c:	2214      	movs	r2, #20
 800898e:	2100      	movs	r1, #0
 8008990:	68f8      	ldr	r0, [r7, #12]
 8008992:	f001 fcdf 	bl	800a354 <memset>
    return item;
 8008996:	68fb      	ldr	r3, [r7, #12]
}
 8008998:	4618      	mov	r0, r3
 800899a:	3710      	adds	r7, #16
 800899c:	46bd      	mov	sp, r7
 800899e:	bd80      	pop	{r7, pc}

080089a0 <isPriorityHigher>:

/**
 * Returns true if priority of rhs is higher than id
 */
CANARD_INTERNAL bool isPriorityHigher(uint32_t rhs, uint32_t id)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b089      	sub	sp, #36	@ 0x24
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
 80089a8:	6039      	str	r1, [r7, #0]
    const uint32_t clean_id = id & CANARD_CAN_EXT_ID_MASK;
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 80089b0:	61fb      	str	r3, [r7, #28]
    const uint32_t rhs_clean_id = rhs & CANARD_CAN_EXT_ID_MASK;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 80089b8:	61bb      	str	r3, [r7, #24]

    /*
     * STD vs EXT - if 11 most significant bits are the same, EXT loses.
     */
    const bool ext = (id & CANARD_CAN_FRAME_EFF) != 0;
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	0fdb      	lsrs	r3, r3, #31
 80089be:	75fb      	strb	r3, [r7, #23]
    const bool rhs_ext = (rhs & CANARD_CAN_FRAME_EFF) != 0;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	0fdb      	lsrs	r3, r3, #31
 80089c4:	75bb      	strb	r3, [r7, #22]
    if (ext != rhs_ext)
 80089c6:	7dfa      	ldrb	r2, [r7, #23]
 80089c8:	7dbb      	ldrb	r3, [r7, #22]
 80089ca:	429a      	cmp	r2, r3
 80089cc:	d01d      	beq.n	8008a0a <isPriorityHigher+0x6a>
    {
        uint32_t arb11 = ext ? (clean_id >> 18U) : clean_id;
 80089ce:	7dfb      	ldrb	r3, [r7, #23]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d002      	beq.n	80089da <isPriorityHigher+0x3a>
 80089d4:	69fb      	ldr	r3, [r7, #28]
 80089d6:	0c9b      	lsrs	r3, r3, #18
 80089d8:	e000      	b.n	80089dc <isPriorityHigher+0x3c>
 80089da:	69fb      	ldr	r3, [r7, #28]
 80089dc:	613b      	str	r3, [r7, #16]
        uint32_t rhs_arb11 = rhs_ext ? (rhs_clean_id >> 18U) : rhs_clean_id;
 80089de:	7dbb      	ldrb	r3, [r7, #22]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d002      	beq.n	80089ea <isPriorityHigher+0x4a>
 80089e4:	69bb      	ldr	r3, [r7, #24]
 80089e6:	0c9b      	lsrs	r3, r3, #18
 80089e8:	e000      	b.n	80089ec <isPriorityHigher+0x4c>
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	60fb      	str	r3, [r7, #12]
        if (arb11 != rhs_arb11)
 80089ee:	693a      	ldr	r2, [r7, #16]
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	429a      	cmp	r2, r3
 80089f4:	d007      	beq.n	8008a06 <isPriorityHigher+0x66>
        {
            return arb11 < rhs_arb11;
 80089f6:	693a      	ldr	r2, [r7, #16]
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	429a      	cmp	r2, r3
 80089fc:	bf34      	ite	cc
 80089fe:	2301      	movcc	r3, #1
 8008a00:	2300      	movcs	r3, #0
 8008a02:	b2db      	uxtb	r3, r3
 8008a04:	e022      	b.n	8008a4c <isPriorityHigher+0xac>
        }
        else
        {
            return rhs_ext;
 8008a06:	7dbb      	ldrb	r3, [r7, #22]
 8008a08:	e020      	b.n	8008a4c <isPriorityHigher+0xac>
    }

    /*
     * RTR vs Data frame - if frame identifiers and frame types are the same, RTR loses.
     */
    const bool rtr = (id & CANARD_CAN_FRAME_RTR) != 0;
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	bf14      	ite	ne
 8008a14:	2301      	movne	r3, #1
 8008a16:	2300      	moveq	r3, #0
 8008a18:	757b      	strb	r3, [r7, #21]
    const bool rhs_rtr = (rhs & CANARD_CAN_FRAME_RTR) != 0;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	bf14      	ite	ne
 8008a24:	2301      	movne	r3, #1
 8008a26:	2300      	moveq	r3, #0
 8008a28:	753b      	strb	r3, [r7, #20]
    if (clean_id == rhs_clean_id && rtr != rhs_rtr)
 8008a2a:	69fa      	ldr	r2, [r7, #28]
 8008a2c:	69bb      	ldr	r3, [r7, #24]
 8008a2e:	429a      	cmp	r2, r3
 8008a30:	d105      	bne.n	8008a3e <isPriorityHigher+0x9e>
 8008a32:	7d7a      	ldrb	r2, [r7, #21]
 8008a34:	7d3b      	ldrb	r3, [r7, #20]
 8008a36:	429a      	cmp	r2, r3
 8008a38:	d001      	beq.n	8008a3e <isPriorityHigher+0x9e>
    {
        return rhs_rtr;
 8008a3a:	7d3b      	ldrb	r3, [r7, #20]
 8008a3c:	e006      	b.n	8008a4c <isPriorityHigher+0xac>
    }

    /*
     * Plain ID arbitration - greater value loses.
     */
    return clean_id < rhs_clean_id;
 8008a3e:	69fa      	ldr	r2, [r7, #28]
 8008a40:	69bb      	ldr	r3, [r7, #24]
 8008a42:	429a      	cmp	r2, r3
 8008a44:	bf34      	ite	cc
 8008a46:	2301      	movcc	r3, #1
 8008a48:	2300      	movcs	r3, #0
 8008a4a:	b2db      	uxtb	r3, r3
}
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	3724      	adds	r7, #36	@ 0x24
 8008a50:	46bd      	mov	sp, r7
 8008a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a56:	4770      	bx	lr

08008a58 <prepareForNextTransfer>:

/**
 * preps the rx state for the next transfer. does not delete the state
 */
CANARD_INTERNAL void prepareForNextTransfer(CanardRxState* state)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(state->buffer_blocks == CANARD_BUFFER_IDX_NONE);
    state->transfer_id++;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	7ddb      	ldrb	r3, [r3, #23]
 8008a64:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8008a68:	b2db      	uxtb	r3, r3
 8008a6a:	3301      	adds	r3, #1
 8008a6c:	f003 031f 	and.w	r3, r3, #31
 8008a70:	b2d9      	uxtb	r1, r3
 8008a72:	687a      	ldr	r2, [r7, #4]
 8008a74:	7dd3      	ldrb	r3, [r2, #23]
 8008a76:	f361 0386 	bfi	r3, r1, #2, #5
 8008a7a:	75d3      	strb	r3, [r2, #23]
    state->payload_len = 0;
 8008a7c:	687a      	ldr	r2, [r7, #4]
 8008a7e:	8ad3      	ldrh	r3, [r2, #22]
 8008a80:	f36f 0309 	bfc	r3, #0, #10
 8008a84:	82d3      	strh	r3, [r2, #22]
    state->next_toggle = 0;
 8008a86:	687a      	ldr	r2, [r7, #4]
 8008a88:	7dd3      	ldrb	r3, [r2, #23]
 8008a8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a8e:	75d3      	strb	r3, [r2, #23]
}
 8008a90:	bf00      	nop
 8008a92:	370c      	adds	r7, #12
 8008a94:	46bd      	mov	sp, r7
 8008a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9a:	4770      	bx	lr

08008a9c <extractDataType>:

/**
 * returns data type from id
 */
uint16_t extractDataType(uint32_t id)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b084      	sub	sp, #16
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
    if (extractTransferType(id) == CanardTransferTypeBroadcast)
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f000 f819 	bl	8008adc <extractTransferType>
 8008aaa:	4603      	mov	r3, r0
 8008aac:	2b02      	cmp	r3, #2
 8008aae:	d10e      	bne.n	8008ace <extractDataType+0x32>
    {
        uint16_t dtid = MSG_TYPE_FROM_ID(id);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	0a1b      	lsrs	r3, r3, #8
 8008ab4:	81fb      	strh	r3, [r7, #14]
        if (SOURCE_ID_FROM_ID(id) == CANARD_BROADCAST_NODE_ID)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	b2db      	uxtb	r3, r3
 8008aba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d103      	bne.n	8008aca <extractDataType+0x2e>
        {
            dtid &= (1U << ANON_MSG_DATA_TYPE_ID_BIT_LEN) - 1U;
 8008ac2:	89fb      	ldrh	r3, [r7, #14]
 8008ac4:	f003 0303 	and.w	r3, r3, #3
 8008ac8:	81fb      	strh	r3, [r7, #14]
        }
        return dtid;
 8008aca:	89fb      	ldrh	r3, [r7, #14]
 8008acc:	e002      	b.n	8008ad4 <extractDataType+0x38>
    }
    else
    {
        return (uint16_t) SRV_TYPE_FROM_ID(id);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	0c1b      	lsrs	r3, r3, #16
 8008ad2:	b2db      	uxtb	r3, r3
    }
}
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	3710      	adds	r7, #16
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	bd80      	pop	{r7, pc}

08008adc <extractTransferType>:

/**
 * returns transfer type from id
 */
CanardTransferType extractTransferType(uint32_t id)
{
 8008adc:	b480      	push	{r7}
 8008ade:	b085      	sub	sp, #20
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
    const bool is_service = SERVICE_NOT_MSG_FROM_ID(id);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	09db      	lsrs	r3, r3, #7
 8008ae8:	f003 0301 	and.w	r3, r3, #1
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	bf14      	ite	ne
 8008af0:	2301      	movne	r3, #1
 8008af2:	2300      	moveq	r3, #0
 8008af4:	73fb      	strb	r3, [r7, #15]
    if (!is_service)
 8008af6:	7bfb      	ldrb	r3, [r7, #15]
 8008af8:	f083 0301 	eor.w	r3, r3, #1
 8008afc:	b2db      	uxtb	r3, r3
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d001      	beq.n	8008b06 <extractTransferType+0x2a>
    {
        return CanardTransferTypeBroadcast;
 8008b02:	2302      	movs	r3, #2
 8008b04:	e008      	b.n	8008b18 <extractTransferType+0x3c>
    }
    else if (REQUEST_NOT_RESPONSE_FROM_ID(id) == 1)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	0bdb      	lsrs	r3, r3, #15
 8008b0a:	f003 0301 	and.w	r3, r3, #1
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d001      	beq.n	8008b16 <extractTransferType+0x3a>
    {
        return CanardTransferTypeRequest;
 8008b12:	2301      	movs	r3, #1
 8008b14:	e000      	b.n	8008b18 <extractTransferType+0x3c>
    }
    else
    {
        return CanardTransferTypeResponse;
 8008b16:	2300      	movs	r3, #0
    }
}
 8008b18:	4618      	mov	r0, r3
 8008b1a:	3714      	adds	r7, #20
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b22:	4770      	bx	lr

08008b24 <traverseRxStates>:
/**
 * Traverses the list of CanardRxState's and returns a pointer to the CanardRxState
 * with either the Id or a new one at the end
 */
CANARD_INTERNAL CanardRxState* traverseRxStates(CanardInstance* ins, uint32_t transfer_descriptor)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b084      	sub	sp, #16
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
 8008b2c:	6039      	str	r1, [r7, #0]
    CanardRxState* states = ins->rx_states;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6a1b      	ldr	r3, [r3, #32]
 8008b32:	60fb      	str	r3, [r7, #12]

    if (states == NULL) // initialize CanardRxStates
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d110      	bne.n	8008b5c <traverseRxStates+0x38>
    {
        states = createRxState(&ins->allocator, transfer_descriptor);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	330c      	adds	r3, #12
 8008b3e:	6839      	ldr	r1, [r7, #0]
 8008b40:	4618      	mov	r0, r3
 8008b42:	f000 f865 	bl	8008c10 <createRxState>
 8008b46:	60f8      	str	r0, [r7, #12]

        if(states == NULL)
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d101      	bne.n	8008b52 <traverseRxStates+0x2e>
        {
            return NULL;
 8008b4e:	2300      	movs	r3, #0
 8008b50:	e013      	b.n	8008b7a <traverseRxStates+0x56>
        }

        ins->rx_states = states;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	68fa      	ldr	r2, [r7, #12]
 8008b56:	621a      	str	r2, [r3, #32]
        return states;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	e00e      	b.n	8008b7a <traverseRxStates+0x56>
    }

    states = findRxState(ins, transfer_descriptor);
 8008b5c:	6839      	ldr	r1, [r7, #0]
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f000 f80f 	bl	8008b82 <findRxState>
 8008b64:	60f8      	str	r0, [r7, #12]
    if (states != NULL)
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d001      	beq.n	8008b70 <traverseRxStates+0x4c>
    {
        return states;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	e004      	b.n	8008b7a <traverseRxStates+0x56>
    }
    else
    {
        return prependRxState(ins, transfer_descriptor);
 8008b70:	6839      	ldr	r1, [r7, #0]
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f000 f827 	bl	8008bc6 <prependRxState>
 8008b78:	4603      	mov	r3, r0
    }
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3710      	adds	r7, #16
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}

08008b82 <findRxState>:

/**
 * returns pointer to the rx state of transfer descriptor or null if not found
 */
CANARD_INTERNAL CanardRxState* findRxState(CanardInstance *ins, uint32_t transfer_descriptor)
{
 8008b82:	b580      	push	{r7, lr}
 8008b84:	b084      	sub	sp, #16
 8008b86:	af00      	add	r7, sp, #0
 8008b88:	6078      	str	r0, [r7, #4]
 8008b8a:	6039      	str	r1, [r7, #0]
    CanardRxState *state = ins->rx_states;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6a1b      	ldr	r3, [r3, #32]
 8008b90:	60fb      	str	r3, [r7, #12]
    while (state != NULL)
 8008b92:	e010      	b.n	8008bb6 <findRxState+0x34>
    {
        if (state->dtid_tt_snid_dnid == transfer_descriptor)
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	691b      	ldr	r3, [r3, #16]
 8008b98:	683a      	ldr	r2, [r7, #0]
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	d101      	bne.n	8008ba2 <findRxState+0x20>
        {
            return state;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	e00d      	b.n	8008bbe <findRxState+0x3c>
        }
        state = canardRxFromIdx(&ins->allocator, state->next);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f103 020c 	add.w	r2, r3, #12
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	4619      	mov	r1, r3
 8008bae:	4610      	mov	r0, r2
 8008bb0:	f7ff f894 	bl	8007cdc <canardRxFromIdx>
 8008bb4:	60f8      	str	r0, [r7, #12]
    while (state != NULL)
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d1eb      	bne.n	8008b94 <findRxState+0x12>
    }
    return NULL;
 8008bbc:	2300      	movs	r3, #0
}
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	3710      	adds	r7, #16
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	bd80      	pop	{r7, pc}

08008bc6 <prependRxState>:

/**
 * prepends rx state to the canard instance rx_states
 */
CANARD_INTERNAL CanardRxState* prependRxState(CanardInstance* ins, uint32_t transfer_descriptor)
{
 8008bc6:	b580      	push	{r7, lr}
 8008bc8:	b084      	sub	sp, #16
 8008bca:	af00      	add	r7, sp, #0
 8008bcc:	6078      	str	r0, [r7, #4]
 8008bce:	6039      	str	r1, [r7, #0]
    CanardRxState* state = createRxState(&ins->allocator, transfer_descriptor);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	330c      	adds	r3, #12
 8008bd4:	6839      	ldr	r1, [r7, #0]
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f000 f81a 	bl	8008c10 <createRxState>
 8008bdc:	60f8      	str	r0, [r7, #12]

    if(state == NULL)
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d101      	bne.n	8008be8 <prependRxState+0x22>
    {
        return NULL;
 8008be4:	2300      	movs	r3, #0
 8008be6:	e00f      	b.n	8008c08 <prependRxState+0x42>
    }

    state->next = canardRxToIdx(&ins->allocator, ins->rx_states);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f103 020c 	add.w	r2, r3, #12
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6a1b      	ldr	r3, [r3, #32]
 8008bf2:	4619      	mov	r1, r3
 8008bf4:	4610      	mov	r0, r2
 8008bf6:	f7ff f87d 	bl	8007cf4 <canardRxToIdx>
 8008bfa:	4602      	mov	r2, r0
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	601a      	str	r2, [r3, #0]
    ins->rx_states = state;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	68fa      	ldr	r2, [r7, #12]
 8008c04:	621a      	str	r2, [r3, #32]
    return state;
 8008c06:	68fb      	ldr	r3, [r7, #12]
}
 8008c08:	4618      	mov	r0, r3
 8008c0a:	3710      	adds	r7, #16
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	bd80      	pop	{r7, pc}

08008c10 <createRxState>:

CANARD_INTERNAL CanardRxState* createRxState(CanardPoolAllocator* allocator, uint32_t transfer_descriptor)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b08c      	sub	sp, #48	@ 0x30
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
 8008c18:	6039      	str	r1, [r7, #0]
    CanardRxState init = {
 8008c1a:	f107 0308 	add.w	r3, r7, #8
 8008c1e:	2220      	movs	r2, #32
 8008c20:	2100      	movs	r1, #0
 8008c22:	4618      	mov	r0, r3
 8008c24:	f001 fb96 	bl	800a354 <memset>
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	61bb      	str	r3, [r7, #24]
        .next = CANARD_BUFFER_IDX_NONE,
        .buffer_blocks = CANARD_BUFFER_IDX_NONE,
        .dtid_tt_snid_dnid = transfer_descriptor
    };

    CanardRxState* state = (CanardRxState*) allocateBlock(allocator);
 8008c2c:	6878      	ldr	r0, [r7, #4]
 8008c2e:	f000 fa0a 	bl	8009046 <allocateBlock>
 8008c32:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (state == NULL)
 8008c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d101      	bne.n	8008c3e <createRxState+0x2e>
    {
        return NULL;
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	e007      	b.n	8008c4e <createRxState+0x3e>
    }
    memcpy(state, &init, sizeof(*state));
 8008c3e:	f107 0308 	add.w	r3, r7, #8
 8008c42:	2220      	movs	r2, #32
 8008c44:	4619      	mov	r1, r3
 8008c46:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008c48:	f001 fbbe 	bl	800a3c8 <memcpy>

    return state;
 8008c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	3730      	adds	r7, #48	@ 0x30
 8008c52:	46bd      	mov	sp, r7
 8008c54:	bd80      	pop	{r7, pc}

08008c56 <releaseStatePayload>:

CANARD_INTERNAL uint64_t releaseStatePayload(CanardInstance* ins, CanardRxState* rxstate)
{
 8008c56:	b580      	push	{r7, lr}
 8008c58:	b084      	sub	sp, #16
 8008c5a:	af00      	add	r7, sp, #0
 8008c5c:	6078      	str	r0, [r7, #4]
 8008c5e:	6039      	str	r1, [r7, #0]
    while (rxstate->buffer_blocks != CANARD_BUFFER_IDX_NONE)
 8008c60:	e01b      	b.n	8008c9a <releaseStatePayload+0x44>
    {
        CanardBufferBlock* block = canardBufferFromIdx(&ins->allocator, rxstate->buffer_blocks);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	f103 020c 	add.w	r2, r3, #12
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	685b      	ldr	r3, [r3, #4]
 8008c6c:	4619      	mov	r1, r3
 8008c6e:	4610      	mov	r0, r2
 8008c70:	f7ff f81c 	bl	8007cac <canardBufferFromIdx>
 8008c74:	60f8      	str	r0, [r7, #12]
        CanardBufferBlock* const temp = block->next;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	60bb      	str	r3, [r7, #8]
        freeBlock(&ins->allocator, block);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	330c      	adds	r3, #12
 8008c80:	68f9      	ldr	r1, [r7, #12]
 8008c82:	4618      	mov	r0, r3
 8008c84:	f000 fa08 	bl	8009098 <freeBlock>
        rxstate->buffer_blocks = canardBufferToIdx(&ins->allocator, temp);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	330c      	adds	r3, #12
 8008c8c:	68b9      	ldr	r1, [r7, #8]
 8008c8e:	4618      	mov	r0, r3
 8008c90:	f7ff f818 	bl	8007cc4 <canardBufferToIdx>
 8008c94:	4602      	mov	r2, r0
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	605a      	str	r2, [r3, #4]
    while (rxstate->buffer_blocks != CANARD_BUFFER_IDX_NONE)
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	685b      	ldr	r3, [r3, #4]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d1df      	bne.n	8008c62 <releaseStatePayload+0xc>
    }
    rxstate->payload_len = 0;
 8008ca2:	683a      	ldr	r2, [r7, #0]
 8008ca4:	8ad3      	ldrh	r3, [r2, #22]
 8008ca6:	f36f 0309 	bfc	r3, #0, #10
 8008caa:	82d3      	strh	r3, [r2, #22]
    return CANARD_OK;
 8008cac:	f04f 0200 	mov.w	r2, #0
 8008cb0:	f04f 0300 	mov.w	r3, #0
}
 8008cb4:	4610      	mov	r0, r2
 8008cb6:	4619      	mov	r1, r3
 8008cb8:	3710      	adds	r7, #16
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}
	...

08008cc0 <bufferBlockPushBytes>:
 */
CANARD_INTERNAL int16_t bufferBlockPushBytes(CanardPoolAllocator* allocator,
                                             CanardRxState* state,
                                             const uint8_t* data,
                                             uint8_t data_len)
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b08a      	sub	sp, #40	@ 0x28
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	60f8      	str	r0, [r7, #12]
 8008cc8:	60b9      	str	r1, [r7, #8]
 8008cca:	607a      	str	r2, [r7, #4]
 8008ccc:	70fb      	strb	r3, [r7, #3]
    uint16_t data_index = 0;
 8008cce:	2300      	movs	r3, #0
 8008cd0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // if head is not full, add data to head
    if ((CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE - state->payload_len) > 0)
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	8adb      	ldrh	r3, [r3, #22]
 8008cd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008cda:	b29b      	uxth	r3, r3
 8008cdc:	2b05      	cmp	r3, #5
 8008cde:	d036      	beq.n	8008d4e <bufferBlockPushBytes+0x8e>
    {
        for (uint16_t i = (uint16_t)state->payload_len;
 8008ce0:	68bb      	ldr	r3, [r7, #8]
 8008ce2:	8adb      	ldrh	r3, [r3, #22]
 8008ce4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ce8:	b29b      	uxth	r3, r3
 8008cea:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008cec:	e00e      	b.n	8008d0c <bufferBlockPushBytes+0x4c>
             i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE && data_index < data_len;
             i++, data_index++)
        {
            state->buffer_head[i] = data[data_index];
 8008cee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008cf0:	687a      	ldr	r2, [r7, #4]
 8008cf2:	441a      	add	r2, r3
 8008cf4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008cf6:	7811      	ldrb	r1, [r2, #0]
 8008cf8:	68ba      	ldr	r2, [r7, #8]
 8008cfa:	4413      	add	r3, r2
 8008cfc:	460a      	mov	r2, r1
 8008cfe:	76da      	strb	r2, [r3, #27]
             i++, data_index++)
 8008d00:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008d02:	3301      	adds	r3, #1
 8008d04:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008d06:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008d08:	3301      	adds	r3, #1
 8008d0a:	84fb      	strh	r3, [r7, #38]	@ 0x26
             i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE && data_index < data_len;
 8008d0c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008d0e:	2b04      	cmp	r3, #4
 8008d10:	d804      	bhi.n	8008d1c <bufferBlockPushBytes+0x5c>
 8008d12:	78fb      	ldrb	r3, [r7, #3]
 8008d14:	b29b      	uxth	r3, r3
 8008d16:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008d18:	429a      	cmp	r2, r3
 8008d1a:	d3e8      	bcc.n	8008cee <bufferBlockPushBytes+0x2e>
        }
        if (data_index >= data_len)
 8008d1c:	78fb      	ldrb	r3, [r7, #3]
 8008d1e:	b29b      	uxth	r3, r3
 8008d20:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008d22:	429a      	cmp	r2, r3
 8008d24:	d313      	bcc.n	8008d4e <bufferBlockPushBytes+0x8e>
        {
            state->payload_len =
                (uint16_t)(state->payload_len + data_len) & ((1U << CANARD_TRANSFER_PAYLOAD_LEN_BITS) - 1U);
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	8adb      	ldrh	r3, [r3, #22]
 8008d2a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d2e:	b29b      	uxth	r3, r3
 8008d30:	461a      	mov	r2, r3
 8008d32:	78fb      	ldrb	r3, [r7, #3]
 8008d34:	b29b      	uxth	r3, r3
 8008d36:	4413      	add	r3, r2
 8008d38:	b29b      	uxth	r3, r3
 8008d3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d3e:	b299      	uxth	r1, r3
            state->payload_len =
 8008d40:	68ba      	ldr	r2, [r7, #8]
 8008d42:	8ad3      	ldrh	r3, [r2, #22]
 8008d44:	f361 0309 	bfi	r3, r1, #0, #10
 8008d48:	82d3      	strh	r3, [r2, #22]
            return 1;
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	e0ae      	b.n	8008eac <bufferBlockPushBytes+0x1ec>
        }
    } // head is full.

    uint16_t index_at_nth_block =
        (uint16_t)(((state->payload_len) - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) % CANARD_BUFFER_BLOCK_DATA_SIZE);
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	8adb      	ldrh	r3, [r3, #22]
 8008d52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d56:	b29b      	uxth	r3, r3
 8008d58:	1f5a      	subs	r2, r3, #5
 8008d5a:	0893      	lsrs	r3, r2, #2
 8008d5c:	4955      	ldr	r1, [pc, #340]	@ (8008eb4 <bufferBlockPushBytes+0x1f4>)
 8008d5e:	fba1 3103 	umull	r3, r1, r1, r3
 8008d62:	460b      	mov	r3, r1
 8008d64:	00db      	lsls	r3, r3, #3
 8008d66:	1a5b      	subs	r3, r3, r1
 8008d68:	009b      	lsls	r3, r3, #2
 8008d6a:	1ad3      	subs	r3, r2, r3
    uint16_t index_at_nth_block =
 8008d6c:	847b      	strh	r3, [r7, #34]	@ 0x22

    // get to current block
    CanardBufferBlock* block = NULL;
 8008d6e:	2300      	movs	r3, #0
 8008d70:	61fb      	str	r3, [r7, #28]

    // buffer blocks uninitialized
    if (state->buffer_blocks == CANARD_BUFFER_IDX_NONE)
 8008d72:	68bb      	ldr	r3, [r7, #8]
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d113      	bne.n	8008da2 <bufferBlockPushBytes+0xe2>
    {
        block = createBufferBlock(allocator);
 8008d7a:	68f8      	ldr	r0, [r7, #12]
 8008d7c:	f000 f89c 	bl	8008eb8 <createBufferBlock>
 8008d80:	61f8      	str	r0, [r7, #28]
        state->buffer_blocks = canardBufferToIdx(allocator, block);
 8008d82:	69f9      	ldr	r1, [r7, #28]
 8008d84:	68f8      	ldr	r0, [r7, #12]
 8008d86:	f7fe ff9d 	bl	8007cc4 <canardBufferToIdx>
 8008d8a:	4602      	mov	r2, r0
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	605a      	str	r2, [r3, #4]
        if (block == NULL)
 8008d90:	69fb      	ldr	r3, [r7, #28]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d102      	bne.n	8008d9c <bufferBlockPushBytes+0xdc>
        {
            return -CANARD_ERROR_OUT_OF_MEMORY;
 8008d96:	f06f 0302 	mvn.w	r3, #2
 8008d9a:	e087      	b.n	8008eac <bufferBlockPushBytes+0x1ec>
        }

        index_at_nth_block = 0;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008da0:	e06c      	b.n	8008e7c <bufferBlockPushBytes+0x1bc>
    }
    else
    {
        uint16_t nth_block = 1;
 8008da2:	2301      	movs	r3, #1
 8008da4:	837b      	strh	r3, [r7, #26]

        // get to block
        block = canardBufferFromIdx(allocator, state->buffer_blocks);
 8008da6:	68bb      	ldr	r3, [r7, #8]
 8008da8:	685b      	ldr	r3, [r3, #4]
 8008daa:	4619      	mov	r1, r3
 8008dac:	68f8      	ldr	r0, [r7, #12]
 8008dae:	f7fe ff7d 	bl	8007cac <canardBufferFromIdx>
 8008db2:	61f8      	str	r0, [r7, #28]
        while (block->next != NULL)
 8008db4:	e005      	b.n	8008dc2 <bufferBlockPushBytes+0x102>
        {
            nth_block++;
 8008db6:	8b7b      	ldrh	r3, [r7, #26]
 8008db8:	3301      	adds	r3, #1
 8008dba:	837b      	strh	r3, [r7, #26]
            block = block->next;
 8008dbc:	69fb      	ldr	r3, [r7, #28]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	61fb      	str	r3, [r7, #28]
        while (block->next != NULL)
 8008dc2:	69fb      	ldr	r3, [r7, #28]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d1f5      	bne.n	8008db6 <bufferBlockPushBytes+0xf6>
        }

        const uint16_t num_buffer_blocks =
            (uint16_t) (((((uint32_t)state->payload_len + data_len) - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) /
 8008dca:	68bb      	ldr	r3, [r7, #8]
 8008dcc:	8adb      	ldrh	r3, [r3, #22]
 8008dce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008dd2:	b29b      	uxth	r3, r3
 8008dd4:	461a      	mov	r2, r3
 8008dd6:	78fb      	ldrb	r3, [r7, #3]
 8008dd8:	4413      	add	r3, r2
 8008dda:	3b05      	subs	r3, #5
 8008ddc:	089b      	lsrs	r3, r3, #2
 8008dde:	4a35      	ldr	r2, [pc, #212]	@ (8008eb4 <bufferBlockPushBytes+0x1f4>)
 8008de0:	fba2 2303 	umull	r2, r3, r2, r3
 8008de4:	b29b      	uxth	r3, r3
        const uint16_t num_buffer_blocks =
 8008de6:	3301      	adds	r3, #1
 8008de8:	82fb      	strh	r3, [r7, #22]
                         CANARD_BUFFER_BLOCK_DATA_SIZE) + 1U);

        if (num_buffer_blocks > nth_block && index_at_nth_block == 0)
 8008dea:	8afa      	ldrh	r2, [r7, #22]
 8008dec:	8b7b      	ldrh	r3, [r7, #26]
 8008dee:	429a      	cmp	r2, r3
 8008df0:	d944      	bls.n	8008e7c <bufferBlockPushBytes+0x1bc>
 8008df2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d141      	bne.n	8008e7c <bufferBlockPushBytes+0x1bc>
        {
            block->next = createBufferBlock(allocator);
 8008df8:	68f8      	ldr	r0, [r7, #12]
 8008dfa:	f000 f85d 	bl	8008eb8 <createBufferBlock>
 8008dfe:	4602      	mov	r2, r0
 8008e00:	69fb      	ldr	r3, [r7, #28]
 8008e02:	601a      	str	r2, [r3, #0]
            if (block->next == NULL)
 8008e04:	69fb      	ldr	r3, [r7, #28]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d102      	bne.n	8008e12 <bufferBlockPushBytes+0x152>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 8008e0c:	f06f 0302 	mvn.w	r3, #2
 8008e10:	e04c      	b.n	8008eac <bufferBlockPushBytes+0x1ec>
            }
            block = block->next;
 8008e12:	69fb      	ldr	r3, [r7, #28]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	61fb      	str	r3, [r7, #28]
        }
    }

    // add data to current block until it becomes full, add new block if necessary
    while (data_index < data_len)
 8008e18:	e030      	b.n	8008e7c <bufferBlockPushBytes+0x1bc>
    {
        for (uint16_t i = index_at_nth_block;
 8008e1a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008e1c:	833b      	strh	r3, [r7, #24]
 8008e1e:	e00e      	b.n	8008e3e <bufferBlockPushBytes+0x17e>
             i < CANARD_BUFFER_BLOCK_DATA_SIZE && data_index < data_len;
             i++, data_index++)
        {
            block->data[i] = data[data_index];
 8008e20:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008e22:	687a      	ldr	r2, [r7, #4]
 8008e24:	441a      	add	r2, r3
 8008e26:	8b3b      	ldrh	r3, [r7, #24]
 8008e28:	7811      	ldrb	r1, [r2, #0]
 8008e2a:	69fa      	ldr	r2, [r7, #28]
 8008e2c:	4413      	add	r3, r2
 8008e2e:	460a      	mov	r2, r1
 8008e30:	711a      	strb	r2, [r3, #4]
             i++, data_index++)
 8008e32:	8b3b      	ldrh	r3, [r7, #24]
 8008e34:	3301      	adds	r3, #1
 8008e36:	833b      	strh	r3, [r7, #24]
 8008e38:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008e3a:	3301      	adds	r3, #1
 8008e3c:	84fb      	strh	r3, [r7, #38]	@ 0x26
             i < CANARD_BUFFER_BLOCK_DATA_SIZE && data_index < data_len;
 8008e3e:	8b3b      	ldrh	r3, [r7, #24]
 8008e40:	2b1b      	cmp	r3, #27
 8008e42:	d804      	bhi.n	8008e4e <bufferBlockPushBytes+0x18e>
 8008e44:	78fb      	ldrb	r3, [r7, #3]
 8008e46:	b29b      	uxth	r3, r3
 8008e48:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d3e8      	bcc.n	8008e20 <bufferBlockPushBytes+0x160>
        }

        if (data_index < data_len)
 8008e4e:	78fb      	ldrb	r3, [r7, #3]
 8008e50:	b29b      	uxth	r3, r3
 8008e52:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008e54:	429a      	cmp	r2, r3
 8008e56:	d211      	bcs.n	8008e7c <bufferBlockPushBytes+0x1bc>
        {
            block->next = createBufferBlock(allocator);
 8008e58:	68f8      	ldr	r0, [r7, #12]
 8008e5a:	f000 f82d 	bl	8008eb8 <createBufferBlock>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	69fb      	ldr	r3, [r7, #28]
 8008e62:	601a      	str	r2, [r3, #0]
            if (block->next == NULL)
 8008e64:	69fb      	ldr	r3, [r7, #28]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d102      	bne.n	8008e72 <bufferBlockPushBytes+0x1b2>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 8008e6c:	f06f 0302 	mvn.w	r3, #2
 8008e70:	e01c      	b.n	8008eac <bufferBlockPushBytes+0x1ec>
            }
            block = block->next;
 8008e72:	69fb      	ldr	r3, [r7, #28]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	61fb      	str	r3, [r7, #28]
            index_at_nth_block = 0;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	847b      	strh	r3, [r7, #34]	@ 0x22
    while (data_index < data_len)
 8008e7c:	78fb      	ldrb	r3, [r7, #3]
 8008e7e:	b29b      	uxth	r3, r3
 8008e80:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008e82:	429a      	cmp	r2, r3
 8008e84:	d3c9      	bcc.n	8008e1a <bufferBlockPushBytes+0x15a>
        }
    }

    state->payload_len = (uint16_t)(state->payload_len + data_len) & ((1U << CANARD_TRANSFER_PAYLOAD_LEN_BITS) - 1U);
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	8adb      	ldrh	r3, [r3, #22]
 8008e8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e8e:	b29b      	uxth	r3, r3
 8008e90:	461a      	mov	r2, r3
 8008e92:	78fb      	ldrb	r3, [r7, #3]
 8008e94:	b29b      	uxth	r3, r3
 8008e96:	4413      	add	r3, r2
 8008e98:	b29b      	uxth	r3, r3
 8008e9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e9e:	b299      	uxth	r1, r3
 8008ea0:	68ba      	ldr	r2, [r7, #8]
 8008ea2:	8ad3      	ldrh	r3, [r2, #22]
 8008ea4:	f361 0309 	bfi	r3, r1, #0, #10
 8008ea8:	82d3      	strh	r3, [r2, #22]

    return 1;
 8008eaa:	2301      	movs	r3, #1
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	3728      	adds	r7, #40	@ 0x28
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}
 8008eb4:	24924925 	.word	0x24924925

08008eb8 <createBufferBlock>:

CANARD_INTERNAL CanardBufferBlock* createBufferBlock(CanardPoolAllocator* allocator)
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b084      	sub	sp, #16
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
    CanardBufferBlock* block = (CanardBufferBlock*) allocateBlock(allocator);
 8008ec0:	6878      	ldr	r0, [r7, #4]
 8008ec2:	f000 f8c0 	bl	8009046 <allocateBlock>
 8008ec6:	60f8      	str	r0, [r7, #12]
    if (block == NULL)
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d101      	bne.n	8008ed2 <createBufferBlock+0x1a>
    {
        return NULL;
 8008ece:	2300      	movs	r3, #0
 8008ed0:	e003      	b.n	8008eda <createBufferBlock+0x22>
    }
    block->next = NULL;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	601a      	str	r2, [r3, #0]
    return block;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3710      	adds	r7, #16
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <crcAddByte>:

/*
 * CRC functions
 */
CANARD_INTERNAL uint16_t crcAddByte(uint16_t crc_val, uint8_t byte)
{
 8008ee2:	b480      	push	{r7}
 8008ee4:	b085      	sub	sp, #20
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	4603      	mov	r3, r0
 8008eea:	460a      	mov	r2, r1
 8008eec:	80fb      	strh	r3, [r7, #6]
 8008eee:	4613      	mov	r3, r2
 8008ef0:	717b      	strb	r3, [r7, #5]
    crc_val ^= (uint16_t) ((uint16_t) (byte) << 8U);
 8008ef2:	797b      	ldrb	r3, [r7, #5]
 8008ef4:	b29b      	uxth	r3, r3
 8008ef6:	021b      	lsls	r3, r3, #8
 8008ef8:	b29a      	uxth	r2, r3
 8008efa:	88fb      	ldrh	r3, [r7, #6]
 8008efc:	4053      	eors	r3, r2
 8008efe:	80fb      	strh	r3, [r7, #6]
    for (uint8_t j = 0; j < 8; j++)
 8008f00:	2300      	movs	r3, #0
 8008f02:	73fb      	strb	r3, [r7, #15]
 8008f04:	e012      	b.n	8008f2c <crcAddByte+0x4a>
    {
        if (crc_val & 0x8000U)
 8008f06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	da08      	bge.n	8008f20 <crcAddByte+0x3e>
        {
            crc_val = (uint16_t) ((uint16_t) (crc_val << 1U) ^ 0x1021U);
 8008f0e:	88fb      	ldrh	r3, [r7, #6]
 8008f10:	005b      	lsls	r3, r3, #1
 8008f12:	b29b      	uxth	r3, r3
 8008f14:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8008f18:	f083 0301 	eor.w	r3, r3, #1
 8008f1c:	80fb      	strh	r3, [r7, #6]
 8008f1e:	e002      	b.n	8008f26 <crcAddByte+0x44>
        }
        else
        {
            crc_val = (uint16_t) (crc_val << 1U);
 8008f20:	88fb      	ldrh	r3, [r7, #6]
 8008f22:	005b      	lsls	r3, r3, #1
 8008f24:	80fb      	strh	r3, [r7, #6]
    for (uint8_t j = 0; j < 8; j++)
 8008f26:	7bfb      	ldrb	r3, [r7, #15]
 8008f28:	3301      	adds	r3, #1
 8008f2a:	73fb      	strb	r3, [r7, #15]
 8008f2c:	7bfb      	ldrb	r3, [r7, #15]
 8008f2e:	2b07      	cmp	r3, #7
 8008f30:	d9e9      	bls.n	8008f06 <crcAddByte+0x24>
        }
    }
    return crc_val;
 8008f32:	88fb      	ldrh	r3, [r7, #6]
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	3714      	adds	r7, #20
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3e:	4770      	bx	lr

08008f40 <crcAddSignature>:

CANARD_INTERNAL uint16_t crcAddSignature(uint16_t crc_val, uint64_t data_type_signature)
{
 8008f40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f42:	b087      	sub	sp, #28
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	4601      	mov	r1, r0
 8008f48:	e9c7 2300 	strd	r2, r3, [r7]
 8008f4c:	460b      	mov	r3, r1
 8008f4e:	81fb      	strh	r3, [r7, #14]
    for (uint16_t shift_val = 0; shift_val < 64; shift_val = (uint16_t)(shift_val + 8U))
 8008f50:	2300      	movs	r3, #0
 8008f52:	82fb      	strh	r3, [r7, #22]
 8008f54:	e01b      	b.n	8008f8e <crcAddSignature+0x4e>
    {
        crc_val = crcAddByte(crc_val, (uint8_t) (data_type_signature >> shift_val));
 8008f56:	8af9      	ldrh	r1, [r7, #22]
 8008f58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f5c:	f1c1 0620 	rsb	r6, r1, #32
 8008f60:	f1a1 0020 	sub.w	r0, r1, #32
 8008f64:	fa22 f401 	lsr.w	r4, r2, r1
 8008f68:	fa03 f606 	lsl.w	r6, r3, r6
 8008f6c:	4334      	orrs	r4, r6
 8008f6e:	fa23 f000 	lsr.w	r0, r3, r0
 8008f72:	4304      	orrs	r4, r0
 8008f74:	fa23 f501 	lsr.w	r5, r3, r1
 8008f78:	b2e2      	uxtb	r2, r4
 8008f7a:	89fb      	ldrh	r3, [r7, #14]
 8008f7c:	4611      	mov	r1, r2
 8008f7e:	4618      	mov	r0, r3
 8008f80:	f7ff ffaf 	bl	8008ee2 <crcAddByte>
 8008f84:	4603      	mov	r3, r0
 8008f86:	81fb      	strh	r3, [r7, #14]
    for (uint16_t shift_val = 0; shift_val < 64; shift_val = (uint16_t)(shift_val + 8U))
 8008f88:	8afb      	ldrh	r3, [r7, #22]
 8008f8a:	3308      	adds	r3, #8
 8008f8c:	82fb      	strh	r3, [r7, #22]
 8008f8e:	8afb      	ldrh	r3, [r7, #22]
 8008f90:	2b3f      	cmp	r3, #63	@ 0x3f
 8008f92:	d9e0      	bls.n	8008f56 <crcAddSignature+0x16>
    }
    return crc_val;
 8008f94:	89fb      	ldrh	r3, [r7, #14]
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	371c      	adds	r7, #28
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008f9e <crcAdd>:

CANARD_INTERNAL uint16_t crcAdd(uint16_t crc_val, const uint8_t* bytes, size_t len)
{
 8008f9e:	b580      	push	{r7, lr}
 8008fa0:	b084      	sub	sp, #16
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	60b9      	str	r1, [r7, #8]
 8008fa8:	607a      	str	r2, [r7, #4]
 8008faa:	81fb      	strh	r3, [r7, #14]
    while (len--)
 8008fac:	e00a      	b.n	8008fc4 <crcAdd+0x26>
    {
        crc_val = crcAddByte(crc_val, *bytes++);
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	1c5a      	adds	r2, r3, #1
 8008fb2:	60ba      	str	r2, [r7, #8]
 8008fb4:	781a      	ldrb	r2, [r3, #0]
 8008fb6:	89fb      	ldrh	r3, [r7, #14]
 8008fb8:	4611      	mov	r1, r2
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f7ff ff91 	bl	8008ee2 <crcAddByte>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	81fb      	strh	r3, [r7, #14]
    while (len--)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	1e5a      	subs	r2, r3, #1
 8008fc8:	607a      	str	r2, [r7, #4]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d1ef      	bne.n	8008fae <crcAdd+0x10>
    }
    return crc_val;
 8008fce:	89fb      	ldrh	r3, [r7, #14]
}
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	3710      	adds	r7, #16
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}

08008fd8 <initPoolAllocator>:
 *  Pool Allocator functions
 */
CANARD_INTERNAL void initPoolAllocator(CanardPoolAllocator* allocator,
                                       void* buf,
                                       uint16_t buf_len)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b089      	sub	sp, #36	@ 0x24
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	60f8      	str	r0, [r7, #12]
 8008fe0:	60b9      	str	r1, [r7, #8]
 8008fe2:	4613      	mov	r3, r2
 8008fe4:	80fb      	strh	r3, [r7, #6]
    size_t current_index = 0;
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	61fb      	str	r3, [r7, #28]
    CanardPoolAllocatorBlock *abuf = buf;
 8008fea:	68bb      	ldr	r3, [r7, #8]
 8008fec:	617b      	str	r3, [r7, #20]
    allocator->arena = buf;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	68ba      	ldr	r2, [r7, #8]
 8008ff2:	611a      	str	r2, [r3, #16]
    CanardPoolAllocatorBlock** current_block = &(allocator->free_list);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	3304      	adds	r3, #4
 8008ff8:	61bb      	str	r3, [r7, #24]
    while (current_index < buf_len)
 8008ffa:	e00b      	b.n	8009014 <initPoolAllocator+0x3c>
    {
        *current_block = &abuf[current_index];
 8008ffc:	69fb      	ldr	r3, [r7, #28]
 8008ffe:	015b      	lsls	r3, r3, #5
 8009000:	697a      	ldr	r2, [r7, #20]
 8009002:	441a      	add	r2, r3
 8009004:	69bb      	ldr	r3, [r7, #24]
 8009006:	601a      	str	r2, [r3, #0]
        current_block = &((*current_block)->next);
 8009008:	69bb      	ldr	r3, [r7, #24]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	61bb      	str	r3, [r7, #24]
        current_index++;
 800900e:	69fb      	ldr	r3, [r7, #28]
 8009010:	3301      	adds	r3, #1
 8009012:	61fb      	str	r3, [r7, #28]
    while (current_index < buf_len)
 8009014:	88fb      	ldrh	r3, [r7, #6]
 8009016:	69fa      	ldr	r2, [r7, #28]
 8009018:	429a      	cmp	r2, r3
 800901a:	d3ef      	bcc.n	8008ffc <initPoolAllocator+0x24>
    }
    *current_block = NULL;
 800901c:	69bb      	ldr	r3, [r7, #24]
 800901e:	2200      	movs	r2, #0
 8009020:	601a      	str	r2, [r3, #0]

    allocator->statistics.capacity_blocks = buf_len;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	88fa      	ldrh	r2, [r7, #6]
 8009026:	811a      	strh	r2, [r3, #8]
    allocator->statistics.current_usage_blocks = 0;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	2200      	movs	r2, #0
 800902c:	815a      	strh	r2, [r3, #10]
    allocator->statistics.peak_usage_blocks = 0;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	2200      	movs	r2, #0
 8009032:	819a      	strh	r2, [r3, #12]
    // user should initialize semaphore after the canardInit
    // or at first call of canard_allocate_sem_take
    allocator->semaphore = NULL;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	2200      	movs	r2, #0
 8009038:	601a      	str	r2, [r3, #0]
}
 800903a:	bf00      	nop
 800903c:	3724      	adds	r7, #36	@ 0x24
 800903e:	46bd      	mov	sp, r7
 8009040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009044:	4770      	bx	lr

08009046 <allocateBlock>:

CANARD_INTERNAL void* allocateBlock(CanardPoolAllocator* allocator)
{
 8009046:	b480      	push	{r7}
 8009048:	b085      	sub	sp, #20
 800904a:	af00      	add	r7, sp, #0
 800904c:	6078      	str	r0, [r7, #4]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_take(allocator);
#endif
    // Check if there are any blocks available in the free list.
    if (allocator->free_list == NULL)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	685b      	ldr	r3, [r3, #4]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d101      	bne.n	800905a <allocateBlock+0x14>
    {
#if CANARD_ALLOCATE_SEM
        canard_allocate_sem_give(allocator);
#endif
        return NULL;
 8009056:	2300      	movs	r3, #0
 8009058:	e018      	b.n	800908c <allocateBlock+0x46>
    }

    // Take first available block and prepares next block for use.
    void* result = allocator->free_list;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	685b      	ldr	r3, [r3, #4]
 800905e:	60fb      	str	r3, [r7, #12]
    allocator->free_list = allocator->free_list->next;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	685b      	ldr	r3, [r3, #4]
 8009064:	681a      	ldr	r2, [r3, #0]
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	605a      	str	r2, [r3, #4]

    // Update statistics
    allocator->statistics.current_usage_blocks++;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	895b      	ldrh	r3, [r3, #10]
 800906e:	3301      	adds	r3, #1
 8009070:	b29a      	uxth	r2, r3
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	815a      	strh	r2, [r3, #10]
    if (allocator->statistics.peak_usage_blocks < allocator->statistics.current_usage_blocks)
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	899a      	ldrh	r2, [r3, #12]
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	895b      	ldrh	r3, [r3, #10]
 800907e:	429a      	cmp	r2, r3
 8009080:	d203      	bcs.n	800908a <allocateBlock+0x44>
    {
        allocator->statistics.peak_usage_blocks = allocator->statistics.current_usage_blocks;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	895a      	ldrh	r2, [r3, #10]
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	819a      	strh	r2, [r3, #12]
    }
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_give(allocator);
#endif
    return result;
 800908a:	68fb      	ldr	r3, [r7, #12]
}
 800908c:	4618      	mov	r0, r3
 800908e:	3714      	adds	r7, #20
 8009090:	46bd      	mov	sp, r7
 8009092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009096:	4770      	bx	lr

08009098 <freeBlock>:

CANARD_INTERNAL void freeBlock(CanardPoolAllocator* allocator, void* p)
{
 8009098:	b480      	push	{r7}
 800909a:	b085      	sub	sp, #20
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
 80090a0:	6039      	str	r1, [r7, #0]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_take(allocator);
#endif
    CanardPoolAllocatorBlock* block = (CanardPoolAllocatorBlock*) p;
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	60fb      	str	r3, [r7, #12]

    block->next = allocator->free_list;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	685a      	ldr	r2, [r3, #4]
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	601a      	str	r2, [r3, #0]
    allocator->free_list = block;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	68fa      	ldr	r2, [r7, #12]
 80090b2:	605a      	str	r2, [r3, #4]

    CANARD_ASSERT(allocator->statistics.current_usage_blocks > 0);
    allocator->statistics.current_usage_blocks--;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	895b      	ldrh	r3, [r3, #10]
 80090b8:	3b01      	subs	r3, #1
 80090ba:	b29a      	uxth	r2, r3
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	815a      	strh	r2, [r3, #10]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_give(allocator);
#endif
}
 80090c0:	bf00      	nop
 80090c2:	3714      	adds	r7, #20
 80090c4:	46bd      	mov	sp, r7
 80090c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ca:	4770      	bx	lr

080090cc <bmp280_read8>:
*
* @param reg Register address
* @retval Register value
*/
static uint8_t bmp280_read8(uint8_t reg)
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b084      	sub	sp, #16
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	4603      	mov	r3, r0
 80090d4:	71fb      	strb	r3, [r7, #7]
    uint8_t val = 0;
 80090d6:	2300      	movs	r3, #0
 80090d8:	73fb      	strb	r3, [r7, #15]
    BSP_I2C_Read(BMP280_ADDR, reg, &val, 1);
 80090da:	f107 020f 	add.w	r2, r7, #15
 80090de:	79f9      	ldrb	r1, [r7, #7]
 80090e0:	2301      	movs	r3, #1
 80090e2:	2076      	movs	r0, #118	@ 0x76
 80090e4:	f7f8 f9ac 	bl	8001440 <BSP_I2C_Read>
    return val;
 80090e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	3710      	adds	r7, #16
 80090ee:	46bd      	mov	sp, r7
 80090f0:	bd80      	pop	{r7, pc}

080090f2 <bmp280_read16>:
*
* @param reg Register address
* @retval Register value
*/
static uint16_t bmp280_read16(uint8_t reg)
{
 80090f2:	b580      	push	{r7, lr}
 80090f4:	b084      	sub	sp, #16
 80090f6:	af00      	add	r7, sp, #0
 80090f8:	4603      	mov	r3, r0
 80090fa:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[2];
    BSP_I2C_Read(BMP280_ADDR, reg, buf, 2);
 80090fc:	f107 020c 	add.w	r2, r7, #12
 8009100:	79f9      	ldrb	r1, [r7, #7]
 8009102:	2302      	movs	r3, #2
 8009104:	2076      	movs	r0, #118	@ 0x76
 8009106:	f7f8 f99b 	bl	8001440 <BSP_I2C_Read>
    return (buf[1] << 8) | buf[0];
 800910a:	7b7b      	ldrb	r3, [r7, #13]
 800910c:	b21b      	sxth	r3, r3
 800910e:	021b      	lsls	r3, r3, #8
 8009110:	b21a      	sxth	r2, r3
 8009112:	7b3b      	ldrb	r3, [r7, #12]
 8009114:	b21b      	sxth	r3, r3
 8009116:	4313      	orrs	r3, r2
 8009118:	b21b      	sxth	r3, r3
 800911a:	b29b      	uxth	r3, r3
}
 800911c:	4618      	mov	r0, r3
 800911e:	3710      	adds	r7, #16
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}

08009124 <BMP280_Init>:
*
* @param dev Pointer to BMP280 device structure
* @retval 1 on success, 0 on failure
*/
uint8_t BMP280_Init(BMP280 *dev)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b084      	sub	sp, #16
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
	/* Verify sensor ID */
    uint8_t id = bmp280_read8(BMP280_REG_ID);
 800912c:	20d0      	movs	r0, #208	@ 0xd0
 800912e:	f7ff ffcd 	bl	80090cc <bmp280_read8>
 8009132:	4603      	mov	r3, r0
 8009134:	73fb      	strb	r3, [r7, #15]
    if (id != 0x58)
 8009136:	7bfb      	ldrb	r3, [r7, #15]
 8009138:	2b58      	cmp	r3, #88	@ 0x58
 800913a:	d001      	beq.n	8009140 <BMP280_Init+0x1c>
        return 0;
 800913c:	2300      	movs	r3, #0
 800913e:	e05d      	b.n	80091fc <BMP280_Init+0xd8>

    /* Read temperature calibration coefficients */
    dev->calib.dig_T1 = bmp280_read16(0x88);
 8009140:	2088      	movs	r0, #136	@ 0x88
 8009142:	f7ff ffd6 	bl	80090f2 <bmp280_read16>
 8009146:	4603      	mov	r3, r0
 8009148:	461a      	mov	r2, r3
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	801a      	strh	r2, [r3, #0]
    dev->calib.dig_T2 = (int16_t)bmp280_read16(0x8A);
 800914e:	208a      	movs	r0, #138	@ 0x8a
 8009150:	f7ff ffcf 	bl	80090f2 <bmp280_read16>
 8009154:	4603      	mov	r3, r0
 8009156:	b21a      	sxth	r2, r3
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	805a      	strh	r2, [r3, #2]
    dev->calib.dig_T3 = (int16_t)bmp280_read16(0x8C);
 800915c:	208c      	movs	r0, #140	@ 0x8c
 800915e:	f7ff ffc8 	bl	80090f2 <bmp280_read16>
 8009162:	4603      	mov	r3, r0
 8009164:	b21a      	sxth	r2, r3
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	809a      	strh	r2, [r3, #4]

    /* Read pressure calibration coefficients */
    dev->calib.dig_P1 = bmp280_read16(0x8E);
 800916a:	208e      	movs	r0, #142	@ 0x8e
 800916c:	f7ff ffc1 	bl	80090f2 <bmp280_read16>
 8009170:	4603      	mov	r3, r0
 8009172:	461a      	mov	r2, r3
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	80da      	strh	r2, [r3, #6]
    dev->calib.dig_P2 = (int16_t)bmp280_read16(0x90);
 8009178:	2090      	movs	r0, #144	@ 0x90
 800917a:	f7ff ffba 	bl	80090f2 <bmp280_read16>
 800917e:	4603      	mov	r3, r0
 8009180:	b21a      	sxth	r2, r3
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	811a      	strh	r2, [r3, #8]
    dev->calib.dig_P3 = (int16_t)bmp280_read16(0x92);
 8009186:	2092      	movs	r0, #146	@ 0x92
 8009188:	f7ff ffb3 	bl	80090f2 <bmp280_read16>
 800918c:	4603      	mov	r3, r0
 800918e:	b21a      	sxth	r2, r3
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	815a      	strh	r2, [r3, #10]
    dev->calib.dig_P4 = (int16_t)bmp280_read16(0x94);
 8009194:	2094      	movs	r0, #148	@ 0x94
 8009196:	f7ff ffac 	bl	80090f2 <bmp280_read16>
 800919a:	4603      	mov	r3, r0
 800919c:	b21a      	sxth	r2, r3
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	819a      	strh	r2, [r3, #12]
    dev->calib.dig_P5 = (int16_t)bmp280_read16(0x96);
 80091a2:	2096      	movs	r0, #150	@ 0x96
 80091a4:	f7ff ffa5 	bl	80090f2 <bmp280_read16>
 80091a8:	4603      	mov	r3, r0
 80091aa:	b21a      	sxth	r2, r3
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	81da      	strh	r2, [r3, #14]
    dev->calib.dig_P6 = (int16_t)bmp280_read16(0x98);
 80091b0:	2098      	movs	r0, #152	@ 0x98
 80091b2:	f7ff ff9e 	bl	80090f2 <bmp280_read16>
 80091b6:	4603      	mov	r3, r0
 80091b8:	b21a      	sxth	r2, r3
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	821a      	strh	r2, [r3, #16]
    dev->calib.dig_P7 = (int16_t)bmp280_read16(0x9A);
 80091be:	209a      	movs	r0, #154	@ 0x9a
 80091c0:	f7ff ff97 	bl	80090f2 <bmp280_read16>
 80091c4:	4603      	mov	r3, r0
 80091c6:	b21a      	sxth	r2, r3
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	825a      	strh	r2, [r3, #18]
    dev->calib.dig_P8 = (int16_t)bmp280_read16(0x9C);
 80091cc:	209c      	movs	r0, #156	@ 0x9c
 80091ce:	f7ff ff90 	bl	80090f2 <bmp280_read16>
 80091d2:	4603      	mov	r3, r0
 80091d4:	b21a      	sxth	r2, r3
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	829a      	strh	r2, [r3, #20]
    dev->calib.dig_P9 = (int16_t)bmp280_read16(0x9E);
 80091da:	209e      	movs	r0, #158	@ 0x9e
 80091dc:	f7ff ff89 	bl	80090f2 <bmp280_read16>
 80091e0:	4603      	mov	r3, r0
 80091e2:	b21a      	sxth	r2, r3
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	82da      	strh	r2, [r3, #22]
    /* Configure sensor:
     *  - Normal mode
     *  - Temperature oversampling x1
     *  - Pressure oversampling x1
     */
    uint8_t ctrl = 0x27;
 80091e8:	2327      	movs	r3, #39	@ 0x27
 80091ea:	73bb      	strb	r3, [r7, #14]
    BSP_I2C_Write(BMP280_ADDR, BMP280_REG_CTRL, &ctrl, 1);
 80091ec:	f107 020e 	add.w	r2, r7, #14
 80091f0:	2301      	movs	r3, #1
 80091f2:	21f4      	movs	r1, #244	@ 0xf4
 80091f4:	2076      	movs	r0, #118	@ 0x76
 80091f6:	f7f8 f945 	bl	8001484 <BSP_I2C_Write>

    return 1;
 80091fa:	2301      	movs	r3, #1
}
 80091fc:	4618      	mov	r0, r3
 80091fe:	3710      	adds	r7, #16
 8009200:	46bd      	mov	sp, r7
 8009202:	bd80      	pop	{r7, pc}

08009204 <BMP280_ReadTemperature>:
* @param dev         Pointer to BMP280 device structure
* @param temperature Pointer to store temperature in C
* @retval 1 on success, 0 on failure
*/
uint8_t BMP280_ReadTemperature(BMP280 *dev, float *temperature)
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b086      	sub	sp, #24
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
 800920c:	6039      	str	r1, [r7, #0]
    uint8_t buf[3];
    if (BSP_I2C_Read(BMP280_ADDR, BMP280_REG_TEMP_MSB, buf, 3) != HAL_OK)
 800920e:	f107 0208 	add.w	r2, r7, #8
 8009212:	2303      	movs	r3, #3
 8009214:	21fa      	movs	r1, #250	@ 0xfa
 8009216:	2076      	movs	r0, #118	@ 0x76
 8009218:	f7f8 f912 	bl	8001440 <BSP_I2C_Read>
 800921c:	4603      	mov	r3, r0
 800921e:	2b00      	cmp	r3, #0
 8009220:	d001      	beq.n	8009226 <BMP280_ReadTemperature+0x22>
        return 0;
 8009222:	2300      	movs	r3, #0
 8009224:	e048      	b.n	80092b8 <BMP280_ReadTemperature+0xb4>

    /* Assemble 20-bit raw ADC value */
    int32_t adc = (buf[0] << 12) | (buf[1] << 4) | (buf[2] >> 4);
 8009226:	7a3b      	ldrb	r3, [r7, #8]
 8009228:	031a      	lsls	r2, r3, #12
 800922a:	7a7b      	ldrb	r3, [r7, #9]
 800922c:	011b      	lsls	r3, r3, #4
 800922e:	4313      	orrs	r3, r2
 8009230:	7aba      	ldrb	r2, [r7, #10]
 8009232:	0912      	lsrs	r2, r2, #4
 8009234:	b2d2      	uxtb	r2, r2
 8009236:	4313      	orrs	r3, r2
 8009238:	617b      	str	r3, [r7, #20]

    /* Temperature compensation (datasheet algorithm) */
    int32_t var1 = ((((adc >> 3) - ((int32_t)dev->calib.dig_T1 << 1))) *
 800923a:	697b      	ldr	r3, [r7, #20]
 800923c:	10da      	asrs	r2, r3, #3
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	881b      	ldrh	r3, [r3, #0]
 8009242:	005b      	lsls	r3, r3, #1
 8009244:	1ad3      	subs	r3, r2, r3
                    ((int32_t)dev->calib.dig_T2)) >> 11;
 8009246:	687a      	ldr	r2, [r7, #4]
 8009248:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
    int32_t var1 = ((((adc >> 3) - ((int32_t)dev->calib.dig_T1 << 1))) *
 800924c:	fb02 f303 	mul.w	r3, r2, r3
 8009250:	12db      	asrs	r3, r3, #11
 8009252:	613b      	str	r3, [r7, #16]

    int32_t var2 = (((((adc >> 4) - ((int32_t)dev->calib.dig_T1)) *
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	111b      	asrs	r3, r3, #4
 8009258:	687a      	ldr	r2, [r7, #4]
 800925a:	8812      	ldrh	r2, [r2, #0]
 800925c:	1a9b      	subs	r3, r3, r2
                       ((adc >> 4) - ((int32_t)dev->calib.dig_T1))) >> 12) *
 800925e:	697a      	ldr	r2, [r7, #20]
 8009260:	1112      	asrs	r2, r2, #4
 8009262:	6879      	ldr	r1, [r7, #4]
 8009264:	8809      	ldrh	r1, [r1, #0]
 8009266:	1a52      	subs	r2, r2, r1
    int32_t var2 = (((((adc >> 4) - ((int32_t)dev->calib.dig_T1)) *
 8009268:	fb02 f303 	mul.w	r3, r2, r3
                       ((adc >> 4) - ((int32_t)dev->calib.dig_T1))) >> 12) *
 800926c:	131b      	asrs	r3, r3, #12
                     ((int32_t)dev->calib.dig_T3)) >> 14;
 800926e:	687a      	ldr	r2, [r7, #4]
 8009270:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
                       ((adc >> 4) - ((int32_t)dev->calib.dig_T1))) >> 12) *
 8009274:	fb02 f303 	mul.w	r3, r2, r3
    int32_t var2 = (((((adc >> 4) - ((int32_t)dev->calib.dig_T1)) *
 8009278:	139b      	asrs	r3, r3, #14
 800927a:	60fb      	str	r3, [r7, #12]

    /* Store t_fine for pressure compensation */
    dev->t_fine = var1 + var2;
 800927c:	693a      	ldr	r2, [r7, #16]
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	441a      	add	r2, r3
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	619a      	str	r2, [r3, #24]

    /* Convert to C */
    *temperature = (dev->t_fine * 5 + 128) >> 8;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	699a      	ldr	r2, [r3, #24]
 800928a:	4613      	mov	r3, r2
 800928c:	009b      	lsls	r3, r3, #2
 800928e:	4413      	add	r3, r2
 8009290:	3380      	adds	r3, #128	@ 0x80
 8009292:	121b      	asrs	r3, r3, #8
 8009294:	ee07 3a90 	vmov	s15, r3
 8009298:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	edc3 7a00 	vstr	s15, [r3]
    *temperature /= 100.0f;
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	ed93 7a00 	vldr	s14, [r3]
 80092a8:	eddf 6a05 	vldr	s13, [pc, #20]	@ 80092c0 <BMP280_ReadTemperature+0xbc>
 80092ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	edc3 7a00 	vstr	s15, [r3]

    return 1;
 80092b6:	2301      	movs	r3, #1
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	3718      	adds	r7, #24
 80092bc:	46bd      	mov	sp, r7
 80092be:	bd80      	pop	{r7, pc}
 80092c0:	42c80000 	.word	0x42c80000

080092c4 <BMP280_ReadPressure>:
* @param dev      Pointer to BMP280 device structure
* @param pressure Pointer to store pressure in hPa
* @retval 1 on success, 0 on failure
*/
uint8_t BMP280_ReadPressure(BMP280 *dev, float *pressure)
{
 80092c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80092c8:	b0ce      	sub	sp, #312	@ 0x138
 80092ca:	af00      	add	r7, sp, #0
 80092cc:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 80092d0:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
    uint8_t buf[3];
    if (BSP_I2C_Read(BMP280_ADDR, BMP280_REG_PRESS_MSB, buf, 3) != HAL_OK)
 80092d4:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80092d8:	2303      	movs	r3, #3
 80092da:	21f7      	movs	r1, #247	@ 0xf7
 80092dc:	2076      	movs	r0, #118	@ 0x76
 80092de:	f7f8 f8af 	bl	8001440 <BSP_I2C_Read>
 80092e2:	4603      	mov	r3, r0
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d001      	beq.n	80092ec <BMP280_ReadPressure+0x28>
        return 0;
 80092e8:	2300      	movs	r3, #0
 80092ea:	e2c0      	b.n	800986e <BMP280_ReadPressure+0x5aa>

    /* Assemble 20-bit raw ADC value */
    int32_t adc_P = (buf[0] << 12) | (buf[1] << 4) | (buf[2] >> 4);
 80092ec:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 80092f0:	031a      	lsls	r2, r3, #12
 80092f2:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 80092f6:	011b      	lsls	r3, r3, #4
 80092f8:	431a      	orrs	r2, r3
 80092fa:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80092fe:	091b      	lsrs	r3, r3, #4
 8009300:	b2db      	uxtb	r3, r3
 8009302:	4313      	orrs	r3, r2
 8009304:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

    /* Pressure compensation (64-bit math required) */
    int64_t var1, var2, p;
    var1 = ((int64_t)dev->t_fine) - 128000;
 8009308:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800930c:	699b      	ldr	r3, [r3, #24]
 800930e:	17da      	asrs	r2, r3, #31
 8009310:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009314:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8009318:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800931c:	460b      	mov	r3, r1
 800931e:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 8009322:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009324:	4613      	mov	r3, r2
 8009326:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 800932a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800932c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009330:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    var2 = var1 * var1 * dev->calib.dig_P6;
 8009334:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8009338:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800933c:	fb03 f102 	mul.w	r1, r3, r2
 8009340:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8009344:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009348:	fb02 f303 	mul.w	r3, r2, r3
 800934c:	18ca      	adds	r2, r1, r3
 800934e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009352:	fba3 4503 	umull	r4, r5, r3, r3
 8009356:	1953      	adds	r3, r2, r5
 8009358:	461d      	mov	r5, r3
 800935a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800935e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8009362:	b21b      	sxth	r3, r3
 8009364:	17da      	asrs	r2, r3, #31
 8009366:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800936a:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800936e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8009372:	4603      	mov	r3, r0
 8009374:	fb03 f205 	mul.w	r2, r3, r5
 8009378:	460b      	mov	r3, r1
 800937a:	fb04 f303 	mul.w	r3, r4, r3
 800937e:	4413      	add	r3, r2
 8009380:	4602      	mov	r2, r0
 8009382:	fba4 8902 	umull	r8, r9, r4, r2
 8009386:	444b      	add	r3, r9
 8009388:	4699      	mov	r9, r3
 800938a:	e9c7 8948 	strd	r8, r9, [r7, #288]	@ 0x120
 800938e:	e9c7 8948 	strd	r8, r9, [r7, #288]	@ 0x120
    var2 = var2 + ((var1 * dev->calib.dig_P5) << 17);
 8009392:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009396:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800939a:	b21b      	sxth	r3, r3
 800939c:	17da      	asrs	r2, r3, #31
 800939e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80093a2:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80093a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80093aa:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 80093ae:	462a      	mov	r2, r5
 80093b0:	fb02 f203 	mul.w	r2, r2, r3
 80093b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80093b8:	4621      	mov	r1, r4
 80093ba:	fb01 f303 	mul.w	r3, r1, r3
 80093be:	441a      	add	r2, r3
 80093c0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80093c4:	4621      	mov	r1, r4
 80093c6:	fba3 ab01 	umull	sl, fp, r3, r1
 80093ca:	eb02 030b 	add.w	r3, r2, fp
 80093ce:	469b      	mov	fp, r3
 80093d0:	f04f 0000 	mov.w	r0, #0
 80093d4:	f04f 0100 	mov.w	r1, #0
 80093d8:	ea4f 414b 	mov.w	r1, fp, lsl #17
 80093dc:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 80093e0:	ea4f 404a 	mov.w	r0, sl, lsl #17
 80093e4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80093e8:	1814      	adds	r4, r2, r0
 80093ea:	643c      	str	r4, [r7, #64]	@ 0x40
 80093ec:	414b      	adcs	r3, r1
 80093ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80093f0:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 80093f4:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var2 = var2 + (((int64_t)dev->calib.dig_P4) << 35);
 80093f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80093fc:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8009400:	b21b      	sxth	r3, r3
 8009402:	17da      	asrs	r2, r3, #31
 8009404:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009408:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800940c:	f04f 0000 	mov.w	r0, #0
 8009410:	f04f 0100 	mov.w	r1, #0
 8009414:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009418:	00d9      	lsls	r1, r3, #3
 800941a:	2000      	movs	r0, #0
 800941c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8009420:	1814      	adds	r4, r2, r0
 8009422:	63bc      	str	r4, [r7, #56]	@ 0x38
 8009424:	414b      	adcs	r3, r1
 8009426:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009428:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800942c:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var1 = ((var1 * var1 * dev->calib.dig_P3) >> 8) + ((var1 * dev->calib.dig_P2) << 12);
 8009430:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8009434:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009438:	fb03 f102 	mul.w	r1, r3, r2
 800943c:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8009440:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009444:	fb02 f303 	mul.w	r3, r2, r3
 8009448:	18ca      	adds	r2, r1, r3
 800944a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800944e:	fba3 1303 	umull	r1, r3, r3, r3
 8009452:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8009456:	460b      	mov	r3, r1
 8009458:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800945c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009460:	18d3      	adds	r3, r2, r3
 8009462:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8009466:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800946a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800946e:	b21b      	sxth	r3, r3
 8009470:	17da      	asrs	r2, r3, #31
 8009472:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009476:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800947a:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800947e:	462b      	mov	r3, r5
 8009480:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8009484:	4642      	mov	r2, r8
 8009486:	fb02 f203 	mul.w	r2, r2, r3
 800948a:	464b      	mov	r3, r9
 800948c:	4621      	mov	r1, r4
 800948e:	fb01 f303 	mul.w	r3, r1, r3
 8009492:	4413      	add	r3, r2
 8009494:	4622      	mov	r2, r4
 8009496:	4641      	mov	r1, r8
 8009498:	fba2 1201 	umull	r1, r2, r2, r1
 800949c:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 80094a0:	460a      	mov	r2, r1
 80094a2:	f8c7 20f8 	str.w	r2, [r7, #248]	@ 0xf8
 80094a6:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 80094aa:	4413      	add	r3, r2
 80094ac:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80094b0:	f04f 0000 	mov.w	r0, #0
 80094b4:	f04f 0100 	mov.w	r1, #0
 80094b8:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 80094bc:	4623      	mov	r3, r4
 80094be:	0a18      	lsrs	r0, r3, #8
 80094c0:	462b      	mov	r3, r5
 80094c2:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80094c6:	462b      	mov	r3, r5
 80094c8:	1219      	asrs	r1, r3, #8
 80094ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80094ce:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80094d2:	b21b      	sxth	r3, r3
 80094d4:	17da      	asrs	r2, r3, #31
 80094d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80094da:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80094de:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80094e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80094e6:	464a      	mov	r2, r9
 80094e8:	fb02 f203 	mul.w	r2, r2, r3
 80094ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80094f0:	4644      	mov	r4, r8
 80094f2:	fb04 f303 	mul.w	r3, r4, r3
 80094f6:	441a      	add	r2, r3
 80094f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80094fc:	4644      	mov	r4, r8
 80094fe:	fba3 4304 	umull	r4, r3, r3, r4
 8009502:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009506:	4623      	mov	r3, r4
 8009508:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800950c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009510:	18d3      	adds	r3, r2, r3
 8009512:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009516:	f04f 0200 	mov.w	r2, #0
 800951a:	f04f 0300 	mov.w	r3, #0
 800951e:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 8009522:	464c      	mov	r4, r9
 8009524:	0323      	lsls	r3, r4, #12
 8009526:	4644      	mov	r4, r8
 8009528:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800952c:	4644      	mov	r4, r8
 800952e:	0322      	lsls	r2, r4, #12
 8009530:	1884      	adds	r4, r0, r2
 8009532:	633c      	str	r4, [r7, #48]	@ 0x30
 8009534:	eb41 0303 	adc.w	r3, r1, r3
 8009538:	637b      	str	r3, [r7, #52]	@ 0x34
 800953a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800953e:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
    var1 = (((((int64_t)1) << 47) + var1)) * dev->calib.dig_P1 >> 33;
 8009542:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8009546:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 800954a:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 800954e:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8009552:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009556:	88db      	ldrh	r3, [r3, #6]
 8009558:	b29b      	uxth	r3, r3
 800955a:	2200      	movs	r2, #0
 800955c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009560:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009564:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8009568:	462b      	mov	r3, r5
 800956a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 800956e:	4642      	mov	r2, r8
 8009570:	fb02 f203 	mul.w	r2, r2, r3
 8009574:	464b      	mov	r3, r9
 8009576:	4621      	mov	r1, r4
 8009578:	fb01 f303 	mul.w	r3, r1, r3
 800957c:	4413      	add	r3, r2
 800957e:	4622      	mov	r2, r4
 8009580:	4641      	mov	r1, r8
 8009582:	fba2 1201 	umull	r1, r2, r2, r1
 8009586:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800958a:	460a      	mov	r2, r1
 800958c:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8009590:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8009594:	4413      	add	r3, r2
 8009596:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800959a:	f04f 0200 	mov.w	r2, #0
 800959e:	f04f 0300 	mov.w	r3, #0
 80095a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80095a6:	4629      	mov	r1, r5
 80095a8:	104a      	asrs	r2, r1, #1
 80095aa:	4629      	mov	r1, r5
 80095ac:	17cb      	asrs	r3, r1, #31
 80095ae:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128

    /* Prevent division by zero */
    if (var1 == 0) {
 80095b2:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80095b6:	4313      	orrs	r3, r2
 80095b8:	d101      	bne.n	80095be <BMP280_ReadPressure+0x2fa>
        return 0; // avoid division by zero
 80095ba:	2300      	movs	r3, #0
 80095bc:	e157      	b.n	800986e <BMP280_ReadPressure+0x5aa>
    }

    p = 1048576 - adc_P;
 80095be:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80095c2:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 80095c6:	17da      	asrs	r2, r3, #31
 80095c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80095ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80095cc:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80095d0:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    p = (((p << 31) - var2) * 3125) / var1;
 80095d4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80095d8:	105b      	asrs	r3, r3, #1
 80095da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80095de:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80095e2:	07db      	lsls	r3, r3, #31
 80095e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80095e8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80095ec:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 80095f0:	4621      	mov	r1, r4
 80095f2:	1a89      	subs	r1, r1, r2
 80095f4:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 80095f8:	4629      	mov	r1, r5
 80095fa:	eb61 0303 	sbc.w	r3, r1, r3
 80095fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009602:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8009606:	4622      	mov	r2, r4
 8009608:	462b      	mov	r3, r5
 800960a:	1891      	adds	r1, r2, r2
 800960c:	6239      	str	r1, [r7, #32]
 800960e:	415b      	adcs	r3, r3
 8009610:	627b      	str	r3, [r7, #36]	@ 0x24
 8009612:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009616:	4621      	mov	r1, r4
 8009618:	1851      	adds	r1, r2, r1
 800961a:	61b9      	str	r1, [r7, #24]
 800961c:	4629      	mov	r1, r5
 800961e:	414b      	adcs	r3, r1
 8009620:	61fb      	str	r3, [r7, #28]
 8009622:	f04f 0200 	mov.w	r2, #0
 8009626:	f04f 0300 	mov.w	r3, #0
 800962a:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800962e:	4649      	mov	r1, r9
 8009630:	018b      	lsls	r3, r1, #6
 8009632:	4641      	mov	r1, r8
 8009634:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009638:	4641      	mov	r1, r8
 800963a:	018a      	lsls	r2, r1, #6
 800963c:	4641      	mov	r1, r8
 800963e:	1889      	adds	r1, r1, r2
 8009640:	6139      	str	r1, [r7, #16]
 8009642:	4649      	mov	r1, r9
 8009644:	eb43 0101 	adc.w	r1, r3, r1
 8009648:	6179      	str	r1, [r7, #20]
 800964a:	f04f 0200 	mov.w	r2, #0
 800964e:	f04f 0300 	mov.w	r3, #0
 8009652:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8009656:	4649      	mov	r1, r9
 8009658:	008b      	lsls	r3, r1, #2
 800965a:	4641      	mov	r1, r8
 800965c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009660:	4641      	mov	r1, r8
 8009662:	008a      	lsls	r2, r1, #2
 8009664:	4610      	mov	r0, r2
 8009666:	4619      	mov	r1, r3
 8009668:	4603      	mov	r3, r0
 800966a:	4622      	mov	r2, r4
 800966c:	189b      	adds	r3, r3, r2
 800966e:	60bb      	str	r3, [r7, #8]
 8009670:	460b      	mov	r3, r1
 8009672:	462a      	mov	r2, r5
 8009674:	eb42 0303 	adc.w	r3, r2, r3
 8009678:	60fb      	str	r3, [r7, #12]
 800967a:	f04f 0200 	mov.w	r2, #0
 800967e:	f04f 0300 	mov.w	r3, #0
 8009682:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8009686:	4649      	mov	r1, r9
 8009688:	008b      	lsls	r3, r1, #2
 800968a:	4641      	mov	r1, r8
 800968c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009690:	4641      	mov	r1, r8
 8009692:	008a      	lsls	r2, r1, #2
 8009694:	4610      	mov	r0, r2
 8009696:	4619      	mov	r1, r3
 8009698:	4603      	mov	r3, r0
 800969a:	4622      	mov	r2, r4
 800969c:	189b      	adds	r3, r3, r2
 800969e:	67bb      	str	r3, [r7, #120]	@ 0x78
 80096a0:	462b      	mov	r3, r5
 80096a2:	460a      	mov	r2, r1
 80096a4:	eb42 0303 	adc.w	r3, r2, r3
 80096a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80096aa:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80096ae:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80096b2:	f7f7 fba7 	bl	8000e04 <__aeabi_ldivmod>
 80096b6:	4602      	mov	r2, r0
 80096b8:	460b      	mov	r3, r1
 80096ba:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
    var1 = ((int64_t)dev->calib.dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 80096be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80096c2:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80096c6:	b21b      	sxth	r3, r3
 80096c8:	17da      	asrs	r2, r3, #31
 80096ca:	673b      	str	r3, [r7, #112]	@ 0x70
 80096cc:	677a      	str	r2, [r7, #116]	@ 0x74
 80096ce:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80096d2:	f04f 0000 	mov.w	r0, #0
 80096d6:	f04f 0100 	mov.w	r1, #0
 80096da:	0b50      	lsrs	r0, r2, #13
 80096dc:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80096e0:	1359      	asrs	r1, r3, #13
 80096e2:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 80096e6:	462b      	mov	r3, r5
 80096e8:	fb00 f203 	mul.w	r2, r0, r3
 80096ec:	4623      	mov	r3, r4
 80096ee:	fb03 f301 	mul.w	r3, r3, r1
 80096f2:	4413      	add	r3, r2
 80096f4:	4622      	mov	r2, r4
 80096f6:	fba2 1200 	umull	r1, r2, r2, r0
 80096fa:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 80096fe:	460a      	mov	r2, r1
 8009700:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8009704:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009708:	4413      	add	r3, r2
 800970a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800970e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8009712:	f04f 0000 	mov.w	r0, #0
 8009716:	f04f 0100 	mov.w	r1, #0
 800971a:	0b50      	lsrs	r0, r2, #13
 800971c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8009720:	1359      	asrs	r1, r3, #13
 8009722:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8009726:	462b      	mov	r3, r5
 8009728:	fb00 f203 	mul.w	r2, r0, r3
 800972c:	4623      	mov	r3, r4
 800972e:	fb03 f301 	mul.w	r3, r3, r1
 8009732:	4413      	add	r3, r2
 8009734:	4622      	mov	r2, r4
 8009736:	fba2 1200 	umull	r1, r2, r2, r0
 800973a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800973e:	460a      	mov	r2, r1
 8009740:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8009744:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009748:	4413      	add	r3, r2
 800974a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800974e:	f04f 0200 	mov.w	r2, #0
 8009752:	f04f 0300 	mov.w	r3, #0
 8009756:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 800975a:	4621      	mov	r1, r4
 800975c:	0e4a      	lsrs	r2, r1, #25
 800975e:	4629      	mov	r1, r5
 8009760:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8009764:	4629      	mov	r1, r5
 8009766:	164b      	asrs	r3, r1, #25
 8009768:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    var2 = ((int64_t)dev->calib.dig_P8 * p) >> 19;
 800976c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009770:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8009774:	b21b      	sxth	r3, r3
 8009776:	17da      	asrs	r2, r3, #31
 8009778:	66bb      	str	r3, [r7, #104]	@ 0x68
 800977a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800977c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8009780:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8009784:	462a      	mov	r2, r5
 8009786:	fb02 f203 	mul.w	r2, r2, r3
 800978a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800978e:	4621      	mov	r1, r4
 8009790:	fb01 f303 	mul.w	r3, r1, r3
 8009794:	4413      	add	r3, r2
 8009796:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800979a:	4621      	mov	r1, r4
 800979c:	fba2 1201 	umull	r1, r2, r2, r1
 80097a0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80097a4:	460a      	mov	r2, r1
 80097a6:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 80097aa:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80097ae:	4413      	add	r3, r2
 80097b0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80097b4:	f04f 0200 	mov.w	r2, #0
 80097b8:	f04f 0300 	mov.w	r3, #0
 80097bc:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 80097c0:	4621      	mov	r1, r4
 80097c2:	0cca      	lsrs	r2, r1, #19
 80097c4:	4629      	mov	r1, r5
 80097c6:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80097ca:	4629      	mov	r1, r5
 80097cc:	14cb      	asrs	r3, r1, #19
 80097ce:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

    p = ((p + var1 + var2) >> 8) + (((int64_t)dev->calib.dig_P7) << 4);
 80097d2:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 80097d6:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80097da:	1884      	adds	r4, r0, r2
 80097dc:	663c      	str	r4, [r7, #96]	@ 0x60
 80097de:	eb41 0303 	adc.w	r3, r1, r3
 80097e2:	667b      	str	r3, [r7, #100]	@ 0x64
 80097e4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80097e8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80097ec:	4621      	mov	r1, r4
 80097ee:	1889      	adds	r1, r1, r2
 80097f0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80097f2:	4629      	mov	r1, r5
 80097f4:	eb43 0101 	adc.w	r1, r3, r1
 80097f8:	65f9      	str	r1, [r7, #92]	@ 0x5c
 80097fa:	f04f 0000 	mov.w	r0, #0
 80097fe:	f04f 0100 	mov.w	r1, #0
 8009802:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8009806:	4623      	mov	r3, r4
 8009808:	0a18      	lsrs	r0, r3, #8
 800980a:	462b      	mov	r3, r5
 800980c:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8009810:	462b      	mov	r3, r5
 8009812:	1219      	asrs	r1, r3, #8
 8009814:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009818:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800981c:	b21b      	sxth	r3, r3
 800981e:	17da      	asrs	r2, r3, #31
 8009820:	653b      	str	r3, [r7, #80]	@ 0x50
 8009822:	657a      	str	r2, [r7, #84]	@ 0x54
 8009824:	f04f 0200 	mov.w	r2, #0
 8009828:	f04f 0300 	mov.w	r3, #0
 800982c:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8009830:	464c      	mov	r4, r9
 8009832:	0123      	lsls	r3, r4, #4
 8009834:	4644      	mov	r4, r8
 8009836:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800983a:	4644      	mov	r4, r8
 800983c:	0122      	lsls	r2, r4, #4
 800983e:	1884      	adds	r4, r0, r2
 8009840:	603c      	str	r4, [r7, #0]
 8009842:	eb41 0303 	adc.w	r3, r1, r3
 8009846:	607b      	str	r3, [r7, #4]
 8009848:	e9d7 3400 	ldrd	r3, r4, [r7]
 800984c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118

    /* Convert to hPa */
    *pressure = p / 25600.0f;
 8009850:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8009854:	f7f7 fa98 	bl	8000d88 <__aeabi_l2f>
 8009858:	ee06 0a90 	vmov	s13, r0
 800985c:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800987c <BMP280_ReadPressure+0x5b8>
 8009860:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009864:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8009868:	edc3 7a00 	vstr	s15, [r3]

    return 1;
 800986c:	2301      	movs	r3, #1
}
 800986e:	4618      	mov	r0, r3
 8009870:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8009874:	46bd      	mov	sp, r7
 8009876:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800987a:	bf00      	nop
 800987c:	46c80000 	.word	0x46c80000

08009880 <BMP280_ReadValues>:
* @param temperature Pointer to temperature output (C)
* @param pressure    Pointer to pressure output (hPa)
* @retval HAL_OK on success, 0 on failure
*/
uint8_t BMP280_ReadValues(BMP280 *dev, float *temperature, float *pressure)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b084      	sub	sp, #16
 8009884:	af00      	add	r7, sp, #0
 8009886:	60f8      	str	r0, [r7, #12]
 8009888:	60b9      	str	r1, [r7, #8]
 800988a:	607a      	str	r2, [r7, #4]

	/* Read temperature (updates t_fine) */
    if (!BMP280_ReadTemperature(dev, temperature)) {
 800988c:	68b9      	ldr	r1, [r7, #8]
 800988e:	68f8      	ldr	r0, [r7, #12]
 8009890:	f7ff fcb8 	bl	8009204 <BMP280_ReadTemperature>
 8009894:	4603      	mov	r3, r0
 8009896:	2b00      	cmp	r3, #0
 8009898:	d101      	bne.n	800989e <BMP280_ReadValues+0x1e>
        return 0;
 800989a:	2300      	movs	r3, #0
 800989c:	e009      	b.n	80098b2 <BMP280_ReadValues+0x32>
    }

    /* Read pressure */
    if (!BMP280_ReadPressure(dev, pressure))
 800989e:	6879      	ldr	r1, [r7, #4]
 80098a0:	68f8      	ldr	r0, [r7, #12]
 80098a2:	f7ff fd0f 	bl	80092c4 <BMP280_ReadPressure>
 80098a6:	4603      	mov	r3, r0
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d101      	bne.n	80098b0 <BMP280_ReadValues+0x30>
            return 0;
 80098ac:	2300      	movs	r3, #0
 80098ae:	e000      	b.n	80098b2 <BMP280_ReadValues+0x32>

    return HAL_OK;
 80098b0:	2300      	movs	r3, #0
}
 80098b2:	4618      	mov	r0, r3
 80098b4:	3710      	adds	r7, #16
 80098b6:	46bd      	mov	sp, r7
 80098b8:	bd80      	pop	{r7, pc}

080098ba <__cvt>:
 80098ba:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098be:	ec57 6b10 	vmov	r6, r7, d0
 80098c2:	2f00      	cmp	r7, #0
 80098c4:	460c      	mov	r4, r1
 80098c6:	4619      	mov	r1, r3
 80098c8:	463b      	mov	r3, r7
 80098ca:	bfbb      	ittet	lt
 80098cc:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80098d0:	461f      	movlt	r7, r3
 80098d2:	2300      	movge	r3, #0
 80098d4:	232d      	movlt	r3, #45	@ 0x2d
 80098d6:	700b      	strb	r3, [r1, #0]
 80098d8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80098da:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80098de:	4691      	mov	r9, r2
 80098e0:	f023 0820 	bic.w	r8, r3, #32
 80098e4:	bfbc      	itt	lt
 80098e6:	4632      	movlt	r2, r6
 80098e8:	4616      	movlt	r6, r2
 80098ea:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80098ee:	d005      	beq.n	80098fc <__cvt+0x42>
 80098f0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80098f4:	d100      	bne.n	80098f8 <__cvt+0x3e>
 80098f6:	3401      	adds	r4, #1
 80098f8:	2102      	movs	r1, #2
 80098fa:	e000      	b.n	80098fe <__cvt+0x44>
 80098fc:	2103      	movs	r1, #3
 80098fe:	ab03      	add	r3, sp, #12
 8009900:	9301      	str	r3, [sp, #4]
 8009902:	ab02      	add	r3, sp, #8
 8009904:	9300      	str	r3, [sp, #0]
 8009906:	ec47 6b10 	vmov	d0, r6, r7
 800990a:	4653      	mov	r3, sl
 800990c:	4622      	mov	r2, r4
 800990e:	f000 fdf3 	bl	800a4f8 <_dtoa_r>
 8009912:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009916:	4605      	mov	r5, r0
 8009918:	d119      	bne.n	800994e <__cvt+0x94>
 800991a:	f019 0f01 	tst.w	r9, #1
 800991e:	d00e      	beq.n	800993e <__cvt+0x84>
 8009920:	eb00 0904 	add.w	r9, r0, r4
 8009924:	2200      	movs	r2, #0
 8009926:	2300      	movs	r3, #0
 8009928:	4630      	mov	r0, r6
 800992a:	4639      	mov	r1, r7
 800992c:	f7f7 f8ec 	bl	8000b08 <__aeabi_dcmpeq>
 8009930:	b108      	cbz	r0, 8009936 <__cvt+0x7c>
 8009932:	f8cd 900c 	str.w	r9, [sp, #12]
 8009936:	2230      	movs	r2, #48	@ 0x30
 8009938:	9b03      	ldr	r3, [sp, #12]
 800993a:	454b      	cmp	r3, r9
 800993c:	d31e      	bcc.n	800997c <__cvt+0xc2>
 800993e:	9b03      	ldr	r3, [sp, #12]
 8009940:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009942:	1b5b      	subs	r3, r3, r5
 8009944:	4628      	mov	r0, r5
 8009946:	6013      	str	r3, [r2, #0]
 8009948:	b004      	add	sp, #16
 800994a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800994e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009952:	eb00 0904 	add.w	r9, r0, r4
 8009956:	d1e5      	bne.n	8009924 <__cvt+0x6a>
 8009958:	7803      	ldrb	r3, [r0, #0]
 800995a:	2b30      	cmp	r3, #48	@ 0x30
 800995c:	d10a      	bne.n	8009974 <__cvt+0xba>
 800995e:	2200      	movs	r2, #0
 8009960:	2300      	movs	r3, #0
 8009962:	4630      	mov	r0, r6
 8009964:	4639      	mov	r1, r7
 8009966:	f7f7 f8cf 	bl	8000b08 <__aeabi_dcmpeq>
 800996a:	b918      	cbnz	r0, 8009974 <__cvt+0xba>
 800996c:	f1c4 0401 	rsb	r4, r4, #1
 8009970:	f8ca 4000 	str.w	r4, [sl]
 8009974:	f8da 3000 	ldr.w	r3, [sl]
 8009978:	4499      	add	r9, r3
 800997a:	e7d3      	b.n	8009924 <__cvt+0x6a>
 800997c:	1c59      	adds	r1, r3, #1
 800997e:	9103      	str	r1, [sp, #12]
 8009980:	701a      	strb	r2, [r3, #0]
 8009982:	e7d9      	b.n	8009938 <__cvt+0x7e>

08009984 <__exponent>:
 8009984:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009986:	2900      	cmp	r1, #0
 8009988:	bfba      	itte	lt
 800998a:	4249      	neglt	r1, r1
 800998c:	232d      	movlt	r3, #45	@ 0x2d
 800998e:	232b      	movge	r3, #43	@ 0x2b
 8009990:	2909      	cmp	r1, #9
 8009992:	7002      	strb	r2, [r0, #0]
 8009994:	7043      	strb	r3, [r0, #1]
 8009996:	dd29      	ble.n	80099ec <__exponent+0x68>
 8009998:	f10d 0307 	add.w	r3, sp, #7
 800999c:	461d      	mov	r5, r3
 800999e:	270a      	movs	r7, #10
 80099a0:	461a      	mov	r2, r3
 80099a2:	fbb1 f6f7 	udiv	r6, r1, r7
 80099a6:	fb07 1416 	mls	r4, r7, r6, r1
 80099aa:	3430      	adds	r4, #48	@ 0x30
 80099ac:	f802 4c01 	strb.w	r4, [r2, #-1]
 80099b0:	460c      	mov	r4, r1
 80099b2:	2c63      	cmp	r4, #99	@ 0x63
 80099b4:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80099b8:	4631      	mov	r1, r6
 80099ba:	dcf1      	bgt.n	80099a0 <__exponent+0x1c>
 80099bc:	3130      	adds	r1, #48	@ 0x30
 80099be:	1e94      	subs	r4, r2, #2
 80099c0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80099c4:	1c41      	adds	r1, r0, #1
 80099c6:	4623      	mov	r3, r4
 80099c8:	42ab      	cmp	r3, r5
 80099ca:	d30a      	bcc.n	80099e2 <__exponent+0x5e>
 80099cc:	f10d 0309 	add.w	r3, sp, #9
 80099d0:	1a9b      	subs	r3, r3, r2
 80099d2:	42ac      	cmp	r4, r5
 80099d4:	bf88      	it	hi
 80099d6:	2300      	movhi	r3, #0
 80099d8:	3302      	adds	r3, #2
 80099da:	4403      	add	r3, r0
 80099dc:	1a18      	subs	r0, r3, r0
 80099de:	b003      	add	sp, #12
 80099e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099e2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80099e6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80099ea:	e7ed      	b.n	80099c8 <__exponent+0x44>
 80099ec:	2330      	movs	r3, #48	@ 0x30
 80099ee:	3130      	adds	r1, #48	@ 0x30
 80099f0:	7083      	strb	r3, [r0, #2]
 80099f2:	70c1      	strb	r1, [r0, #3]
 80099f4:	1d03      	adds	r3, r0, #4
 80099f6:	e7f1      	b.n	80099dc <__exponent+0x58>

080099f8 <_printf_float>:
 80099f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099fc:	b08d      	sub	sp, #52	@ 0x34
 80099fe:	460c      	mov	r4, r1
 8009a00:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009a04:	4616      	mov	r6, r2
 8009a06:	461f      	mov	r7, r3
 8009a08:	4605      	mov	r5, r0
 8009a0a:	f000 fcd9 	bl	800a3c0 <_localeconv_r>
 8009a0e:	6803      	ldr	r3, [r0, #0]
 8009a10:	9304      	str	r3, [sp, #16]
 8009a12:	4618      	mov	r0, r3
 8009a14:	f7f6 fc4c 	bl	80002b0 <strlen>
 8009a18:	2300      	movs	r3, #0
 8009a1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a1c:	f8d8 3000 	ldr.w	r3, [r8]
 8009a20:	9005      	str	r0, [sp, #20]
 8009a22:	3307      	adds	r3, #7
 8009a24:	f023 0307 	bic.w	r3, r3, #7
 8009a28:	f103 0208 	add.w	r2, r3, #8
 8009a2c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009a30:	f8d4 b000 	ldr.w	fp, [r4]
 8009a34:	f8c8 2000 	str.w	r2, [r8]
 8009a38:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a3c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009a40:	9307      	str	r3, [sp, #28]
 8009a42:	f8cd 8018 	str.w	r8, [sp, #24]
 8009a46:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009a4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a4e:	4b9c      	ldr	r3, [pc, #624]	@ (8009cc0 <_printf_float+0x2c8>)
 8009a50:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009a54:	f7f7 f88a 	bl	8000b6c <__aeabi_dcmpun>
 8009a58:	bb70      	cbnz	r0, 8009ab8 <_printf_float+0xc0>
 8009a5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a5e:	4b98      	ldr	r3, [pc, #608]	@ (8009cc0 <_printf_float+0x2c8>)
 8009a60:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009a64:	f7f7 f864 	bl	8000b30 <__aeabi_dcmple>
 8009a68:	bb30      	cbnz	r0, 8009ab8 <_printf_float+0xc0>
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	4640      	mov	r0, r8
 8009a70:	4649      	mov	r1, r9
 8009a72:	f7f7 f853 	bl	8000b1c <__aeabi_dcmplt>
 8009a76:	b110      	cbz	r0, 8009a7e <_printf_float+0x86>
 8009a78:	232d      	movs	r3, #45	@ 0x2d
 8009a7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a7e:	4a91      	ldr	r2, [pc, #580]	@ (8009cc4 <_printf_float+0x2cc>)
 8009a80:	4b91      	ldr	r3, [pc, #580]	@ (8009cc8 <_printf_float+0x2d0>)
 8009a82:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009a86:	bf8c      	ite	hi
 8009a88:	4690      	movhi	r8, r2
 8009a8a:	4698      	movls	r8, r3
 8009a8c:	2303      	movs	r3, #3
 8009a8e:	6123      	str	r3, [r4, #16]
 8009a90:	f02b 0304 	bic.w	r3, fp, #4
 8009a94:	6023      	str	r3, [r4, #0]
 8009a96:	f04f 0900 	mov.w	r9, #0
 8009a9a:	9700      	str	r7, [sp, #0]
 8009a9c:	4633      	mov	r3, r6
 8009a9e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009aa0:	4621      	mov	r1, r4
 8009aa2:	4628      	mov	r0, r5
 8009aa4:	f000 f9d2 	bl	8009e4c <_printf_common>
 8009aa8:	3001      	adds	r0, #1
 8009aaa:	f040 808d 	bne.w	8009bc8 <_printf_float+0x1d0>
 8009aae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009ab2:	b00d      	add	sp, #52	@ 0x34
 8009ab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ab8:	4642      	mov	r2, r8
 8009aba:	464b      	mov	r3, r9
 8009abc:	4640      	mov	r0, r8
 8009abe:	4649      	mov	r1, r9
 8009ac0:	f7f7 f854 	bl	8000b6c <__aeabi_dcmpun>
 8009ac4:	b140      	cbz	r0, 8009ad8 <_printf_float+0xe0>
 8009ac6:	464b      	mov	r3, r9
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	bfbc      	itt	lt
 8009acc:	232d      	movlt	r3, #45	@ 0x2d
 8009ace:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009ad2:	4a7e      	ldr	r2, [pc, #504]	@ (8009ccc <_printf_float+0x2d4>)
 8009ad4:	4b7e      	ldr	r3, [pc, #504]	@ (8009cd0 <_printf_float+0x2d8>)
 8009ad6:	e7d4      	b.n	8009a82 <_printf_float+0x8a>
 8009ad8:	6863      	ldr	r3, [r4, #4]
 8009ada:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009ade:	9206      	str	r2, [sp, #24]
 8009ae0:	1c5a      	adds	r2, r3, #1
 8009ae2:	d13b      	bne.n	8009b5c <_printf_float+0x164>
 8009ae4:	2306      	movs	r3, #6
 8009ae6:	6063      	str	r3, [r4, #4]
 8009ae8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009aec:	2300      	movs	r3, #0
 8009aee:	6022      	str	r2, [r4, #0]
 8009af0:	9303      	str	r3, [sp, #12]
 8009af2:	ab0a      	add	r3, sp, #40	@ 0x28
 8009af4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009af8:	ab09      	add	r3, sp, #36	@ 0x24
 8009afa:	9300      	str	r3, [sp, #0]
 8009afc:	6861      	ldr	r1, [r4, #4]
 8009afe:	ec49 8b10 	vmov	d0, r8, r9
 8009b02:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009b06:	4628      	mov	r0, r5
 8009b08:	f7ff fed7 	bl	80098ba <__cvt>
 8009b0c:	9b06      	ldr	r3, [sp, #24]
 8009b0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b10:	2b47      	cmp	r3, #71	@ 0x47
 8009b12:	4680      	mov	r8, r0
 8009b14:	d129      	bne.n	8009b6a <_printf_float+0x172>
 8009b16:	1cc8      	adds	r0, r1, #3
 8009b18:	db02      	blt.n	8009b20 <_printf_float+0x128>
 8009b1a:	6863      	ldr	r3, [r4, #4]
 8009b1c:	4299      	cmp	r1, r3
 8009b1e:	dd41      	ble.n	8009ba4 <_printf_float+0x1ac>
 8009b20:	f1aa 0a02 	sub.w	sl, sl, #2
 8009b24:	fa5f fa8a 	uxtb.w	sl, sl
 8009b28:	3901      	subs	r1, #1
 8009b2a:	4652      	mov	r2, sl
 8009b2c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009b30:	9109      	str	r1, [sp, #36]	@ 0x24
 8009b32:	f7ff ff27 	bl	8009984 <__exponent>
 8009b36:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009b38:	1813      	adds	r3, r2, r0
 8009b3a:	2a01      	cmp	r2, #1
 8009b3c:	4681      	mov	r9, r0
 8009b3e:	6123      	str	r3, [r4, #16]
 8009b40:	dc02      	bgt.n	8009b48 <_printf_float+0x150>
 8009b42:	6822      	ldr	r2, [r4, #0]
 8009b44:	07d2      	lsls	r2, r2, #31
 8009b46:	d501      	bpl.n	8009b4c <_printf_float+0x154>
 8009b48:	3301      	adds	r3, #1
 8009b4a:	6123      	str	r3, [r4, #16]
 8009b4c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d0a2      	beq.n	8009a9a <_printf_float+0xa2>
 8009b54:	232d      	movs	r3, #45	@ 0x2d
 8009b56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b5a:	e79e      	b.n	8009a9a <_printf_float+0xa2>
 8009b5c:	9a06      	ldr	r2, [sp, #24]
 8009b5e:	2a47      	cmp	r2, #71	@ 0x47
 8009b60:	d1c2      	bne.n	8009ae8 <_printf_float+0xf0>
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d1c0      	bne.n	8009ae8 <_printf_float+0xf0>
 8009b66:	2301      	movs	r3, #1
 8009b68:	e7bd      	b.n	8009ae6 <_printf_float+0xee>
 8009b6a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009b6e:	d9db      	bls.n	8009b28 <_printf_float+0x130>
 8009b70:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009b74:	d118      	bne.n	8009ba8 <_printf_float+0x1b0>
 8009b76:	2900      	cmp	r1, #0
 8009b78:	6863      	ldr	r3, [r4, #4]
 8009b7a:	dd0b      	ble.n	8009b94 <_printf_float+0x19c>
 8009b7c:	6121      	str	r1, [r4, #16]
 8009b7e:	b913      	cbnz	r3, 8009b86 <_printf_float+0x18e>
 8009b80:	6822      	ldr	r2, [r4, #0]
 8009b82:	07d0      	lsls	r0, r2, #31
 8009b84:	d502      	bpl.n	8009b8c <_printf_float+0x194>
 8009b86:	3301      	adds	r3, #1
 8009b88:	440b      	add	r3, r1
 8009b8a:	6123      	str	r3, [r4, #16]
 8009b8c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009b8e:	f04f 0900 	mov.w	r9, #0
 8009b92:	e7db      	b.n	8009b4c <_printf_float+0x154>
 8009b94:	b913      	cbnz	r3, 8009b9c <_printf_float+0x1a4>
 8009b96:	6822      	ldr	r2, [r4, #0]
 8009b98:	07d2      	lsls	r2, r2, #31
 8009b9a:	d501      	bpl.n	8009ba0 <_printf_float+0x1a8>
 8009b9c:	3302      	adds	r3, #2
 8009b9e:	e7f4      	b.n	8009b8a <_printf_float+0x192>
 8009ba0:	2301      	movs	r3, #1
 8009ba2:	e7f2      	b.n	8009b8a <_printf_float+0x192>
 8009ba4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009ba8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009baa:	4299      	cmp	r1, r3
 8009bac:	db05      	blt.n	8009bba <_printf_float+0x1c2>
 8009bae:	6823      	ldr	r3, [r4, #0]
 8009bb0:	6121      	str	r1, [r4, #16]
 8009bb2:	07d8      	lsls	r0, r3, #31
 8009bb4:	d5ea      	bpl.n	8009b8c <_printf_float+0x194>
 8009bb6:	1c4b      	adds	r3, r1, #1
 8009bb8:	e7e7      	b.n	8009b8a <_printf_float+0x192>
 8009bba:	2900      	cmp	r1, #0
 8009bbc:	bfd4      	ite	le
 8009bbe:	f1c1 0202 	rsble	r2, r1, #2
 8009bc2:	2201      	movgt	r2, #1
 8009bc4:	4413      	add	r3, r2
 8009bc6:	e7e0      	b.n	8009b8a <_printf_float+0x192>
 8009bc8:	6823      	ldr	r3, [r4, #0]
 8009bca:	055a      	lsls	r2, r3, #21
 8009bcc:	d407      	bmi.n	8009bde <_printf_float+0x1e6>
 8009bce:	6923      	ldr	r3, [r4, #16]
 8009bd0:	4642      	mov	r2, r8
 8009bd2:	4631      	mov	r1, r6
 8009bd4:	4628      	mov	r0, r5
 8009bd6:	47b8      	blx	r7
 8009bd8:	3001      	adds	r0, #1
 8009bda:	d12b      	bne.n	8009c34 <_printf_float+0x23c>
 8009bdc:	e767      	b.n	8009aae <_printf_float+0xb6>
 8009bde:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009be2:	f240 80dd 	bls.w	8009da0 <_printf_float+0x3a8>
 8009be6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009bea:	2200      	movs	r2, #0
 8009bec:	2300      	movs	r3, #0
 8009bee:	f7f6 ff8b 	bl	8000b08 <__aeabi_dcmpeq>
 8009bf2:	2800      	cmp	r0, #0
 8009bf4:	d033      	beq.n	8009c5e <_printf_float+0x266>
 8009bf6:	4a37      	ldr	r2, [pc, #220]	@ (8009cd4 <_printf_float+0x2dc>)
 8009bf8:	2301      	movs	r3, #1
 8009bfa:	4631      	mov	r1, r6
 8009bfc:	4628      	mov	r0, r5
 8009bfe:	47b8      	blx	r7
 8009c00:	3001      	adds	r0, #1
 8009c02:	f43f af54 	beq.w	8009aae <_printf_float+0xb6>
 8009c06:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009c0a:	4543      	cmp	r3, r8
 8009c0c:	db02      	blt.n	8009c14 <_printf_float+0x21c>
 8009c0e:	6823      	ldr	r3, [r4, #0]
 8009c10:	07d8      	lsls	r0, r3, #31
 8009c12:	d50f      	bpl.n	8009c34 <_printf_float+0x23c>
 8009c14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c18:	4631      	mov	r1, r6
 8009c1a:	4628      	mov	r0, r5
 8009c1c:	47b8      	blx	r7
 8009c1e:	3001      	adds	r0, #1
 8009c20:	f43f af45 	beq.w	8009aae <_printf_float+0xb6>
 8009c24:	f04f 0900 	mov.w	r9, #0
 8009c28:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8009c2c:	f104 0a1a 	add.w	sl, r4, #26
 8009c30:	45c8      	cmp	r8, r9
 8009c32:	dc09      	bgt.n	8009c48 <_printf_float+0x250>
 8009c34:	6823      	ldr	r3, [r4, #0]
 8009c36:	079b      	lsls	r3, r3, #30
 8009c38:	f100 8103 	bmi.w	8009e42 <_printf_float+0x44a>
 8009c3c:	68e0      	ldr	r0, [r4, #12]
 8009c3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c40:	4298      	cmp	r0, r3
 8009c42:	bfb8      	it	lt
 8009c44:	4618      	movlt	r0, r3
 8009c46:	e734      	b.n	8009ab2 <_printf_float+0xba>
 8009c48:	2301      	movs	r3, #1
 8009c4a:	4652      	mov	r2, sl
 8009c4c:	4631      	mov	r1, r6
 8009c4e:	4628      	mov	r0, r5
 8009c50:	47b8      	blx	r7
 8009c52:	3001      	adds	r0, #1
 8009c54:	f43f af2b 	beq.w	8009aae <_printf_float+0xb6>
 8009c58:	f109 0901 	add.w	r9, r9, #1
 8009c5c:	e7e8      	b.n	8009c30 <_printf_float+0x238>
 8009c5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	dc39      	bgt.n	8009cd8 <_printf_float+0x2e0>
 8009c64:	4a1b      	ldr	r2, [pc, #108]	@ (8009cd4 <_printf_float+0x2dc>)
 8009c66:	2301      	movs	r3, #1
 8009c68:	4631      	mov	r1, r6
 8009c6a:	4628      	mov	r0, r5
 8009c6c:	47b8      	blx	r7
 8009c6e:	3001      	adds	r0, #1
 8009c70:	f43f af1d 	beq.w	8009aae <_printf_float+0xb6>
 8009c74:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009c78:	ea59 0303 	orrs.w	r3, r9, r3
 8009c7c:	d102      	bne.n	8009c84 <_printf_float+0x28c>
 8009c7e:	6823      	ldr	r3, [r4, #0]
 8009c80:	07d9      	lsls	r1, r3, #31
 8009c82:	d5d7      	bpl.n	8009c34 <_printf_float+0x23c>
 8009c84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c88:	4631      	mov	r1, r6
 8009c8a:	4628      	mov	r0, r5
 8009c8c:	47b8      	blx	r7
 8009c8e:	3001      	adds	r0, #1
 8009c90:	f43f af0d 	beq.w	8009aae <_printf_float+0xb6>
 8009c94:	f04f 0a00 	mov.w	sl, #0
 8009c98:	f104 0b1a 	add.w	fp, r4, #26
 8009c9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c9e:	425b      	negs	r3, r3
 8009ca0:	4553      	cmp	r3, sl
 8009ca2:	dc01      	bgt.n	8009ca8 <_printf_float+0x2b0>
 8009ca4:	464b      	mov	r3, r9
 8009ca6:	e793      	b.n	8009bd0 <_printf_float+0x1d8>
 8009ca8:	2301      	movs	r3, #1
 8009caa:	465a      	mov	r2, fp
 8009cac:	4631      	mov	r1, r6
 8009cae:	4628      	mov	r0, r5
 8009cb0:	47b8      	blx	r7
 8009cb2:	3001      	adds	r0, #1
 8009cb4:	f43f aefb 	beq.w	8009aae <_printf_float+0xb6>
 8009cb8:	f10a 0a01 	add.w	sl, sl, #1
 8009cbc:	e7ee      	b.n	8009c9c <_printf_float+0x2a4>
 8009cbe:	bf00      	nop
 8009cc0:	7fefffff 	.word	0x7fefffff
 8009cc4:	0800c612 	.word	0x0800c612
 8009cc8:	0800c60e 	.word	0x0800c60e
 8009ccc:	0800c61a 	.word	0x0800c61a
 8009cd0:	0800c616 	.word	0x0800c616
 8009cd4:	0800c61e 	.word	0x0800c61e
 8009cd8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009cda:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009cde:	4553      	cmp	r3, sl
 8009ce0:	bfa8      	it	ge
 8009ce2:	4653      	movge	r3, sl
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	4699      	mov	r9, r3
 8009ce8:	dc36      	bgt.n	8009d58 <_printf_float+0x360>
 8009cea:	f04f 0b00 	mov.w	fp, #0
 8009cee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009cf2:	f104 021a 	add.w	r2, r4, #26
 8009cf6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009cf8:	9306      	str	r3, [sp, #24]
 8009cfa:	eba3 0309 	sub.w	r3, r3, r9
 8009cfe:	455b      	cmp	r3, fp
 8009d00:	dc31      	bgt.n	8009d66 <_printf_float+0x36e>
 8009d02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d04:	459a      	cmp	sl, r3
 8009d06:	dc3a      	bgt.n	8009d7e <_printf_float+0x386>
 8009d08:	6823      	ldr	r3, [r4, #0]
 8009d0a:	07da      	lsls	r2, r3, #31
 8009d0c:	d437      	bmi.n	8009d7e <_printf_float+0x386>
 8009d0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d10:	ebaa 0903 	sub.w	r9, sl, r3
 8009d14:	9b06      	ldr	r3, [sp, #24]
 8009d16:	ebaa 0303 	sub.w	r3, sl, r3
 8009d1a:	4599      	cmp	r9, r3
 8009d1c:	bfa8      	it	ge
 8009d1e:	4699      	movge	r9, r3
 8009d20:	f1b9 0f00 	cmp.w	r9, #0
 8009d24:	dc33      	bgt.n	8009d8e <_printf_float+0x396>
 8009d26:	f04f 0800 	mov.w	r8, #0
 8009d2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d2e:	f104 0b1a 	add.w	fp, r4, #26
 8009d32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d34:	ebaa 0303 	sub.w	r3, sl, r3
 8009d38:	eba3 0309 	sub.w	r3, r3, r9
 8009d3c:	4543      	cmp	r3, r8
 8009d3e:	f77f af79 	ble.w	8009c34 <_printf_float+0x23c>
 8009d42:	2301      	movs	r3, #1
 8009d44:	465a      	mov	r2, fp
 8009d46:	4631      	mov	r1, r6
 8009d48:	4628      	mov	r0, r5
 8009d4a:	47b8      	blx	r7
 8009d4c:	3001      	adds	r0, #1
 8009d4e:	f43f aeae 	beq.w	8009aae <_printf_float+0xb6>
 8009d52:	f108 0801 	add.w	r8, r8, #1
 8009d56:	e7ec      	b.n	8009d32 <_printf_float+0x33a>
 8009d58:	4642      	mov	r2, r8
 8009d5a:	4631      	mov	r1, r6
 8009d5c:	4628      	mov	r0, r5
 8009d5e:	47b8      	blx	r7
 8009d60:	3001      	adds	r0, #1
 8009d62:	d1c2      	bne.n	8009cea <_printf_float+0x2f2>
 8009d64:	e6a3      	b.n	8009aae <_printf_float+0xb6>
 8009d66:	2301      	movs	r3, #1
 8009d68:	4631      	mov	r1, r6
 8009d6a:	4628      	mov	r0, r5
 8009d6c:	9206      	str	r2, [sp, #24]
 8009d6e:	47b8      	blx	r7
 8009d70:	3001      	adds	r0, #1
 8009d72:	f43f ae9c 	beq.w	8009aae <_printf_float+0xb6>
 8009d76:	9a06      	ldr	r2, [sp, #24]
 8009d78:	f10b 0b01 	add.w	fp, fp, #1
 8009d7c:	e7bb      	b.n	8009cf6 <_printf_float+0x2fe>
 8009d7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d82:	4631      	mov	r1, r6
 8009d84:	4628      	mov	r0, r5
 8009d86:	47b8      	blx	r7
 8009d88:	3001      	adds	r0, #1
 8009d8a:	d1c0      	bne.n	8009d0e <_printf_float+0x316>
 8009d8c:	e68f      	b.n	8009aae <_printf_float+0xb6>
 8009d8e:	9a06      	ldr	r2, [sp, #24]
 8009d90:	464b      	mov	r3, r9
 8009d92:	4442      	add	r2, r8
 8009d94:	4631      	mov	r1, r6
 8009d96:	4628      	mov	r0, r5
 8009d98:	47b8      	blx	r7
 8009d9a:	3001      	adds	r0, #1
 8009d9c:	d1c3      	bne.n	8009d26 <_printf_float+0x32e>
 8009d9e:	e686      	b.n	8009aae <_printf_float+0xb6>
 8009da0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009da4:	f1ba 0f01 	cmp.w	sl, #1
 8009da8:	dc01      	bgt.n	8009dae <_printf_float+0x3b6>
 8009daa:	07db      	lsls	r3, r3, #31
 8009dac:	d536      	bpl.n	8009e1c <_printf_float+0x424>
 8009dae:	2301      	movs	r3, #1
 8009db0:	4642      	mov	r2, r8
 8009db2:	4631      	mov	r1, r6
 8009db4:	4628      	mov	r0, r5
 8009db6:	47b8      	blx	r7
 8009db8:	3001      	adds	r0, #1
 8009dba:	f43f ae78 	beq.w	8009aae <_printf_float+0xb6>
 8009dbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009dc2:	4631      	mov	r1, r6
 8009dc4:	4628      	mov	r0, r5
 8009dc6:	47b8      	blx	r7
 8009dc8:	3001      	adds	r0, #1
 8009dca:	f43f ae70 	beq.w	8009aae <_printf_float+0xb6>
 8009dce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8009dda:	f7f6 fe95 	bl	8000b08 <__aeabi_dcmpeq>
 8009dde:	b9c0      	cbnz	r0, 8009e12 <_printf_float+0x41a>
 8009de0:	4653      	mov	r3, sl
 8009de2:	f108 0201 	add.w	r2, r8, #1
 8009de6:	4631      	mov	r1, r6
 8009de8:	4628      	mov	r0, r5
 8009dea:	47b8      	blx	r7
 8009dec:	3001      	adds	r0, #1
 8009dee:	d10c      	bne.n	8009e0a <_printf_float+0x412>
 8009df0:	e65d      	b.n	8009aae <_printf_float+0xb6>
 8009df2:	2301      	movs	r3, #1
 8009df4:	465a      	mov	r2, fp
 8009df6:	4631      	mov	r1, r6
 8009df8:	4628      	mov	r0, r5
 8009dfa:	47b8      	blx	r7
 8009dfc:	3001      	adds	r0, #1
 8009dfe:	f43f ae56 	beq.w	8009aae <_printf_float+0xb6>
 8009e02:	f108 0801 	add.w	r8, r8, #1
 8009e06:	45d0      	cmp	r8, sl
 8009e08:	dbf3      	blt.n	8009df2 <_printf_float+0x3fa>
 8009e0a:	464b      	mov	r3, r9
 8009e0c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009e10:	e6df      	b.n	8009bd2 <_printf_float+0x1da>
 8009e12:	f04f 0800 	mov.w	r8, #0
 8009e16:	f104 0b1a 	add.w	fp, r4, #26
 8009e1a:	e7f4      	b.n	8009e06 <_printf_float+0x40e>
 8009e1c:	2301      	movs	r3, #1
 8009e1e:	4642      	mov	r2, r8
 8009e20:	e7e1      	b.n	8009de6 <_printf_float+0x3ee>
 8009e22:	2301      	movs	r3, #1
 8009e24:	464a      	mov	r2, r9
 8009e26:	4631      	mov	r1, r6
 8009e28:	4628      	mov	r0, r5
 8009e2a:	47b8      	blx	r7
 8009e2c:	3001      	adds	r0, #1
 8009e2e:	f43f ae3e 	beq.w	8009aae <_printf_float+0xb6>
 8009e32:	f108 0801 	add.w	r8, r8, #1
 8009e36:	68e3      	ldr	r3, [r4, #12]
 8009e38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009e3a:	1a5b      	subs	r3, r3, r1
 8009e3c:	4543      	cmp	r3, r8
 8009e3e:	dcf0      	bgt.n	8009e22 <_printf_float+0x42a>
 8009e40:	e6fc      	b.n	8009c3c <_printf_float+0x244>
 8009e42:	f04f 0800 	mov.w	r8, #0
 8009e46:	f104 0919 	add.w	r9, r4, #25
 8009e4a:	e7f4      	b.n	8009e36 <_printf_float+0x43e>

08009e4c <_printf_common>:
 8009e4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e50:	4616      	mov	r6, r2
 8009e52:	4698      	mov	r8, r3
 8009e54:	688a      	ldr	r2, [r1, #8]
 8009e56:	690b      	ldr	r3, [r1, #16]
 8009e58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	bfb8      	it	lt
 8009e60:	4613      	movlt	r3, r2
 8009e62:	6033      	str	r3, [r6, #0]
 8009e64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009e68:	4607      	mov	r7, r0
 8009e6a:	460c      	mov	r4, r1
 8009e6c:	b10a      	cbz	r2, 8009e72 <_printf_common+0x26>
 8009e6e:	3301      	adds	r3, #1
 8009e70:	6033      	str	r3, [r6, #0]
 8009e72:	6823      	ldr	r3, [r4, #0]
 8009e74:	0699      	lsls	r1, r3, #26
 8009e76:	bf42      	ittt	mi
 8009e78:	6833      	ldrmi	r3, [r6, #0]
 8009e7a:	3302      	addmi	r3, #2
 8009e7c:	6033      	strmi	r3, [r6, #0]
 8009e7e:	6825      	ldr	r5, [r4, #0]
 8009e80:	f015 0506 	ands.w	r5, r5, #6
 8009e84:	d106      	bne.n	8009e94 <_printf_common+0x48>
 8009e86:	f104 0a19 	add.w	sl, r4, #25
 8009e8a:	68e3      	ldr	r3, [r4, #12]
 8009e8c:	6832      	ldr	r2, [r6, #0]
 8009e8e:	1a9b      	subs	r3, r3, r2
 8009e90:	42ab      	cmp	r3, r5
 8009e92:	dc26      	bgt.n	8009ee2 <_printf_common+0x96>
 8009e94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009e98:	6822      	ldr	r2, [r4, #0]
 8009e9a:	3b00      	subs	r3, #0
 8009e9c:	bf18      	it	ne
 8009e9e:	2301      	movne	r3, #1
 8009ea0:	0692      	lsls	r2, r2, #26
 8009ea2:	d42b      	bmi.n	8009efc <_printf_common+0xb0>
 8009ea4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009ea8:	4641      	mov	r1, r8
 8009eaa:	4638      	mov	r0, r7
 8009eac:	47c8      	blx	r9
 8009eae:	3001      	adds	r0, #1
 8009eb0:	d01e      	beq.n	8009ef0 <_printf_common+0xa4>
 8009eb2:	6823      	ldr	r3, [r4, #0]
 8009eb4:	6922      	ldr	r2, [r4, #16]
 8009eb6:	f003 0306 	and.w	r3, r3, #6
 8009eba:	2b04      	cmp	r3, #4
 8009ebc:	bf02      	ittt	eq
 8009ebe:	68e5      	ldreq	r5, [r4, #12]
 8009ec0:	6833      	ldreq	r3, [r6, #0]
 8009ec2:	1aed      	subeq	r5, r5, r3
 8009ec4:	68a3      	ldr	r3, [r4, #8]
 8009ec6:	bf0c      	ite	eq
 8009ec8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009ecc:	2500      	movne	r5, #0
 8009ece:	4293      	cmp	r3, r2
 8009ed0:	bfc4      	itt	gt
 8009ed2:	1a9b      	subgt	r3, r3, r2
 8009ed4:	18ed      	addgt	r5, r5, r3
 8009ed6:	2600      	movs	r6, #0
 8009ed8:	341a      	adds	r4, #26
 8009eda:	42b5      	cmp	r5, r6
 8009edc:	d11a      	bne.n	8009f14 <_printf_common+0xc8>
 8009ede:	2000      	movs	r0, #0
 8009ee0:	e008      	b.n	8009ef4 <_printf_common+0xa8>
 8009ee2:	2301      	movs	r3, #1
 8009ee4:	4652      	mov	r2, sl
 8009ee6:	4641      	mov	r1, r8
 8009ee8:	4638      	mov	r0, r7
 8009eea:	47c8      	blx	r9
 8009eec:	3001      	adds	r0, #1
 8009eee:	d103      	bne.n	8009ef8 <_printf_common+0xac>
 8009ef0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009ef4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ef8:	3501      	adds	r5, #1
 8009efa:	e7c6      	b.n	8009e8a <_printf_common+0x3e>
 8009efc:	18e1      	adds	r1, r4, r3
 8009efe:	1c5a      	adds	r2, r3, #1
 8009f00:	2030      	movs	r0, #48	@ 0x30
 8009f02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009f06:	4422      	add	r2, r4
 8009f08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009f0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009f10:	3302      	adds	r3, #2
 8009f12:	e7c7      	b.n	8009ea4 <_printf_common+0x58>
 8009f14:	2301      	movs	r3, #1
 8009f16:	4622      	mov	r2, r4
 8009f18:	4641      	mov	r1, r8
 8009f1a:	4638      	mov	r0, r7
 8009f1c:	47c8      	blx	r9
 8009f1e:	3001      	adds	r0, #1
 8009f20:	d0e6      	beq.n	8009ef0 <_printf_common+0xa4>
 8009f22:	3601      	adds	r6, #1
 8009f24:	e7d9      	b.n	8009eda <_printf_common+0x8e>
	...

08009f28 <_printf_i>:
 8009f28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f2c:	7e0f      	ldrb	r7, [r1, #24]
 8009f2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009f30:	2f78      	cmp	r7, #120	@ 0x78
 8009f32:	4691      	mov	r9, r2
 8009f34:	4680      	mov	r8, r0
 8009f36:	460c      	mov	r4, r1
 8009f38:	469a      	mov	sl, r3
 8009f3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009f3e:	d807      	bhi.n	8009f50 <_printf_i+0x28>
 8009f40:	2f62      	cmp	r7, #98	@ 0x62
 8009f42:	d80a      	bhi.n	8009f5a <_printf_i+0x32>
 8009f44:	2f00      	cmp	r7, #0
 8009f46:	f000 80d1 	beq.w	800a0ec <_printf_i+0x1c4>
 8009f4a:	2f58      	cmp	r7, #88	@ 0x58
 8009f4c:	f000 80b8 	beq.w	800a0c0 <_printf_i+0x198>
 8009f50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009f58:	e03a      	b.n	8009fd0 <_printf_i+0xa8>
 8009f5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009f5e:	2b15      	cmp	r3, #21
 8009f60:	d8f6      	bhi.n	8009f50 <_printf_i+0x28>
 8009f62:	a101      	add	r1, pc, #4	@ (adr r1, 8009f68 <_printf_i+0x40>)
 8009f64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f68:	08009fc1 	.word	0x08009fc1
 8009f6c:	08009fd5 	.word	0x08009fd5
 8009f70:	08009f51 	.word	0x08009f51
 8009f74:	08009f51 	.word	0x08009f51
 8009f78:	08009f51 	.word	0x08009f51
 8009f7c:	08009f51 	.word	0x08009f51
 8009f80:	08009fd5 	.word	0x08009fd5
 8009f84:	08009f51 	.word	0x08009f51
 8009f88:	08009f51 	.word	0x08009f51
 8009f8c:	08009f51 	.word	0x08009f51
 8009f90:	08009f51 	.word	0x08009f51
 8009f94:	0800a0d3 	.word	0x0800a0d3
 8009f98:	08009fff 	.word	0x08009fff
 8009f9c:	0800a08d 	.word	0x0800a08d
 8009fa0:	08009f51 	.word	0x08009f51
 8009fa4:	08009f51 	.word	0x08009f51
 8009fa8:	0800a0f5 	.word	0x0800a0f5
 8009fac:	08009f51 	.word	0x08009f51
 8009fb0:	08009fff 	.word	0x08009fff
 8009fb4:	08009f51 	.word	0x08009f51
 8009fb8:	08009f51 	.word	0x08009f51
 8009fbc:	0800a095 	.word	0x0800a095
 8009fc0:	6833      	ldr	r3, [r6, #0]
 8009fc2:	1d1a      	adds	r2, r3, #4
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	6032      	str	r2, [r6, #0]
 8009fc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009fcc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009fd0:	2301      	movs	r3, #1
 8009fd2:	e09c      	b.n	800a10e <_printf_i+0x1e6>
 8009fd4:	6833      	ldr	r3, [r6, #0]
 8009fd6:	6820      	ldr	r0, [r4, #0]
 8009fd8:	1d19      	adds	r1, r3, #4
 8009fda:	6031      	str	r1, [r6, #0]
 8009fdc:	0606      	lsls	r6, r0, #24
 8009fde:	d501      	bpl.n	8009fe4 <_printf_i+0xbc>
 8009fe0:	681d      	ldr	r5, [r3, #0]
 8009fe2:	e003      	b.n	8009fec <_printf_i+0xc4>
 8009fe4:	0645      	lsls	r5, r0, #25
 8009fe6:	d5fb      	bpl.n	8009fe0 <_printf_i+0xb8>
 8009fe8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009fec:	2d00      	cmp	r5, #0
 8009fee:	da03      	bge.n	8009ff8 <_printf_i+0xd0>
 8009ff0:	232d      	movs	r3, #45	@ 0x2d
 8009ff2:	426d      	negs	r5, r5
 8009ff4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ff8:	4858      	ldr	r0, [pc, #352]	@ (800a15c <_printf_i+0x234>)
 8009ffa:	230a      	movs	r3, #10
 8009ffc:	e011      	b.n	800a022 <_printf_i+0xfa>
 8009ffe:	6821      	ldr	r1, [r4, #0]
 800a000:	6833      	ldr	r3, [r6, #0]
 800a002:	0608      	lsls	r0, r1, #24
 800a004:	f853 5b04 	ldr.w	r5, [r3], #4
 800a008:	d402      	bmi.n	800a010 <_printf_i+0xe8>
 800a00a:	0649      	lsls	r1, r1, #25
 800a00c:	bf48      	it	mi
 800a00e:	b2ad      	uxthmi	r5, r5
 800a010:	2f6f      	cmp	r7, #111	@ 0x6f
 800a012:	4852      	ldr	r0, [pc, #328]	@ (800a15c <_printf_i+0x234>)
 800a014:	6033      	str	r3, [r6, #0]
 800a016:	bf14      	ite	ne
 800a018:	230a      	movne	r3, #10
 800a01a:	2308      	moveq	r3, #8
 800a01c:	2100      	movs	r1, #0
 800a01e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a022:	6866      	ldr	r6, [r4, #4]
 800a024:	60a6      	str	r6, [r4, #8]
 800a026:	2e00      	cmp	r6, #0
 800a028:	db05      	blt.n	800a036 <_printf_i+0x10e>
 800a02a:	6821      	ldr	r1, [r4, #0]
 800a02c:	432e      	orrs	r6, r5
 800a02e:	f021 0104 	bic.w	r1, r1, #4
 800a032:	6021      	str	r1, [r4, #0]
 800a034:	d04b      	beq.n	800a0ce <_printf_i+0x1a6>
 800a036:	4616      	mov	r6, r2
 800a038:	fbb5 f1f3 	udiv	r1, r5, r3
 800a03c:	fb03 5711 	mls	r7, r3, r1, r5
 800a040:	5dc7      	ldrb	r7, [r0, r7]
 800a042:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a046:	462f      	mov	r7, r5
 800a048:	42bb      	cmp	r3, r7
 800a04a:	460d      	mov	r5, r1
 800a04c:	d9f4      	bls.n	800a038 <_printf_i+0x110>
 800a04e:	2b08      	cmp	r3, #8
 800a050:	d10b      	bne.n	800a06a <_printf_i+0x142>
 800a052:	6823      	ldr	r3, [r4, #0]
 800a054:	07df      	lsls	r7, r3, #31
 800a056:	d508      	bpl.n	800a06a <_printf_i+0x142>
 800a058:	6923      	ldr	r3, [r4, #16]
 800a05a:	6861      	ldr	r1, [r4, #4]
 800a05c:	4299      	cmp	r1, r3
 800a05e:	bfde      	ittt	le
 800a060:	2330      	movle	r3, #48	@ 0x30
 800a062:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a066:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a06a:	1b92      	subs	r2, r2, r6
 800a06c:	6122      	str	r2, [r4, #16]
 800a06e:	f8cd a000 	str.w	sl, [sp]
 800a072:	464b      	mov	r3, r9
 800a074:	aa03      	add	r2, sp, #12
 800a076:	4621      	mov	r1, r4
 800a078:	4640      	mov	r0, r8
 800a07a:	f7ff fee7 	bl	8009e4c <_printf_common>
 800a07e:	3001      	adds	r0, #1
 800a080:	d14a      	bne.n	800a118 <_printf_i+0x1f0>
 800a082:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a086:	b004      	add	sp, #16
 800a088:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a08c:	6823      	ldr	r3, [r4, #0]
 800a08e:	f043 0320 	orr.w	r3, r3, #32
 800a092:	6023      	str	r3, [r4, #0]
 800a094:	4832      	ldr	r0, [pc, #200]	@ (800a160 <_printf_i+0x238>)
 800a096:	2778      	movs	r7, #120	@ 0x78
 800a098:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a09c:	6823      	ldr	r3, [r4, #0]
 800a09e:	6831      	ldr	r1, [r6, #0]
 800a0a0:	061f      	lsls	r7, r3, #24
 800a0a2:	f851 5b04 	ldr.w	r5, [r1], #4
 800a0a6:	d402      	bmi.n	800a0ae <_printf_i+0x186>
 800a0a8:	065f      	lsls	r7, r3, #25
 800a0aa:	bf48      	it	mi
 800a0ac:	b2ad      	uxthmi	r5, r5
 800a0ae:	6031      	str	r1, [r6, #0]
 800a0b0:	07d9      	lsls	r1, r3, #31
 800a0b2:	bf44      	itt	mi
 800a0b4:	f043 0320 	orrmi.w	r3, r3, #32
 800a0b8:	6023      	strmi	r3, [r4, #0]
 800a0ba:	b11d      	cbz	r5, 800a0c4 <_printf_i+0x19c>
 800a0bc:	2310      	movs	r3, #16
 800a0be:	e7ad      	b.n	800a01c <_printf_i+0xf4>
 800a0c0:	4826      	ldr	r0, [pc, #152]	@ (800a15c <_printf_i+0x234>)
 800a0c2:	e7e9      	b.n	800a098 <_printf_i+0x170>
 800a0c4:	6823      	ldr	r3, [r4, #0]
 800a0c6:	f023 0320 	bic.w	r3, r3, #32
 800a0ca:	6023      	str	r3, [r4, #0]
 800a0cc:	e7f6      	b.n	800a0bc <_printf_i+0x194>
 800a0ce:	4616      	mov	r6, r2
 800a0d0:	e7bd      	b.n	800a04e <_printf_i+0x126>
 800a0d2:	6833      	ldr	r3, [r6, #0]
 800a0d4:	6825      	ldr	r5, [r4, #0]
 800a0d6:	6961      	ldr	r1, [r4, #20]
 800a0d8:	1d18      	adds	r0, r3, #4
 800a0da:	6030      	str	r0, [r6, #0]
 800a0dc:	062e      	lsls	r6, r5, #24
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	d501      	bpl.n	800a0e6 <_printf_i+0x1be>
 800a0e2:	6019      	str	r1, [r3, #0]
 800a0e4:	e002      	b.n	800a0ec <_printf_i+0x1c4>
 800a0e6:	0668      	lsls	r0, r5, #25
 800a0e8:	d5fb      	bpl.n	800a0e2 <_printf_i+0x1ba>
 800a0ea:	8019      	strh	r1, [r3, #0]
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	6123      	str	r3, [r4, #16]
 800a0f0:	4616      	mov	r6, r2
 800a0f2:	e7bc      	b.n	800a06e <_printf_i+0x146>
 800a0f4:	6833      	ldr	r3, [r6, #0]
 800a0f6:	1d1a      	adds	r2, r3, #4
 800a0f8:	6032      	str	r2, [r6, #0]
 800a0fa:	681e      	ldr	r6, [r3, #0]
 800a0fc:	6862      	ldr	r2, [r4, #4]
 800a0fe:	2100      	movs	r1, #0
 800a100:	4630      	mov	r0, r6
 800a102:	f7f6 f885 	bl	8000210 <memchr>
 800a106:	b108      	cbz	r0, 800a10c <_printf_i+0x1e4>
 800a108:	1b80      	subs	r0, r0, r6
 800a10a:	6060      	str	r0, [r4, #4]
 800a10c:	6863      	ldr	r3, [r4, #4]
 800a10e:	6123      	str	r3, [r4, #16]
 800a110:	2300      	movs	r3, #0
 800a112:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a116:	e7aa      	b.n	800a06e <_printf_i+0x146>
 800a118:	6923      	ldr	r3, [r4, #16]
 800a11a:	4632      	mov	r2, r6
 800a11c:	4649      	mov	r1, r9
 800a11e:	4640      	mov	r0, r8
 800a120:	47d0      	blx	sl
 800a122:	3001      	adds	r0, #1
 800a124:	d0ad      	beq.n	800a082 <_printf_i+0x15a>
 800a126:	6823      	ldr	r3, [r4, #0]
 800a128:	079b      	lsls	r3, r3, #30
 800a12a:	d413      	bmi.n	800a154 <_printf_i+0x22c>
 800a12c:	68e0      	ldr	r0, [r4, #12]
 800a12e:	9b03      	ldr	r3, [sp, #12]
 800a130:	4298      	cmp	r0, r3
 800a132:	bfb8      	it	lt
 800a134:	4618      	movlt	r0, r3
 800a136:	e7a6      	b.n	800a086 <_printf_i+0x15e>
 800a138:	2301      	movs	r3, #1
 800a13a:	4632      	mov	r2, r6
 800a13c:	4649      	mov	r1, r9
 800a13e:	4640      	mov	r0, r8
 800a140:	47d0      	blx	sl
 800a142:	3001      	adds	r0, #1
 800a144:	d09d      	beq.n	800a082 <_printf_i+0x15a>
 800a146:	3501      	adds	r5, #1
 800a148:	68e3      	ldr	r3, [r4, #12]
 800a14a:	9903      	ldr	r1, [sp, #12]
 800a14c:	1a5b      	subs	r3, r3, r1
 800a14e:	42ab      	cmp	r3, r5
 800a150:	dcf2      	bgt.n	800a138 <_printf_i+0x210>
 800a152:	e7eb      	b.n	800a12c <_printf_i+0x204>
 800a154:	2500      	movs	r5, #0
 800a156:	f104 0619 	add.w	r6, r4, #25
 800a15a:	e7f5      	b.n	800a148 <_printf_i+0x220>
 800a15c:	0800c620 	.word	0x0800c620
 800a160:	0800c631 	.word	0x0800c631

0800a164 <sniprintf>:
 800a164:	b40c      	push	{r2, r3}
 800a166:	b530      	push	{r4, r5, lr}
 800a168:	4b18      	ldr	r3, [pc, #96]	@ (800a1cc <sniprintf+0x68>)
 800a16a:	1e0c      	subs	r4, r1, #0
 800a16c:	681d      	ldr	r5, [r3, #0]
 800a16e:	b09d      	sub	sp, #116	@ 0x74
 800a170:	da08      	bge.n	800a184 <sniprintf+0x20>
 800a172:	238b      	movs	r3, #139	@ 0x8b
 800a174:	602b      	str	r3, [r5, #0]
 800a176:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a17a:	b01d      	add	sp, #116	@ 0x74
 800a17c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a180:	b002      	add	sp, #8
 800a182:	4770      	bx	lr
 800a184:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a188:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a18c:	f04f 0300 	mov.w	r3, #0
 800a190:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a192:	bf14      	ite	ne
 800a194:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800a198:	4623      	moveq	r3, r4
 800a19a:	9304      	str	r3, [sp, #16]
 800a19c:	9307      	str	r3, [sp, #28]
 800a19e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a1a2:	9002      	str	r0, [sp, #8]
 800a1a4:	9006      	str	r0, [sp, #24]
 800a1a6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a1aa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a1ac:	ab21      	add	r3, sp, #132	@ 0x84
 800a1ae:	a902      	add	r1, sp, #8
 800a1b0:	4628      	mov	r0, r5
 800a1b2:	9301      	str	r3, [sp, #4]
 800a1b4:	f000 ffcc 	bl	800b150 <_svfiprintf_r>
 800a1b8:	1c43      	adds	r3, r0, #1
 800a1ba:	bfbc      	itt	lt
 800a1bc:	238b      	movlt	r3, #139	@ 0x8b
 800a1be:	602b      	strlt	r3, [r5, #0]
 800a1c0:	2c00      	cmp	r4, #0
 800a1c2:	d0da      	beq.n	800a17a <sniprintf+0x16>
 800a1c4:	9b02      	ldr	r3, [sp, #8]
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	701a      	strb	r2, [r3, #0]
 800a1ca:	e7d6      	b.n	800a17a <sniprintf+0x16>
 800a1cc:	2000001c 	.word	0x2000001c

0800a1d0 <std>:
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	b510      	push	{r4, lr}
 800a1d4:	4604      	mov	r4, r0
 800a1d6:	e9c0 3300 	strd	r3, r3, [r0]
 800a1da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a1de:	6083      	str	r3, [r0, #8]
 800a1e0:	8181      	strh	r1, [r0, #12]
 800a1e2:	6643      	str	r3, [r0, #100]	@ 0x64
 800a1e4:	81c2      	strh	r2, [r0, #14]
 800a1e6:	6183      	str	r3, [r0, #24]
 800a1e8:	4619      	mov	r1, r3
 800a1ea:	2208      	movs	r2, #8
 800a1ec:	305c      	adds	r0, #92	@ 0x5c
 800a1ee:	f000 f8b1 	bl	800a354 <memset>
 800a1f2:	4b0d      	ldr	r3, [pc, #52]	@ (800a228 <std+0x58>)
 800a1f4:	6263      	str	r3, [r4, #36]	@ 0x24
 800a1f6:	4b0d      	ldr	r3, [pc, #52]	@ (800a22c <std+0x5c>)
 800a1f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a1fa:	4b0d      	ldr	r3, [pc, #52]	@ (800a230 <std+0x60>)
 800a1fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a1fe:	4b0d      	ldr	r3, [pc, #52]	@ (800a234 <std+0x64>)
 800a200:	6323      	str	r3, [r4, #48]	@ 0x30
 800a202:	4b0d      	ldr	r3, [pc, #52]	@ (800a238 <std+0x68>)
 800a204:	6224      	str	r4, [r4, #32]
 800a206:	429c      	cmp	r4, r3
 800a208:	d006      	beq.n	800a218 <std+0x48>
 800a20a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a20e:	4294      	cmp	r4, r2
 800a210:	d002      	beq.n	800a218 <std+0x48>
 800a212:	33d0      	adds	r3, #208	@ 0xd0
 800a214:	429c      	cmp	r4, r3
 800a216:	d105      	bne.n	800a224 <std+0x54>
 800a218:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a21c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a220:	f000 b8ca 	b.w	800a3b8 <__retarget_lock_init_recursive>
 800a224:	bd10      	pop	{r4, pc}
 800a226:	bf00      	nop
 800a228:	0800bd01 	.word	0x0800bd01
 800a22c:	0800bd23 	.word	0x0800bd23
 800a230:	0800bd5b 	.word	0x0800bd5b
 800a234:	0800bd7f 	.word	0x0800bd7f
 800a238:	200046d4 	.word	0x200046d4

0800a23c <stdio_exit_handler>:
 800a23c:	4a02      	ldr	r2, [pc, #8]	@ (800a248 <stdio_exit_handler+0xc>)
 800a23e:	4903      	ldr	r1, [pc, #12]	@ (800a24c <stdio_exit_handler+0x10>)
 800a240:	4803      	ldr	r0, [pc, #12]	@ (800a250 <stdio_exit_handler+0x14>)
 800a242:	f000 b869 	b.w	800a318 <_fwalk_sglue>
 800a246:	bf00      	nop
 800a248:	20000010 	.word	0x20000010
 800a24c:	0800b5a5 	.word	0x0800b5a5
 800a250:	20000020 	.word	0x20000020

0800a254 <cleanup_stdio>:
 800a254:	6841      	ldr	r1, [r0, #4]
 800a256:	4b0c      	ldr	r3, [pc, #48]	@ (800a288 <cleanup_stdio+0x34>)
 800a258:	4299      	cmp	r1, r3
 800a25a:	b510      	push	{r4, lr}
 800a25c:	4604      	mov	r4, r0
 800a25e:	d001      	beq.n	800a264 <cleanup_stdio+0x10>
 800a260:	f001 f9a0 	bl	800b5a4 <_fflush_r>
 800a264:	68a1      	ldr	r1, [r4, #8]
 800a266:	4b09      	ldr	r3, [pc, #36]	@ (800a28c <cleanup_stdio+0x38>)
 800a268:	4299      	cmp	r1, r3
 800a26a:	d002      	beq.n	800a272 <cleanup_stdio+0x1e>
 800a26c:	4620      	mov	r0, r4
 800a26e:	f001 f999 	bl	800b5a4 <_fflush_r>
 800a272:	68e1      	ldr	r1, [r4, #12]
 800a274:	4b06      	ldr	r3, [pc, #24]	@ (800a290 <cleanup_stdio+0x3c>)
 800a276:	4299      	cmp	r1, r3
 800a278:	d004      	beq.n	800a284 <cleanup_stdio+0x30>
 800a27a:	4620      	mov	r0, r4
 800a27c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a280:	f001 b990 	b.w	800b5a4 <_fflush_r>
 800a284:	bd10      	pop	{r4, pc}
 800a286:	bf00      	nop
 800a288:	200046d4 	.word	0x200046d4
 800a28c:	2000473c 	.word	0x2000473c
 800a290:	200047a4 	.word	0x200047a4

0800a294 <global_stdio_init.part.0>:
 800a294:	b510      	push	{r4, lr}
 800a296:	4b0b      	ldr	r3, [pc, #44]	@ (800a2c4 <global_stdio_init.part.0+0x30>)
 800a298:	4c0b      	ldr	r4, [pc, #44]	@ (800a2c8 <global_stdio_init.part.0+0x34>)
 800a29a:	4a0c      	ldr	r2, [pc, #48]	@ (800a2cc <global_stdio_init.part.0+0x38>)
 800a29c:	601a      	str	r2, [r3, #0]
 800a29e:	4620      	mov	r0, r4
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	2104      	movs	r1, #4
 800a2a4:	f7ff ff94 	bl	800a1d0 <std>
 800a2a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a2ac:	2201      	movs	r2, #1
 800a2ae:	2109      	movs	r1, #9
 800a2b0:	f7ff ff8e 	bl	800a1d0 <std>
 800a2b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a2b8:	2202      	movs	r2, #2
 800a2ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2be:	2112      	movs	r1, #18
 800a2c0:	f7ff bf86 	b.w	800a1d0 <std>
 800a2c4:	2000480c 	.word	0x2000480c
 800a2c8:	200046d4 	.word	0x200046d4
 800a2cc:	0800a23d 	.word	0x0800a23d

0800a2d0 <__sfp_lock_acquire>:
 800a2d0:	4801      	ldr	r0, [pc, #4]	@ (800a2d8 <__sfp_lock_acquire+0x8>)
 800a2d2:	f000 b872 	b.w	800a3ba <__retarget_lock_acquire_recursive>
 800a2d6:	bf00      	nop
 800a2d8:	20004811 	.word	0x20004811

0800a2dc <__sfp_lock_release>:
 800a2dc:	4801      	ldr	r0, [pc, #4]	@ (800a2e4 <__sfp_lock_release+0x8>)
 800a2de:	f000 b86d 	b.w	800a3bc <__retarget_lock_release_recursive>
 800a2e2:	bf00      	nop
 800a2e4:	20004811 	.word	0x20004811

0800a2e8 <__sinit>:
 800a2e8:	b510      	push	{r4, lr}
 800a2ea:	4604      	mov	r4, r0
 800a2ec:	f7ff fff0 	bl	800a2d0 <__sfp_lock_acquire>
 800a2f0:	6a23      	ldr	r3, [r4, #32]
 800a2f2:	b11b      	cbz	r3, 800a2fc <__sinit+0x14>
 800a2f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2f8:	f7ff bff0 	b.w	800a2dc <__sfp_lock_release>
 800a2fc:	4b04      	ldr	r3, [pc, #16]	@ (800a310 <__sinit+0x28>)
 800a2fe:	6223      	str	r3, [r4, #32]
 800a300:	4b04      	ldr	r3, [pc, #16]	@ (800a314 <__sinit+0x2c>)
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d1f5      	bne.n	800a2f4 <__sinit+0xc>
 800a308:	f7ff ffc4 	bl	800a294 <global_stdio_init.part.0>
 800a30c:	e7f2      	b.n	800a2f4 <__sinit+0xc>
 800a30e:	bf00      	nop
 800a310:	0800a255 	.word	0x0800a255
 800a314:	2000480c 	.word	0x2000480c

0800a318 <_fwalk_sglue>:
 800a318:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a31c:	4607      	mov	r7, r0
 800a31e:	4688      	mov	r8, r1
 800a320:	4614      	mov	r4, r2
 800a322:	2600      	movs	r6, #0
 800a324:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a328:	f1b9 0901 	subs.w	r9, r9, #1
 800a32c:	d505      	bpl.n	800a33a <_fwalk_sglue+0x22>
 800a32e:	6824      	ldr	r4, [r4, #0]
 800a330:	2c00      	cmp	r4, #0
 800a332:	d1f7      	bne.n	800a324 <_fwalk_sglue+0xc>
 800a334:	4630      	mov	r0, r6
 800a336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a33a:	89ab      	ldrh	r3, [r5, #12]
 800a33c:	2b01      	cmp	r3, #1
 800a33e:	d907      	bls.n	800a350 <_fwalk_sglue+0x38>
 800a340:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a344:	3301      	adds	r3, #1
 800a346:	d003      	beq.n	800a350 <_fwalk_sglue+0x38>
 800a348:	4629      	mov	r1, r5
 800a34a:	4638      	mov	r0, r7
 800a34c:	47c0      	blx	r8
 800a34e:	4306      	orrs	r6, r0
 800a350:	3568      	adds	r5, #104	@ 0x68
 800a352:	e7e9      	b.n	800a328 <_fwalk_sglue+0x10>

0800a354 <memset>:
 800a354:	4402      	add	r2, r0
 800a356:	4603      	mov	r3, r0
 800a358:	4293      	cmp	r3, r2
 800a35a:	d100      	bne.n	800a35e <memset+0xa>
 800a35c:	4770      	bx	lr
 800a35e:	f803 1b01 	strb.w	r1, [r3], #1
 800a362:	e7f9      	b.n	800a358 <memset+0x4>

0800a364 <__errno>:
 800a364:	4b01      	ldr	r3, [pc, #4]	@ (800a36c <__errno+0x8>)
 800a366:	6818      	ldr	r0, [r3, #0]
 800a368:	4770      	bx	lr
 800a36a:	bf00      	nop
 800a36c:	2000001c 	.word	0x2000001c

0800a370 <__libc_init_array>:
 800a370:	b570      	push	{r4, r5, r6, lr}
 800a372:	4d0d      	ldr	r5, [pc, #52]	@ (800a3a8 <__libc_init_array+0x38>)
 800a374:	4c0d      	ldr	r4, [pc, #52]	@ (800a3ac <__libc_init_array+0x3c>)
 800a376:	1b64      	subs	r4, r4, r5
 800a378:	10a4      	asrs	r4, r4, #2
 800a37a:	2600      	movs	r6, #0
 800a37c:	42a6      	cmp	r6, r4
 800a37e:	d109      	bne.n	800a394 <__libc_init_array+0x24>
 800a380:	4d0b      	ldr	r5, [pc, #44]	@ (800a3b0 <__libc_init_array+0x40>)
 800a382:	4c0c      	ldr	r4, [pc, #48]	@ (800a3b4 <__libc_init_array+0x44>)
 800a384:	f002 f8f8 	bl	800c578 <_init>
 800a388:	1b64      	subs	r4, r4, r5
 800a38a:	10a4      	asrs	r4, r4, #2
 800a38c:	2600      	movs	r6, #0
 800a38e:	42a6      	cmp	r6, r4
 800a390:	d105      	bne.n	800a39e <__libc_init_array+0x2e>
 800a392:	bd70      	pop	{r4, r5, r6, pc}
 800a394:	f855 3b04 	ldr.w	r3, [r5], #4
 800a398:	4798      	blx	r3
 800a39a:	3601      	adds	r6, #1
 800a39c:	e7ee      	b.n	800a37c <__libc_init_array+0xc>
 800a39e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3a2:	4798      	blx	r3
 800a3a4:	3601      	adds	r6, #1
 800a3a6:	e7f2      	b.n	800a38e <__libc_init_array+0x1e>
 800a3a8:	0800c98c 	.word	0x0800c98c
 800a3ac:	0800c98c 	.word	0x0800c98c
 800a3b0:	0800c98c 	.word	0x0800c98c
 800a3b4:	0800c990 	.word	0x0800c990

0800a3b8 <__retarget_lock_init_recursive>:
 800a3b8:	4770      	bx	lr

0800a3ba <__retarget_lock_acquire_recursive>:
 800a3ba:	4770      	bx	lr

0800a3bc <__retarget_lock_release_recursive>:
 800a3bc:	4770      	bx	lr
	...

0800a3c0 <_localeconv_r>:
 800a3c0:	4800      	ldr	r0, [pc, #0]	@ (800a3c4 <_localeconv_r+0x4>)
 800a3c2:	4770      	bx	lr
 800a3c4:	2000015c 	.word	0x2000015c

0800a3c8 <memcpy>:
 800a3c8:	440a      	add	r2, r1
 800a3ca:	4291      	cmp	r1, r2
 800a3cc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a3d0:	d100      	bne.n	800a3d4 <memcpy+0xc>
 800a3d2:	4770      	bx	lr
 800a3d4:	b510      	push	{r4, lr}
 800a3d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a3da:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a3de:	4291      	cmp	r1, r2
 800a3e0:	d1f9      	bne.n	800a3d6 <memcpy+0xe>
 800a3e2:	bd10      	pop	{r4, pc}

0800a3e4 <quorem>:
 800a3e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3e8:	6903      	ldr	r3, [r0, #16]
 800a3ea:	690c      	ldr	r4, [r1, #16]
 800a3ec:	42a3      	cmp	r3, r4
 800a3ee:	4607      	mov	r7, r0
 800a3f0:	db7e      	blt.n	800a4f0 <quorem+0x10c>
 800a3f2:	3c01      	subs	r4, #1
 800a3f4:	f101 0814 	add.w	r8, r1, #20
 800a3f8:	00a3      	lsls	r3, r4, #2
 800a3fa:	f100 0514 	add.w	r5, r0, #20
 800a3fe:	9300      	str	r3, [sp, #0]
 800a400:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a404:	9301      	str	r3, [sp, #4]
 800a406:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a40a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a40e:	3301      	adds	r3, #1
 800a410:	429a      	cmp	r2, r3
 800a412:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a416:	fbb2 f6f3 	udiv	r6, r2, r3
 800a41a:	d32e      	bcc.n	800a47a <quorem+0x96>
 800a41c:	f04f 0a00 	mov.w	sl, #0
 800a420:	46c4      	mov	ip, r8
 800a422:	46ae      	mov	lr, r5
 800a424:	46d3      	mov	fp, sl
 800a426:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a42a:	b298      	uxth	r0, r3
 800a42c:	fb06 a000 	mla	r0, r6, r0, sl
 800a430:	0c02      	lsrs	r2, r0, #16
 800a432:	0c1b      	lsrs	r3, r3, #16
 800a434:	fb06 2303 	mla	r3, r6, r3, r2
 800a438:	f8de 2000 	ldr.w	r2, [lr]
 800a43c:	b280      	uxth	r0, r0
 800a43e:	b292      	uxth	r2, r2
 800a440:	1a12      	subs	r2, r2, r0
 800a442:	445a      	add	r2, fp
 800a444:	f8de 0000 	ldr.w	r0, [lr]
 800a448:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a44c:	b29b      	uxth	r3, r3
 800a44e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a452:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a456:	b292      	uxth	r2, r2
 800a458:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a45c:	45e1      	cmp	r9, ip
 800a45e:	f84e 2b04 	str.w	r2, [lr], #4
 800a462:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a466:	d2de      	bcs.n	800a426 <quorem+0x42>
 800a468:	9b00      	ldr	r3, [sp, #0]
 800a46a:	58eb      	ldr	r3, [r5, r3]
 800a46c:	b92b      	cbnz	r3, 800a47a <quorem+0x96>
 800a46e:	9b01      	ldr	r3, [sp, #4]
 800a470:	3b04      	subs	r3, #4
 800a472:	429d      	cmp	r5, r3
 800a474:	461a      	mov	r2, r3
 800a476:	d32f      	bcc.n	800a4d8 <quorem+0xf4>
 800a478:	613c      	str	r4, [r7, #16]
 800a47a:	4638      	mov	r0, r7
 800a47c:	f001 fb38 	bl	800baf0 <__mcmp>
 800a480:	2800      	cmp	r0, #0
 800a482:	db25      	blt.n	800a4d0 <quorem+0xec>
 800a484:	4629      	mov	r1, r5
 800a486:	2000      	movs	r0, #0
 800a488:	f858 2b04 	ldr.w	r2, [r8], #4
 800a48c:	f8d1 c000 	ldr.w	ip, [r1]
 800a490:	fa1f fe82 	uxth.w	lr, r2
 800a494:	fa1f f38c 	uxth.w	r3, ip
 800a498:	eba3 030e 	sub.w	r3, r3, lr
 800a49c:	4403      	add	r3, r0
 800a49e:	0c12      	lsrs	r2, r2, #16
 800a4a0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a4a4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a4a8:	b29b      	uxth	r3, r3
 800a4aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a4ae:	45c1      	cmp	r9, r8
 800a4b0:	f841 3b04 	str.w	r3, [r1], #4
 800a4b4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a4b8:	d2e6      	bcs.n	800a488 <quorem+0xa4>
 800a4ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a4be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a4c2:	b922      	cbnz	r2, 800a4ce <quorem+0xea>
 800a4c4:	3b04      	subs	r3, #4
 800a4c6:	429d      	cmp	r5, r3
 800a4c8:	461a      	mov	r2, r3
 800a4ca:	d30b      	bcc.n	800a4e4 <quorem+0x100>
 800a4cc:	613c      	str	r4, [r7, #16]
 800a4ce:	3601      	adds	r6, #1
 800a4d0:	4630      	mov	r0, r6
 800a4d2:	b003      	add	sp, #12
 800a4d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4d8:	6812      	ldr	r2, [r2, #0]
 800a4da:	3b04      	subs	r3, #4
 800a4dc:	2a00      	cmp	r2, #0
 800a4de:	d1cb      	bne.n	800a478 <quorem+0x94>
 800a4e0:	3c01      	subs	r4, #1
 800a4e2:	e7c6      	b.n	800a472 <quorem+0x8e>
 800a4e4:	6812      	ldr	r2, [r2, #0]
 800a4e6:	3b04      	subs	r3, #4
 800a4e8:	2a00      	cmp	r2, #0
 800a4ea:	d1ef      	bne.n	800a4cc <quorem+0xe8>
 800a4ec:	3c01      	subs	r4, #1
 800a4ee:	e7ea      	b.n	800a4c6 <quorem+0xe2>
 800a4f0:	2000      	movs	r0, #0
 800a4f2:	e7ee      	b.n	800a4d2 <quorem+0xee>
 800a4f4:	0000      	movs	r0, r0
	...

0800a4f8 <_dtoa_r>:
 800a4f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4fc:	69c7      	ldr	r7, [r0, #28]
 800a4fe:	b097      	sub	sp, #92	@ 0x5c
 800a500:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a504:	ec55 4b10 	vmov	r4, r5, d0
 800a508:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a50a:	9107      	str	r1, [sp, #28]
 800a50c:	4681      	mov	r9, r0
 800a50e:	920c      	str	r2, [sp, #48]	@ 0x30
 800a510:	9311      	str	r3, [sp, #68]	@ 0x44
 800a512:	b97f      	cbnz	r7, 800a534 <_dtoa_r+0x3c>
 800a514:	2010      	movs	r0, #16
 800a516:	f000 ff17 	bl	800b348 <malloc>
 800a51a:	4602      	mov	r2, r0
 800a51c:	f8c9 001c 	str.w	r0, [r9, #28]
 800a520:	b920      	cbnz	r0, 800a52c <_dtoa_r+0x34>
 800a522:	4ba9      	ldr	r3, [pc, #676]	@ (800a7c8 <_dtoa_r+0x2d0>)
 800a524:	21ef      	movs	r1, #239	@ 0xef
 800a526:	48a9      	ldr	r0, [pc, #676]	@ (800a7cc <_dtoa_r+0x2d4>)
 800a528:	f001 fccc 	bl	800bec4 <__assert_func>
 800a52c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a530:	6007      	str	r7, [r0, #0]
 800a532:	60c7      	str	r7, [r0, #12]
 800a534:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a538:	6819      	ldr	r1, [r3, #0]
 800a53a:	b159      	cbz	r1, 800a554 <_dtoa_r+0x5c>
 800a53c:	685a      	ldr	r2, [r3, #4]
 800a53e:	604a      	str	r2, [r1, #4]
 800a540:	2301      	movs	r3, #1
 800a542:	4093      	lsls	r3, r2
 800a544:	608b      	str	r3, [r1, #8]
 800a546:	4648      	mov	r0, r9
 800a548:	f001 f8a0 	bl	800b68c <_Bfree>
 800a54c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a550:	2200      	movs	r2, #0
 800a552:	601a      	str	r2, [r3, #0]
 800a554:	1e2b      	subs	r3, r5, #0
 800a556:	bfb9      	ittee	lt
 800a558:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a55c:	9305      	strlt	r3, [sp, #20]
 800a55e:	2300      	movge	r3, #0
 800a560:	6033      	strge	r3, [r6, #0]
 800a562:	9f05      	ldr	r7, [sp, #20]
 800a564:	4b9a      	ldr	r3, [pc, #616]	@ (800a7d0 <_dtoa_r+0x2d8>)
 800a566:	bfbc      	itt	lt
 800a568:	2201      	movlt	r2, #1
 800a56a:	6032      	strlt	r2, [r6, #0]
 800a56c:	43bb      	bics	r3, r7
 800a56e:	d112      	bne.n	800a596 <_dtoa_r+0x9e>
 800a570:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a572:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a576:	6013      	str	r3, [r2, #0]
 800a578:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a57c:	4323      	orrs	r3, r4
 800a57e:	f000 855a 	beq.w	800b036 <_dtoa_r+0xb3e>
 800a582:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a584:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a7e4 <_dtoa_r+0x2ec>
 800a588:	2b00      	cmp	r3, #0
 800a58a:	f000 855c 	beq.w	800b046 <_dtoa_r+0xb4e>
 800a58e:	f10a 0303 	add.w	r3, sl, #3
 800a592:	f000 bd56 	b.w	800b042 <_dtoa_r+0xb4a>
 800a596:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a59a:	2200      	movs	r2, #0
 800a59c:	ec51 0b17 	vmov	r0, r1, d7
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a5a6:	f7f6 faaf 	bl	8000b08 <__aeabi_dcmpeq>
 800a5aa:	4680      	mov	r8, r0
 800a5ac:	b158      	cbz	r0, 800a5c6 <_dtoa_r+0xce>
 800a5ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	6013      	str	r3, [r2, #0]
 800a5b4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a5b6:	b113      	cbz	r3, 800a5be <_dtoa_r+0xc6>
 800a5b8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a5ba:	4b86      	ldr	r3, [pc, #536]	@ (800a7d4 <_dtoa_r+0x2dc>)
 800a5bc:	6013      	str	r3, [r2, #0]
 800a5be:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a7e8 <_dtoa_r+0x2f0>
 800a5c2:	f000 bd40 	b.w	800b046 <_dtoa_r+0xb4e>
 800a5c6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a5ca:	aa14      	add	r2, sp, #80	@ 0x50
 800a5cc:	a915      	add	r1, sp, #84	@ 0x54
 800a5ce:	4648      	mov	r0, r9
 800a5d0:	f001 fb3e 	bl	800bc50 <__d2b>
 800a5d4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a5d8:	9002      	str	r0, [sp, #8]
 800a5da:	2e00      	cmp	r6, #0
 800a5dc:	d078      	beq.n	800a6d0 <_dtoa_r+0x1d8>
 800a5de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a5e0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a5e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a5e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a5ec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a5f0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a5f4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a5f8:	4619      	mov	r1, r3
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	4b76      	ldr	r3, [pc, #472]	@ (800a7d8 <_dtoa_r+0x2e0>)
 800a5fe:	f7f5 fe63 	bl	80002c8 <__aeabi_dsub>
 800a602:	a36b      	add	r3, pc, #428	@ (adr r3, 800a7b0 <_dtoa_r+0x2b8>)
 800a604:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a608:	f7f6 f816 	bl	8000638 <__aeabi_dmul>
 800a60c:	a36a      	add	r3, pc, #424	@ (adr r3, 800a7b8 <_dtoa_r+0x2c0>)
 800a60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a612:	f7f5 fe5b 	bl	80002cc <__adddf3>
 800a616:	4604      	mov	r4, r0
 800a618:	4630      	mov	r0, r6
 800a61a:	460d      	mov	r5, r1
 800a61c:	f7f5 ffa2 	bl	8000564 <__aeabi_i2d>
 800a620:	a367      	add	r3, pc, #412	@ (adr r3, 800a7c0 <_dtoa_r+0x2c8>)
 800a622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a626:	f7f6 f807 	bl	8000638 <__aeabi_dmul>
 800a62a:	4602      	mov	r2, r0
 800a62c:	460b      	mov	r3, r1
 800a62e:	4620      	mov	r0, r4
 800a630:	4629      	mov	r1, r5
 800a632:	f7f5 fe4b 	bl	80002cc <__adddf3>
 800a636:	4604      	mov	r4, r0
 800a638:	460d      	mov	r5, r1
 800a63a:	f7f6 faad 	bl	8000b98 <__aeabi_d2iz>
 800a63e:	2200      	movs	r2, #0
 800a640:	4607      	mov	r7, r0
 800a642:	2300      	movs	r3, #0
 800a644:	4620      	mov	r0, r4
 800a646:	4629      	mov	r1, r5
 800a648:	f7f6 fa68 	bl	8000b1c <__aeabi_dcmplt>
 800a64c:	b140      	cbz	r0, 800a660 <_dtoa_r+0x168>
 800a64e:	4638      	mov	r0, r7
 800a650:	f7f5 ff88 	bl	8000564 <__aeabi_i2d>
 800a654:	4622      	mov	r2, r4
 800a656:	462b      	mov	r3, r5
 800a658:	f7f6 fa56 	bl	8000b08 <__aeabi_dcmpeq>
 800a65c:	b900      	cbnz	r0, 800a660 <_dtoa_r+0x168>
 800a65e:	3f01      	subs	r7, #1
 800a660:	2f16      	cmp	r7, #22
 800a662:	d852      	bhi.n	800a70a <_dtoa_r+0x212>
 800a664:	4b5d      	ldr	r3, [pc, #372]	@ (800a7dc <_dtoa_r+0x2e4>)
 800a666:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a66e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a672:	f7f6 fa53 	bl	8000b1c <__aeabi_dcmplt>
 800a676:	2800      	cmp	r0, #0
 800a678:	d049      	beq.n	800a70e <_dtoa_r+0x216>
 800a67a:	3f01      	subs	r7, #1
 800a67c:	2300      	movs	r3, #0
 800a67e:	9310      	str	r3, [sp, #64]	@ 0x40
 800a680:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a682:	1b9b      	subs	r3, r3, r6
 800a684:	1e5a      	subs	r2, r3, #1
 800a686:	bf45      	ittet	mi
 800a688:	f1c3 0301 	rsbmi	r3, r3, #1
 800a68c:	9300      	strmi	r3, [sp, #0]
 800a68e:	2300      	movpl	r3, #0
 800a690:	2300      	movmi	r3, #0
 800a692:	9206      	str	r2, [sp, #24]
 800a694:	bf54      	ite	pl
 800a696:	9300      	strpl	r3, [sp, #0]
 800a698:	9306      	strmi	r3, [sp, #24]
 800a69a:	2f00      	cmp	r7, #0
 800a69c:	db39      	blt.n	800a712 <_dtoa_r+0x21a>
 800a69e:	9b06      	ldr	r3, [sp, #24]
 800a6a0:	970d      	str	r7, [sp, #52]	@ 0x34
 800a6a2:	443b      	add	r3, r7
 800a6a4:	9306      	str	r3, [sp, #24]
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	9308      	str	r3, [sp, #32]
 800a6aa:	9b07      	ldr	r3, [sp, #28]
 800a6ac:	2b09      	cmp	r3, #9
 800a6ae:	d863      	bhi.n	800a778 <_dtoa_r+0x280>
 800a6b0:	2b05      	cmp	r3, #5
 800a6b2:	bfc4      	itt	gt
 800a6b4:	3b04      	subgt	r3, #4
 800a6b6:	9307      	strgt	r3, [sp, #28]
 800a6b8:	9b07      	ldr	r3, [sp, #28]
 800a6ba:	f1a3 0302 	sub.w	r3, r3, #2
 800a6be:	bfcc      	ite	gt
 800a6c0:	2400      	movgt	r4, #0
 800a6c2:	2401      	movle	r4, #1
 800a6c4:	2b03      	cmp	r3, #3
 800a6c6:	d863      	bhi.n	800a790 <_dtoa_r+0x298>
 800a6c8:	e8df f003 	tbb	[pc, r3]
 800a6cc:	2b375452 	.word	0x2b375452
 800a6d0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a6d4:	441e      	add	r6, r3
 800a6d6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a6da:	2b20      	cmp	r3, #32
 800a6dc:	bfc1      	itttt	gt
 800a6de:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a6e2:	409f      	lslgt	r7, r3
 800a6e4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a6e8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a6ec:	bfd6      	itet	le
 800a6ee:	f1c3 0320 	rsble	r3, r3, #32
 800a6f2:	ea47 0003 	orrgt.w	r0, r7, r3
 800a6f6:	fa04 f003 	lslle.w	r0, r4, r3
 800a6fa:	f7f5 ff23 	bl	8000544 <__aeabi_ui2d>
 800a6fe:	2201      	movs	r2, #1
 800a700:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a704:	3e01      	subs	r6, #1
 800a706:	9212      	str	r2, [sp, #72]	@ 0x48
 800a708:	e776      	b.n	800a5f8 <_dtoa_r+0x100>
 800a70a:	2301      	movs	r3, #1
 800a70c:	e7b7      	b.n	800a67e <_dtoa_r+0x186>
 800a70e:	9010      	str	r0, [sp, #64]	@ 0x40
 800a710:	e7b6      	b.n	800a680 <_dtoa_r+0x188>
 800a712:	9b00      	ldr	r3, [sp, #0]
 800a714:	1bdb      	subs	r3, r3, r7
 800a716:	9300      	str	r3, [sp, #0]
 800a718:	427b      	negs	r3, r7
 800a71a:	9308      	str	r3, [sp, #32]
 800a71c:	2300      	movs	r3, #0
 800a71e:	930d      	str	r3, [sp, #52]	@ 0x34
 800a720:	e7c3      	b.n	800a6aa <_dtoa_r+0x1b2>
 800a722:	2301      	movs	r3, #1
 800a724:	9309      	str	r3, [sp, #36]	@ 0x24
 800a726:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a728:	eb07 0b03 	add.w	fp, r7, r3
 800a72c:	f10b 0301 	add.w	r3, fp, #1
 800a730:	2b01      	cmp	r3, #1
 800a732:	9303      	str	r3, [sp, #12]
 800a734:	bfb8      	it	lt
 800a736:	2301      	movlt	r3, #1
 800a738:	e006      	b.n	800a748 <_dtoa_r+0x250>
 800a73a:	2301      	movs	r3, #1
 800a73c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a73e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a740:	2b00      	cmp	r3, #0
 800a742:	dd28      	ble.n	800a796 <_dtoa_r+0x29e>
 800a744:	469b      	mov	fp, r3
 800a746:	9303      	str	r3, [sp, #12]
 800a748:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a74c:	2100      	movs	r1, #0
 800a74e:	2204      	movs	r2, #4
 800a750:	f102 0514 	add.w	r5, r2, #20
 800a754:	429d      	cmp	r5, r3
 800a756:	d926      	bls.n	800a7a6 <_dtoa_r+0x2ae>
 800a758:	6041      	str	r1, [r0, #4]
 800a75a:	4648      	mov	r0, r9
 800a75c:	f000 ff56 	bl	800b60c <_Balloc>
 800a760:	4682      	mov	sl, r0
 800a762:	2800      	cmp	r0, #0
 800a764:	d142      	bne.n	800a7ec <_dtoa_r+0x2f4>
 800a766:	4b1e      	ldr	r3, [pc, #120]	@ (800a7e0 <_dtoa_r+0x2e8>)
 800a768:	4602      	mov	r2, r0
 800a76a:	f240 11af 	movw	r1, #431	@ 0x1af
 800a76e:	e6da      	b.n	800a526 <_dtoa_r+0x2e>
 800a770:	2300      	movs	r3, #0
 800a772:	e7e3      	b.n	800a73c <_dtoa_r+0x244>
 800a774:	2300      	movs	r3, #0
 800a776:	e7d5      	b.n	800a724 <_dtoa_r+0x22c>
 800a778:	2401      	movs	r4, #1
 800a77a:	2300      	movs	r3, #0
 800a77c:	9307      	str	r3, [sp, #28]
 800a77e:	9409      	str	r4, [sp, #36]	@ 0x24
 800a780:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800a784:	2200      	movs	r2, #0
 800a786:	f8cd b00c 	str.w	fp, [sp, #12]
 800a78a:	2312      	movs	r3, #18
 800a78c:	920c      	str	r2, [sp, #48]	@ 0x30
 800a78e:	e7db      	b.n	800a748 <_dtoa_r+0x250>
 800a790:	2301      	movs	r3, #1
 800a792:	9309      	str	r3, [sp, #36]	@ 0x24
 800a794:	e7f4      	b.n	800a780 <_dtoa_r+0x288>
 800a796:	f04f 0b01 	mov.w	fp, #1
 800a79a:	f8cd b00c 	str.w	fp, [sp, #12]
 800a79e:	465b      	mov	r3, fp
 800a7a0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a7a4:	e7d0      	b.n	800a748 <_dtoa_r+0x250>
 800a7a6:	3101      	adds	r1, #1
 800a7a8:	0052      	lsls	r2, r2, #1
 800a7aa:	e7d1      	b.n	800a750 <_dtoa_r+0x258>
 800a7ac:	f3af 8000 	nop.w
 800a7b0:	636f4361 	.word	0x636f4361
 800a7b4:	3fd287a7 	.word	0x3fd287a7
 800a7b8:	8b60c8b3 	.word	0x8b60c8b3
 800a7bc:	3fc68a28 	.word	0x3fc68a28
 800a7c0:	509f79fb 	.word	0x509f79fb
 800a7c4:	3fd34413 	.word	0x3fd34413
 800a7c8:	0800c64f 	.word	0x0800c64f
 800a7cc:	0800c666 	.word	0x0800c666
 800a7d0:	7ff00000 	.word	0x7ff00000
 800a7d4:	0800c61f 	.word	0x0800c61f
 800a7d8:	3ff80000 	.word	0x3ff80000
 800a7dc:	0800c7b8 	.word	0x0800c7b8
 800a7e0:	0800c6be 	.word	0x0800c6be
 800a7e4:	0800c64b 	.word	0x0800c64b
 800a7e8:	0800c61e 	.word	0x0800c61e
 800a7ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a7f0:	6018      	str	r0, [r3, #0]
 800a7f2:	9b03      	ldr	r3, [sp, #12]
 800a7f4:	2b0e      	cmp	r3, #14
 800a7f6:	f200 80a1 	bhi.w	800a93c <_dtoa_r+0x444>
 800a7fa:	2c00      	cmp	r4, #0
 800a7fc:	f000 809e 	beq.w	800a93c <_dtoa_r+0x444>
 800a800:	2f00      	cmp	r7, #0
 800a802:	dd33      	ble.n	800a86c <_dtoa_r+0x374>
 800a804:	4b9c      	ldr	r3, [pc, #624]	@ (800aa78 <_dtoa_r+0x580>)
 800a806:	f007 020f 	and.w	r2, r7, #15
 800a80a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a80e:	ed93 7b00 	vldr	d7, [r3]
 800a812:	05f8      	lsls	r0, r7, #23
 800a814:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a818:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a81c:	d516      	bpl.n	800a84c <_dtoa_r+0x354>
 800a81e:	4b97      	ldr	r3, [pc, #604]	@ (800aa7c <_dtoa_r+0x584>)
 800a820:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a824:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a828:	f7f6 f830 	bl	800088c <__aeabi_ddiv>
 800a82c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a830:	f004 040f 	and.w	r4, r4, #15
 800a834:	2603      	movs	r6, #3
 800a836:	4d91      	ldr	r5, [pc, #580]	@ (800aa7c <_dtoa_r+0x584>)
 800a838:	b954      	cbnz	r4, 800a850 <_dtoa_r+0x358>
 800a83a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a83e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a842:	f7f6 f823 	bl	800088c <__aeabi_ddiv>
 800a846:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a84a:	e028      	b.n	800a89e <_dtoa_r+0x3a6>
 800a84c:	2602      	movs	r6, #2
 800a84e:	e7f2      	b.n	800a836 <_dtoa_r+0x33e>
 800a850:	07e1      	lsls	r1, r4, #31
 800a852:	d508      	bpl.n	800a866 <_dtoa_r+0x36e>
 800a854:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a858:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a85c:	f7f5 feec 	bl	8000638 <__aeabi_dmul>
 800a860:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a864:	3601      	adds	r6, #1
 800a866:	1064      	asrs	r4, r4, #1
 800a868:	3508      	adds	r5, #8
 800a86a:	e7e5      	b.n	800a838 <_dtoa_r+0x340>
 800a86c:	f000 80af 	beq.w	800a9ce <_dtoa_r+0x4d6>
 800a870:	427c      	negs	r4, r7
 800a872:	4b81      	ldr	r3, [pc, #516]	@ (800aa78 <_dtoa_r+0x580>)
 800a874:	4d81      	ldr	r5, [pc, #516]	@ (800aa7c <_dtoa_r+0x584>)
 800a876:	f004 020f 	and.w	r2, r4, #15
 800a87a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a87e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a882:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a886:	f7f5 fed7 	bl	8000638 <__aeabi_dmul>
 800a88a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a88e:	1124      	asrs	r4, r4, #4
 800a890:	2300      	movs	r3, #0
 800a892:	2602      	movs	r6, #2
 800a894:	2c00      	cmp	r4, #0
 800a896:	f040 808f 	bne.w	800a9b8 <_dtoa_r+0x4c0>
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d1d3      	bne.n	800a846 <_dtoa_r+0x34e>
 800a89e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a8a0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	f000 8094 	beq.w	800a9d2 <_dtoa_r+0x4da>
 800a8aa:	4b75      	ldr	r3, [pc, #468]	@ (800aa80 <_dtoa_r+0x588>)
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	4620      	mov	r0, r4
 800a8b0:	4629      	mov	r1, r5
 800a8b2:	f7f6 f933 	bl	8000b1c <__aeabi_dcmplt>
 800a8b6:	2800      	cmp	r0, #0
 800a8b8:	f000 808b 	beq.w	800a9d2 <_dtoa_r+0x4da>
 800a8bc:	9b03      	ldr	r3, [sp, #12]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	f000 8087 	beq.w	800a9d2 <_dtoa_r+0x4da>
 800a8c4:	f1bb 0f00 	cmp.w	fp, #0
 800a8c8:	dd34      	ble.n	800a934 <_dtoa_r+0x43c>
 800a8ca:	4620      	mov	r0, r4
 800a8cc:	4b6d      	ldr	r3, [pc, #436]	@ (800aa84 <_dtoa_r+0x58c>)
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	4629      	mov	r1, r5
 800a8d2:	f7f5 feb1 	bl	8000638 <__aeabi_dmul>
 800a8d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a8da:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800a8de:	3601      	adds	r6, #1
 800a8e0:	465c      	mov	r4, fp
 800a8e2:	4630      	mov	r0, r6
 800a8e4:	f7f5 fe3e 	bl	8000564 <__aeabi_i2d>
 800a8e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8ec:	f7f5 fea4 	bl	8000638 <__aeabi_dmul>
 800a8f0:	4b65      	ldr	r3, [pc, #404]	@ (800aa88 <_dtoa_r+0x590>)
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	f7f5 fcea 	bl	80002cc <__adddf3>
 800a8f8:	4605      	mov	r5, r0
 800a8fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a8fe:	2c00      	cmp	r4, #0
 800a900:	d16a      	bne.n	800a9d8 <_dtoa_r+0x4e0>
 800a902:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a906:	4b61      	ldr	r3, [pc, #388]	@ (800aa8c <_dtoa_r+0x594>)
 800a908:	2200      	movs	r2, #0
 800a90a:	f7f5 fcdd 	bl	80002c8 <__aeabi_dsub>
 800a90e:	4602      	mov	r2, r0
 800a910:	460b      	mov	r3, r1
 800a912:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a916:	462a      	mov	r2, r5
 800a918:	4633      	mov	r3, r6
 800a91a:	f7f6 f91d 	bl	8000b58 <__aeabi_dcmpgt>
 800a91e:	2800      	cmp	r0, #0
 800a920:	f040 8298 	bne.w	800ae54 <_dtoa_r+0x95c>
 800a924:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a928:	462a      	mov	r2, r5
 800a92a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a92e:	f7f6 f8f5 	bl	8000b1c <__aeabi_dcmplt>
 800a932:	bb38      	cbnz	r0, 800a984 <_dtoa_r+0x48c>
 800a934:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a938:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a93c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a93e:	2b00      	cmp	r3, #0
 800a940:	f2c0 8157 	blt.w	800abf2 <_dtoa_r+0x6fa>
 800a944:	2f0e      	cmp	r7, #14
 800a946:	f300 8154 	bgt.w	800abf2 <_dtoa_r+0x6fa>
 800a94a:	4b4b      	ldr	r3, [pc, #300]	@ (800aa78 <_dtoa_r+0x580>)
 800a94c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a950:	ed93 7b00 	vldr	d7, [r3]
 800a954:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a956:	2b00      	cmp	r3, #0
 800a958:	ed8d 7b00 	vstr	d7, [sp]
 800a95c:	f280 80e5 	bge.w	800ab2a <_dtoa_r+0x632>
 800a960:	9b03      	ldr	r3, [sp, #12]
 800a962:	2b00      	cmp	r3, #0
 800a964:	f300 80e1 	bgt.w	800ab2a <_dtoa_r+0x632>
 800a968:	d10c      	bne.n	800a984 <_dtoa_r+0x48c>
 800a96a:	4b48      	ldr	r3, [pc, #288]	@ (800aa8c <_dtoa_r+0x594>)
 800a96c:	2200      	movs	r2, #0
 800a96e:	ec51 0b17 	vmov	r0, r1, d7
 800a972:	f7f5 fe61 	bl	8000638 <__aeabi_dmul>
 800a976:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a97a:	f7f6 f8e3 	bl	8000b44 <__aeabi_dcmpge>
 800a97e:	2800      	cmp	r0, #0
 800a980:	f000 8266 	beq.w	800ae50 <_dtoa_r+0x958>
 800a984:	2400      	movs	r4, #0
 800a986:	4625      	mov	r5, r4
 800a988:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a98a:	4656      	mov	r6, sl
 800a98c:	ea6f 0803 	mvn.w	r8, r3
 800a990:	2700      	movs	r7, #0
 800a992:	4621      	mov	r1, r4
 800a994:	4648      	mov	r0, r9
 800a996:	f000 fe79 	bl	800b68c <_Bfree>
 800a99a:	2d00      	cmp	r5, #0
 800a99c:	f000 80bd 	beq.w	800ab1a <_dtoa_r+0x622>
 800a9a0:	b12f      	cbz	r7, 800a9ae <_dtoa_r+0x4b6>
 800a9a2:	42af      	cmp	r7, r5
 800a9a4:	d003      	beq.n	800a9ae <_dtoa_r+0x4b6>
 800a9a6:	4639      	mov	r1, r7
 800a9a8:	4648      	mov	r0, r9
 800a9aa:	f000 fe6f 	bl	800b68c <_Bfree>
 800a9ae:	4629      	mov	r1, r5
 800a9b0:	4648      	mov	r0, r9
 800a9b2:	f000 fe6b 	bl	800b68c <_Bfree>
 800a9b6:	e0b0      	b.n	800ab1a <_dtoa_r+0x622>
 800a9b8:	07e2      	lsls	r2, r4, #31
 800a9ba:	d505      	bpl.n	800a9c8 <_dtoa_r+0x4d0>
 800a9bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a9c0:	f7f5 fe3a 	bl	8000638 <__aeabi_dmul>
 800a9c4:	3601      	adds	r6, #1
 800a9c6:	2301      	movs	r3, #1
 800a9c8:	1064      	asrs	r4, r4, #1
 800a9ca:	3508      	adds	r5, #8
 800a9cc:	e762      	b.n	800a894 <_dtoa_r+0x39c>
 800a9ce:	2602      	movs	r6, #2
 800a9d0:	e765      	b.n	800a89e <_dtoa_r+0x3a6>
 800a9d2:	9c03      	ldr	r4, [sp, #12]
 800a9d4:	46b8      	mov	r8, r7
 800a9d6:	e784      	b.n	800a8e2 <_dtoa_r+0x3ea>
 800a9d8:	4b27      	ldr	r3, [pc, #156]	@ (800aa78 <_dtoa_r+0x580>)
 800a9da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a9dc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a9e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a9e4:	4454      	add	r4, sl
 800a9e6:	2900      	cmp	r1, #0
 800a9e8:	d054      	beq.n	800aa94 <_dtoa_r+0x59c>
 800a9ea:	4929      	ldr	r1, [pc, #164]	@ (800aa90 <_dtoa_r+0x598>)
 800a9ec:	2000      	movs	r0, #0
 800a9ee:	f7f5 ff4d 	bl	800088c <__aeabi_ddiv>
 800a9f2:	4633      	mov	r3, r6
 800a9f4:	462a      	mov	r2, r5
 800a9f6:	f7f5 fc67 	bl	80002c8 <__aeabi_dsub>
 800a9fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a9fe:	4656      	mov	r6, sl
 800aa00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa04:	f7f6 f8c8 	bl	8000b98 <__aeabi_d2iz>
 800aa08:	4605      	mov	r5, r0
 800aa0a:	f7f5 fdab 	bl	8000564 <__aeabi_i2d>
 800aa0e:	4602      	mov	r2, r0
 800aa10:	460b      	mov	r3, r1
 800aa12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa16:	f7f5 fc57 	bl	80002c8 <__aeabi_dsub>
 800aa1a:	3530      	adds	r5, #48	@ 0x30
 800aa1c:	4602      	mov	r2, r0
 800aa1e:	460b      	mov	r3, r1
 800aa20:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aa24:	f806 5b01 	strb.w	r5, [r6], #1
 800aa28:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aa2c:	f7f6 f876 	bl	8000b1c <__aeabi_dcmplt>
 800aa30:	2800      	cmp	r0, #0
 800aa32:	d172      	bne.n	800ab1a <_dtoa_r+0x622>
 800aa34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa38:	4911      	ldr	r1, [pc, #68]	@ (800aa80 <_dtoa_r+0x588>)
 800aa3a:	2000      	movs	r0, #0
 800aa3c:	f7f5 fc44 	bl	80002c8 <__aeabi_dsub>
 800aa40:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aa44:	f7f6 f86a 	bl	8000b1c <__aeabi_dcmplt>
 800aa48:	2800      	cmp	r0, #0
 800aa4a:	f040 80b4 	bne.w	800abb6 <_dtoa_r+0x6be>
 800aa4e:	42a6      	cmp	r6, r4
 800aa50:	f43f af70 	beq.w	800a934 <_dtoa_r+0x43c>
 800aa54:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aa58:	4b0a      	ldr	r3, [pc, #40]	@ (800aa84 <_dtoa_r+0x58c>)
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	f7f5 fdec 	bl	8000638 <__aeabi_dmul>
 800aa60:	4b08      	ldr	r3, [pc, #32]	@ (800aa84 <_dtoa_r+0x58c>)
 800aa62:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aa66:	2200      	movs	r2, #0
 800aa68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa6c:	f7f5 fde4 	bl	8000638 <__aeabi_dmul>
 800aa70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa74:	e7c4      	b.n	800aa00 <_dtoa_r+0x508>
 800aa76:	bf00      	nop
 800aa78:	0800c7b8 	.word	0x0800c7b8
 800aa7c:	0800c790 	.word	0x0800c790
 800aa80:	3ff00000 	.word	0x3ff00000
 800aa84:	40240000 	.word	0x40240000
 800aa88:	401c0000 	.word	0x401c0000
 800aa8c:	40140000 	.word	0x40140000
 800aa90:	3fe00000 	.word	0x3fe00000
 800aa94:	4631      	mov	r1, r6
 800aa96:	4628      	mov	r0, r5
 800aa98:	f7f5 fdce 	bl	8000638 <__aeabi_dmul>
 800aa9c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aaa0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800aaa2:	4656      	mov	r6, sl
 800aaa4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aaa8:	f7f6 f876 	bl	8000b98 <__aeabi_d2iz>
 800aaac:	4605      	mov	r5, r0
 800aaae:	f7f5 fd59 	bl	8000564 <__aeabi_i2d>
 800aab2:	4602      	mov	r2, r0
 800aab4:	460b      	mov	r3, r1
 800aab6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aaba:	f7f5 fc05 	bl	80002c8 <__aeabi_dsub>
 800aabe:	3530      	adds	r5, #48	@ 0x30
 800aac0:	f806 5b01 	strb.w	r5, [r6], #1
 800aac4:	4602      	mov	r2, r0
 800aac6:	460b      	mov	r3, r1
 800aac8:	42a6      	cmp	r6, r4
 800aaca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aace:	f04f 0200 	mov.w	r2, #0
 800aad2:	d124      	bne.n	800ab1e <_dtoa_r+0x626>
 800aad4:	4baf      	ldr	r3, [pc, #700]	@ (800ad94 <_dtoa_r+0x89c>)
 800aad6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aada:	f7f5 fbf7 	bl	80002cc <__adddf3>
 800aade:	4602      	mov	r2, r0
 800aae0:	460b      	mov	r3, r1
 800aae2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aae6:	f7f6 f837 	bl	8000b58 <__aeabi_dcmpgt>
 800aaea:	2800      	cmp	r0, #0
 800aaec:	d163      	bne.n	800abb6 <_dtoa_r+0x6be>
 800aaee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aaf2:	49a8      	ldr	r1, [pc, #672]	@ (800ad94 <_dtoa_r+0x89c>)
 800aaf4:	2000      	movs	r0, #0
 800aaf6:	f7f5 fbe7 	bl	80002c8 <__aeabi_dsub>
 800aafa:	4602      	mov	r2, r0
 800aafc:	460b      	mov	r3, r1
 800aafe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab02:	f7f6 f80b 	bl	8000b1c <__aeabi_dcmplt>
 800ab06:	2800      	cmp	r0, #0
 800ab08:	f43f af14 	beq.w	800a934 <_dtoa_r+0x43c>
 800ab0c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ab0e:	1e73      	subs	r3, r6, #1
 800ab10:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ab12:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ab16:	2b30      	cmp	r3, #48	@ 0x30
 800ab18:	d0f8      	beq.n	800ab0c <_dtoa_r+0x614>
 800ab1a:	4647      	mov	r7, r8
 800ab1c:	e03b      	b.n	800ab96 <_dtoa_r+0x69e>
 800ab1e:	4b9e      	ldr	r3, [pc, #632]	@ (800ad98 <_dtoa_r+0x8a0>)
 800ab20:	f7f5 fd8a 	bl	8000638 <__aeabi_dmul>
 800ab24:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ab28:	e7bc      	b.n	800aaa4 <_dtoa_r+0x5ac>
 800ab2a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ab2e:	4656      	mov	r6, sl
 800ab30:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab34:	4620      	mov	r0, r4
 800ab36:	4629      	mov	r1, r5
 800ab38:	f7f5 fea8 	bl	800088c <__aeabi_ddiv>
 800ab3c:	f7f6 f82c 	bl	8000b98 <__aeabi_d2iz>
 800ab40:	4680      	mov	r8, r0
 800ab42:	f7f5 fd0f 	bl	8000564 <__aeabi_i2d>
 800ab46:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab4a:	f7f5 fd75 	bl	8000638 <__aeabi_dmul>
 800ab4e:	4602      	mov	r2, r0
 800ab50:	460b      	mov	r3, r1
 800ab52:	4620      	mov	r0, r4
 800ab54:	4629      	mov	r1, r5
 800ab56:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ab5a:	f7f5 fbb5 	bl	80002c8 <__aeabi_dsub>
 800ab5e:	f806 4b01 	strb.w	r4, [r6], #1
 800ab62:	9d03      	ldr	r5, [sp, #12]
 800ab64:	eba6 040a 	sub.w	r4, r6, sl
 800ab68:	42a5      	cmp	r5, r4
 800ab6a:	4602      	mov	r2, r0
 800ab6c:	460b      	mov	r3, r1
 800ab6e:	d133      	bne.n	800abd8 <_dtoa_r+0x6e0>
 800ab70:	f7f5 fbac 	bl	80002cc <__adddf3>
 800ab74:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab78:	4604      	mov	r4, r0
 800ab7a:	460d      	mov	r5, r1
 800ab7c:	f7f5 ffec 	bl	8000b58 <__aeabi_dcmpgt>
 800ab80:	b9c0      	cbnz	r0, 800abb4 <_dtoa_r+0x6bc>
 800ab82:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab86:	4620      	mov	r0, r4
 800ab88:	4629      	mov	r1, r5
 800ab8a:	f7f5 ffbd 	bl	8000b08 <__aeabi_dcmpeq>
 800ab8e:	b110      	cbz	r0, 800ab96 <_dtoa_r+0x69e>
 800ab90:	f018 0f01 	tst.w	r8, #1
 800ab94:	d10e      	bne.n	800abb4 <_dtoa_r+0x6bc>
 800ab96:	9902      	ldr	r1, [sp, #8]
 800ab98:	4648      	mov	r0, r9
 800ab9a:	f000 fd77 	bl	800b68c <_Bfree>
 800ab9e:	2300      	movs	r3, #0
 800aba0:	7033      	strb	r3, [r6, #0]
 800aba2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800aba4:	3701      	adds	r7, #1
 800aba6:	601f      	str	r7, [r3, #0]
 800aba8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800abaa:	2b00      	cmp	r3, #0
 800abac:	f000 824b 	beq.w	800b046 <_dtoa_r+0xb4e>
 800abb0:	601e      	str	r6, [r3, #0]
 800abb2:	e248      	b.n	800b046 <_dtoa_r+0xb4e>
 800abb4:	46b8      	mov	r8, r7
 800abb6:	4633      	mov	r3, r6
 800abb8:	461e      	mov	r6, r3
 800abba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800abbe:	2a39      	cmp	r2, #57	@ 0x39
 800abc0:	d106      	bne.n	800abd0 <_dtoa_r+0x6d8>
 800abc2:	459a      	cmp	sl, r3
 800abc4:	d1f8      	bne.n	800abb8 <_dtoa_r+0x6c0>
 800abc6:	2230      	movs	r2, #48	@ 0x30
 800abc8:	f108 0801 	add.w	r8, r8, #1
 800abcc:	f88a 2000 	strb.w	r2, [sl]
 800abd0:	781a      	ldrb	r2, [r3, #0]
 800abd2:	3201      	adds	r2, #1
 800abd4:	701a      	strb	r2, [r3, #0]
 800abd6:	e7a0      	b.n	800ab1a <_dtoa_r+0x622>
 800abd8:	4b6f      	ldr	r3, [pc, #444]	@ (800ad98 <_dtoa_r+0x8a0>)
 800abda:	2200      	movs	r2, #0
 800abdc:	f7f5 fd2c 	bl	8000638 <__aeabi_dmul>
 800abe0:	2200      	movs	r2, #0
 800abe2:	2300      	movs	r3, #0
 800abe4:	4604      	mov	r4, r0
 800abe6:	460d      	mov	r5, r1
 800abe8:	f7f5 ff8e 	bl	8000b08 <__aeabi_dcmpeq>
 800abec:	2800      	cmp	r0, #0
 800abee:	d09f      	beq.n	800ab30 <_dtoa_r+0x638>
 800abf0:	e7d1      	b.n	800ab96 <_dtoa_r+0x69e>
 800abf2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abf4:	2a00      	cmp	r2, #0
 800abf6:	f000 80ea 	beq.w	800adce <_dtoa_r+0x8d6>
 800abfa:	9a07      	ldr	r2, [sp, #28]
 800abfc:	2a01      	cmp	r2, #1
 800abfe:	f300 80cd 	bgt.w	800ad9c <_dtoa_r+0x8a4>
 800ac02:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ac04:	2a00      	cmp	r2, #0
 800ac06:	f000 80c1 	beq.w	800ad8c <_dtoa_r+0x894>
 800ac0a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ac0e:	9c08      	ldr	r4, [sp, #32]
 800ac10:	9e00      	ldr	r6, [sp, #0]
 800ac12:	9a00      	ldr	r2, [sp, #0]
 800ac14:	441a      	add	r2, r3
 800ac16:	9200      	str	r2, [sp, #0]
 800ac18:	9a06      	ldr	r2, [sp, #24]
 800ac1a:	2101      	movs	r1, #1
 800ac1c:	441a      	add	r2, r3
 800ac1e:	4648      	mov	r0, r9
 800ac20:	9206      	str	r2, [sp, #24]
 800ac22:	f000 fde7 	bl	800b7f4 <__i2b>
 800ac26:	4605      	mov	r5, r0
 800ac28:	b166      	cbz	r6, 800ac44 <_dtoa_r+0x74c>
 800ac2a:	9b06      	ldr	r3, [sp, #24]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	dd09      	ble.n	800ac44 <_dtoa_r+0x74c>
 800ac30:	42b3      	cmp	r3, r6
 800ac32:	9a00      	ldr	r2, [sp, #0]
 800ac34:	bfa8      	it	ge
 800ac36:	4633      	movge	r3, r6
 800ac38:	1ad2      	subs	r2, r2, r3
 800ac3a:	9200      	str	r2, [sp, #0]
 800ac3c:	9a06      	ldr	r2, [sp, #24]
 800ac3e:	1af6      	subs	r6, r6, r3
 800ac40:	1ad3      	subs	r3, r2, r3
 800ac42:	9306      	str	r3, [sp, #24]
 800ac44:	9b08      	ldr	r3, [sp, #32]
 800ac46:	b30b      	cbz	r3, 800ac8c <_dtoa_r+0x794>
 800ac48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	f000 80c6 	beq.w	800addc <_dtoa_r+0x8e4>
 800ac50:	2c00      	cmp	r4, #0
 800ac52:	f000 80c0 	beq.w	800add6 <_dtoa_r+0x8de>
 800ac56:	4629      	mov	r1, r5
 800ac58:	4622      	mov	r2, r4
 800ac5a:	4648      	mov	r0, r9
 800ac5c:	f000 fe82 	bl	800b964 <__pow5mult>
 800ac60:	9a02      	ldr	r2, [sp, #8]
 800ac62:	4601      	mov	r1, r0
 800ac64:	4605      	mov	r5, r0
 800ac66:	4648      	mov	r0, r9
 800ac68:	f000 fdda 	bl	800b820 <__multiply>
 800ac6c:	9902      	ldr	r1, [sp, #8]
 800ac6e:	4680      	mov	r8, r0
 800ac70:	4648      	mov	r0, r9
 800ac72:	f000 fd0b 	bl	800b68c <_Bfree>
 800ac76:	9b08      	ldr	r3, [sp, #32]
 800ac78:	1b1b      	subs	r3, r3, r4
 800ac7a:	9308      	str	r3, [sp, #32]
 800ac7c:	f000 80b1 	beq.w	800ade2 <_dtoa_r+0x8ea>
 800ac80:	9a08      	ldr	r2, [sp, #32]
 800ac82:	4641      	mov	r1, r8
 800ac84:	4648      	mov	r0, r9
 800ac86:	f000 fe6d 	bl	800b964 <__pow5mult>
 800ac8a:	9002      	str	r0, [sp, #8]
 800ac8c:	2101      	movs	r1, #1
 800ac8e:	4648      	mov	r0, r9
 800ac90:	f000 fdb0 	bl	800b7f4 <__i2b>
 800ac94:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ac96:	4604      	mov	r4, r0
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	f000 81d8 	beq.w	800b04e <_dtoa_r+0xb56>
 800ac9e:	461a      	mov	r2, r3
 800aca0:	4601      	mov	r1, r0
 800aca2:	4648      	mov	r0, r9
 800aca4:	f000 fe5e 	bl	800b964 <__pow5mult>
 800aca8:	9b07      	ldr	r3, [sp, #28]
 800acaa:	2b01      	cmp	r3, #1
 800acac:	4604      	mov	r4, r0
 800acae:	f300 809f 	bgt.w	800adf0 <_dtoa_r+0x8f8>
 800acb2:	9b04      	ldr	r3, [sp, #16]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	f040 8097 	bne.w	800ade8 <_dtoa_r+0x8f0>
 800acba:	9b05      	ldr	r3, [sp, #20]
 800acbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	f040 8093 	bne.w	800adec <_dtoa_r+0x8f4>
 800acc6:	9b05      	ldr	r3, [sp, #20]
 800acc8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800accc:	0d1b      	lsrs	r3, r3, #20
 800acce:	051b      	lsls	r3, r3, #20
 800acd0:	b133      	cbz	r3, 800ace0 <_dtoa_r+0x7e8>
 800acd2:	9b00      	ldr	r3, [sp, #0]
 800acd4:	3301      	adds	r3, #1
 800acd6:	9300      	str	r3, [sp, #0]
 800acd8:	9b06      	ldr	r3, [sp, #24]
 800acda:	3301      	adds	r3, #1
 800acdc:	9306      	str	r3, [sp, #24]
 800acde:	2301      	movs	r3, #1
 800ace0:	9308      	str	r3, [sp, #32]
 800ace2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	f000 81b8 	beq.w	800b05a <_dtoa_r+0xb62>
 800acea:	6923      	ldr	r3, [r4, #16]
 800acec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800acf0:	6918      	ldr	r0, [r3, #16]
 800acf2:	f000 fd33 	bl	800b75c <__hi0bits>
 800acf6:	f1c0 0020 	rsb	r0, r0, #32
 800acfa:	9b06      	ldr	r3, [sp, #24]
 800acfc:	4418      	add	r0, r3
 800acfe:	f010 001f 	ands.w	r0, r0, #31
 800ad02:	f000 8082 	beq.w	800ae0a <_dtoa_r+0x912>
 800ad06:	f1c0 0320 	rsb	r3, r0, #32
 800ad0a:	2b04      	cmp	r3, #4
 800ad0c:	dd73      	ble.n	800adf6 <_dtoa_r+0x8fe>
 800ad0e:	9b00      	ldr	r3, [sp, #0]
 800ad10:	f1c0 001c 	rsb	r0, r0, #28
 800ad14:	4403      	add	r3, r0
 800ad16:	9300      	str	r3, [sp, #0]
 800ad18:	9b06      	ldr	r3, [sp, #24]
 800ad1a:	4403      	add	r3, r0
 800ad1c:	4406      	add	r6, r0
 800ad1e:	9306      	str	r3, [sp, #24]
 800ad20:	9b00      	ldr	r3, [sp, #0]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	dd05      	ble.n	800ad32 <_dtoa_r+0x83a>
 800ad26:	9902      	ldr	r1, [sp, #8]
 800ad28:	461a      	mov	r2, r3
 800ad2a:	4648      	mov	r0, r9
 800ad2c:	f000 fe74 	bl	800ba18 <__lshift>
 800ad30:	9002      	str	r0, [sp, #8]
 800ad32:	9b06      	ldr	r3, [sp, #24]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	dd05      	ble.n	800ad44 <_dtoa_r+0x84c>
 800ad38:	4621      	mov	r1, r4
 800ad3a:	461a      	mov	r2, r3
 800ad3c:	4648      	mov	r0, r9
 800ad3e:	f000 fe6b 	bl	800ba18 <__lshift>
 800ad42:	4604      	mov	r4, r0
 800ad44:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d061      	beq.n	800ae0e <_dtoa_r+0x916>
 800ad4a:	9802      	ldr	r0, [sp, #8]
 800ad4c:	4621      	mov	r1, r4
 800ad4e:	f000 fecf 	bl	800baf0 <__mcmp>
 800ad52:	2800      	cmp	r0, #0
 800ad54:	da5b      	bge.n	800ae0e <_dtoa_r+0x916>
 800ad56:	2300      	movs	r3, #0
 800ad58:	9902      	ldr	r1, [sp, #8]
 800ad5a:	220a      	movs	r2, #10
 800ad5c:	4648      	mov	r0, r9
 800ad5e:	f000 fcb7 	bl	800b6d0 <__multadd>
 800ad62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad64:	9002      	str	r0, [sp, #8]
 800ad66:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	f000 8177 	beq.w	800b05e <_dtoa_r+0xb66>
 800ad70:	4629      	mov	r1, r5
 800ad72:	2300      	movs	r3, #0
 800ad74:	220a      	movs	r2, #10
 800ad76:	4648      	mov	r0, r9
 800ad78:	f000 fcaa 	bl	800b6d0 <__multadd>
 800ad7c:	f1bb 0f00 	cmp.w	fp, #0
 800ad80:	4605      	mov	r5, r0
 800ad82:	dc6f      	bgt.n	800ae64 <_dtoa_r+0x96c>
 800ad84:	9b07      	ldr	r3, [sp, #28]
 800ad86:	2b02      	cmp	r3, #2
 800ad88:	dc49      	bgt.n	800ae1e <_dtoa_r+0x926>
 800ad8a:	e06b      	b.n	800ae64 <_dtoa_r+0x96c>
 800ad8c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ad8e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ad92:	e73c      	b.n	800ac0e <_dtoa_r+0x716>
 800ad94:	3fe00000 	.word	0x3fe00000
 800ad98:	40240000 	.word	0x40240000
 800ad9c:	9b03      	ldr	r3, [sp, #12]
 800ad9e:	1e5c      	subs	r4, r3, #1
 800ada0:	9b08      	ldr	r3, [sp, #32]
 800ada2:	42a3      	cmp	r3, r4
 800ada4:	db09      	blt.n	800adba <_dtoa_r+0x8c2>
 800ada6:	1b1c      	subs	r4, r3, r4
 800ada8:	9b03      	ldr	r3, [sp, #12]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	f6bf af30 	bge.w	800ac10 <_dtoa_r+0x718>
 800adb0:	9b00      	ldr	r3, [sp, #0]
 800adb2:	9a03      	ldr	r2, [sp, #12]
 800adb4:	1a9e      	subs	r6, r3, r2
 800adb6:	2300      	movs	r3, #0
 800adb8:	e72b      	b.n	800ac12 <_dtoa_r+0x71a>
 800adba:	9b08      	ldr	r3, [sp, #32]
 800adbc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800adbe:	9408      	str	r4, [sp, #32]
 800adc0:	1ae3      	subs	r3, r4, r3
 800adc2:	441a      	add	r2, r3
 800adc4:	9e00      	ldr	r6, [sp, #0]
 800adc6:	9b03      	ldr	r3, [sp, #12]
 800adc8:	920d      	str	r2, [sp, #52]	@ 0x34
 800adca:	2400      	movs	r4, #0
 800adcc:	e721      	b.n	800ac12 <_dtoa_r+0x71a>
 800adce:	9c08      	ldr	r4, [sp, #32]
 800add0:	9e00      	ldr	r6, [sp, #0]
 800add2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800add4:	e728      	b.n	800ac28 <_dtoa_r+0x730>
 800add6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800adda:	e751      	b.n	800ac80 <_dtoa_r+0x788>
 800addc:	9a08      	ldr	r2, [sp, #32]
 800adde:	9902      	ldr	r1, [sp, #8]
 800ade0:	e750      	b.n	800ac84 <_dtoa_r+0x78c>
 800ade2:	f8cd 8008 	str.w	r8, [sp, #8]
 800ade6:	e751      	b.n	800ac8c <_dtoa_r+0x794>
 800ade8:	2300      	movs	r3, #0
 800adea:	e779      	b.n	800ace0 <_dtoa_r+0x7e8>
 800adec:	9b04      	ldr	r3, [sp, #16]
 800adee:	e777      	b.n	800ace0 <_dtoa_r+0x7e8>
 800adf0:	2300      	movs	r3, #0
 800adf2:	9308      	str	r3, [sp, #32]
 800adf4:	e779      	b.n	800acea <_dtoa_r+0x7f2>
 800adf6:	d093      	beq.n	800ad20 <_dtoa_r+0x828>
 800adf8:	9a00      	ldr	r2, [sp, #0]
 800adfa:	331c      	adds	r3, #28
 800adfc:	441a      	add	r2, r3
 800adfe:	9200      	str	r2, [sp, #0]
 800ae00:	9a06      	ldr	r2, [sp, #24]
 800ae02:	441a      	add	r2, r3
 800ae04:	441e      	add	r6, r3
 800ae06:	9206      	str	r2, [sp, #24]
 800ae08:	e78a      	b.n	800ad20 <_dtoa_r+0x828>
 800ae0a:	4603      	mov	r3, r0
 800ae0c:	e7f4      	b.n	800adf8 <_dtoa_r+0x900>
 800ae0e:	9b03      	ldr	r3, [sp, #12]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	46b8      	mov	r8, r7
 800ae14:	dc20      	bgt.n	800ae58 <_dtoa_r+0x960>
 800ae16:	469b      	mov	fp, r3
 800ae18:	9b07      	ldr	r3, [sp, #28]
 800ae1a:	2b02      	cmp	r3, #2
 800ae1c:	dd1e      	ble.n	800ae5c <_dtoa_r+0x964>
 800ae1e:	f1bb 0f00 	cmp.w	fp, #0
 800ae22:	f47f adb1 	bne.w	800a988 <_dtoa_r+0x490>
 800ae26:	4621      	mov	r1, r4
 800ae28:	465b      	mov	r3, fp
 800ae2a:	2205      	movs	r2, #5
 800ae2c:	4648      	mov	r0, r9
 800ae2e:	f000 fc4f 	bl	800b6d0 <__multadd>
 800ae32:	4601      	mov	r1, r0
 800ae34:	4604      	mov	r4, r0
 800ae36:	9802      	ldr	r0, [sp, #8]
 800ae38:	f000 fe5a 	bl	800baf0 <__mcmp>
 800ae3c:	2800      	cmp	r0, #0
 800ae3e:	f77f ada3 	ble.w	800a988 <_dtoa_r+0x490>
 800ae42:	4656      	mov	r6, sl
 800ae44:	2331      	movs	r3, #49	@ 0x31
 800ae46:	f806 3b01 	strb.w	r3, [r6], #1
 800ae4a:	f108 0801 	add.w	r8, r8, #1
 800ae4e:	e59f      	b.n	800a990 <_dtoa_r+0x498>
 800ae50:	9c03      	ldr	r4, [sp, #12]
 800ae52:	46b8      	mov	r8, r7
 800ae54:	4625      	mov	r5, r4
 800ae56:	e7f4      	b.n	800ae42 <_dtoa_r+0x94a>
 800ae58:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ae5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	f000 8101 	beq.w	800b066 <_dtoa_r+0xb6e>
 800ae64:	2e00      	cmp	r6, #0
 800ae66:	dd05      	ble.n	800ae74 <_dtoa_r+0x97c>
 800ae68:	4629      	mov	r1, r5
 800ae6a:	4632      	mov	r2, r6
 800ae6c:	4648      	mov	r0, r9
 800ae6e:	f000 fdd3 	bl	800ba18 <__lshift>
 800ae72:	4605      	mov	r5, r0
 800ae74:	9b08      	ldr	r3, [sp, #32]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d05c      	beq.n	800af34 <_dtoa_r+0xa3c>
 800ae7a:	6869      	ldr	r1, [r5, #4]
 800ae7c:	4648      	mov	r0, r9
 800ae7e:	f000 fbc5 	bl	800b60c <_Balloc>
 800ae82:	4606      	mov	r6, r0
 800ae84:	b928      	cbnz	r0, 800ae92 <_dtoa_r+0x99a>
 800ae86:	4b82      	ldr	r3, [pc, #520]	@ (800b090 <_dtoa_r+0xb98>)
 800ae88:	4602      	mov	r2, r0
 800ae8a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ae8e:	f7ff bb4a 	b.w	800a526 <_dtoa_r+0x2e>
 800ae92:	692a      	ldr	r2, [r5, #16]
 800ae94:	3202      	adds	r2, #2
 800ae96:	0092      	lsls	r2, r2, #2
 800ae98:	f105 010c 	add.w	r1, r5, #12
 800ae9c:	300c      	adds	r0, #12
 800ae9e:	f7ff fa93 	bl	800a3c8 <memcpy>
 800aea2:	2201      	movs	r2, #1
 800aea4:	4631      	mov	r1, r6
 800aea6:	4648      	mov	r0, r9
 800aea8:	f000 fdb6 	bl	800ba18 <__lshift>
 800aeac:	f10a 0301 	add.w	r3, sl, #1
 800aeb0:	9300      	str	r3, [sp, #0]
 800aeb2:	eb0a 030b 	add.w	r3, sl, fp
 800aeb6:	9308      	str	r3, [sp, #32]
 800aeb8:	9b04      	ldr	r3, [sp, #16]
 800aeba:	f003 0301 	and.w	r3, r3, #1
 800aebe:	462f      	mov	r7, r5
 800aec0:	9306      	str	r3, [sp, #24]
 800aec2:	4605      	mov	r5, r0
 800aec4:	9b00      	ldr	r3, [sp, #0]
 800aec6:	9802      	ldr	r0, [sp, #8]
 800aec8:	4621      	mov	r1, r4
 800aeca:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800aece:	f7ff fa89 	bl	800a3e4 <quorem>
 800aed2:	4603      	mov	r3, r0
 800aed4:	3330      	adds	r3, #48	@ 0x30
 800aed6:	9003      	str	r0, [sp, #12]
 800aed8:	4639      	mov	r1, r7
 800aeda:	9802      	ldr	r0, [sp, #8]
 800aedc:	9309      	str	r3, [sp, #36]	@ 0x24
 800aede:	f000 fe07 	bl	800baf0 <__mcmp>
 800aee2:	462a      	mov	r2, r5
 800aee4:	9004      	str	r0, [sp, #16]
 800aee6:	4621      	mov	r1, r4
 800aee8:	4648      	mov	r0, r9
 800aeea:	f000 fe1d 	bl	800bb28 <__mdiff>
 800aeee:	68c2      	ldr	r2, [r0, #12]
 800aef0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aef2:	4606      	mov	r6, r0
 800aef4:	bb02      	cbnz	r2, 800af38 <_dtoa_r+0xa40>
 800aef6:	4601      	mov	r1, r0
 800aef8:	9802      	ldr	r0, [sp, #8]
 800aefa:	f000 fdf9 	bl	800baf0 <__mcmp>
 800aefe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af00:	4602      	mov	r2, r0
 800af02:	4631      	mov	r1, r6
 800af04:	4648      	mov	r0, r9
 800af06:	920c      	str	r2, [sp, #48]	@ 0x30
 800af08:	9309      	str	r3, [sp, #36]	@ 0x24
 800af0a:	f000 fbbf 	bl	800b68c <_Bfree>
 800af0e:	9b07      	ldr	r3, [sp, #28]
 800af10:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800af12:	9e00      	ldr	r6, [sp, #0]
 800af14:	ea42 0103 	orr.w	r1, r2, r3
 800af18:	9b06      	ldr	r3, [sp, #24]
 800af1a:	4319      	orrs	r1, r3
 800af1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af1e:	d10d      	bne.n	800af3c <_dtoa_r+0xa44>
 800af20:	2b39      	cmp	r3, #57	@ 0x39
 800af22:	d027      	beq.n	800af74 <_dtoa_r+0xa7c>
 800af24:	9a04      	ldr	r2, [sp, #16]
 800af26:	2a00      	cmp	r2, #0
 800af28:	dd01      	ble.n	800af2e <_dtoa_r+0xa36>
 800af2a:	9b03      	ldr	r3, [sp, #12]
 800af2c:	3331      	adds	r3, #49	@ 0x31
 800af2e:	f88b 3000 	strb.w	r3, [fp]
 800af32:	e52e      	b.n	800a992 <_dtoa_r+0x49a>
 800af34:	4628      	mov	r0, r5
 800af36:	e7b9      	b.n	800aeac <_dtoa_r+0x9b4>
 800af38:	2201      	movs	r2, #1
 800af3a:	e7e2      	b.n	800af02 <_dtoa_r+0xa0a>
 800af3c:	9904      	ldr	r1, [sp, #16]
 800af3e:	2900      	cmp	r1, #0
 800af40:	db04      	blt.n	800af4c <_dtoa_r+0xa54>
 800af42:	9807      	ldr	r0, [sp, #28]
 800af44:	4301      	orrs	r1, r0
 800af46:	9806      	ldr	r0, [sp, #24]
 800af48:	4301      	orrs	r1, r0
 800af4a:	d120      	bne.n	800af8e <_dtoa_r+0xa96>
 800af4c:	2a00      	cmp	r2, #0
 800af4e:	ddee      	ble.n	800af2e <_dtoa_r+0xa36>
 800af50:	9902      	ldr	r1, [sp, #8]
 800af52:	9300      	str	r3, [sp, #0]
 800af54:	2201      	movs	r2, #1
 800af56:	4648      	mov	r0, r9
 800af58:	f000 fd5e 	bl	800ba18 <__lshift>
 800af5c:	4621      	mov	r1, r4
 800af5e:	9002      	str	r0, [sp, #8]
 800af60:	f000 fdc6 	bl	800baf0 <__mcmp>
 800af64:	2800      	cmp	r0, #0
 800af66:	9b00      	ldr	r3, [sp, #0]
 800af68:	dc02      	bgt.n	800af70 <_dtoa_r+0xa78>
 800af6a:	d1e0      	bne.n	800af2e <_dtoa_r+0xa36>
 800af6c:	07da      	lsls	r2, r3, #31
 800af6e:	d5de      	bpl.n	800af2e <_dtoa_r+0xa36>
 800af70:	2b39      	cmp	r3, #57	@ 0x39
 800af72:	d1da      	bne.n	800af2a <_dtoa_r+0xa32>
 800af74:	2339      	movs	r3, #57	@ 0x39
 800af76:	f88b 3000 	strb.w	r3, [fp]
 800af7a:	4633      	mov	r3, r6
 800af7c:	461e      	mov	r6, r3
 800af7e:	3b01      	subs	r3, #1
 800af80:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800af84:	2a39      	cmp	r2, #57	@ 0x39
 800af86:	d04e      	beq.n	800b026 <_dtoa_r+0xb2e>
 800af88:	3201      	adds	r2, #1
 800af8a:	701a      	strb	r2, [r3, #0]
 800af8c:	e501      	b.n	800a992 <_dtoa_r+0x49a>
 800af8e:	2a00      	cmp	r2, #0
 800af90:	dd03      	ble.n	800af9a <_dtoa_r+0xaa2>
 800af92:	2b39      	cmp	r3, #57	@ 0x39
 800af94:	d0ee      	beq.n	800af74 <_dtoa_r+0xa7c>
 800af96:	3301      	adds	r3, #1
 800af98:	e7c9      	b.n	800af2e <_dtoa_r+0xa36>
 800af9a:	9a00      	ldr	r2, [sp, #0]
 800af9c:	9908      	ldr	r1, [sp, #32]
 800af9e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800afa2:	428a      	cmp	r2, r1
 800afa4:	d028      	beq.n	800aff8 <_dtoa_r+0xb00>
 800afa6:	9902      	ldr	r1, [sp, #8]
 800afa8:	2300      	movs	r3, #0
 800afaa:	220a      	movs	r2, #10
 800afac:	4648      	mov	r0, r9
 800afae:	f000 fb8f 	bl	800b6d0 <__multadd>
 800afb2:	42af      	cmp	r7, r5
 800afb4:	9002      	str	r0, [sp, #8]
 800afb6:	f04f 0300 	mov.w	r3, #0
 800afba:	f04f 020a 	mov.w	r2, #10
 800afbe:	4639      	mov	r1, r7
 800afc0:	4648      	mov	r0, r9
 800afc2:	d107      	bne.n	800afd4 <_dtoa_r+0xadc>
 800afc4:	f000 fb84 	bl	800b6d0 <__multadd>
 800afc8:	4607      	mov	r7, r0
 800afca:	4605      	mov	r5, r0
 800afcc:	9b00      	ldr	r3, [sp, #0]
 800afce:	3301      	adds	r3, #1
 800afd0:	9300      	str	r3, [sp, #0]
 800afd2:	e777      	b.n	800aec4 <_dtoa_r+0x9cc>
 800afd4:	f000 fb7c 	bl	800b6d0 <__multadd>
 800afd8:	4629      	mov	r1, r5
 800afda:	4607      	mov	r7, r0
 800afdc:	2300      	movs	r3, #0
 800afde:	220a      	movs	r2, #10
 800afe0:	4648      	mov	r0, r9
 800afe2:	f000 fb75 	bl	800b6d0 <__multadd>
 800afe6:	4605      	mov	r5, r0
 800afe8:	e7f0      	b.n	800afcc <_dtoa_r+0xad4>
 800afea:	f1bb 0f00 	cmp.w	fp, #0
 800afee:	bfcc      	ite	gt
 800aff0:	465e      	movgt	r6, fp
 800aff2:	2601      	movle	r6, #1
 800aff4:	4456      	add	r6, sl
 800aff6:	2700      	movs	r7, #0
 800aff8:	9902      	ldr	r1, [sp, #8]
 800affa:	9300      	str	r3, [sp, #0]
 800affc:	2201      	movs	r2, #1
 800affe:	4648      	mov	r0, r9
 800b000:	f000 fd0a 	bl	800ba18 <__lshift>
 800b004:	4621      	mov	r1, r4
 800b006:	9002      	str	r0, [sp, #8]
 800b008:	f000 fd72 	bl	800baf0 <__mcmp>
 800b00c:	2800      	cmp	r0, #0
 800b00e:	dcb4      	bgt.n	800af7a <_dtoa_r+0xa82>
 800b010:	d102      	bne.n	800b018 <_dtoa_r+0xb20>
 800b012:	9b00      	ldr	r3, [sp, #0]
 800b014:	07db      	lsls	r3, r3, #31
 800b016:	d4b0      	bmi.n	800af7a <_dtoa_r+0xa82>
 800b018:	4633      	mov	r3, r6
 800b01a:	461e      	mov	r6, r3
 800b01c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b020:	2a30      	cmp	r2, #48	@ 0x30
 800b022:	d0fa      	beq.n	800b01a <_dtoa_r+0xb22>
 800b024:	e4b5      	b.n	800a992 <_dtoa_r+0x49a>
 800b026:	459a      	cmp	sl, r3
 800b028:	d1a8      	bne.n	800af7c <_dtoa_r+0xa84>
 800b02a:	2331      	movs	r3, #49	@ 0x31
 800b02c:	f108 0801 	add.w	r8, r8, #1
 800b030:	f88a 3000 	strb.w	r3, [sl]
 800b034:	e4ad      	b.n	800a992 <_dtoa_r+0x49a>
 800b036:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b038:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b094 <_dtoa_r+0xb9c>
 800b03c:	b11b      	cbz	r3, 800b046 <_dtoa_r+0xb4e>
 800b03e:	f10a 0308 	add.w	r3, sl, #8
 800b042:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b044:	6013      	str	r3, [r2, #0]
 800b046:	4650      	mov	r0, sl
 800b048:	b017      	add	sp, #92	@ 0x5c
 800b04a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b04e:	9b07      	ldr	r3, [sp, #28]
 800b050:	2b01      	cmp	r3, #1
 800b052:	f77f ae2e 	ble.w	800acb2 <_dtoa_r+0x7ba>
 800b056:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b058:	9308      	str	r3, [sp, #32]
 800b05a:	2001      	movs	r0, #1
 800b05c:	e64d      	b.n	800acfa <_dtoa_r+0x802>
 800b05e:	f1bb 0f00 	cmp.w	fp, #0
 800b062:	f77f aed9 	ble.w	800ae18 <_dtoa_r+0x920>
 800b066:	4656      	mov	r6, sl
 800b068:	9802      	ldr	r0, [sp, #8]
 800b06a:	4621      	mov	r1, r4
 800b06c:	f7ff f9ba 	bl	800a3e4 <quorem>
 800b070:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b074:	f806 3b01 	strb.w	r3, [r6], #1
 800b078:	eba6 020a 	sub.w	r2, r6, sl
 800b07c:	4593      	cmp	fp, r2
 800b07e:	ddb4      	ble.n	800afea <_dtoa_r+0xaf2>
 800b080:	9902      	ldr	r1, [sp, #8]
 800b082:	2300      	movs	r3, #0
 800b084:	220a      	movs	r2, #10
 800b086:	4648      	mov	r0, r9
 800b088:	f000 fb22 	bl	800b6d0 <__multadd>
 800b08c:	9002      	str	r0, [sp, #8]
 800b08e:	e7eb      	b.n	800b068 <_dtoa_r+0xb70>
 800b090:	0800c6be 	.word	0x0800c6be
 800b094:	0800c642 	.word	0x0800c642

0800b098 <__ssputs_r>:
 800b098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b09c:	688e      	ldr	r6, [r1, #8]
 800b09e:	461f      	mov	r7, r3
 800b0a0:	42be      	cmp	r6, r7
 800b0a2:	680b      	ldr	r3, [r1, #0]
 800b0a4:	4682      	mov	sl, r0
 800b0a6:	460c      	mov	r4, r1
 800b0a8:	4690      	mov	r8, r2
 800b0aa:	d82d      	bhi.n	800b108 <__ssputs_r+0x70>
 800b0ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b0b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b0b4:	d026      	beq.n	800b104 <__ssputs_r+0x6c>
 800b0b6:	6965      	ldr	r5, [r4, #20]
 800b0b8:	6909      	ldr	r1, [r1, #16]
 800b0ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b0be:	eba3 0901 	sub.w	r9, r3, r1
 800b0c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b0c6:	1c7b      	adds	r3, r7, #1
 800b0c8:	444b      	add	r3, r9
 800b0ca:	106d      	asrs	r5, r5, #1
 800b0cc:	429d      	cmp	r5, r3
 800b0ce:	bf38      	it	cc
 800b0d0:	461d      	movcc	r5, r3
 800b0d2:	0553      	lsls	r3, r2, #21
 800b0d4:	d527      	bpl.n	800b126 <__ssputs_r+0x8e>
 800b0d6:	4629      	mov	r1, r5
 800b0d8:	f000 f960 	bl	800b39c <_malloc_r>
 800b0dc:	4606      	mov	r6, r0
 800b0de:	b360      	cbz	r0, 800b13a <__ssputs_r+0xa2>
 800b0e0:	6921      	ldr	r1, [r4, #16]
 800b0e2:	464a      	mov	r2, r9
 800b0e4:	f7ff f970 	bl	800a3c8 <memcpy>
 800b0e8:	89a3      	ldrh	r3, [r4, #12]
 800b0ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b0ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0f2:	81a3      	strh	r3, [r4, #12]
 800b0f4:	6126      	str	r6, [r4, #16]
 800b0f6:	6165      	str	r5, [r4, #20]
 800b0f8:	444e      	add	r6, r9
 800b0fa:	eba5 0509 	sub.w	r5, r5, r9
 800b0fe:	6026      	str	r6, [r4, #0]
 800b100:	60a5      	str	r5, [r4, #8]
 800b102:	463e      	mov	r6, r7
 800b104:	42be      	cmp	r6, r7
 800b106:	d900      	bls.n	800b10a <__ssputs_r+0x72>
 800b108:	463e      	mov	r6, r7
 800b10a:	6820      	ldr	r0, [r4, #0]
 800b10c:	4632      	mov	r2, r6
 800b10e:	4641      	mov	r1, r8
 800b110:	f000 fe67 	bl	800bde2 <memmove>
 800b114:	68a3      	ldr	r3, [r4, #8]
 800b116:	1b9b      	subs	r3, r3, r6
 800b118:	60a3      	str	r3, [r4, #8]
 800b11a:	6823      	ldr	r3, [r4, #0]
 800b11c:	4433      	add	r3, r6
 800b11e:	6023      	str	r3, [r4, #0]
 800b120:	2000      	movs	r0, #0
 800b122:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b126:	462a      	mov	r2, r5
 800b128:	f000 fe2d 	bl	800bd86 <_realloc_r>
 800b12c:	4606      	mov	r6, r0
 800b12e:	2800      	cmp	r0, #0
 800b130:	d1e0      	bne.n	800b0f4 <__ssputs_r+0x5c>
 800b132:	6921      	ldr	r1, [r4, #16]
 800b134:	4650      	mov	r0, sl
 800b136:	f000 fef7 	bl	800bf28 <_free_r>
 800b13a:	230c      	movs	r3, #12
 800b13c:	f8ca 3000 	str.w	r3, [sl]
 800b140:	89a3      	ldrh	r3, [r4, #12]
 800b142:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b146:	81a3      	strh	r3, [r4, #12]
 800b148:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b14c:	e7e9      	b.n	800b122 <__ssputs_r+0x8a>
	...

0800b150 <_svfiprintf_r>:
 800b150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b154:	4698      	mov	r8, r3
 800b156:	898b      	ldrh	r3, [r1, #12]
 800b158:	061b      	lsls	r3, r3, #24
 800b15a:	b09d      	sub	sp, #116	@ 0x74
 800b15c:	4607      	mov	r7, r0
 800b15e:	460d      	mov	r5, r1
 800b160:	4614      	mov	r4, r2
 800b162:	d510      	bpl.n	800b186 <_svfiprintf_r+0x36>
 800b164:	690b      	ldr	r3, [r1, #16]
 800b166:	b973      	cbnz	r3, 800b186 <_svfiprintf_r+0x36>
 800b168:	2140      	movs	r1, #64	@ 0x40
 800b16a:	f000 f917 	bl	800b39c <_malloc_r>
 800b16e:	6028      	str	r0, [r5, #0]
 800b170:	6128      	str	r0, [r5, #16]
 800b172:	b930      	cbnz	r0, 800b182 <_svfiprintf_r+0x32>
 800b174:	230c      	movs	r3, #12
 800b176:	603b      	str	r3, [r7, #0]
 800b178:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b17c:	b01d      	add	sp, #116	@ 0x74
 800b17e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b182:	2340      	movs	r3, #64	@ 0x40
 800b184:	616b      	str	r3, [r5, #20]
 800b186:	2300      	movs	r3, #0
 800b188:	9309      	str	r3, [sp, #36]	@ 0x24
 800b18a:	2320      	movs	r3, #32
 800b18c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b190:	f8cd 800c 	str.w	r8, [sp, #12]
 800b194:	2330      	movs	r3, #48	@ 0x30
 800b196:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b334 <_svfiprintf_r+0x1e4>
 800b19a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b19e:	f04f 0901 	mov.w	r9, #1
 800b1a2:	4623      	mov	r3, r4
 800b1a4:	469a      	mov	sl, r3
 800b1a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1aa:	b10a      	cbz	r2, 800b1b0 <_svfiprintf_r+0x60>
 800b1ac:	2a25      	cmp	r2, #37	@ 0x25
 800b1ae:	d1f9      	bne.n	800b1a4 <_svfiprintf_r+0x54>
 800b1b0:	ebba 0b04 	subs.w	fp, sl, r4
 800b1b4:	d00b      	beq.n	800b1ce <_svfiprintf_r+0x7e>
 800b1b6:	465b      	mov	r3, fp
 800b1b8:	4622      	mov	r2, r4
 800b1ba:	4629      	mov	r1, r5
 800b1bc:	4638      	mov	r0, r7
 800b1be:	f7ff ff6b 	bl	800b098 <__ssputs_r>
 800b1c2:	3001      	adds	r0, #1
 800b1c4:	f000 80a7 	beq.w	800b316 <_svfiprintf_r+0x1c6>
 800b1c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b1ca:	445a      	add	r2, fp
 800b1cc:	9209      	str	r2, [sp, #36]	@ 0x24
 800b1ce:	f89a 3000 	ldrb.w	r3, [sl]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	f000 809f 	beq.w	800b316 <_svfiprintf_r+0x1c6>
 800b1d8:	2300      	movs	r3, #0
 800b1da:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b1de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1e2:	f10a 0a01 	add.w	sl, sl, #1
 800b1e6:	9304      	str	r3, [sp, #16]
 800b1e8:	9307      	str	r3, [sp, #28]
 800b1ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b1ee:	931a      	str	r3, [sp, #104]	@ 0x68
 800b1f0:	4654      	mov	r4, sl
 800b1f2:	2205      	movs	r2, #5
 800b1f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1f8:	484e      	ldr	r0, [pc, #312]	@ (800b334 <_svfiprintf_r+0x1e4>)
 800b1fa:	f7f5 f809 	bl	8000210 <memchr>
 800b1fe:	9a04      	ldr	r2, [sp, #16]
 800b200:	b9d8      	cbnz	r0, 800b23a <_svfiprintf_r+0xea>
 800b202:	06d0      	lsls	r0, r2, #27
 800b204:	bf44      	itt	mi
 800b206:	2320      	movmi	r3, #32
 800b208:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b20c:	0711      	lsls	r1, r2, #28
 800b20e:	bf44      	itt	mi
 800b210:	232b      	movmi	r3, #43	@ 0x2b
 800b212:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b216:	f89a 3000 	ldrb.w	r3, [sl]
 800b21a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b21c:	d015      	beq.n	800b24a <_svfiprintf_r+0xfa>
 800b21e:	9a07      	ldr	r2, [sp, #28]
 800b220:	4654      	mov	r4, sl
 800b222:	2000      	movs	r0, #0
 800b224:	f04f 0c0a 	mov.w	ip, #10
 800b228:	4621      	mov	r1, r4
 800b22a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b22e:	3b30      	subs	r3, #48	@ 0x30
 800b230:	2b09      	cmp	r3, #9
 800b232:	d94b      	bls.n	800b2cc <_svfiprintf_r+0x17c>
 800b234:	b1b0      	cbz	r0, 800b264 <_svfiprintf_r+0x114>
 800b236:	9207      	str	r2, [sp, #28]
 800b238:	e014      	b.n	800b264 <_svfiprintf_r+0x114>
 800b23a:	eba0 0308 	sub.w	r3, r0, r8
 800b23e:	fa09 f303 	lsl.w	r3, r9, r3
 800b242:	4313      	orrs	r3, r2
 800b244:	9304      	str	r3, [sp, #16]
 800b246:	46a2      	mov	sl, r4
 800b248:	e7d2      	b.n	800b1f0 <_svfiprintf_r+0xa0>
 800b24a:	9b03      	ldr	r3, [sp, #12]
 800b24c:	1d19      	adds	r1, r3, #4
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	9103      	str	r1, [sp, #12]
 800b252:	2b00      	cmp	r3, #0
 800b254:	bfbb      	ittet	lt
 800b256:	425b      	neglt	r3, r3
 800b258:	f042 0202 	orrlt.w	r2, r2, #2
 800b25c:	9307      	strge	r3, [sp, #28]
 800b25e:	9307      	strlt	r3, [sp, #28]
 800b260:	bfb8      	it	lt
 800b262:	9204      	strlt	r2, [sp, #16]
 800b264:	7823      	ldrb	r3, [r4, #0]
 800b266:	2b2e      	cmp	r3, #46	@ 0x2e
 800b268:	d10a      	bne.n	800b280 <_svfiprintf_r+0x130>
 800b26a:	7863      	ldrb	r3, [r4, #1]
 800b26c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b26e:	d132      	bne.n	800b2d6 <_svfiprintf_r+0x186>
 800b270:	9b03      	ldr	r3, [sp, #12]
 800b272:	1d1a      	adds	r2, r3, #4
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	9203      	str	r2, [sp, #12]
 800b278:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b27c:	3402      	adds	r4, #2
 800b27e:	9305      	str	r3, [sp, #20]
 800b280:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b344 <_svfiprintf_r+0x1f4>
 800b284:	7821      	ldrb	r1, [r4, #0]
 800b286:	2203      	movs	r2, #3
 800b288:	4650      	mov	r0, sl
 800b28a:	f7f4 ffc1 	bl	8000210 <memchr>
 800b28e:	b138      	cbz	r0, 800b2a0 <_svfiprintf_r+0x150>
 800b290:	9b04      	ldr	r3, [sp, #16]
 800b292:	eba0 000a 	sub.w	r0, r0, sl
 800b296:	2240      	movs	r2, #64	@ 0x40
 800b298:	4082      	lsls	r2, r0
 800b29a:	4313      	orrs	r3, r2
 800b29c:	3401      	adds	r4, #1
 800b29e:	9304      	str	r3, [sp, #16]
 800b2a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2a4:	4824      	ldr	r0, [pc, #144]	@ (800b338 <_svfiprintf_r+0x1e8>)
 800b2a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b2aa:	2206      	movs	r2, #6
 800b2ac:	f7f4 ffb0 	bl	8000210 <memchr>
 800b2b0:	2800      	cmp	r0, #0
 800b2b2:	d036      	beq.n	800b322 <_svfiprintf_r+0x1d2>
 800b2b4:	4b21      	ldr	r3, [pc, #132]	@ (800b33c <_svfiprintf_r+0x1ec>)
 800b2b6:	bb1b      	cbnz	r3, 800b300 <_svfiprintf_r+0x1b0>
 800b2b8:	9b03      	ldr	r3, [sp, #12]
 800b2ba:	3307      	adds	r3, #7
 800b2bc:	f023 0307 	bic.w	r3, r3, #7
 800b2c0:	3308      	adds	r3, #8
 800b2c2:	9303      	str	r3, [sp, #12]
 800b2c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2c6:	4433      	add	r3, r6
 800b2c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2ca:	e76a      	b.n	800b1a2 <_svfiprintf_r+0x52>
 800b2cc:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2d0:	460c      	mov	r4, r1
 800b2d2:	2001      	movs	r0, #1
 800b2d4:	e7a8      	b.n	800b228 <_svfiprintf_r+0xd8>
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	3401      	adds	r4, #1
 800b2da:	9305      	str	r3, [sp, #20]
 800b2dc:	4619      	mov	r1, r3
 800b2de:	f04f 0c0a 	mov.w	ip, #10
 800b2e2:	4620      	mov	r0, r4
 800b2e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2e8:	3a30      	subs	r2, #48	@ 0x30
 800b2ea:	2a09      	cmp	r2, #9
 800b2ec:	d903      	bls.n	800b2f6 <_svfiprintf_r+0x1a6>
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d0c6      	beq.n	800b280 <_svfiprintf_r+0x130>
 800b2f2:	9105      	str	r1, [sp, #20]
 800b2f4:	e7c4      	b.n	800b280 <_svfiprintf_r+0x130>
 800b2f6:	fb0c 2101 	mla	r1, ip, r1, r2
 800b2fa:	4604      	mov	r4, r0
 800b2fc:	2301      	movs	r3, #1
 800b2fe:	e7f0      	b.n	800b2e2 <_svfiprintf_r+0x192>
 800b300:	ab03      	add	r3, sp, #12
 800b302:	9300      	str	r3, [sp, #0]
 800b304:	462a      	mov	r2, r5
 800b306:	4b0e      	ldr	r3, [pc, #56]	@ (800b340 <_svfiprintf_r+0x1f0>)
 800b308:	a904      	add	r1, sp, #16
 800b30a:	4638      	mov	r0, r7
 800b30c:	f7fe fb74 	bl	80099f8 <_printf_float>
 800b310:	1c42      	adds	r2, r0, #1
 800b312:	4606      	mov	r6, r0
 800b314:	d1d6      	bne.n	800b2c4 <_svfiprintf_r+0x174>
 800b316:	89ab      	ldrh	r3, [r5, #12]
 800b318:	065b      	lsls	r3, r3, #25
 800b31a:	f53f af2d 	bmi.w	800b178 <_svfiprintf_r+0x28>
 800b31e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b320:	e72c      	b.n	800b17c <_svfiprintf_r+0x2c>
 800b322:	ab03      	add	r3, sp, #12
 800b324:	9300      	str	r3, [sp, #0]
 800b326:	462a      	mov	r2, r5
 800b328:	4b05      	ldr	r3, [pc, #20]	@ (800b340 <_svfiprintf_r+0x1f0>)
 800b32a:	a904      	add	r1, sp, #16
 800b32c:	4638      	mov	r0, r7
 800b32e:	f7fe fdfb 	bl	8009f28 <_printf_i>
 800b332:	e7ed      	b.n	800b310 <_svfiprintf_r+0x1c0>
 800b334:	0800c6cf 	.word	0x0800c6cf
 800b338:	0800c6d9 	.word	0x0800c6d9
 800b33c:	080099f9 	.word	0x080099f9
 800b340:	0800b099 	.word	0x0800b099
 800b344:	0800c6d5 	.word	0x0800c6d5

0800b348 <malloc>:
 800b348:	4b02      	ldr	r3, [pc, #8]	@ (800b354 <malloc+0xc>)
 800b34a:	4601      	mov	r1, r0
 800b34c:	6818      	ldr	r0, [r3, #0]
 800b34e:	f000 b825 	b.w	800b39c <_malloc_r>
 800b352:	bf00      	nop
 800b354:	2000001c 	.word	0x2000001c

0800b358 <sbrk_aligned>:
 800b358:	b570      	push	{r4, r5, r6, lr}
 800b35a:	4e0f      	ldr	r6, [pc, #60]	@ (800b398 <sbrk_aligned+0x40>)
 800b35c:	460c      	mov	r4, r1
 800b35e:	6831      	ldr	r1, [r6, #0]
 800b360:	4605      	mov	r5, r0
 800b362:	b911      	cbnz	r1, 800b36a <sbrk_aligned+0x12>
 800b364:	f000 fd7c 	bl	800be60 <_sbrk_r>
 800b368:	6030      	str	r0, [r6, #0]
 800b36a:	4621      	mov	r1, r4
 800b36c:	4628      	mov	r0, r5
 800b36e:	f000 fd77 	bl	800be60 <_sbrk_r>
 800b372:	1c43      	adds	r3, r0, #1
 800b374:	d103      	bne.n	800b37e <sbrk_aligned+0x26>
 800b376:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b37a:	4620      	mov	r0, r4
 800b37c:	bd70      	pop	{r4, r5, r6, pc}
 800b37e:	1cc4      	adds	r4, r0, #3
 800b380:	f024 0403 	bic.w	r4, r4, #3
 800b384:	42a0      	cmp	r0, r4
 800b386:	d0f8      	beq.n	800b37a <sbrk_aligned+0x22>
 800b388:	1a21      	subs	r1, r4, r0
 800b38a:	4628      	mov	r0, r5
 800b38c:	f000 fd68 	bl	800be60 <_sbrk_r>
 800b390:	3001      	adds	r0, #1
 800b392:	d1f2      	bne.n	800b37a <sbrk_aligned+0x22>
 800b394:	e7ef      	b.n	800b376 <sbrk_aligned+0x1e>
 800b396:	bf00      	nop
 800b398:	20004814 	.word	0x20004814

0800b39c <_malloc_r>:
 800b39c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3a0:	1ccd      	adds	r5, r1, #3
 800b3a2:	f025 0503 	bic.w	r5, r5, #3
 800b3a6:	3508      	adds	r5, #8
 800b3a8:	2d0c      	cmp	r5, #12
 800b3aa:	bf38      	it	cc
 800b3ac:	250c      	movcc	r5, #12
 800b3ae:	2d00      	cmp	r5, #0
 800b3b0:	4606      	mov	r6, r0
 800b3b2:	db01      	blt.n	800b3b8 <_malloc_r+0x1c>
 800b3b4:	42a9      	cmp	r1, r5
 800b3b6:	d904      	bls.n	800b3c2 <_malloc_r+0x26>
 800b3b8:	230c      	movs	r3, #12
 800b3ba:	6033      	str	r3, [r6, #0]
 800b3bc:	2000      	movs	r0, #0
 800b3be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b498 <_malloc_r+0xfc>
 800b3c6:	f000 f915 	bl	800b5f4 <__malloc_lock>
 800b3ca:	f8d8 3000 	ldr.w	r3, [r8]
 800b3ce:	461c      	mov	r4, r3
 800b3d0:	bb44      	cbnz	r4, 800b424 <_malloc_r+0x88>
 800b3d2:	4629      	mov	r1, r5
 800b3d4:	4630      	mov	r0, r6
 800b3d6:	f7ff ffbf 	bl	800b358 <sbrk_aligned>
 800b3da:	1c43      	adds	r3, r0, #1
 800b3dc:	4604      	mov	r4, r0
 800b3de:	d158      	bne.n	800b492 <_malloc_r+0xf6>
 800b3e0:	f8d8 4000 	ldr.w	r4, [r8]
 800b3e4:	4627      	mov	r7, r4
 800b3e6:	2f00      	cmp	r7, #0
 800b3e8:	d143      	bne.n	800b472 <_malloc_r+0xd6>
 800b3ea:	2c00      	cmp	r4, #0
 800b3ec:	d04b      	beq.n	800b486 <_malloc_r+0xea>
 800b3ee:	6823      	ldr	r3, [r4, #0]
 800b3f0:	4639      	mov	r1, r7
 800b3f2:	4630      	mov	r0, r6
 800b3f4:	eb04 0903 	add.w	r9, r4, r3
 800b3f8:	f000 fd32 	bl	800be60 <_sbrk_r>
 800b3fc:	4581      	cmp	r9, r0
 800b3fe:	d142      	bne.n	800b486 <_malloc_r+0xea>
 800b400:	6821      	ldr	r1, [r4, #0]
 800b402:	1a6d      	subs	r5, r5, r1
 800b404:	4629      	mov	r1, r5
 800b406:	4630      	mov	r0, r6
 800b408:	f7ff ffa6 	bl	800b358 <sbrk_aligned>
 800b40c:	3001      	adds	r0, #1
 800b40e:	d03a      	beq.n	800b486 <_malloc_r+0xea>
 800b410:	6823      	ldr	r3, [r4, #0]
 800b412:	442b      	add	r3, r5
 800b414:	6023      	str	r3, [r4, #0]
 800b416:	f8d8 3000 	ldr.w	r3, [r8]
 800b41a:	685a      	ldr	r2, [r3, #4]
 800b41c:	bb62      	cbnz	r2, 800b478 <_malloc_r+0xdc>
 800b41e:	f8c8 7000 	str.w	r7, [r8]
 800b422:	e00f      	b.n	800b444 <_malloc_r+0xa8>
 800b424:	6822      	ldr	r2, [r4, #0]
 800b426:	1b52      	subs	r2, r2, r5
 800b428:	d420      	bmi.n	800b46c <_malloc_r+0xd0>
 800b42a:	2a0b      	cmp	r2, #11
 800b42c:	d917      	bls.n	800b45e <_malloc_r+0xc2>
 800b42e:	1961      	adds	r1, r4, r5
 800b430:	42a3      	cmp	r3, r4
 800b432:	6025      	str	r5, [r4, #0]
 800b434:	bf18      	it	ne
 800b436:	6059      	strne	r1, [r3, #4]
 800b438:	6863      	ldr	r3, [r4, #4]
 800b43a:	bf08      	it	eq
 800b43c:	f8c8 1000 	streq.w	r1, [r8]
 800b440:	5162      	str	r2, [r4, r5]
 800b442:	604b      	str	r3, [r1, #4]
 800b444:	4630      	mov	r0, r6
 800b446:	f000 f8db 	bl	800b600 <__malloc_unlock>
 800b44a:	f104 000b 	add.w	r0, r4, #11
 800b44e:	1d23      	adds	r3, r4, #4
 800b450:	f020 0007 	bic.w	r0, r0, #7
 800b454:	1ac2      	subs	r2, r0, r3
 800b456:	bf1c      	itt	ne
 800b458:	1a1b      	subne	r3, r3, r0
 800b45a:	50a3      	strne	r3, [r4, r2]
 800b45c:	e7af      	b.n	800b3be <_malloc_r+0x22>
 800b45e:	6862      	ldr	r2, [r4, #4]
 800b460:	42a3      	cmp	r3, r4
 800b462:	bf0c      	ite	eq
 800b464:	f8c8 2000 	streq.w	r2, [r8]
 800b468:	605a      	strne	r2, [r3, #4]
 800b46a:	e7eb      	b.n	800b444 <_malloc_r+0xa8>
 800b46c:	4623      	mov	r3, r4
 800b46e:	6864      	ldr	r4, [r4, #4]
 800b470:	e7ae      	b.n	800b3d0 <_malloc_r+0x34>
 800b472:	463c      	mov	r4, r7
 800b474:	687f      	ldr	r7, [r7, #4]
 800b476:	e7b6      	b.n	800b3e6 <_malloc_r+0x4a>
 800b478:	461a      	mov	r2, r3
 800b47a:	685b      	ldr	r3, [r3, #4]
 800b47c:	42a3      	cmp	r3, r4
 800b47e:	d1fb      	bne.n	800b478 <_malloc_r+0xdc>
 800b480:	2300      	movs	r3, #0
 800b482:	6053      	str	r3, [r2, #4]
 800b484:	e7de      	b.n	800b444 <_malloc_r+0xa8>
 800b486:	230c      	movs	r3, #12
 800b488:	6033      	str	r3, [r6, #0]
 800b48a:	4630      	mov	r0, r6
 800b48c:	f000 f8b8 	bl	800b600 <__malloc_unlock>
 800b490:	e794      	b.n	800b3bc <_malloc_r+0x20>
 800b492:	6005      	str	r5, [r0, #0]
 800b494:	e7d6      	b.n	800b444 <_malloc_r+0xa8>
 800b496:	bf00      	nop
 800b498:	20004818 	.word	0x20004818

0800b49c <__sflush_r>:
 800b49c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b4a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4a4:	0716      	lsls	r6, r2, #28
 800b4a6:	4605      	mov	r5, r0
 800b4a8:	460c      	mov	r4, r1
 800b4aa:	d454      	bmi.n	800b556 <__sflush_r+0xba>
 800b4ac:	684b      	ldr	r3, [r1, #4]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	dc02      	bgt.n	800b4b8 <__sflush_r+0x1c>
 800b4b2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	dd48      	ble.n	800b54a <__sflush_r+0xae>
 800b4b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b4ba:	2e00      	cmp	r6, #0
 800b4bc:	d045      	beq.n	800b54a <__sflush_r+0xae>
 800b4be:	2300      	movs	r3, #0
 800b4c0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b4c4:	682f      	ldr	r7, [r5, #0]
 800b4c6:	6a21      	ldr	r1, [r4, #32]
 800b4c8:	602b      	str	r3, [r5, #0]
 800b4ca:	d030      	beq.n	800b52e <__sflush_r+0x92>
 800b4cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b4ce:	89a3      	ldrh	r3, [r4, #12]
 800b4d0:	0759      	lsls	r1, r3, #29
 800b4d2:	d505      	bpl.n	800b4e0 <__sflush_r+0x44>
 800b4d4:	6863      	ldr	r3, [r4, #4]
 800b4d6:	1ad2      	subs	r2, r2, r3
 800b4d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b4da:	b10b      	cbz	r3, 800b4e0 <__sflush_r+0x44>
 800b4dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b4de:	1ad2      	subs	r2, r2, r3
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b4e4:	6a21      	ldr	r1, [r4, #32]
 800b4e6:	4628      	mov	r0, r5
 800b4e8:	47b0      	blx	r6
 800b4ea:	1c43      	adds	r3, r0, #1
 800b4ec:	89a3      	ldrh	r3, [r4, #12]
 800b4ee:	d106      	bne.n	800b4fe <__sflush_r+0x62>
 800b4f0:	6829      	ldr	r1, [r5, #0]
 800b4f2:	291d      	cmp	r1, #29
 800b4f4:	d82b      	bhi.n	800b54e <__sflush_r+0xb2>
 800b4f6:	4a2a      	ldr	r2, [pc, #168]	@ (800b5a0 <__sflush_r+0x104>)
 800b4f8:	40ca      	lsrs	r2, r1
 800b4fa:	07d6      	lsls	r6, r2, #31
 800b4fc:	d527      	bpl.n	800b54e <__sflush_r+0xb2>
 800b4fe:	2200      	movs	r2, #0
 800b500:	6062      	str	r2, [r4, #4]
 800b502:	04d9      	lsls	r1, r3, #19
 800b504:	6922      	ldr	r2, [r4, #16]
 800b506:	6022      	str	r2, [r4, #0]
 800b508:	d504      	bpl.n	800b514 <__sflush_r+0x78>
 800b50a:	1c42      	adds	r2, r0, #1
 800b50c:	d101      	bne.n	800b512 <__sflush_r+0x76>
 800b50e:	682b      	ldr	r3, [r5, #0]
 800b510:	b903      	cbnz	r3, 800b514 <__sflush_r+0x78>
 800b512:	6560      	str	r0, [r4, #84]	@ 0x54
 800b514:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b516:	602f      	str	r7, [r5, #0]
 800b518:	b1b9      	cbz	r1, 800b54a <__sflush_r+0xae>
 800b51a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b51e:	4299      	cmp	r1, r3
 800b520:	d002      	beq.n	800b528 <__sflush_r+0x8c>
 800b522:	4628      	mov	r0, r5
 800b524:	f000 fd00 	bl	800bf28 <_free_r>
 800b528:	2300      	movs	r3, #0
 800b52a:	6363      	str	r3, [r4, #52]	@ 0x34
 800b52c:	e00d      	b.n	800b54a <__sflush_r+0xae>
 800b52e:	2301      	movs	r3, #1
 800b530:	4628      	mov	r0, r5
 800b532:	47b0      	blx	r6
 800b534:	4602      	mov	r2, r0
 800b536:	1c50      	adds	r0, r2, #1
 800b538:	d1c9      	bne.n	800b4ce <__sflush_r+0x32>
 800b53a:	682b      	ldr	r3, [r5, #0]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d0c6      	beq.n	800b4ce <__sflush_r+0x32>
 800b540:	2b1d      	cmp	r3, #29
 800b542:	d001      	beq.n	800b548 <__sflush_r+0xac>
 800b544:	2b16      	cmp	r3, #22
 800b546:	d11e      	bne.n	800b586 <__sflush_r+0xea>
 800b548:	602f      	str	r7, [r5, #0]
 800b54a:	2000      	movs	r0, #0
 800b54c:	e022      	b.n	800b594 <__sflush_r+0xf8>
 800b54e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b552:	b21b      	sxth	r3, r3
 800b554:	e01b      	b.n	800b58e <__sflush_r+0xf2>
 800b556:	690f      	ldr	r7, [r1, #16]
 800b558:	2f00      	cmp	r7, #0
 800b55a:	d0f6      	beq.n	800b54a <__sflush_r+0xae>
 800b55c:	0793      	lsls	r3, r2, #30
 800b55e:	680e      	ldr	r6, [r1, #0]
 800b560:	bf08      	it	eq
 800b562:	694b      	ldreq	r3, [r1, #20]
 800b564:	600f      	str	r7, [r1, #0]
 800b566:	bf18      	it	ne
 800b568:	2300      	movne	r3, #0
 800b56a:	eba6 0807 	sub.w	r8, r6, r7
 800b56e:	608b      	str	r3, [r1, #8]
 800b570:	f1b8 0f00 	cmp.w	r8, #0
 800b574:	dde9      	ble.n	800b54a <__sflush_r+0xae>
 800b576:	6a21      	ldr	r1, [r4, #32]
 800b578:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b57a:	4643      	mov	r3, r8
 800b57c:	463a      	mov	r2, r7
 800b57e:	4628      	mov	r0, r5
 800b580:	47b0      	blx	r6
 800b582:	2800      	cmp	r0, #0
 800b584:	dc08      	bgt.n	800b598 <__sflush_r+0xfc>
 800b586:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b58a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b58e:	81a3      	strh	r3, [r4, #12]
 800b590:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b598:	4407      	add	r7, r0
 800b59a:	eba8 0800 	sub.w	r8, r8, r0
 800b59e:	e7e7      	b.n	800b570 <__sflush_r+0xd4>
 800b5a0:	20400001 	.word	0x20400001

0800b5a4 <_fflush_r>:
 800b5a4:	b538      	push	{r3, r4, r5, lr}
 800b5a6:	690b      	ldr	r3, [r1, #16]
 800b5a8:	4605      	mov	r5, r0
 800b5aa:	460c      	mov	r4, r1
 800b5ac:	b913      	cbnz	r3, 800b5b4 <_fflush_r+0x10>
 800b5ae:	2500      	movs	r5, #0
 800b5b0:	4628      	mov	r0, r5
 800b5b2:	bd38      	pop	{r3, r4, r5, pc}
 800b5b4:	b118      	cbz	r0, 800b5be <_fflush_r+0x1a>
 800b5b6:	6a03      	ldr	r3, [r0, #32]
 800b5b8:	b90b      	cbnz	r3, 800b5be <_fflush_r+0x1a>
 800b5ba:	f7fe fe95 	bl	800a2e8 <__sinit>
 800b5be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d0f3      	beq.n	800b5ae <_fflush_r+0xa>
 800b5c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b5c8:	07d0      	lsls	r0, r2, #31
 800b5ca:	d404      	bmi.n	800b5d6 <_fflush_r+0x32>
 800b5cc:	0599      	lsls	r1, r3, #22
 800b5ce:	d402      	bmi.n	800b5d6 <_fflush_r+0x32>
 800b5d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b5d2:	f7fe fef2 	bl	800a3ba <__retarget_lock_acquire_recursive>
 800b5d6:	4628      	mov	r0, r5
 800b5d8:	4621      	mov	r1, r4
 800b5da:	f7ff ff5f 	bl	800b49c <__sflush_r>
 800b5de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b5e0:	07da      	lsls	r2, r3, #31
 800b5e2:	4605      	mov	r5, r0
 800b5e4:	d4e4      	bmi.n	800b5b0 <_fflush_r+0xc>
 800b5e6:	89a3      	ldrh	r3, [r4, #12]
 800b5e8:	059b      	lsls	r3, r3, #22
 800b5ea:	d4e1      	bmi.n	800b5b0 <_fflush_r+0xc>
 800b5ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b5ee:	f7fe fee5 	bl	800a3bc <__retarget_lock_release_recursive>
 800b5f2:	e7dd      	b.n	800b5b0 <_fflush_r+0xc>

0800b5f4 <__malloc_lock>:
 800b5f4:	4801      	ldr	r0, [pc, #4]	@ (800b5fc <__malloc_lock+0x8>)
 800b5f6:	f7fe bee0 	b.w	800a3ba <__retarget_lock_acquire_recursive>
 800b5fa:	bf00      	nop
 800b5fc:	20004810 	.word	0x20004810

0800b600 <__malloc_unlock>:
 800b600:	4801      	ldr	r0, [pc, #4]	@ (800b608 <__malloc_unlock+0x8>)
 800b602:	f7fe bedb 	b.w	800a3bc <__retarget_lock_release_recursive>
 800b606:	bf00      	nop
 800b608:	20004810 	.word	0x20004810

0800b60c <_Balloc>:
 800b60c:	b570      	push	{r4, r5, r6, lr}
 800b60e:	69c6      	ldr	r6, [r0, #28]
 800b610:	4604      	mov	r4, r0
 800b612:	460d      	mov	r5, r1
 800b614:	b976      	cbnz	r6, 800b634 <_Balloc+0x28>
 800b616:	2010      	movs	r0, #16
 800b618:	f7ff fe96 	bl	800b348 <malloc>
 800b61c:	4602      	mov	r2, r0
 800b61e:	61e0      	str	r0, [r4, #28]
 800b620:	b920      	cbnz	r0, 800b62c <_Balloc+0x20>
 800b622:	4b18      	ldr	r3, [pc, #96]	@ (800b684 <_Balloc+0x78>)
 800b624:	4818      	ldr	r0, [pc, #96]	@ (800b688 <_Balloc+0x7c>)
 800b626:	216b      	movs	r1, #107	@ 0x6b
 800b628:	f000 fc4c 	bl	800bec4 <__assert_func>
 800b62c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b630:	6006      	str	r6, [r0, #0]
 800b632:	60c6      	str	r6, [r0, #12]
 800b634:	69e6      	ldr	r6, [r4, #28]
 800b636:	68f3      	ldr	r3, [r6, #12]
 800b638:	b183      	cbz	r3, 800b65c <_Balloc+0x50>
 800b63a:	69e3      	ldr	r3, [r4, #28]
 800b63c:	68db      	ldr	r3, [r3, #12]
 800b63e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b642:	b9b8      	cbnz	r0, 800b674 <_Balloc+0x68>
 800b644:	2101      	movs	r1, #1
 800b646:	fa01 f605 	lsl.w	r6, r1, r5
 800b64a:	1d72      	adds	r2, r6, #5
 800b64c:	0092      	lsls	r2, r2, #2
 800b64e:	4620      	mov	r0, r4
 800b650:	f000 fc56 	bl	800bf00 <_calloc_r>
 800b654:	b160      	cbz	r0, 800b670 <_Balloc+0x64>
 800b656:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b65a:	e00e      	b.n	800b67a <_Balloc+0x6e>
 800b65c:	2221      	movs	r2, #33	@ 0x21
 800b65e:	2104      	movs	r1, #4
 800b660:	4620      	mov	r0, r4
 800b662:	f000 fc4d 	bl	800bf00 <_calloc_r>
 800b666:	69e3      	ldr	r3, [r4, #28]
 800b668:	60f0      	str	r0, [r6, #12]
 800b66a:	68db      	ldr	r3, [r3, #12]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d1e4      	bne.n	800b63a <_Balloc+0x2e>
 800b670:	2000      	movs	r0, #0
 800b672:	bd70      	pop	{r4, r5, r6, pc}
 800b674:	6802      	ldr	r2, [r0, #0]
 800b676:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b67a:	2300      	movs	r3, #0
 800b67c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b680:	e7f7      	b.n	800b672 <_Balloc+0x66>
 800b682:	bf00      	nop
 800b684:	0800c64f 	.word	0x0800c64f
 800b688:	0800c6e0 	.word	0x0800c6e0

0800b68c <_Bfree>:
 800b68c:	b570      	push	{r4, r5, r6, lr}
 800b68e:	69c6      	ldr	r6, [r0, #28]
 800b690:	4605      	mov	r5, r0
 800b692:	460c      	mov	r4, r1
 800b694:	b976      	cbnz	r6, 800b6b4 <_Bfree+0x28>
 800b696:	2010      	movs	r0, #16
 800b698:	f7ff fe56 	bl	800b348 <malloc>
 800b69c:	4602      	mov	r2, r0
 800b69e:	61e8      	str	r0, [r5, #28]
 800b6a0:	b920      	cbnz	r0, 800b6ac <_Bfree+0x20>
 800b6a2:	4b09      	ldr	r3, [pc, #36]	@ (800b6c8 <_Bfree+0x3c>)
 800b6a4:	4809      	ldr	r0, [pc, #36]	@ (800b6cc <_Bfree+0x40>)
 800b6a6:	218f      	movs	r1, #143	@ 0x8f
 800b6a8:	f000 fc0c 	bl	800bec4 <__assert_func>
 800b6ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b6b0:	6006      	str	r6, [r0, #0]
 800b6b2:	60c6      	str	r6, [r0, #12]
 800b6b4:	b13c      	cbz	r4, 800b6c6 <_Bfree+0x3a>
 800b6b6:	69eb      	ldr	r3, [r5, #28]
 800b6b8:	6862      	ldr	r2, [r4, #4]
 800b6ba:	68db      	ldr	r3, [r3, #12]
 800b6bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b6c0:	6021      	str	r1, [r4, #0]
 800b6c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b6c6:	bd70      	pop	{r4, r5, r6, pc}
 800b6c8:	0800c64f 	.word	0x0800c64f
 800b6cc:	0800c6e0 	.word	0x0800c6e0

0800b6d0 <__multadd>:
 800b6d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6d4:	690d      	ldr	r5, [r1, #16]
 800b6d6:	4607      	mov	r7, r0
 800b6d8:	460c      	mov	r4, r1
 800b6da:	461e      	mov	r6, r3
 800b6dc:	f101 0c14 	add.w	ip, r1, #20
 800b6e0:	2000      	movs	r0, #0
 800b6e2:	f8dc 3000 	ldr.w	r3, [ip]
 800b6e6:	b299      	uxth	r1, r3
 800b6e8:	fb02 6101 	mla	r1, r2, r1, r6
 800b6ec:	0c1e      	lsrs	r6, r3, #16
 800b6ee:	0c0b      	lsrs	r3, r1, #16
 800b6f0:	fb02 3306 	mla	r3, r2, r6, r3
 800b6f4:	b289      	uxth	r1, r1
 800b6f6:	3001      	adds	r0, #1
 800b6f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b6fc:	4285      	cmp	r5, r0
 800b6fe:	f84c 1b04 	str.w	r1, [ip], #4
 800b702:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b706:	dcec      	bgt.n	800b6e2 <__multadd+0x12>
 800b708:	b30e      	cbz	r6, 800b74e <__multadd+0x7e>
 800b70a:	68a3      	ldr	r3, [r4, #8]
 800b70c:	42ab      	cmp	r3, r5
 800b70e:	dc19      	bgt.n	800b744 <__multadd+0x74>
 800b710:	6861      	ldr	r1, [r4, #4]
 800b712:	4638      	mov	r0, r7
 800b714:	3101      	adds	r1, #1
 800b716:	f7ff ff79 	bl	800b60c <_Balloc>
 800b71a:	4680      	mov	r8, r0
 800b71c:	b928      	cbnz	r0, 800b72a <__multadd+0x5a>
 800b71e:	4602      	mov	r2, r0
 800b720:	4b0c      	ldr	r3, [pc, #48]	@ (800b754 <__multadd+0x84>)
 800b722:	480d      	ldr	r0, [pc, #52]	@ (800b758 <__multadd+0x88>)
 800b724:	21ba      	movs	r1, #186	@ 0xba
 800b726:	f000 fbcd 	bl	800bec4 <__assert_func>
 800b72a:	6922      	ldr	r2, [r4, #16]
 800b72c:	3202      	adds	r2, #2
 800b72e:	f104 010c 	add.w	r1, r4, #12
 800b732:	0092      	lsls	r2, r2, #2
 800b734:	300c      	adds	r0, #12
 800b736:	f7fe fe47 	bl	800a3c8 <memcpy>
 800b73a:	4621      	mov	r1, r4
 800b73c:	4638      	mov	r0, r7
 800b73e:	f7ff ffa5 	bl	800b68c <_Bfree>
 800b742:	4644      	mov	r4, r8
 800b744:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b748:	3501      	adds	r5, #1
 800b74a:	615e      	str	r6, [r3, #20]
 800b74c:	6125      	str	r5, [r4, #16]
 800b74e:	4620      	mov	r0, r4
 800b750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b754:	0800c6be 	.word	0x0800c6be
 800b758:	0800c6e0 	.word	0x0800c6e0

0800b75c <__hi0bits>:
 800b75c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b760:	4603      	mov	r3, r0
 800b762:	bf36      	itet	cc
 800b764:	0403      	lslcc	r3, r0, #16
 800b766:	2000      	movcs	r0, #0
 800b768:	2010      	movcc	r0, #16
 800b76a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b76e:	bf3c      	itt	cc
 800b770:	021b      	lslcc	r3, r3, #8
 800b772:	3008      	addcc	r0, #8
 800b774:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b778:	bf3c      	itt	cc
 800b77a:	011b      	lslcc	r3, r3, #4
 800b77c:	3004      	addcc	r0, #4
 800b77e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b782:	bf3c      	itt	cc
 800b784:	009b      	lslcc	r3, r3, #2
 800b786:	3002      	addcc	r0, #2
 800b788:	2b00      	cmp	r3, #0
 800b78a:	db05      	blt.n	800b798 <__hi0bits+0x3c>
 800b78c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b790:	f100 0001 	add.w	r0, r0, #1
 800b794:	bf08      	it	eq
 800b796:	2020      	moveq	r0, #32
 800b798:	4770      	bx	lr

0800b79a <__lo0bits>:
 800b79a:	6803      	ldr	r3, [r0, #0]
 800b79c:	4602      	mov	r2, r0
 800b79e:	f013 0007 	ands.w	r0, r3, #7
 800b7a2:	d00b      	beq.n	800b7bc <__lo0bits+0x22>
 800b7a4:	07d9      	lsls	r1, r3, #31
 800b7a6:	d421      	bmi.n	800b7ec <__lo0bits+0x52>
 800b7a8:	0798      	lsls	r0, r3, #30
 800b7aa:	bf49      	itett	mi
 800b7ac:	085b      	lsrmi	r3, r3, #1
 800b7ae:	089b      	lsrpl	r3, r3, #2
 800b7b0:	2001      	movmi	r0, #1
 800b7b2:	6013      	strmi	r3, [r2, #0]
 800b7b4:	bf5c      	itt	pl
 800b7b6:	6013      	strpl	r3, [r2, #0]
 800b7b8:	2002      	movpl	r0, #2
 800b7ba:	4770      	bx	lr
 800b7bc:	b299      	uxth	r1, r3
 800b7be:	b909      	cbnz	r1, 800b7c4 <__lo0bits+0x2a>
 800b7c0:	0c1b      	lsrs	r3, r3, #16
 800b7c2:	2010      	movs	r0, #16
 800b7c4:	b2d9      	uxtb	r1, r3
 800b7c6:	b909      	cbnz	r1, 800b7cc <__lo0bits+0x32>
 800b7c8:	3008      	adds	r0, #8
 800b7ca:	0a1b      	lsrs	r3, r3, #8
 800b7cc:	0719      	lsls	r1, r3, #28
 800b7ce:	bf04      	itt	eq
 800b7d0:	091b      	lsreq	r3, r3, #4
 800b7d2:	3004      	addeq	r0, #4
 800b7d4:	0799      	lsls	r1, r3, #30
 800b7d6:	bf04      	itt	eq
 800b7d8:	089b      	lsreq	r3, r3, #2
 800b7da:	3002      	addeq	r0, #2
 800b7dc:	07d9      	lsls	r1, r3, #31
 800b7de:	d403      	bmi.n	800b7e8 <__lo0bits+0x4e>
 800b7e0:	085b      	lsrs	r3, r3, #1
 800b7e2:	f100 0001 	add.w	r0, r0, #1
 800b7e6:	d003      	beq.n	800b7f0 <__lo0bits+0x56>
 800b7e8:	6013      	str	r3, [r2, #0]
 800b7ea:	4770      	bx	lr
 800b7ec:	2000      	movs	r0, #0
 800b7ee:	4770      	bx	lr
 800b7f0:	2020      	movs	r0, #32
 800b7f2:	4770      	bx	lr

0800b7f4 <__i2b>:
 800b7f4:	b510      	push	{r4, lr}
 800b7f6:	460c      	mov	r4, r1
 800b7f8:	2101      	movs	r1, #1
 800b7fa:	f7ff ff07 	bl	800b60c <_Balloc>
 800b7fe:	4602      	mov	r2, r0
 800b800:	b928      	cbnz	r0, 800b80e <__i2b+0x1a>
 800b802:	4b05      	ldr	r3, [pc, #20]	@ (800b818 <__i2b+0x24>)
 800b804:	4805      	ldr	r0, [pc, #20]	@ (800b81c <__i2b+0x28>)
 800b806:	f240 1145 	movw	r1, #325	@ 0x145
 800b80a:	f000 fb5b 	bl	800bec4 <__assert_func>
 800b80e:	2301      	movs	r3, #1
 800b810:	6144      	str	r4, [r0, #20]
 800b812:	6103      	str	r3, [r0, #16]
 800b814:	bd10      	pop	{r4, pc}
 800b816:	bf00      	nop
 800b818:	0800c6be 	.word	0x0800c6be
 800b81c:	0800c6e0 	.word	0x0800c6e0

0800b820 <__multiply>:
 800b820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b824:	4617      	mov	r7, r2
 800b826:	690a      	ldr	r2, [r1, #16]
 800b828:	693b      	ldr	r3, [r7, #16]
 800b82a:	429a      	cmp	r2, r3
 800b82c:	bfa8      	it	ge
 800b82e:	463b      	movge	r3, r7
 800b830:	4689      	mov	r9, r1
 800b832:	bfa4      	itt	ge
 800b834:	460f      	movge	r7, r1
 800b836:	4699      	movge	r9, r3
 800b838:	693d      	ldr	r5, [r7, #16]
 800b83a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b83e:	68bb      	ldr	r3, [r7, #8]
 800b840:	6879      	ldr	r1, [r7, #4]
 800b842:	eb05 060a 	add.w	r6, r5, sl
 800b846:	42b3      	cmp	r3, r6
 800b848:	b085      	sub	sp, #20
 800b84a:	bfb8      	it	lt
 800b84c:	3101      	addlt	r1, #1
 800b84e:	f7ff fedd 	bl	800b60c <_Balloc>
 800b852:	b930      	cbnz	r0, 800b862 <__multiply+0x42>
 800b854:	4602      	mov	r2, r0
 800b856:	4b41      	ldr	r3, [pc, #260]	@ (800b95c <__multiply+0x13c>)
 800b858:	4841      	ldr	r0, [pc, #260]	@ (800b960 <__multiply+0x140>)
 800b85a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b85e:	f000 fb31 	bl	800bec4 <__assert_func>
 800b862:	f100 0414 	add.w	r4, r0, #20
 800b866:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b86a:	4623      	mov	r3, r4
 800b86c:	2200      	movs	r2, #0
 800b86e:	4573      	cmp	r3, lr
 800b870:	d320      	bcc.n	800b8b4 <__multiply+0x94>
 800b872:	f107 0814 	add.w	r8, r7, #20
 800b876:	f109 0114 	add.w	r1, r9, #20
 800b87a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b87e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b882:	9302      	str	r3, [sp, #8]
 800b884:	1beb      	subs	r3, r5, r7
 800b886:	3b15      	subs	r3, #21
 800b888:	f023 0303 	bic.w	r3, r3, #3
 800b88c:	3304      	adds	r3, #4
 800b88e:	3715      	adds	r7, #21
 800b890:	42bd      	cmp	r5, r7
 800b892:	bf38      	it	cc
 800b894:	2304      	movcc	r3, #4
 800b896:	9301      	str	r3, [sp, #4]
 800b898:	9b02      	ldr	r3, [sp, #8]
 800b89a:	9103      	str	r1, [sp, #12]
 800b89c:	428b      	cmp	r3, r1
 800b89e:	d80c      	bhi.n	800b8ba <__multiply+0x9a>
 800b8a0:	2e00      	cmp	r6, #0
 800b8a2:	dd03      	ble.n	800b8ac <__multiply+0x8c>
 800b8a4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d055      	beq.n	800b958 <__multiply+0x138>
 800b8ac:	6106      	str	r6, [r0, #16]
 800b8ae:	b005      	add	sp, #20
 800b8b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8b4:	f843 2b04 	str.w	r2, [r3], #4
 800b8b8:	e7d9      	b.n	800b86e <__multiply+0x4e>
 800b8ba:	f8b1 a000 	ldrh.w	sl, [r1]
 800b8be:	f1ba 0f00 	cmp.w	sl, #0
 800b8c2:	d01f      	beq.n	800b904 <__multiply+0xe4>
 800b8c4:	46c4      	mov	ip, r8
 800b8c6:	46a1      	mov	r9, r4
 800b8c8:	2700      	movs	r7, #0
 800b8ca:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b8ce:	f8d9 3000 	ldr.w	r3, [r9]
 800b8d2:	fa1f fb82 	uxth.w	fp, r2
 800b8d6:	b29b      	uxth	r3, r3
 800b8d8:	fb0a 330b 	mla	r3, sl, fp, r3
 800b8dc:	443b      	add	r3, r7
 800b8de:	f8d9 7000 	ldr.w	r7, [r9]
 800b8e2:	0c12      	lsrs	r2, r2, #16
 800b8e4:	0c3f      	lsrs	r7, r7, #16
 800b8e6:	fb0a 7202 	mla	r2, sl, r2, r7
 800b8ea:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b8ee:	b29b      	uxth	r3, r3
 800b8f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8f4:	4565      	cmp	r5, ip
 800b8f6:	f849 3b04 	str.w	r3, [r9], #4
 800b8fa:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b8fe:	d8e4      	bhi.n	800b8ca <__multiply+0xaa>
 800b900:	9b01      	ldr	r3, [sp, #4]
 800b902:	50e7      	str	r7, [r4, r3]
 800b904:	9b03      	ldr	r3, [sp, #12]
 800b906:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b90a:	3104      	adds	r1, #4
 800b90c:	f1b9 0f00 	cmp.w	r9, #0
 800b910:	d020      	beq.n	800b954 <__multiply+0x134>
 800b912:	6823      	ldr	r3, [r4, #0]
 800b914:	4647      	mov	r7, r8
 800b916:	46a4      	mov	ip, r4
 800b918:	f04f 0a00 	mov.w	sl, #0
 800b91c:	f8b7 b000 	ldrh.w	fp, [r7]
 800b920:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b924:	fb09 220b 	mla	r2, r9, fp, r2
 800b928:	4452      	add	r2, sl
 800b92a:	b29b      	uxth	r3, r3
 800b92c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b930:	f84c 3b04 	str.w	r3, [ip], #4
 800b934:	f857 3b04 	ldr.w	r3, [r7], #4
 800b938:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b93c:	f8bc 3000 	ldrh.w	r3, [ip]
 800b940:	fb09 330a 	mla	r3, r9, sl, r3
 800b944:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b948:	42bd      	cmp	r5, r7
 800b94a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b94e:	d8e5      	bhi.n	800b91c <__multiply+0xfc>
 800b950:	9a01      	ldr	r2, [sp, #4]
 800b952:	50a3      	str	r3, [r4, r2]
 800b954:	3404      	adds	r4, #4
 800b956:	e79f      	b.n	800b898 <__multiply+0x78>
 800b958:	3e01      	subs	r6, #1
 800b95a:	e7a1      	b.n	800b8a0 <__multiply+0x80>
 800b95c:	0800c6be 	.word	0x0800c6be
 800b960:	0800c6e0 	.word	0x0800c6e0

0800b964 <__pow5mult>:
 800b964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b968:	4615      	mov	r5, r2
 800b96a:	f012 0203 	ands.w	r2, r2, #3
 800b96e:	4607      	mov	r7, r0
 800b970:	460e      	mov	r6, r1
 800b972:	d007      	beq.n	800b984 <__pow5mult+0x20>
 800b974:	4c25      	ldr	r4, [pc, #148]	@ (800ba0c <__pow5mult+0xa8>)
 800b976:	3a01      	subs	r2, #1
 800b978:	2300      	movs	r3, #0
 800b97a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b97e:	f7ff fea7 	bl	800b6d0 <__multadd>
 800b982:	4606      	mov	r6, r0
 800b984:	10ad      	asrs	r5, r5, #2
 800b986:	d03d      	beq.n	800ba04 <__pow5mult+0xa0>
 800b988:	69fc      	ldr	r4, [r7, #28]
 800b98a:	b97c      	cbnz	r4, 800b9ac <__pow5mult+0x48>
 800b98c:	2010      	movs	r0, #16
 800b98e:	f7ff fcdb 	bl	800b348 <malloc>
 800b992:	4602      	mov	r2, r0
 800b994:	61f8      	str	r0, [r7, #28]
 800b996:	b928      	cbnz	r0, 800b9a4 <__pow5mult+0x40>
 800b998:	4b1d      	ldr	r3, [pc, #116]	@ (800ba10 <__pow5mult+0xac>)
 800b99a:	481e      	ldr	r0, [pc, #120]	@ (800ba14 <__pow5mult+0xb0>)
 800b99c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b9a0:	f000 fa90 	bl	800bec4 <__assert_func>
 800b9a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b9a8:	6004      	str	r4, [r0, #0]
 800b9aa:	60c4      	str	r4, [r0, #12]
 800b9ac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b9b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b9b4:	b94c      	cbnz	r4, 800b9ca <__pow5mult+0x66>
 800b9b6:	f240 2171 	movw	r1, #625	@ 0x271
 800b9ba:	4638      	mov	r0, r7
 800b9bc:	f7ff ff1a 	bl	800b7f4 <__i2b>
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	f8c8 0008 	str.w	r0, [r8, #8]
 800b9c6:	4604      	mov	r4, r0
 800b9c8:	6003      	str	r3, [r0, #0]
 800b9ca:	f04f 0900 	mov.w	r9, #0
 800b9ce:	07eb      	lsls	r3, r5, #31
 800b9d0:	d50a      	bpl.n	800b9e8 <__pow5mult+0x84>
 800b9d2:	4631      	mov	r1, r6
 800b9d4:	4622      	mov	r2, r4
 800b9d6:	4638      	mov	r0, r7
 800b9d8:	f7ff ff22 	bl	800b820 <__multiply>
 800b9dc:	4631      	mov	r1, r6
 800b9de:	4680      	mov	r8, r0
 800b9e0:	4638      	mov	r0, r7
 800b9e2:	f7ff fe53 	bl	800b68c <_Bfree>
 800b9e6:	4646      	mov	r6, r8
 800b9e8:	106d      	asrs	r5, r5, #1
 800b9ea:	d00b      	beq.n	800ba04 <__pow5mult+0xa0>
 800b9ec:	6820      	ldr	r0, [r4, #0]
 800b9ee:	b938      	cbnz	r0, 800ba00 <__pow5mult+0x9c>
 800b9f0:	4622      	mov	r2, r4
 800b9f2:	4621      	mov	r1, r4
 800b9f4:	4638      	mov	r0, r7
 800b9f6:	f7ff ff13 	bl	800b820 <__multiply>
 800b9fa:	6020      	str	r0, [r4, #0]
 800b9fc:	f8c0 9000 	str.w	r9, [r0]
 800ba00:	4604      	mov	r4, r0
 800ba02:	e7e4      	b.n	800b9ce <__pow5mult+0x6a>
 800ba04:	4630      	mov	r0, r6
 800ba06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba0a:	bf00      	nop
 800ba0c:	0800c780 	.word	0x0800c780
 800ba10:	0800c64f 	.word	0x0800c64f
 800ba14:	0800c6e0 	.word	0x0800c6e0

0800ba18 <__lshift>:
 800ba18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba1c:	460c      	mov	r4, r1
 800ba1e:	6849      	ldr	r1, [r1, #4]
 800ba20:	6923      	ldr	r3, [r4, #16]
 800ba22:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ba26:	68a3      	ldr	r3, [r4, #8]
 800ba28:	4607      	mov	r7, r0
 800ba2a:	4691      	mov	r9, r2
 800ba2c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ba30:	f108 0601 	add.w	r6, r8, #1
 800ba34:	42b3      	cmp	r3, r6
 800ba36:	db0b      	blt.n	800ba50 <__lshift+0x38>
 800ba38:	4638      	mov	r0, r7
 800ba3a:	f7ff fde7 	bl	800b60c <_Balloc>
 800ba3e:	4605      	mov	r5, r0
 800ba40:	b948      	cbnz	r0, 800ba56 <__lshift+0x3e>
 800ba42:	4602      	mov	r2, r0
 800ba44:	4b28      	ldr	r3, [pc, #160]	@ (800bae8 <__lshift+0xd0>)
 800ba46:	4829      	ldr	r0, [pc, #164]	@ (800baec <__lshift+0xd4>)
 800ba48:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ba4c:	f000 fa3a 	bl	800bec4 <__assert_func>
 800ba50:	3101      	adds	r1, #1
 800ba52:	005b      	lsls	r3, r3, #1
 800ba54:	e7ee      	b.n	800ba34 <__lshift+0x1c>
 800ba56:	2300      	movs	r3, #0
 800ba58:	f100 0114 	add.w	r1, r0, #20
 800ba5c:	f100 0210 	add.w	r2, r0, #16
 800ba60:	4618      	mov	r0, r3
 800ba62:	4553      	cmp	r3, sl
 800ba64:	db33      	blt.n	800bace <__lshift+0xb6>
 800ba66:	6920      	ldr	r0, [r4, #16]
 800ba68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ba6c:	f104 0314 	add.w	r3, r4, #20
 800ba70:	f019 091f 	ands.w	r9, r9, #31
 800ba74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ba78:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ba7c:	d02b      	beq.n	800bad6 <__lshift+0xbe>
 800ba7e:	f1c9 0e20 	rsb	lr, r9, #32
 800ba82:	468a      	mov	sl, r1
 800ba84:	2200      	movs	r2, #0
 800ba86:	6818      	ldr	r0, [r3, #0]
 800ba88:	fa00 f009 	lsl.w	r0, r0, r9
 800ba8c:	4310      	orrs	r0, r2
 800ba8e:	f84a 0b04 	str.w	r0, [sl], #4
 800ba92:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba96:	459c      	cmp	ip, r3
 800ba98:	fa22 f20e 	lsr.w	r2, r2, lr
 800ba9c:	d8f3      	bhi.n	800ba86 <__lshift+0x6e>
 800ba9e:	ebac 0304 	sub.w	r3, ip, r4
 800baa2:	3b15      	subs	r3, #21
 800baa4:	f023 0303 	bic.w	r3, r3, #3
 800baa8:	3304      	adds	r3, #4
 800baaa:	f104 0015 	add.w	r0, r4, #21
 800baae:	4560      	cmp	r0, ip
 800bab0:	bf88      	it	hi
 800bab2:	2304      	movhi	r3, #4
 800bab4:	50ca      	str	r2, [r1, r3]
 800bab6:	b10a      	cbz	r2, 800babc <__lshift+0xa4>
 800bab8:	f108 0602 	add.w	r6, r8, #2
 800babc:	3e01      	subs	r6, #1
 800babe:	4638      	mov	r0, r7
 800bac0:	612e      	str	r6, [r5, #16]
 800bac2:	4621      	mov	r1, r4
 800bac4:	f7ff fde2 	bl	800b68c <_Bfree>
 800bac8:	4628      	mov	r0, r5
 800baca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bace:	f842 0f04 	str.w	r0, [r2, #4]!
 800bad2:	3301      	adds	r3, #1
 800bad4:	e7c5      	b.n	800ba62 <__lshift+0x4a>
 800bad6:	3904      	subs	r1, #4
 800bad8:	f853 2b04 	ldr.w	r2, [r3], #4
 800badc:	f841 2f04 	str.w	r2, [r1, #4]!
 800bae0:	459c      	cmp	ip, r3
 800bae2:	d8f9      	bhi.n	800bad8 <__lshift+0xc0>
 800bae4:	e7ea      	b.n	800babc <__lshift+0xa4>
 800bae6:	bf00      	nop
 800bae8:	0800c6be 	.word	0x0800c6be
 800baec:	0800c6e0 	.word	0x0800c6e0

0800baf0 <__mcmp>:
 800baf0:	690a      	ldr	r2, [r1, #16]
 800baf2:	4603      	mov	r3, r0
 800baf4:	6900      	ldr	r0, [r0, #16]
 800baf6:	1a80      	subs	r0, r0, r2
 800baf8:	b530      	push	{r4, r5, lr}
 800bafa:	d10e      	bne.n	800bb1a <__mcmp+0x2a>
 800bafc:	3314      	adds	r3, #20
 800bafe:	3114      	adds	r1, #20
 800bb00:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bb04:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bb08:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bb0c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bb10:	4295      	cmp	r5, r2
 800bb12:	d003      	beq.n	800bb1c <__mcmp+0x2c>
 800bb14:	d205      	bcs.n	800bb22 <__mcmp+0x32>
 800bb16:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb1a:	bd30      	pop	{r4, r5, pc}
 800bb1c:	42a3      	cmp	r3, r4
 800bb1e:	d3f3      	bcc.n	800bb08 <__mcmp+0x18>
 800bb20:	e7fb      	b.n	800bb1a <__mcmp+0x2a>
 800bb22:	2001      	movs	r0, #1
 800bb24:	e7f9      	b.n	800bb1a <__mcmp+0x2a>
	...

0800bb28 <__mdiff>:
 800bb28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb2c:	4689      	mov	r9, r1
 800bb2e:	4606      	mov	r6, r0
 800bb30:	4611      	mov	r1, r2
 800bb32:	4648      	mov	r0, r9
 800bb34:	4614      	mov	r4, r2
 800bb36:	f7ff ffdb 	bl	800baf0 <__mcmp>
 800bb3a:	1e05      	subs	r5, r0, #0
 800bb3c:	d112      	bne.n	800bb64 <__mdiff+0x3c>
 800bb3e:	4629      	mov	r1, r5
 800bb40:	4630      	mov	r0, r6
 800bb42:	f7ff fd63 	bl	800b60c <_Balloc>
 800bb46:	4602      	mov	r2, r0
 800bb48:	b928      	cbnz	r0, 800bb56 <__mdiff+0x2e>
 800bb4a:	4b3f      	ldr	r3, [pc, #252]	@ (800bc48 <__mdiff+0x120>)
 800bb4c:	f240 2137 	movw	r1, #567	@ 0x237
 800bb50:	483e      	ldr	r0, [pc, #248]	@ (800bc4c <__mdiff+0x124>)
 800bb52:	f000 f9b7 	bl	800bec4 <__assert_func>
 800bb56:	2301      	movs	r3, #1
 800bb58:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bb5c:	4610      	mov	r0, r2
 800bb5e:	b003      	add	sp, #12
 800bb60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb64:	bfbc      	itt	lt
 800bb66:	464b      	movlt	r3, r9
 800bb68:	46a1      	movlt	r9, r4
 800bb6a:	4630      	mov	r0, r6
 800bb6c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bb70:	bfba      	itte	lt
 800bb72:	461c      	movlt	r4, r3
 800bb74:	2501      	movlt	r5, #1
 800bb76:	2500      	movge	r5, #0
 800bb78:	f7ff fd48 	bl	800b60c <_Balloc>
 800bb7c:	4602      	mov	r2, r0
 800bb7e:	b918      	cbnz	r0, 800bb88 <__mdiff+0x60>
 800bb80:	4b31      	ldr	r3, [pc, #196]	@ (800bc48 <__mdiff+0x120>)
 800bb82:	f240 2145 	movw	r1, #581	@ 0x245
 800bb86:	e7e3      	b.n	800bb50 <__mdiff+0x28>
 800bb88:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bb8c:	6926      	ldr	r6, [r4, #16]
 800bb8e:	60c5      	str	r5, [r0, #12]
 800bb90:	f109 0310 	add.w	r3, r9, #16
 800bb94:	f109 0514 	add.w	r5, r9, #20
 800bb98:	f104 0e14 	add.w	lr, r4, #20
 800bb9c:	f100 0b14 	add.w	fp, r0, #20
 800bba0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bba4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bba8:	9301      	str	r3, [sp, #4]
 800bbaa:	46d9      	mov	r9, fp
 800bbac:	f04f 0c00 	mov.w	ip, #0
 800bbb0:	9b01      	ldr	r3, [sp, #4]
 800bbb2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bbb6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bbba:	9301      	str	r3, [sp, #4]
 800bbbc:	fa1f f38a 	uxth.w	r3, sl
 800bbc0:	4619      	mov	r1, r3
 800bbc2:	b283      	uxth	r3, r0
 800bbc4:	1acb      	subs	r3, r1, r3
 800bbc6:	0c00      	lsrs	r0, r0, #16
 800bbc8:	4463      	add	r3, ip
 800bbca:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bbce:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bbd2:	b29b      	uxth	r3, r3
 800bbd4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bbd8:	4576      	cmp	r6, lr
 800bbda:	f849 3b04 	str.w	r3, [r9], #4
 800bbde:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bbe2:	d8e5      	bhi.n	800bbb0 <__mdiff+0x88>
 800bbe4:	1b33      	subs	r3, r6, r4
 800bbe6:	3b15      	subs	r3, #21
 800bbe8:	f023 0303 	bic.w	r3, r3, #3
 800bbec:	3415      	adds	r4, #21
 800bbee:	3304      	adds	r3, #4
 800bbf0:	42a6      	cmp	r6, r4
 800bbf2:	bf38      	it	cc
 800bbf4:	2304      	movcc	r3, #4
 800bbf6:	441d      	add	r5, r3
 800bbf8:	445b      	add	r3, fp
 800bbfa:	461e      	mov	r6, r3
 800bbfc:	462c      	mov	r4, r5
 800bbfe:	4544      	cmp	r4, r8
 800bc00:	d30e      	bcc.n	800bc20 <__mdiff+0xf8>
 800bc02:	f108 0103 	add.w	r1, r8, #3
 800bc06:	1b49      	subs	r1, r1, r5
 800bc08:	f021 0103 	bic.w	r1, r1, #3
 800bc0c:	3d03      	subs	r5, #3
 800bc0e:	45a8      	cmp	r8, r5
 800bc10:	bf38      	it	cc
 800bc12:	2100      	movcc	r1, #0
 800bc14:	440b      	add	r3, r1
 800bc16:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bc1a:	b191      	cbz	r1, 800bc42 <__mdiff+0x11a>
 800bc1c:	6117      	str	r7, [r2, #16]
 800bc1e:	e79d      	b.n	800bb5c <__mdiff+0x34>
 800bc20:	f854 1b04 	ldr.w	r1, [r4], #4
 800bc24:	46e6      	mov	lr, ip
 800bc26:	0c08      	lsrs	r0, r1, #16
 800bc28:	fa1c fc81 	uxtah	ip, ip, r1
 800bc2c:	4471      	add	r1, lr
 800bc2e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bc32:	b289      	uxth	r1, r1
 800bc34:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bc38:	f846 1b04 	str.w	r1, [r6], #4
 800bc3c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bc40:	e7dd      	b.n	800bbfe <__mdiff+0xd6>
 800bc42:	3f01      	subs	r7, #1
 800bc44:	e7e7      	b.n	800bc16 <__mdiff+0xee>
 800bc46:	bf00      	nop
 800bc48:	0800c6be 	.word	0x0800c6be
 800bc4c:	0800c6e0 	.word	0x0800c6e0

0800bc50 <__d2b>:
 800bc50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bc54:	460f      	mov	r7, r1
 800bc56:	2101      	movs	r1, #1
 800bc58:	ec59 8b10 	vmov	r8, r9, d0
 800bc5c:	4616      	mov	r6, r2
 800bc5e:	f7ff fcd5 	bl	800b60c <_Balloc>
 800bc62:	4604      	mov	r4, r0
 800bc64:	b930      	cbnz	r0, 800bc74 <__d2b+0x24>
 800bc66:	4602      	mov	r2, r0
 800bc68:	4b23      	ldr	r3, [pc, #140]	@ (800bcf8 <__d2b+0xa8>)
 800bc6a:	4824      	ldr	r0, [pc, #144]	@ (800bcfc <__d2b+0xac>)
 800bc6c:	f240 310f 	movw	r1, #783	@ 0x30f
 800bc70:	f000 f928 	bl	800bec4 <__assert_func>
 800bc74:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bc78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bc7c:	b10d      	cbz	r5, 800bc82 <__d2b+0x32>
 800bc7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bc82:	9301      	str	r3, [sp, #4]
 800bc84:	f1b8 0300 	subs.w	r3, r8, #0
 800bc88:	d023      	beq.n	800bcd2 <__d2b+0x82>
 800bc8a:	4668      	mov	r0, sp
 800bc8c:	9300      	str	r3, [sp, #0]
 800bc8e:	f7ff fd84 	bl	800b79a <__lo0bits>
 800bc92:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bc96:	b1d0      	cbz	r0, 800bcce <__d2b+0x7e>
 800bc98:	f1c0 0320 	rsb	r3, r0, #32
 800bc9c:	fa02 f303 	lsl.w	r3, r2, r3
 800bca0:	430b      	orrs	r3, r1
 800bca2:	40c2      	lsrs	r2, r0
 800bca4:	6163      	str	r3, [r4, #20]
 800bca6:	9201      	str	r2, [sp, #4]
 800bca8:	9b01      	ldr	r3, [sp, #4]
 800bcaa:	61a3      	str	r3, [r4, #24]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	bf0c      	ite	eq
 800bcb0:	2201      	moveq	r2, #1
 800bcb2:	2202      	movne	r2, #2
 800bcb4:	6122      	str	r2, [r4, #16]
 800bcb6:	b1a5      	cbz	r5, 800bce2 <__d2b+0x92>
 800bcb8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bcbc:	4405      	add	r5, r0
 800bcbe:	603d      	str	r5, [r7, #0]
 800bcc0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bcc4:	6030      	str	r0, [r6, #0]
 800bcc6:	4620      	mov	r0, r4
 800bcc8:	b003      	add	sp, #12
 800bcca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bcce:	6161      	str	r1, [r4, #20]
 800bcd0:	e7ea      	b.n	800bca8 <__d2b+0x58>
 800bcd2:	a801      	add	r0, sp, #4
 800bcd4:	f7ff fd61 	bl	800b79a <__lo0bits>
 800bcd8:	9b01      	ldr	r3, [sp, #4]
 800bcda:	6163      	str	r3, [r4, #20]
 800bcdc:	3020      	adds	r0, #32
 800bcde:	2201      	movs	r2, #1
 800bce0:	e7e8      	b.n	800bcb4 <__d2b+0x64>
 800bce2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bce6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bcea:	6038      	str	r0, [r7, #0]
 800bcec:	6918      	ldr	r0, [r3, #16]
 800bcee:	f7ff fd35 	bl	800b75c <__hi0bits>
 800bcf2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bcf6:	e7e5      	b.n	800bcc4 <__d2b+0x74>
 800bcf8:	0800c6be 	.word	0x0800c6be
 800bcfc:	0800c6e0 	.word	0x0800c6e0

0800bd00 <__sread>:
 800bd00:	b510      	push	{r4, lr}
 800bd02:	460c      	mov	r4, r1
 800bd04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd08:	f000 f898 	bl	800be3c <_read_r>
 800bd0c:	2800      	cmp	r0, #0
 800bd0e:	bfab      	itete	ge
 800bd10:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bd12:	89a3      	ldrhlt	r3, [r4, #12]
 800bd14:	181b      	addge	r3, r3, r0
 800bd16:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bd1a:	bfac      	ite	ge
 800bd1c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bd1e:	81a3      	strhlt	r3, [r4, #12]
 800bd20:	bd10      	pop	{r4, pc}

0800bd22 <__swrite>:
 800bd22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd26:	461f      	mov	r7, r3
 800bd28:	898b      	ldrh	r3, [r1, #12]
 800bd2a:	05db      	lsls	r3, r3, #23
 800bd2c:	4605      	mov	r5, r0
 800bd2e:	460c      	mov	r4, r1
 800bd30:	4616      	mov	r6, r2
 800bd32:	d505      	bpl.n	800bd40 <__swrite+0x1e>
 800bd34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd38:	2302      	movs	r3, #2
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	f000 f86c 	bl	800be18 <_lseek_r>
 800bd40:	89a3      	ldrh	r3, [r4, #12]
 800bd42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd46:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bd4a:	81a3      	strh	r3, [r4, #12]
 800bd4c:	4632      	mov	r2, r6
 800bd4e:	463b      	mov	r3, r7
 800bd50:	4628      	mov	r0, r5
 800bd52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd56:	f000 b893 	b.w	800be80 <_write_r>

0800bd5a <__sseek>:
 800bd5a:	b510      	push	{r4, lr}
 800bd5c:	460c      	mov	r4, r1
 800bd5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd62:	f000 f859 	bl	800be18 <_lseek_r>
 800bd66:	1c43      	adds	r3, r0, #1
 800bd68:	89a3      	ldrh	r3, [r4, #12]
 800bd6a:	bf15      	itete	ne
 800bd6c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bd6e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bd72:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bd76:	81a3      	strheq	r3, [r4, #12]
 800bd78:	bf18      	it	ne
 800bd7a:	81a3      	strhne	r3, [r4, #12]
 800bd7c:	bd10      	pop	{r4, pc}

0800bd7e <__sclose>:
 800bd7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd82:	f000 b88f 	b.w	800bea4 <_close_r>

0800bd86 <_realloc_r>:
 800bd86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd8a:	4607      	mov	r7, r0
 800bd8c:	4614      	mov	r4, r2
 800bd8e:	460d      	mov	r5, r1
 800bd90:	b921      	cbnz	r1, 800bd9c <_realloc_r+0x16>
 800bd92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd96:	4611      	mov	r1, r2
 800bd98:	f7ff bb00 	b.w	800b39c <_malloc_r>
 800bd9c:	b92a      	cbnz	r2, 800bdaa <_realloc_r+0x24>
 800bd9e:	f000 f8c3 	bl	800bf28 <_free_r>
 800bda2:	4625      	mov	r5, r4
 800bda4:	4628      	mov	r0, r5
 800bda6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bdaa:	f000 f919 	bl	800bfe0 <_malloc_usable_size_r>
 800bdae:	4284      	cmp	r4, r0
 800bdb0:	4606      	mov	r6, r0
 800bdb2:	d802      	bhi.n	800bdba <_realloc_r+0x34>
 800bdb4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bdb8:	d8f4      	bhi.n	800bda4 <_realloc_r+0x1e>
 800bdba:	4621      	mov	r1, r4
 800bdbc:	4638      	mov	r0, r7
 800bdbe:	f7ff faed 	bl	800b39c <_malloc_r>
 800bdc2:	4680      	mov	r8, r0
 800bdc4:	b908      	cbnz	r0, 800bdca <_realloc_r+0x44>
 800bdc6:	4645      	mov	r5, r8
 800bdc8:	e7ec      	b.n	800bda4 <_realloc_r+0x1e>
 800bdca:	42b4      	cmp	r4, r6
 800bdcc:	4622      	mov	r2, r4
 800bdce:	4629      	mov	r1, r5
 800bdd0:	bf28      	it	cs
 800bdd2:	4632      	movcs	r2, r6
 800bdd4:	f7fe faf8 	bl	800a3c8 <memcpy>
 800bdd8:	4629      	mov	r1, r5
 800bdda:	4638      	mov	r0, r7
 800bddc:	f000 f8a4 	bl	800bf28 <_free_r>
 800bde0:	e7f1      	b.n	800bdc6 <_realloc_r+0x40>

0800bde2 <memmove>:
 800bde2:	4288      	cmp	r0, r1
 800bde4:	b510      	push	{r4, lr}
 800bde6:	eb01 0402 	add.w	r4, r1, r2
 800bdea:	d902      	bls.n	800bdf2 <memmove+0x10>
 800bdec:	4284      	cmp	r4, r0
 800bdee:	4623      	mov	r3, r4
 800bdf0:	d807      	bhi.n	800be02 <memmove+0x20>
 800bdf2:	1e43      	subs	r3, r0, #1
 800bdf4:	42a1      	cmp	r1, r4
 800bdf6:	d008      	beq.n	800be0a <memmove+0x28>
 800bdf8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bdfc:	f803 2f01 	strb.w	r2, [r3, #1]!
 800be00:	e7f8      	b.n	800bdf4 <memmove+0x12>
 800be02:	4402      	add	r2, r0
 800be04:	4601      	mov	r1, r0
 800be06:	428a      	cmp	r2, r1
 800be08:	d100      	bne.n	800be0c <memmove+0x2a>
 800be0a:	bd10      	pop	{r4, pc}
 800be0c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800be10:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800be14:	e7f7      	b.n	800be06 <memmove+0x24>
	...

0800be18 <_lseek_r>:
 800be18:	b538      	push	{r3, r4, r5, lr}
 800be1a:	4d07      	ldr	r5, [pc, #28]	@ (800be38 <_lseek_r+0x20>)
 800be1c:	4604      	mov	r4, r0
 800be1e:	4608      	mov	r0, r1
 800be20:	4611      	mov	r1, r2
 800be22:	2200      	movs	r2, #0
 800be24:	602a      	str	r2, [r5, #0]
 800be26:	461a      	mov	r2, r3
 800be28:	f7f6 f949 	bl	80020be <_lseek>
 800be2c:	1c43      	adds	r3, r0, #1
 800be2e:	d102      	bne.n	800be36 <_lseek_r+0x1e>
 800be30:	682b      	ldr	r3, [r5, #0]
 800be32:	b103      	cbz	r3, 800be36 <_lseek_r+0x1e>
 800be34:	6023      	str	r3, [r4, #0]
 800be36:	bd38      	pop	{r3, r4, r5, pc}
 800be38:	2000481c 	.word	0x2000481c

0800be3c <_read_r>:
 800be3c:	b538      	push	{r3, r4, r5, lr}
 800be3e:	4d07      	ldr	r5, [pc, #28]	@ (800be5c <_read_r+0x20>)
 800be40:	4604      	mov	r4, r0
 800be42:	4608      	mov	r0, r1
 800be44:	4611      	mov	r1, r2
 800be46:	2200      	movs	r2, #0
 800be48:	602a      	str	r2, [r5, #0]
 800be4a:	461a      	mov	r2, r3
 800be4c:	f7f6 f8d7 	bl	8001ffe <_read>
 800be50:	1c43      	adds	r3, r0, #1
 800be52:	d102      	bne.n	800be5a <_read_r+0x1e>
 800be54:	682b      	ldr	r3, [r5, #0]
 800be56:	b103      	cbz	r3, 800be5a <_read_r+0x1e>
 800be58:	6023      	str	r3, [r4, #0]
 800be5a:	bd38      	pop	{r3, r4, r5, pc}
 800be5c:	2000481c 	.word	0x2000481c

0800be60 <_sbrk_r>:
 800be60:	b538      	push	{r3, r4, r5, lr}
 800be62:	4d06      	ldr	r5, [pc, #24]	@ (800be7c <_sbrk_r+0x1c>)
 800be64:	2300      	movs	r3, #0
 800be66:	4604      	mov	r4, r0
 800be68:	4608      	mov	r0, r1
 800be6a:	602b      	str	r3, [r5, #0]
 800be6c:	f7f6 f934 	bl	80020d8 <_sbrk>
 800be70:	1c43      	adds	r3, r0, #1
 800be72:	d102      	bne.n	800be7a <_sbrk_r+0x1a>
 800be74:	682b      	ldr	r3, [r5, #0]
 800be76:	b103      	cbz	r3, 800be7a <_sbrk_r+0x1a>
 800be78:	6023      	str	r3, [r4, #0]
 800be7a:	bd38      	pop	{r3, r4, r5, pc}
 800be7c:	2000481c 	.word	0x2000481c

0800be80 <_write_r>:
 800be80:	b538      	push	{r3, r4, r5, lr}
 800be82:	4d07      	ldr	r5, [pc, #28]	@ (800bea0 <_write_r+0x20>)
 800be84:	4604      	mov	r4, r0
 800be86:	4608      	mov	r0, r1
 800be88:	4611      	mov	r1, r2
 800be8a:	2200      	movs	r2, #0
 800be8c:	602a      	str	r2, [r5, #0]
 800be8e:	461a      	mov	r2, r3
 800be90:	f7f6 f8d2 	bl	8002038 <_write>
 800be94:	1c43      	adds	r3, r0, #1
 800be96:	d102      	bne.n	800be9e <_write_r+0x1e>
 800be98:	682b      	ldr	r3, [r5, #0]
 800be9a:	b103      	cbz	r3, 800be9e <_write_r+0x1e>
 800be9c:	6023      	str	r3, [r4, #0]
 800be9e:	bd38      	pop	{r3, r4, r5, pc}
 800bea0:	2000481c 	.word	0x2000481c

0800bea4 <_close_r>:
 800bea4:	b538      	push	{r3, r4, r5, lr}
 800bea6:	4d06      	ldr	r5, [pc, #24]	@ (800bec0 <_close_r+0x1c>)
 800bea8:	2300      	movs	r3, #0
 800beaa:	4604      	mov	r4, r0
 800beac:	4608      	mov	r0, r1
 800beae:	602b      	str	r3, [r5, #0]
 800beb0:	f7f6 f8de 	bl	8002070 <_close>
 800beb4:	1c43      	adds	r3, r0, #1
 800beb6:	d102      	bne.n	800bebe <_close_r+0x1a>
 800beb8:	682b      	ldr	r3, [r5, #0]
 800beba:	b103      	cbz	r3, 800bebe <_close_r+0x1a>
 800bebc:	6023      	str	r3, [r4, #0]
 800bebe:	bd38      	pop	{r3, r4, r5, pc}
 800bec0:	2000481c 	.word	0x2000481c

0800bec4 <__assert_func>:
 800bec4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bec6:	4614      	mov	r4, r2
 800bec8:	461a      	mov	r2, r3
 800beca:	4b09      	ldr	r3, [pc, #36]	@ (800bef0 <__assert_func+0x2c>)
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	4605      	mov	r5, r0
 800bed0:	68d8      	ldr	r0, [r3, #12]
 800bed2:	b14c      	cbz	r4, 800bee8 <__assert_func+0x24>
 800bed4:	4b07      	ldr	r3, [pc, #28]	@ (800bef4 <__assert_func+0x30>)
 800bed6:	9100      	str	r1, [sp, #0]
 800bed8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bedc:	4906      	ldr	r1, [pc, #24]	@ (800bef8 <__assert_func+0x34>)
 800bede:	462b      	mov	r3, r5
 800bee0:	f000 f886 	bl	800bff0 <fiprintf>
 800bee4:	f000 f8a3 	bl	800c02e <abort>
 800bee8:	4b04      	ldr	r3, [pc, #16]	@ (800befc <__assert_func+0x38>)
 800beea:	461c      	mov	r4, r3
 800beec:	e7f3      	b.n	800bed6 <__assert_func+0x12>
 800beee:	bf00      	nop
 800bef0:	2000001c 	.word	0x2000001c
 800bef4:	0800c743 	.word	0x0800c743
 800bef8:	0800c750 	.word	0x0800c750
 800befc:	0800c77e 	.word	0x0800c77e

0800bf00 <_calloc_r>:
 800bf00:	b570      	push	{r4, r5, r6, lr}
 800bf02:	fba1 5402 	umull	r5, r4, r1, r2
 800bf06:	b934      	cbnz	r4, 800bf16 <_calloc_r+0x16>
 800bf08:	4629      	mov	r1, r5
 800bf0a:	f7ff fa47 	bl	800b39c <_malloc_r>
 800bf0e:	4606      	mov	r6, r0
 800bf10:	b928      	cbnz	r0, 800bf1e <_calloc_r+0x1e>
 800bf12:	4630      	mov	r0, r6
 800bf14:	bd70      	pop	{r4, r5, r6, pc}
 800bf16:	220c      	movs	r2, #12
 800bf18:	6002      	str	r2, [r0, #0]
 800bf1a:	2600      	movs	r6, #0
 800bf1c:	e7f9      	b.n	800bf12 <_calloc_r+0x12>
 800bf1e:	462a      	mov	r2, r5
 800bf20:	4621      	mov	r1, r4
 800bf22:	f7fe fa17 	bl	800a354 <memset>
 800bf26:	e7f4      	b.n	800bf12 <_calloc_r+0x12>

0800bf28 <_free_r>:
 800bf28:	b538      	push	{r3, r4, r5, lr}
 800bf2a:	4605      	mov	r5, r0
 800bf2c:	2900      	cmp	r1, #0
 800bf2e:	d041      	beq.n	800bfb4 <_free_r+0x8c>
 800bf30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf34:	1f0c      	subs	r4, r1, #4
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	bfb8      	it	lt
 800bf3a:	18e4      	addlt	r4, r4, r3
 800bf3c:	f7ff fb5a 	bl	800b5f4 <__malloc_lock>
 800bf40:	4a1d      	ldr	r2, [pc, #116]	@ (800bfb8 <_free_r+0x90>)
 800bf42:	6813      	ldr	r3, [r2, #0]
 800bf44:	b933      	cbnz	r3, 800bf54 <_free_r+0x2c>
 800bf46:	6063      	str	r3, [r4, #4]
 800bf48:	6014      	str	r4, [r2, #0]
 800bf4a:	4628      	mov	r0, r5
 800bf4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf50:	f7ff bb56 	b.w	800b600 <__malloc_unlock>
 800bf54:	42a3      	cmp	r3, r4
 800bf56:	d908      	bls.n	800bf6a <_free_r+0x42>
 800bf58:	6820      	ldr	r0, [r4, #0]
 800bf5a:	1821      	adds	r1, r4, r0
 800bf5c:	428b      	cmp	r3, r1
 800bf5e:	bf01      	itttt	eq
 800bf60:	6819      	ldreq	r1, [r3, #0]
 800bf62:	685b      	ldreq	r3, [r3, #4]
 800bf64:	1809      	addeq	r1, r1, r0
 800bf66:	6021      	streq	r1, [r4, #0]
 800bf68:	e7ed      	b.n	800bf46 <_free_r+0x1e>
 800bf6a:	461a      	mov	r2, r3
 800bf6c:	685b      	ldr	r3, [r3, #4]
 800bf6e:	b10b      	cbz	r3, 800bf74 <_free_r+0x4c>
 800bf70:	42a3      	cmp	r3, r4
 800bf72:	d9fa      	bls.n	800bf6a <_free_r+0x42>
 800bf74:	6811      	ldr	r1, [r2, #0]
 800bf76:	1850      	adds	r0, r2, r1
 800bf78:	42a0      	cmp	r0, r4
 800bf7a:	d10b      	bne.n	800bf94 <_free_r+0x6c>
 800bf7c:	6820      	ldr	r0, [r4, #0]
 800bf7e:	4401      	add	r1, r0
 800bf80:	1850      	adds	r0, r2, r1
 800bf82:	4283      	cmp	r3, r0
 800bf84:	6011      	str	r1, [r2, #0]
 800bf86:	d1e0      	bne.n	800bf4a <_free_r+0x22>
 800bf88:	6818      	ldr	r0, [r3, #0]
 800bf8a:	685b      	ldr	r3, [r3, #4]
 800bf8c:	6053      	str	r3, [r2, #4]
 800bf8e:	4408      	add	r0, r1
 800bf90:	6010      	str	r0, [r2, #0]
 800bf92:	e7da      	b.n	800bf4a <_free_r+0x22>
 800bf94:	d902      	bls.n	800bf9c <_free_r+0x74>
 800bf96:	230c      	movs	r3, #12
 800bf98:	602b      	str	r3, [r5, #0]
 800bf9a:	e7d6      	b.n	800bf4a <_free_r+0x22>
 800bf9c:	6820      	ldr	r0, [r4, #0]
 800bf9e:	1821      	adds	r1, r4, r0
 800bfa0:	428b      	cmp	r3, r1
 800bfa2:	bf04      	itt	eq
 800bfa4:	6819      	ldreq	r1, [r3, #0]
 800bfa6:	685b      	ldreq	r3, [r3, #4]
 800bfa8:	6063      	str	r3, [r4, #4]
 800bfaa:	bf04      	itt	eq
 800bfac:	1809      	addeq	r1, r1, r0
 800bfae:	6021      	streq	r1, [r4, #0]
 800bfb0:	6054      	str	r4, [r2, #4]
 800bfb2:	e7ca      	b.n	800bf4a <_free_r+0x22>
 800bfb4:	bd38      	pop	{r3, r4, r5, pc}
 800bfb6:	bf00      	nop
 800bfb8:	20004818 	.word	0x20004818

0800bfbc <__ascii_mbtowc>:
 800bfbc:	b082      	sub	sp, #8
 800bfbe:	b901      	cbnz	r1, 800bfc2 <__ascii_mbtowc+0x6>
 800bfc0:	a901      	add	r1, sp, #4
 800bfc2:	b142      	cbz	r2, 800bfd6 <__ascii_mbtowc+0x1a>
 800bfc4:	b14b      	cbz	r3, 800bfda <__ascii_mbtowc+0x1e>
 800bfc6:	7813      	ldrb	r3, [r2, #0]
 800bfc8:	600b      	str	r3, [r1, #0]
 800bfca:	7812      	ldrb	r2, [r2, #0]
 800bfcc:	1e10      	subs	r0, r2, #0
 800bfce:	bf18      	it	ne
 800bfd0:	2001      	movne	r0, #1
 800bfd2:	b002      	add	sp, #8
 800bfd4:	4770      	bx	lr
 800bfd6:	4610      	mov	r0, r2
 800bfd8:	e7fb      	b.n	800bfd2 <__ascii_mbtowc+0x16>
 800bfda:	f06f 0001 	mvn.w	r0, #1
 800bfde:	e7f8      	b.n	800bfd2 <__ascii_mbtowc+0x16>

0800bfe0 <_malloc_usable_size_r>:
 800bfe0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bfe4:	1f18      	subs	r0, r3, #4
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	bfbc      	itt	lt
 800bfea:	580b      	ldrlt	r3, [r1, r0]
 800bfec:	18c0      	addlt	r0, r0, r3
 800bfee:	4770      	bx	lr

0800bff0 <fiprintf>:
 800bff0:	b40e      	push	{r1, r2, r3}
 800bff2:	b503      	push	{r0, r1, lr}
 800bff4:	4601      	mov	r1, r0
 800bff6:	ab03      	add	r3, sp, #12
 800bff8:	4805      	ldr	r0, [pc, #20]	@ (800c010 <fiprintf+0x20>)
 800bffa:	f853 2b04 	ldr.w	r2, [r3], #4
 800bffe:	6800      	ldr	r0, [r0, #0]
 800c000:	9301      	str	r3, [sp, #4]
 800c002:	f000 f845 	bl	800c090 <_vfiprintf_r>
 800c006:	b002      	add	sp, #8
 800c008:	f85d eb04 	ldr.w	lr, [sp], #4
 800c00c:	b003      	add	sp, #12
 800c00e:	4770      	bx	lr
 800c010:	2000001c 	.word	0x2000001c

0800c014 <__ascii_wctomb>:
 800c014:	4603      	mov	r3, r0
 800c016:	4608      	mov	r0, r1
 800c018:	b141      	cbz	r1, 800c02c <__ascii_wctomb+0x18>
 800c01a:	2aff      	cmp	r2, #255	@ 0xff
 800c01c:	d904      	bls.n	800c028 <__ascii_wctomb+0x14>
 800c01e:	228a      	movs	r2, #138	@ 0x8a
 800c020:	601a      	str	r2, [r3, #0]
 800c022:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c026:	4770      	bx	lr
 800c028:	700a      	strb	r2, [r1, #0]
 800c02a:	2001      	movs	r0, #1
 800c02c:	4770      	bx	lr

0800c02e <abort>:
 800c02e:	b508      	push	{r3, lr}
 800c030:	2006      	movs	r0, #6
 800c032:	f000 fa63 	bl	800c4fc <raise>
 800c036:	2001      	movs	r0, #1
 800c038:	f7f5 ffd6 	bl	8001fe8 <_exit>

0800c03c <__sfputc_r>:
 800c03c:	6893      	ldr	r3, [r2, #8]
 800c03e:	3b01      	subs	r3, #1
 800c040:	2b00      	cmp	r3, #0
 800c042:	b410      	push	{r4}
 800c044:	6093      	str	r3, [r2, #8]
 800c046:	da08      	bge.n	800c05a <__sfputc_r+0x1e>
 800c048:	6994      	ldr	r4, [r2, #24]
 800c04a:	42a3      	cmp	r3, r4
 800c04c:	db01      	blt.n	800c052 <__sfputc_r+0x16>
 800c04e:	290a      	cmp	r1, #10
 800c050:	d103      	bne.n	800c05a <__sfputc_r+0x1e>
 800c052:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c056:	f000 b933 	b.w	800c2c0 <__swbuf_r>
 800c05a:	6813      	ldr	r3, [r2, #0]
 800c05c:	1c58      	adds	r0, r3, #1
 800c05e:	6010      	str	r0, [r2, #0]
 800c060:	7019      	strb	r1, [r3, #0]
 800c062:	4608      	mov	r0, r1
 800c064:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c068:	4770      	bx	lr

0800c06a <__sfputs_r>:
 800c06a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c06c:	4606      	mov	r6, r0
 800c06e:	460f      	mov	r7, r1
 800c070:	4614      	mov	r4, r2
 800c072:	18d5      	adds	r5, r2, r3
 800c074:	42ac      	cmp	r4, r5
 800c076:	d101      	bne.n	800c07c <__sfputs_r+0x12>
 800c078:	2000      	movs	r0, #0
 800c07a:	e007      	b.n	800c08c <__sfputs_r+0x22>
 800c07c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c080:	463a      	mov	r2, r7
 800c082:	4630      	mov	r0, r6
 800c084:	f7ff ffda 	bl	800c03c <__sfputc_r>
 800c088:	1c43      	adds	r3, r0, #1
 800c08a:	d1f3      	bne.n	800c074 <__sfputs_r+0xa>
 800c08c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c090 <_vfiprintf_r>:
 800c090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c094:	460d      	mov	r5, r1
 800c096:	b09d      	sub	sp, #116	@ 0x74
 800c098:	4614      	mov	r4, r2
 800c09a:	4698      	mov	r8, r3
 800c09c:	4606      	mov	r6, r0
 800c09e:	b118      	cbz	r0, 800c0a8 <_vfiprintf_r+0x18>
 800c0a0:	6a03      	ldr	r3, [r0, #32]
 800c0a2:	b90b      	cbnz	r3, 800c0a8 <_vfiprintf_r+0x18>
 800c0a4:	f7fe f920 	bl	800a2e8 <__sinit>
 800c0a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c0aa:	07d9      	lsls	r1, r3, #31
 800c0ac:	d405      	bmi.n	800c0ba <_vfiprintf_r+0x2a>
 800c0ae:	89ab      	ldrh	r3, [r5, #12]
 800c0b0:	059a      	lsls	r2, r3, #22
 800c0b2:	d402      	bmi.n	800c0ba <_vfiprintf_r+0x2a>
 800c0b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c0b6:	f7fe f980 	bl	800a3ba <__retarget_lock_acquire_recursive>
 800c0ba:	89ab      	ldrh	r3, [r5, #12]
 800c0bc:	071b      	lsls	r3, r3, #28
 800c0be:	d501      	bpl.n	800c0c4 <_vfiprintf_r+0x34>
 800c0c0:	692b      	ldr	r3, [r5, #16]
 800c0c2:	b99b      	cbnz	r3, 800c0ec <_vfiprintf_r+0x5c>
 800c0c4:	4629      	mov	r1, r5
 800c0c6:	4630      	mov	r0, r6
 800c0c8:	f000 f938 	bl	800c33c <__swsetup_r>
 800c0cc:	b170      	cbz	r0, 800c0ec <_vfiprintf_r+0x5c>
 800c0ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c0d0:	07dc      	lsls	r4, r3, #31
 800c0d2:	d504      	bpl.n	800c0de <_vfiprintf_r+0x4e>
 800c0d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c0d8:	b01d      	add	sp, #116	@ 0x74
 800c0da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0de:	89ab      	ldrh	r3, [r5, #12]
 800c0e0:	0598      	lsls	r0, r3, #22
 800c0e2:	d4f7      	bmi.n	800c0d4 <_vfiprintf_r+0x44>
 800c0e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c0e6:	f7fe f969 	bl	800a3bc <__retarget_lock_release_recursive>
 800c0ea:	e7f3      	b.n	800c0d4 <_vfiprintf_r+0x44>
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0f0:	2320      	movs	r3, #32
 800c0f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c0f6:	f8cd 800c 	str.w	r8, [sp, #12]
 800c0fa:	2330      	movs	r3, #48	@ 0x30
 800c0fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c2ac <_vfiprintf_r+0x21c>
 800c100:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c104:	f04f 0901 	mov.w	r9, #1
 800c108:	4623      	mov	r3, r4
 800c10a:	469a      	mov	sl, r3
 800c10c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c110:	b10a      	cbz	r2, 800c116 <_vfiprintf_r+0x86>
 800c112:	2a25      	cmp	r2, #37	@ 0x25
 800c114:	d1f9      	bne.n	800c10a <_vfiprintf_r+0x7a>
 800c116:	ebba 0b04 	subs.w	fp, sl, r4
 800c11a:	d00b      	beq.n	800c134 <_vfiprintf_r+0xa4>
 800c11c:	465b      	mov	r3, fp
 800c11e:	4622      	mov	r2, r4
 800c120:	4629      	mov	r1, r5
 800c122:	4630      	mov	r0, r6
 800c124:	f7ff ffa1 	bl	800c06a <__sfputs_r>
 800c128:	3001      	adds	r0, #1
 800c12a:	f000 80a7 	beq.w	800c27c <_vfiprintf_r+0x1ec>
 800c12e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c130:	445a      	add	r2, fp
 800c132:	9209      	str	r2, [sp, #36]	@ 0x24
 800c134:	f89a 3000 	ldrb.w	r3, [sl]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	f000 809f 	beq.w	800c27c <_vfiprintf_r+0x1ec>
 800c13e:	2300      	movs	r3, #0
 800c140:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c144:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c148:	f10a 0a01 	add.w	sl, sl, #1
 800c14c:	9304      	str	r3, [sp, #16]
 800c14e:	9307      	str	r3, [sp, #28]
 800c150:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c154:	931a      	str	r3, [sp, #104]	@ 0x68
 800c156:	4654      	mov	r4, sl
 800c158:	2205      	movs	r2, #5
 800c15a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c15e:	4853      	ldr	r0, [pc, #332]	@ (800c2ac <_vfiprintf_r+0x21c>)
 800c160:	f7f4 f856 	bl	8000210 <memchr>
 800c164:	9a04      	ldr	r2, [sp, #16]
 800c166:	b9d8      	cbnz	r0, 800c1a0 <_vfiprintf_r+0x110>
 800c168:	06d1      	lsls	r1, r2, #27
 800c16a:	bf44      	itt	mi
 800c16c:	2320      	movmi	r3, #32
 800c16e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c172:	0713      	lsls	r3, r2, #28
 800c174:	bf44      	itt	mi
 800c176:	232b      	movmi	r3, #43	@ 0x2b
 800c178:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c17c:	f89a 3000 	ldrb.w	r3, [sl]
 800c180:	2b2a      	cmp	r3, #42	@ 0x2a
 800c182:	d015      	beq.n	800c1b0 <_vfiprintf_r+0x120>
 800c184:	9a07      	ldr	r2, [sp, #28]
 800c186:	4654      	mov	r4, sl
 800c188:	2000      	movs	r0, #0
 800c18a:	f04f 0c0a 	mov.w	ip, #10
 800c18e:	4621      	mov	r1, r4
 800c190:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c194:	3b30      	subs	r3, #48	@ 0x30
 800c196:	2b09      	cmp	r3, #9
 800c198:	d94b      	bls.n	800c232 <_vfiprintf_r+0x1a2>
 800c19a:	b1b0      	cbz	r0, 800c1ca <_vfiprintf_r+0x13a>
 800c19c:	9207      	str	r2, [sp, #28]
 800c19e:	e014      	b.n	800c1ca <_vfiprintf_r+0x13a>
 800c1a0:	eba0 0308 	sub.w	r3, r0, r8
 800c1a4:	fa09 f303 	lsl.w	r3, r9, r3
 800c1a8:	4313      	orrs	r3, r2
 800c1aa:	9304      	str	r3, [sp, #16]
 800c1ac:	46a2      	mov	sl, r4
 800c1ae:	e7d2      	b.n	800c156 <_vfiprintf_r+0xc6>
 800c1b0:	9b03      	ldr	r3, [sp, #12]
 800c1b2:	1d19      	adds	r1, r3, #4
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	9103      	str	r1, [sp, #12]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	bfbb      	ittet	lt
 800c1bc:	425b      	neglt	r3, r3
 800c1be:	f042 0202 	orrlt.w	r2, r2, #2
 800c1c2:	9307      	strge	r3, [sp, #28]
 800c1c4:	9307      	strlt	r3, [sp, #28]
 800c1c6:	bfb8      	it	lt
 800c1c8:	9204      	strlt	r2, [sp, #16]
 800c1ca:	7823      	ldrb	r3, [r4, #0]
 800c1cc:	2b2e      	cmp	r3, #46	@ 0x2e
 800c1ce:	d10a      	bne.n	800c1e6 <_vfiprintf_r+0x156>
 800c1d0:	7863      	ldrb	r3, [r4, #1]
 800c1d2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c1d4:	d132      	bne.n	800c23c <_vfiprintf_r+0x1ac>
 800c1d6:	9b03      	ldr	r3, [sp, #12]
 800c1d8:	1d1a      	adds	r2, r3, #4
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	9203      	str	r2, [sp, #12]
 800c1de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c1e2:	3402      	adds	r4, #2
 800c1e4:	9305      	str	r3, [sp, #20]
 800c1e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c2bc <_vfiprintf_r+0x22c>
 800c1ea:	7821      	ldrb	r1, [r4, #0]
 800c1ec:	2203      	movs	r2, #3
 800c1ee:	4650      	mov	r0, sl
 800c1f0:	f7f4 f80e 	bl	8000210 <memchr>
 800c1f4:	b138      	cbz	r0, 800c206 <_vfiprintf_r+0x176>
 800c1f6:	9b04      	ldr	r3, [sp, #16]
 800c1f8:	eba0 000a 	sub.w	r0, r0, sl
 800c1fc:	2240      	movs	r2, #64	@ 0x40
 800c1fe:	4082      	lsls	r2, r0
 800c200:	4313      	orrs	r3, r2
 800c202:	3401      	adds	r4, #1
 800c204:	9304      	str	r3, [sp, #16]
 800c206:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c20a:	4829      	ldr	r0, [pc, #164]	@ (800c2b0 <_vfiprintf_r+0x220>)
 800c20c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c210:	2206      	movs	r2, #6
 800c212:	f7f3 fffd 	bl	8000210 <memchr>
 800c216:	2800      	cmp	r0, #0
 800c218:	d03f      	beq.n	800c29a <_vfiprintf_r+0x20a>
 800c21a:	4b26      	ldr	r3, [pc, #152]	@ (800c2b4 <_vfiprintf_r+0x224>)
 800c21c:	bb1b      	cbnz	r3, 800c266 <_vfiprintf_r+0x1d6>
 800c21e:	9b03      	ldr	r3, [sp, #12]
 800c220:	3307      	adds	r3, #7
 800c222:	f023 0307 	bic.w	r3, r3, #7
 800c226:	3308      	adds	r3, #8
 800c228:	9303      	str	r3, [sp, #12]
 800c22a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c22c:	443b      	add	r3, r7
 800c22e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c230:	e76a      	b.n	800c108 <_vfiprintf_r+0x78>
 800c232:	fb0c 3202 	mla	r2, ip, r2, r3
 800c236:	460c      	mov	r4, r1
 800c238:	2001      	movs	r0, #1
 800c23a:	e7a8      	b.n	800c18e <_vfiprintf_r+0xfe>
 800c23c:	2300      	movs	r3, #0
 800c23e:	3401      	adds	r4, #1
 800c240:	9305      	str	r3, [sp, #20]
 800c242:	4619      	mov	r1, r3
 800c244:	f04f 0c0a 	mov.w	ip, #10
 800c248:	4620      	mov	r0, r4
 800c24a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c24e:	3a30      	subs	r2, #48	@ 0x30
 800c250:	2a09      	cmp	r2, #9
 800c252:	d903      	bls.n	800c25c <_vfiprintf_r+0x1cc>
 800c254:	2b00      	cmp	r3, #0
 800c256:	d0c6      	beq.n	800c1e6 <_vfiprintf_r+0x156>
 800c258:	9105      	str	r1, [sp, #20]
 800c25a:	e7c4      	b.n	800c1e6 <_vfiprintf_r+0x156>
 800c25c:	fb0c 2101 	mla	r1, ip, r1, r2
 800c260:	4604      	mov	r4, r0
 800c262:	2301      	movs	r3, #1
 800c264:	e7f0      	b.n	800c248 <_vfiprintf_r+0x1b8>
 800c266:	ab03      	add	r3, sp, #12
 800c268:	9300      	str	r3, [sp, #0]
 800c26a:	462a      	mov	r2, r5
 800c26c:	4b12      	ldr	r3, [pc, #72]	@ (800c2b8 <_vfiprintf_r+0x228>)
 800c26e:	a904      	add	r1, sp, #16
 800c270:	4630      	mov	r0, r6
 800c272:	f7fd fbc1 	bl	80099f8 <_printf_float>
 800c276:	4607      	mov	r7, r0
 800c278:	1c78      	adds	r0, r7, #1
 800c27a:	d1d6      	bne.n	800c22a <_vfiprintf_r+0x19a>
 800c27c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c27e:	07d9      	lsls	r1, r3, #31
 800c280:	d405      	bmi.n	800c28e <_vfiprintf_r+0x1fe>
 800c282:	89ab      	ldrh	r3, [r5, #12]
 800c284:	059a      	lsls	r2, r3, #22
 800c286:	d402      	bmi.n	800c28e <_vfiprintf_r+0x1fe>
 800c288:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c28a:	f7fe f897 	bl	800a3bc <__retarget_lock_release_recursive>
 800c28e:	89ab      	ldrh	r3, [r5, #12]
 800c290:	065b      	lsls	r3, r3, #25
 800c292:	f53f af1f 	bmi.w	800c0d4 <_vfiprintf_r+0x44>
 800c296:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c298:	e71e      	b.n	800c0d8 <_vfiprintf_r+0x48>
 800c29a:	ab03      	add	r3, sp, #12
 800c29c:	9300      	str	r3, [sp, #0]
 800c29e:	462a      	mov	r2, r5
 800c2a0:	4b05      	ldr	r3, [pc, #20]	@ (800c2b8 <_vfiprintf_r+0x228>)
 800c2a2:	a904      	add	r1, sp, #16
 800c2a4:	4630      	mov	r0, r6
 800c2a6:	f7fd fe3f 	bl	8009f28 <_printf_i>
 800c2aa:	e7e4      	b.n	800c276 <_vfiprintf_r+0x1e6>
 800c2ac:	0800c6cf 	.word	0x0800c6cf
 800c2b0:	0800c6d9 	.word	0x0800c6d9
 800c2b4:	080099f9 	.word	0x080099f9
 800c2b8:	0800c06b 	.word	0x0800c06b
 800c2bc:	0800c6d5 	.word	0x0800c6d5

0800c2c0 <__swbuf_r>:
 800c2c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2c2:	460e      	mov	r6, r1
 800c2c4:	4614      	mov	r4, r2
 800c2c6:	4605      	mov	r5, r0
 800c2c8:	b118      	cbz	r0, 800c2d2 <__swbuf_r+0x12>
 800c2ca:	6a03      	ldr	r3, [r0, #32]
 800c2cc:	b90b      	cbnz	r3, 800c2d2 <__swbuf_r+0x12>
 800c2ce:	f7fe f80b 	bl	800a2e8 <__sinit>
 800c2d2:	69a3      	ldr	r3, [r4, #24]
 800c2d4:	60a3      	str	r3, [r4, #8]
 800c2d6:	89a3      	ldrh	r3, [r4, #12]
 800c2d8:	071a      	lsls	r2, r3, #28
 800c2da:	d501      	bpl.n	800c2e0 <__swbuf_r+0x20>
 800c2dc:	6923      	ldr	r3, [r4, #16]
 800c2de:	b943      	cbnz	r3, 800c2f2 <__swbuf_r+0x32>
 800c2e0:	4621      	mov	r1, r4
 800c2e2:	4628      	mov	r0, r5
 800c2e4:	f000 f82a 	bl	800c33c <__swsetup_r>
 800c2e8:	b118      	cbz	r0, 800c2f2 <__swbuf_r+0x32>
 800c2ea:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c2ee:	4638      	mov	r0, r7
 800c2f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2f2:	6823      	ldr	r3, [r4, #0]
 800c2f4:	6922      	ldr	r2, [r4, #16]
 800c2f6:	1a98      	subs	r0, r3, r2
 800c2f8:	6963      	ldr	r3, [r4, #20]
 800c2fa:	b2f6      	uxtb	r6, r6
 800c2fc:	4283      	cmp	r3, r0
 800c2fe:	4637      	mov	r7, r6
 800c300:	dc05      	bgt.n	800c30e <__swbuf_r+0x4e>
 800c302:	4621      	mov	r1, r4
 800c304:	4628      	mov	r0, r5
 800c306:	f7ff f94d 	bl	800b5a4 <_fflush_r>
 800c30a:	2800      	cmp	r0, #0
 800c30c:	d1ed      	bne.n	800c2ea <__swbuf_r+0x2a>
 800c30e:	68a3      	ldr	r3, [r4, #8]
 800c310:	3b01      	subs	r3, #1
 800c312:	60a3      	str	r3, [r4, #8]
 800c314:	6823      	ldr	r3, [r4, #0]
 800c316:	1c5a      	adds	r2, r3, #1
 800c318:	6022      	str	r2, [r4, #0]
 800c31a:	701e      	strb	r6, [r3, #0]
 800c31c:	6962      	ldr	r2, [r4, #20]
 800c31e:	1c43      	adds	r3, r0, #1
 800c320:	429a      	cmp	r2, r3
 800c322:	d004      	beq.n	800c32e <__swbuf_r+0x6e>
 800c324:	89a3      	ldrh	r3, [r4, #12]
 800c326:	07db      	lsls	r3, r3, #31
 800c328:	d5e1      	bpl.n	800c2ee <__swbuf_r+0x2e>
 800c32a:	2e0a      	cmp	r6, #10
 800c32c:	d1df      	bne.n	800c2ee <__swbuf_r+0x2e>
 800c32e:	4621      	mov	r1, r4
 800c330:	4628      	mov	r0, r5
 800c332:	f7ff f937 	bl	800b5a4 <_fflush_r>
 800c336:	2800      	cmp	r0, #0
 800c338:	d0d9      	beq.n	800c2ee <__swbuf_r+0x2e>
 800c33a:	e7d6      	b.n	800c2ea <__swbuf_r+0x2a>

0800c33c <__swsetup_r>:
 800c33c:	b538      	push	{r3, r4, r5, lr}
 800c33e:	4b29      	ldr	r3, [pc, #164]	@ (800c3e4 <__swsetup_r+0xa8>)
 800c340:	4605      	mov	r5, r0
 800c342:	6818      	ldr	r0, [r3, #0]
 800c344:	460c      	mov	r4, r1
 800c346:	b118      	cbz	r0, 800c350 <__swsetup_r+0x14>
 800c348:	6a03      	ldr	r3, [r0, #32]
 800c34a:	b90b      	cbnz	r3, 800c350 <__swsetup_r+0x14>
 800c34c:	f7fd ffcc 	bl	800a2e8 <__sinit>
 800c350:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c354:	0719      	lsls	r1, r3, #28
 800c356:	d422      	bmi.n	800c39e <__swsetup_r+0x62>
 800c358:	06da      	lsls	r2, r3, #27
 800c35a:	d407      	bmi.n	800c36c <__swsetup_r+0x30>
 800c35c:	2209      	movs	r2, #9
 800c35e:	602a      	str	r2, [r5, #0]
 800c360:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c364:	81a3      	strh	r3, [r4, #12]
 800c366:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c36a:	e033      	b.n	800c3d4 <__swsetup_r+0x98>
 800c36c:	0758      	lsls	r0, r3, #29
 800c36e:	d512      	bpl.n	800c396 <__swsetup_r+0x5a>
 800c370:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c372:	b141      	cbz	r1, 800c386 <__swsetup_r+0x4a>
 800c374:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c378:	4299      	cmp	r1, r3
 800c37a:	d002      	beq.n	800c382 <__swsetup_r+0x46>
 800c37c:	4628      	mov	r0, r5
 800c37e:	f7ff fdd3 	bl	800bf28 <_free_r>
 800c382:	2300      	movs	r3, #0
 800c384:	6363      	str	r3, [r4, #52]	@ 0x34
 800c386:	89a3      	ldrh	r3, [r4, #12]
 800c388:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c38c:	81a3      	strh	r3, [r4, #12]
 800c38e:	2300      	movs	r3, #0
 800c390:	6063      	str	r3, [r4, #4]
 800c392:	6923      	ldr	r3, [r4, #16]
 800c394:	6023      	str	r3, [r4, #0]
 800c396:	89a3      	ldrh	r3, [r4, #12]
 800c398:	f043 0308 	orr.w	r3, r3, #8
 800c39c:	81a3      	strh	r3, [r4, #12]
 800c39e:	6923      	ldr	r3, [r4, #16]
 800c3a0:	b94b      	cbnz	r3, 800c3b6 <__swsetup_r+0x7a>
 800c3a2:	89a3      	ldrh	r3, [r4, #12]
 800c3a4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c3a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c3ac:	d003      	beq.n	800c3b6 <__swsetup_r+0x7a>
 800c3ae:	4621      	mov	r1, r4
 800c3b0:	4628      	mov	r0, r5
 800c3b2:	f000 f83f 	bl	800c434 <__smakebuf_r>
 800c3b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3ba:	f013 0201 	ands.w	r2, r3, #1
 800c3be:	d00a      	beq.n	800c3d6 <__swsetup_r+0x9a>
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	60a2      	str	r2, [r4, #8]
 800c3c4:	6962      	ldr	r2, [r4, #20]
 800c3c6:	4252      	negs	r2, r2
 800c3c8:	61a2      	str	r2, [r4, #24]
 800c3ca:	6922      	ldr	r2, [r4, #16]
 800c3cc:	b942      	cbnz	r2, 800c3e0 <__swsetup_r+0xa4>
 800c3ce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c3d2:	d1c5      	bne.n	800c360 <__swsetup_r+0x24>
 800c3d4:	bd38      	pop	{r3, r4, r5, pc}
 800c3d6:	0799      	lsls	r1, r3, #30
 800c3d8:	bf58      	it	pl
 800c3da:	6962      	ldrpl	r2, [r4, #20]
 800c3dc:	60a2      	str	r2, [r4, #8]
 800c3de:	e7f4      	b.n	800c3ca <__swsetup_r+0x8e>
 800c3e0:	2000      	movs	r0, #0
 800c3e2:	e7f7      	b.n	800c3d4 <__swsetup_r+0x98>
 800c3e4:	2000001c 	.word	0x2000001c

0800c3e8 <__swhatbuf_r>:
 800c3e8:	b570      	push	{r4, r5, r6, lr}
 800c3ea:	460c      	mov	r4, r1
 800c3ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3f0:	2900      	cmp	r1, #0
 800c3f2:	b096      	sub	sp, #88	@ 0x58
 800c3f4:	4615      	mov	r5, r2
 800c3f6:	461e      	mov	r6, r3
 800c3f8:	da0d      	bge.n	800c416 <__swhatbuf_r+0x2e>
 800c3fa:	89a3      	ldrh	r3, [r4, #12]
 800c3fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c400:	f04f 0100 	mov.w	r1, #0
 800c404:	bf14      	ite	ne
 800c406:	2340      	movne	r3, #64	@ 0x40
 800c408:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c40c:	2000      	movs	r0, #0
 800c40e:	6031      	str	r1, [r6, #0]
 800c410:	602b      	str	r3, [r5, #0]
 800c412:	b016      	add	sp, #88	@ 0x58
 800c414:	bd70      	pop	{r4, r5, r6, pc}
 800c416:	466a      	mov	r2, sp
 800c418:	f000 f89c 	bl	800c554 <_fstat_r>
 800c41c:	2800      	cmp	r0, #0
 800c41e:	dbec      	blt.n	800c3fa <__swhatbuf_r+0x12>
 800c420:	9901      	ldr	r1, [sp, #4]
 800c422:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c426:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c42a:	4259      	negs	r1, r3
 800c42c:	4159      	adcs	r1, r3
 800c42e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c432:	e7eb      	b.n	800c40c <__swhatbuf_r+0x24>

0800c434 <__smakebuf_r>:
 800c434:	898b      	ldrh	r3, [r1, #12]
 800c436:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c438:	079d      	lsls	r5, r3, #30
 800c43a:	4606      	mov	r6, r0
 800c43c:	460c      	mov	r4, r1
 800c43e:	d507      	bpl.n	800c450 <__smakebuf_r+0x1c>
 800c440:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c444:	6023      	str	r3, [r4, #0]
 800c446:	6123      	str	r3, [r4, #16]
 800c448:	2301      	movs	r3, #1
 800c44a:	6163      	str	r3, [r4, #20]
 800c44c:	b003      	add	sp, #12
 800c44e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c450:	ab01      	add	r3, sp, #4
 800c452:	466a      	mov	r2, sp
 800c454:	f7ff ffc8 	bl	800c3e8 <__swhatbuf_r>
 800c458:	9f00      	ldr	r7, [sp, #0]
 800c45a:	4605      	mov	r5, r0
 800c45c:	4639      	mov	r1, r7
 800c45e:	4630      	mov	r0, r6
 800c460:	f7fe ff9c 	bl	800b39c <_malloc_r>
 800c464:	b948      	cbnz	r0, 800c47a <__smakebuf_r+0x46>
 800c466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c46a:	059a      	lsls	r2, r3, #22
 800c46c:	d4ee      	bmi.n	800c44c <__smakebuf_r+0x18>
 800c46e:	f023 0303 	bic.w	r3, r3, #3
 800c472:	f043 0302 	orr.w	r3, r3, #2
 800c476:	81a3      	strh	r3, [r4, #12]
 800c478:	e7e2      	b.n	800c440 <__smakebuf_r+0xc>
 800c47a:	89a3      	ldrh	r3, [r4, #12]
 800c47c:	6020      	str	r0, [r4, #0]
 800c47e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c482:	81a3      	strh	r3, [r4, #12]
 800c484:	9b01      	ldr	r3, [sp, #4]
 800c486:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c48a:	b15b      	cbz	r3, 800c4a4 <__smakebuf_r+0x70>
 800c48c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c490:	4630      	mov	r0, r6
 800c492:	f000 f83b 	bl	800c50c <_isatty_r>
 800c496:	b128      	cbz	r0, 800c4a4 <__smakebuf_r+0x70>
 800c498:	89a3      	ldrh	r3, [r4, #12]
 800c49a:	f023 0303 	bic.w	r3, r3, #3
 800c49e:	f043 0301 	orr.w	r3, r3, #1
 800c4a2:	81a3      	strh	r3, [r4, #12]
 800c4a4:	89a3      	ldrh	r3, [r4, #12]
 800c4a6:	431d      	orrs	r5, r3
 800c4a8:	81a5      	strh	r5, [r4, #12]
 800c4aa:	e7cf      	b.n	800c44c <__smakebuf_r+0x18>

0800c4ac <_raise_r>:
 800c4ac:	291f      	cmp	r1, #31
 800c4ae:	b538      	push	{r3, r4, r5, lr}
 800c4b0:	4605      	mov	r5, r0
 800c4b2:	460c      	mov	r4, r1
 800c4b4:	d904      	bls.n	800c4c0 <_raise_r+0x14>
 800c4b6:	2316      	movs	r3, #22
 800c4b8:	6003      	str	r3, [r0, #0]
 800c4ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c4be:	bd38      	pop	{r3, r4, r5, pc}
 800c4c0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c4c2:	b112      	cbz	r2, 800c4ca <_raise_r+0x1e>
 800c4c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c4c8:	b94b      	cbnz	r3, 800c4de <_raise_r+0x32>
 800c4ca:	4628      	mov	r0, r5
 800c4cc:	f000 f840 	bl	800c550 <_getpid_r>
 800c4d0:	4622      	mov	r2, r4
 800c4d2:	4601      	mov	r1, r0
 800c4d4:	4628      	mov	r0, r5
 800c4d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c4da:	f000 b827 	b.w	800c52c <_kill_r>
 800c4de:	2b01      	cmp	r3, #1
 800c4e0:	d00a      	beq.n	800c4f8 <_raise_r+0x4c>
 800c4e2:	1c59      	adds	r1, r3, #1
 800c4e4:	d103      	bne.n	800c4ee <_raise_r+0x42>
 800c4e6:	2316      	movs	r3, #22
 800c4e8:	6003      	str	r3, [r0, #0]
 800c4ea:	2001      	movs	r0, #1
 800c4ec:	e7e7      	b.n	800c4be <_raise_r+0x12>
 800c4ee:	2100      	movs	r1, #0
 800c4f0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c4f4:	4620      	mov	r0, r4
 800c4f6:	4798      	blx	r3
 800c4f8:	2000      	movs	r0, #0
 800c4fa:	e7e0      	b.n	800c4be <_raise_r+0x12>

0800c4fc <raise>:
 800c4fc:	4b02      	ldr	r3, [pc, #8]	@ (800c508 <raise+0xc>)
 800c4fe:	4601      	mov	r1, r0
 800c500:	6818      	ldr	r0, [r3, #0]
 800c502:	f7ff bfd3 	b.w	800c4ac <_raise_r>
 800c506:	bf00      	nop
 800c508:	2000001c 	.word	0x2000001c

0800c50c <_isatty_r>:
 800c50c:	b538      	push	{r3, r4, r5, lr}
 800c50e:	4d06      	ldr	r5, [pc, #24]	@ (800c528 <_isatty_r+0x1c>)
 800c510:	2300      	movs	r3, #0
 800c512:	4604      	mov	r4, r0
 800c514:	4608      	mov	r0, r1
 800c516:	602b      	str	r3, [r5, #0]
 800c518:	f7f5 fdc6 	bl	80020a8 <_isatty>
 800c51c:	1c43      	adds	r3, r0, #1
 800c51e:	d102      	bne.n	800c526 <_isatty_r+0x1a>
 800c520:	682b      	ldr	r3, [r5, #0]
 800c522:	b103      	cbz	r3, 800c526 <_isatty_r+0x1a>
 800c524:	6023      	str	r3, [r4, #0]
 800c526:	bd38      	pop	{r3, r4, r5, pc}
 800c528:	2000481c 	.word	0x2000481c

0800c52c <_kill_r>:
 800c52c:	b538      	push	{r3, r4, r5, lr}
 800c52e:	4d07      	ldr	r5, [pc, #28]	@ (800c54c <_kill_r+0x20>)
 800c530:	2300      	movs	r3, #0
 800c532:	4604      	mov	r4, r0
 800c534:	4608      	mov	r0, r1
 800c536:	4611      	mov	r1, r2
 800c538:	602b      	str	r3, [r5, #0]
 800c53a:	f7f5 fd45 	bl	8001fc8 <_kill>
 800c53e:	1c43      	adds	r3, r0, #1
 800c540:	d102      	bne.n	800c548 <_kill_r+0x1c>
 800c542:	682b      	ldr	r3, [r5, #0]
 800c544:	b103      	cbz	r3, 800c548 <_kill_r+0x1c>
 800c546:	6023      	str	r3, [r4, #0]
 800c548:	bd38      	pop	{r3, r4, r5, pc}
 800c54a:	bf00      	nop
 800c54c:	2000481c 	.word	0x2000481c

0800c550 <_getpid_r>:
 800c550:	f7f5 bd32 	b.w	8001fb8 <_getpid>

0800c554 <_fstat_r>:
 800c554:	b538      	push	{r3, r4, r5, lr}
 800c556:	4d07      	ldr	r5, [pc, #28]	@ (800c574 <_fstat_r+0x20>)
 800c558:	2300      	movs	r3, #0
 800c55a:	4604      	mov	r4, r0
 800c55c:	4608      	mov	r0, r1
 800c55e:	4611      	mov	r1, r2
 800c560:	602b      	str	r3, [r5, #0]
 800c562:	f7f5 fd91 	bl	8002088 <_fstat>
 800c566:	1c43      	adds	r3, r0, #1
 800c568:	d102      	bne.n	800c570 <_fstat_r+0x1c>
 800c56a:	682b      	ldr	r3, [r5, #0]
 800c56c:	b103      	cbz	r3, 800c570 <_fstat_r+0x1c>
 800c56e:	6023      	str	r3, [r4, #0]
 800c570:	bd38      	pop	{r3, r4, r5, pc}
 800c572:	bf00      	nop
 800c574:	2000481c 	.word	0x2000481c

0800c578 <_init>:
 800c578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c57a:	bf00      	nop
 800c57c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c57e:	bc08      	pop	{r3}
 800c580:	469e      	mov	lr, r3
 800c582:	4770      	bx	lr

0800c584 <_fini>:
 800c584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c586:	bf00      	nop
 800c588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c58a:	bc08      	pop	{r3}
 800c58c:	469e      	mov	lr, r3
 800c58e:	4770      	bx	lr
