
P23_VCU_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014ea8  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a8  08015178  08015178  00025178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08015420  08015420  00025420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08015428  08015428  00025428  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801542c  0801542c  0002542c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000083c  24000000  08015430  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000054b8  2400083c  08015c6c  0003083c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24005cf4  08015c6c  00035cf4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0003083c  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  0003086a  2**0
                  CONTENTS, READONLY
 11 .debug_info   00030a0c  00000000  00000000  000308ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00005906  00000000  00000000  000612b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002368  00000000  00000000  00066bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001b84  00000000  00000000  00068f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003a757  00000000  00000000  0006aaac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002ed27  00000000  00000000  000a5203  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0017886a  00000000  00000000  000d3f2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00009854  00000000  00000000  0024c794  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000007a  00000000  00000000  00255fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400083c 	.word	0x2400083c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08015160 	.word	0x08015160

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000840 	.word	0x24000840
 800030c:	08015160 	.word	0x08015160

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b970 	b.w	8000608 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9e08      	ldr	r6, [sp, #32]
 8000346:	460d      	mov	r5, r1
 8000348:	4604      	mov	r4, r0
 800034a:	460f      	mov	r7, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4694      	mov	ip, r2
 8000354:	d965      	bls.n	8000422 <__udivmoddi4+0xe2>
 8000356:	fab2 f382 	clz	r3, r2
 800035a:	b143      	cbz	r3, 800036e <__udivmoddi4+0x2e>
 800035c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000360:	f1c3 0220 	rsb	r2, r3, #32
 8000364:	409f      	lsls	r7, r3
 8000366:	fa20 f202 	lsr.w	r2, r0, r2
 800036a:	4317      	orrs	r7, r2
 800036c:	409c      	lsls	r4, r3
 800036e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000372:	fa1f f58c 	uxth.w	r5, ip
 8000376:	fbb7 f1fe 	udiv	r1, r7, lr
 800037a:	0c22      	lsrs	r2, r4, #16
 800037c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000380:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000384:	fb01 f005 	mul.w	r0, r1, r5
 8000388:	4290      	cmp	r0, r2
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038c:	eb1c 0202 	adds.w	r2, ip, r2
 8000390:	f101 37ff 	add.w	r7, r1, #4294967295
 8000394:	f080 811c 	bcs.w	80005d0 <__udivmoddi4+0x290>
 8000398:	4290      	cmp	r0, r2
 800039a:	f240 8119 	bls.w	80005d0 <__udivmoddi4+0x290>
 800039e:	3902      	subs	r1, #2
 80003a0:	4462      	add	r2, ip
 80003a2:	1a12      	subs	r2, r2, r0
 80003a4:	b2a4      	uxth	r4, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003b2:	fb00 f505 	mul.w	r5, r0, r5
 80003b6:	42a5      	cmp	r5, r4
 80003b8:	d90a      	bls.n	80003d0 <__udivmoddi4+0x90>
 80003ba:	eb1c 0404 	adds.w	r4, ip, r4
 80003be:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c2:	f080 8107 	bcs.w	80005d4 <__udivmoddi4+0x294>
 80003c6:	42a5      	cmp	r5, r4
 80003c8:	f240 8104 	bls.w	80005d4 <__udivmoddi4+0x294>
 80003cc:	4464      	add	r4, ip
 80003ce:	3802      	subs	r0, #2
 80003d0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d4:	1b64      	subs	r4, r4, r5
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11e      	cbz	r6, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40dc      	lsrs	r4, r3
 80003dc:	2300      	movs	r3, #0
 80003de:	e9c6 4300 	strd	r4, r3, [r6]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0xbc>
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	f000 80ed 	beq.w	80005ca <__udivmoddi4+0x28a>
 80003f0:	2100      	movs	r1, #0
 80003f2:	e9c6 0500 	strd	r0, r5, [r6]
 80003f6:	4608      	mov	r0, r1
 80003f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fc:	fab3 f183 	clz	r1, r3
 8000400:	2900      	cmp	r1, #0
 8000402:	d149      	bne.n	8000498 <__udivmoddi4+0x158>
 8000404:	42ab      	cmp	r3, r5
 8000406:	d302      	bcc.n	800040e <__udivmoddi4+0xce>
 8000408:	4282      	cmp	r2, r0
 800040a:	f200 80f8 	bhi.w	80005fe <__udivmoddi4+0x2be>
 800040e:	1a84      	subs	r4, r0, r2
 8000410:	eb65 0203 	sbc.w	r2, r5, r3
 8000414:	2001      	movs	r0, #1
 8000416:	4617      	mov	r7, r2
 8000418:	2e00      	cmp	r6, #0
 800041a:	d0e2      	beq.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	e9c6 4700 	strd	r4, r7, [r6]
 8000420:	e7df      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000422:	b902      	cbnz	r2, 8000426 <__udivmoddi4+0xe6>
 8000424:	deff      	udf	#255	; 0xff
 8000426:	fab2 f382 	clz	r3, r2
 800042a:	2b00      	cmp	r3, #0
 800042c:	f040 8090 	bne.w	8000550 <__udivmoddi4+0x210>
 8000430:	1a8a      	subs	r2, r1, r2
 8000432:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000436:	fa1f fe8c 	uxth.w	lr, ip
 800043a:	2101      	movs	r1, #1
 800043c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000440:	fb07 2015 	mls	r0, r7, r5, r2
 8000444:	0c22      	lsrs	r2, r4, #16
 8000446:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800044a:	fb0e f005 	mul.w	r0, lr, r5
 800044e:	4290      	cmp	r0, r2
 8000450:	d908      	bls.n	8000464 <__udivmoddi4+0x124>
 8000452:	eb1c 0202 	adds.w	r2, ip, r2
 8000456:	f105 38ff 	add.w	r8, r5, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x122>
 800045c:	4290      	cmp	r0, r2
 800045e:	f200 80cb 	bhi.w	80005f8 <__udivmoddi4+0x2b8>
 8000462:	4645      	mov	r5, r8
 8000464:	1a12      	subs	r2, r2, r0
 8000466:	b2a4      	uxth	r4, r4
 8000468:	fbb2 f0f7 	udiv	r0, r2, r7
 800046c:	fb07 2210 	mls	r2, r7, r0, r2
 8000470:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000474:	fb0e fe00 	mul.w	lr, lr, r0
 8000478:	45a6      	cmp	lr, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x14e>
 800047c:	eb1c 0404 	adds.w	r4, ip, r4
 8000480:	f100 32ff 	add.w	r2, r0, #4294967295
 8000484:	d202      	bcs.n	800048c <__udivmoddi4+0x14c>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f200 80bb 	bhi.w	8000602 <__udivmoddi4+0x2c2>
 800048c:	4610      	mov	r0, r2
 800048e:	eba4 040e 	sub.w	r4, r4, lr
 8000492:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000496:	e79f      	b.n	80003d8 <__udivmoddi4+0x98>
 8000498:	f1c1 0720 	rsb	r7, r1, #32
 800049c:	408b      	lsls	r3, r1
 800049e:	fa22 fc07 	lsr.w	ip, r2, r7
 80004a2:	ea4c 0c03 	orr.w	ip, ip, r3
 80004a6:	fa05 f401 	lsl.w	r4, r5, r1
 80004aa:	fa20 f307 	lsr.w	r3, r0, r7
 80004ae:	40fd      	lsrs	r5, r7
 80004b0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004b4:	4323      	orrs	r3, r4
 80004b6:	fbb5 f8f9 	udiv	r8, r5, r9
 80004ba:	fa1f fe8c 	uxth.w	lr, ip
 80004be:	fb09 5518 	mls	r5, r9, r8, r5
 80004c2:	0c1c      	lsrs	r4, r3, #16
 80004c4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004c8:	fb08 f50e 	mul.w	r5, r8, lr
 80004cc:	42a5      	cmp	r5, r4
 80004ce:	fa02 f201 	lsl.w	r2, r2, r1
 80004d2:	fa00 f001 	lsl.w	r0, r0, r1
 80004d6:	d90b      	bls.n	80004f0 <__udivmoddi4+0x1b0>
 80004d8:	eb1c 0404 	adds.w	r4, ip, r4
 80004dc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004e0:	f080 8088 	bcs.w	80005f4 <__udivmoddi4+0x2b4>
 80004e4:	42a5      	cmp	r5, r4
 80004e6:	f240 8085 	bls.w	80005f4 <__udivmoddi4+0x2b4>
 80004ea:	f1a8 0802 	sub.w	r8, r8, #2
 80004ee:	4464      	add	r4, ip
 80004f0:	1b64      	subs	r4, r4, r5
 80004f2:	b29d      	uxth	r5, r3
 80004f4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004f8:	fb09 4413 	mls	r4, r9, r3, r4
 80004fc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000500:	fb03 fe0e 	mul.w	lr, r3, lr
 8000504:	45a6      	cmp	lr, r4
 8000506:	d908      	bls.n	800051a <__udivmoddi4+0x1da>
 8000508:	eb1c 0404 	adds.w	r4, ip, r4
 800050c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000510:	d26c      	bcs.n	80005ec <__udivmoddi4+0x2ac>
 8000512:	45a6      	cmp	lr, r4
 8000514:	d96a      	bls.n	80005ec <__udivmoddi4+0x2ac>
 8000516:	3b02      	subs	r3, #2
 8000518:	4464      	add	r4, ip
 800051a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800051e:	fba3 9502 	umull	r9, r5, r3, r2
 8000522:	eba4 040e 	sub.w	r4, r4, lr
 8000526:	42ac      	cmp	r4, r5
 8000528:	46c8      	mov	r8, r9
 800052a:	46ae      	mov	lr, r5
 800052c:	d356      	bcc.n	80005dc <__udivmoddi4+0x29c>
 800052e:	d053      	beq.n	80005d8 <__udivmoddi4+0x298>
 8000530:	b156      	cbz	r6, 8000548 <__udivmoddi4+0x208>
 8000532:	ebb0 0208 	subs.w	r2, r0, r8
 8000536:	eb64 040e 	sbc.w	r4, r4, lr
 800053a:	fa04 f707 	lsl.w	r7, r4, r7
 800053e:	40ca      	lsrs	r2, r1
 8000540:	40cc      	lsrs	r4, r1
 8000542:	4317      	orrs	r7, r2
 8000544:	e9c6 7400 	strd	r7, r4, [r6]
 8000548:	4618      	mov	r0, r3
 800054a:	2100      	movs	r1, #0
 800054c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000550:	f1c3 0120 	rsb	r1, r3, #32
 8000554:	fa02 fc03 	lsl.w	ip, r2, r3
 8000558:	fa20 f201 	lsr.w	r2, r0, r1
 800055c:	fa25 f101 	lsr.w	r1, r5, r1
 8000560:	409d      	lsls	r5, r3
 8000562:	432a      	orrs	r2, r5
 8000564:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000568:	fa1f fe8c 	uxth.w	lr, ip
 800056c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000570:	fb07 1510 	mls	r5, r7, r0, r1
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800057a:	fb00 f50e 	mul.w	r5, r0, lr
 800057e:	428d      	cmp	r5, r1
 8000580:	fa04 f403 	lsl.w	r4, r4, r3
 8000584:	d908      	bls.n	8000598 <__udivmoddi4+0x258>
 8000586:	eb1c 0101 	adds.w	r1, ip, r1
 800058a:	f100 38ff 	add.w	r8, r0, #4294967295
 800058e:	d22f      	bcs.n	80005f0 <__udivmoddi4+0x2b0>
 8000590:	428d      	cmp	r5, r1
 8000592:	d92d      	bls.n	80005f0 <__udivmoddi4+0x2b0>
 8000594:	3802      	subs	r0, #2
 8000596:	4461      	add	r1, ip
 8000598:	1b49      	subs	r1, r1, r5
 800059a:	b292      	uxth	r2, r2
 800059c:	fbb1 f5f7 	udiv	r5, r1, r7
 80005a0:	fb07 1115 	mls	r1, r7, r5, r1
 80005a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005a8:	fb05 f10e 	mul.w	r1, r5, lr
 80005ac:	4291      	cmp	r1, r2
 80005ae:	d908      	bls.n	80005c2 <__udivmoddi4+0x282>
 80005b0:	eb1c 0202 	adds.w	r2, ip, r2
 80005b4:	f105 38ff 	add.w	r8, r5, #4294967295
 80005b8:	d216      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 80005ba:	4291      	cmp	r1, r2
 80005bc:	d914      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 80005be:	3d02      	subs	r5, #2
 80005c0:	4462      	add	r2, ip
 80005c2:	1a52      	subs	r2, r2, r1
 80005c4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005c8:	e738      	b.n	800043c <__udivmoddi4+0xfc>
 80005ca:	4631      	mov	r1, r6
 80005cc:	4630      	mov	r0, r6
 80005ce:	e708      	b.n	80003e2 <__udivmoddi4+0xa2>
 80005d0:	4639      	mov	r1, r7
 80005d2:	e6e6      	b.n	80003a2 <__udivmoddi4+0x62>
 80005d4:	4610      	mov	r0, r2
 80005d6:	e6fb      	b.n	80003d0 <__udivmoddi4+0x90>
 80005d8:	4548      	cmp	r0, r9
 80005da:	d2a9      	bcs.n	8000530 <__udivmoddi4+0x1f0>
 80005dc:	ebb9 0802 	subs.w	r8, r9, r2
 80005e0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005e4:	3b01      	subs	r3, #1
 80005e6:	e7a3      	b.n	8000530 <__udivmoddi4+0x1f0>
 80005e8:	4645      	mov	r5, r8
 80005ea:	e7ea      	b.n	80005c2 <__udivmoddi4+0x282>
 80005ec:	462b      	mov	r3, r5
 80005ee:	e794      	b.n	800051a <__udivmoddi4+0x1da>
 80005f0:	4640      	mov	r0, r8
 80005f2:	e7d1      	b.n	8000598 <__udivmoddi4+0x258>
 80005f4:	46d0      	mov	r8, sl
 80005f6:	e77b      	b.n	80004f0 <__udivmoddi4+0x1b0>
 80005f8:	3d02      	subs	r5, #2
 80005fa:	4462      	add	r2, ip
 80005fc:	e732      	b.n	8000464 <__udivmoddi4+0x124>
 80005fe:	4608      	mov	r0, r1
 8000600:	e70a      	b.n	8000418 <__udivmoddi4+0xd8>
 8000602:	4464      	add	r4, ip
 8000604:	3802      	subs	r0, #2
 8000606:	e742      	b.n	800048e <__udivmoddi4+0x14e>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc2;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b08c      	sub	sp, #48	; 0x30
 8000610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000612:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]
 800061a:	605a      	str	r2, [r3, #4]
 800061c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800061e:	463b      	mov	r3, r7
 8000620:	2224      	movs	r2, #36	; 0x24
 8000622:	2100      	movs	r1, #0
 8000624:	4618      	mov	r0, r3
 8000626:	f014 fd01 	bl	801502c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800062a:	4b39      	ldr	r3, [pc, #228]	; (8000710 <MX_ADC1_Init+0x104>)
 800062c:	4a39      	ldr	r2, [pc, #228]	; (8000714 <MX_ADC1_Init+0x108>)
 800062e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000630:	4b37      	ldr	r3, [pc, #220]	; (8000710 <MX_ADC1_Init+0x104>)
 8000632:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000636:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000638:	4b35      	ldr	r3, [pc, #212]	; (8000710 <MX_ADC1_Init+0x104>)
 800063a:	2208      	movs	r2, #8
 800063c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800063e:	4b34      	ldr	r3, [pc, #208]	; (8000710 <MX_ADC1_Init+0x104>)
 8000640:	2201      	movs	r2, #1
 8000642:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000644:	4b32      	ldr	r3, [pc, #200]	; (8000710 <MX_ADC1_Init+0x104>)
 8000646:	2204      	movs	r2, #4
 8000648:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800064a:	4b31      	ldr	r3, [pc, #196]	; (8000710 <MX_ADC1_Init+0x104>)
 800064c:	2200      	movs	r2, #0
 800064e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000650:	4b2f      	ldr	r3, [pc, #188]	; (8000710 <MX_ADC1_Init+0x104>)
 8000652:	2201      	movs	r2, #1
 8000654:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8000656:	4b2e      	ldr	r3, [pc, #184]	; (8000710 <MX_ADC1_Init+0x104>)
 8000658:	2202      	movs	r2, #2
 800065a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800065c:	4b2c      	ldr	r3, [pc, #176]	; (8000710 <MX_ADC1_Init+0x104>)
 800065e:	2200      	movs	r2, #0
 8000660:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000664:	4b2a      	ldr	r3, [pc, #168]	; (8000710 <MX_ADC1_Init+0x104>)
 8000666:	2200      	movs	r2, #0
 8000668:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800066a:	4b29      	ldr	r3, [pc, #164]	; (8000710 <MX_ADC1_Init+0x104>)
 800066c:	2200      	movs	r2, #0
 800066e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000670:	4b27      	ldr	r3, [pc, #156]	; (8000710 <MX_ADC1_Init+0x104>)
 8000672:	2203      	movs	r2, #3
 8000674:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000676:	4b26      	ldr	r3, [pc, #152]	; (8000710 <MX_ADC1_Init+0x104>)
 8000678:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800067c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800067e:	4b24      	ldr	r3, [pc, #144]	; (8000710 <MX_ADC1_Init+0x104>)
 8000680:	2200      	movs	r2, #0
 8000682:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8000684:	4b22      	ldr	r3, [pc, #136]	; (8000710 <MX_ADC1_Init+0x104>)
 8000686:	2200      	movs	r2, #0
 8000688:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800068c:	4820      	ldr	r0, [pc, #128]	; (8000710 <MX_ADC1_Init+0x104>)
 800068e:	f005 fe41 	bl	8006314 <HAL_ADC_Init>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000698:	f004 fc7e 	bl	8004f98 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800069c:	2300      	movs	r3, #0
 800069e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80006a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006a4:	4619      	mov	r1, r3
 80006a6:	481a      	ldr	r0, [pc, #104]	; (8000710 <MX_ADC1_Init+0x104>)
 80006a8:	f007 f88a 	bl	80077c0 <HAL_ADCEx_MultiModeConfigChannel>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80006b2:	f004 fc71 	bl	8004f98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 80006b6:	4b18      	ldr	r3, [pc, #96]	; (8000718 <MX_ADC1_Init+0x10c>)
 80006b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006ba:	2306      	movs	r3, #6
 80006bc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 80006be:	2307      	movs	r3, #7
 80006c0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006c2:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80006c6:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006c8:	2304      	movs	r3, #4
 80006ca:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80006d0:	2300      	movs	r3, #0
 80006d2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006d6:	463b      	mov	r3, r7
 80006d8:	4619      	mov	r1, r3
 80006da:	480d      	ldr	r0, [pc, #52]	; (8000710 <MX_ADC1_Init+0x104>)
 80006dc:	f006 f912 	bl	8006904 <HAL_ADC_ConfigChannel>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80006e6:	f004 fc57 	bl	8004f98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80006ea:	4b0c      	ldr	r3, [pc, #48]	; (800071c <MX_ADC1_Init+0x110>)
 80006ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80006ee:	230c      	movs	r3, #12
 80006f0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006f2:	463b      	mov	r3, r7
 80006f4:	4619      	mov	r1, r3
 80006f6:	4806      	ldr	r0, [pc, #24]	; (8000710 <MX_ADC1_Init+0x104>)
 80006f8:	f006 f904 	bl	8006904 <HAL_ADC_ConfigChannel>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8000702:	f004 fc49 	bl	8004f98 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000706:	bf00      	nop
 8000708:	3730      	adds	r7, #48	; 0x30
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	24000878 	.word	0x24000878
 8000714:	40022000 	.word	0x40022000
 8000718:	47520000 	.word	0x47520000
 800071c:	10c00010 	.word	0x10c00010

08000720 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b08a      	sub	sp, #40	; 0x28
 8000724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000726:	1d3b      	adds	r3, r7, #4
 8000728:	2224      	movs	r2, #36	; 0x24
 800072a:	2100      	movs	r1, #0
 800072c:	4618      	mov	r0, r3
 800072e:	f014 fc7d 	bl	801502c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000732:	4b2b      	ldr	r3, [pc, #172]	; (80007e0 <MX_ADC2_Init+0xc0>)
 8000734:	4a2b      	ldr	r2, [pc, #172]	; (80007e4 <MX_ADC2_Init+0xc4>)
 8000736:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000738:	4b29      	ldr	r3, [pc, #164]	; (80007e0 <MX_ADC2_Init+0xc0>)
 800073a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800073e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000740:	4b27      	ldr	r3, [pc, #156]	; (80007e0 <MX_ADC2_Init+0xc0>)
 8000742:	2208      	movs	r2, #8
 8000744:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000746:	4b26      	ldr	r3, [pc, #152]	; (80007e0 <MX_ADC2_Init+0xc0>)
 8000748:	2200      	movs	r2, #0
 800074a:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800074c:	4b24      	ldr	r3, [pc, #144]	; (80007e0 <MX_ADC2_Init+0xc0>)
 800074e:	2204      	movs	r2, #4
 8000750:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000752:	4b23      	ldr	r3, [pc, #140]	; (80007e0 <MX_ADC2_Init+0xc0>)
 8000754:	2200      	movs	r2, #0
 8000756:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000758:	4b21      	ldr	r3, [pc, #132]	; (80007e0 <MX_ADC2_Init+0xc0>)
 800075a:	2201      	movs	r2, #1
 800075c:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 800075e:	4b20      	ldr	r3, [pc, #128]	; (80007e0 <MX_ADC2_Init+0xc0>)
 8000760:	2201      	movs	r2, #1
 8000762:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000764:	4b1e      	ldr	r3, [pc, #120]	; (80007e0 <MX_ADC2_Init+0xc0>)
 8000766:	2200      	movs	r2, #0
 8000768:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800076c:	4b1c      	ldr	r3, [pc, #112]	; (80007e0 <MX_ADC2_Init+0xc0>)
 800076e:	2200      	movs	r2, #0
 8000770:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000772:	4b1b      	ldr	r3, [pc, #108]	; (80007e0 <MX_ADC2_Init+0xc0>)
 8000774:	2200      	movs	r2, #0
 8000776:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000778:	4b19      	ldr	r3, [pc, #100]	; (80007e0 <MX_ADC2_Init+0xc0>)
 800077a:	2203      	movs	r2, #3
 800077c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800077e:	4b18      	ldr	r3, [pc, #96]	; (80007e0 <MX_ADC2_Init+0xc0>)
 8000780:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000784:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000786:	4b16      	ldr	r3, [pc, #88]	; (80007e0 <MX_ADC2_Init+0xc0>)
 8000788:	2200      	movs	r2, #0
 800078a:	641a      	str	r2, [r3, #64]	; 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 800078c:	4b14      	ldr	r3, [pc, #80]	; (80007e0 <MX_ADC2_Init+0xc0>)
 800078e:	2200      	movs	r2, #0
 8000790:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000794:	4812      	ldr	r0, [pc, #72]	; (80007e0 <MX_ADC2_Init+0xc0>)
 8000796:	f005 fdbd 	bl	8006314 <HAL_ADC_Init>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d001      	beq.n	80007a4 <MX_ADC2_Init+0x84>
  {
    Error_Handler();
 80007a0:	f004 fbfa 	bl	8004f98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_19;
 80007a4:	4b10      	ldr	r3, [pc, #64]	; (80007e8 <MX_ADC2_Init+0xc8>)
 80007a6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007a8:	2306      	movs	r3, #6
 80007aa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 80007ac:	2307      	movs	r3, #7
 80007ae:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007b0:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80007b4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007b6:	2304      	movs	r3, #4
 80007b8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007ba:	2300      	movs	r3, #0
 80007bc:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80007be:	2300      	movs	r3, #0
 80007c0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80007c4:	1d3b      	adds	r3, r7, #4
 80007c6:	4619      	mov	r1, r3
 80007c8:	4805      	ldr	r0, [pc, #20]	; (80007e0 <MX_ADC2_Init+0xc0>)
 80007ca:	f006 f89b 	bl	8006904 <HAL_ADC_ConfigChannel>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <MX_ADC2_Init+0xb8>
  {
    Error_Handler();
 80007d4:	f004 fbe0 	bl	8004f98 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80007d8:	bf00      	nop
 80007da:	3728      	adds	r7, #40	; 0x28
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	240008e8 	.word	0x240008e8
 80007e4:	40022100 	.word	0x40022100
 80007e8:	4fb80000 	.word	0x4fb80000

080007ec <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b08a      	sub	sp, #40	; 0x28
 80007f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007f2:	1d3b      	adds	r3, r7, #4
 80007f4:	2224      	movs	r2, #36	; 0x24
 80007f6:	2100      	movs	r1, #0
 80007f8:	4618      	mov	r0, r3
 80007fa:	f014 fc17 	bl	801502c <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80007fe:	4b37      	ldr	r3, [pc, #220]	; (80008dc <MX_ADC3_Init+0xf0>)
 8000800:	4a37      	ldr	r2, [pc, #220]	; (80008e0 <MX_ADC3_Init+0xf4>)
 8000802:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000804:	4b35      	ldr	r3, [pc, #212]	; (80008dc <MX_ADC3_Init+0xf0>)
 8000806:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800080a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800080c:	4b33      	ldr	r3, [pc, #204]	; (80008dc <MX_ADC3_Init+0xf0>)
 800080e:	2208      	movs	r2, #8
 8000810:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8000812:	4b32      	ldr	r3, [pc, #200]	; (80008dc <MX_ADC3_Init+0xf0>)
 8000814:	2200      	movs	r2, #0
 8000816:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000818:	4b30      	ldr	r3, [pc, #192]	; (80008dc <MX_ADC3_Init+0xf0>)
 800081a:	2201      	movs	r2, #1
 800081c:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800081e:	4b2f      	ldr	r3, [pc, #188]	; (80008dc <MX_ADC3_Init+0xf0>)
 8000820:	2204      	movs	r2, #4
 8000822:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000824:	4b2d      	ldr	r3, [pc, #180]	; (80008dc <MX_ADC3_Init+0xf0>)
 8000826:	2200      	movs	r2, #0
 8000828:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800082a:	4b2c      	ldr	r3, [pc, #176]	; (80008dc <MX_ADC3_Init+0xf0>)
 800082c:	2201      	movs	r2, #1
 800082e:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 2;
 8000830:	4b2a      	ldr	r3, [pc, #168]	; (80008dc <MX_ADC3_Init+0xf0>)
 8000832:	2202      	movs	r2, #2
 8000834:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000836:	4b29      	ldr	r3, [pc, #164]	; (80008dc <MX_ADC3_Init+0xf0>)
 8000838:	2200      	movs	r2, #0
 800083a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800083e:	4b27      	ldr	r3, [pc, #156]	; (80008dc <MX_ADC3_Init+0xf0>)
 8000840:	2200      	movs	r2, #0
 8000842:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000844:	4b25      	ldr	r3, [pc, #148]	; (80008dc <MX_ADC3_Init+0xf0>)
 8000846:	2200      	movs	r2, #0
 8000848:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800084a:	4b24      	ldr	r3, [pc, #144]	; (80008dc <MX_ADC3_Init+0xf0>)
 800084c:	2201      	movs	r2, #1
 800084e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000852:	4b22      	ldr	r3, [pc, #136]	; (80008dc <MX_ADC3_Init+0xf0>)
 8000854:	2200      	movs	r2, #0
 8000856:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000858:	4b20      	ldr	r3, [pc, #128]	; (80008dc <MX_ADC3_Init+0xf0>)
 800085a:	2203      	movs	r2, #3
 800085c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800085e:	4b1f      	ldr	r3, [pc, #124]	; (80008dc <MX_ADC3_Init+0xf0>)
 8000860:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000864:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000866:	4b1d      	ldr	r3, [pc, #116]	; (80008dc <MX_ADC3_Init+0xf0>)
 8000868:	2200      	movs	r2, #0
 800086a:	641a      	str	r2, [r3, #64]	; 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 800086c:	4b1b      	ldr	r3, [pc, #108]	; (80008dc <MX_ADC3_Init+0xf0>)
 800086e:	2200      	movs	r2, #0
 8000870:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000874:	4819      	ldr	r0, [pc, #100]	; (80008dc <MX_ADC3_Init+0xf0>)
 8000876:	f005 fd4d 	bl	8006314 <HAL_ADC_Init>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <MX_ADC3_Init+0x98>
  {
    Error_Handler();
 8000880:	f004 fb8a 	bl	8004f98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000884:	2301      	movs	r3, #1
 8000886:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000888:	2306      	movs	r3, #6
 800088a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_640CYCLES_5;
 800088c:	2307      	movs	r3, #7
 800088e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000890:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000894:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000896:	2304      	movs	r3, #4
 8000898:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800089a:	2300      	movs	r3, #0
 800089c:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 800089e:	2300      	movs	r3, #0
 80008a0:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80008a2:	1d3b      	adds	r3, r7, #4
 80008a4:	4619      	mov	r1, r3
 80008a6:	480d      	ldr	r0, [pc, #52]	; (80008dc <MX_ADC3_Init+0xf0>)
 80008a8:	f006 f82c 	bl	8006904 <HAL_ADC_ConfigChannel>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <MX_ADC3_Init+0xca>
  {
    Error_Handler();
 80008b2:	f004 fb71 	bl	8004f98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80008b6:	4b0b      	ldr	r3, [pc, #44]	; (80008e4 <MX_ADC3_Init+0xf8>)
 80008b8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80008ba:	230c      	movs	r3, #12
 80008bc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80008be:	1d3b      	adds	r3, r7, #4
 80008c0:	4619      	mov	r1, r3
 80008c2:	4806      	ldr	r0, [pc, #24]	; (80008dc <MX_ADC3_Init+0xf0>)
 80008c4:	f006 f81e 	bl	8006904 <HAL_ADC_ConfigChannel>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <MX_ADC3_Init+0xe6>
  {
    Error_Handler();
 80008ce:	f004 fb63 	bl	8004f98 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80008d2:	bf00      	nop
 80008d4:	3728      	adds	r7, #40	; 0x28
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	24000958 	.word	0x24000958
 80008e0:	58026000 	.word	0x58026000
 80008e4:	0c900008 	.word	0x0c900008

080008e8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b090      	sub	sp, #64	; 0x40
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a75      	ldr	r2, [pc, #468]	; (8000adc <HAL_ADC_MspInit+0x1f4>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d17e      	bne.n	8000a08 <HAL_ADC_MspInit+0x120>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800090a:	4b75      	ldr	r3, [pc, #468]	; (8000ae0 <HAL_ADC_MspInit+0x1f8>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	3301      	adds	r3, #1
 8000910:	4a73      	ldr	r2, [pc, #460]	; (8000ae0 <HAL_ADC_MspInit+0x1f8>)
 8000912:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000914:	4b72      	ldr	r3, [pc, #456]	; (8000ae0 <HAL_ADC_MspInit+0x1f8>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	2b01      	cmp	r3, #1
 800091a:	d10e      	bne.n	800093a <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800091c:	4b71      	ldr	r3, [pc, #452]	; (8000ae4 <HAL_ADC_MspInit+0x1fc>)
 800091e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000922:	4a70      	ldr	r2, [pc, #448]	; (8000ae4 <HAL_ADC_MspInit+0x1fc>)
 8000924:	f043 0320 	orr.w	r3, r3, #32
 8000928:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800092c:	4b6d      	ldr	r3, [pc, #436]	; (8000ae4 <HAL_ADC_MspInit+0x1fc>)
 800092e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000932:	f003 0320 	and.w	r3, r3, #32
 8000936:	62bb      	str	r3, [r7, #40]	; 0x28
 8000938:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800093a:	4b6a      	ldr	r3, [pc, #424]	; (8000ae4 <HAL_ADC_MspInit+0x1fc>)
 800093c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000940:	4a68      	ldr	r2, [pc, #416]	; (8000ae4 <HAL_ADC_MspInit+0x1fc>)
 8000942:	f043 0301 	orr.w	r3, r3, #1
 8000946:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800094a:	4b66      	ldr	r3, [pc, #408]	; (8000ae4 <HAL_ADC_MspInit+0x1fc>)
 800094c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000950:	f003 0301 	and.w	r3, r3, #1
 8000954:	627b      	str	r3, [r7, #36]	; 0x24
 8000956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000958:	4b62      	ldr	r3, [pc, #392]	; (8000ae4 <HAL_ADC_MspInit+0x1fc>)
 800095a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800095e:	4a61      	ldr	r2, [pc, #388]	; (8000ae4 <HAL_ADC_MspInit+0x1fc>)
 8000960:	f043 0304 	orr.w	r3, r3, #4
 8000964:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000968:	4b5e      	ldr	r3, [pc, #376]	; (8000ae4 <HAL_ADC_MspInit+0x1fc>)
 800096a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800096e:	f003 0304 	and.w	r3, r3, #4
 8000972:	623b      	str	r3, [r7, #32]
 8000974:	6a3b      	ldr	r3, [r7, #32]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_INP17
    PC4     ------> ADC1_INP4
    */
    GPIO_InitStruct.Pin = APPS1_Pin;
 8000976:	2302      	movs	r3, #2
 8000978:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800097a:	2303      	movs	r3, #3
 800097c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(APPS1_GPIO_Port, &GPIO_InitStruct);
 8000982:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000986:	4619      	mov	r1, r3
 8000988:	4857      	ldr	r0, [pc, #348]	; (8000ae8 <HAL_ADC_MspInit+0x200>)
 800098a:	f00a fcdb 	bl	800b344 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = STEERING_Pin;
 800098e:	2310      	movs	r3, #16
 8000990:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000992:	2303      	movs	r3, #3
 8000994:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000996:	2300      	movs	r3, #0
 8000998:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(STEERING_GPIO_Port, &GPIO_InitStruct);
 800099a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800099e:	4619      	mov	r1, r3
 80009a0:	4852      	ldr	r0, [pc, #328]	; (8000aec <HAL_ADC_MspInit+0x204>)
 80009a2:	f00a fccf 	bl	800b344 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream1;
 80009a6:	4b52      	ldr	r3, [pc, #328]	; (8000af0 <HAL_ADC_MspInit+0x208>)
 80009a8:	4a52      	ldr	r2, [pc, #328]	; (8000af4 <HAL_ADC_MspInit+0x20c>)
 80009aa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80009ac:	4b50      	ldr	r3, [pc, #320]	; (8000af0 <HAL_ADC_MspInit+0x208>)
 80009ae:	2209      	movs	r2, #9
 80009b0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009b2:	4b4f      	ldr	r3, [pc, #316]	; (8000af0 <HAL_ADC_MspInit+0x208>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80009b8:	4b4d      	ldr	r3, [pc, #308]	; (8000af0 <HAL_ADC_MspInit+0x208>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80009be:	4b4c      	ldr	r3, [pc, #304]	; (8000af0 <HAL_ADC_MspInit+0x208>)
 80009c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80009c4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80009c6:	4b4a      	ldr	r3, [pc, #296]	; (8000af0 <HAL_ADC_MspInit+0x208>)
 80009c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80009cc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80009ce:	4b48      	ldr	r3, [pc, #288]	; (8000af0 <HAL_ADC_MspInit+0x208>)
 80009d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009d4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80009d6:	4b46      	ldr	r3, [pc, #280]	; (8000af0 <HAL_ADC_MspInit+0x208>)
 80009d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80009dc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80009de:	4b44      	ldr	r3, [pc, #272]	; (8000af0 <HAL_ADC_MspInit+0x208>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80009e4:	4b42      	ldr	r3, [pc, #264]	; (8000af0 <HAL_ADC_MspInit+0x208>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80009ea:	4841      	ldr	r0, [pc, #260]	; (8000af0 <HAL_ADC_MspInit+0x208>)
 80009ec:	f007 f8aa 	bl	8007b44 <HAL_DMA_Init>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <HAL_ADC_MspInit+0x112>
    {
      Error_Handler();
 80009f6:	f004 facf 	bl	8004f98 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	4a3c      	ldr	r2, [pc, #240]	; (8000af0 <HAL_ADC_MspInit+0x208>)
 80009fe:	659a      	str	r2, [r3, #88]	; 0x58
 8000a00:	4a3b      	ldr	r2, [pc, #236]	; (8000af0 <HAL_ADC_MspInit+0x208>)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000a06:	e0fd      	b.n	8000c04 <HAL_ADC_MspInit+0x31c>
  else if(adcHandle->Instance==ADC2)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a3a      	ldr	r2, [pc, #232]	; (8000af8 <HAL_ADC_MspInit+0x210>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d178      	bne.n	8000b04 <HAL_ADC_MspInit+0x21c>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000a12:	4b33      	ldr	r3, [pc, #204]	; (8000ae0 <HAL_ADC_MspInit+0x1f8>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	3301      	adds	r3, #1
 8000a18:	4a31      	ldr	r2, [pc, #196]	; (8000ae0 <HAL_ADC_MspInit+0x1f8>)
 8000a1a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000a1c:	4b30      	ldr	r3, [pc, #192]	; (8000ae0 <HAL_ADC_MspInit+0x1f8>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	2b01      	cmp	r3, #1
 8000a22:	d10e      	bne.n	8000a42 <HAL_ADC_MspInit+0x15a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000a24:	4b2f      	ldr	r3, [pc, #188]	; (8000ae4 <HAL_ADC_MspInit+0x1fc>)
 8000a26:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000a2a:	4a2e      	ldr	r2, [pc, #184]	; (8000ae4 <HAL_ADC_MspInit+0x1fc>)
 8000a2c:	f043 0320 	orr.w	r3, r3, #32
 8000a30:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000a34:	4b2b      	ldr	r3, [pc, #172]	; (8000ae4 <HAL_ADC_MspInit+0x1fc>)
 8000a36:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000a3a:	f003 0320 	and.w	r3, r3, #32
 8000a3e:	61fb      	str	r3, [r7, #28]
 8000a40:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a42:	4b28      	ldr	r3, [pc, #160]	; (8000ae4 <HAL_ADC_MspInit+0x1fc>)
 8000a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a48:	4a26      	ldr	r2, [pc, #152]	; (8000ae4 <HAL_ADC_MspInit+0x1fc>)
 8000a4a:	f043 0301 	orr.w	r3, r3, #1
 8000a4e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a52:	4b24      	ldr	r3, [pc, #144]	; (8000ae4 <HAL_ADC_MspInit+0x1fc>)
 8000a54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a58:	f003 0301 	and.w	r3, r3, #1
 8000a5c:	61bb      	str	r3, [r7, #24]
 8000a5e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = APPS2_Pin;
 8000a60:	2320      	movs	r3, #32
 8000a62:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a64:	2303      	movs	r3, #3
 8000a66:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(APPS2_GPIO_Port, &GPIO_InitStruct);
 8000a6c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a70:	4619      	mov	r1, r3
 8000a72:	481d      	ldr	r0, [pc, #116]	; (8000ae8 <HAL_ADC_MspInit+0x200>)
 8000a74:	f00a fc66 	bl	800b344 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Stream2;
 8000a78:	4b20      	ldr	r3, [pc, #128]	; (8000afc <HAL_ADC_MspInit+0x214>)
 8000a7a:	4a21      	ldr	r2, [pc, #132]	; (8000b00 <HAL_ADC_MspInit+0x218>)
 8000a7c:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8000a7e:	4b1f      	ldr	r3, [pc, #124]	; (8000afc <HAL_ADC_MspInit+0x214>)
 8000a80:	220a      	movs	r2, #10
 8000a82:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a84:	4b1d      	ldr	r3, [pc, #116]	; (8000afc <HAL_ADC_MspInit+0x214>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a8a:	4b1c      	ldr	r3, [pc, #112]	; (8000afc <HAL_ADC_MspInit+0x214>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000a90:	4b1a      	ldr	r3, [pc, #104]	; (8000afc <HAL_ADC_MspInit+0x214>)
 8000a92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a96:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a98:	4b18      	ldr	r3, [pc, #96]	; (8000afc <HAL_ADC_MspInit+0x214>)
 8000a9a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a9e:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000aa0:	4b16      	ldr	r3, [pc, #88]	; (8000afc <HAL_ADC_MspInit+0x214>)
 8000aa2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000aa6:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000aa8:	4b14      	ldr	r3, [pc, #80]	; (8000afc <HAL_ADC_MspInit+0x214>)
 8000aaa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000aae:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000ab0:	4b12      	ldr	r3, [pc, #72]	; (8000afc <HAL_ADC_MspInit+0x214>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ab6:	4b11      	ldr	r3, [pc, #68]	; (8000afc <HAL_ADC_MspInit+0x214>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000abc:	480f      	ldr	r0, [pc, #60]	; (8000afc <HAL_ADC_MspInit+0x214>)
 8000abe:	f007 f841 	bl	8007b44 <HAL_DMA_Init>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <HAL_ADC_MspInit+0x1e4>
      Error_Handler();
 8000ac8:	f004 fa66 	bl	8004f98 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	4a0b      	ldr	r2, [pc, #44]	; (8000afc <HAL_ADC_MspInit+0x214>)
 8000ad0:	659a      	str	r2, [r3, #88]	; 0x58
 8000ad2:	4a0a      	ldr	r2, [pc, #40]	; (8000afc <HAL_ADC_MspInit+0x214>)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000ad8:	e094      	b.n	8000c04 <HAL_ADC_MspInit+0x31c>
 8000ada:	bf00      	nop
 8000adc:	40022000 	.word	0x40022000
 8000ae0:	24000b30 	.word	0x24000b30
 8000ae4:	58024400 	.word	0x58024400
 8000ae8:	58020000 	.word	0x58020000
 8000aec:	58020800 	.word	0x58020800
 8000af0:	240009c8 	.word	0x240009c8
 8000af4:	40020028 	.word	0x40020028
 8000af8:	40022100 	.word	0x40022100
 8000afc:	24000a40 	.word	0x24000a40
 8000b00:	40020040 	.word	0x40020040
  else if(adcHandle->Instance==ADC3)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a40      	ldr	r2, [pc, #256]	; (8000c0c <HAL_ADC_MspInit+0x324>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d17a      	bne.n	8000c04 <HAL_ADC_MspInit+0x31c>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000b0e:	4b40      	ldr	r3, [pc, #256]	; (8000c10 <HAL_ADC_MspInit+0x328>)
 8000b10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b14:	4a3e      	ldr	r2, [pc, #248]	; (8000c10 <HAL_ADC_MspInit+0x328>)
 8000b16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000b1a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b1e:	4b3c      	ldr	r3, [pc, #240]	; (8000c10 <HAL_ADC_MspInit+0x328>)
 8000b20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b24:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000b28:	617b      	str	r3, [r7, #20]
 8000b2a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b2c:	4b38      	ldr	r3, [pc, #224]	; (8000c10 <HAL_ADC_MspInit+0x328>)
 8000b2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b32:	4a37      	ldr	r2, [pc, #220]	; (8000c10 <HAL_ADC_MspInit+0x328>)
 8000b34:	f043 0320 	orr.w	r3, r3, #32
 8000b38:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b3c:	4b34      	ldr	r3, [pc, #208]	; (8000c10 <HAL_ADC_MspInit+0x328>)
 8000b3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b42:	f003 0320 	and.w	r3, r3, #32
 8000b46:	613b      	str	r3, [r7, #16]
 8000b48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b4a:	4b31      	ldr	r3, [pc, #196]	; (8000c10 <HAL_ADC_MspInit+0x328>)
 8000b4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b50:	4a2f      	ldr	r2, [pc, #188]	; (8000c10 <HAL_ADC_MspInit+0x328>)
 8000b52:	f043 0304 	orr.w	r3, r3, #4
 8000b56:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b5a:	4b2d      	ldr	r3, [pc, #180]	; (8000c10 <HAL_ADC_MspInit+0x328>)
 8000b5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b60:	f003 0304 	and.w	r3, r3, #4
 8000b64:	60fb      	str	r3, [r7, #12]
 8000b66:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BRF_Pin;
 8000b68:	2380      	movs	r3, #128	; 0x80
 8000b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b6c:	2303      	movs	r3, #3
 8000b6e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b70:	2300      	movs	r3, #0
 8000b72:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(BRF_GPIO_Port, &GPIO_InitStruct);
 8000b74:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4826      	ldr	r0, [pc, #152]	; (8000c14 <HAL_ADC_MspInit+0x32c>)
 8000b7c:	f00a fbe2 	bl	800b344 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ANALOG4_Pin;
 8000b80:	2302      	movs	r3, #2
 8000b82:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b84:	2303      	movs	r3, #3
 8000b86:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ANALOG4_GPIO_Port, &GPIO_InitStruct);
 8000b8c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b90:	4619      	mov	r1, r3
 8000b92:	4821      	ldr	r0, [pc, #132]	; (8000c18 <HAL_ADC_MspInit+0x330>)
 8000b94:	f00a fbd6 	bl	800b344 <HAL_GPIO_Init>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8000b98:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8000b9c:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000ba0:	f005 f8d6 	bl	8005d50 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA2_Stream0;
 8000ba4:	4b1d      	ldr	r3, [pc, #116]	; (8000c1c <HAL_ADC_MspInit+0x334>)
 8000ba6:	4a1e      	ldr	r2, [pc, #120]	; (8000c20 <HAL_ADC_MspInit+0x338>)
 8000ba8:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8000baa:	4b1c      	ldr	r3, [pc, #112]	; (8000c1c <HAL_ADC_MspInit+0x334>)
 8000bac:	2273      	movs	r2, #115	; 0x73
 8000bae:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bb0:	4b1a      	ldr	r3, [pc, #104]	; (8000c1c <HAL_ADC_MspInit+0x334>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bb6:	4b19      	ldr	r3, [pc, #100]	; (8000c1c <HAL_ADC_MspInit+0x334>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000bbc:	4b17      	ldr	r3, [pc, #92]	; (8000c1c <HAL_ADC_MspInit+0x334>)
 8000bbe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000bc2:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000bc4:	4b15      	ldr	r3, [pc, #84]	; (8000c1c <HAL_ADC_MspInit+0x334>)
 8000bc6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000bca:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000bcc:	4b13      	ldr	r3, [pc, #76]	; (8000c1c <HAL_ADC_MspInit+0x334>)
 8000bce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bd2:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8000bd4:	4b11      	ldr	r3, [pc, #68]	; (8000c1c <HAL_ADC_MspInit+0x334>)
 8000bd6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000bda:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000bdc:	4b0f      	ldr	r3, [pc, #60]	; (8000c1c <HAL_ADC_MspInit+0x334>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000be2:	4b0e      	ldr	r3, [pc, #56]	; (8000c1c <HAL_ADC_MspInit+0x334>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8000be8:	480c      	ldr	r0, [pc, #48]	; (8000c1c <HAL_ADC_MspInit+0x334>)
 8000bea:	f006 ffab 	bl	8007b44 <HAL_DMA_Init>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <HAL_ADC_MspInit+0x310>
      Error_Handler();
 8000bf4:	f004 f9d0 	bl	8004f98 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	4a08      	ldr	r2, [pc, #32]	; (8000c1c <HAL_ADC_MspInit+0x334>)
 8000bfc:	659a      	str	r2, [r3, #88]	; 0x58
 8000bfe:	4a07      	ldr	r2, [pc, #28]	; (8000c1c <HAL_ADC_MspInit+0x334>)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000c04:	bf00      	nop
 8000c06:	3740      	adds	r7, #64	; 0x40
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	58026000 	.word	0x58026000
 8000c10:	58024400 	.word	0x58024400
 8000c14:	58021400 	.word	0x58021400
 8000c18:	58020800 	.word	0x58020800
 8000c1c:	24000ab8 	.word	0x24000ab8
 8000c20:	40020410 	.word	0x40020410
 8000c24:	00000000 	.word	0x00000000

08000c28 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC3_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b086      	sub	sp, #24
 8000c2c:	af04      	add	r7, sp, #16
 8000c2e:	6078      	str	r0, [r7, #4]
	if(hadc == &hadc1){
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	4a7d      	ldr	r2, [pc, #500]	; (8000e28 <HAL_ADC_ConvCpltCallback+0x200>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d163      	bne.n	8000d00 <HAL_ADC_ConvCpltCallback+0xd8>
		if(adc1.cnt < adc1.max){
 8000c38:	4b7c      	ldr	r3, [pc, #496]	; (8000e2c <HAL_ADC_ConvCpltCallback+0x204>)
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	4b7b      	ldr	r3, [pc, #492]	; (8000e2c <HAL_ADC_ConvCpltCallback+0x204>)
 8000c3e:	68db      	ldr	r3, [r3, #12]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	d213      	bcs.n	8000c6c <HAL_ADC_ConvCpltCallback+0x44>
			adc1.cnt++;
 8000c44:	4b79      	ldr	r3, [pc, #484]	; (8000e2c <HAL_ADC_ConvCpltCallback+0x204>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	4a78      	ldr	r2, [pc, #480]	; (8000e2c <HAL_ADC_ConvCpltCallback+0x204>)
 8000c4c:	6013      	str	r3, [r2, #0]
			adc1.channel1 += adc1.data[0];
 8000c4e:	4b77      	ldr	r3, [pc, #476]	; (8000e2c <HAL_ADC_ConvCpltCallback+0x204>)
 8000c50:	685b      	ldr	r3, [r3, #4]
 8000c52:	4a76      	ldr	r2, [pc, #472]	; (8000e2c <HAL_ADC_ConvCpltCallback+0x204>)
 8000c54:	8a12      	ldrh	r2, [r2, #16]
 8000c56:	4413      	add	r3, r2
 8000c58:	4a74      	ldr	r2, [pc, #464]	; (8000e2c <HAL_ADC_ConvCpltCallback+0x204>)
 8000c5a:	6053      	str	r3, [r2, #4]
			adc1.channel2 += adc1.data[1];
 8000c5c:	4b73      	ldr	r3, [pc, #460]	; (8000e2c <HAL_ADC_ConvCpltCallback+0x204>)
 8000c5e:	689b      	ldr	r3, [r3, #8]
 8000c60:	4a72      	ldr	r2, [pc, #456]	; (8000e2c <HAL_ADC_ConvCpltCallback+0x204>)
 8000c62:	8a52      	ldrh	r2, [r2, #18]
 8000c64:	4413      	add	r3, r2
 8000c66:	4a71      	ldr	r2, [pc, #452]	; (8000e2c <HAL_ADC_ConvCpltCallback+0x204>)
 8000c68:	6093      	str	r3, [r2, #8]
 8000c6a:	e049      	b.n	8000d00 <HAL_ADC_ConvCpltCallback+0xd8>
		}
		else{
			apps1 = adc1.channel1/adc1.max;
 8000c6c:	4b6f      	ldr	r3, [pc, #444]	; (8000e2c <HAL_ADC_ConvCpltCallback+0x204>)
 8000c6e:	685a      	ldr	r2, [r3, #4]
 8000c70:	4b6e      	ldr	r3, [pc, #440]	; (8000e2c <HAL_ADC_ConvCpltCallback+0x204>)
 8000c72:	68db      	ldr	r3, [r3, #12]
 8000c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c78:	b29a      	uxth	r2, r3
 8000c7a:	4b6d      	ldr	r3, [pc, #436]	; (8000e30 <HAL_ADC_ConvCpltCallback+0x208>)
 8000c7c:	801a      	strh	r2, [r3, #0]
			apps1 = 255 * apps1 / 4095.0;
 8000c7e:	4b6c      	ldr	r3, [pc, #432]	; (8000e30 <HAL_ADC_ConvCpltCallback+0x208>)
 8000c80:	881b      	ldrh	r3, [r3, #0]
 8000c82:	b29b      	uxth	r3, r3
 8000c84:	461a      	mov	r2, r3
 8000c86:	4613      	mov	r3, r2
 8000c88:	021b      	lsls	r3, r3, #8
 8000c8a:	1a9b      	subs	r3, r3, r2
 8000c8c:	ee07 3a90 	vmov	s15, r3
 8000c90:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000c94:	ed9f 5b62 	vldr	d5, [pc, #392]	; 8000e20 <HAL_ADC_ConvCpltCallback+0x1f8>
 8000c98:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000c9c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000ca0:	ee17 3a90 	vmov	r3, s15
 8000ca4:	b29a      	uxth	r2, r3
 8000ca6:	4b62      	ldr	r3, [pc, #392]	; (8000e30 <HAL_ADC_ConvCpltCallback+0x208>)
 8000ca8:	801a      	strh	r2, [r3, #0]
			apps1 =  map1(apps1, app1_min, app1_max, 0, 100, map_min_thres1, map_max_thres1);
 8000caa:	4b61      	ldr	r3, [pc, #388]	; (8000e30 <HAL_ADC_ConvCpltCallback+0x208>)
 8000cac:	881b      	ldrh	r3, [r3, #0]
 8000cae:	b298      	uxth	r0, r3
 8000cb0:	23cb      	movs	r3, #203	; 0xcb
 8000cb2:	9302      	str	r3, [sp, #8]
 8000cb4:	2394      	movs	r3, #148	; 0x94
 8000cb6:	9301      	str	r3, [sp, #4]
 8000cb8:	2364      	movs	r3, #100	; 0x64
 8000cba:	9300      	str	r3, [sp, #0]
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	22ca      	movs	r2, #202	; 0xca
 8000cc0:	2195      	movs	r1, #149	; 0x95
 8000cc2:	f000 f961 	bl	8000f88 <map1>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	b29a      	uxth	r2, r3
 8000cca:	4b59      	ldr	r3, [pc, #356]	; (8000e30 <HAL_ADC_ConvCpltCallback+0x208>)
 8000ccc:	801a      	strh	r2, [r3, #0]

			steering = adc1.channel2/adc1.max;
 8000cce:	4b57      	ldr	r3, [pc, #348]	; (8000e2c <HAL_ADC_ConvCpltCallback+0x204>)
 8000cd0:	689a      	ldr	r2, [r3, #8]
 8000cd2:	4b56      	ldr	r3, [pc, #344]	; (8000e2c <HAL_ADC_ConvCpltCallback+0x204>)
 8000cd4:	68db      	ldr	r3, [r3, #12]
 8000cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cda:	ee07 3a90 	vmov	s15, r3
 8000cde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ce2:	4b54      	ldr	r3, [pc, #336]	; (8000e34 <HAL_ADC_ConvCpltCallback+0x20c>)
 8000ce4:	edc3 7a00 	vstr	s15, [r3]
			//steering = 75 * (steering / 4095.0);

			adc1.cnt = 0;
 8000ce8:	4b50      	ldr	r3, [pc, #320]	; (8000e2c <HAL_ADC_ConvCpltCallback+0x204>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	601a      	str	r2, [r3, #0]
			adc1.channel1 = 0;
 8000cee:	4b4f      	ldr	r3, [pc, #316]	; (8000e2c <HAL_ADC_ConvCpltCallback+0x204>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	605a      	str	r2, [r3, #4]
			adc1.channel2 = 0;
 8000cf4:	4b4d      	ldr	r3, [pc, #308]	; (8000e2c <HAL_ADC_ConvCpltCallback+0x204>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	609a      	str	r2, [r3, #8]
			eoc_apps1 = 1;
 8000cfa:	4b4f      	ldr	r3, [pc, #316]	; (8000e38 <HAL_ADC_ConvCpltCallback+0x210>)
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	701a      	strb	r2, [r3, #0]
		}
	}
	if(hadc == &hadc2){
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	4a4e      	ldr	r2, [pc, #312]	; (8000e3c <HAL_ADC_ConvCpltCallback+0x214>)
 8000d04:	4293      	cmp	r3, r2
 8000d06:	d14c      	bne.n	8000da2 <HAL_ADC_ConvCpltCallback+0x17a>
		if(adc2.cnt < adc2.max){
 8000d08:	4b4d      	ldr	r3, [pc, #308]	; (8000e40 <HAL_ADC_ConvCpltCallback+0x218>)
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	4b4c      	ldr	r3, [pc, #304]	; (8000e40 <HAL_ADC_ConvCpltCallback+0x218>)
 8000d0e:	689b      	ldr	r3, [r3, #8]
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d20c      	bcs.n	8000d2e <HAL_ADC_ConvCpltCallback+0x106>
			adc2.cnt++;
 8000d14:	4b4a      	ldr	r3, [pc, #296]	; (8000e40 <HAL_ADC_ConvCpltCallback+0x218>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	3301      	adds	r3, #1
 8000d1a:	4a49      	ldr	r2, [pc, #292]	; (8000e40 <HAL_ADC_ConvCpltCallback+0x218>)
 8000d1c:	6013      	str	r3, [r2, #0]
			adc2.channel1 += adc2.data[0];
 8000d1e:	4b48      	ldr	r3, [pc, #288]	; (8000e40 <HAL_ADC_ConvCpltCallback+0x218>)
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	4a47      	ldr	r2, [pc, #284]	; (8000e40 <HAL_ADC_ConvCpltCallback+0x218>)
 8000d24:	8992      	ldrh	r2, [r2, #12]
 8000d26:	4413      	add	r3, r2
 8000d28:	4a45      	ldr	r2, [pc, #276]	; (8000e40 <HAL_ADC_ConvCpltCallback+0x218>)
 8000d2a:	6053      	str	r3, [r2, #4]
 8000d2c:	e039      	b.n	8000da2 <HAL_ADC_ConvCpltCallback+0x17a>
		}
		else{
			apps2 = adc2.channel1/adc2.max;
 8000d2e:	4b44      	ldr	r3, [pc, #272]	; (8000e40 <HAL_ADC_ConvCpltCallback+0x218>)
 8000d30:	685a      	ldr	r2, [r3, #4]
 8000d32:	4b43      	ldr	r3, [pc, #268]	; (8000e40 <HAL_ADC_ConvCpltCallback+0x218>)
 8000d34:	689b      	ldr	r3, [r3, #8]
 8000d36:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d3a:	b29a      	uxth	r2, r3
 8000d3c:	4b41      	ldr	r3, [pc, #260]	; (8000e44 <HAL_ADC_ConvCpltCallback+0x21c>)
 8000d3e:	801a      	strh	r2, [r3, #0]
			apps2 = 255 * apps2 / 4095.0;
 8000d40:	4b40      	ldr	r3, [pc, #256]	; (8000e44 <HAL_ADC_ConvCpltCallback+0x21c>)
 8000d42:	881b      	ldrh	r3, [r3, #0]
 8000d44:	b29b      	uxth	r3, r3
 8000d46:	461a      	mov	r2, r3
 8000d48:	4613      	mov	r3, r2
 8000d4a:	021b      	lsls	r3, r3, #8
 8000d4c:	1a9b      	subs	r3, r3, r2
 8000d4e:	ee07 3a90 	vmov	s15, r3
 8000d52:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000d56:	ed9f 5b32 	vldr	d5, [pc, #200]	; 8000e20 <HAL_ADC_ConvCpltCallback+0x1f8>
 8000d5a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000d5e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000d62:	ee17 3a90 	vmov	r3, s15
 8000d66:	b29a      	uxth	r2, r3
 8000d68:	4b36      	ldr	r3, [pc, #216]	; (8000e44 <HAL_ADC_ConvCpltCallback+0x21c>)
 8000d6a:	801a      	strh	r2, [r3, #0]
			apps2 = map2(apps2, app2_min, app2_max, 0, 100, map_min_thres2, map_max_thres2);
 8000d6c:	4b35      	ldr	r3, [pc, #212]	; (8000e44 <HAL_ADC_ConvCpltCallback+0x21c>)
 8000d6e:	881b      	ldrh	r3, [r3, #0]
 8000d70:	b298      	uxth	r0, r3
 8000d72:	23e8      	movs	r3, #232	; 0xe8
 8000d74:	9302      	str	r3, [sp, #8]
 8000d76:	23c2      	movs	r3, #194	; 0xc2
 8000d78:	9301      	str	r3, [sp, #4]
 8000d7a:	2364      	movs	r3, #100	; 0x64
 8000d7c:	9300      	str	r3, [sp, #0]
 8000d7e:	2300      	movs	r3, #0
 8000d80:	22c3      	movs	r2, #195	; 0xc3
 8000d82:	21e7      	movs	r1, #231	; 0xe7
 8000d84:	f000 f937 	bl	8000ff6 <map2>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	b29a      	uxth	r2, r3
 8000d8c:	4b2d      	ldr	r3, [pc, #180]	; (8000e44 <HAL_ADC_ConvCpltCallback+0x21c>)
 8000d8e:	801a      	strh	r2, [r3, #0]

			adc2.cnt = 0;
 8000d90:	4b2b      	ldr	r3, [pc, #172]	; (8000e40 <HAL_ADC_ConvCpltCallback+0x218>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	601a      	str	r2, [r3, #0]
			adc2.channel1 = 0;
 8000d96:	4b2a      	ldr	r3, [pc, #168]	; (8000e40 <HAL_ADC_ConvCpltCallback+0x218>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	605a      	str	r2, [r3, #4]
			eoc_apps2 = 1;
 8000d9c:	4b2a      	ldr	r3, [pc, #168]	; (8000e48 <HAL_ADC_ConvCpltCallback+0x220>)
 8000d9e:	2201      	movs	r2, #1
 8000da0:	701a      	strb	r2, [r3, #0]
		}
	}

	if(eoc_apps1 && eoc_apps2){
 8000da2:	4b25      	ldr	r3, [pc, #148]	; (8000e38 <HAL_ADC_ConvCpltCallback+0x210>)
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d01b      	beq.n	8000de2 <HAL_ADC_ConvCpltCallback+0x1ba>
 8000daa:	4b27      	ldr	r3, [pc, #156]	; (8000e48 <HAL_ADC_ConvCpltCallback+0x220>)
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d017      	beq.n	8000de2 <HAL_ADC_ConvCpltCallback+0x1ba>
		eoc_apps1 = 0;
 8000db2:	4b21      	ldr	r3, [pc, #132]	; (8000e38 <HAL_ADC_ConvCpltCallback+0x210>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	701a      	strb	r2, [r3, #0]
		eoc_apps2 = 0;
 8000db8:	4b23      	ldr	r3, [pc, #140]	; (8000e48 <HAL_ADC_ConvCpltCallback+0x220>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	701a      	strb	r2, [r3, #0]
		xSemaphoreGiveFromISR(xAppsSemaphore,&xHigherPriorityApps);
 8000dbe:	4b23      	ldr	r3, [pc, #140]	; (8000e4c <HAL_ADC_ConvCpltCallback+0x224>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4923      	ldr	r1, [pc, #140]	; (8000e50 <HAL_ADC_ConvCpltCallback+0x228>)
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f011 fa50 	bl	801226a <xQueueGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityApps);
 8000dca:	4b21      	ldr	r3, [pc, #132]	; (8000e50 <HAL_ADC_ConvCpltCallback+0x228>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d007      	beq.n	8000de2 <HAL_ADC_ConvCpltCallback+0x1ba>
 8000dd2:	4b20      	ldr	r3, [pc, #128]	; (8000e54 <HAL_ADC_ConvCpltCallback+0x22c>)
 8000dd4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000dd8:	601a      	str	r2, [r3, #0]
 8000dda:	f3bf 8f4f 	dsb	sy
 8000dde:	f3bf 8f6f 	isb	sy
	}

	if(hadc == &hadc3){
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4a1c      	ldr	r2, [pc, #112]	; (8000e58 <HAL_ADC_ConvCpltCallback+0x230>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	f040 8093 	bne.w	8000f12 <HAL_ADC_ConvCpltCallback+0x2ea>
		if(adc3.cnt < adc3.max){
 8000dec:	4b1b      	ldr	r3, [pc, #108]	; (8000e5c <HAL_ADC_ConvCpltCallback+0x234>)
 8000dee:	681a      	ldr	r2, [r3, #0]
 8000df0:	4b1a      	ldr	r3, [pc, #104]	; (8000e5c <HAL_ADC_ConvCpltCallback+0x234>)
 8000df2:	68db      	ldr	r3, [r3, #12]
 8000df4:	429a      	cmp	r2, r3
 8000df6:	d233      	bcs.n	8000e60 <HAL_ADC_ConvCpltCallback+0x238>
			adc3.cnt++;
 8000df8:	4b18      	ldr	r3, [pc, #96]	; (8000e5c <HAL_ADC_ConvCpltCallback+0x234>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	4a17      	ldr	r2, [pc, #92]	; (8000e5c <HAL_ADC_ConvCpltCallback+0x234>)
 8000e00:	6013      	str	r3, [r2, #0]
			adc3.channel1 += adc3.data[0];
 8000e02:	4b16      	ldr	r3, [pc, #88]	; (8000e5c <HAL_ADC_ConvCpltCallback+0x234>)
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	4a15      	ldr	r2, [pc, #84]	; (8000e5c <HAL_ADC_ConvCpltCallback+0x234>)
 8000e08:	8a12      	ldrh	r2, [r2, #16]
 8000e0a:	4413      	add	r3, r2
 8000e0c:	4a13      	ldr	r2, [pc, #76]	; (8000e5c <HAL_ADC_ConvCpltCallback+0x234>)
 8000e0e:	6053      	str	r3, [r2, #4]
			adc3.channel2 += adc3.data[1];
 8000e10:	4b12      	ldr	r3, [pc, #72]	; (8000e5c <HAL_ADC_ConvCpltCallback+0x234>)
 8000e12:	689b      	ldr	r3, [r3, #8]
 8000e14:	4a11      	ldr	r2, [pc, #68]	; (8000e5c <HAL_ADC_ConvCpltCallback+0x234>)
 8000e16:	8a52      	ldrh	r2, [r2, #18]
 8000e18:	4413      	add	r3, r2
 8000e1a:	4a10      	ldr	r2, [pc, #64]	; (8000e5c <HAL_ADC_ConvCpltCallback+0x234>)
 8000e1c:	6093      	str	r3, [r2, #8]
			adc3.channel2 = 0;
			xSemaphoreGiveFromISR(xBrakeSemaphore,&xHigherPriorityBrake);
			portYIELD_FROM_ISR(xHigherPriorityBrake);
		}
	}
}
 8000e1e:	e078      	b.n	8000f12 <HAL_ADC_ConvCpltCallback+0x2ea>
 8000e20:	00000000 	.word	0x00000000
 8000e24:	40affe00 	.word	0x40affe00
 8000e28:	24000878 	.word	0x24000878
 8000e2c:	24000000 	.word	0x24000000
 8000e30:	24000858 	.word	0x24000858
 8000e34:	24000864 	.word	0x24000864
 8000e38:	2400086c 	.word	0x2400086c
 8000e3c:	240008e8 	.word	0x240008e8
 8000e40:	24000014 	.word	0x24000014
 8000e44:	2400085a 	.word	0x2400085a
 8000e48:	2400086d 	.word	0x2400086d
 8000e4c:	2400104c 	.word	0x2400104c
 8000e50:	24000870 	.word	0x24000870
 8000e54:	e000ed04 	.word	0xe000ed04
 8000e58:	24000958 	.word	0x24000958
 8000e5c:	24000024 	.word	0x24000024
			brf = adc3.channel1/adc3.max;
 8000e60:	4b33      	ldr	r3, [pc, #204]	; (8000f30 <HAL_ADC_ConvCpltCallback+0x308>)
 8000e62:	685a      	ldr	r2, [r3, #4]
 8000e64:	4b32      	ldr	r3, [pc, #200]	; (8000f30 <HAL_ADC_ConvCpltCallback+0x308>)
 8000e66:	68db      	ldr	r3, [r3, #12]
 8000e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e6c:	ee07 3a90 	vmov	s15, r3
 8000e70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e74:	4b2f      	ldr	r3, [pc, #188]	; (8000f34 <HAL_ADC_ConvCpltCallback+0x30c>)
 8000e76:	edc3 7a00 	vstr	s15, [r3]
			brf = 3.3 * (float)brf / 4095.0;
 8000e7a:	4b2e      	ldr	r3, [pc, #184]	; (8000f34 <HAL_ADC_ConvCpltCallback+0x30c>)
 8000e7c:	edd3 7a00 	vldr	s15, [r3]
 8000e80:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e84:	ed9f 6b26 	vldr	d6, [pc, #152]	; 8000f20 <HAL_ADC_ConvCpltCallback+0x2f8>
 8000e88:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000e8c:	ed9f 5b26 	vldr	d5, [pc, #152]	; 8000f28 <HAL_ADC_ConvCpltCallback+0x300>
 8000e90:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000e94:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e98:	4b26      	ldr	r3, [pc, #152]	; (8000f34 <HAL_ADC_ConvCpltCallback+0x30c>)
 8000e9a:	edc3 7a00 	vstr	s15, [r3]
			brr = adc3.channel2/adc3.max;
 8000e9e:	4b24      	ldr	r3, [pc, #144]	; (8000f30 <HAL_ADC_ConvCpltCallback+0x308>)
 8000ea0:	689a      	ldr	r2, [r3, #8]
 8000ea2:	4b23      	ldr	r3, [pc, #140]	; (8000f30 <HAL_ADC_ConvCpltCallback+0x308>)
 8000ea4:	68db      	ldr	r3, [r3, #12]
 8000ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eaa:	ee07 3a90 	vmov	s15, r3
 8000eae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000eb2:	4b21      	ldr	r3, [pc, #132]	; (8000f38 <HAL_ADC_ConvCpltCallback+0x310>)
 8000eb4:	edc3 7a00 	vstr	s15, [r3]
			brr = 3.3 * (float)brr / 4095.0;
 8000eb8:	4b1f      	ldr	r3, [pc, #124]	; (8000f38 <HAL_ADC_ConvCpltCallback+0x310>)
 8000eba:	edd3 7a00 	vldr	s15, [r3]
 8000ebe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ec2:	ed9f 6b17 	vldr	d6, [pc, #92]	; 8000f20 <HAL_ADC_ConvCpltCallback+0x2f8>
 8000ec6:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000eca:	ed9f 5b17 	vldr	d5, [pc, #92]	; 8000f28 <HAL_ADC_ConvCpltCallback+0x300>
 8000ece:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000ed2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ed6:	4b18      	ldr	r3, [pc, #96]	; (8000f38 <HAL_ADC_ConvCpltCallback+0x310>)
 8000ed8:	edc3 7a00 	vstr	s15, [r3]
			adc3.cnt = 0;
 8000edc:	4b14      	ldr	r3, [pc, #80]	; (8000f30 <HAL_ADC_ConvCpltCallback+0x308>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	601a      	str	r2, [r3, #0]
			adc3.channel1 = 0;
 8000ee2:	4b13      	ldr	r3, [pc, #76]	; (8000f30 <HAL_ADC_ConvCpltCallback+0x308>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	605a      	str	r2, [r3, #4]
			adc3.channel2 = 0;
 8000ee8:	4b11      	ldr	r3, [pc, #68]	; (8000f30 <HAL_ADC_ConvCpltCallback+0x308>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	609a      	str	r2, [r3, #8]
			xSemaphoreGiveFromISR(xBrakeSemaphore,&xHigherPriorityBrake);
 8000eee:	4b13      	ldr	r3, [pc, #76]	; (8000f3c <HAL_ADC_ConvCpltCallback+0x314>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4913      	ldr	r1, [pc, #76]	; (8000f40 <HAL_ADC_ConvCpltCallback+0x318>)
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f011 f9b8 	bl	801226a <xQueueGiveFromISR>
			portYIELD_FROM_ISR(xHigherPriorityBrake);
 8000efa:	4b11      	ldr	r3, [pc, #68]	; (8000f40 <HAL_ADC_ConvCpltCallback+0x318>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d007      	beq.n	8000f12 <HAL_ADC_ConvCpltCallback+0x2ea>
 8000f02:	4b10      	ldr	r3, [pc, #64]	; (8000f44 <HAL_ADC_ConvCpltCallback+0x31c>)
 8000f04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f08:	601a      	str	r2, [r3, #0]
 8000f0a:	f3bf 8f4f 	dsb	sy
 8000f0e:	f3bf 8f6f 	isb	sy
}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	f3af 8000 	nop.w
 8000f20:	66666666 	.word	0x66666666
 8000f24:	400a6666 	.word	0x400a6666
 8000f28:	00000000 	.word	0x00000000
 8000f2c:	40affe00 	.word	0x40affe00
 8000f30:	24000024 	.word	0x24000024
 8000f34:	24000860 	.word	0x24000860
 8000f38:	24000868 	.word	0x24000868
 8000f3c:	24001048 	.word	0x24001048
 8000f40:	24000874 	.word	0x24000874
 8000f44:	e000ed04 	.word	0xe000ed04

08000f48 <ADC_Start>:

void ADC_Start(){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1,(uint32_t *)adc1.data,ADC1_BUF_LEN);
 8000f4c:	2202      	movs	r2, #2
 8000f4e:	4908      	ldr	r1, [pc, #32]	; (8000f70 <ADC_Start+0x28>)
 8000f50:	4808      	ldr	r0, [pc, #32]	; (8000f74 <ADC_Start+0x2c>)
 8000f52:	f005 fbe7 	bl	8006724 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2,(uint32_t *)adc2.data,ADC2_BUF_LEN);
 8000f56:	2201      	movs	r2, #1
 8000f58:	4907      	ldr	r1, [pc, #28]	; (8000f78 <ADC_Start+0x30>)
 8000f5a:	4808      	ldr	r0, [pc, #32]	; (8000f7c <ADC_Start+0x34>)
 8000f5c:	f005 fbe2 	bl	8006724 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc3,(uint32_t *)adc3.data,ADC3_BUF_LEN);
 8000f60:	2202      	movs	r2, #2
 8000f62:	4907      	ldr	r1, [pc, #28]	; (8000f80 <ADC_Start+0x38>)
 8000f64:	4807      	ldr	r0, [pc, #28]	; (8000f84 <ADC_Start+0x3c>)
 8000f66:	f005 fbdd 	bl	8006724 <HAL_ADC_Start_DMA>
}
 8000f6a:	bf00      	nop
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	24000010 	.word	0x24000010
 8000f74:	24000878 	.word	0x24000878
 8000f78:	24000020 	.word	0x24000020
 8000f7c:	240008e8 	.word	0x240008e8
 8000f80:	24000034 	.word	0x24000034
 8000f84:	24000958 	.word	0x24000958

08000f88 <map1>:
uint8_t map1(uint16_t x, uint16_t in_min, uint16_t in_max, uint16_t out_min, uint16_t out_max, uint16_t map_min_thres, uint16_t map_max_thres){
 8000f88:	b490      	push	{r4, r7}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4604      	mov	r4, r0
 8000f90:	4608      	mov	r0, r1
 8000f92:	4611      	mov	r1, r2
 8000f94:	461a      	mov	r2, r3
 8000f96:	4623      	mov	r3, r4
 8000f98:	80fb      	strh	r3, [r7, #6]
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	80bb      	strh	r3, [r7, #4]
 8000f9e:	460b      	mov	r3, r1
 8000fa0:	807b      	strh	r3, [r7, #2]
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	803b      	strh	r3, [r7, #0]
	if( x < 100)
 8000fa6:	88fb      	ldrh	r3, [r7, #6]
 8000fa8:	2b63      	cmp	r3, #99	; 0x63
 8000faa:	d801      	bhi.n	8000fb0 <map1+0x28>
		return 0xFF;
 8000fac:	23ff      	movs	r3, #255	; 0xff
 8000fae:	e01d      	b.n	8000fec <map1+0x64>
	if (x >= map_max_thres)
 8000fb0:	88fa      	ldrh	r2, [r7, #6]
 8000fb2:	8b3b      	ldrh	r3, [r7, #24]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d301      	bcc.n	8000fbc <map1+0x34>
		return 0x64;
 8000fb8:	2364      	movs	r3, #100	; 0x64
 8000fba:	e017      	b.n	8000fec <map1+0x64>
	if(x <= map_min_thres)
 8000fbc:	88fa      	ldrh	r2, [r7, #6]
 8000fbe:	8abb      	ldrh	r3, [r7, #20]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d801      	bhi.n	8000fc8 <map1+0x40>
		return 0x00;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	e011      	b.n	8000fec <map1+0x64>

	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8000fc8:	88fa      	ldrh	r2, [r7, #6]
 8000fca:	88bb      	ldrh	r3, [r7, #4]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	8a39      	ldrh	r1, [r7, #16]
 8000fd0:	883a      	ldrh	r2, [r7, #0]
 8000fd2:	1a8a      	subs	r2, r1, r2
 8000fd4:	fb03 f202 	mul.w	r2, r3, r2
 8000fd8:	8879      	ldrh	r1, [r7, #2]
 8000fda:	88bb      	ldrh	r3, [r7, #4]
 8000fdc:	1acb      	subs	r3, r1, r3
 8000fde:	fb92 f3f3 	sdiv	r3, r2, r3
 8000fe2:	b2da      	uxtb	r2, r3
 8000fe4:	883b      	ldrh	r3, [r7, #0]
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	4413      	add	r3, r2
 8000fea:	b2db      	uxtb	r3, r3
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	3708      	adds	r7, #8
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bc90      	pop	{r4, r7}
 8000ff4:	4770      	bx	lr

08000ff6 <map2>:

uint8_t map2(uint16_t x, uint16_t in_min, uint16_t in_max, uint16_t out_min, uint16_t out_max, uint16_t map_min_thres, uint16_t map_max_thres){
 8000ff6:	b490      	push	{r4, r7}
 8000ff8:	b082      	sub	sp, #8
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	4604      	mov	r4, r0
 8000ffe:	4608      	mov	r0, r1
 8001000:	4611      	mov	r1, r2
 8001002:	461a      	mov	r2, r3
 8001004:	4623      	mov	r3, r4
 8001006:	80fb      	strh	r3, [r7, #6]
 8001008:	4603      	mov	r3, r0
 800100a:	80bb      	strh	r3, [r7, #4]
 800100c:	460b      	mov	r3, r1
 800100e:	807b      	strh	r3, [r7, #2]
 8001010:	4613      	mov	r3, r2
 8001012:	803b      	strh	r3, [r7, #0]
	if( x < 100)
 8001014:	88fb      	ldrh	r3, [r7, #6]
 8001016:	2b63      	cmp	r3, #99	; 0x63
 8001018:	d801      	bhi.n	800101e <map2+0x28>
		return 0xFF;
 800101a:	23ff      	movs	r3, #255	; 0xff
 800101c:	e01d      	b.n	800105a <map2+0x64>
	if (x >= map_max_thres)
 800101e:	88fa      	ldrh	r2, [r7, #6]
 8001020:	8b3b      	ldrh	r3, [r7, #24]
 8001022:	429a      	cmp	r2, r3
 8001024:	d301      	bcc.n	800102a <map2+0x34>
		return 0x00;
 8001026:	2300      	movs	r3, #0
 8001028:	e017      	b.n	800105a <map2+0x64>
	if(x <= map_min_thres)
 800102a:	88fa      	ldrh	r2, [r7, #6]
 800102c:	8abb      	ldrh	r3, [r7, #20]
 800102e:	429a      	cmp	r2, r3
 8001030:	d801      	bhi.n	8001036 <map2+0x40>
		return 0x64;
 8001032:	2364      	movs	r3, #100	; 0x64
 8001034:	e011      	b.n	800105a <map2+0x64>

	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001036:	88fa      	ldrh	r2, [r7, #6]
 8001038:	88bb      	ldrh	r3, [r7, #4]
 800103a:	1ad3      	subs	r3, r2, r3
 800103c:	8a39      	ldrh	r1, [r7, #16]
 800103e:	883a      	ldrh	r2, [r7, #0]
 8001040:	1a8a      	subs	r2, r1, r2
 8001042:	fb03 f202 	mul.w	r2, r3, r2
 8001046:	8879      	ldrh	r1, [r7, #2]
 8001048:	88bb      	ldrh	r3, [r7, #4]
 800104a:	1acb      	subs	r3, r1, r3
 800104c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001050:	b2da      	uxtb	r2, r3
 8001052:	883b      	ldrh	r3, [r7, #0]
 8001054:	b2db      	uxtb	r3, r3
 8001056:	4413      	add	r3, r2
 8001058:	b2db      	uxtb	r3, r3
}
 800105a:	4618      	mov	r0, r3
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bc90      	pop	{r4, r7}
 8001062:	4770      	bx	lr

08001064 <ASB_Heartbeat_Task>:
		}
		osDelay(5);
	}
}

void ASB_Heartbeat_Task(void *argument){
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af02      	add	r7, sp, #8
 800106a:	6078      	str	r0, [r7, #4]
	while(1){
		xEventGroupWaitBits(xAS_Status_EventGroup,AUTONOMOUS_MODE,pdFALSE,pdTRUE,portMAX_DELAY);
 800106c:	4b1b      	ldr	r3, [pc, #108]	; (80010dc <ASB_Heartbeat_Task+0x78>)
 800106e:	6818      	ldr	r0, [r3, #0]
 8001070:	f04f 33ff 	mov.w	r3, #4294967295
 8001074:	9300      	str	r3, [sp, #0]
 8001076:	2301      	movs	r3, #1
 8001078:	2200      	movs	r2, #0
 800107a:	2102      	movs	r1, #2
 800107c:	f010 fb42 	bl	8011704 <xEventGroupWaitBits>
		xTaskNotifyWait(0,ULONG_MAX,&initial_check_value,200);
 8001080:	23c8      	movs	r3, #200	; 0xc8
 8001082:	4a17      	ldr	r2, [pc, #92]	; (80010e0 <ASB_Heartbeat_Task+0x7c>)
 8001084:	f04f 31ff 	mov.w	r1, #4294967295
 8001088:	2000      	movs	r0, #0
 800108a:	f012 fd87 	bl	8013b9c <xTaskNotifyWait>

		if(initial_check_value == 1){
 800108e:	4b14      	ldr	r3, [pc, #80]	; (80010e0 <ASB_Heartbeat_Task+0x7c>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	2b01      	cmp	r3, #1
 8001094:	d11d      	bne.n	80010d2 <ASB_Heartbeat_Task+0x6e>
			SendOnceMSG.hfdcan = hfdcan3;
 8001096:	4a13      	ldr	r2, [pc, #76]	; (80010e4 <ASB_Heartbeat_Task+0x80>)
 8001098:	4b13      	ldr	r3, [pc, #76]	; (80010e8 <ASB_Heartbeat_Task+0x84>)
 800109a:	4610      	mov	r0, r2
 800109c:	4619      	mov	r1, r3
 800109e:	23a0      	movs	r3, #160	; 0xa0
 80010a0:	461a      	mov	r2, r3
 80010a2:	f013 ffef 	bl	8015084 <memcpy>
			SendOnceMSG.TxHeader.Identifier = AUTONOMOUS_TO_ASB_1;
 80010a6:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <ASB_Heartbeat_Task+0x80>)
 80010a8:	f44f 7220 	mov.w	r2, #640	; 0x280
 80010ac:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 80010b0:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <ASB_Heartbeat_Task+0x80>)
 80010b2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80010b6:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			SendOnceMSG.TxData[0] = 0x01;
 80010ba:	4b0a      	ldr	r3, [pc, #40]	; (80010e4 <ASB_Heartbeat_Task+0x80>)
 80010bc:	2201      	movs	r2, #1
 80010be:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 80010c2:	4b0a      	ldr	r3, [pc, #40]	; (80010ec <ASB_Heartbeat_Task+0x88>)
 80010c4:	6818      	ldr	r0, [r3, #0]
 80010c6:	2300      	movs	r3, #0
 80010c8:	f04f 32ff 	mov.w	r2, #4294967295
 80010cc:	4905      	ldr	r1, [pc, #20]	; (80010e4 <ASB_Heartbeat_Task+0x80>)
 80010ce:	f010 ff33 	bl	8011f38 <xQueueGenericSend>
		}
		osDelay(5);
 80010d2:	2005      	movs	r0, #5
 80010d4:	f010 faac 	bl	8011630 <osDelay>
		xEventGroupWaitBits(xAS_Status_EventGroup,AUTONOMOUS_MODE,pdFALSE,pdTRUE,portMAX_DELAY);
 80010d8:	e7c8      	b.n	800106c <ASB_Heartbeat_Task+0x8>
 80010da:	bf00      	nop
 80010dc:	2400102c 	.word	0x2400102c
 80010e0:	24000b34 	.word	0x24000b34
 80010e4:	24000cec 	.word	0x24000cec
 80010e8:	24000f28 	.word	0x24000f28
 80010ec:	2400105c 	.word	0x2400105c

080010f0 <AS_Status_Task>:
	}
}

void AS_Status_Task(void *argument){
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af02      	add	r7, sp, #8
 80010f6:	6078      	str	r0, [r7, #4]
	while(1){
		AS_Status_EventBits = xEventGroupWaitBits(xAS_Status_EventGroup,AUTONOMOUS_MODE,pdFALSE,pdTRUE,portMAX_DELAY);
 80010f8:	4bab      	ldr	r3, [pc, #684]	; (80013a8 <AS_Status_Task+0x2b8>)
 80010fa:	6818      	ldr	r0, [r3, #0]
 80010fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001100:	9300      	str	r3, [sp, #0]
 8001102:	2301      	movs	r3, #1
 8001104:	2200      	movs	r2, #0
 8001106:	2102      	movs	r1, #2
 8001108:	f010 fafc 	bl	8011704 <xEventGroupWaitBits>
 800110c:	4603      	mov	r3, r0
 800110e:	4aa7      	ldr	r2, [pc, #668]	; (80013ac <AS_Status_Task+0x2bc>)
 8001110:	6013      	str	r3, [r2, #0]
		AS_STATUS = (ASStatus_t)AS_Status_EventBits;
 8001112:	4ba6      	ldr	r3, [pc, #664]	; (80013ac <AS_Status_Task+0x2bc>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	b29a      	uxth	r2, r3
 8001118:	4ba5      	ldr	r3, [pc, #660]	; (80013b0 <AS_Status_Task+0x2c0>)
 800111a:	801a      	strh	r2, [r3, #0]
		switch(ebs_activated){
 800111c:	4ba5      	ldr	r3, [pc, #660]	; (80013b4 <AS_Status_Task+0x2c4>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d003      	beq.n	800112c <AS_Status_Task+0x3c>
 8001124:	2b03      	cmp	r3, #3
 8001126:	f000 8107 	beq.w	8001338 <AS_Status_Task+0x248>
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
				break;
			}
			break;
		default:
			break;
 800112a:	e18e      	b.n	800144a <AS_Status_Task+0x35a>
			switch(AS_Status_EventBits){
 800112c:	4b9f      	ldr	r3, [pc, #636]	; (80013ac <AS_Status_Task+0x2bc>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f5b3 7fbd 	cmp.w	r3, #378	; 0x17a
 8001134:	d03b      	beq.n	80011ae <AS_Status_Task+0xbe>
 8001136:	f5b3 7fbd 	cmp.w	r3, #378	; 0x17a
 800113a:	f200 80c6 	bhi.w	80012ca <AS_Status_Task+0x1da>
 800113e:	2b3d      	cmp	r3, #61	; 0x3d
 8001140:	d003      	beq.n	800114a <AS_Status_Task+0x5a>
 8001142:	2bfa      	cmp	r3, #250	; 0xfa
 8001144:	f000 8081 	beq.w	800124a <AS_Status_Task+0x15a>
 8001148:	e0bf      	b.n	80012ca <AS_Status_Task+0x1da>
				as_ready_delay = 0;
 800114a:	4b9b      	ldr	r3, [pc, #620]	; (80013b8 <AS_Status_Task+0x2c8>)
 800114c:	2200      	movs	r2, #0
 800114e:	701a      	strb	r2, [r3, #0]
				SendOnceMSG.hfdcan = hfdcan3;
 8001150:	4a9a      	ldr	r2, [pc, #616]	; (80013bc <AS_Status_Task+0x2cc>)
 8001152:	4b9b      	ldr	r3, [pc, #620]	; (80013c0 <AS_Status_Task+0x2d0>)
 8001154:	4610      	mov	r0, r2
 8001156:	4619      	mov	r1, r3
 8001158:	23a0      	movs	r3, #160	; 0xa0
 800115a:	461a      	mov	r2, r3
 800115c:	f013 ff92 	bl	8015084 <memcpy>
				SendOnceMSG.TxHeader.Identifier = AUTONOMOUS_AS_STATUS;
 8001160:	4b96      	ldr	r3, [pc, #600]	; (80013bc <AS_Status_Task+0x2cc>)
 8001162:	f240 3206 	movw	r2, #774	; 0x306
 8001166:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 800116a:	4b94      	ldr	r3, [pc, #592]	; (80013bc <AS_Status_Task+0x2cc>)
 800116c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001170:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
				SendOnceMSG.TxData[0] = AS_OFF_MSG;
 8001174:	4b91      	ldr	r3, [pc, #580]	; (80013bc <AS_Status_Task+0x2cc>)
 8001176:	2201      	movs	r2, #1
 8001178:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 800117c:	4b91      	ldr	r3, [pc, #580]	; (80013c4 <AS_Status_Task+0x2d4>)
 800117e:	6818      	ldr	r0, [r3, #0]
 8001180:	2300      	movs	r3, #0
 8001182:	f04f 32ff 	mov.w	r2, #4294967295
 8001186:	498d      	ldr	r1, [pc, #564]	; (80013bc <AS_Status_Task+0x2cc>)
 8001188:	f010 fed6 	bl	8011f38 <xQueueGenericSend>
				SendOnceMSG.hfdcan = hfdcan2;
 800118c:	4a8b      	ldr	r2, [pc, #556]	; (80013bc <AS_Status_Task+0x2cc>)
 800118e:	4b8e      	ldr	r3, [pc, #568]	; (80013c8 <AS_Status_Task+0x2d8>)
 8001190:	4610      	mov	r0, r2
 8001192:	4619      	mov	r1, r3
 8001194:	23a0      	movs	r3, #160	; 0xa0
 8001196:	461a      	mov	r2, r3
 8001198:	f013 ff74 	bl	8015084 <memcpy>
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 800119c:	4b89      	ldr	r3, [pc, #548]	; (80013c4 <AS_Status_Task+0x2d4>)
 800119e:	6818      	ldr	r0, [r3, #0]
 80011a0:	2300      	movs	r3, #0
 80011a2:	f04f 32ff 	mov.w	r2, #4294967295
 80011a6:	4985      	ldr	r1, [pc, #532]	; (80013bc <AS_Status_Task+0x2cc>)
 80011a8:	f010 fec6 	bl	8011f38 <xQueueGenericSend>
				break;
 80011ac:	e0c3      	b.n	8001336 <AS_Status_Task+0x246>
				DV_Ready_EventBits = xEventGroupWaitBits(xDV_Ready_EventGroup,DV_READY,pdTRUE,pdTRUE,portMAX_DELAY);
 80011ae:	4b87      	ldr	r3, [pc, #540]	; (80013cc <AS_Status_Task+0x2dc>)
 80011b0:	6818      	ldr	r0, [r3, #0]
 80011b2:	f04f 33ff 	mov.w	r3, #4294967295
 80011b6:	9300      	str	r3, [sp, #0]
 80011b8:	2301      	movs	r3, #1
 80011ba:	2201      	movs	r2, #1
 80011bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011c0:	f010 faa0 	bl	8011704 <xEventGroupWaitBits>
 80011c4:	4603      	mov	r3, r0
 80011c6:	4a82      	ldr	r2, [pc, #520]	; (80013d0 <AS_Status_Task+0x2e0>)
 80011c8:	6013      	str	r3, [r2, #0]
				if(AS_Status_EventBits == 378){
 80011ca:	4b78      	ldr	r3, [pc, #480]	; (80013ac <AS_Status_Task+0x2bc>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f5b3 7fbd 	cmp.w	r3, #378	; 0x17a
 80011d2:	f040 80af 	bne.w	8001334 <AS_Status_Task+0x244>
					SendOnceMSG.hfdcan = hfdcan3;
 80011d6:	4a79      	ldr	r2, [pc, #484]	; (80013bc <AS_Status_Task+0x2cc>)
 80011d8:	4b79      	ldr	r3, [pc, #484]	; (80013c0 <AS_Status_Task+0x2d0>)
 80011da:	4610      	mov	r0, r2
 80011dc:	4619      	mov	r1, r3
 80011de:	23a0      	movs	r3, #160	; 0xa0
 80011e0:	461a      	mov	r2, r3
 80011e2:	f013 ff4f 	bl	8015084 <memcpy>
					SendOnceMSG.TxHeader.Identifier = AUTONOMOUS_AS_STATUS;
 80011e6:	4b75      	ldr	r3, [pc, #468]	; (80013bc <AS_Status_Task+0x2cc>)
 80011e8:	f240 3206 	movw	r2, #774	; 0x306
 80011ec:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 80011f0:	4b72      	ldr	r3, [pc, #456]	; (80013bc <AS_Status_Task+0x2cc>)
 80011f2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011f6:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					SendOnceMSG.TxData[0] = AS_READY_MSG;
 80011fa:	4b70      	ldr	r3, [pc, #448]	; (80013bc <AS_Status_Task+0x2cc>)
 80011fc:	2202      	movs	r2, #2
 80011fe:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
					xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8001202:	4b70      	ldr	r3, [pc, #448]	; (80013c4 <AS_Status_Task+0x2d4>)
 8001204:	6818      	ldr	r0, [r3, #0]
 8001206:	2300      	movs	r3, #0
 8001208:	f04f 32ff 	mov.w	r2, #4294967295
 800120c:	496b      	ldr	r1, [pc, #428]	; (80013bc <AS_Status_Task+0x2cc>)
 800120e:	f010 fe93 	bl	8011f38 <xQueueGenericSend>
					SendOnceMSG.hfdcan = hfdcan2;
 8001212:	4a6a      	ldr	r2, [pc, #424]	; (80013bc <AS_Status_Task+0x2cc>)
 8001214:	4b6c      	ldr	r3, [pc, #432]	; (80013c8 <AS_Status_Task+0x2d8>)
 8001216:	4610      	mov	r0, r2
 8001218:	4619      	mov	r1, r3
 800121a:	23a0      	movs	r3, #160	; 0xa0
 800121c:	461a      	mov	r2, r3
 800121e:	f013 ff31 	bl	8015084 <memcpy>
					xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8001222:	4b68      	ldr	r3, [pc, #416]	; (80013c4 <AS_Status_Task+0x2d4>)
 8001224:	6818      	ldr	r0, [r3, #0]
 8001226:	2300      	movs	r3, #0
 8001228:	f04f 32ff 	mov.w	r2, #4294967295
 800122c:	4963      	ldr	r1, [pc, #396]	; (80013bc <AS_Status_Task+0x2cc>)
 800122e:	f010 fe83 	bl	8011f38 <xQueueGenericSend>
					if(!as_ready_delay){
 8001232:	4b61      	ldr	r3, [pc, #388]	; (80013b8 <AS_Status_Task+0x2c8>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d17c      	bne.n	8001334 <AS_Status_Task+0x244>
						osDelay(5000);
 800123a:	f241 3088 	movw	r0, #5000	; 0x1388
 800123e:	f010 f9f7 	bl	8011630 <osDelay>
						as_ready_delay = 1;
 8001242:	4b5d      	ldr	r3, [pc, #372]	; (80013b8 <AS_Status_Task+0x2c8>)
 8001244:	2201      	movs	r2, #1
 8001246:	701a      	strb	r2, [r3, #0]
				break;
 8001248:	e074      	b.n	8001334 <AS_Status_Task+0x244>
				as_ready_delay = 0;
 800124a:	4b5b      	ldr	r3, [pc, #364]	; (80013b8 <AS_Status_Task+0x2c8>)
 800124c:	2200      	movs	r2, #0
 800124e:	701a      	strb	r2, [r3, #0]
				SendOnceMSG.hfdcan = hfdcan3;
 8001250:	4a5a      	ldr	r2, [pc, #360]	; (80013bc <AS_Status_Task+0x2cc>)
 8001252:	4b5b      	ldr	r3, [pc, #364]	; (80013c0 <AS_Status_Task+0x2d0>)
 8001254:	4610      	mov	r0, r2
 8001256:	4619      	mov	r1, r3
 8001258:	23a0      	movs	r3, #160	; 0xa0
 800125a:	461a      	mov	r2, r3
 800125c:	f013 ff12 	bl	8015084 <memcpy>
				SendOnceMSG.TxHeader.Identifier = AUTONOMOUS_AS_STATUS;
 8001260:	4b56      	ldr	r3, [pc, #344]	; (80013bc <AS_Status_Task+0x2cc>)
 8001262:	f240 3206 	movw	r2, #774	; 0x306
 8001266:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 800126a:	4b54      	ldr	r3, [pc, #336]	; (80013bc <AS_Status_Task+0x2cc>)
 800126c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001270:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
				SendOnceMSG.TxData[0] = AS_DRIVING_MSG;
 8001274:	4b51      	ldr	r3, [pc, #324]	; (80013bc <AS_Status_Task+0x2cc>)
 8001276:	2204      	movs	r2, #4
 8001278:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 800127c:	4b51      	ldr	r3, [pc, #324]	; (80013c4 <AS_Status_Task+0x2d4>)
 800127e:	6818      	ldr	r0, [r3, #0]
 8001280:	2300      	movs	r3, #0
 8001282:	f04f 32ff 	mov.w	r2, #4294967295
 8001286:	494d      	ldr	r1, [pc, #308]	; (80013bc <AS_Status_Task+0x2cc>)
 8001288:	f010 fe56 	bl	8011f38 <xQueueGenericSend>
				SendOnceMSG.hfdcan = hfdcan2;
 800128c:	4a4b      	ldr	r2, [pc, #300]	; (80013bc <AS_Status_Task+0x2cc>)
 800128e:	4b4e      	ldr	r3, [pc, #312]	; (80013c8 <AS_Status_Task+0x2d8>)
 8001290:	4610      	mov	r0, r2
 8001292:	4619      	mov	r1, r3
 8001294:	23a0      	movs	r3, #160	; 0xa0
 8001296:	461a      	mov	r2, r3
 8001298:	f013 fef4 	bl	8015084 <memcpy>
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 800129c:	4b49      	ldr	r3, [pc, #292]	; (80013c4 <AS_Status_Task+0x2d4>)
 800129e:	6818      	ldr	r0, [r3, #0]
 80012a0:	2300      	movs	r3, #0
 80012a2:	f04f 32ff 	mov.w	r2, #4294967295
 80012a6:	4945      	ldr	r1, [pc, #276]	; (80013bc <AS_Status_Task+0x2cc>)
 80012a8:	f010 fe46 	bl	8011f38 <xQueueGenericSend>
				xTaskNotify(Enable_Inverter,0,eNoAction);
 80012ac:	4b49      	ldr	r3, [pc, #292]	; (80013d4 <AS_Status_Task+0x2e4>)
 80012ae:	6818      	ldr	r0, [r3, #0]
 80012b0:	2300      	movs	r3, #0
 80012b2:	2200      	movs	r2, #0
 80012b4:	2100      	movs	r1, #0
 80012b6:	f012 fccb 	bl	8013c50 <xTaskGenericNotify>
				xTaskNotify(Autonomous_Torque_Command,0,eNoAction);
 80012ba:	4b47      	ldr	r3, [pc, #284]	; (80013d8 <AS_Status_Task+0x2e8>)
 80012bc:	6818      	ldr	r0, [r3, #0]
 80012be:	2300      	movs	r3, #0
 80012c0:	2200      	movs	r2, #0
 80012c2:	2100      	movs	r1, #0
 80012c4:	f012 fcc4 	bl	8013c50 <xTaskGenericNotify>
				break;
 80012c8:	e035      	b.n	8001336 <AS_Status_Task+0x246>
				as_ready_delay = 0;
 80012ca:	4b3b      	ldr	r3, [pc, #236]	; (80013b8 <AS_Status_Task+0x2c8>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	701a      	strb	r2, [r3, #0]
				AS_STATUS = AS_OFF;
 80012d0:	4b37      	ldr	r3, [pc, #220]	; (80013b0 <AS_Status_Task+0x2c0>)
 80012d2:	223d      	movs	r2, #61	; 0x3d
 80012d4:	801a      	strh	r2, [r3, #0]
				SendOnceMSG.hfdcan = hfdcan3;
 80012d6:	4a39      	ldr	r2, [pc, #228]	; (80013bc <AS_Status_Task+0x2cc>)
 80012d8:	4b39      	ldr	r3, [pc, #228]	; (80013c0 <AS_Status_Task+0x2d0>)
 80012da:	4610      	mov	r0, r2
 80012dc:	4619      	mov	r1, r3
 80012de:	23a0      	movs	r3, #160	; 0xa0
 80012e0:	461a      	mov	r2, r3
 80012e2:	f013 fecf 	bl	8015084 <memcpy>
				SendOnceMSG.TxHeader.Identifier = AUTONOMOUS_AS_STATUS;
 80012e6:	4b35      	ldr	r3, [pc, #212]	; (80013bc <AS_Status_Task+0x2cc>)
 80012e8:	f240 3206 	movw	r2, #774	; 0x306
 80012ec:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 80012f0:	4b32      	ldr	r3, [pc, #200]	; (80013bc <AS_Status_Task+0x2cc>)
 80012f2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80012f6:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
				SendOnceMSG.TxData[0] = AS_OFF_MSG;
 80012fa:	4b30      	ldr	r3, [pc, #192]	; (80013bc <AS_Status_Task+0x2cc>)
 80012fc:	2201      	movs	r2, #1
 80012fe:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8001302:	4b30      	ldr	r3, [pc, #192]	; (80013c4 <AS_Status_Task+0x2d4>)
 8001304:	6818      	ldr	r0, [r3, #0]
 8001306:	2300      	movs	r3, #0
 8001308:	f04f 32ff 	mov.w	r2, #4294967295
 800130c:	492b      	ldr	r1, [pc, #172]	; (80013bc <AS_Status_Task+0x2cc>)
 800130e:	f010 fe13 	bl	8011f38 <xQueueGenericSend>
				SendOnceMSG.hfdcan = hfdcan2;
 8001312:	4a2a      	ldr	r2, [pc, #168]	; (80013bc <AS_Status_Task+0x2cc>)
 8001314:	4b2c      	ldr	r3, [pc, #176]	; (80013c8 <AS_Status_Task+0x2d8>)
 8001316:	4610      	mov	r0, r2
 8001318:	4619      	mov	r1, r3
 800131a:	23a0      	movs	r3, #160	; 0xa0
 800131c:	461a      	mov	r2, r3
 800131e:	f013 feb1 	bl	8015084 <memcpy>
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8001322:	4b28      	ldr	r3, [pc, #160]	; (80013c4 <AS_Status_Task+0x2d4>)
 8001324:	6818      	ldr	r0, [r3, #0]
 8001326:	2300      	movs	r3, #0
 8001328:	f04f 32ff 	mov.w	r2, #4294967295
 800132c:	4923      	ldr	r1, [pc, #140]	; (80013bc <AS_Status_Task+0x2cc>)
 800132e:	f010 fe03 	bl	8011f38 <xQueueGenericSend>
				break;
 8001332:	e000      	b.n	8001336 <AS_Status_Task+0x246>
				break;
 8001334:	bf00      	nop
			break;
 8001336:	e088      	b.n	800144a <AS_Status_Task+0x35a>
			switch(AS_Status_EventBits){
 8001338:	4b1c      	ldr	r3, [pc, #112]	; (80013ac <AS_Status_Task+0x2bc>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f240 3201 	movw	r2, #769	; 0x301
 8001340:	4293      	cmp	r3, r2
 8001342:	d14b      	bne.n	80013dc <AS_Status_Task+0x2ec>
				as_ready_delay = 0;
 8001344:	4b1c      	ldr	r3, [pc, #112]	; (80013b8 <AS_Status_Task+0x2c8>)
 8001346:	2200      	movs	r2, #0
 8001348:	701a      	strb	r2, [r3, #0]
				SendOnceMSG.hfdcan = hfdcan3;
 800134a:	4a1c      	ldr	r2, [pc, #112]	; (80013bc <AS_Status_Task+0x2cc>)
 800134c:	4b1c      	ldr	r3, [pc, #112]	; (80013c0 <AS_Status_Task+0x2d0>)
 800134e:	4610      	mov	r0, r2
 8001350:	4619      	mov	r1, r3
 8001352:	23a0      	movs	r3, #160	; 0xa0
 8001354:	461a      	mov	r2, r3
 8001356:	f013 fe95 	bl	8015084 <memcpy>
				SendOnceMSG.TxHeader.Identifier = AUTONOMOUS_AS_STATUS;
 800135a:	4b18      	ldr	r3, [pc, #96]	; (80013bc <AS_Status_Task+0x2cc>)
 800135c:	f240 3206 	movw	r2, #774	; 0x306
 8001360:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 8001364:	4b15      	ldr	r3, [pc, #84]	; (80013bc <AS_Status_Task+0x2cc>)
 8001366:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800136a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
				SendOnceMSG.TxData[0] = AS_FINISHED_MSG;
 800136e:	4b13      	ldr	r3, [pc, #76]	; (80013bc <AS_Status_Task+0x2cc>)
 8001370:	2208      	movs	r2, #8
 8001372:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8001376:	4b13      	ldr	r3, [pc, #76]	; (80013c4 <AS_Status_Task+0x2d4>)
 8001378:	6818      	ldr	r0, [r3, #0]
 800137a:	2300      	movs	r3, #0
 800137c:	f04f 32ff 	mov.w	r2, #4294967295
 8001380:	490e      	ldr	r1, [pc, #56]	; (80013bc <AS_Status_Task+0x2cc>)
 8001382:	f010 fdd9 	bl	8011f38 <xQueueGenericSend>
				SendOnceMSG.hfdcan = hfdcan2;
 8001386:	4a0d      	ldr	r2, [pc, #52]	; (80013bc <AS_Status_Task+0x2cc>)
 8001388:	4b0f      	ldr	r3, [pc, #60]	; (80013c8 <AS_Status_Task+0x2d8>)
 800138a:	4610      	mov	r0, r2
 800138c:	4619      	mov	r1, r3
 800138e:	23a0      	movs	r3, #160	; 0xa0
 8001390:	461a      	mov	r2, r3
 8001392:	f013 fe77 	bl	8015084 <memcpy>
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8001396:	4b0b      	ldr	r3, [pc, #44]	; (80013c4 <AS_Status_Task+0x2d4>)
 8001398:	6818      	ldr	r0, [r3, #0]
 800139a:	2300      	movs	r3, #0
 800139c:	f04f 32ff 	mov.w	r2, #4294967295
 80013a0:	4906      	ldr	r1, [pc, #24]	; (80013bc <AS_Status_Task+0x2cc>)
 80013a2:	f010 fdc9 	bl	8011f38 <xQueueGenericSend>
				break;
 80013a6:	e04f      	b.n	8001448 <AS_Status_Task+0x358>
 80013a8:	2400102c 	.word	0x2400102c
 80013ac:	2400103c 	.word	0x2400103c
 80013b0:	24000038 	.word	0x24000038
 80013b4:	24000dc4 	.word	0x24000dc4
 80013b8:	24000b38 	.word	0x24000b38
 80013bc:	24000cec 	.word	0x24000cec
 80013c0:	24000f28 	.word	0x24000f28
 80013c4:	2400105c 	.word	0x2400105c
 80013c8:	24000e88 	.word	0x24000e88
 80013cc:	24001034 	.word	0x24001034
 80013d0:	24001040 	.word	0x24001040
 80013d4:	24000fe4 	.word	0x24000fe4
 80013d8:	24001014 	.word	0x24001014
				as_ready_delay = 0;
 80013dc:	4b1d      	ldr	r3, [pc, #116]	; (8001454 <AS_Status_Task+0x364>)
 80013de:	2200      	movs	r2, #0
 80013e0:	701a      	strb	r2, [r3, #0]
				AS_STATUS = AS_EMERGENCY;
 80013e2:	4b1d      	ldr	r3, [pc, #116]	; (8001458 <AS_Status_Task+0x368>)
 80013e4:	f240 3202 	movw	r2, #770	; 0x302
 80013e8:	801a      	strh	r2, [r3, #0]
				SendOnceMSG.hfdcan = hfdcan3;
 80013ea:	4a1c      	ldr	r2, [pc, #112]	; (800145c <AS_Status_Task+0x36c>)
 80013ec:	4b1c      	ldr	r3, [pc, #112]	; (8001460 <AS_Status_Task+0x370>)
 80013ee:	4610      	mov	r0, r2
 80013f0:	4619      	mov	r1, r3
 80013f2:	23a0      	movs	r3, #160	; 0xa0
 80013f4:	461a      	mov	r2, r3
 80013f6:	f013 fe45 	bl	8015084 <memcpy>
				SendOnceMSG.TxHeader.Identifier = AUTONOMOUS_AS_STATUS;
 80013fa:	4b18      	ldr	r3, [pc, #96]	; (800145c <AS_Status_Task+0x36c>)
 80013fc:	f240 3206 	movw	r2, #774	; 0x306
 8001400:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 8001404:	4b15      	ldr	r3, [pc, #84]	; (800145c <AS_Status_Task+0x36c>)
 8001406:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800140a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
				SendOnceMSG.TxData[0] = AS_EMERGENCY_MSG;
 800140e:	4b13      	ldr	r3, [pc, #76]	; (800145c <AS_Status_Task+0x36c>)
 8001410:	2210      	movs	r2, #16
 8001412:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8001416:	4b13      	ldr	r3, [pc, #76]	; (8001464 <AS_Status_Task+0x374>)
 8001418:	6818      	ldr	r0, [r3, #0]
 800141a:	2300      	movs	r3, #0
 800141c:	f04f 32ff 	mov.w	r2, #4294967295
 8001420:	490e      	ldr	r1, [pc, #56]	; (800145c <AS_Status_Task+0x36c>)
 8001422:	f010 fd89 	bl	8011f38 <xQueueGenericSend>
				SendOnceMSG.hfdcan = hfdcan2;
 8001426:	4a0d      	ldr	r2, [pc, #52]	; (800145c <AS_Status_Task+0x36c>)
 8001428:	4b0f      	ldr	r3, [pc, #60]	; (8001468 <AS_Status_Task+0x378>)
 800142a:	4610      	mov	r0, r2
 800142c:	4619      	mov	r1, r3
 800142e:	23a0      	movs	r3, #160	; 0xa0
 8001430:	461a      	mov	r2, r3
 8001432:	f013 fe27 	bl	8015084 <memcpy>
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8001436:	4b0b      	ldr	r3, [pc, #44]	; (8001464 <AS_Status_Task+0x374>)
 8001438:	6818      	ldr	r0, [r3, #0]
 800143a:	2300      	movs	r3, #0
 800143c:	f04f 32ff 	mov.w	r2, #4294967295
 8001440:	4906      	ldr	r1, [pc, #24]	; (800145c <AS_Status_Task+0x36c>)
 8001442:	f010 fd79 	bl	8011f38 <xQueueGenericSend>
				break;
 8001446:	bf00      	nop
			break;
 8001448:	bf00      	nop
		}
		osDelay(150);
 800144a:	2096      	movs	r0, #150	; 0x96
 800144c:	f010 f8f0 	bl	8011630 <osDelay>
		AS_Status_EventBits = xEventGroupWaitBits(xAS_Status_EventGroup,AUTONOMOUS_MODE,pdFALSE,pdTRUE,portMAX_DELAY);
 8001450:	e652      	b.n	80010f8 <AS_Status_Task+0x8>
 8001452:	bf00      	nop
 8001454:	24000b38 	.word	0x24000b38
 8001458:	24000038 	.word	0x24000038
 800145c:	24000cec 	.word	0x24000cec
 8001460:	24000f28 	.word	0x24000f28
 8001464:	2400105c 	.word	0x2400105c
 8001468:	24000e88 	.word	0x24000e88

0800146c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001472:	4b1d      	ldr	r3, [pc, #116]	; (80014e8 <MX_DMA_Init+0x7c>)
 8001474:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001478:	4a1b      	ldr	r2, [pc, #108]	; (80014e8 <MX_DMA_Init+0x7c>)
 800147a:	f043 0302 	orr.w	r3, r3, #2
 800147e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001482:	4b19      	ldr	r3, [pc, #100]	; (80014e8 <MX_DMA_Init+0x7c>)
 8001484:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001488:	f003 0302 	and.w	r3, r3, #2
 800148c:	607b      	str	r3, [r7, #4]
 800148e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001490:	4b15      	ldr	r3, [pc, #84]	; (80014e8 <MX_DMA_Init+0x7c>)
 8001492:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001496:	4a14      	ldr	r2, [pc, #80]	; (80014e8 <MX_DMA_Init+0x7c>)
 8001498:	f043 0301 	orr.w	r3, r3, #1
 800149c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80014a0:	4b11      	ldr	r3, [pc, #68]	; (80014e8 <MX_DMA_Init+0x7c>)
 80014a2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80014a6:	f003 0301 	and.w	r3, r3, #1
 80014aa:	603b      	str	r3, [r7, #0]
 80014ac:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80014ae:	2200      	movs	r2, #0
 80014b0:	2105      	movs	r1, #5
 80014b2:	200c      	movs	r0, #12
 80014b4:	f006 fb1e 	bl	8007af4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80014b8:	200c      	movs	r0, #12
 80014ba:	f006 fb35 	bl	8007b28 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 80014be:	2200      	movs	r2, #0
 80014c0:	2105      	movs	r1, #5
 80014c2:	200d      	movs	r0, #13
 80014c4:	f006 fb16 	bl	8007af4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80014c8:	200d      	movs	r0, #13
 80014ca:	f006 fb2d 	bl	8007b28 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80014ce:	2200      	movs	r2, #0
 80014d0:	2105      	movs	r1, #5
 80014d2:	2038      	movs	r0, #56	; 0x38
 80014d4:	f006 fb0e 	bl	8007af4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80014d8:	2038      	movs	r0, #56	; 0x38
 80014da:	f006 fb25 	bl	8007b28 <HAL_NVIC_EnableIRQ>

}
 80014de:	bf00      	nop
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	58024400 	.word	0x58024400

080014ec <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan2;
FDCAN_HandleTypeDef hfdcan3;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80014f2:	4b4f      	ldr	r3, [pc, #316]	; (8001630 <MX_FDCAN1_Init+0x144>)
 80014f4:	4a4f      	ldr	r2, [pc, #316]	; (8001634 <MX_FDCAN1_Init+0x148>)
 80014f6:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80014f8:	4b4d      	ldr	r3, [pc, #308]	; (8001630 <MX_FDCAN1_Init+0x144>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80014fe:	4b4c      	ldr	r3, [pc, #304]	; (8001630 <MX_FDCAN1_Init+0x144>)
 8001500:	2200      	movs	r2, #0
 8001502:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8001504:	4b4a      	ldr	r3, [pc, #296]	; (8001630 <MX_FDCAN1_Init+0x144>)
 8001506:	2201      	movs	r2, #1
 8001508:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800150a:	4b49      	ldr	r3, [pc, #292]	; (8001630 <MX_FDCAN1_Init+0x144>)
 800150c:	2200      	movs	r2, #0
 800150e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8001510:	4b47      	ldr	r3, [pc, #284]	; (8001630 <MX_FDCAN1_Init+0x144>)
 8001512:	2201      	movs	r2, #1
 8001514:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8001516:	4b46      	ldr	r3, [pc, #280]	; (8001630 <MX_FDCAN1_Init+0x144>)
 8001518:	2201      	movs	r2, #1
 800151a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 16;
 800151c:	4b44      	ldr	r3, [pc, #272]	; (8001630 <MX_FDCAN1_Init+0x144>)
 800151e:	2210      	movs	r2, #16
 8001520:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 63;
 8001522:	4b43      	ldr	r3, [pc, #268]	; (8001630 <MX_FDCAN1_Init+0x144>)
 8001524:	223f      	movs	r2, #63	; 0x3f
 8001526:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 16;
 8001528:	4b41      	ldr	r3, [pc, #260]	; (8001630 <MX_FDCAN1_Init+0x144>)
 800152a:	2210      	movs	r2, #16
 800152c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800152e:	4b40      	ldr	r3, [pc, #256]	; (8001630 <MX_FDCAN1_Init+0x144>)
 8001530:	2201      	movs	r2, #1
 8001532:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 4;
 8001534:	4b3e      	ldr	r3, [pc, #248]	; (8001630 <MX_FDCAN1_Init+0x144>)
 8001536:	2204      	movs	r2, #4
 8001538:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 5;
 800153a:	4b3d      	ldr	r3, [pc, #244]	; (8001630 <MX_FDCAN1_Init+0x144>)
 800153c:	2205      	movs	r2, #5
 800153e:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 8001540:	4b3b      	ldr	r3, [pc, #236]	; (8001630 <MX_FDCAN1_Init+0x144>)
 8001542:	2204      	movs	r2, #4
 8001544:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8001546:	4b3a      	ldr	r3, [pc, #232]	; (8001630 <MX_FDCAN1_Init+0x144>)
 8001548:	2200      	movs	r2, #0
 800154a:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 800154c:	4b38      	ldr	r3, [pc, #224]	; (8001630 <MX_FDCAN1_Init+0x144>)
 800154e:	2201      	movs	r2, #1
 8001550:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001552:	4b37      	ldr	r3, [pc, #220]	; (8001630 <MX_FDCAN1_Init+0x144>)
 8001554:	2200      	movs	r2, #0
 8001556:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 1;
 8001558:	4b35      	ldr	r3, [pc, #212]	; (8001630 <MX_FDCAN1_Init+0x144>)
 800155a:	2201      	movs	r2, #1
 800155c:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800155e:	4b34      	ldr	r3, [pc, #208]	; (8001630 <MX_FDCAN1_Init+0x144>)
 8001560:	2204      	movs	r2, #4
 8001562:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8001564:	4b32      	ldr	r3, [pc, #200]	; (8001630 <MX_FDCAN1_Init+0x144>)
 8001566:	2200      	movs	r2, #0
 8001568:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800156a:	4b31      	ldr	r3, [pc, #196]	; (8001630 <MX_FDCAN1_Init+0x144>)
 800156c:	2204      	movs	r2, #4
 800156e:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8001570:	4b2f      	ldr	r3, [pc, #188]	; (8001630 <MX_FDCAN1_Init+0x144>)
 8001572:	2200      	movs	r2, #0
 8001574:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001576:	4b2e      	ldr	r3, [pc, #184]	; (8001630 <MX_FDCAN1_Init+0x144>)
 8001578:	2204      	movs	r2, #4
 800157a:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 800157c:	4b2c      	ldr	r3, [pc, #176]	; (8001630 <MX_FDCAN1_Init+0x144>)
 800157e:	2200      	movs	r2, #0
 8001580:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8001582:	4b2b      	ldr	r3, [pc, #172]	; (8001630 <MX_FDCAN1_Init+0x144>)
 8001584:	2200      	movs	r2, #0
 8001586:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8001588:	4b29      	ldr	r3, [pc, #164]	; (8001630 <MX_FDCAN1_Init+0x144>)
 800158a:	2201      	movs	r2, #1
 800158c:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800158e:	4b28      	ldr	r3, [pc, #160]	; (8001630 <MX_FDCAN1_Init+0x144>)
 8001590:	2200      	movs	r2, #0
 8001592:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001594:	4b26      	ldr	r3, [pc, #152]	; (8001630 <MX_FDCAN1_Init+0x144>)
 8001596:	2204      	movs	r2, #4
 8001598:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800159a:	4825      	ldr	r0, [pc, #148]	; (8001630 <MX_FDCAN1_Init+0x144>)
 800159c:	f008 fba6 	bl	8009cec <HAL_FDCAN_Init>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 80015a6:	f003 fcf7 	bl	8004f98 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);
 80015aa:	2301      	movs	r3, #1
 80015ac:	9300      	str	r3, [sp, #0]
 80015ae:	2301      	movs	r3, #1
 80015b0:	2202      	movs	r2, #2
 80015b2:	2102      	movs	r1, #2
 80015b4:	481e      	ldr	r0, [pc, #120]	; (8001630 <MX_FDCAN1_Init+0x144>)
 80015b6:	f008 fded 	bl	800a194 <HAL_FDCAN_ConfigGlobalFilter>

  MotorCan.Filter.IdType = FDCAN_STANDARD_ID;
 80015ba:	4b1f      	ldr	r3, [pc, #124]	; (8001638 <MX_FDCAN1_Init+0x14c>)
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
  MotorCan.Filter.FilterIndex = 0;
 80015c0:	4b1d      	ldr	r3, [pc, #116]	; (8001638 <MX_FDCAN1_Init+0x14c>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	605a      	str	r2, [r3, #4]
  MotorCan.Filter.FilterType = FDCAN_FILTER_MASK;
 80015c6:	4b1c      	ldr	r3, [pc, #112]	; (8001638 <MX_FDCAN1_Init+0x14c>)
 80015c8:	2202      	movs	r2, #2
 80015ca:	609a      	str	r2, [r3, #8]
  MotorCan.Filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80015cc:	4b1a      	ldr	r3, [pc, #104]	; (8001638 <MX_FDCAN1_Init+0x14c>)
 80015ce:	2201      	movs	r2, #1
 80015d0:	60da      	str	r2, [r3, #12]
  MotorCan.Filter.FilterID1 = 0x00; //Filter
 80015d2:	4b19      	ldr	r3, [pc, #100]	; (8001638 <MX_FDCAN1_Init+0x14c>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	611a      	str	r2, [r3, #16]
  MotorCan.Filter.FilterID2 = 0x00; //Mask
 80015d8:	4b17      	ldr	r3, [pc, #92]	; (8001638 <MX_FDCAN1_Init+0x14c>)
 80015da:	2200      	movs	r2, #0
 80015dc:	615a      	str	r2, [r3, #20]
  MotorCan.Filter.RxBufferIndex = 0;
 80015de:	4b16      	ldr	r3, [pc, #88]	; (8001638 <MX_FDCAN1_Init+0x14c>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	619a      	str	r2, [r3, #24]

  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &MotorCan.Filter) != HAL_OK){
 80015e4:	4914      	ldr	r1, [pc, #80]	; (8001638 <MX_FDCAN1_Init+0x14c>)
 80015e6:	4812      	ldr	r0, [pc, #72]	; (8001630 <MX_FDCAN1_Init+0x144>)
 80015e8:	f008 fd5e 	bl	800a0a8 <HAL_FDCAN_ConfigFilter>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_FDCAN1_Init+0x10a>
  Error_Handler();
 80015f2:	f003 fcd1 	bl	8004f98 <Error_Handler>
  }

  MotorCan.TxHeader.IdType = FDCAN_STANDARD_ID;
 80015f6:	4b10      	ldr	r3, [pc, #64]	; (8001638 <MX_FDCAN1_Init+0x14c>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	625a      	str	r2, [r3, #36]	; 0x24
  MotorCan.TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80015fc:	4b0e      	ldr	r3, [pc, #56]	; (8001638 <MX_FDCAN1_Init+0x14c>)
 80015fe:	2200      	movs	r2, #0
 8001600:	629a      	str	r2, [r3, #40]	; 0x28
  MotorCan.TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001602:	4b0d      	ldr	r3, [pc, #52]	; (8001638 <MX_FDCAN1_Init+0x14c>)
 8001604:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001608:	62da      	str	r2, [r3, #44]	; 0x2c
  MotorCan.TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800160a:	4b0b      	ldr	r3, [pc, #44]	; (8001638 <MX_FDCAN1_Init+0x14c>)
 800160c:	2200      	movs	r2, #0
 800160e:	631a      	str	r2, [r3, #48]	; 0x30
  MotorCan.TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8001610:	4b09      	ldr	r3, [pc, #36]	; (8001638 <MX_FDCAN1_Init+0x14c>)
 8001612:	2200      	movs	r2, #0
 8001614:	635a      	str	r2, [r3, #52]	; 0x34
  MotorCan.TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8001616:	4b08      	ldr	r3, [pc, #32]	; (8001638 <MX_FDCAN1_Init+0x14c>)
 8001618:	2200      	movs	r2, #0
 800161a:	639a      	str	r2, [r3, #56]	; 0x38
  MotorCan.TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800161c:	4b06      	ldr	r3, [pc, #24]	; (8001638 <MX_FDCAN1_Init+0x14c>)
 800161e:	2200      	movs	r2, #0
 8001620:	63da      	str	r2, [r3, #60]	; 0x3c
  MotorCan.TxHeader.MessageMarker = 0;
 8001622:	4b05      	ldr	r3, [pc, #20]	; (8001638 <MX_FDCAN1_Init+0x14c>)
 8001624:	2200      	movs	r2, #0
 8001626:	641a      	str	r2, [r3, #64]	; 0x40
  /* USER CODE END FDCAN1_Init 2 */

}
 8001628:	bf00      	nop
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	24000de8 	.word	0x24000de8
 8001634:	4000a000 	.word	0x4000a000
 8001638:	24000b78 	.word	0x24000b78

0800163c <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8001642:	4b4f      	ldr	r3, [pc, #316]	; (8001780 <MX_FDCAN2_Init+0x144>)
 8001644:	4a4f      	ldr	r2, [pc, #316]	; (8001784 <MX_FDCAN2_Init+0x148>)
 8001646:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001648:	4b4d      	ldr	r3, [pc, #308]	; (8001780 <MX_FDCAN2_Init+0x144>)
 800164a:	2200      	movs	r2, #0
 800164c:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 800164e:	4b4c      	ldr	r3, [pc, #304]	; (8001780 <MX_FDCAN2_Init+0x144>)
 8001650:	2200      	movs	r2, #0
 8001652:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8001654:	4b4a      	ldr	r3, [pc, #296]	; (8001780 <MX_FDCAN2_Init+0x144>)
 8001656:	2201      	movs	r2, #1
 8001658:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 800165a:	4b49      	ldr	r3, [pc, #292]	; (8001780 <MX_FDCAN2_Init+0x144>)
 800165c:	2200      	movs	r2, #0
 800165e:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = ENABLE;
 8001660:	4b47      	ldr	r3, [pc, #284]	; (8001780 <MX_FDCAN2_Init+0x144>)
 8001662:	2201      	movs	r2, #1
 8001664:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 8001666:	4b46      	ldr	r3, [pc, #280]	; (8001780 <MX_FDCAN2_Init+0x144>)
 8001668:	2201      	movs	r2, #1
 800166a:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 16;
 800166c:	4b44      	ldr	r3, [pc, #272]	; (8001780 <MX_FDCAN2_Init+0x144>)
 800166e:	2210      	movs	r2, #16
 8001670:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 63;
 8001672:	4b43      	ldr	r3, [pc, #268]	; (8001780 <MX_FDCAN2_Init+0x144>)
 8001674:	223f      	movs	r2, #63	; 0x3f
 8001676:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 16;
 8001678:	4b41      	ldr	r3, [pc, #260]	; (8001780 <MX_FDCAN2_Init+0x144>)
 800167a:	2210      	movs	r2, #16
 800167c:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 800167e:	4b40      	ldr	r3, [pc, #256]	; (8001780 <MX_FDCAN2_Init+0x144>)
 8001680:	2201      	movs	r2, #1
 8001682:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 4;
 8001684:	4b3e      	ldr	r3, [pc, #248]	; (8001780 <MX_FDCAN2_Init+0x144>)
 8001686:	2204      	movs	r2, #4
 8001688:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 5;
 800168a:	4b3d      	ldr	r3, [pc, #244]	; (8001780 <MX_FDCAN2_Init+0x144>)
 800168c:	2205      	movs	r2, #5
 800168e:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 4;
 8001690:	4b3b      	ldr	r3, [pc, #236]	; (8001780 <MX_FDCAN2_Init+0x144>)
 8001692:	2204      	movs	r2, #4
 8001694:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.MessageRAMOffset = 9;
 8001696:	4b3a      	ldr	r3, [pc, #232]	; (8001780 <MX_FDCAN2_Init+0x144>)
 8001698:	2209      	movs	r2, #9
 800169a:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 800169c:	4b38      	ldr	r3, [pc, #224]	; (8001780 <MX_FDCAN2_Init+0x144>)
 800169e:	2201      	movs	r2, #1
 80016a0:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 80016a2:	4b37      	ldr	r3, [pc, #220]	; (8001780 <MX_FDCAN2_Init+0x144>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 80016a8:	4b35      	ldr	r3, [pc, #212]	; (8001780 <MX_FDCAN2_Init+0x144>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80016ae:	4b34      	ldr	r3, [pc, #208]	; (8001780 <MX_FDCAN2_Init+0x144>)
 80016b0:	2204      	movs	r2, #4
 80016b2:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 1;
 80016b4:	4b32      	ldr	r3, [pc, #200]	; (8001780 <MX_FDCAN2_Init+0x144>)
 80016b6:	2201      	movs	r2, #1
 80016b8:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80016ba:	4b31      	ldr	r3, [pc, #196]	; (8001780 <MX_FDCAN2_Init+0x144>)
 80016bc:	2204      	movs	r2, #4
 80016be:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 80016c0:	4b2f      	ldr	r3, [pc, #188]	; (8001780 <MX_FDCAN2_Init+0x144>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80016c6:	4b2e      	ldr	r3, [pc, #184]	; (8001780 <MX_FDCAN2_Init+0x144>)
 80016c8:	2204      	movs	r2, #4
 80016ca:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 80016cc:	4b2c      	ldr	r3, [pc, #176]	; (8001780 <MX_FDCAN2_Init+0x144>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 80016d2:	4b2b      	ldr	r3, [pc, #172]	; (8001780 <MX_FDCAN2_Init+0x144>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 1;
 80016d8:	4b29      	ldr	r3, [pc, #164]	; (8001780 <MX_FDCAN2_Init+0x144>)
 80016da:	2201      	movs	r2, #1
 80016dc:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80016de:	4b28      	ldr	r3, [pc, #160]	; (8001780 <MX_FDCAN2_Init+0x144>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80016e4:	4b26      	ldr	r3, [pc, #152]	; (8001780 <MX_FDCAN2_Init+0x144>)
 80016e6:	2204      	movs	r2, #4
 80016e8:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 80016ea:	4825      	ldr	r0, [pc, #148]	; (8001780 <MX_FDCAN2_Init+0x144>)
 80016ec:	f008 fafe 	bl	8009cec <HAL_FDCAN_Init>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <MX_FDCAN2_Init+0xbe>
  {
    Error_Handler();
 80016f6:	f003 fc4f 	bl	8004f98 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */
  HAL_FDCAN_ConfigGlobalFilter(&hfdcan2, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);
 80016fa:	2301      	movs	r3, #1
 80016fc:	9300      	str	r3, [sp, #0]
 80016fe:	2301      	movs	r3, #1
 8001700:	2202      	movs	r2, #2
 8001702:	2102      	movs	r1, #2
 8001704:	481e      	ldr	r0, [pc, #120]	; (8001780 <MX_FDCAN2_Init+0x144>)
 8001706:	f008 fd45 	bl	800a194 <HAL_FDCAN_ConfigGlobalFilter>

  PrimaryCan.Filter.IdType = FDCAN_STANDARD_ID;
 800170a:	4b1f      	ldr	r3, [pc, #124]	; (8001788 <MX_FDCAN2_Init+0x14c>)
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
  PrimaryCan.Filter.FilterIndex = 0;
 8001710:	4b1d      	ldr	r3, [pc, #116]	; (8001788 <MX_FDCAN2_Init+0x14c>)
 8001712:	2200      	movs	r2, #0
 8001714:	605a      	str	r2, [r3, #4]
  PrimaryCan.Filter.FilterType = FDCAN_FILTER_MASK;
 8001716:	4b1c      	ldr	r3, [pc, #112]	; (8001788 <MX_FDCAN2_Init+0x14c>)
 8001718:	2202      	movs	r2, #2
 800171a:	609a      	str	r2, [r3, #8]
  PrimaryCan.Filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 800171c:	4b1a      	ldr	r3, [pc, #104]	; (8001788 <MX_FDCAN2_Init+0x14c>)
 800171e:	2202      	movs	r2, #2
 8001720:	60da      	str	r2, [r3, #12]
  PrimaryCan.Filter.FilterID1 = 0x00; //Filter
 8001722:	4b19      	ldr	r3, [pc, #100]	; (8001788 <MX_FDCAN2_Init+0x14c>)
 8001724:	2200      	movs	r2, #0
 8001726:	611a      	str	r2, [r3, #16]
  PrimaryCan.Filter.FilterID2 = 0x00; //Mask
 8001728:	4b17      	ldr	r3, [pc, #92]	; (8001788 <MX_FDCAN2_Init+0x14c>)
 800172a:	2200      	movs	r2, #0
 800172c:	615a      	str	r2, [r3, #20]
  PrimaryCan.Filter.RxBufferIndex = 0;
 800172e:	4b16      	ldr	r3, [pc, #88]	; (8001788 <MX_FDCAN2_Init+0x14c>)
 8001730:	2200      	movs	r2, #0
 8001732:	619a      	str	r2, [r3, #24]

  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &PrimaryCan.Filter) != HAL_OK){
 8001734:	4914      	ldr	r1, [pc, #80]	; (8001788 <MX_FDCAN2_Init+0x14c>)
 8001736:	4812      	ldr	r0, [pc, #72]	; (8001780 <MX_FDCAN2_Init+0x144>)
 8001738:	f008 fcb6 	bl	800a0a8 <HAL_FDCAN_ConfigFilter>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_FDCAN2_Init+0x10a>
  Error_Handler();
 8001742:	f003 fc29 	bl	8004f98 <Error_Handler>
  }

  PrimaryCan.TxHeader.IdType = FDCAN_STANDARD_ID;
 8001746:	4b10      	ldr	r3, [pc, #64]	; (8001788 <MX_FDCAN2_Init+0x14c>)
 8001748:	2200      	movs	r2, #0
 800174a:	625a      	str	r2, [r3, #36]	; 0x24
  PrimaryCan.TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800174c:	4b0e      	ldr	r3, [pc, #56]	; (8001788 <MX_FDCAN2_Init+0x14c>)
 800174e:	2200      	movs	r2, #0
 8001750:	629a      	str	r2, [r3, #40]	; 0x28
  PrimaryCan.TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001752:	4b0d      	ldr	r3, [pc, #52]	; (8001788 <MX_FDCAN2_Init+0x14c>)
 8001754:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001758:	62da      	str	r2, [r3, #44]	; 0x2c
  PrimaryCan.TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800175a:	4b0b      	ldr	r3, [pc, #44]	; (8001788 <MX_FDCAN2_Init+0x14c>)
 800175c:	2200      	movs	r2, #0
 800175e:	631a      	str	r2, [r3, #48]	; 0x30
  PrimaryCan.TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8001760:	4b09      	ldr	r3, [pc, #36]	; (8001788 <MX_FDCAN2_Init+0x14c>)
 8001762:	2200      	movs	r2, #0
 8001764:	635a      	str	r2, [r3, #52]	; 0x34
  PrimaryCan.TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8001766:	4b08      	ldr	r3, [pc, #32]	; (8001788 <MX_FDCAN2_Init+0x14c>)
 8001768:	2200      	movs	r2, #0
 800176a:	639a      	str	r2, [r3, #56]	; 0x38
  PrimaryCan.TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800176c:	4b06      	ldr	r3, [pc, #24]	; (8001788 <MX_FDCAN2_Init+0x14c>)
 800176e:	2200      	movs	r2, #0
 8001770:	63da      	str	r2, [r3, #60]	; 0x3c
  PrimaryCan.TxHeader.MessageMarker = 0;
 8001772:	4b05      	ldr	r3, [pc, #20]	; (8001788 <MX_FDCAN2_Init+0x14c>)
 8001774:	2200      	movs	r2, #0
 8001776:	641a      	str	r2, [r3, #64]	; 0x40
  /* USER CODE END FDCAN2_Init 2 */

}
 8001778:	bf00      	nop
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	24000e88 	.word	0x24000e88
 8001784:	4000a400 	.word	0x4000a400
 8001788:	24000bf4 	.word	0x24000bf4

0800178c <MX_FDCAN3_Init>:
/* FDCAN3 init function */
void MX_FDCAN3_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 8001792:	4b4f      	ldr	r3, [pc, #316]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 8001794:	4a4f      	ldr	r2, [pc, #316]	; (80018d4 <MX_FDCAN3_Init+0x148>)
 8001796:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001798:	4b4d      	ldr	r3, [pc, #308]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 800179a:	2200      	movs	r2, #0
 800179c:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 800179e:	4b4c      	ldr	r3, [pc, #304]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = ENABLE;
 80017a4:	4b4a      	ldr	r3, [pc, #296]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 80017a6:	2201      	movs	r2, #1
 80017a8:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 80017aa:	4b49      	ldr	r3, [pc, #292]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = ENABLE;
 80017b0:	4b47      	ldr	r3, [pc, #284]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 80017b2:	2201      	movs	r2, #1
 80017b4:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 1;
 80017b6:	4b46      	ldr	r3, [pc, #280]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 16;
 80017bc:	4b44      	ldr	r3, [pc, #272]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 80017be:	2210      	movs	r2, #16
 80017c0:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 63;
 80017c2:	4b43      	ldr	r3, [pc, #268]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 80017c4:	223f      	movs	r2, #63	; 0x3f
 80017c6:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 16;
 80017c8:	4b41      	ldr	r3, [pc, #260]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 80017ca:	2210      	movs	r2, #16
 80017cc:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 80017ce:	4b40      	ldr	r3, [pc, #256]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan3.Init.DataSyncJumpWidth = 4;
 80017d4:	4b3e      	ldr	r3, [pc, #248]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 80017d6:	2204      	movs	r2, #4
 80017d8:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan3.Init.DataTimeSeg1 = 5;
 80017da:	4b3d      	ldr	r3, [pc, #244]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 80017dc:	2205      	movs	r2, #5
 80017de:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan3.Init.DataTimeSeg2 = 4;
 80017e0:	4b3b      	ldr	r3, [pc, #236]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 80017e2:	2204      	movs	r2, #4
 80017e4:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan3.Init.MessageRAMOffset = 18;
 80017e6:	4b3a      	ldr	r3, [pc, #232]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 80017e8:	2212      	movs	r2, #18
 80017ea:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan3.Init.StdFiltersNbr = 1;
 80017ec:	4b38      	ldr	r3, [pc, #224]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 80017ee:	2201      	movs	r2, #1
 80017f0:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan3.Init.ExtFiltersNbr = 0;
 80017f2:	4b37      	ldr	r3, [pc, #220]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan3.Init.RxFifo0ElmtsNbr = 1;
 80017f8:	4b35      	ldr	r3, [pc, #212]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 80017fa:	2201      	movs	r2, #1
 80017fc:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan3.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80017fe:	4b34      	ldr	r3, [pc, #208]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 8001800:	2204      	movs	r2, #4
 8001802:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan3.Init.RxFifo1ElmtsNbr = 0;
 8001804:	4b32      	ldr	r3, [pc, #200]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 8001806:	2200      	movs	r2, #0
 8001808:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan3.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800180a:	4b31      	ldr	r3, [pc, #196]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 800180c:	2204      	movs	r2, #4
 800180e:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan3.Init.RxBuffersNbr = 0;
 8001810:	4b2f      	ldr	r3, [pc, #188]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 8001812:	2200      	movs	r2, #0
 8001814:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan3.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001816:	4b2e      	ldr	r3, [pc, #184]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 8001818:	2204      	movs	r2, #4
 800181a:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan3.Init.TxEventsNbr = 0;
 800181c:	4b2c      	ldr	r3, [pc, #176]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 800181e:	2200      	movs	r2, #0
 8001820:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan3.Init.TxBuffersNbr = 0;
 8001822:	4b2b      	ldr	r3, [pc, #172]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 8001824:	2200      	movs	r2, #0
 8001826:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan3.Init.TxFifoQueueElmtsNbr = 1;
 8001828:	4b29      	ldr	r3, [pc, #164]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 800182a:	2201      	movs	r2, #1
 800182c:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800182e:	4b28      	ldr	r3, [pc, #160]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 8001830:	2200      	movs	r2, #0
 8001832:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan3.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001834:	4b26      	ldr	r3, [pc, #152]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 8001836:	2204      	movs	r2, #4
 8001838:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 800183a:	4825      	ldr	r0, [pc, #148]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 800183c:	f008 fa56 	bl	8009cec <HAL_FDCAN_Init>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_FDCAN3_Init+0xbe>
  {
    Error_Handler();
 8001846:	f003 fba7 	bl	8004f98 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */
  HAL_FDCAN_ConfigGlobalFilter(&hfdcan3, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);
 800184a:	2301      	movs	r3, #1
 800184c:	9300      	str	r3, [sp, #0]
 800184e:	2301      	movs	r3, #1
 8001850:	2202      	movs	r2, #2
 8001852:	2102      	movs	r1, #2
 8001854:	481e      	ldr	r0, [pc, #120]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 8001856:	f008 fc9d 	bl	800a194 <HAL_FDCAN_ConfigGlobalFilter>

  AutoCan.Filter.IdType = FDCAN_STANDARD_ID;
 800185a:	4b1f      	ldr	r3, [pc, #124]	; (80018d8 <MX_FDCAN3_Init+0x14c>)
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
  AutoCan.Filter.FilterIndex = 0;
 8001860:	4b1d      	ldr	r3, [pc, #116]	; (80018d8 <MX_FDCAN3_Init+0x14c>)
 8001862:	2200      	movs	r2, #0
 8001864:	605a      	str	r2, [r3, #4]
  AutoCan.Filter.FilterType = FDCAN_FILTER_MASK;
 8001866:	4b1c      	ldr	r3, [pc, #112]	; (80018d8 <MX_FDCAN3_Init+0x14c>)
 8001868:	2202      	movs	r2, #2
 800186a:	609a      	str	r2, [r3, #8]
  AutoCan.Filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800186c:	4b1a      	ldr	r3, [pc, #104]	; (80018d8 <MX_FDCAN3_Init+0x14c>)
 800186e:	2201      	movs	r2, #1
 8001870:	60da      	str	r2, [r3, #12]
  AutoCan.Filter.FilterID1 = 0x00; //Filter
 8001872:	4b19      	ldr	r3, [pc, #100]	; (80018d8 <MX_FDCAN3_Init+0x14c>)
 8001874:	2200      	movs	r2, #0
 8001876:	611a      	str	r2, [r3, #16]
  AutoCan.Filter.FilterID2 = 0x00; //Mask
 8001878:	4b17      	ldr	r3, [pc, #92]	; (80018d8 <MX_FDCAN3_Init+0x14c>)
 800187a:	2200      	movs	r2, #0
 800187c:	615a      	str	r2, [r3, #20]
  AutoCan.Filter.RxBufferIndex = 0;
 800187e:	4b16      	ldr	r3, [pc, #88]	; (80018d8 <MX_FDCAN3_Init+0x14c>)
 8001880:	2200      	movs	r2, #0
 8001882:	619a      	str	r2, [r3, #24]

  if (HAL_FDCAN_ConfigFilter(&hfdcan3, &AutoCan.Filter) != HAL_OK){
 8001884:	4914      	ldr	r1, [pc, #80]	; (80018d8 <MX_FDCAN3_Init+0x14c>)
 8001886:	4812      	ldr	r0, [pc, #72]	; (80018d0 <MX_FDCAN3_Init+0x144>)
 8001888:	f008 fc0e 	bl	800a0a8 <HAL_FDCAN_ConfigFilter>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <MX_FDCAN3_Init+0x10a>
  Error_Handler();
 8001892:	f003 fb81 	bl	8004f98 <Error_Handler>
  }

  AutoCan.TxHeader.IdType = FDCAN_STANDARD_ID;
 8001896:	4b10      	ldr	r3, [pc, #64]	; (80018d8 <MX_FDCAN3_Init+0x14c>)
 8001898:	2200      	movs	r2, #0
 800189a:	625a      	str	r2, [r3, #36]	; 0x24
  AutoCan.TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800189c:	4b0e      	ldr	r3, [pc, #56]	; (80018d8 <MX_FDCAN3_Init+0x14c>)
 800189e:	2200      	movs	r2, #0
 80018a0:	629a      	str	r2, [r3, #40]	; 0x28
  AutoCan.TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80018a2:	4b0d      	ldr	r3, [pc, #52]	; (80018d8 <MX_FDCAN3_Init+0x14c>)
 80018a4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80018a8:	62da      	str	r2, [r3, #44]	; 0x2c
  AutoCan.TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80018aa:	4b0b      	ldr	r3, [pc, #44]	; (80018d8 <MX_FDCAN3_Init+0x14c>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	631a      	str	r2, [r3, #48]	; 0x30
  AutoCan.TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80018b0:	4b09      	ldr	r3, [pc, #36]	; (80018d8 <MX_FDCAN3_Init+0x14c>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	635a      	str	r2, [r3, #52]	; 0x34
  AutoCan.TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 80018b6:	4b08      	ldr	r3, [pc, #32]	; (80018d8 <MX_FDCAN3_Init+0x14c>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	639a      	str	r2, [r3, #56]	; 0x38
  AutoCan.TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80018bc:	4b06      	ldr	r3, [pc, #24]	; (80018d8 <MX_FDCAN3_Init+0x14c>)
 80018be:	2200      	movs	r2, #0
 80018c0:	63da      	str	r2, [r3, #60]	; 0x3c
  AutoCan.TxHeader.MessageMarker = 0;
 80018c2:	4b05      	ldr	r3, [pc, #20]	; (80018d8 <MX_FDCAN3_Init+0x14c>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	641a      	str	r2, [r3, #64]	; 0x40
  /* USER CODE END FDCAN3_Init 2 */

}
 80018c8:	bf00      	nop
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	24000f28 	.word	0x24000f28
 80018d4:	4000d400 	.word	0x4000d400
 80018d8:	24000c70 	.word	0x24000c70

080018dc <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08e      	sub	sp, #56	; 0x38
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	605a      	str	r2, [r3, #4]
 80018ee:	609a      	str	r2, [r3, #8]
 80018f0:	60da      	str	r2, [r3, #12]
 80018f2:	611a      	str	r2, [r3, #16]
  if(fdcanHandle->Instance==FDCAN1)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a69      	ldr	r2, [pc, #420]	; (8001aa0 <HAL_FDCAN_MspInit+0x1c4>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d140      	bne.n	8001980 <HAL_FDCAN_MspInit+0xa4>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80018fe:	4b69      	ldr	r3, [pc, #420]	; (8001aa4 <HAL_FDCAN_MspInit+0x1c8>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	3301      	adds	r3, #1
 8001904:	4a67      	ldr	r2, [pc, #412]	; (8001aa4 <HAL_FDCAN_MspInit+0x1c8>)
 8001906:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001908:	4b66      	ldr	r3, [pc, #408]	; (8001aa4 <HAL_FDCAN_MspInit+0x1c8>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	2b01      	cmp	r3, #1
 800190e:	d10e      	bne.n	800192e <HAL_FDCAN_MspInit+0x52>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8001910:	4b65      	ldr	r3, [pc, #404]	; (8001aa8 <HAL_FDCAN_MspInit+0x1cc>)
 8001912:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8001916:	4a64      	ldr	r2, [pc, #400]	; (8001aa8 <HAL_FDCAN_MspInit+0x1cc>)
 8001918:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800191c:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8001920:	4b61      	ldr	r3, [pc, #388]	; (8001aa8 <HAL_FDCAN_MspInit+0x1cc>)
 8001922:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8001926:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800192a:	623b      	str	r3, [r7, #32]
 800192c:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800192e:	4b5e      	ldr	r3, [pc, #376]	; (8001aa8 <HAL_FDCAN_MspInit+0x1cc>)
 8001930:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001934:	4a5c      	ldr	r2, [pc, #368]	; (8001aa8 <HAL_FDCAN_MspInit+0x1cc>)
 8001936:	f043 0301 	orr.w	r3, r3, #1
 800193a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800193e:	4b5a      	ldr	r3, [pc, #360]	; (8001aa8 <HAL_FDCAN_MspInit+0x1cc>)
 8001940:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001944:	f003 0301 	and.w	r3, r3, #1
 8001948:	61fb      	str	r3, [r7, #28]
 800194a:	69fb      	ldr	r3, [r7, #28]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = MOTOR_RX_Pin|MOTOR_TX_Pin;
 800194c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001950:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001952:	2302      	movs	r3, #2
 8001954:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001956:	2300      	movs	r3, #0
 8001958:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195a:	2300      	movs	r3, #0
 800195c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800195e:	2309      	movs	r3, #9
 8001960:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001962:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001966:	4619      	mov	r1, r3
 8001968:	4850      	ldr	r0, [pc, #320]	; (8001aac <HAL_FDCAN_MspInit+0x1d0>)
 800196a:	f009 fceb 	bl	800b344 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 800196e:	2200      	movs	r2, #0
 8001970:	2105      	movs	r1, #5
 8001972:	2013      	movs	r0, #19
 8001974:	f006 f8be 	bl	8007af4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001978:	2013      	movs	r0, #19
 800197a:	f006 f8d5 	bl	8007b28 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }
}
 800197e:	e08a      	b.n	8001a96 <HAL_FDCAN_MspInit+0x1ba>
  else if(fdcanHandle->Instance==FDCAN2)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a4a      	ldr	r2, [pc, #296]	; (8001ab0 <HAL_FDCAN_MspInit+0x1d4>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d140      	bne.n	8001a0c <HAL_FDCAN_MspInit+0x130>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800198a:	4b46      	ldr	r3, [pc, #280]	; (8001aa4 <HAL_FDCAN_MspInit+0x1c8>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	3301      	adds	r3, #1
 8001990:	4a44      	ldr	r2, [pc, #272]	; (8001aa4 <HAL_FDCAN_MspInit+0x1c8>)
 8001992:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001994:	4b43      	ldr	r3, [pc, #268]	; (8001aa4 <HAL_FDCAN_MspInit+0x1c8>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2b01      	cmp	r3, #1
 800199a:	d10e      	bne.n	80019ba <HAL_FDCAN_MspInit+0xde>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800199c:	4b42      	ldr	r3, [pc, #264]	; (8001aa8 <HAL_FDCAN_MspInit+0x1cc>)
 800199e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80019a2:	4a41      	ldr	r2, [pc, #260]	; (8001aa8 <HAL_FDCAN_MspInit+0x1cc>)
 80019a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019a8:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80019ac:	4b3e      	ldr	r3, [pc, #248]	; (8001aa8 <HAL_FDCAN_MspInit+0x1cc>)
 80019ae:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80019b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019b6:	61bb      	str	r3, [r7, #24]
 80019b8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ba:	4b3b      	ldr	r3, [pc, #236]	; (8001aa8 <HAL_FDCAN_MspInit+0x1cc>)
 80019bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80019c0:	4a39      	ldr	r2, [pc, #228]	; (8001aa8 <HAL_FDCAN_MspInit+0x1cc>)
 80019c2:	f043 0302 	orr.w	r3, r3, #2
 80019c6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80019ca:	4b37      	ldr	r3, [pc, #220]	; (8001aa8 <HAL_FDCAN_MspInit+0x1cc>)
 80019cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80019d0:	f003 0302 	and.w	r3, r3, #2
 80019d4:	617b      	str	r3, [r7, #20]
 80019d6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = PRIMARY_RX_Pin|PRIMARY_TX_Pin;
 80019d8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80019dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019de:	2302      	movs	r3, #2
 80019e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e2:	2300      	movs	r3, #0
 80019e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e6:	2300      	movs	r3, #0
 80019e8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80019ea:	2309      	movs	r3, #9
 80019ec:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019f2:	4619      	mov	r1, r3
 80019f4:	482f      	ldr	r0, [pc, #188]	; (8001ab4 <HAL_FDCAN_MspInit+0x1d8>)
 80019f6:	f009 fca5 	bl	800b344 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 5, 0);
 80019fa:	2200      	movs	r2, #0
 80019fc:	2105      	movs	r1, #5
 80019fe:	2016      	movs	r0, #22
 8001a00:	f006 f878 	bl	8007af4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 8001a04:	2016      	movs	r0, #22
 8001a06:	f006 f88f 	bl	8007b28 <HAL_NVIC_EnableIRQ>
}
 8001a0a:	e044      	b.n	8001a96 <HAL_FDCAN_MspInit+0x1ba>
  else if(fdcanHandle->Instance==FDCAN3)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a29      	ldr	r2, [pc, #164]	; (8001ab8 <HAL_FDCAN_MspInit+0x1dc>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d13f      	bne.n	8001a96 <HAL_FDCAN_MspInit+0x1ba>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001a16:	4b23      	ldr	r3, [pc, #140]	; (8001aa4 <HAL_FDCAN_MspInit+0x1c8>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	4a21      	ldr	r2, [pc, #132]	; (8001aa4 <HAL_FDCAN_MspInit+0x1c8>)
 8001a1e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001a20:	4b20      	ldr	r3, [pc, #128]	; (8001aa4 <HAL_FDCAN_MspInit+0x1c8>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d10e      	bne.n	8001a46 <HAL_FDCAN_MspInit+0x16a>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8001a28:	4b1f      	ldr	r3, [pc, #124]	; (8001aa8 <HAL_FDCAN_MspInit+0x1cc>)
 8001a2a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8001a2e:	4a1e      	ldr	r2, [pc, #120]	; (8001aa8 <HAL_FDCAN_MspInit+0x1cc>)
 8001a30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a34:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8001a38:	4b1b      	ldr	r3, [pc, #108]	; (8001aa8 <HAL_FDCAN_MspInit+0x1cc>)
 8001a3a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8001a3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a42:	613b      	str	r3, [r7, #16]
 8001a44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a46:	4b18      	ldr	r3, [pc, #96]	; (8001aa8 <HAL_FDCAN_MspInit+0x1cc>)
 8001a48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a4c:	4a16      	ldr	r2, [pc, #88]	; (8001aa8 <HAL_FDCAN_MspInit+0x1cc>)
 8001a4e:	f043 0308 	orr.w	r3, r3, #8
 8001a52:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001a56:	4b14      	ldr	r3, [pc, #80]	; (8001aa8 <HAL_FDCAN_MspInit+0x1cc>)
 8001a58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a5c:	f003 0308 	and.w	r3, r3, #8
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001a64:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001a68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a72:	2300      	movs	r3, #0
 8001a74:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_FDCAN3;
 8001a76:	2305      	movs	r3, #5
 8001a78:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a7e:	4619      	mov	r1, r3
 8001a80:	480e      	ldr	r0, [pc, #56]	; (8001abc <HAL_FDCAN_MspInit+0x1e0>)
 8001a82:	f009 fc5f 	bl	800b344 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN3_IT0_IRQn, 5, 0);
 8001a86:	2200      	movs	r2, #0
 8001a88:	2105      	movs	r1, #5
 8001a8a:	209f      	movs	r0, #159	; 0x9f
 8001a8c:	f006 f832 	bl	8007af4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
 8001a90:	209f      	movs	r0, #159	; 0x9f
 8001a92:	f006 f849 	bl	8007b28 <HAL_NVIC_EnableIRQ>
}
 8001a96:	bf00      	nop
 8001a98:	3738      	adds	r7, #56	; 0x38
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	4000a000 	.word	0x4000a000
 8001aa4:	24000fc8 	.word	0x24000fc8
 8001aa8:	58024400 	.word	0x58024400
 8001aac:	58020000 	.word	0x58020000
 8001ab0:	4000a400 	.word	0x4000a400
 8001ab4:	58020400 	.word	0x58020400
 8001ab8:	4000d400 	.word	0x4000d400
 8001abc:	58020c00 	.word	0x58020c00

08001ac0 <HAL_FDCAN_RxFifo0Callback>:
  /* USER CODE END FDCAN3_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs){
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af02      	add	r7, sp, #8
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]
  if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	f003 0301 	and.w	r3, r3, #1
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	f000 832d 	beq.w	8002130 <HAL_FDCAN_RxFifo0Callback+0x670>
  {
	/* CAN 1 - MOTOR Rx */
	if(hfdcan->Instance == FDCAN1){
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4ac4      	ldr	r2, [pc, #784]	; (8001dec <HAL_FDCAN_RxFifo0Callback+0x32c>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	f040 8327 	bne.w	8002130 <HAL_FDCAN_RxFifo0Callback+0x670>
			if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &MotorCan.RxHeader,MotorCan.RxData) != HAL_OK)
 8001ae2:	4bc3      	ldr	r3, [pc, #780]	; (8001df0 <HAL_FDCAN_RxFifo0Callback+0x330>)
 8001ae4:	4ac3      	ldr	r2, [pc, #780]	; (8001df4 <HAL_FDCAN_RxFifo0Callback+0x334>)
 8001ae6:	2140      	movs	r1, #64	; 0x40
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f008 fc6d 	bl	800a3c8 <HAL_FDCAN_GetRxMessage>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <HAL_FDCAN_RxFifo0Callback+0x38>
			{
				Error_Handler();
 8001af4:	f003 fa50 	bl	8004f98 <Error_Handler>
			}
			switch(MotorCan.RxHeader.Identifier){
 8001af8:	4bbf      	ldr	r3, [pc, #764]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001afc:	f240 1281 	movw	r2, #385	; 0x181
 8001b00:	4293      	cmp	r3, r2
 8001b02:	f040 8314 	bne.w	800212e <HAL_FDCAN_RxFifo0Callback+0x66e>
			case(0x181):
					switch(MotorCan.RxData[0]){
 8001b06:	4bbc      	ldr	r3, [pc, #752]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001b08:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8001b0c:	2beb      	cmp	r3, #235	; 0xeb
 8001b0e:	f000 8234 	beq.w	8001f7a <HAL_FDCAN_RxFifo0Callback+0x4ba>
 8001b12:	2beb      	cmp	r3, #235	; 0xeb
 8001b14:	f300 830b 	bgt.w	800212e <HAL_FDCAN_RxFifo0Callback+0x66e>
 8001b18:	2b5f      	cmp	r3, #95	; 0x5f
 8001b1a:	f300 8091 	bgt.w	8001c40 <HAL_FDCAN_RxFifo0Callback+0x180>
 8001b1e:	2b40      	cmp	r3, #64	; 0x40
 8001b20:	da46      	bge.n	8001bb0 <HAL_FDCAN_RxFifo0Callback+0xf0>
						igbt_temp = temp_helper;
						break;
				break;
					}
			default:
				break;
 8001b22:	e304      	b.n	800212e <HAL_FDCAN_RxFifo0Callback+0x66e>
 8001b24:	3b8a      	subs	r3, #138	; 0x8a
 8001b26:	2b1e      	cmp	r3, #30
 8001b28:	f200 8301 	bhi.w	800212e <HAL_FDCAN_RxFifo0Callback+0x66e>
 8001b2c:	a201      	add	r2, pc, #4	; (adr r2, 8001b34 <HAL_FDCAN_RxFifo0Callback+0x74>)
 8001b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b32:	bf00      	nop
 8001b34:	08001ee3 	.word	0x08001ee3
 8001b38:	0800212f 	.word	0x0800212f
 8001b3c:	0800212f 	.word	0x0800212f
 8001b40:	0800212f 	.word	0x0800212f
 8001b44:	0800212f 	.word	0x0800212f
 8001b48:	08001cc1 	.word	0x08001cc1
 8001b4c:	0800212f 	.word	0x0800212f
 8001b50:	0800212f 	.word	0x0800212f
 8001b54:	0800212f 	.word	0x0800212f
 8001b58:	0800212f 	.word	0x0800212f
 8001b5c:	0800212f 	.word	0x0800212f
 8001b60:	0800212f 	.word	0x0800212f
 8001b64:	0800212f 	.word	0x0800212f
 8001b68:	0800212f 	.word	0x0800212f
 8001b6c:	0800212f 	.word	0x0800212f
 8001b70:	0800212f 	.word	0x0800212f
 8001b74:	0800212f 	.word	0x0800212f
 8001b78:	0800212f 	.word	0x0800212f
 8001b7c:	0800212f 	.word	0x0800212f
 8001b80:	0800212f 	.word	0x0800212f
 8001b84:	0800212f 	.word	0x0800212f
 8001b88:	0800212f 	.word	0x0800212f
 8001b8c:	08001e55 	.word	0x08001e55
 8001b90:	0800212f 	.word	0x0800212f
 8001b94:	0800212f 	.word	0x0800212f
 8001b98:	0800212f 	.word	0x0800212f
 8001b9c:	0800212f 	.word	0x0800212f
 8001ba0:	0800212f 	.word	0x0800212f
 8001ba4:	0800212f 	.word	0x0800212f
 8001ba8:	0800212f 	.word	0x0800212f
 8001bac:	08001e87 	.word	0x08001e87
 8001bb0:	3b40      	subs	r3, #64	; 0x40
 8001bb2:	2b1f      	cmp	r3, #31
 8001bb4:	f200 82bb 	bhi.w	800212e <HAL_FDCAN_RxFifo0Callback+0x66e>
 8001bb8:	a201      	add	r2, pc, #4	; (adr r2, 8001bc0 <HAL_FDCAN_RxFifo0Callback+0x100>)
 8001bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bbe:	bf00      	nop
 8001bc0:	08001c4f 	.word	0x08001c4f
 8001bc4:	0800212f 	.word	0x0800212f
 8001bc8:	0800212f 	.word	0x0800212f
 8001bcc:	0800212f 	.word	0x0800212f
 8001bd0:	0800212f 	.word	0x0800212f
 8001bd4:	0800212f 	.word	0x0800212f
 8001bd8:	0800212f 	.word	0x0800212f
 8001bdc:	0800212f 	.word	0x0800212f
 8001be0:	0800212f 	.word	0x0800212f
 8001be4:	08001fe1 	.word	0x08001fe1
 8001be8:	080020bd 	.word	0x080020bd
 8001bec:	0800212f 	.word	0x0800212f
 8001bf0:	0800212f 	.word	0x0800212f
 8001bf4:	0800212f 	.word	0x0800212f
 8001bf8:	0800212f 	.word	0x0800212f
 8001bfc:	0800212f 	.word	0x0800212f
 8001c00:	0800212f 	.word	0x0800212f
 8001c04:	0800212f 	.word	0x0800212f
 8001c08:	0800212f 	.word	0x0800212f
 8001c0c:	0800212f 	.word	0x0800212f
 8001c10:	0800212f 	.word	0x0800212f
 8001c14:	0800212f 	.word	0x0800212f
 8001c18:	0800212f 	.word	0x0800212f
 8001c1c:	0800212f 	.word	0x0800212f
 8001c20:	0800212f 	.word	0x0800212f
 8001c24:	0800212f 	.word	0x0800212f
 8001c28:	0800212f 	.word	0x0800212f
 8001c2c:	0800212f 	.word	0x0800212f
 8001c30:	0800212f 	.word	0x0800212f
 8001c34:	0800212f 	.word	0x0800212f
 8001c38:	0800212f 	.word	0x0800212f
 8001c3c:	08001f29 	.word	0x08001f29
 8001c40:	2ba8      	cmp	r3, #168	; 0xa8
 8001c42:	f300 8274 	bgt.w	800212e <HAL_FDCAN_RxFifo0Callback+0x66e>
 8001c46:	2b8a      	cmp	r3, #138	; 0x8a
 8001c48:	f6bf af6c 	bge.w	8001b24 <HAL_FDCAN_RxFifo0Callback+0x64>
 8001c4c:	e26f      	b.n	800212e <HAL_FDCAN_RxFifo0Callback+0x66e>
						inv_enable 			  = MotorCan.RxData[1] >> 0 & 1;
 8001c4e:	4b6a      	ldr	r3, [pc, #424]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001c50:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8001c54:	f003 0301 	and.w	r3, r3, #1
 8001c58:	b2da      	uxtb	r2, r3
 8001c5a:	4b68      	ldr	r3, [pc, #416]	; (8001dfc <HAL_FDCAN_RxFifo0Callback+0x33c>)
 8001c5c:	701a      	strb	r2, [r3, #0]
						inv_ok 				  = MotorCan.RxData[1] >> 1 & 1;
 8001c5e:	4b66      	ldr	r3, [pc, #408]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001c60:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8001c64:	085b      	lsrs	r3, r3, #1
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	f003 0301 	and.w	r3, r3, #1
 8001c6c:	b2da      	uxtb	r2, r3
 8001c6e:	4b64      	ldr	r3, [pc, #400]	; (8001e00 <HAL_FDCAN_RxFifo0Callback+0x340>)
 8001c70:	701a      	strb	r2, [r3, #0]
						curr_lim_reached 	  = MotorCan.RxData[4] >> 5 & 1;
 8001c72:	4b61      	ldr	r3, [pc, #388]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001c74:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8001c78:	095b      	lsrs	r3, r3, #5
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	f003 0301 	and.w	r3, r3, #1
 8001c80:	b2da      	uxtb	r2, r3
 8001c82:	4b60      	ldr	r3, [pc, #384]	; (8001e04 <HAL_FDCAN_RxFifo0Callback+0x344>)
 8001c84:	701a      	strb	r2, [r3, #0]
						curr_lim_igbt_temp 	  = MotorCan.RxData[5] >> 0 & 1;
 8001c86:	4b5c      	ldr	r3, [pc, #368]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001c88:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8001c8c:	f003 0301 	and.w	r3, r3, #1
 8001c90:	b2da      	uxtb	r2, r3
 8001c92:	4b5d      	ldr	r3, [pc, #372]	; (8001e08 <HAL_FDCAN_RxFifo0Callback+0x348>)
 8001c94:	701a      	strb	r2, [r3, #0]
						curr_lim_motor_temp   = MotorCan.RxData[5] >> 2 & 1;
 8001c96:	4b58      	ldr	r3, [pc, #352]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001c98:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8001c9c:	089b      	lsrs	r3, r3, #2
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	f003 0301 	and.w	r3, r3, #1
 8001ca4:	b2da      	uxtb	r2, r3
 8001ca6:	4b59      	ldr	r3, [pc, #356]	; (8001e0c <HAL_FDCAN_RxFifo0Callback+0x34c>)
 8001ca8:	701a      	strb	r2, [r3, #0]
						curr_peak_val_warn 	  = MotorCan.RxData[5] >> 4 & 1;
 8001caa:	4b53      	ldr	r3, [pc, #332]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001cac:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8001cb0:	091b      	lsrs	r3, r3, #4
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	f003 0301 	and.w	r3, r3, #1
 8001cb8:	b2da      	uxtb	r2, r3
 8001cba:	4b55      	ldr	r3, [pc, #340]	; (8001e10 <HAL_FDCAN_RxFifo0Callback+0x350>)
 8001cbc:	701a      	strb	r2, [r3, #0]
						break;
 8001cbe:	e236      	b.n	800212e <HAL_FDCAN_RxFifo0Callback+0x66e>
						defective_param 				= MotorCan.RxData[1] >> 0 & 1;
 8001cc0:	4b4d      	ldr	r3, [pc, #308]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001cc2:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8001cc6:	f003 0301 	and.w	r3, r3, #1
 8001cca:	b2da      	uxtb	r2, r3
 8001ccc:	4b51      	ldr	r3, [pc, #324]	; (8001e14 <HAL_FDCAN_RxFifo0Callback+0x354>)
 8001cce:	701a      	strb	r2, [r3, #0]
						hardware_fault 					= MotorCan.RxData[1] >> 1 & 1;
 8001cd0:	4b49      	ldr	r3, [pc, #292]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001cd2:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8001cd6:	085b      	lsrs	r3, r3, #1
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	f003 0301 	and.w	r3, r3, #1
 8001cde:	b2da      	uxtb	r2, r3
 8001ce0:	4b4d      	ldr	r3, [pc, #308]	; (8001e18 <HAL_FDCAN_RxFifo0Callback+0x358>)
 8001ce2:	701a      	strb	r2, [r3, #0]
						faulty_safety_circuit 			= MotorCan.RxData[1] >> 2 & 1;
 8001ce4:	4b44      	ldr	r3, [pc, #272]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001ce6:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8001cea:	089b      	lsrs	r3, r3, #2
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	b2da      	uxtb	r2, r3
 8001cf4:	4b49      	ldr	r3, [pc, #292]	; (8001e1c <HAL_FDCAN_RxFifo0Callback+0x35c>)
 8001cf6:	701a      	strb	r2, [r3, #0]
						can_time_out_exceeded 			= MotorCan.RxData[1] >> 3 & 1;
 8001cf8:	4b3f      	ldr	r3, [pc, #252]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001cfa:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8001cfe:	08db      	lsrs	r3, r3, #3
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	f003 0301 	and.w	r3, r3, #1
 8001d06:	b2da      	uxtb	r2, r3
 8001d08:	4b45      	ldr	r3, [pc, #276]	; (8001e20 <HAL_FDCAN_RxFifo0Callback+0x360>)
 8001d0a:	701a      	strb	r2, [r3, #0]
						bad_encoder_signal 				= MotorCan.RxData[1] >> 4 & 1;
 8001d0c:	4b3a      	ldr	r3, [pc, #232]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001d0e:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8001d12:	091b      	lsrs	r3, r3, #4
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	b2da      	uxtb	r2, r3
 8001d1c:	4b41      	ldr	r3, [pc, #260]	; (8001e24 <HAL_FDCAN_RxFifo0Callback+0x364>)
 8001d1e:	701a      	strb	r2, [r3, #0]
						no_power_supply_voltage 		= MotorCan.RxData[1] >> 5 & 1;
 8001d20:	4b35      	ldr	r3, [pc, #212]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001d22:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8001d26:	095b      	lsrs	r3, r3, #5
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	b2da      	uxtb	r2, r3
 8001d30:	4b3d      	ldr	r3, [pc, #244]	; (8001e28 <HAL_FDCAN_RxFifo0Callback+0x368>)
 8001d32:	701a      	strb	r2, [r3, #0]
						overvoltage 					= MotorCan.RxData[2] >> 0 & 1;
 8001d34:	4b30      	ldr	r3, [pc, #192]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001d36:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001d3a:	f003 0301 	and.w	r3, r3, #1
 8001d3e:	b2da      	uxtb	r2, r3
 8001d40:	4b3a      	ldr	r3, [pc, #232]	; (8001e2c <HAL_FDCAN_RxFifo0Callback+0x36c>)
 8001d42:	701a      	strb	r2, [r3, #0]
						overcurrent 					= MotorCan.RxData[2] >> 1 & 1;
 8001d44:	4b2c      	ldr	r3, [pc, #176]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001d46:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001d4a:	085b      	lsrs	r3, r3, #1
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	b2da      	uxtb	r2, r3
 8001d54:	4b36      	ldr	r3, [pc, #216]	; (8001e30 <HAL_FDCAN_RxFifo0Callback+0x370>)
 8001d56:	701a      	strb	r2, [r3, #0]
						current_measure_fault 			= MotorCan.RxData[2] >> 6 & 1;
 8001d58:	4b27      	ldr	r3, [pc, #156]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001d5a:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001d5e:	099b      	lsrs	r3, r3, #6
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	b2da      	uxtb	r2, r3
 8001d68:	4b32      	ldr	r3, [pc, #200]	; (8001e34 <HAL_FDCAN_RxFifo0Callback+0x374>)
 8001d6a:	701a      	strb	r2, [r3, #0]
						ballast_circuit_overload 		= MotorCan.RxData[2] >> 7 & 1;
 8001d6c:	4b22      	ldr	r3, [pc, #136]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001d6e:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001d72:	09db      	lsrs	r3, r3, #7
 8001d74:	b2da      	uxtb	r2, r3
 8001d76:	4b30      	ldr	r3, [pc, #192]	; (8001e38 <HAL_FDCAN_RxFifo0Callback+0x378>)
 8001d78:	701a      	strb	r2, [r3, #0]
						faulty_run_signal_emi 			= MotorCan.RxData[3] >> 1 & 1;
 8001d7a:	4b1f      	ldr	r3, [pc, #124]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001d7c:	f893 3077 	ldrb.w	r3, [r3, #119]	; 0x77
 8001d80:	085b      	lsrs	r3, r3, #1
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	f003 0301 	and.w	r3, r3, #1
 8001d88:	b2da      	uxtb	r2, r3
 8001d8a:	4b2c      	ldr	r3, [pc, #176]	; (8001e3c <HAL_FDCAN_RxFifo0Callback+0x37c>)
 8001d8c:	701a      	strb	r2, [r3, #0]
						inactive_rfe 					= MotorCan.RxData[3] >> 2 & 1;
 8001d8e:	4b1a      	ldr	r3, [pc, #104]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001d90:	f893 3077 	ldrb.w	r3, [r3, #119]	; 0x77
 8001d94:	089b      	lsrs	r3, r3, #2
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	f003 0301 	and.w	r3, r3, #1
 8001d9c:	b2da      	uxtb	r2, r3
 8001d9e:	4b28      	ldr	r3, [pc, #160]	; (8001e40 <HAL_FDCAN_RxFifo0Callback+0x380>)
 8001da0:	701a      	strb	r2, [r3, #0]
						power_supply_missing_or_too_low = MotorCan.RxData[3] >> 5 & 1;
 8001da2:	4b15      	ldr	r3, [pc, #84]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001da4:	f893 3077 	ldrb.w	r3, [r3, #119]	; 0x77
 8001da8:	095b      	lsrs	r3, r3, #5
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	f003 0301 	and.w	r3, r3, #1
 8001db0:	b2da      	uxtb	r2, r3
 8001db2:	4b24      	ldr	r3, [pc, #144]	; (8001e44 <HAL_FDCAN_RxFifo0Callback+0x384>)
 8001db4:	701a      	strb	r2, [r3, #0]
						output_voltage_limit_reached 	= MotorCan.RxData[4] >> 0 & 1;
 8001db6:	4b10      	ldr	r3, [pc, #64]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001db8:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8001dbc:	f003 0301 	and.w	r3, r3, #1
 8001dc0:	b2da      	uxtb	r2, r3
 8001dc2:	4b21      	ldr	r3, [pc, #132]	; (8001e48 <HAL_FDCAN_RxFifo0Callback+0x388>)
 8001dc4:	701a      	strb	r2, [r3, #0]
						overcurrent_200 				= MotorCan.RxData[4] >> 1 & 1;
 8001dc6:	4b0c      	ldr	r3, [pc, #48]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001dc8:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8001dcc:	085b      	lsrs	r3, r3, #1
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	f003 0301 	and.w	r3, r3, #1
 8001dd4:	b2da      	uxtb	r2, r3
 8001dd6:	4b1d      	ldr	r3, [pc, #116]	; (8001e4c <HAL_FDCAN_RxFifo0Callback+0x38c>)
 8001dd8:	701a      	strb	r2, [r3, #0]
						ballast_circuit_overload_87 	= MotorCan.RxData[4] >> 7 & 1;
 8001dda:	4b07      	ldr	r3, [pc, #28]	; (8001df8 <HAL_FDCAN_RxFifo0Callback+0x338>)
 8001ddc:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8001de0:	09db      	lsrs	r3, r3, #7
 8001de2:	b2da      	uxtb	r2, r3
 8001de4:	4b1a      	ldr	r3, [pc, #104]	; (8001e50 <HAL_FDCAN_RxFifo0Callback+0x390>)
 8001de6:	701a      	strb	r2, [r3, #0]
						break;
 8001de8:	e1a1      	b.n	800212e <HAL_FDCAN_RxFifo0Callback+0x66e>
 8001dea:	bf00      	nop
 8001dec:	4000a000 	.word	0x4000a000
 8001df0:	24000bec 	.word	0x24000bec
 8001df4:	24000bbc 	.word	0x24000bbc
 8001df8:	24000b78 	.word	0x24000b78
 8001dfc:	24000b58 	.word	0x24000b58
 8001e00:	24000b59 	.word	0x24000b59
 8001e04:	24000b44 	.word	0x24000b44
 8001e08:	24000b45 	.word	0x24000b45
 8001e0c:	24000b46 	.word	0x24000b46
 8001e10:	24000b47 	.word	0x24000b47
 8001e14:	24000b48 	.word	0x24000b48
 8001e18:	24000b49 	.word	0x24000b49
 8001e1c:	24000b4a 	.word	0x24000b4a
 8001e20:	24000b4b 	.word	0x24000b4b
 8001e24:	24000b4c 	.word	0x24000b4c
 8001e28:	24000b4d 	.word	0x24000b4d
 8001e2c:	24000b4e 	.word	0x24000b4e
 8001e30:	24000b4f 	.word	0x24000b4f
 8001e34:	24000b50 	.word	0x24000b50
 8001e38:	24000b51 	.word	0x24000b51
 8001e3c:	24000b52 	.word	0x24000b52
 8001e40:	24000b53 	.word	0x24000b53
 8001e44:	24000b54 	.word	0x24000b54
 8001e48:	24000b55 	.word	0x24000b55
 8001e4c:	24000b56 	.word	0x24000b56
 8001e50:	24000b57 	.word	0x24000b57
						actual_trq = MotorCan.RxData[2];
 8001e54:	4b8c      	ldr	r3, [pc, #560]	; (8002088 <HAL_FDCAN_RxFifo0Callback+0x5c8>)
 8001e56:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001e5a:	b21a      	sxth	r2, r3
 8001e5c:	4b8b      	ldr	r3, [pc, #556]	; (800208c <HAL_FDCAN_RxFifo0Callback+0x5cc>)
 8001e5e:	801a      	strh	r2, [r3, #0]
						actual_trq <<= 8;
 8001e60:	4b8a      	ldr	r3, [pc, #552]	; (800208c <HAL_FDCAN_RxFifo0Callback+0x5cc>)
 8001e62:	881b      	ldrh	r3, [r3, #0]
 8001e64:	b21b      	sxth	r3, r3
 8001e66:	021b      	lsls	r3, r3, #8
 8001e68:	b21a      	sxth	r2, r3
 8001e6a:	4b88      	ldr	r3, [pc, #544]	; (800208c <HAL_FDCAN_RxFifo0Callback+0x5cc>)
 8001e6c:	801a      	strh	r2, [r3, #0]
						actual_trq |= MotorCan.RxData[1];
 8001e6e:	4b86      	ldr	r3, [pc, #536]	; (8002088 <HAL_FDCAN_RxFifo0Callback+0x5c8>)
 8001e70:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8001e74:	b21a      	sxth	r2, r3
 8001e76:	4b85      	ldr	r3, [pc, #532]	; (800208c <HAL_FDCAN_RxFifo0Callback+0x5cc>)
 8001e78:	881b      	ldrh	r3, [r3, #0]
 8001e7a:	b21b      	sxth	r3, r3
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	b21a      	sxth	r2, r3
 8001e80:	4b82      	ldr	r3, [pc, #520]	; (800208c <HAL_FDCAN_RxFifo0Callback+0x5cc>)
 8001e82:	801a      	strh	r2, [r3, #0]
						break;
 8001e84:	e153      	b.n	800212e <HAL_FDCAN_RxFifo0Callback+0x66e>
						int_helper = ((MotorCan.RxData[2]<<8)|MotorCan.RxData[1]);
 8001e86:	4b80      	ldr	r3, [pc, #512]	; (8002088 <HAL_FDCAN_RxFifo0Callback+0x5c8>)
 8001e88:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001e8c:	021b      	lsls	r3, r3, #8
 8001e8e:	b21a      	sxth	r2, r3
 8001e90:	4b7d      	ldr	r3, [pc, #500]	; (8002088 <HAL_FDCAN_RxFifo0Callback+0x5c8>)
 8001e92:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8001e96:	b21b      	sxth	r3, r3
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	b21a      	sxth	r2, r3
 8001e9c:	4b7c      	ldr	r3, [pc, #496]	; (8002090 <HAL_FDCAN_RxFifo0Callback+0x5d0>)
 8001e9e:	801a      	strh	r2, [r3, #0]
						float_helper = int_helper*6500.0/32767.0;
 8001ea0:	4b7b      	ldr	r3, [pc, #492]	; (8002090 <HAL_FDCAN_RxFifo0Callback+0x5d0>)
 8001ea2:	881b      	ldrh	r3, [r3, #0]
 8001ea4:	b21b      	sxth	r3, r3
 8001ea6:	ee07 3a90 	vmov	s15, r3
 8001eaa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001eae:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8002058 <HAL_FDCAN_RxFifo0Callback+0x598>
 8001eb2:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001eb6:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8002060 <HAL_FDCAN_RxFifo0Callback+0x5a0>
 8001eba:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001ebe:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001ec2:	4b74      	ldr	r3, [pc, #464]	; (8002094 <HAL_FDCAN_RxFifo0Callback+0x5d4>)
 8001ec4:	edc3 7a00 	vstr	s15, [r3]
						motor_rpm = - float_helper;
 8001ec8:	4b72      	ldr	r3, [pc, #456]	; (8002094 <HAL_FDCAN_RxFifo0Callback+0x5d4>)
 8001eca:	edd3 7a00 	vldr	s15, [r3]
 8001ece:	eef1 7a67 	vneg.f32	s15, s15
 8001ed2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ed6:	ee17 3a90 	vmov	r3, s15
 8001eda:	b21a      	sxth	r2, r3
 8001edc:	4b6e      	ldr	r3, [pc, #440]	; (8002098 <HAL_FDCAN_RxFifo0Callback+0x5d8>)
 8001ede:	801a      	strh	r2, [r3, #0]
						break;
 8001ee0:	e125      	b.n	800212e <HAL_FDCAN_RxFifo0Callback+0x66e>
						int_inv_vout = MotorCan.RxData[2];
 8001ee2:	4b69      	ldr	r3, [pc, #420]	; (8002088 <HAL_FDCAN_RxFifo0Callback+0x5c8>)
 8001ee4:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001ee8:	b29a      	uxth	r2, r3
 8001eea:	4b6c      	ldr	r3, [pc, #432]	; (800209c <HAL_FDCAN_RxFifo0Callback+0x5dc>)
 8001eec:	801a      	strh	r2, [r3, #0]
						int_inv_vout <<= 8;
 8001eee:	4b6b      	ldr	r3, [pc, #428]	; (800209c <HAL_FDCAN_RxFifo0Callback+0x5dc>)
 8001ef0:	881b      	ldrh	r3, [r3, #0]
 8001ef2:	b29b      	uxth	r3, r3
 8001ef4:	021b      	lsls	r3, r3, #8
 8001ef6:	b29a      	uxth	r2, r3
 8001ef8:	4b68      	ldr	r3, [pc, #416]	; (800209c <HAL_FDCAN_RxFifo0Callback+0x5dc>)
 8001efa:	801a      	strh	r2, [r3, #0]
						int_inv_vout |= MotorCan.RxData[1];
 8001efc:	4b62      	ldr	r3, [pc, #392]	; (8002088 <HAL_FDCAN_RxFifo0Callback+0x5c8>)
 8001efe:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8001f02:	b29a      	uxth	r2, r3
 8001f04:	4b65      	ldr	r3, [pc, #404]	; (800209c <HAL_FDCAN_RxFifo0Callback+0x5dc>)
 8001f06:	881b      	ldrh	r3, [r3, #0]
 8001f08:	b29b      	uxth	r3, r3
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	b29a      	uxth	r2, r3
 8001f0e:	4b63      	ldr	r3, [pc, #396]	; (800209c <HAL_FDCAN_RxFifo0Callback+0x5dc>)
 8001f10:	801a      	strh	r2, [r3, #0]
						Finv_vout = int_inv_vout;
 8001f12:	4b62      	ldr	r3, [pc, #392]	; (800209c <HAL_FDCAN_RxFifo0Callback+0x5dc>)
 8001f14:	881b      	ldrh	r3, [r3, #0]
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	ee07 3a90 	vmov	s15, r3
 8001f1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f20:	4b5f      	ldr	r3, [pc, #380]	; (80020a0 <HAL_FDCAN_RxFifo0Callback+0x5e0>)
 8001f22:	edc3 7a00 	vstr	s15, [r3]
						break;
 8001f26:	e102      	b.n	800212e <HAL_FDCAN_RxFifo0Callback+0x66e>
						int_iact = MotorCan.RxData[2];
 8001f28:	4b57      	ldr	r3, [pc, #348]	; (8002088 <HAL_FDCAN_RxFifo0Callback+0x5c8>)
 8001f2a:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001f2e:	b29a      	uxth	r2, r3
 8001f30:	4b5c      	ldr	r3, [pc, #368]	; (80020a4 <HAL_FDCAN_RxFifo0Callback+0x5e4>)
 8001f32:	801a      	strh	r2, [r3, #0]
						int_iact <<= 8;
 8001f34:	4b5b      	ldr	r3, [pc, #364]	; (80020a4 <HAL_FDCAN_RxFifo0Callback+0x5e4>)
 8001f36:	881b      	ldrh	r3, [r3, #0]
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	021b      	lsls	r3, r3, #8
 8001f3c:	b29a      	uxth	r2, r3
 8001f3e:	4b59      	ldr	r3, [pc, #356]	; (80020a4 <HAL_FDCAN_RxFifo0Callback+0x5e4>)
 8001f40:	801a      	strh	r2, [r3, #0]
						int_iact |= MotorCan.RxData[1];
 8001f42:	4b51      	ldr	r3, [pc, #324]	; (8002088 <HAL_FDCAN_RxFifo0Callback+0x5c8>)
 8001f44:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8001f48:	b29a      	uxth	r2, r3
 8001f4a:	4b56      	ldr	r3, [pc, #344]	; (80020a4 <HAL_FDCAN_RxFifo0Callback+0x5e4>)
 8001f4c:	881b      	ldrh	r3, [r3, #0]
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	4313      	orrs	r3, r2
 8001f52:	b29a      	uxth	r2, r3
 8001f54:	4b53      	ldr	r3, [pc, #332]	; (80020a4 <HAL_FDCAN_RxFifo0Callback+0x5e4>)
 8001f56:	801a      	strh	r2, [r3, #0]
						Fiact = int_iact/2048.0;
 8001f58:	4b52      	ldr	r3, [pc, #328]	; (80020a4 <HAL_FDCAN_RxFifo0Callback+0x5e4>)
 8001f5a:	881b      	ldrh	r3, [r3, #0]
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	ee07 3a90 	vmov	s15, r3
 8001f62:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001f66:	ed9f 5b40 	vldr	d5, [pc, #256]	; 8002068 <HAL_FDCAN_RxFifo0Callback+0x5a8>
 8001f6a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001f6e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001f72:	4b4d      	ldr	r3, [pc, #308]	; (80020a8 <HAL_FDCAN_RxFifo0Callback+0x5e8>)
 8001f74:	edc3 7a00 	vstr	s15, [r3]
						break;
 8001f78:	e0d9      	b.n	800212e <HAL_FDCAN_RxFifo0Callback+0x66e>
						int_dc_bus_voltage = MotorCan.RxData[2];
 8001f7a:	4b43      	ldr	r3, [pc, #268]	; (8002088 <HAL_FDCAN_RxFifo0Callback+0x5c8>)
 8001f7c:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001f80:	b29a      	uxth	r2, r3
 8001f82:	4b4a      	ldr	r3, [pc, #296]	; (80020ac <HAL_FDCAN_RxFifo0Callback+0x5ec>)
 8001f84:	801a      	strh	r2, [r3, #0]
						int_dc_bus_voltage <<= 8;
 8001f86:	4b49      	ldr	r3, [pc, #292]	; (80020ac <HAL_FDCAN_RxFifo0Callback+0x5ec>)
 8001f88:	881b      	ldrh	r3, [r3, #0]
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	021b      	lsls	r3, r3, #8
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	4b46      	ldr	r3, [pc, #280]	; (80020ac <HAL_FDCAN_RxFifo0Callback+0x5ec>)
 8001f92:	801a      	strh	r2, [r3, #0]
						int_dc_bus_voltage |= MotorCan.RxData[1];
 8001f94:	4b3c      	ldr	r3, [pc, #240]	; (8002088 <HAL_FDCAN_RxFifo0Callback+0x5c8>)
 8001f96:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8001f9a:	b29a      	uxth	r2, r3
 8001f9c:	4b43      	ldr	r3, [pc, #268]	; (80020ac <HAL_FDCAN_RxFifo0Callback+0x5ec>)
 8001f9e:	881b      	ldrh	r3, [r3, #0]
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	b29a      	uxth	r2, r3
 8001fa6:	4b41      	ldr	r3, [pc, #260]	; (80020ac <HAL_FDCAN_RxFifo0Callback+0x5ec>)
 8001fa8:	801a      	strh	r2, [r3, #0]
						Fdc_bus_voltage = ((float)int_dc_bus_voltage*700.0*1.5)/32767.0;
 8001faa:	4b40      	ldr	r3, [pc, #256]	; (80020ac <HAL_FDCAN_RxFifo0Callback+0x5ec>)
 8001fac:	881b      	ldrh	r3, [r3, #0]
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	ee07 3a90 	vmov	s15, r3
 8001fb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fb8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001fbc:	ed9f 6b2c 	vldr	d6, [pc, #176]	; 8002070 <HAL_FDCAN_RxFifo0Callback+0x5b0>
 8001fc0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001fc4:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 8001fc8:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001fcc:	ed9f 5b24 	vldr	d5, [pc, #144]	; 8002060 <HAL_FDCAN_RxFifo0Callback+0x5a0>
 8001fd0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001fd4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001fd8:	4b35      	ldr	r3, [pc, #212]	; (80020b0 <HAL_FDCAN_RxFifo0Callback+0x5f0>)
 8001fda:	edc3 7a00 	vstr	s15, [r3]
						break;
 8001fde:	e0a6      	b.n	800212e <HAL_FDCAN_RxFifo0Callback+0x66e>
						motor_temp = MotorCan.RxData[2];
 8001fe0:	4b29      	ldr	r3, [pc, #164]	; (8002088 <HAL_FDCAN_RxFifo0Callback+0x5c8>)
 8001fe2:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001fe6:	b29a      	uxth	r2, r3
 8001fe8:	4b32      	ldr	r3, [pc, #200]	; (80020b4 <HAL_FDCAN_RxFifo0Callback+0x5f4>)
 8001fea:	801a      	strh	r2, [r3, #0]
						motor_temp <<= 8;
 8001fec:	4b31      	ldr	r3, [pc, #196]	; (80020b4 <HAL_FDCAN_RxFifo0Callback+0x5f4>)
 8001fee:	881b      	ldrh	r3, [r3, #0]
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	021b      	lsls	r3, r3, #8
 8001ff4:	b29a      	uxth	r2, r3
 8001ff6:	4b2f      	ldr	r3, [pc, #188]	; (80020b4 <HAL_FDCAN_RxFifo0Callback+0x5f4>)
 8001ff8:	801a      	strh	r2, [r3, #0]
						motor_temp |= MotorCan.RxData[1];
 8001ffa:	4b23      	ldr	r3, [pc, #140]	; (8002088 <HAL_FDCAN_RxFifo0Callback+0x5c8>)
 8001ffc:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8002000:	b29a      	uxth	r2, r3
 8002002:	4b2c      	ldr	r3, [pc, #176]	; (80020b4 <HAL_FDCAN_RxFifo0Callback+0x5f4>)
 8002004:	881b      	ldrh	r3, [r3, #0]
 8002006:	b29b      	uxth	r3, r3
 8002008:	4313      	orrs	r3, r2
 800200a:	b29a      	uxth	r2, r3
 800200c:	4b29      	ldr	r3, [pc, #164]	; (80020b4 <HAL_FDCAN_RxFifo0Callback+0x5f4>)
 800200e:	801a      	strh	r2, [r3, #0]
						temp_helper =(float)motor_temp*0.019-179.424;
 8002010:	4b28      	ldr	r3, [pc, #160]	; (80020b4 <HAL_FDCAN_RxFifo0Callback+0x5f4>)
 8002012:	881b      	ldrh	r3, [r3, #0]
 8002014:	b29b      	uxth	r3, r3
 8002016:	ee07 3a90 	vmov	s15, r3
 800201a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800201e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002022:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8002078 <HAL_FDCAN_RxFifo0Callback+0x5b8>
 8002026:	ee27 7b06 	vmul.f64	d7, d7, d6
 800202a:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8002080 <HAL_FDCAN_RxFifo0Callback+0x5c0>
 800202e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8002032:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002036:	4b20      	ldr	r3, [pc, #128]	; (80020b8 <HAL_FDCAN_RxFifo0Callback+0x5f8>)
 8002038:	edc3 7a00 	vstr	s15, [r3]
						motor_temp = temp_helper;
 800203c:	4b1e      	ldr	r3, [pc, #120]	; (80020b8 <HAL_FDCAN_RxFifo0Callback+0x5f8>)
 800203e:	edd3 7a00 	vldr	s15, [r3]
 8002042:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002046:	ee17 3a90 	vmov	r3, s15
 800204a:	b29a      	uxth	r2, r3
 800204c:	4b19      	ldr	r3, [pc, #100]	; (80020b4 <HAL_FDCAN_RxFifo0Callback+0x5f4>)
 800204e:	801a      	strh	r2, [r3, #0]
						break;
 8002050:	e06d      	b.n	800212e <HAL_FDCAN_RxFifo0Callback+0x66e>
 8002052:	bf00      	nop
 8002054:	f3af 8000 	nop.w
 8002058:	00000000 	.word	0x00000000
 800205c:	40b96400 	.word	0x40b96400
 8002060:	00000000 	.word	0x00000000
 8002064:	40dfffc0 	.word	0x40dfffc0
 8002068:	00000000 	.word	0x00000000
 800206c:	40a00000 	.word	0x40a00000
 8002070:	00000000 	.word	0x00000000
 8002074:	4085e000 	.word	0x4085e000
 8002078:	6a7ef9db 	.word	0x6a7ef9db
 800207c:	3f9374bc 	.word	0x3f9374bc
 8002080:	6872b021 	.word	0x6872b021
 8002084:	40666d91 	.word	0x40666d91
 8002088:	24000b78 	.word	0x24000b78
 800208c:	24000b40 	.word	0x24000b40
 8002090:	24000b6c 	.word	0x24000b6c
 8002094:	24000b68 	.word	0x24000b68
 8002098:	24000b42 	.word	0x24000b42
 800209c:	24000b3c 	.word	0x24000b3c
 80020a0:	24000b64 	.word	0x24000b64
 80020a4:	24000b3e 	.word	0x24000b3e
 80020a8:	24000b5c 	.word	0x24000b5c
 80020ac:	24000b3a 	.word	0x24000b3a
 80020b0:	24000b60 	.word	0x24000b60
 80020b4:	24000b70 	.word	0x24000b70
 80020b8:	24000b74 	.word	0x24000b74
						igbt_temp = MotorCan.RxData[2];
 80020bc:	4ba2      	ldr	r3, [pc, #648]	; (8002348 <HAL_FDCAN_RxFifo0Callback+0x888>)
 80020be:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 80020c2:	b29a      	uxth	r2, r3
 80020c4:	4ba1      	ldr	r3, [pc, #644]	; (800234c <HAL_FDCAN_RxFifo0Callback+0x88c>)
 80020c6:	801a      	strh	r2, [r3, #0]
						igbt_temp <<= 8;
 80020c8:	4ba0      	ldr	r3, [pc, #640]	; (800234c <HAL_FDCAN_RxFifo0Callback+0x88c>)
 80020ca:	881b      	ldrh	r3, [r3, #0]
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	021b      	lsls	r3, r3, #8
 80020d0:	b29a      	uxth	r2, r3
 80020d2:	4b9e      	ldr	r3, [pc, #632]	; (800234c <HAL_FDCAN_RxFifo0Callback+0x88c>)
 80020d4:	801a      	strh	r2, [r3, #0]
						igbt_temp |= MotorCan.RxData[1];
 80020d6:	4b9c      	ldr	r3, [pc, #624]	; (8002348 <HAL_FDCAN_RxFifo0Callback+0x888>)
 80020d8:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 80020dc:	b29a      	uxth	r2, r3
 80020de:	4b9b      	ldr	r3, [pc, #620]	; (800234c <HAL_FDCAN_RxFifo0Callback+0x88c>)
 80020e0:	881b      	ldrh	r3, [r3, #0]
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	4313      	orrs	r3, r2
 80020e6:	b29a      	uxth	r2, r3
 80020e8:	4b98      	ldr	r3, [pc, #608]	; (800234c <HAL_FDCAN_RxFifo0Callback+0x88c>)
 80020ea:	801a      	strh	r2, [r3, #0]
						temp_helper = ((float)igbt_temp-16785.0)/89.0;
 80020ec:	4b97      	ldr	r3, [pc, #604]	; (800234c <HAL_FDCAN_RxFifo0Callback+0x88c>)
 80020ee:	881b      	ldrh	r3, [r3, #0]
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	ee07 3a90 	vmov	s15, r3
 80020f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020fa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80020fe:	ed9f 6b8e 	vldr	d6, [pc, #568]	; 8002338 <HAL_FDCAN_RxFifo0Callback+0x878>
 8002102:	ee37 6b46 	vsub.f64	d6, d7, d6
 8002106:	ed9f 5b8e 	vldr	d5, [pc, #568]	; 8002340 <HAL_FDCAN_RxFifo0Callback+0x880>
 800210a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800210e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002112:	4b8f      	ldr	r3, [pc, #572]	; (8002350 <HAL_FDCAN_RxFifo0Callback+0x890>)
 8002114:	edc3 7a00 	vstr	s15, [r3]
						igbt_temp = temp_helper;
 8002118:	4b8d      	ldr	r3, [pc, #564]	; (8002350 <HAL_FDCAN_RxFifo0Callback+0x890>)
 800211a:	edd3 7a00 	vldr	s15, [r3]
 800211e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002122:	ee17 3a90 	vmov	r3, s15
 8002126:	b29a      	uxth	r2, r3
 8002128:	4b88      	ldr	r3, [pc, #544]	; (800234c <HAL_FDCAN_RxFifo0Callback+0x88c>)
 800212a:	801a      	strh	r2, [r3, #0]
						break;
 800212c:	bf00      	nop
				break;
 800212e:	bf00      	nop
			}
		}
	}

	/* CAN3 - AUTO Rx */
	if(hfdcan->Instance == FDCAN3){
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a87      	ldr	r2, [pc, #540]	; (8002354 <HAL_FDCAN_RxFifo0Callback+0x894>)
 8002136:	4293      	cmp	r3, r2
 8002138:	f040 81e6 	bne.w	8002508 <HAL_FDCAN_RxFifo0Callback+0xa48>
		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &AutoCan.RxHeader,AutoCan.RxData) != HAL_OK){
 800213c:	4b86      	ldr	r3, [pc, #536]	; (8002358 <HAL_FDCAN_RxFifo0Callback+0x898>)
 800213e:	4a87      	ldr	r2, [pc, #540]	; (800235c <HAL_FDCAN_RxFifo0Callback+0x89c>)
 8002140:	2140      	movs	r1, #64	; 0x40
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f008 f940 	bl	800a3c8 <HAL_FDCAN_GetRxMessage>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <HAL_FDCAN_RxFifo0Callback+0x692>
			Error_Handler();
 800214e:	f002 ff23 	bl	8004f98 <Error_Handler>
		}
		switch(AutoCan.RxHeader.Identifier){
 8002152:	4b83      	ldr	r3, [pc, #524]	; (8002360 <HAL_FDCAN_RxFifo0Callback+0x8a0>)
 8002154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002156:	f240 1291 	movw	r2, #401	; 0x191
 800215a:	4293      	cmp	r3, r2
 800215c:	f000 8180 	beq.w	8002460 <HAL_FDCAN_RxFifo0Callback+0x9a0>
 8002160:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8002164:	f240 81c7 	bls.w	80024f6 <HAL_FDCAN_RxFifo0Callback+0xa36>
 8002168:	f240 3205 	movw	r2, #773	; 0x305
 800216c:	4293      	cmp	r3, r2
 800216e:	f200 81c2 	bhi.w	80024f6 <HAL_FDCAN_RxFifo0Callback+0xa36>
 8002172:	f240 3202 	movw	r2, #770	; 0x302
 8002176:	4293      	cmp	r3, r2
 8002178:	f0c0 81bd 	bcc.w	80024f6 <HAL_FDCAN_RxFifo0Callback+0xa36>
 800217c:	f2a3 3302 	subw	r3, r3, #770	; 0x302
 8002180:	2b03      	cmp	r3, #3
 8002182:	f200 81b8 	bhi.w	80024f6 <HAL_FDCAN_RxFifo0Callback+0xa36>
 8002186:	a201      	add	r2, pc, #4	; (adr r2, 800218c <HAL_FDCAN_RxFifo0Callback+0x6cc>)
 8002188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800218c:	0800231f 	.word	0x0800231f
 8002190:	08002255 	.word	0x08002255
 8002194:	0800219d 	.word	0x0800219d
 8002198:	080021e9 	.word	0x080021e9
		case AUTONOMOUS_FROM_DASH_1:
			Mission.event  = AutoCan.RxData[0] & 0b01111111;
 800219c:	4b70      	ldr	r3, [pc, #448]	; (8002360 <HAL_FDCAN_RxFifo0Callback+0x8a0>)
 800219e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80021a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80021a6:	b2da      	uxtb	r2, r3
 80021a8:	4b6e      	ldr	r3, [pc, #440]	; (8002364 <HAL_FDCAN_RxFifo0Callback+0x8a4>)
 80021aa:	701a      	strb	r2, [r3, #0]
			Mission.locked = (AutoCan.RxData[0] >> 7) & 1;
 80021ac:	4b6c      	ldr	r3, [pc, #432]	; (8002360 <HAL_FDCAN_RxFifo0Callback+0x8a0>)
 80021ae:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80021b2:	09db      	lsrs	r3, r3, #7
 80021b4:	b2da      	uxtb	r2, r3
 80021b6:	4b6b      	ldr	r3, [pc, #428]	; (8002364 <HAL_FDCAN_RxFifo0Callback+0x8a4>)
 80021b8:	70da      	strb	r2, [r3, #3]

			xTaskNotifyFromISR(Mission_Handler,0,eNoAction,&xHigherPriorityAutonomous);
 80021ba:	4b6b      	ldr	r3, [pc, #428]	; (8002368 <HAL_FDCAN_RxFifo0Callback+0x8a8>)
 80021bc:	6818      	ldr	r0, [r3, #0]
 80021be:	4b6b      	ldr	r3, [pc, #428]	; (800236c <HAL_FDCAN_RxFifo0Callback+0x8ac>)
 80021c0:	9300      	str	r3, [sp, #0]
 80021c2:	2300      	movs	r3, #0
 80021c4:	2200      	movs	r2, #0
 80021c6:	2100      	movs	r1, #0
 80021c8:	f011 fdfa 	bl	8013dc0 <xTaskGenericNotifyFromISR>
			portYIELD_FROM_ISR(xHigherPriorityAutonomous);
 80021cc:	4b67      	ldr	r3, [pc, #412]	; (800236c <HAL_FDCAN_RxFifo0Callback+0x8ac>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	f000 8192 	beq.w	80024fa <HAL_FDCAN_RxFifo0Callback+0xa3a>
 80021d6:	4b66      	ldr	r3, [pc, #408]	; (8002370 <HAL_FDCAN_RxFifo0Callback+0x8b0>)
 80021d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80021dc:	601a      	str	r2, [r3, #0]
 80021de:	f3bf 8f4f 	dsb	sy
 80021e2:	f3bf 8f6f 	isb	sy
			break;
 80021e6:	e188      	b.n	80024fa <HAL_FDCAN_RxFifo0Callback+0xa3a>
		case AUTONOMOUS_FROM_ASB_1:
			ebs_activated = AutoCan.RxData[0];
 80021e8:	4b5d      	ldr	r3, [pc, #372]	; (8002360 <HAL_FDCAN_RxFifo0Callback+0x8a0>)
 80021ea:	f893 2074 	ldrb.w	r2, [r3, #116]	; 0x74
 80021ee:	4b61      	ldr	r3, [pc, #388]	; (8002374 <HAL_FDCAN_RxFifo0Callback+0x8b4>)
 80021f0:	701a      	strb	r2, [r3, #0]
			if(ebs_activated  == 3 && Mission.autonomous){
 80021f2:	4b60      	ldr	r3, [pc, #384]	; (8002374 <HAL_FDCAN_RxFifo0Callback+0x8b4>)
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	2b03      	cmp	r3, #3
 80021f8:	d117      	bne.n	800222a <HAL_FDCAN_RxFifo0Callback+0x76a>
 80021fa:	4b5a      	ldr	r3, [pc, #360]	; (8002364 <HAL_FDCAN_RxFifo0Callback+0x8a4>)
 80021fc:	785b      	ldrb	r3, [r3, #1]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d013      	beq.n	800222a <HAL_FDCAN_RxFifo0Callback+0x76a>
				xEventGroupSetBitsFromISR(xAS_Status_EventGroup,EBS_ACTIVATED,&xHigherPriorityAS_Status);
 8002202:	4b5d      	ldr	r3, [pc, #372]	; (8002378 <HAL_FDCAN_RxFifo0Callback+0x8b8>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a5d      	ldr	r2, [pc, #372]	; (800237c <HAL_FDCAN_RxFifo0Callback+0x8bc>)
 8002208:	2104      	movs	r1, #4
 800220a:	4618      	mov	r0, r3
 800220c:	f00f fc5c 	bl	8011ac8 <xEventGroupSetBitsFromISR>
				portYIELD_FROM_ISR(xHigherPriorityAS_Status);
 8002210:	4b5a      	ldr	r3, [pc, #360]	; (800237c <HAL_FDCAN_RxFifo0Callback+0x8bc>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d01c      	beq.n	8002252 <HAL_FDCAN_RxFifo0Callback+0x792>
 8002218:	4b55      	ldr	r3, [pc, #340]	; (8002370 <HAL_FDCAN_RxFifo0Callback+0x8b0>)
 800221a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	f3bf 8f4f 	dsb	sy
 8002224:	f3bf 8f6f 	isb	sy
 8002228:	e013      	b.n	8002252 <HAL_FDCAN_RxFifo0Callback+0x792>
			}
			else if(ebs_activated != 3 && Mission.autonomous){
 800222a:	4b52      	ldr	r3, [pc, #328]	; (8002374 <HAL_FDCAN_RxFifo0Callback+0x8b4>)
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	2b03      	cmp	r3, #3
 8002230:	f000 8165 	beq.w	80024fe <HAL_FDCAN_RxFifo0Callback+0xa3e>
 8002234:	4b4b      	ldr	r3, [pc, #300]	; (8002364 <HAL_FDCAN_RxFifo0Callback+0x8a4>)
 8002236:	785b      	ldrb	r3, [r3, #1]
 8002238:	2b00      	cmp	r3, #0
 800223a:	f000 8160 	beq.w	80024fe <HAL_FDCAN_RxFifo0Callback+0xa3e>
				ebs_activated = 0;
 800223e:	4b4d      	ldr	r3, [pc, #308]	; (8002374 <HAL_FDCAN_RxFifo0Callback+0x8b4>)
 8002240:	2200      	movs	r2, #0
 8002242:	701a      	strb	r2, [r3, #0]
				xEventGroupClearBitsFromISR(xAS_Status_EventGroup,EBS_ACTIVATED);
 8002244:	4b4c      	ldr	r3, [pc, #304]	; (8002378 <HAL_FDCAN_RxFifo0Callback+0x8b8>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	2104      	movs	r1, #4
 800224a:	4618      	mov	r0, r3
 800224c:	f00f fb60 	bl	8011910 <xEventGroupClearBitsFromISR>
			}
			break;
 8002250:	e155      	b.n	80024fe <HAL_FDCAN_RxFifo0Callback+0xa3e>
 8002252:	e154      	b.n	80024fe <HAL_FDCAN_RxFifo0Callback+0xa3e>
		case AUTONOMOUS_FROM_ASB_2:
			asb_ok = AutoCan.RxData[0] >> 2 & 1;
 8002254:	4b42      	ldr	r3, [pc, #264]	; (8002360 <HAL_FDCAN_RxFifo0Callback+0x8a0>)
 8002256:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800225a:	089b      	lsrs	r3, r3, #2
 800225c:	b2db      	uxtb	r3, r3
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	b2da      	uxtb	r2, r3
 8002264:	4b46      	ldr	r3, [pc, #280]	; (8002380 <HAL_FDCAN_RxFifo0Callback+0x8c0>)
 8002266:	701a      	strb	r2, [r3, #0]
			asb_HB = AutoCan.RxData[0] >> 3 & 1;
 8002268:	4b3d      	ldr	r3, [pc, #244]	; (8002360 <HAL_FDCAN_RxFifo0Callback+0x8a0>)
 800226a:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800226e:	08db      	lsrs	r3, r3, #3
 8002270:	b2db      	uxtb	r3, r3
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	b2da      	uxtb	r2, r3
 8002278:	4b42      	ldr	r3, [pc, #264]	; (8002384 <HAL_FDCAN_RxFifo0Callback+0x8c4>)
 800227a:	701a      	strb	r2, [r3, #0]

			if(asb_HB != asb_HB_previous && Mission.autonomous){
 800227c:	4b41      	ldr	r3, [pc, #260]	; (8002384 <HAL_FDCAN_RxFifo0Callback+0x8c4>)
 800227e:	781a      	ldrb	r2, [r3, #0]
 8002280:	4b41      	ldr	r3, [pc, #260]	; (8002388 <HAL_FDCAN_RxFifo0Callback+0x8c8>)
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	429a      	cmp	r2, r3
 8002286:	d01c      	beq.n	80022c2 <HAL_FDCAN_RxFifo0Callback+0x802>
 8002288:	4b36      	ldr	r3, [pc, #216]	; (8002364 <HAL_FDCAN_RxFifo0Callback+0x8a4>)
 800228a:	785b      	ldrb	r3, [r3, #1]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d018      	beq.n	80022c2 <HAL_FDCAN_RxFifo0Callback+0x802>
				asb_HB_previous = asb_HB;
 8002290:	4b3c      	ldr	r3, [pc, #240]	; (8002384 <HAL_FDCAN_RxFifo0Callback+0x8c4>)
 8002292:	781a      	ldrb	r2, [r3, #0]
 8002294:	4b3c      	ldr	r3, [pc, #240]	; (8002388 <HAL_FDCAN_RxFifo0Callback+0x8c8>)
 8002296:	701a      	strb	r2, [r3, #0]
				xTaskNotifyFromISR(Initial_Check,1,eSetValueWithOverwrite,&xHigherPriorityASB);
 8002298:	4b3c      	ldr	r3, [pc, #240]	; (800238c <HAL_FDCAN_RxFifo0Callback+0x8cc>)
 800229a:	6818      	ldr	r0, [r3, #0]
 800229c:	4b3c      	ldr	r3, [pc, #240]	; (8002390 <HAL_FDCAN_RxFifo0Callback+0x8d0>)
 800229e:	9300      	str	r3, [sp, #0]
 80022a0:	2300      	movs	r3, #0
 80022a2:	2203      	movs	r2, #3
 80022a4:	2101      	movs	r1, #1
 80022a6:	f011 fd8b 	bl	8013dc0 <xTaskGenericNotifyFromISR>
				portYIELD_FROM_ISR(xHigherPriorityASB);
 80022aa:	4b39      	ldr	r3, [pc, #228]	; (8002390 <HAL_FDCAN_RxFifo0Callback+0x8d0>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d007      	beq.n	80022c2 <HAL_FDCAN_RxFifo0Callback+0x802>
 80022b2:	4b2f      	ldr	r3, [pc, #188]	; (8002370 <HAL_FDCAN_RxFifo0Callback+0x8b0>)
 80022b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80022b8:	601a      	str	r2, [r3, #0]
 80022ba:	f3bf 8f4f 	dsb	sy
 80022be:	f3bf 8f6f 	isb	sy
			}

			if(asb_ok && Mission.autonomous){
 80022c2:	4b2f      	ldr	r3, [pc, #188]	; (8002380 <HAL_FDCAN_RxFifo0Callback+0x8c0>)
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d017      	beq.n	80022fa <HAL_FDCAN_RxFifo0Callback+0x83a>
 80022ca:	4b26      	ldr	r3, [pc, #152]	; (8002364 <HAL_FDCAN_RxFifo0Callback+0x8a4>)
 80022cc:	785b      	ldrb	r3, [r3, #1]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d013      	beq.n	80022fa <HAL_FDCAN_RxFifo0Callback+0x83a>
				xEventGroupSetBitsFromISR(xAS_Status_EventGroup,ASB_OK,&xHigherPriorityAS_Status);
 80022d2:	4b29      	ldr	r3, [pc, #164]	; (8002378 <HAL_FDCAN_RxFifo0Callback+0x8b8>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a29      	ldr	r2, [pc, #164]	; (800237c <HAL_FDCAN_RxFifo0Callback+0x8bc>)
 80022d8:	2120      	movs	r1, #32
 80022da:	4618      	mov	r0, r3
 80022dc:	f00f fbf4 	bl	8011ac8 <xEventGroupSetBitsFromISR>
				portYIELD_FROM_ISR(xHigherPriorityAS_Status);
 80022e0:	4b26      	ldr	r3, [pc, #152]	; (800237c <HAL_FDCAN_RxFifo0Callback+0x8bc>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d019      	beq.n	800231c <HAL_FDCAN_RxFifo0Callback+0x85c>
 80022e8:	4b21      	ldr	r3, [pc, #132]	; (8002370 <HAL_FDCAN_RxFifo0Callback+0x8b0>)
 80022ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80022ee:	601a      	str	r2, [r3, #0]
 80022f0:	f3bf 8f4f 	dsb	sy
 80022f4:	f3bf 8f6f 	isb	sy
 80022f8:	e010      	b.n	800231c <HAL_FDCAN_RxFifo0Callback+0x85c>
			}
			else if(!asb_ok && Mission.autonomous){
 80022fa:	4b21      	ldr	r3, [pc, #132]	; (8002380 <HAL_FDCAN_RxFifo0Callback+0x8c0>)
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	f040 80ff 	bne.w	8002502 <HAL_FDCAN_RxFifo0Callback+0xa42>
 8002304:	4b17      	ldr	r3, [pc, #92]	; (8002364 <HAL_FDCAN_RxFifo0Callback+0x8a4>)
 8002306:	785b      	ldrb	r3, [r3, #1]
 8002308:	2b00      	cmp	r3, #0
 800230a:	f000 80fa 	beq.w	8002502 <HAL_FDCAN_RxFifo0Callback+0xa42>
				xEventGroupClearBitsFromISR(xAS_Status_EventGroup,ASB_OK);
 800230e:	4b1a      	ldr	r3, [pc, #104]	; (8002378 <HAL_FDCAN_RxFifo0Callback+0x8b8>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2120      	movs	r1, #32
 8002314:	4618      	mov	r0, r3
 8002316:	f00f fafb 	bl	8011910 <xEventGroupClearBitsFromISR>
			}

			break;
 800231a:	e0f2      	b.n	8002502 <HAL_FDCAN_RxFifo0Callback+0xa42>
 800231c:	e0f1      	b.n	8002502 <HAL_FDCAN_RxFifo0Callback+0xa42>
		case AUTONOMOUS_FROM_PC_1:
			switch(AutoCan.RxData[0] & 0x0F){
 800231e:	4b10      	ldr	r3, [pc, #64]	; (8002360 <HAL_FDCAN_RxFifo0Callback+0x8a0>)
 8002320:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002324:	f003 030f 	and.w	r3, r3, #15
 8002328:	2b02      	cmp	r3, #2
 800232a:	d033      	beq.n	8002394 <HAL_FDCAN_RxFifo0Callback+0x8d4>
 800232c:	2b08      	cmp	r3, #8
 800232e:	d051      	beq.n	80023d4 <HAL_FDCAN_RxFifo0Callback+0x914>
 8002330:	e06f      	b.n	8002412 <HAL_FDCAN_RxFifo0Callback+0x952>
 8002332:	bf00      	nop
 8002334:	f3af 8000 	nop.w
 8002338:	00000000 	.word	0x00000000
 800233c:	40d06440 	.word	0x40d06440
 8002340:	00000000 	.word	0x00000000
 8002344:	40564000 	.word	0x40564000
 8002348:	24000b78 	.word	0x24000b78
 800234c:	24000b6e 	.word	0x24000b6e
 8002350:	24000b74 	.word	0x24000b74
 8002354:	4000d400 	.word	0x4000d400
 8002358:	24000ce4 	.word	0x24000ce4
 800235c:	24000cb4 	.word	0x24000cb4
 8002360:	24000c70 	.word	0x24000c70
 8002364:	24000dbc 	.word	0x24000dbc
 8002368:	24000ff4 	.word	0x24000ff4
 800236c:	24000de0 	.word	0x24000de0
 8002370:	e000ed04 	.word	0xe000ed04
 8002374:	24000dc4 	.word	0x24000dc4
 8002378:	2400102c 	.word	0x2400102c
 800237c:	24000de4 	.word	0x24000de4
 8002380:	24000dc6 	.word	0x24000dc6
 8002384:	24000dcc 	.word	0x24000dcc
 8002388:	24000dcd 	.word	0x24000dcd
 800238c:	24001008 	.word	0x24001008
 8002390:	24000ddc 	.word	0x24000ddc
			case DV_READY_MSG:
				if(Mission.autonomous){
 8002394:	4b5e      	ldr	r3, [pc, #376]	; (8002510 <HAL_FDCAN_RxFifo0Callback+0xa50>)
 8002396:	785b      	ldrb	r3, [r3, #1]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d049      	beq.n	8002430 <HAL_FDCAN_RxFifo0Callback+0x970>
					xEventGroupClearBitsFromISR(xAS_Status_EventGroup,MISSION_FINISHED);
 800239c:	4b5d      	ldr	r3, [pc, #372]	; (8002514 <HAL_FDCAN_RxFifo0Callback+0xa54>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023a4:	4618      	mov	r0, r3
 80023a6:	f00f fab3 	bl	8011910 <xEventGroupClearBitsFromISR>
					xEventGroupSetBitsFromISR(xDV_Ready_EventGroup,DV_READY,&xHigherPriorityAS_Status);
 80023aa:	4b5b      	ldr	r3, [pc, #364]	; (8002518 <HAL_FDCAN_RxFifo0Callback+0xa58>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a5b      	ldr	r2, [pc, #364]	; (800251c <HAL_FDCAN_RxFifo0Callback+0xa5c>)
 80023b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023b4:	4618      	mov	r0, r3
 80023b6:	f00f fb87 	bl	8011ac8 <xEventGroupSetBitsFromISR>
					portYIELD_FROM_ISR(xHigherPriorityAS_Status);
 80023ba:	4b58      	ldr	r3, [pc, #352]	; (800251c <HAL_FDCAN_RxFifo0Callback+0xa5c>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d036      	beq.n	8002430 <HAL_FDCAN_RxFifo0Callback+0x970>
 80023c2:	4b57      	ldr	r3, [pc, #348]	; (8002520 <HAL_FDCAN_RxFifo0Callback+0xa60>)
 80023c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023c8:	601a      	str	r2, [r3, #0]
 80023ca:	f3bf 8f4f 	dsb	sy
 80023ce:	f3bf 8f6f 	isb	sy
				}
				break;
 80023d2:	e02d      	b.n	8002430 <HAL_FDCAN_RxFifo0Callback+0x970>
			case MISSION_FINISHED_MSG:
				if(Mission.autonomous){
 80023d4:	4b4e      	ldr	r3, [pc, #312]	; (8002510 <HAL_FDCAN_RxFifo0Callback+0xa50>)
 80023d6:	785b      	ldrb	r3, [r3, #1]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d01a      	beq.n	8002412 <HAL_FDCAN_RxFifo0Callback+0x952>
					xEventGroupClearBitsFromISR(xDV_Ready_EventGroup,DV_READY);
 80023dc:	4b4e      	ldr	r3, [pc, #312]	; (8002518 <HAL_FDCAN_RxFifo0Callback+0xa58>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023e4:	4618      	mov	r0, r3
 80023e6:	f00f fa93 	bl	8011910 <xEventGroupClearBitsFromISR>
					xEventGroupSetBitsFromISR(xAS_Status_EventGroup,MISSION_FINISHED,&xHigherPriorityAS_Status);
 80023ea:	4b4a      	ldr	r3, [pc, #296]	; (8002514 <HAL_FDCAN_RxFifo0Callback+0xa54>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a4b      	ldr	r2, [pc, #300]	; (800251c <HAL_FDCAN_RxFifo0Callback+0xa5c>)
 80023f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023f4:	4618      	mov	r0, r3
 80023f6:	f00f fb67 	bl	8011ac8 <xEventGroupSetBitsFromISR>
					portYIELD_FROM_ISR(xHigherPriorityAS_Status);
 80023fa:	4b48      	ldr	r3, [pc, #288]	; (800251c <HAL_FDCAN_RxFifo0Callback+0xa5c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d007      	beq.n	8002412 <HAL_FDCAN_RxFifo0Callback+0x952>
 8002402:	4b47      	ldr	r3, [pc, #284]	; (8002520 <HAL_FDCAN_RxFifo0Callback+0xa60>)
 8002404:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002408:	601a      	str	r2, [r3, #0]
 800240a:	f3bf 8f4f 	dsb	sy
 800240e:	f3bf 8f6f 	isb	sy
				}
			default:
				xEventGroupClearBitsFromISR(xAS_Status_EventGroup,MISSION_FINISHED);
 8002412:	4b40      	ldr	r3, [pc, #256]	; (8002514 <HAL_FDCAN_RxFifo0Callback+0xa54>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f44f 7100 	mov.w	r1, #512	; 0x200
 800241a:	4618      	mov	r0, r3
 800241c:	f00f fa78 	bl	8011910 <xEventGroupClearBitsFromISR>
				xEventGroupClearBitsFromISR(xDV_Ready_EventGroup,DV_READY);
 8002420:	4b3d      	ldr	r3, [pc, #244]	; (8002518 <HAL_FDCAN_RxFifo0Callback+0xa58>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002428:	4618      	mov	r0, r3
 800242a:	f00f fa71 	bl	8011910 <xEventGroupClearBitsFromISR>
				break;
 800242e:	e000      	b.n	8002432 <HAL_FDCAN_RxFifo0Callback+0x972>
				break;
 8002430:	bf00      	nop
			}

			auto_trq_req = ((float)((int16_t)(((AutoCan.RxData[1] << 8) | AutoCan.RxData[2]))))/128;
 8002432:	4b3c      	ldr	r3, [pc, #240]	; (8002524 <HAL_FDCAN_RxFifo0Callback+0xa64>)
 8002434:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8002438:	021b      	lsls	r3, r3, #8
 800243a:	b21a      	sxth	r2, r3
 800243c:	4b39      	ldr	r3, [pc, #228]	; (8002524 <HAL_FDCAN_RxFifo0Callback+0xa64>)
 800243e:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8002442:	b21b      	sxth	r3, r3
 8002444:	4313      	orrs	r3, r2
 8002446:	b21b      	sxth	r3, r3
 8002448:	ee07 3a90 	vmov	s15, r3
 800244c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002450:	eddf 6a35 	vldr	s13, [pc, #212]	; 8002528 <HAL_FDCAN_RxFifo0Callback+0xa68>
 8002454:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002458:	4b34      	ldr	r3, [pc, #208]	; (800252c <HAL_FDCAN_RxFifo0Callback+0xa6c>)
 800245a:	edc3 7a00 	vstr	s15, [r3]
			break;
 800245e:	e053      	b.n	8002508 <HAL_FDCAN_RxFifo0Callback+0xa48>
		case AUTONOMOUS_FROM_RES:
			sd_res   = AutoCan.RxData[0] >> 0 && 1;
 8002460:	4b30      	ldr	r3, [pc, #192]	; (8002524 <HAL_FDCAN_RxFifo0Callback+0xa64>)
 8002462:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002466:	2b00      	cmp	r3, #0
 8002468:	bf14      	ite	ne
 800246a:	2301      	movne	r3, #1
 800246c:	2300      	moveq	r3, #0
 800246e:	b2db      	uxtb	r3, r3
 8002470:	461a      	mov	r2, r3
 8002472:	4b2f      	ldr	r3, [pc, #188]	; (8002530 <HAL_FDCAN_RxFifo0Callback+0xa70>)
 8002474:	701a      	strb	r2, [r3, #0]
			rtd_auto = AutoCan.RxData[0] >> 2 && 1;
 8002476:	4b2b      	ldr	r3, [pc, #172]	; (8002524 <HAL_FDCAN_RxFifo0Callback+0xa64>)
 8002478:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800247c:	089b      	lsrs	r3, r3, #2
 800247e:	b2db      	uxtb	r3, r3
 8002480:	2b00      	cmp	r3, #0
 8002482:	bf14      	ite	ne
 8002484:	2301      	movne	r3, #1
 8002486:	2300      	moveq	r3, #0
 8002488:	b2db      	uxtb	r3, r3
 800248a:	461a      	mov	r2, r3
 800248c:	4b29      	ldr	r3, [pc, #164]	; (8002534 <HAL_FDCAN_RxFifo0Callback+0xa74>)
 800248e:	701a      	strb	r2, [r3, #0]

			if(!sd_res){
 8002490:	4b27      	ldr	r3, [pc, #156]	; (8002530 <HAL_FDCAN_RxFifo0Callback+0xa70>)
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d114      	bne.n	80024c2 <HAL_FDCAN_RxFifo0Callback+0xa02>
				xTaskNotifyFromISR(Open_Shutdown,0,eNoAction,&xHigherPriorityAutonomous);
 8002498:	4b27      	ldr	r3, [pc, #156]	; (8002538 <HAL_FDCAN_RxFifo0Callback+0xa78>)
 800249a:	6818      	ldr	r0, [r3, #0]
 800249c:	4b27      	ldr	r3, [pc, #156]	; (800253c <HAL_FDCAN_RxFifo0Callback+0xa7c>)
 800249e:	9300      	str	r3, [sp, #0]
 80024a0:	2300      	movs	r3, #0
 80024a2:	2200      	movs	r2, #0
 80024a4:	2100      	movs	r1, #0
 80024a6:	f011 fc8b 	bl	8013dc0 <xTaskGenericNotifyFromISR>
				portYIELD_FROM_ISR(xHigherPriorityAutonomous);
 80024aa:	4b24      	ldr	r3, [pc, #144]	; (800253c <HAL_FDCAN_RxFifo0Callback+0xa7c>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d007      	beq.n	80024c2 <HAL_FDCAN_RxFifo0Callback+0xa02>
 80024b2:	4b1b      	ldr	r3, [pc, #108]	; (8002520 <HAL_FDCAN_RxFifo0Callback+0xa60>)
 80024b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024b8:	601a      	str	r2, [r3, #0]
 80024ba:	f3bf 8f4f 	dsb	sy
 80024be:	f3bf 8f6f 	isb	sy
			}
			if(rtd_auto){
 80024c2:	4b1c      	ldr	r3, [pc, #112]	; (8002534 <HAL_FDCAN_RxFifo0Callback+0xa74>)
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d01d      	beq.n	8002506 <HAL_FDCAN_RxFifo0Callback+0xa46>
				xTaskNotifyFromISR(Button_Pressed,0,eNoAction,&xHigherPriorityRTD_B_Pressed);
 80024ca:	4b1d      	ldr	r3, [pc, #116]	; (8002540 <HAL_FDCAN_RxFifo0Callback+0xa80>)
 80024cc:	6818      	ldr	r0, [r3, #0]
 80024ce:	4b1d      	ldr	r3, [pc, #116]	; (8002544 <HAL_FDCAN_RxFifo0Callback+0xa84>)
 80024d0:	9300      	str	r3, [sp, #0]
 80024d2:	2300      	movs	r3, #0
 80024d4:	2200      	movs	r2, #0
 80024d6:	2100      	movs	r1, #0
 80024d8:	f011 fc72 	bl	8013dc0 <xTaskGenericNotifyFromISR>
				portYIELD_FROM_ISR(xHigherPriorityRTD_B_Pressed);
 80024dc:	4b19      	ldr	r3, [pc, #100]	; (8002544 <HAL_FDCAN_RxFifo0Callback+0xa84>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d010      	beq.n	8002506 <HAL_FDCAN_RxFifo0Callback+0xa46>
 80024e4:	4b0e      	ldr	r3, [pc, #56]	; (8002520 <HAL_FDCAN_RxFifo0Callback+0xa60>)
 80024e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024ea:	601a      	str	r2, [r3, #0]
 80024ec:	f3bf 8f4f 	dsb	sy
 80024f0:	f3bf 8f6f 	isb	sy
			}
			break;
 80024f4:	e007      	b.n	8002506 <HAL_FDCAN_RxFifo0Callback+0xa46>
		default:
			break;
 80024f6:	bf00      	nop
 80024f8:	e006      	b.n	8002508 <HAL_FDCAN_RxFifo0Callback+0xa48>
			break;
 80024fa:	bf00      	nop
 80024fc:	e004      	b.n	8002508 <HAL_FDCAN_RxFifo0Callback+0xa48>
			break;
 80024fe:	bf00      	nop
 8002500:	e002      	b.n	8002508 <HAL_FDCAN_RxFifo0Callback+0xa48>
			break;
 8002502:	bf00      	nop
 8002504:	e000      	b.n	8002508 <HAL_FDCAN_RxFifo0Callback+0xa48>
			break;
 8002506:	bf00      	nop
		}
	}
}
 8002508:	bf00      	nop
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	24000dbc 	.word	0x24000dbc
 8002514:	2400102c 	.word	0x2400102c
 8002518:	24001034 	.word	0x24001034
 800251c:	24000de4 	.word	0x24000de4
 8002520:	e000ed04 	.word	0xe000ed04
 8002524:	24000c70 	.word	0x24000c70
 8002528:	43000000 	.word	0x43000000
 800252c:	24000dc8 	.word	0x24000dc8
 8002530:	24000dc7 	.word	0x24000dc7
 8002534:	24000dc5 	.word	0x24000dc5
 8002538:	24000fd0 	.word	0x24000fd0
 800253c:	24000de0 	.word	0x24000de0
 8002540:	24000fd4 	.word	0x24000fd4
 8002544:	24000dd4 	.word	0x24000dd4

08002548 <HAL_FDCAN_RxFifo1Callback>:

void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs){
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af02      	add	r7, sp, #8
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	6039      	str	r1, [r7, #0]
	/* CAN2 - PRIMARY Rx */
	if((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) != RESET){
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	f003 0310 	and.w	r3, r3, #16
 8002558:	2b00      	cmp	r3, #0
 800255a:	f000 80d4 	beq.w	8002706 <HAL_FDCAN_RxFifo1Callback+0x1be>
		if(hfdcan->Instance == FDCAN2){
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a6b      	ldr	r2, [pc, #428]	; (8002710 <HAL_FDCAN_RxFifo1Callback+0x1c8>)
 8002564:	4293      	cmp	r3, r2
 8002566:	f040 80ce 	bne.w	8002706 <HAL_FDCAN_RxFifo1Callback+0x1be>
			if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &PrimaryCan.RxHeader, PrimaryCan.RxData) != HAL_OK){
 800256a:	4b6a      	ldr	r3, [pc, #424]	; (8002714 <HAL_FDCAN_RxFifo1Callback+0x1cc>)
 800256c:	4a6a      	ldr	r2, [pc, #424]	; (8002718 <HAL_FDCAN_RxFifo1Callback+0x1d0>)
 800256e:	2141      	movs	r1, #65	; 0x41
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f007 ff29 	bl	800a3c8 <HAL_FDCAN_GetRxMessage>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d001      	beq.n	8002580 <HAL_FDCAN_RxFifo1Callback+0x38>
				Error_Handler();
 800257c:	f002 fd0c 	bl	8004f98 <Error_Handler>
			}

			switch(PrimaryCan.RxHeader.Identifier){
 8002580:	4b66      	ldr	r3, [pc, #408]	; (800271c <HAL_FDCAN_RxFifo1Callback+0x1d4>)
 8002582:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002584:	f240 3213 	movw	r2, #787	; 0x313
 8002588:	4293      	cmp	r3, r2
 800258a:	d05b      	beq.n	8002644 <HAL_FDCAN_RxFifo1Callback+0xfc>
 800258c:	f5b3 7f45 	cmp.w	r3, #788	; 0x314
 8002590:	f080 80b4 	bcs.w	80026fc <HAL_FDCAN_RxFifo1Callback+0x1b4>
 8002594:	f240 3209 	movw	r2, #777	; 0x309
 8002598:	4293      	cmp	r3, r2
 800259a:	d003      	beq.n	80025a4 <HAL_FDCAN_RxFifo1Callback+0x5c>
 800259c:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 80025a0:	d076      	beq.n	8002690 <HAL_FDCAN_RxFifo1Callback+0x148>
				else if(!asms && Mission.autonomous){
					xEventGroupClearBitsFromISR(xAS_Status_EventGroup,ASMS);
				}
				break;
			default:
				break;
 80025a2:	e0ab      	b.n	80026fc <HAL_FDCAN_RxFifo1Callback+0x1b4>
				rtd_pressed = PrimaryCan.RxData[0] >> 0 & 1;
 80025a4:	4b5d      	ldr	r3, [pc, #372]	; (800271c <HAL_FDCAN_RxFifo1Callback+0x1d4>)
 80025a6:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	b2da      	uxtb	r2, r3
 80025b0:	4b5b      	ldr	r3, [pc, #364]	; (8002720 <HAL_FDCAN_RxFifo1Callback+0x1d8>)
 80025b2:	701a      	strb	r2, [r3, #0]
				pc_pressed = PrimaryCan.RxData[0] >> 5 & 1;
 80025b4:	4b59      	ldr	r3, [pc, #356]	; (800271c <HAL_FDCAN_RxFifo1Callback+0x1d4>)
 80025b6:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80025ba:	095b      	lsrs	r3, r3, #5
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	f003 0301 	and.w	r3, r3, #1
 80025c2:	b2da      	uxtb	r2, r3
 80025c4:	4b57      	ldr	r3, [pc, #348]	; (8002724 <HAL_FDCAN_RxFifo1Callback+0x1dc>)
 80025c6:	701a      	strb	r2, [r3, #0]
				if(pc_pressed){
 80025c8:	4b56      	ldr	r3, [pc, #344]	; (8002724 <HAL_FDCAN_RxFifo1Callback+0x1dc>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d015      	beq.n	80025fc <HAL_FDCAN_RxFifo1Callback+0xb4>
					xTaskNotifyFromISR(Button_Pressed,0,eNoAction,&xHigherPriorityPCPressed);
 80025d0:	4b55      	ldr	r3, [pc, #340]	; (8002728 <HAL_FDCAN_RxFifo1Callback+0x1e0>)
 80025d2:	6818      	ldr	r0, [r3, #0]
 80025d4:	4b55      	ldr	r3, [pc, #340]	; (800272c <HAL_FDCAN_RxFifo1Callback+0x1e4>)
 80025d6:	9300      	str	r3, [sp, #0]
 80025d8:	2300      	movs	r3, #0
 80025da:	2200      	movs	r2, #0
 80025dc:	2100      	movs	r1, #0
 80025de:	f011 fbef 	bl	8013dc0 <xTaskGenericNotifyFromISR>
					portYIELD_FROM_ISR(xHigherPriorityPCPressed);
 80025e2:	4b52      	ldr	r3, [pc, #328]	; (800272c <HAL_FDCAN_RxFifo1Callback+0x1e4>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d012      	beq.n	8002610 <HAL_FDCAN_RxFifo1Callback+0xc8>
 80025ea:	4b51      	ldr	r3, [pc, #324]	; (8002730 <HAL_FDCAN_RxFifo1Callback+0x1e8>)
 80025ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025f0:	601a      	str	r2, [r3, #0]
 80025f2:	f3bf 8f4f 	dsb	sy
 80025f6:	f3bf 8f6f 	isb	sy
 80025fa:	e009      	b.n	8002610 <HAL_FDCAN_RxFifo1Callback+0xc8>
				else if(!pc_pressed){
 80025fc:	4b49      	ldr	r3, [pc, #292]	; (8002724 <HAL_FDCAN_RxFifo1Callback+0x1dc>)
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d105      	bne.n	8002610 <HAL_FDCAN_RxFifo1Callback+0xc8>
				xEventGroupClearBitsFromISR(xPrecharge_EventGroup,PC_PRESSED);
 8002604:	4b4b      	ldr	r3, [pc, #300]	; (8002734 <HAL_FDCAN_RxFifo1Callback+0x1ec>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2102      	movs	r1, #2
 800260a:	4618      	mov	r0, r3
 800260c:	f00f f980 	bl	8011910 <xEventGroupClearBitsFromISR>
				if(rtd_pressed){
 8002610:	4b43      	ldr	r3, [pc, #268]	; (8002720 <HAL_FDCAN_RxFifo1Callback+0x1d8>)
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d073      	beq.n	8002700 <HAL_FDCAN_RxFifo1Callback+0x1b8>
					xTaskNotifyFromISR(Button_Pressed,0,eNoAction,&xHigherPriorityRTD_B_Pressed);
 8002618:	4b43      	ldr	r3, [pc, #268]	; (8002728 <HAL_FDCAN_RxFifo1Callback+0x1e0>)
 800261a:	6818      	ldr	r0, [r3, #0]
 800261c:	4b46      	ldr	r3, [pc, #280]	; (8002738 <HAL_FDCAN_RxFifo1Callback+0x1f0>)
 800261e:	9300      	str	r3, [sp, #0]
 8002620:	2300      	movs	r3, #0
 8002622:	2200      	movs	r2, #0
 8002624:	2100      	movs	r1, #0
 8002626:	f011 fbcb 	bl	8013dc0 <xTaskGenericNotifyFromISR>
					portYIELD_FROM_ISR(xHigherPriorityRTD_B_Pressed);
 800262a:	4b43      	ldr	r3, [pc, #268]	; (8002738 <HAL_FDCAN_RxFifo1Callback+0x1f0>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d066      	beq.n	8002700 <HAL_FDCAN_RxFifo1Callback+0x1b8>
 8002632:	4b3f      	ldr	r3, [pc, #252]	; (8002730 <HAL_FDCAN_RxFifo1Callback+0x1e8>)
 8002634:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002638:	601a      	str	r2, [r3, #0]
 800263a:	f3bf 8f4f 	dsb	sy
 800263e:	f3bf 8f6f 	isb	sy
				break;
 8002642:	e05d      	b.n	8002700 <HAL_FDCAN_RxFifo1Callback+0x1b8>
				def = PrimaryCan.RxData[1];
 8002644:	4b35      	ldr	r3, [pc, #212]	; (800271c <HAL_FDCAN_RxFifo1Callback+0x1d4>)
 8002646:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800264a:	4b3c      	ldr	r3, [pc, #240]	; (800273c <HAL_FDCAN_RxFifo1Callback+0x1f4>)
 800264c:	701a      	strb	r2, [r3, #0]
				regen_pressed = PrimaryCan.RxData[2] >> 1 & 1;
 800264e:	4b33      	ldr	r3, [pc, #204]	; (800271c <HAL_FDCAN_RxFifo1Callback+0x1d4>)
 8002650:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8002654:	085b      	lsrs	r3, r3, #1
 8002656:	b2db      	uxtb	r3, r3
 8002658:	f003 0301 	and.w	r3, r3, #1
 800265c:	b2da      	uxtb	r2, r3
 800265e:	4b38      	ldr	r3, [pc, #224]	; (8002740 <HAL_FDCAN_RxFifo1Callback+0x1f8>)
 8002660:	701a      	strb	r2, [r3, #0]
				if(def > 95){
 8002662:	4b36      	ldr	r3, [pc, #216]	; (800273c <HAL_FDCAN_RxFifo1Callback+0x1f4>)
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	b2db      	uxtb	r3, r3
 8002668:	2b5f      	cmp	r3, #95	; 0x5f
 800266a:	d911      	bls.n	8002690 <HAL_FDCAN_RxFifo1Callback+0x148>
					xSemaphoreGiveFromISR(xTCSSemaphore,&xHigherPriorityTCS);
 800266c:	4b35      	ldr	r3, [pc, #212]	; (8002744 <HAL_FDCAN_RxFifo1Callback+0x1fc>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4935      	ldr	r1, [pc, #212]	; (8002748 <HAL_FDCAN_RxFifo1Callback+0x200>)
 8002672:	4618      	mov	r0, r3
 8002674:	f00f fdf9 	bl	801226a <xQueueGiveFromISR>
					portYIELD_FROM_ISR(xHigherPriorityTCS);
 8002678:	4b33      	ldr	r3, [pc, #204]	; (8002748 <HAL_FDCAN_RxFifo1Callback+0x200>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d007      	beq.n	8002690 <HAL_FDCAN_RxFifo1Callback+0x148>
 8002680:	4b2b      	ldr	r3, [pc, #172]	; (8002730 <HAL_FDCAN_RxFifo1Callback+0x1e8>)
 8002682:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002686:	601a      	str	r2, [r3, #0]
 8002688:	f3bf 8f4f 	dsb	sy
 800268c:	f3bf 8f6f 	isb	sy
				asms = PrimaryCan.RxData[0] >> 2 & 1;
 8002690:	4b22      	ldr	r3, [pc, #136]	; (800271c <HAL_FDCAN_RxFifo1Callback+0x1d4>)
 8002692:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002696:	089b      	lsrs	r3, r3, #2
 8002698:	b2db      	uxtb	r3, r3
 800269a:	f003 0301 	and.w	r3, r3, #1
 800269e:	b2da      	uxtb	r2, r3
 80026a0:	4b2a      	ldr	r3, [pc, #168]	; (800274c <HAL_FDCAN_RxFifo1Callback+0x204>)
 80026a2:	701a      	strb	r2, [r3, #0]
				if(asms && Mission.autonomous){
 80026a4:	4b29      	ldr	r3, [pc, #164]	; (800274c <HAL_FDCAN_RxFifo1Callback+0x204>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d017      	beq.n	80026dc <HAL_FDCAN_RxFifo1Callback+0x194>
 80026ac:	4b28      	ldr	r3, [pc, #160]	; (8002750 <HAL_FDCAN_RxFifo1Callback+0x208>)
 80026ae:	785b      	ldrb	r3, [r3, #1]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d013      	beq.n	80026dc <HAL_FDCAN_RxFifo1Callback+0x194>
					xEventGroupSetBitsFromISR(xAS_Status_EventGroup,ASMS,&xHigherPriorityAS_Status);
 80026b4:	4b27      	ldr	r3, [pc, #156]	; (8002754 <HAL_FDCAN_RxFifo1Callback+0x20c>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a27      	ldr	r2, [pc, #156]	; (8002758 <HAL_FDCAN_RxFifo1Callback+0x210>)
 80026ba:	2110      	movs	r1, #16
 80026bc:	4618      	mov	r0, r3
 80026be:	f00f fa03 	bl	8011ac8 <xEventGroupSetBitsFromISR>
					portYIELD_FROM_ISR(xHigherPriorityAS_Status);
 80026c2:	4b25      	ldr	r3, [pc, #148]	; (8002758 <HAL_FDCAN_RxFifo1Callback+0x210>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d017      	beq.n	80026fa <HAL_FDCAN_RxFifo1Callback+0x1b2>
 80026ca:	4b19      	ldr	r3, [pc, #100]	; (8002730 <HAL_FDCAN_RxFifo1Callback+0x1e8>)
 80026cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026d0:	601a      	str	r2, [r3, #0]
 80026d2:	f3bf 8f4f 	dsb	sy
 80026d6:	f3bf 8f6f 	isb	sy
 80026da:	e00e      	b.n	80026fa <HAL_FDCAN_RxFifo1Callback+0x1b2>
				else if(!asms && Mission.autonomous){
 80026dc:	4b1b      	ldr	r3, [pc, #108]	; (800274c <HAL_FDCAN_RxFifo1Callback+0x204>)
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d10f      	bne.n	8002704 <HAL_FDCAN_RxFifo1Callback+0x1bc>
 80026e4:	4b1a      	ldr	r3, [pc, #104]	; (8002750 <HAL_FDCAN_RxFifo1Callback+0x208>)
 80026e6:	785b      	ldrb	r3, [r3, #1]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d00b      	beq.n	8002704 <HAL_FDCAN_RxFifo1Callback+0x1bc>
					xEventGroupClearBitsFromISR(xAS_Status_EventGroup,ASMS);
 80026ec:	4b19      	ldr	r3, [pc, #100]	; (8002754 <HAL_FDCAN_RxFifo1Callback+0x20c>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2110      	movs	r1, #16
 80026f2:	4618      	mov	r0, r3
 80026f4:	f00f f90c 	bl	8011910 <xEventGroupClearBitsFromISR>
				break;
 80026f8:	e004      	b.n	8002704 <HAL_FDCAN_RxFifo1Callback+0x1bc>
 80026fa:	e003      	b.n	8002704 <HAL_FDCAN_RxFifo1Callback+0x1bc>
				break;
 80026fc:	bf00      	nop
 80026fe:	e002      	b.n	8002706 <HAL_FDCAN_RxFifo1Callback+0x1be>
				break;
 8002700:	bf00      	nop
 8002702:	e000      	b.n	8002706 <HAL_FDCAN_RxFifo1Callback+0x1be>
				break;
 8002704:	bf00      	nop
			}
		}
	}
}
 8002706:	bf00      	nop
 8002708:	3708      	adds	r7, #8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	4000a400 	.word	0x4000a400
 8002714:	24000c68 	.word	0x24000c68
 8002718:	24000c38 	.word	0x24000c38
 800271c:	24000bf4 	.word	0x24000bf4
 8002720:	24000db9 	.word	0x24000db9
 8002724:	24000db8 	.word	0x24000db8
 8002728:	24000fd4 	.word	0x24000fd4
 800272c:	24000dd0 	.word	0x24000dd0
 8002730:	e000ed04 	.word	0xe000ed04
 8002734:	24001028 	.word	0x24001028
 8002738:	24000dd4 	.word	0x24000dd4
 800273c:	24000dc1 	.word	0x24000dc1
 8002740:	24000dba 	.word	0x24000dba
 8002744:	24001050 	.word	0x24001050
 8002748:	24000dd8 	.word	0x24000dd8
 800274c:	24000dc3 	.word	0x24000dc3
 8002750:	24000dbc 	.word	0x24000dbc
 8002754:	2400102c 	.word	0x2400102c
 8002758:	24000de4 	.word	0x24000de4

0800275c <FDCAN_Tx>:

void FDCAN_Tx(TimerHandle_t xTimer){
 800275c:	b580      	push	{r7, lr}
 800275e:	b086      	sub	sp, #24
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
//	if(xTimer == MotorCanTimer){
//
//	}
	if(xTimer == Primary1CanTimer){
 8002764:	4b87      	ldr	r3, [pc, #540]	; (8002984 <FDCAN_Tx+0x228>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	429a      	cmp	r2, r3
 800276c:	f040 83ee 	bne.w	8002f4c <FDCAN_Tx+0x7f0>
		HAL_GPIO_TogglePin(GPIOB, PRIMARY_Pin);
 8002770:	2140      	movs	r1, #64	; 0x40
 8002772:	4885      	ldr	r0, [pc, #532]	; (8002988 <FDCAN_Tx+0x22c>)
 8002774:	f008 ffbf 	bl	800b6f6 <HAL_GPIO_TogglePin>

		switch(primary_tx_cnt){
 8002778:	4b84      	ldr	r3, [pc, #528]	; (800298c <FDCAN_Tx+0x230>)
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	2b06      	cmp	r3, #6
 800277e:	f200 83ab 	bhi.w	8002ed8 <FDCAN_Tx+0x77c>
 8002782:	a201      	add	r2, pc, #4	; (adr r2, 8002788 <FDCAN_Tx+0x2c>)
 8002784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002788:	080027a5 	.word	0x080027a5
 800278c:	080028dd 	.word	0x080028dd
 8002790:	080029d1 	.word	0x080029d1
 8002794:	08002a97 	.word	0x08002a97
 8002798:	08002b5d 	.word	0x08002b5d
 800279c:	08002c4d 	.word	0x08002c4d
 80027a0:	08002e19 	.word	0x08002e19
		case 0:
			primary_tx_cnt++;
 80027a4:	4b79      	ldr	r3, [pc, #484]	; (800298c <FDCAN_Tx+0x230>)
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	3301      	adds	r3, #1
 80027aa:	b2da      	uxtb	r2, r3
 80027ac:	4b77      	ldr	r3, [pc, #476]	; (800298c <FDCAN_Tx+0x230>)
 80027ae:	701a      	strb	r2, [r3, #0]
			PrimaryCan.TxHeader.Identifier = PRIMARY_TO_DASH_1;
 80027b0:	4b77      	ldr	r3, [pc, #476]	; (8002990 <FDCAN_Tx+0x234>)
 80027b2:	f240 3207 	movw	r2, #775	; 0x307
 80027b6:	621a      	str	r2, [r3, #32]
			PrimaryCan.TxHeader.DataLength = FDCAN_DLC_BYTES_6;
 80027b8:	4b75      	ldr	r3, [pc, #468]	; (8002990 <FDCAN_Tx+0x234>)
 80027ba:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80027be:	62da      	str	r2, [r3, #44]	; 0x2c
			PrimaryCan.TxData[0] = imd;
 80027c0:	4b74      	ldr	r3, [pc, #464]	; (8002994 <FDCAN_Tx+0x238>)
 80027c2:	781a      	ldrb	r2, [r3, #0]
 80027c4:	4b72      	ldr	r3, [pc, #456]	; (8002990 <FDCAN_Tx+0x234>)
 80027c6:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
			PrimaryCan.TxData[0] |= ams<<1;
 80027ca:	4b71      	ldr	r3, [pc, #452]	; (8002990 <FDCAN_Tx+0x234>)
 80027cc:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80027d0:	b25a      	sxtb	r2, r3
 80027d2:	4b71      	ldr	r3, [pc, #452]	; (8002998 <FDCAN_Tx+0x23c>)
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	005b      	lsls	r3, r3, #1
 80027d8:	b25b      	sxtb	r3, r3
 80027da:	4313      	orrs	r3, r2
 80027dc:	b25b      	sxtb	r3, r3
 80027de:	b2da      	uxtb	r2, r3
 80027e0:	4b6b      	ldr	r3, [pc, #428]	; (8002990 <FDCAN_Tx+0x234>)
 80027e2:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
			PrimaryCan.TxData[0] |= asb<<2;
 80027e6:	4b6a      	ldr	r3, [pc, #424]	; (8002990 <FDCAN_Tx+0x234>)
 80027e8:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80027ec:	b25a      	sxtb	r2, r3
 80027ee:	4b6b      	ldr	r3, [pc, #428]	; (800299c <FDCAN_Tx+0x240>)
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	b25b      	sxtb	r3, r3
 80027f6:	4313      	orrs	r3, r2
 80027f8:	b25b      	sxtb	r3, r3
 80027fa:	b2da      	uxtb	r2, r3
 80027fc:	4b64      	ldr	r3, [pc, #400]	; (8002990 <FDCAN_Tx+0x234>)
 80027fe:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
			PrimaryCan.TxData[0] |= bspd<<3;
 8002802:	4b63      	ldr	r3, [pc, #396]	; (8002990 <FDCAN_Tx+0x234>)
 8002804:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002808:	b25a      	sxtb	r2, r3
 800280a:	4b65      	ldr	r3, [pc, #404]	; (80029a0 <FDCAN_Tx+0x244>)
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	00db      	lsls	r3, r3, #3
 8002810:	b25b      	sxtb	r3, r3
 8002812:	4313      	orrs	r3, r2
 8002814:	b25b      	sxtb	r3, r3
 8002816:	b2da      	uxtb	r2, r3
 8002818:	4b5d      	ldr	r3, [pc, #372]	; (8002990 <FDCAN_Tx+0x234>)
 800281a:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
			PrimaryCan.TxData[0] |= precharge_flag<<4;
 800281e:	4b5c      	ldr	r3, [pc, #368]	; (8002990 <FDCAN_Tx+0x234>)
 8002820:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002824:	b25a      	sxtb	r2, r3
 8002826:	4b5f      	ldr	r3, [pc, #380]	; (80029a4 <FDCAN_Tx+0x248>)
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	011b      	lsls	r3, r3, #4
 800282c:	b25b      	sxtb	r3, r3
 800282e:	4313      	orrs	r3, r2
 8002830:	b25b      	sxtb	r3, r3
 8002832:	b2da      	uxtb	r2, r3
 8002834:	4b56      	ldr	r3, [pc, #344]	; (8002990 <FDCAN_Tx+0x234>)
 8002836:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
			//PrimaryCan.TxData[0] |= spare<<5;
			PrimaryCan.TxData[0] |= ts_off<<6;
 800283a:	4b55      	ldr	r3, [pc, #340]	; (8002990 <FDCAN_Tx+0x234>)
 800283c:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002840:	b25a      	sxtb	r2, r3
 8002842:	4b59      	ldr	r3, [pc, #356]	; (80029a8 <FDCAN_Tx+0x24c>)
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	019b      	lsls	r3, r3, #6
 8002848:	b25b      	sxtb	r3, r3
 800284a:	4313      	orrs	r3, r2
 800284c:	b25b      	sxtb	r3, r3
 800284e:	b2da      	uxtb	r2, r3
 8002850:	4b4f      	ldr	r3, [pc, #316]	; (8002990 <FDCAN_Tx+0x234>)
 8002852:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c

			PrimaryCan.TxData[1] = apps1;
 8002856:	4b55      	ldr	r3, [pc, #340]	; (80029ac <FDCAN_Tx+0x250>)
 8002858:	881b      	ldrh	r3, [r3, #0]
 800285a:	b29b      	uxth	r3, r3
 800285c:	b2da      	uxtb	r2, r3
 800285e:	4b4c      	ldr	r3, [pc, #304]	; (8002990 <FDCAN_Tx+0x234>)
 8002860:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
			PrimaryCan.TxData[2] = apps2;
 8002864:	4b52      	ldr	r3, [pc, #328]	; (80029b0 <FDCAN_Tx+0x254>)
 8002866:	881b      	ldrh	r3, [r3, #0]
 8002868:	b29b      	uxth	r3, r3
 800286a:	b2da      	uxtb	r2, r3
 800286c:	4b48      	ldr	r3, [pc, #288]	; (8002990 <FDCAN_Tx+0x234>)
 800286e:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
			PrimaryCan.TxData[4] = brf;
 8002872:	4b50      	ldr	r3, [pc, #320]	; (80029b4 <FDCAN_Tx+0x258>)
 8002874:	edd3 7a00 	vldr	s15, [r3]
 8002878:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800287c:	edc7 7a00 	vstr	s15, [r7]
 8002880:	783b      	ldrb	r3, [r7, #0]
 8002882:	b2da      	uxtb	r2, r3
 8002884:	4b42      	ldr	r3, [pc, #264]	; (8002990 <FDCAN_Tx+0x234>)
 8002886:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
			PrimaryCan.TxData[5] = brr;
 800288a:	4b4b      	ldr	r3, [pc, #300]	; (80029b8 <FDCAN_Tx+0x25c>)
 800288c:	edd3 7a00 	vldr	s15, [r3]
 8002890:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002894:	edc7 7a00 	vstr	s15, [r7]
 8002898:	783b      	ldrb	r3, [r7, #0]
 800289a:	b2da      	uxtb	r2, r3
 800289c:	4b3c      	ldr	r3, [pc, #240]	; (8002990 <FDCAN_Tx+0x234>)
 800289e:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

			if (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) > 0)
 80028a2:	4846      	ldr	r0, [pc, #280]	; (80029bc <FDCAN_Tx+0x260>)
 80028a4:	f007 ff89 	bl	800a7ba <HAL_FDCAN_GetTxFifoFreeLevel>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d005      	beq.n	80028ba <FDCAN_Tx+0x15e>
			{
				HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2,&PrimaryCan.TxHeader,PrimaryCan.TxData);
 80028ae:	4a44      	ldr	r2, [pc, #272]	; (80029c0 <FDCAN_Tx+0x264>)
 80028b0:	4944      	ldr	r1, [pc, #272]	; (80029c4 <FDCAN_Tx+0x268>)
 80028b2:	4842      	ldr	r0, [pc, #264]	; (80029bc <FDCAN_Tx+0x260>)
 80028b4:	f007 fcff 	bl	800a2b6 <HAL_FDCAN_AddMessageToTxFifoQ>
				uint32_t txFifoRequest = HAL_FDCAN_GetLatestTxFifoQRequestBuffer(&hfdcan2);
				if (HAL_FDCAN_IsTxBufferMessagePending(&hfdcan2, txFifoRequest)) {
					HAL_FDCAN_AbortTxRequest(&hfdcan2, txFifoRequest);
				}
			}
			break;
 80028b8:	e34a      	b.n	8002f50 <FDCAN_Tx+0x7f4>
				uint32_t txFifoRequest = HAL_FDCAN_GetLatestTxFifoQRequestBuffer(&hfdcan2);
 80028ba:	4840      	ldr	r0, [pc, #256]	; (80029bc <FDCAN_Tx+0x260>)
 80028bc:	f007 fd56 	bl	800a36c <HAL_FDCAN_GetLatestTxFifoQRequestBuffer>
 80028c0:	60b8      	str	r0, [r7, #8]
				if (HAL_FDCAN_IsTxBufferMessagePending(&hfdcan2, txFifoRequest)) {
 80028c2:	68b9      	ldr	r1, [r7, #8]
 80028c4:	483d      	ldr	r0, [pc, #244]	; (80029bc <FDCAN_Tx+0x260>)
 80028c6:	f007 ff62 	bl	800a78e <HAL_FDCAN_IsTxBufferMessagePending>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	f000 833f 	beq.w	8002f50 <FDCAN_Tx+0x7f4>
					HAL_FDCAN_AbortTxRequest(&hfdcan2, txFifoRequest);
 80028d2:	68b9      	ldr	r1, [r7, #8]
 80028d4:	4839      	ldr	r0, [pc, #228]	; (80029bc <FDCAN_Tx+0x260>)
 80028d6:	f007 fd56 	bl	800a386 <HAL_FDCAN_AbortTxRequest>
			break;
 80028da:	e339      	b.n	8002f50 <FDCAN_Tx+0x7f4>
		case 1:
			primary_tx_cnt++;
 80028dc:	4b2b      	ldr	r3, [pc, #172]	; (800298c <FDCAN_Tx+0x230>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	3301      	adds	r3, #1
 80028e2:	b2da      	uxtb	r2, r3
 80028e4:	4b29      	ldr	r3, [pc, #164]	; (800298c <FDCAN_Tx+0x230>)
 80028e6:	701a      	strb	r2, [r3, #0]
			PrimaryCan.TxHeader.Identifier = PRIMARY_TO_TELEM_2;
 80028e8:	4b29      	ldr	r3, [pc, #164]	; (8002990 <FDCAN_Tx+0x234>)
 80028ea:	f240 3206 	movw	r2, #774	; 0x306
 80028ee:	621a      	str	r2, [r3, #32]
			PrimaryCan.TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80028f0:	4b27      	ldr	r3, [pc, #156]	; (8002990 <FDCAN_Tx+0x234>)
 80028f2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80028f6:	62da      	str	r2, [r3, #44]	; 0x2c
			PrimaryCan.TxData[0] = actual_trq>>8;
 80028f8:	4b33      	ldr	r3, [pc, #204]	; (80029c8 <FDCAN_Tx+0x26c>)
 80028fa:	881b      	ldrh	r3, [r3, #0]
 80028fc:	b21b      	sxth	r3, r3
 80028fe:	121b      	asrs	r3, r3, #8
 8002900:	b21b      	sxth	r3, r3
 8002902:	b2da      	uxtb	r2, r3
 8002904:	4b22      	ldr	r3, [pc, #136]	; (8002990 <FDCAN_Tx+0x234>)
 8002906:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
			PrimaryCan.TxData[1] = actual_trq;
 800290a:	4b2f      	ldr	r3, [pc, #188]	; (80029c8 <FDCAN_Tx+0x26c>)
 800290c:	881b      	ldrh	r3, [r3, #0]
 800290e:	b21b      	sxth	r3, r3
 8002910:	b2da      	uxtb	r2, r3
 8002912:	4b1f      	ldr	r3, [pc, #124]	; (8002990 <FDCAN_Tx+0x234>)
 8002914:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
			PrimaryCan.TxData[2] = 5;
 8002918:	4b1d      	ldr	r3, [pc, #116]	; (8002990 <FDCAN_Tx+0x234>)
 800291a:	2205      	movs	r2, #5
 800291c:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
			PrimaryCan.TxData[3] = 5;
 8002920:	4b1b      	ldr	r3, [pc, #108]	; (8002990 <FDCAN_Tx+0x234>)
 8002922:	2205      	movs	r2, #5
 8002924:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
			PrimaryCan.TxData[4] = motor_rpm>>8;
 8002928:	4b28      	ldr	r3, [pc, #160]	; (80029cc <FDCAN_Tx+0x270>)
 800292a:	881b      	ldrh	r3, [r3, #0]
 800292c:	b21b      	sxth	r3, r3
 800292e:	121b      	asrs	r3, r3, #8
 8002930:	b21b      	sxth	r3, r3
 8002932:	b2da      	uxtb	r2, r3
 8002934:	4b16      	ldr	r3, [pc, #88]	; (8002990 <FDCAN_Tx+0x234>)
 8002936:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
			PrimaryCan.TxData[5] = motor_rpm;
 800293a:	4b24      	ldr	r3, [pc, #144]	; (80029cc <FDCAN_Tx+0x270>)
 800293c:	881b      	ldrh	r3, [r3, #0]
 800293e:	b21b      	sxth	r3, r3
 8002940:	b2da      	uxtb	r2, r3
 8002942:	4b13      	ldr	r3, [pc, #76]	; (8002990 <FDCAN_Tx+0x234>)
 8002944:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
			//PrimaryCan.TxData[6] = steering_travel;
			//PrimaryCan.TxData[7] = steering_travel;

			if (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) > 0)
 8002948:	481c      	ldr	r0, [pc, #112]	; (80029bc <FDCAN_Tx+0x260>)
 800294a:	f007 ff36 	bl	800a7ba <HAL_FDCAN_GetTxFifoFreeLevel>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d005      	beq.n	8002960 <FDCAN_Tx+0x204>
			{
				HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2,&PrimaryCan.TxHeader,PrimaryCan.TxData);
 8002954:	4a1a      	ldr	r2, [pc, #104]	; (80029c0 <FDCAN_Tx+0x264>)
 8002956:	491b      	ldr	r1, [pc, #108]	; (80029c4 <FDCAN_Tx+0x268>)
 8002958:	4818      	ldr	r0, [pc, #96]	; (80029bc <FDCAN_Tx+0x260>)
 800295a:	f007 fcac 	bl	800a2b6 <HAL_FDCAN_AddMessageToTxFifoQ>
				uint32_t txFifoRequest = HAL_FDCAN_GetLatestTxFifoQRequestBuffer(&hfdcan2);
				if (HAL_FDCAN_IsTxBufferMessagePending(&hfdcan2, txFifoRequest)) {
					HAL_FDCAN_AbortTxRequest(&hfdcan2, txFifoRequest);
				}
			}
			break;
 800295e:	e2f9      	b.n	8002f54 <FDCAN_Tx+0x7f8>
				uint32_t txFifoRequest = HAL_FDCAN_GetLatestTxFifoQRequestBuffer(&hfdcan2);
 8002960:	4816      	ldr	r0, [pc, #88]	; (80029bc <FDCAN_Tx+0x260>)
 8002962:	f007 fd03 	bl	800a36c <HAL_FDCAN_GetLatestTxFifoQRequestBuffer>
 8002966:	60f8      	str	r0, [r7, #12]
				if (HAL_FDCAN_IsTxBufferMessagePending(&hfdcan2, txFifoRequest)) {
 8002968:	68f9      	ldr	r1, [r7, #12]
 800296a:	4814      	ldr	r0, [pc, #80]	; (80029bc <FDCAN_Tx+0x260>)
 800296c:	f007 ff0f 	bl	800a78e <HAL_FDCAN_IsTxBufferMessagePending>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	f000 82ee 	beq.w	8002f54 <FDCAN_Tx+0x7f8>
					HAL_FDCAN_AbortTxRequest(&hfdcan2, txFifoRequest);
 8002978:	68f9      	ldr	r1, [r7, #12]
 800297a:	4810      	ldr	r0, [pc, #64]	; (80029bc <FDCAN_Tx+0x260>)
 800297c:	f007 fd03 	bl	800a386 <HAL_FDCAN_AbortTxRequest>
			break;
 8002980:	e2e8      	b.n	8002f54 <FDCAN_Tx+0x7f8>
 8002982:	bf00      	nop
 8002984:	2400101c 	.word	0x2400101c
 8002988:	58020400 	.word	0x58020400
 800298c:	24000dc2 	.word	0x24000dc2
 8002990:	24000bf4 	.word	0x24000bf4
 8002994:	24001061 	.word	0x24001061
 8002998:	24001062 	.word	0x24001062
 800299c:	24001063 	.word	0x24001063
 80029a0:	24001064 	.word	0x24001064
 80029a4:	24001069 	.word	0x24001069
 80029a8:	24001065 	.word	0x24001065
 80029ac:	24000858 	.word	0x24000858
 80029b0:	2400085a 	.word	0x2400085a
 80029b4:	24000860 	.word	0x24000860
 80029b8:	24000868 	.word	0x24000868
 80029bc:	24000e88 	.word	0x24000e88
 80029c0:	24000c60 	.word	0x24000c60
 80029c4:	24000c14 	.word	0x24000c14
 80029c8:	24000b40 	.word	0x24000b40
 80029cc:	24000b42 	.word	0x24000b42
		case 2:
			primary_tx_cnt++;
 80029d0:	4b8f      	ldr	r3, [pc, #572]	; (8002c10 <FDCAN_Tx+0x4b4>)
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	3301      	adds	r3, #1
 80029d6:	b2da      	uxtb	r2, r3
 80029d8:	4b8d      	ldr	r3, [pc, #564]	; (8002c10 <FDCAN_Tx+0x4b4>)
 80029da:	701a      	strb	r2, [r3, #0]

			PrimaryCan.TxHeader.Identifier = PRIMARY_TO_TELEM_1;
 80029dc:	4b8d      	ldr	r3, [pc, #564]	; (8002c14 <FDCAN_Tx+0x4b8>)
 80029de:	f240 3205 	movw	r2, #773	; 0x305
 80029e2:	621a      	str	r2, [r3, #32]
			PrimaryCan.TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80029e4:	4b8b      	ldr	r3, [pc, #556]	; (8002c14 <FDCAN_Tx+0x4b8>)
 80029e6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80029ea:	62da      	str	r2, [r3, #44]	; 0x2c
			PrimaryCan.TxData[0] = rpm_fl>>8;
 80029ec:	4b8a      	ldr	r3, [pc, #552]	; (8002c18 <FDCAN_Tx+0x4bc>)
 80029ee:	881b      	ldrh	r3, [r3, #0]
 80029f0:	0a1b      	lsrs	r3, r3, #8
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	b2da      	uxtb	r2, r3
 80029f6:	4b87      	ldr	r3, [pc, #540]	; (8002c14 <FDCAN_Tx+0x4b8>)
 80029f8:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
			PrimaryCan.TxData[1] = rpm_fl;
 80029fc:	4b86      	ldr	r3, [pc, #536]	; (8002c18 <FDCAN_Tx+0x4bc>)
 80029fe:	881b      	ldrh	r3, [r3, #0]
 8002a00:	b2da      	uxtb	r2, r3
 8002a02:	4b84      	ldr	r3, [pc, #528]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002a04:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
			PrimaryCan.TxData[2] = rpm_fr>>8;
 8002a08:	4b84      	ldr	r3, [pc, #528]	; (8002c1c <FDCAN_Tx+0x4c0>)
 8002a0a:	881b      	ldrh	r3, [r3, #0]
 8002a0c:	0a1b      	lsrs	r3, r3, #8
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	b2da      	uxtb	r2, r3
 8002a12:	4b80      	ldr	r3, [pc, #512]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002a14:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
			PrimaryCan.TxData[3] = rpm_fr;
 8002a18:	4b80      	ldr	r3, [pc, #512]	; (8002c1c <FDCAN_Tx+0x4c0>)
 8002a1a:	881b      	ldrh	r3, [r3, #0]
 8002a1c:	b2da      	uxtb	r2, r3
 8002a1e:	4b7d      	ldr	r3, [pc, #500]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002a20:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
			PrimaryCan.TxData[4] = rpm_rl>>8;
 8002a24:	4b7e      	ldr	r3, [pc, #504]	; (8002c20 <FDCAN_Tx+0x4c4>)
 8002a26:	881b      	ldrh	r3, [r3, #0]
 8002a28:	0a1b      	lsrs	r3, r3, #8
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	b2da      	uxtb	r2, r3
 8002a2e:	4b79      	ldr	r3, [pc, #484]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002a30:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
			PrimaryCan.TxData[5] = rpm_rl;
 8002a34:	4b7a      	ldr	r3, [pc, #488]	; (8002c20 <FDCAN_Tx+0x4c4>)
 8002a36:	881b      	ldrh	r3, [r3, #0]
 8002a38:	b2da      	uxtb	r2, r3
 8002a3a:	4b76      	ldr	r3, [pc, #472]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002a3c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
			PrimaryCan.TxData[6] = rpm_rr>>8;
 8002a40:	4b78      	ldr	r3, [pc, #480]	; (8002c24 <FDCAN_Tx+0x4c8>)
 8002a42:	881b      	ldrh	r3, [r3, #0]
 8002a44:	0a1b      	lsrs	r3, r3, #8
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	b2da      	uxtb	r2, r3
 8002a4a:	4b72      	ldr	r3, [pc, #456]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002a4c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
			PrimaryCan.TxData[7] = rpm_rr;
 8002a50:	4b74      	ldr	r3, [pc, #464]	; (8002c24 <FDCAN_Tx+0x4c8>)
 8002a52:	881b      	ldrh	r3, [r3, #0]
 8002a54:	b2da      	uxtb	r2, r3
 8002a56:	4b6f      	ldr	r3, [pc, #444]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002a58:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73

			if (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) > 0)
 8002a5c:	4872      	ldr	r0, [pc, #456]	; (8002c28 <FDCAN_Tx+0x4cc>)
 8002a5e:	f007 feac 	bl	800a7ba <HAL_FDCAN_GetTxFifoFreeLevel>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d005      	beq.n	8002a74 <FDCAN_Tx+0x318>
			{
				HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2,&PrimaryCan.TxHeader,PrimaryCan.TxData);
 8002a68:	4a70      	ldr	r2, [pc, #448]	; (8002c2c <FDCAN_Tx+0x4d0>)
 8002a6a:	4971      	ldr	r1, [pc, #452]	; (8002c30 <FDCAN_Tx+0x4d4>)
 8002a6c:	486e      	ldr	r0, [pc, #440]	; (8002c28 <FDCAN_Tx+0x4cc>)
 8002a6e:	f007 fc22 	bl	800a2b6 <HAL_FDCAN_AddMessageToTxFifoQ>
				uint32_t txFifoRequest = HAL_FDCAN_GetLatestTxFifoQRequestBuffer(&hfdcan2);
				if (HAL_FDCAN_IsTxBufferMessagePending(&hfdcan2, txFifoRequest)) {
					HAL_FDCAN_AbortTxRequest(&hfdcan2, txFifoRequest);
				}
			}
			break;
 8002a72:	e271      	b.n	8002f58 <FDCAN_Tx+0x7fc>
				uint32_t txFifoRequest = HAL_FDCAN_GetLatestTxFifoQRequestBuffer(&hfdcan2);
 8002a74:	486c      	ldr	r0, [pc, #432]	; (8002c28 <FDCAN_Tx+0x4cc>)
 8002a76:	f007 fc79 	bl	800a36c <HAL_FDCAN_GetLatestTxFifoQRequestBuffer>
 8002a7a:	6138      	str	r0, [r7, #16]
				if (HAL_FDCAN_IsTxBufferMessagePending(&hfdcan2, txFifoRequest)) {
 8002a7c:	6939      	ldr	r1, [r7, #16]
 8002a7e:	486a      	ldr	r0, [pc, #424]	; (8002c28 <FDCAN_Tx+0x4cc>)
 8002a80:	f007 fe85 	bl	800a78e <HAL_FDCAN_IsTxBufferMessagePending>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	f000 8266 	beq.w	8002f58 <FDCAN_Tx+0x7fc>
					HAL_FDCAN_AbortTxRequest(&hfdcan2, txFifoRequest);
 8002a8c:	6939      	ldr	r1, [r7, #16]
 8002a8e:	4866      	ldr	r0, [pc, #408]	; (8002c28 <FDCAN_Tx+0x4cc>)
 8002a90:	f007 fc79 	bl	800a386 <HAL_FDCAN_AbortTxRequest>
			break;
 8002a94:	e260      	b.n	8002f58 <FDCAN_Tx+0x7fc>
		case 3:
			primary_tx_cnt++;
 8002a96:	4b5e      	ldr	r3, [pc, #376]	; (8002c10 <FDCAN_Tx+0x4b4>)
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	b2da      	uxtb	r2, r3
 8002a9e:	4b5c      	ldr	r3, [pc, #368]	; (8002c10 <FDCAN_Tx+0x4b4>)
 8002aa0:	701a      	strb	r2, [r3, #0]

			PrimaryCan.TxHeader.Identifier = PRIMARY_TO_TELEM_2;
 8002aa2:	4b5c      	ldr	r3, [pc, #368]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002aa4:	f240 3206 	movw	r2, #774	; 0x306
 8002aa8:	621a      	str	r2, [r3, #32]
			PrimaryCan.TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8002aaa:	4b5a      	ldr	r3, [pc, #360]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002aac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002ab0:	62da      	str	r2, [r3, #44]	; 0x2c
			PrimaryCan.TxData[0] = rpm_fl>>8;
 8002ab2:	4b59      	ldr	r3, [pc, #356]	; (8002c18 <FDCAN_Tx+0x4bc>)
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	0a1b      	lsrs	r3, r3, #8
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	b2da      	uxtb	r2, r3
 8002abc:	4b55      	ldr	r3, [pc, #340]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002abe:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
			PrimaryCan.TxData[1] = rpm_fl;
 8002ac2:	4b55      	ldr	r3, [pc, #340]	; (8002c18 <FDCAN_Tx+0x4bc>)
 8002ac4:	881b      	ldrh	r3, [r3, #0]
 8002ac6:	b2da      	uxtb	r2, r3
 8002ac8:	4b52      	ldr	r3, [pc, #328]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002aca:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
			PrimaryCan.TxData[2] = rpm_fr>>8;
 8002ace:	4b53      	ldr	r3, [pc, #332]	; (8002c1c <FDCAN_Tx+0x4c0>)
 8002ad0:	881b      	ldrh	r3, [r3, #0]
 8002ad2:	0a1b      	lsrs	r3, r3, #8
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	b2da      	uxtb	r2, r3
 8002ad8:	4b4e      	ldr	r3, [pc, #312]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002ada:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
			PrimaryCan.TxData[3] = rpm_fr;
 8002ade:	4b4f      	ldr	r3, [pc, #316]	; (8002c1c <FDCAN_Tx+0x4c0>)
 8002ae0:	881b      	ldrh	r3, [r3, #0]
 8002ae2:	b2da      	uxtb	r2, r3
 8002ae4:	4b4b      	ldr	r3, [pc, #300]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002ae6:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
			PrimaryCan.TxData[4] = rpm_rl>>8;
 8002aea:	4b4d      	ldr	r3, [pc, #308]	; (8002c20 <FDCAN_Tx+0x4c4>)
 8002aec:	881b      	ldrh	r3, [r3, #0]
 8002aee:	0a1b      	lsrs	r3, r3, #8
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	b2da      	uxtb	r2, r3
 8002af4:	4b47      	ldr	r3, [pc, #284]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002af6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
			PrimaryCan.TxData[5] = rpm_rl;
 8002afa:	4b49      	ldr	r3, [pc, #292]	; (8002c20 <FDCAN_Tx+0x4c4>)
 8002afc:	881b      	ldrh	r3, [r3, #0]
 8002afe:	b2da      	uxtb	r2, r3
 8002b00:	4b44      	ldr	r3, [pc, #272]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002b02:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
			PrimaryCan.TxData[6] = rpm_rr>>8;
 8002b06:	4b47      	ldr	r3, [pc, #284]	; (8002c24 <FDCAN_Tx+0x4c8>)
 8002b08:	881b      	ldrh	r3, [r3, #0]
 8002b0a:	0a1b      	lsrs	r3, r3, #8
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	b2da      	uxtb	r2, r3
 8002b10:	4b40      	ldr	r3, [pc, #256]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002b12:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
			PrimaryCan.TxData[7] = rpm_rr;
 8002b16:	4b43      	ldr	r3, [pc, #268]	; (8002c24 <FDCAN_Tx+0x4c8>)
 8002b18:	881b      	ldrh	r3, [r3, #0]
 8002b1a:	b2da      	uxtb	r2, r3
 8002b1c:	4b3d      	ldr	r3, [pc, #244]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002b1e:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73

			if (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) > 0)
 8002b22:	4841      	ldr	r0, [pc, #260]	; (8002c28 <FDCAN_Tx+0x4cc>)
 8002b24:	f007 fe49 	bl	800a7ba <HAL_FDCAN_GetTxFifoFreeLevel>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d005      	beq.n	8002b3a <FDCAN_Tx+0x3de>
			{
				HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2,&PrimaryCan.TxHeader,PrimaryCan.TxData);
 8002b2e:	4a3f      	ldr	r2, [pc, #252]	; (8002c2c <FDCAN_Tx+0x4d0>)
 8002b30:	493f      	ldr	r1, [pc, #252]	; (8002c30 <FDCAN_Tx+0x4d4>)
 8002b32:	483d      	ldr	r0, [pc, #244]	; (8002c28 <FDCAN_Tx+0x4cc>)
 8002b34:	f007 fbbf 	bl	800a2b6 <HAL_FDCAN_AddMessageToTxFifoQ>
				uint32_t txFifoRequest = HAL_FDCAN_GetLatestTxFifoQRequestBuffer(&hfdcan2);
				if (HAL_FDCAN_IsTxBufferMessagePending(&hfdcan2, txFifoRequest)) {
					HAL_FDCAN_AbortTxRequest(&hfdcan2, txFifoRequest);
				}
			}
			break;
 8002b38:	e210      	b.n	8002f5c <FDCAN_Tx+0x800>
				uint32_t txFifoRequest = HAL_FDCAN_GetLatestTxFifoQRequestBuffer(&hfdcan2);
 8002b3a:	483b      	ldr	r0, [pc, #236]	; (8002c28 <FDCAN_Tx+0x4cc>)
 8002b3c:	f007 fc16 	bl	800a36c <HAL_FDCAN_GetLatestTxFifoQRequestBuffer>
 8002b40:	6178      	str	r0, [r7, #20]
				if (HAL_FDCAN_IsTxBufferMessagePending(&hfdcan2, txFifoRequest)) {
 8002b42:	6979      	ldr	r1, [r7, #20]
 8002b44:	4838      	ldr	r0, [pc, #224]	; (8002c28 <FDCAN_Tx+0x4cc>)
 8002b46:	f007 fe22 	bl	800a78e <HAL_FDCAN_IsTxBufferMessagePending>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	f000 8205 	beq.w	8002f5c <FDCAN_Tx+0x800>
					HAL_FDCAN_AbortTxRequest(&hfdcan2, txFifoRequest);
 8002b52:	6979      	ldr	r1, [r7, #20]
 8002b54:	4834      	ldr	r0, [pc, #208]	; (8002c28 <FDCAN_Tx+0x4cc>)
 8002b56:	f007 fc16 	bl	800a386 <HAL_FDCAN_AbortTxRequest>
			break;
 8002b5a:	e1ff      	b.n	8002f5c <FDCAN_Tx+0x800>
		case 4:
			primary_tx_cnt++;
 8002b5c:	4b2c      	ldr	r3, [pc, #176]	; (8002c10 <FDCAN_Tx+0x4b4>)
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	3301      	adds	r3, #1
 8002b62:	b2da      	uxtb	r2, r3
 8002b64:	4b2a      	ldr	r3, [pc, #168]	; (8002c10 <FDCAN_Tx+0x4b4>)
 8002b66:	701a      	strb	r2, [r3, #0]
			PrimaryCan.TxHeader.Identifier = PRIMARY_TO_TELEM_3;
 8002b68:	4b2a      	ldr	r3, [pc, #168]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002b6a:	f240 1281 	movw	r2, #385	; 0x181
 8002b6e:	621a      	str	r2, [r3, #32]
			PrimaryCan.TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8002b70:	4b28      	ldr	r3, [pc, #160]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002b72:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002b76:	62da      	str	r2, [r3, #44]	; 0x2c

			PrimaryCan.TxData[0] = 0x40;
 8002b78:	4b26      	ldr	r3, [pc, #152]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002b7a:	2240      	movs	r2, #64	; 0x40
 8002b7c:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c

			PrimaryCan.TxData[1] = inv_enable;
 8002b80:	4b2c      	ldr	r3, [pc, #176]	; (8002c34 <FDCAN_Tx+0x4d8>)
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	b2da      	uxtb	r2, r3
 8002b86:	4b23      	ldr	r3, [pc, #140]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002b88:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
			PrimaryCan.TxData[1] |= inv_ok << 1;
 8002b8c:	4b2a      	ldr	r3, [pc, #168]	; (8002c38 <FDCAN_Tx+0x4dc>)
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	0059      	lsls	r1, r3, #1
 8002b94:	4b1f      	ldr	r3, [pc, #124]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002b96:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8002b9a:	b25a      	sxtb	r2, r3
 8002b9c:	b24b      	sxtb	r3, r1
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	b25b      	sxtb	r3, r3
 8002ba2:	b2da      	uxtb	r2, r3
 8002ba4:	4b1b      	ldr	r3, [pc, #108]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002ba6:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d

			PrimaryCan.TxData[4] = curr_lim_reached << 5;
 8002baa:	4b24      	ldr	r3, [pc, #144]	; (8002c3c <FDCAN_Tx+0x4e0>)
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	015b      	lsls	r3, r3, #5
 8002bb2:	b2da      	uxtb	r2, r3
 8002bb4:	4b17      	ldr	r3, [pc, #92]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002bb6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

			PrimaryCan.TxData[5] = curr_lim_igbt_temp;
 8002bba:	4b21      	ldr	r3, [pc, #132]	; (8002c40 <FDCAN_Tx+0x4e4>)
 8002bbc:	781b      	ldrb	r3, [r3, #0]
 8002bbe:	b2da      	uxtb	r2, r3
 8002bc0:	4b14      	ldr	r3, [pc, #80]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002bc2:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
			PrimaryCan.TxData[5] |= curr_lim_motor_temp << 2;
 8002bc6:	4b1f      	ldr	r3, [pc, #124]	; (8002c44 <FDCAN_Tx+0x4e8>)
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	0099      	lsls	r1, r3, #2
 8002bce:	4b11      	ldr	r3, [pc, #68]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002bd0:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002bd4:	b25a      	sxtb	r2, r3
 8002bd6:	b24b      	sxtb	r3, r1
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	b25b      	sxtb	r3, r3
 8002bdc:	b2da      	uxtb	r2, r3
 8002bde:	4b0d      	ldr	r3, [pc, #52]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002be0:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
			PrimaryCan.TxData[5] |= curr_peak_val_warn << 4;
 8002be4:	4b18      	ldr	r3, [pc, #96]	; (8002c48 <FDCAN_Tx+0x4ec>)
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	0119      	lsls	r1, r3, #4
 8002bec:	4b09      	ldr	r3, [pc, #36]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002bee:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002bf2:	b25a      	sxtb	r2, r3
 8002bf4:	b24b      	sxtb	r3, r1
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	b25b      	sxtb	r3, r3
 8002bfa:	b2da      	uxtb	r2, r3
 8002bfc:	4b05      	ldr	r3, [pc, #20]	; (8002c14 <FDCAN_Tx+0x4b8>)
 8002bfe:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2,&PrimaryCan.TxHeader,PrimaryCan.TxData);
 8002c02:	4a0a      	ldr	r2, [pc, #40]	; (8002c2c <FDCAN_Tx+0x4d0>)
 8002c04:	490a      	ldr	r1, [pc, #40]	; (8002c30 <FDCAN_Tx+0x4d4>)
 8002c06:	4808      	ldr	r0, [pc, #32]	; (8002c28 <FDCAN_Tx+0x4cc>)
 8002c08:	f007 fb55 	bl	800a2b6 <HAL_FDCAN_AddMessageToTxFifoQ>
			break;
 8002c0c:	e1a7      	b.n	8002f5e <FDCAN_Tx+0x802>
 8002c0e:	bf00      	nop
 8002c10:	24000dc2 	.word	0x24000dc2
 8002c14:	24000bf4 	.word	0x24000bf4
 8002c18:	24001210 	.word	0x24001210
 8002c1c:	24001212 	.word	0x24001212
 8002c20:	24001214 	.word	0x24001214
 8002c24:	24001216 	.word	0x24001216
 8002c28:	24000e88 	.word	0x24000e88
 8002c2c:	24000c60 	.word	0x24000c60
 8002c30:	24000c14 	.word	0x24000c14
 8002c34:	24000b58 	.word	0x24000b58
 8002c38:	24000b59 	.word	0x24000b59
 8002c3c:	24000b44 	.word	0x24000b44
 8002c40:	24000b45 	.word	0x24000b45
 8002c44:	24000b46 	.word	0x24000b46
 8002c48:	24000b47 	.word	0x24000b47
		case 5:
			primary_tx_cnt++;
 8002c4c:	4ba4      	ldr	r3, [pc, #656]	; (8002ee0 <FDCAN_Tx+0x784>)
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	3301      	adds	r3, #1
 8002c52:	b2da      	uxtb	r2, r3
 8002c54:	4ba2      	ldr	r3, [pc, #648]	; (8002ee0 <FDCAN_Tx+0x784>)
 8002c56:	701a      	strb	r2, [r3, #0]
			PrimaryCan.TxHeader.Identifier = PRIMARY_TO_TELEM_3;
 8002c58:	4ba2      	ldr	r3, [pc, #648]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002c5a:	f240 1281 	movw	r2, #385	; 0x181
 8002c5e:	621a      	str	r2, [r3, #32]
			PrimaryCan.TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8002c60:	4ba0      	ldr	r3, [pc, #640]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002c62:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002c66:	62da      	str	r2, [r3, #44]	; 0x2c

			PrimaryCan.TxData[0] = 0x8F;
 8002c68:	4b9e      	ldr	r3, [pc, #632]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002c6a:	228f      	movs	r2, #143	; 0x8f
 8002c6c:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c

			PrimaryCan.TxData[1] = defective_param;
 8002c70:	4b9d      	ldr	r3, [pc, #628]	; (8002ee8 <FDCAN_Tx+0x78c>)
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	b2da      	uxtb	r2, r3
 8002c76:	4b9b      	ldr	r3, [pc, #620]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002c78:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
			PrimaryCan.TxData[1] |= hardware_fault << 1;
 8002c7c:	4b9b      	ldr	r3, [pc, #620]	; (8002eec <FDCAN_Tx+0x790>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	0059      	lsls	r1, r3, #1
 8002c84:	4b97      	ldr	r3, [pc, #604]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002c86:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8002c8a:	b25a      	sxtb	r2, r3
 8002c8c:	b24b      	sxtb	r3, r1
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	b25b      	sxtb	r3, r3
 8002c92:	b2da      	uxtb	r2, r3
 8002c94:	4b93      	ldr	r3, [pc, #588]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002c96:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
			PrimaryCan.TxData[1] |= faulty_safety_circuit << 2;
 8002c9a:	4b95      	ldr	r3, [pc, #596]	; (8002ef0 <FDCAN_Tx+0x794>)
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	0099      	lsls	r1, r3, #2
 8002ca2:	4b90      	ldr	r3, [pc, #576]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002ca4:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8002ca8:	b25a      	sxtb	r2, r3
 8002caa:	b24b      	sxtb	r3, r1
 8002cac:	4313      	orrs	r3, r2
 8002cae:	b25b      	sxtb	r3, r3
 8002cb0:	b2da      	uxtb	r2, r3
 8002cb2:	4b8c      	ldr	r3, [pc, #560]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002cb4:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
			PrimaryCan.TxData[1] |= can_time_out_exceeded << 3;
 8002cb8:	4b8e      	ldr	r3, [pc, #568]	; (8002ef4 <FDCAN_Tx+0x798>)
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	00d9      	lsls	r1, r3, #3
 8002cc0:	4b88      	ldr	r3, [pc, #544]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002cc2:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8002cc6:	b25a      	sxtb	r2, r3
 8002cc8:	b24b      	sxtb	r3, r1
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	b25b      	sxtb	r3, r3
 8002cce:	b2da      	uxtb	r2, r3
 8002cd0:	4b84      	ldr	r3, [pc, #528]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002cd2:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
			PrimaryCan.TxData[1] |= bad_encoder_signal << 4;
 8002cd6:	4b88      	ldr	r3, [pc, #544]	; (8002ef8 <FDCAN_Tx+0x79c>)
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	0119      	lsls	r1, r3, #4
 8002cde:	4b81      	ldr	r3, [pc, #516]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002ce0:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8002ce4:	b25a      	sxtb	r2, r3
 8002ce6:	b24b      	sxtb	r3, r1
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	b25b      	sxtb	r3, r3
 8002cec:	b2da      	uxtb	r2, r3
 8002cee:	4b7d      	ldr	r3, [pc, #500]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002cf0:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
			PrimaryCan.TxData[1] |= no_power_supply_voltage << 5;
 8002cf4:	4b81      	ldr	r3, [pc, #516]	; (8002efc <FDCAN_Tx+0x7a0>)
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	0159      	lsls	r1, r3, #5
 8002cfc:	4b79      	ldr	r3, [pc, #484]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002cfe:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8002d02:	b25a      	sxtb	r2, r3
 8002d04:	b24b      	sxtb	r3, r1
 8002d06:	4313      	orrs	r3, r2
 8002d08:	b25b      	sxtb	r3, r3
 8002d0a:	b2da      	uxtb	r2, r3
 8002d0c:	4b75      	ldr	r3, [pc, #468]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002d0e:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d

			PrimaryCan.TxData[2] = overvoltage;
 8002d12:	4b7b      	ldr	r3, [pc, #492]	; (8002f00 <FDCAN_Tx+0x7a4>)
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	b2da      	uxtb	r2, r3
 8002d18:	4b72      	ldr	r3, [pc, #456]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002d1a:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
			PrimaryCan.TxData[2] |= overcurrent << 1;
 8002d1e:	4b79      	ldr	r3, [pc, #484]	; (8002f04 <FDCAN_Tx+0x7a8>)
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	0059      	lsls	r1, r3, #1
 8002d26:	4b6f      	ldr	r3, [pc, #444]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002d28:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 8002d2c:	b25a      	sxtb	r2, r3
 8002d2e:	b24b      	sxtb	r3, r1
 8002d30:	4313      	orrs	r3, r2
 8002d32:	b25b      	sxtb	r3, r3
 8002d34:	b2da      	uxtb	r2, r3
 8002d36:	4b6b      	ldr	r3, [pc, #428]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002d38:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
			PrimaryCan.TxData[2] |= current_measure_fault << 6;
 8002d3c:	4b72      	ldr	r3, [pc, #456]	; (8002f08 <FDCAN_Tx+0x7ac>)
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	0199      	lsls	r1, r3, #6
 8002d44:	4b67      	ldr	r3, [pc, #412]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002d46:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 8002d4a:	b25a      	sxtb	r2, r3
 8002d4c:	b24b      	sxtb	r3, r1
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	b25b      	sxtb	r3, r3
 8002d52:	b2da      	uxtb	r2, r3
 8002d54:	4b63      	ldr	r3, [pc, #396]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002d56:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
			PrimaryCan.TxData[2] |= ballast_circuit_overload << 7;
 8002d5a:	4b6c      	ldr	r3, [pc, #432]	; (8002f0c <FDCAN_Tx+0x7b0>)
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	01d9      	lsls	r1, r3, #7
 8002d62:	4b60      	ldr	r3, [pc, #384]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002d64:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 8002d68:	b25a      	sxtb	r2, r3
 8002d6a:	b24b      	sxtb	r3, r1
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	b25b      	sxtb	r3, r3
 8002d70:	b2da      	uxtb	r2, r3
 8002d72:	4b5c      	ldr	r3, [pc, #368]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002d74:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e

			PrimaryCan.TxData[3] = faulty_run_signal_emi << 1;
 8002d78:	4b65      	ldr	r3, [pc, #404]	; (8002f10 <FDCAN_Tx+0x7b4>)
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	b2da      	uxtb	r2, r3
 8002d82:	4b58      	ldr	r3, [pc, #352]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002d84:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
			PrimaryCan.TxData[3] |= inactive_rfe << 2;
 8002d88:	4b62      	ldr	r3, [pc, #392]	; (8002f14 <FDCAN_Tx+0x7b8>)
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	0099      	lsls	r1, r3, #2
 8002d90:	4b54      	ldr	r3, [pc, #336]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002d92:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 8002d96:	b25a      	sxtb	r2, r3
 8002d98:	b24b      	sxtb	r3, r1
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	b25b      	sxtb	r3, r3
 8002d9e:	b2da      	uxtb	r2, r3
 8002da0:	4b50      	ldr	r3, [pc, #320]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002da2:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
			PrimaryCan.TxData[3] |= power_supply_missing_or_too_low << 5;
 8002da6:	4b5c      	ldr	r3, [pc, #368]	; (8002f18 <FDCAN_Tx+0x7bc>)
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	0159      	lsls	r1, r3, #5
 8002dae:	4b4d      	ldr	r3, [pc, #308]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002db0:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 8002db4:	b25a      	sxtb	r2, r3
 8002db6:	b24b      	sxtb	r3, r1
 8002db8:	4313      	orrs	r3, r2
 8002dba:	b25b      	sxtb	r3, r3
 8002dbc:	b2da      	uxtb	r2, r3
 8002dbe:	4b49      	ldr	r3, [pc, #292]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002dc0:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f

			PrimaryCan.TxData[4] = output_voltage_limit_reached;
 8002dc4:	4b55      	ldr	r3, [pc, #340]	; (8002f1c <FDCAN_Tx+0x7c0>)
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	b2da      	uxtb	r2, r3
 8002dca:	4b46      	ldr	r3, [pc, #280]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002dcc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
			PrimaryCan.TxData[4] |= overcurrent_200 << 1;
 8002dd0:	4b53      	ldr	r3, [pc, #332]	; (8002f20 <FDCAN_Tx+0x7c4>)
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	0059      	lsls	r1, r3, #1
 8002dd8:	4b42      	ldr	r3, [pc, #264]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002dda:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002dde:	b25a      	sxtb	r2, r3
 8002de0:	b24b      	sxtb	r3, r1
 8002de2:	4313      	orrs	r3, r2
 8002de4:	b25b      	sxtb	r3, r3
 8002de6:	b2da      	uxtb	r2, r3
 8002de8:	4b3e      	ldr	r3, [pc, #248]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002dea:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
			PrimaryCan.TxData[4] |= ballast_circuit_overload_87 << 7;
 8002dee:	4b4d      	ldr	r3, [pc, #308]	; (8002f24 <FDCAN_Tx+0x7c8>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	01d9      	lsls	r1, r3, #7
 8002df6:	4b3b      	ldr	r3, [pc, #236]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002df8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002dfc:	b25a      	sxtb	r2, r3
 8002dfe:	b24b      	sxtb	r3, r1
 8002e00:	4313      	orrs	r3, r2
 8002e02:	b25b      	sxtb	r3, r3
 8002e04:	b2da      	uxtb	r2, r3
 8002e06:	4b37      	ldr	r3, [pc, #220]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002e08:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2,&PrimaryCan.TxHeader,PrimaryCan.TxData);
 8002e0c:	4a46      	ldr	r2, [pc, #280]	; (8002f28 <FDCAN_Tx+0x7cc>)
 8002e0e:	4947      	ldr	r1, [pc, #284]	; (8002f2c <FDCAN_Tx+0x7d0>)
 8002e10:	4847      	ldr	r0, [pc, #284]	; (8002f30 <FDCAN_Tx+0x7d4>)
 8002e12:	f007 fa50 	bl	800a2b6 <HAL_FDCAN_AddMessageToTxFifoQ>
			break;
 8002e16:	e0a2      	b.n	8002f5e <FDCAN_Tx+0x802>
		case 6:
			primary_tx_cnt = 0;
 8002e18:	4b31      	ldr	r3, [pc, #196]	; (8002ee0 <FDCAN_Tx+0x784>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	701a      	strb	r2, [r3, #0]
			PrimaryCan.TxHeader.Identifier = PRIMARY_TO_TELEM_3;
 8002e1e:	4b31      	ldr	r3, [pc, #196]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002e20:	f240 1281 	movw	r2, #385	; 0x181
 8002e24:	621a      	str	r2, [r3, #32]
			PrimaryCan.TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8002e26:	4b2f      	ldr	r3, [pc, #188]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002e28:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002e2c:	62da      	str	r2, [r3, #44]	; 0x2c

			PrimaryCan.TxData[0] = 0x27;
 8002e2e:	4b2d      	ldr	r3, [pc, #180]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002e30:	2227      	movs	r2, #39	; 0x27
 8002e32:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c

			PrimaryCan.TxData[1] = apps_deviation;
 8002e36:	4b3f      	ldr	r3, [pc, #252]	; (8002f34 <FDCAN_Tx+0x7d8>)
 8002e38:	781a      	ldrb	r2, [r3, #0]
 8002e3a:	4b2a      	ldr	r3, [pc, #168]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002e3c:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
			PrimaryCan.TxData[1] |= apps_plausibility << 1;
 8002e40:	4b28      	ldr	r3, [pc, #160]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002e42:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8002e46:	b25a      	sxtb	r2, r3
 8002e48:	4b3b      	ldr	r3, [pc, #236]	; (8002f38 <FDCAN_Tx+0x7dc>)
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	b25b      	sxtb	r3, r3
 8002e50:	4313      	orrs	r3, r2
 8002e52:	b25b      	sxtb	r3, r3
 8002e54:	b2da      	uxtb	r2, r3
 8002e56:	4b23      	ldr	r3, [pc, #140]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002e58:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
			PrimaryCan.TxData[1] |= brake_deviation << 2;
 8002e5c:	4b21      	ldr	r3, [pc, #132]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002e5e:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8002e62:	b25a      	sxtb	r2, r3
 8002e64:	4b35      	ldr	r3, [pc, #212]	; (8002f3c <FDCAN_Tx+0x7e0>)
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	b25b      	sxtb	r3, r3
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	b25b      	sxtb	r3, r3
 8002e70:	b2da      	uxtb	r2, r3
 8002e72:	4b1c      	ldr	r3, [pc, #112]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002e74:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
			PrimaryCan.TxData[1] |= brake_plausibility << 3;
 8002e78:	4b1a      	ldr	r3, [pc, #104]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002e7a:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8002e7e:	b25a      	sxtb	r2, r3
 8002e80:	4b2f      	ldr	r3, [pc, #188]	; (8002f40 <FDCAN_Tx+0x7e4>)
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	00db      	lsls	r3, r3, #3
 8002e86:	b25b      	sxtb	r3, r3
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	b25b      	sxtb	r3, r3
 8002e8c:	b2da      	uxtb	r2, r3
 8002e8e:	4b15      	ldr	r3, [pc, #84]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002e90:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
			PrimaryCan.TxData[1] |= S_BSPD << 4;
 8002e94:	4b13      	ldr	r3, [pc, #76]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002e96:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8002e9a:	b25a      	sxtb	r2, r3
 8002e9c:	4b29      	ldr	r3, [pc, #164]	; (8002f44 <FDCAN_Tx+0x7e8>)
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	011b      	lsls	r3, r3, #4
 8002ea2:	b25b      	sxtb	r3, r3
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	b25b      	sxtb	r3, r3
 8002ea8:	b2da      	uxtb	r2, r3
 8002eaa:	4b0e      	ldr	r3, [pc, #56]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002eac:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
			PrimaryCan.TxData[1] |= power_limit_active << 5;
 8002eb0:	4b0c      	ldr	r3, [pc, #48]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002eb2:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8002eb6:	b25a      	sxtb	r2, r3
 8002eb8:	4b23      	ldr	r3, [pc, #140]	; (8002f48 <FDCAN_Tx+0x7ec>)
 8002eba:	781b      	ldrb	r3, [r3, #0]
 8002ebc:	015b      	lsls	r3, r3, #5
 8002ebe:	b25b      	sxtb	r3, r3
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	b25b      	sxtb	r3, r3
 8002ec4:	b2da      	uxtb	r2, r3
 8002ec6:	4b07      	ldr	r3, [pc, #28]	; (8002ee4 <FDCAN_Tx+0x788>)
 8002ec8:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d

			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2,&PrimaryCan.TxHeader,PrimaryCan.TxData);
 8002ecc:	4a16      	ldr	r2, [pc, #88]	; (8002f28 <FDCAN_Tx+0x7cc>)
 8002ece:	4917      	ldr	r1, [pc, #92]	; (8002f2c <FDCAN_Tx+0x7d0>)
 8002ed0:	4817      	ldr	r0, [pc, #92]	; (8002f30 <FDCAN_Tx+0x7d4>)
 8002ed2:	f007 f9f0 	bl	800a2b6 <HAL_FDCAN_AddMessageToTxFifoQ>
			break;
 8002ed6:	e042      	b.n	8002f5e <FDCAN_Tx+0x802>
		default:
			primary_tx_cnt = 0;
 8002ed8:	4b01      	ldr	r3, [pc, #4]	; (8002ee0 <FDCAN_Tx+0x784>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	701a      	strb	r2, [r3, #0]
			break;
 8002ede:	e03e      	b.n	8002f5e <FDCAN_Tx+0x802>
 8002ee0:	24000dc2 	.word	0x24000dc2
 8002ee4:	24000bf4 	.word	0x24000bf4
 8002ee8:	24000b48 	.word	0x24000b48
 8002eec:	24000b49 	.word	0x24000b49
 8002ef0:	24000b4a 	.word	0x24000b4a
 8002ef4:	24000b4b 	.word	0x24000b4b
 8002ef8:	24000b4c 	.word	0x24000b4c
 8002efc:	24000b4d 	.word	0x24000b4d
 8002f00:	24000b4e 	.word	0x24000b4e
 8002f04:	24000b4f 	.word	0x24000b4f
 8002f08:	24000b50 	.word	0x24000b50
 8002f0c:	24000b51 	.word	0x24000b51
 8002f10:	24000b52 	.word	0x24000b52
 8002f14:	24000b53 	.word	0x24000b53
 8002f18:	24000b54 	.word	0x24000b54
 8002f1c:	24000b55 	.word	0x24000b55
 8002f20:	24000b56 	.word	0x24000b56
 8002f24:	24000b57 	.word	0x24000b57
 8002f28:	24000c60 	.word	0x24000c60
 8002f2c:	24000c14 	.word	0x24000c14
 8002f30:	24000e88 	.word	0x24000e88
 8002f34:	2400115a 	.word	0x2400115a
 8002f38:	24001159 	.word	0x24001159
 8002f3c:	2400115c 	.word	0x2400115c
 8002f40:	2400115b 	.word	0x2400115b
 8002f44:	24001158 	.word	0x24001158
 8002f48:	2400106f 	.word	0x2400106f
//		default:
//			auto_tx_cnt = 0;
//			break;
//		}
	}
}
 8002f4c:	bf00      	nop
 8002f4e:	e006      	b.n	8002f5e <FDCAN_Tx+0x802>
			break;
 8002f50:	bf00      	nop
 8002f52:	e004      	b.n	8002f5e <FDCAN_Tx+0x802>
			break;
 8002f54:	bf00      	nop
 8002f56:	e002      	b.n	8002f5e <FDCAN_Tx+0x802>
			break;
 8002f58:	bf00      	nop
 8002f5a:	e000      	b.n	8002f5e <FDCAN_Tx+0x802>
			break;
 8002f5c:	bf00      	nop
}
 8002f5e:	bf00      	nop
 8002f60:	3718      	adds	r7, #24
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop

08002f68 <FDCAN_Start>:

void FDCAN_Start(){
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	af00      	add	r7, sp, #0
	/* FDCAN 1 */
	  if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK){
 8002f6c:	4821      	ldr	r0, [pc, #132]	; (8002ff4 <FDCAN_Start+0x8c>)
 8002f6e:	f007 f977 	bl	800a260 <HAL_FDCAN_Start>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d001      	beq.n	8002f7c <FDCAN_Start+0x14>
	      Error_Handler();
 8002f78:	f002 f80e 	bl	8004f98 <Error_Handler>
	  }

	 if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK){
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	2101      	movs	r1, #1
 8002f80:	481c      	ldr	r0, [pc, #112]	; (8002ff4 <FDCAN_Start+0x8c>)
 8002f82:	f007 fc75 	bl	800a870 <HAL_FDCAN_ActivateNotification>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d001      	beq.n	8002f90 <FDCAN_Start+0x28>
	     Error_Handler();
 8002f8c:	f002 f804 	bl	8004f98 <Error_Handler>
	 }
//	 HAL_FDCAN_EnableTxDelayCompensation(&hfdcan1);

	 /* FDCAN 2 */
	  if(HAL_FDCAN_Start(&hfdcan2)!= HAL_OK){
 8002f90:	4819      	ldr	r0, [pc, #100]	; (8002ff8 <FDCAN_Start+0x90>)
 8002f92:	f007 f965 	bl	800a260 <HAL_FDCAN_Start>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d001      	beq.n	8002fa0 <FDCAN_Start+0x38>
	      Error_Handler();
 8002f9c:	f001 fffc 	bl	8004f98 <Error_Handler>
	  }
	 HAL_FDCAN_ConfigInterruptLines(&hfdcan2, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, FDCAN_INTERRUPT_LINE1);
 8002fa0:	2202      	movs	r2, #2
 8002fa2:	2110      	movs	r1, #16
 8002fa4:	4814      	ldr	r0, [pc, #80]	; (8002ff8 <FDCAN_Start+0x90>)
 8002fa6:	f007 fc2c 	bl	800a802 <HAL_FDCAN_ConfigInterruptLines>
	 HAL_FDCAN_ConfigRxFifoOverwrite(&hfdcan2,FDCAN_RX_FIFO1,FDCAN_RX_FIFO_OVERWRITE);
 8002faa:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002fae:	2141      	movs	r1, #65	; 0x41
 8002fb0:	4811      	ldr	r0, [pc, #68]	; (8002ff8 <FDCAN_Start+0x90>)
 8002fb2:	f007 f91c 	bl	800a1ee <HAL_FDCAN_ConfigRxFifoOverwrite>
	 if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK){
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	2110      	movs	r1, #16
 8002fba:	480f      	ldr	r0, [pc, #60]	; (8002ff8 <FDCAN_Start+0x90>)
 8002fbc:	f007 fc58 	bl	800a870 <HAL_FDCAN_ActivateNotification>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <FDCAN_Start+0x62>
	     Error_Handler();
 8002fc6:	f001 ffe7 	bl	8004f98 <Error_Handler>
	 }
//	 HAL_FDCAN_EnableTxDelayCompensation(&hfdcan2);

	 /* FDCAN 3 */
	  if(HAL_FDCAN_Start(&hfdcan3)!= HAL_OK){
 8002fca:	480c      	ldr	r0, [pc, #48]	; (8002ffc <FDCAN_Start+0x94>)
 8002fcc:	f007 f948 	bl	800a260 <HAL_FDCAN_Start>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <FDCAN_Start+0x72>
	      Error_Handler();
 8002fd6:	f001 ffdf 	bl	8004f98 <Error_Handler>
	  }
	 if (HAL_FDCAN_ActivateNotification(&hfdcan3, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK){
 8002fda:	2200      	movs	r2, #0
 8002fdc:	2101      	movs	r1, #1
 8002fde:	4807      	ldr	r0, [pc, #28]	; (8002ffc <FDCAN_Start+0x94>)
 8002fe0:	f007 fc46 	bl	800a870 <HAL_FDCAN_ActivateNotification>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d001      	beq.n	8002fee <FDCAN_Start+0x86>
	     Error_Handler();
 8002fea:	f001 ffd5 	bl	8004f98 <Error_Handler>
	 }
//	 HAL_FDCAN_EnableTxDelayCompensation(&hfdcan3);
}
 8002fee:	bf00      	nop
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	24000de8 	.word	0x24000de8
 8002ff8:	24000e88 	.word	0x24000e88
 8002ffc:	24000f28 	.word	0x24000f28

08003000 <SoftwareTimersStart>:

void SoftwareTimersStart(){
 8003000:	b590      	push	{r4, r7, lr}
 8003002:	b083      	sub	sp, #12
 8003004:	af02      	add	r7, sp, #8
//	xTimerStart(MotorCanTimer,0);
	xTimerStart(Primary1CanTimer,0);
 8003006:	4b0e      	ldr	r3, [pc, #56]	; (8003040 <SoftwareTimersStart+0x40>)
 8003008:	681c      	ldr	r4, [r3, #0]
 800300a:	f010 f837 	bl	801307c <xTaskGetTickCount>
 800300e:	4602      	mov	r2, r0
 8003010:	2300      	movs	r3, #0
 8003012:	9300      	str	r3, [sp, #0]
 8003014:	2300      	movs	r3, #0
 8003016:	2101      	movs	r1, #1
 8003018:	4620      	mov	r0, r4
 800301a:	f011 f8a5 	bl	8014168 <xTimerGenericCommand>
	xTimerStart(Primary2CanTimer,0);
 800301e:	4b09      	ldr	r3, [pc, #36]	; (8003044 <SoftwareTimersStart+0x44>)
 8003020:	681c      	ldr	r4, [r3, #0]
 8003022:	f010 f82b 	bl	801307c <xTaskGetTickCount>
 8003026:	4602      	mov	r2, r0
 8003028:	2300      	movs	r3, #0
 800302a:	9300      	str	r3, [sp, #0]
 800302c:	2300      	movs	r3, #0
 800302e:	2101      	movs	r1, #1
 8003030:	4620      	mov	r0, r4
 8003032:	f011 f899 	bl	8014168 <xTimerGenericCommand>
}
 8003036:	bf00      	nop
 8003038:	3704      	adds	r7, #4
 800303a:	46bd      	mov	sp, r7
 800303c:	bd90      	pop	{r4, r7, pc}
 800303e:	bf00      	nop
 8003040:	2400101c 	.word	0x2400101c
 8003044:	24001020 	.word	0x24001020

08003048 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
	xRTDSemaphore          = xSemaphoreCreateCounting(3, 1);
 800304e:	2101      	movs	r1, #1
 8003050:	2003      	movs	r0, #3
 8003052:	f00e ff3e 	bl	8011ed2 <xQueueCreateCountingSemaphore>
 8003056:	4603      	mov	r3, r0
 8003058:	4a96      	ldr	r2, [pc, #600]	; (80032b4 <MX_FREERTOS_Init+0x26c>)
 800305a:	6013      	str	r3, [r2, #0]
	xInitialCheckSemaphore = xSemaphoreCreateCounting(3, 1);
 800305c:	2101      	movs	r1, #1
 800305e:	2003      	movs	r0, #3
 8003060:	f00e ff37 	bl	8011ed2 <xQueueCreateCountingSemaphore>
 8003064:	4603      	mov	r3, r0
 8003066:	4a94      	ldr	r2, [pc, #592]	; (80032b8 <MX_FREERTOS_Init+0x270>)
 8003068:	6013      	str	r3, [r2, #0]
	xBrakeSemaphore        = xSemaphoreCreateBinary();
 800306a:	2203      	movs	r2, #3
 800306c:	2100      	movs	r1, #0
 800306e:	2001      	movs	r0, #1
 8003070:	f00e fed2 	bl	8011e18 <xQueueGenericCreate>
 8003074:	4603      	mov	r3, r0
 8003076:	4a91      	ldr	r2, [pc, #580]	; (80032bc <MX_FREERTOS_Init+0x274>)
 8003078:	6013      	str	r3, [r2, #0]
	xAppsSemaphore         = xSemaphoreCreateBinary();
 800307a:	2203      	movs	r2, #3
 800307c:	2100      	movs	r1, #0
 800307e:	2001      	movs	r0, #1
 8003080:	f00e feca 	bl	8011e18 <xQueueGenericCreate>
 8003084:	4603      	mov	r3, r0
 8003086:	4a8e      	ldr	r2, [pc, #568]	; (80032c0 <MX_FREERTOS_Init+0x278>)
 8003088:	6013      	str	r3, [r2, #0]
	xTCSSemaphore          = xSemaphoreCreateBinary();
 800308a:	2203      	movs	r2, #3
 800308c:	2100      	movs	r1, #0
 800308e:	2001      	movs	r0, #1
 8003090:	f00e fec2 	bl	8011e18 <xQueueGenericCreate>
 8003094:	4603      	mov	r3, r0
 8003096:	4a8b      	ldr	r2, [pc, #556]	; (80032c4 <MX_FREERTOS_Init+0x27c>)
 8003098:	6013      	str	r3, [r2, #0]
	xPowerSemaphore        = xSemaphoreCreateBinary();
 800309a:	2203      	movs	r2, #3
 800309c:	2100      	movs	r1, #0
 800309e:	2001      	movs	r0, #1
 80030a0:	f00e feba 	bl	8011e18 <xQueueGenericCreate>
 80030a4:	4603      	mov	r3, r0
 80030a6:	4a88      	ldr	r2, [pc, #544]	; (80032c8 <MX_FREERTOS_Init+0x280>)
 80030a8:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN RTOS_TIMERS */
	MotorCanTimer    = xTimerCreate("Motor_Timer",      200,pdTRUE,(void *) 0,FDCAN_Tx);
 80030aa:	4b88      	ldr	r3, [pc, #544]	; (80032cc <MX_FREERTOS_Init+0x284>)
 80030ac:	9300      	str	r3, [sp, #0]
 80030ae:	2300      	movs	r3, #0
 80030b0:	2201      	movs	r2, #1
 80030b2:	21c8      	movs	r1, #200	; 0xc8
 80030b4:	4886      	ldr	r0, [pc, #536]	; (80032d0 <MX_FREERTOS_Init+0x288>)
 80030b6:	f010 fffb 	bl	80140b0 <xTimerCreate>
 80030ba:	4603      	mov	r3, r0
 80030bc:	4a85      	ldr	r2, [pc, #532]	; (80032d4 <MX_FREERTOS_Init+0x28c>)
 80030be:	6013      	str	r3, [r2, #0]
	Primary1CanTimer = xTimerCreate("Primary1_Timer",   50,pdTRUE,(void *) 0,FDCAN_Tx);
 80030c0:	4b82      	ldr	r3, [pc, #520]	; (80032cc <MX_FREERTOS_Init+0x284>)
 80030c2:	9300      	str	r3, [sp, #0]
 80030c4:	2300      	movs	r3, #0
 80030c6:	2201      	movs	r2, #1
 80030c8:	2132      	movs	r1, #50	; 0x32
 80030ca:	4883      	ldr	r0, [pc, #524]	; (80032d8 <MX_FREERTOS_Init+0x290>)
 80030cc:	f010 fff0 	bl	80140b0 <xTimerCreate>
 80030d0:	4603      	mov	r3, r0
 80030d2:	4a82      	ldr	r2, [pc, #520]	; (80032dc <MX_FREERTOS_Init+0x294>)
 80030d4:	6013      	str	r3, [r2, #0]
	Primary2CanTimer = xTimerCreate("Primary2_Timer",   100,pdTRUE,(void *) 0,FDCAN_Tx);
 80030d6:	4b7d      	ldr	r3, [pc, #500]	; (80032cc <MX_FREERTOS_Init+0x284>)
 80030d8:	9300      	str	r3, [sp, #0]
 80030da:	2300      	movs	r3, #0
 80030dc:	2201      	movs	r2, #1
 80030de:	2164      	movs	r1, #100	; 0x64
 80030e0:	487f      	ldr	r0, [pc, #508]	; (80032e0 <MX_FREERTOS_Init+0x298>)
 80030e2:	f010 ffe5 	bl	80140b0 <xTimerCreate>
 80030e6:	4603      	mov	r3, r0
 80030e8:	4a7e      	ldr	r2, [pc, #504]	; (80032e4 <MX_FREERTOS_Init+0x29c>)
 80030ea:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
	xSendOnceQueue = xQueueCreate(5, sizeof(SendOnceMSG));
 80030ec:	2200      	movs	r2, #0
 80030ee:	21cc      	movs	r1, #204	; 0xcc
 80030f0:	2005      	movs	r0, #5
 80030f2:	f00e fe91 	bl	8011e18 <xQueueGenericCreate>
 80030f6:	4603      	mov	r3, r0
 80030f8:	4a7b      	ldr	r2, [pc, #492]	; (80032e8 <MX_FREERTOS_Init+0x2a0>)
 80030fa:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80030fc:	4a7b      	ldr	r2, [pc, #492]	; (80032ec <MX_FREERTOS_Init+0x2a4>)
 80030fe:	2100      	movs	r1, #0
 8003100:	487b      	ldr	r0, [pc, #492]	; (80032f0 <MX_FREERTOS_Init+0x2a8>)
 8003102:	f00e fa03 	bl	801150c <osThreadNew>
 8003106:	4603      	mov	r3, r0
 8003108:	4a7a      	ldr	r2, [pc, #488]	; (80032f4 <MX_FREERTOS_Init+0x2ac>)
 800310a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  xTaskCreate(Close_Shutdown_Task,           "Close_Shutdown_Task",      128, NULL, 12, &Close_Shutdown);
 800310c:	4b7a      	ldr	r3, [pc, #488]	; (80032f8 <MX_FREERTOS_Init+0x2b0>)
 800310e:	9301      	str	r3, [sp, #4]
 8003110:	230c      	movs	r3, #12
 8003112:	9300      	str	r3, [sp, #0]
 8003114:	2300      	movs	r3, #0
 8003116:	2280      	movs	r2, #128	; 0x80
 8003118:	4978      	ldr	r1, [pc, #480]	; (80032fc <MX_FREERTOS_Init+0x2b4>)
 800311a:	4879      	ldr	r0, [pc, #484]	; (8003300 <MX_FREERTOS_Init+0x2b8>)
 800311c:	f00f fd1f 	bl	8012b5e <xTaskCreate>
  xTaskCreate(Open_Shutdown_Task,            "Open_Shutdown_Task",       128, NULL, 10, &Open_Shutdown);
 8003120:	4b78      	ldr	r3, [pc, #480]	; (8003304 <MX_FREERTOS_Init+0x2bc>)
 8003122:	9301      	str	r3, [sp, #4]
 8003124:	230a      	movs	r3, #10
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	2300      	movs	r3, #0
 800312a:	2280      	movs	r2, #128	; 0x80
 800312c:	4976      	ldr	r1, [pc, #472]	; (8003308 <MX_FREERTOS_Init+0x2c0>)
 800312e:	4877      	ldr	r0, [pc, #476]	; (800330c <MX_FREERTOS_Init+0x2c4>)
 8003130:	f00f fd15 	bl	8012b5e <xTaskCreate>
  xTaskCreate(Button_Pressed_Task,           "Button_Pressed_Task",      128, NULL, 10, &Button_Pressed);
 8003134:	4b76      	ldr	r3, [pc, #472]	; (8003310 <MX_FREERTOS_Init+0x2c8>)
 8003136:	9301      	str	r3, [sp, #4]
 8003138:	230a      	movs	r3, #10
 800313a:	9300      	str	r3, [sp, #0]
 800313c:	2300      	movs	r3, #0
 800313e:	2280      	movs	r2, #128	; 0x80
 8003140:	4974      	ldr	r1, [pc, #464]	; (8003314 <MX_FREERTOS_Init+0x2cc>)
 8003142:	4875      	ldr	r0, [pc, #468]	; (8003318 <MX_FREERTOS_Init+0x2d0>)
 8003144:	f00f fd0b 	bl	8012b5e <xTaskCreate>
  xTaskCreate(Read_Inputs_Task,              "Read_Inputs_Task",         128, NULL, 10, &Read_Inputs);
 8003148:	4b74      	ldr	r3, [pc, #464]	; (800331c <MX_FREERTOS_Init+0x2d4>)
 800314a:	9301      	str	r3, [sp, #4]
 800314c:	230a      	movs	r3, #10
 800314e:	9300      	str	r3, [sp, #0]
 8003150:	2300      	movs	r3, #0
 8003152:	2280      	movs	r2, #128	; 0x80
 8003154:	4972      	ldr	r1, [pc, #456]	; (8003320 <MX_FREERTOS_Init+0x2d8>)
 8003156:	4873      	ldr	r0, [pc, #460]	; (8003324 <MX_FREERTOS_Init+0x2dc>)
 8003158:	f00f fd01 	bl	8012b5e <xTaskCreate>
  xTaskCreate(Ready_To_Drive_Task,           "Ready_To_Drive_Task",      128, NULL, 10, &Ready_To_Drive);
 800315c:	4b72      	ldr	r3, [pc, #456]	; (8003328 <MX_FREERTOS_Init+0x2e0>)
 800315e:	9301      	str	r3, [sp, #4]
 8003160:	230a      	movs	r3, #10
 8003162:	9300      	str	r3, [sp, #0]
 8003164:	2300      	movs	r3, #0
 8003166:	2280      	movs	r2, #128	; 0x80
 8003168:	4970      	ldr	r1, [pc, #448]	; (800332c <MX_FREERTOS_Init+0x2e4>)
 800316a:	4871      	ldr	r0, [pc, #452]	; (8003330 <MX_FREERTOS_Init+0x2e8>)
 800316c:	f00f fcf7 	bl	8012b5e <xTaskCreate>
  xTaskCreate(Send_Once_Task,                "Send_Once_Task",           128, NULL, 10, &Send_Once);
 8003170:	4b70      	ldr	r3, [pc, #448]	; (8003334 <MX_FREERTOS_Init+0x2ec>)
 8003172:	9301      	str	r3, [sp, #4]
 8003174:	230a      	movs	r3, #10
 8003176:	9300      	str	r3, [sp, #0]
 8003178:	2300      	movs	r3, #0
 800317a:	2280      	movs	r2, #128	; 0x80
 800317c:	496e      	ldr	r1, [pc, #440]	; (8003338 <MX_FREERTOS_Init+0x2f0>)
 800317e:	486f      	ldr	r0, [pc, #444]	; (800333c <MX_FREERTOS_Init+0x2f4>)
 8003180:	f00f fced 	bl	8012b5e <xTaskCreate>
  xTaskCreate(Enable_Inverter_Task,          "Enable_Inverter_Task",     128, NULL, 10, &Enable_Inverter);
 8003184:	4b6e      	ldr	r3, [pc, #440]	; (8003340 <MX_FREERTOS_Init+0x2f8>)
 8003186:	9301      	str	r3, [sp, #4]
 8003188:	230a      	movs	r3, #10
 800318a:	9300      	str	r3, [sp, #0]
 800318c:	2300      	movs	r3, #0
 800318e:	2280      	movs	r2, #128	; 0x80
 8003190:	496c      	ldr	r1, [pc, #432]	; (8003344 <MX_FREERTOS_Init+0x2fc>)
 8003192:	486d      	ldr	r0, [pc, #436]	; (8003348 <MX_FREERTOS_Init+0x300>)
 8003194:	f00f fce3 	bl	8012b5e <xTaskCreate>
  xTaskCreate(Disable_Inverter_Task,         "Disable_Inverter_Task",    128, NULL, 10, &Disable_Inverter);
 8003198:	4b6c      	ldr	r3, [pc, #432]	; (800334c <MX_FREERTOS_Init+0x304>)
 800319a:	9301      	str	r3, [sp, #4]
 800319c:	230a      	movs	r3, #10
 800319e:	9300      	str	r3, [sp, #0]
 80031a0:	2300      	movs	r3, #0
 80031a2:	2280      	movs	r2, #128	; 0x80
 80031a4:	496a      	ldr	r1, [pc, #424]	; (8003350 <MX_FREERTOS_Init+0x308>)
 80031a6:	486b      	ldr	r0, [pc, #428]	; (8003354 <MX_FREERTOS_Init+0x30c>)
 80031a8:	f00f fcd9 	bl	8012b5e <xTaskCreate>
  xTaskCreate(Brake_Handler_Task,            "Brake_Handler_Task",       128, NULL, 10, &Brake_Handler);
 80031ac:	4b6a      	ldr	r3, [pc, #424]	; (8003358 <MX_FREERTOS_Init+0x310>)
 80031ae:	9301      	str	r3, [sp, #4]
 80031b0:	230a      	movs	r3, #10
 80031b2:	9300      	str	r3, [sp, #0]
 80031b4:	2300      	movs	r3, #0
 80031b6:	2280      	movs	r2, #128	; 0x80
 80031b8:	4968      	ldr	r1, [pc, #416]	; (800335c <MX_FREERTOS_Init+0x314>)
 80031ba:	4869      	ldr	r0, [pc, #420]	; (8003360 <MX_FREERTOS_Init+0x318>)
 80031bc:	f00f fccf 	bl	8012b5e <xTaskCreate>
  xTaskCreate(APPS_Handler_Task,             "APPS_Handler_Task",        128, NULL, 10, &APPS_Handler);
 80031c0:	4b68      	ldr	r3, [pc, #416]	; (8003364 <MX_FREERTOS_Init+0x31c>)
 80031c2:	9301      	str	r3, [sp, #4]
 80031c4:	230a      	movs	r3, #10
 80031c6:	9300      	str	r3, [sp, #0]
 80031c8:	2300      	movs	r3, #0
 80031ca:	2280      	movs	r2, #128	; 0x80
 80031cc:	4966      	ldr	r1, [pc, #408]	; (8003368 <MX_FREERTOS_Init+0x320>)
 80031ce:	4867      	ldr	r0, [pc, #412]	; (800336c <MX_FREERTOS_Init+0x324>)
 80031d0:	f00f fcc5 	bl	8012b5e <xTaskCreate>
  xTaskCreate(Mission_Handler_Task,          "Mission_Handler_Task",     128, NULL, 10, &Mission_Handler);
 80031d4:	4b66      	ldr	r3, [pc, #408]	; (8003370 <MX_FREERTOS_Init+0x328>)
 80031d6:	9301      	str	r3, [sp, #4]
 80031d8:	230a      	movs	r3, #10
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	2300      	movs	r3, #0
 80031de:	2280      	movs	r2, #128	; 0x80
 80031e0:	4964      	ldr	r1, [pc, #400]	; (8003374 <MX_FREERTOS_Init+0x32c>)
 80031e2:	4865      	ldr	r0, [pc, #404]	; (8003378 <MX_FREERTOS_Init+0x330>)
 80031e4:	f00f fcbb 	bl	8012b5e <xTaskCreate>
  xTaskCreate(Torque_Command_Task,           "Torque_Command_Task",      128, NULL, 10, &Torque_Command);
 80031e8:	4b64      	ldr	r3, [pc, #400]	; (800337c <MX_FREERTOS_Init+0x334>)
 80031ea:	9301      	str	r3, [sp, #4]
 80031ec:	230a      	movs	r3, #10
 80031ee:	9300      	str	r3, [sp, #0]
 80031f0:	2300      	movs	r3, #0
 80031f2:	2280      	movs	r2, #128	; 0x80
 80031f4:	4962      	ldr	r1, [pc, #392]	; (8003380 <MX_FREERTOS_Init+0x338>)
 80031f6:	4863      	ldr	r0, [pc, #396]	; (8003384 <MX_FREERTOS_Init+0x33c>)
 80031f8:	f00f fcb1 	bl	8012b5e <xTaskCreate>
  xTaskCreate(Power_Limiter_Task,            "Power_Limiter_Task",       128, NULL, 10, &Power_Limiter);
 80031fc:	4b62      	ldr	r3, [pc, #392]	; (8003388 <MX_FREERTOS_Init+0x340>)
 80031fe:	9301      	str	r3, [sp, #4]
 8003200:	230a      	movs	r3, #10
 8003202:	9300      	str	r3, [sp, #0]
 8003204:	2300      	movs	r3, #0
 8003206:	2280      	movs	r2, #128	; 0x80
 8003208:	4960      	ldr	r1, [pc, #384]	; (800338c <MX_FREERTOS_Init+0x344>)
 800320a:	4861      	ldr	r0, [pc, #388]	; (8003390 <MX_FREERTOS_Init+0x348>)
 800320c:	f00f fca7 	bl	8012b5e <xTaskCreate>
  xTaskCreate(Traction_Control_Task,         "Traction_Control_Task",    128, NULL, 10, &Traction_Control);
 8003210:	4b60      	ldr	r3, [pc, #384]	; (8003394 <MX_FREERTOS_Init+0x34c>)
 8003212:	9301      	str	r3, [sp, #4]
 8003214:	230a      	movs	r3, #10
 8003216:	9300      	str	r3, [sp, #0]
 8003218:	2300      	movs	r3, #0
 800321a:	2280      	movs	r2, #128	; 0x80
 800321c:	495e      	ldr	r1, [pc, #376]	; (8003398 <MX_FREERTOS_Init+0x350>)
 800321e:	485f      	ldr	r0, [pc, #380]	; (800339c <MX_FREERTOS_Init+0x354>)
 8003220:	f00f fc9d 	bl	8012b5e <xTaskCreate>
  xTaskCreate(Heartbeats_Task,               "Heartbeats_Task",          128, NULL, 10, &Heartbeats);
 8003224:	4b5e      	ldr	r3, [pc, #376]	; (80033a0 <MX_FREERTOS_Init+0x358>)
 8003226:	9301      	str	r3, [sp, #4]
 8003228:	230a      	movs	r3, #10
 800322a:	9300      	str	r3, [sp, #0]
 800322c:	2300      	movs	r3, #0
 800322e:	2280      	movs	r2, #128	; 0x80
 8003230:	495c      	ldr	r1, [pc, #368]	; (80033a4 <MX_FREERTOS_Init+0x35c>)
 8003232:	485d      	ldr	r0, [pc, #372]	; (80033a8 <MX_FREERTOS_Init+0x360>)
 8003234:	f00f fc93 	bl	8012b5e <xTaskCreate>
  //xTaskCreate(Initial_Check_Task,            "Initial_Check_Task",       128, NULL, 10, &Initial_Check);
  xTaskCreate(ASB_Heartbeat_Task,            "ASB_Heartbeat_Task",       128, NULL, 10, &ASB_Heartbeat);
 8003238:	4b5c      	ldr	r3, [pc, #368]	; (80033ac <MX_FREERTOS_Init+0x364>)
 800323a:	9301      	str	r3, [sp, #4]
 800323c:	230a      	movs	r3, #10
 800323e:	9300      	str	r3, [sp, #0]
 8003240:	2300      	movs	r3, #0
 8003242:	2280      	movs	r2, #128	; 0x80
 8003244:	495a      	ldr	r1, [pc, #360]	; (80033b0 <MX_FREERTOS_Init+0x368>)
 8003246:	485b      	ldr	r0, [pc, #364]	; (80033b4 <MX_FREERTOS_Init+0x36c>)
 8003248:	f00f fc89 	bl	8012b5e <xTaskCreate>
  xTaskCreate(AS_Status_Task,                "AS_Status_Task",           128, NULL, 10, &AS_Status);
 800324c:	4b5a      	ldr	r3, [pc, #360]	; (80033b8 <MX_FREERTOS_Init+0x370>)
 800324e:	9301      	str	r3, [sp, #4]
 8003250:	230a      	movs	r3, #10
 8003252:	9300      	str	r3, [sp, #0]
 8003254:	2300      	movs	r3, #0
 8003256:	2280      	movs	r2, #128	; 0x80
 8003258:	4958      	ldr	r1, [pc, #352]	; (80033bc <MX_FREERTOS_Init+0x374>)
 800325a:	4859      	ldr	r0, [pc, #356]	; (80033c0 <MX_FREERTOS_Init+0x378>)
 800325c:	f00f fc7f 	bl	8012b5e <xTaskCreate>
  //xTaskCreate(Autonomous_Torque_Command_Task,"Autonomous_Torque_Command",128, NULL, 10, &Autonomous_Torque_Command);
  xTaskCreate(Inverter_Rx_Requests_Task,     "Inverter_Rx_Requests",     128, NULL, 10, &Inverter_Rx_Requests);
 8003260:	4b58      	ldr	r3, [pc, #352]	; (80033c4 <MX_FREERTOS_Init+0x37c>)
 8003262:	9301      	str	r3, [sp, #4]
 8003264:	230a      	movs	r3, #10
 8003266:	9300      	str	r3, [sp, #0]
 8003268:	2300      	movs	r3, #0
 800326a:	2280      	movs	r2, #128	; 0x80
 800326c:	4956      	ldr	r1, [pc, #344]	; (80033c8 <MX_FREERTOS_Init+0x380>)
 800326e:	4857      	ldr	r0, [pc, #348]	; (80033cc <MX_FREERTOS_Init+0x384>)
 8003270:	f00f fc75 	bl	8012b5e <xTaskCreate>
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  xPrecharge_EventGroup = xEventGroupCreate();
 8003274:	f00e fa2c 	bl	80116d0 <xEventGroupCreate>
 8003278:	4603      	mov	r3, r0
 800327a:	4a55      	ldr	r2, [pc, #340]	; (80033d0 <MX_FREERTOS_Init+0x388>)
 800327c:	6013      	str	r3, [r2, #0]
  xAS_Status_EventGroup = xEventGroupCreate();
 800327e:	f00e fa27 	bl	80116d0 <xEventGroupCreate>
 8003282:	4603      	mov	r3, r0
 8003284:	4a53      	ldr	r2, [pc, #332]	; (80033d4 <MX_FREERTOS_Init+0x38c>)
 8003286:	6013      	str	r3, [r2, #0]
  xDV_Ready_EventGroup  = xEventGroupCreate();
 8003288:	f00e fa22 	bl	80116d0 <xEventGroupCreate>
 800328c:	4603      	mov	r3, r0
 800328e:	4a52      	ldr	r2, [pc, #328]	; (80033d8 <MX_FREERTOS_Init+0x390>)
 8003290:	6013      	str	r3, [r2, #0]
  xAS_Status_Enable_EventGroup = xEventGroupCreate();
 8003292:	f00e fa1d 	bl	80116d0 <xEventGroupCreate>
 8003296:	4603      	mov	r3, r0
 8003298:	4a50      	ldr	r2, [pc, #320]	; (80033dc <MX_FREERTOS_Init+0x394>)
 800329a:	6013      	str	r3, [r2, #0]

  /* Start Peripherals */
  ADC_Start();
 800329c:	f7fd fe54 	bl	8000f48 <ADC_Start>
  FDCAN_Start();
 80032a0:	f7ff fe62 	bl	8002f68 <FDCAN_Start>
  SoftwareTimersStart();
 80032a4:	f7ff feac 	bl	8003000 <SoftwareTimersStart>
  HardwareTimersStart();
 80032a8:	f002 fbc2 	bl	8005a30 <HardwareTimersStart>
  /* USER CODE END RTOS_EVENTS */

}
 80032ac:	bf00      	nop
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	24001044 	.word	0x24001044
 80032b8:	24001058 	.word	0x24001058
 80032bc:	24001048 	.word	0x24001048
 80032c0:	2400104c 	.word	0x2400104c
 80032c4:	24001050 	.word	0x24001050
 80032c8:	24001054 	.word	0x24001054
 80032cc:	0800275d 	.word	0x0800275d
 80032d0:	08015184 	.word	0x08015184
 80032d4:	24001024 	.word	0x24001024
 80032d8:	08015190 	.word	0x08015190
 80032dc:	2400101c 	.word	0x2400101c
 80032e0:	080151a0 	.word	0x080151a0
 80032e4:	24001020 	.word	0x24001020
 80032e8:	2400105c 	.word	0x2400105c
 80032ec:	080153ac 	.word	0x080153ac
 80032f0:	080033e1 	.word	0x080033e1
 80032f4:	24001160 	.word	0x24001160
 80032f8:	24000fcc 	.word	0x24000fcc
 80032fc:	080151b0 	.word	0x080151b0
 8003300:	080038c5 	.word	0x080038c5
 8003304:	24000fd0 	.word	0x24000fd0
 8003308:	080151c4 	.word	0x080151c4
 800330c:	08003a09 	.word	0x08003a09
 8003310:	24000fd4 	.word	0x24000fd4
 8003314:	080151d8 	.word	0x080151d8
 8003318:	080033f1 	.word	0x080033f1
 800331c:	24000fd8 	.word	0x24000fd8
 8003320:	080151ec 	.word	0x080151ec
 8003324:	080035b9 	.word	0x080035b9
 8003328:	24000fdc 	.word	0x24000fdc
 800332c:	08015200 	.word	0x08015200
 8003330:	08003d95 	.word	0x08003d95
 8003334:	24000fe0 	.word	0x24000fe0
 8003338:	08015214 	.word	0x08015214
 800333c:	08003ee5 	.word	0x08003ee5
 8003340:	24000fe4 	.word	0x24000fe4
 8003344:	08015224 	.word	0x08015224
 8003348:	08003f35 	.word	0x08003f35
 800334c:	24000fe8 	.word	0x24000fe8
 8003350:	0801523c 	.word	0x0801523c
 8003354:	08003fe9 	.word	0x08003fe9
 8003358:	24000fec 	.word	0x24000fec
 800335c:	08015254 	.word	0x08015254
 8003360:	080040a9 	.word	0x080040a9
 8003364:	24000ff0 	.word	0x24000ff0
 8003368:	08015268 	.word	0x08015268
 800336c:	080042d1 	.word	0x080042d1
 8003370:	24000ff4 	.word	0x24000ff4
 8003374:	0801527c 	.word	0x0801527c
 8003378:	08004461 	.word	0x08004461
 800337c:	24000ff8 	.word	0x24000ff8
 8003380:	08015294 	.word	0x08015294
 8003384:	080045e1 	.word	0x080045e1
 8003388:	24001000 	.word	0x24001000
 800338c:	080152a8 	.word	0x080152a8
 8003390:	08004845 	.word	0x08004845
 8003394:	24000ffc 	.word	0x24000ffc
 8003398:	080152bc 	.word	0x080152bc
 800339c:	08004869 	.word	0x08004869
 80033a0:	24001004 	.word	0x24001004
 80033a4:	080152d4 	.word	0x080152d4
 80033a8:	08004aa1 	.word	0x08004aa1
 80033ac:	2400100c 	.word	0x2400100c
 80033b0:	080152e4 	.word	0x080152e4
 80033b4:	08001065 	.word	0x08001065
 80033b8:	24001010 	.word	0x24001010
 80033bc:	080152f8 	.word	0x080152f8
 80033c0:	080010f1 	.word	0x080010f1
 80033c4:	24001018 	.word	0x24001018
 80033c8:	08015308 	.word	0x08015308
 80033cc:	08004889 	.word	0x08004889
 80033d0:	24001028 	.word	0x24001028
 80033d4:	2400102c 	.word	0x2400102c
 80033d8:	24001034 	.word	0x24001034
 80033dc:	24001030 	.word	0x24001030

080033e0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
	while(1){
		osDelay(50);
 80033e8:	2032      	movs	r0, #50	; 0x32
 80033ea:	f00e f921 	bl	8011630 <osDelay>
 80033ee:	e7fb      	b.n	80033e8 <StartDefaultTask+0x8>

080033f0 <Button_Pressed_Task>:
  /* USER CODE END StartDefaultTask */
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void Button_Pressed_Task(void *argument){
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b082      	sub	sp, #8
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
	while(1){
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 80033f8:	f04f 33ff 	mov.w	r3, #4294967295
 80033fc:	2200      	movs	r2, #0
 80033fe:	2100      	movs	r1, #0
 8003400:	2000      	movs	r0, #0
 8003402:	f010 fbcb 	bl	8013b9c <xTaskNotifyWait>
		if(pc_pressed && !precharge_flag && Mission.locked == 1 && !(imd||ams||bspd)){
 8003406:	4b5a      	ldr	r3, [pc, #360]	; (8003570 <Button_Pressed_Task+0x180>)
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d01d      	beq.n	800344a <Button_Pressed_Task+0x5a>
 800340e:	4b59      	ldr	r3, [pc, #356]	; (8003574 <Button_Pressed_Task+0x184>)
 8003410:	781b      	ldrb	r3, [r3, #0]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d119      	bne.n	800344a <Button_Pressed_Task+0x5a>
 8003416:	4b58      	ldr	r3, [pc, #352]	; (8003578 <Button_Pressed_Task+0x188>)
 8003418:	78db      	ldrb	r3, [r3, #3]
 800341a:	2b01      	cmp	r3, #1
 800341c:	d115      	bne.n	800344a <Button_Pressed_Task+0x5a>
 800341e:	4b57      	ldr	r3, [pc, #348]	; (800357c <Button_Pressed_Task+0x18c>)
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d111      	bne.n	800344a <Button_Pressed_Task+0x5a>
 8003426:	4b56      	ldr	r3, [pc, #344]	; (8003580 <Button_Pressed_Task+0x190>)
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d10d      	bne.n	800344a <Button_Pressed_Task+0x5a>
 800342e:	4b55      	ldr	r3, [pc, #340]	; (8003584 <Button_Pressed_Task+0x194>)
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d109      	bne.n	800344a <Button_Pressed_Task+0x5a>
			xEventGroupSetBits(xPrecharge_EventGroup, PC_PRESSED);
 8003436:	4b54      	ldr	r3, [pc, #336]	; (8003588 <Button_Pressed_Task+0x198>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2102      	movs	r1, #2
 800343c:	4618      	mov	r0, r3
 800343e:	f00e fa7b 	bl	8011938 <xEventGroupSetBits>
			pc_pressed = 0;
 8003442:	4b4b      	ldr	r3, [pc, #300]	; (8003570 <Button_Pressed_Task+0x180>)
 8003444:	2200      	movs	r2, #0
 8003446:	701a      	strb	r2, [r3, #0]
 8003448:	e014      	b.n	8003474 <Button_Pressed_Task+0x84>
		}
		else if(pc_pressed && precharge_flag){
 800344a:	4b49      	ldr	r3, [pc, #292]	; (8003570 <Button_Pressed_Task+0x180>)
 800344c:	781b      	ldrb	r3, [r3, #0]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d010      	beq.n	8003474 <Button_Pressed_Task+0x84>
 8003452:	4b48      	ldr	r3, [pc, #288]	; (8003574 <Button_Pressed_Task+0x184>)
 8003454:	781b      	ldrb	r3, [r3, #0]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d00c      	beq.n	8003474 <Button_Pressed_Task+0x84>
			xEventGroupClearBits(xPrecharge_EventGroup, PC_PRESSED);
 800345a:	4b4b      	ldr	r3, [pc, #300]	; (8003588 <Button_Pressed_Task+0x198>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	2102      	movs	r1, #2
 8003460:	4618      	mov	r0, r3
 8003462:	f00e fa1d 	bl	80118a0 <xEventGroupClearBits>
			xTaskNotify(Open_Shutdown,4,eSetValueWithOverwrite);
 8003466:	4b49      	ldr	r3, [pc, #292]	; (800358c <Button_Pressed_Task+0x19c>)
 8003468:	6818      	ldr	r0, [r3, #0]
 800346a:	2300      	movs	r3, #0
 800346c:	2203      	movs	r2, #3
 800346e:	2104      	movs	r1, #4
 8003470:	f010 fbee 	bl	8013c50 <xTaskGenericNotify>
		}

		if(rtd_pressed && !rtd_flag && Mission.manual){
 8003474:	4b46      	ldr	r3, [pc, #280]	; (8003590 <Button_Pressed_Task+0x1a0>)
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d012      	beq.n	80034a2 <Button_Pressed_Task+0xb2>
 800347c:	4b45      	ldr	r3, [pc, #276]	; (8003594 <Button_Pressed_Task+0x1a4>)
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d10e      	bne.n	80034a2 <Button_Pressed_Task+0xb2>
 8003484:	4b3c      	ldr	r3, [pc, #240]	; (8003578 <Button_Pressed_Task+0x188>)
 8003486:	789b      	ldrb	r3, [r3, #2]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d00a      	beq.n	80034a2 <Button_Pressed_Task+0xb2>
			rtd_pressed = 0;
 800348c:	4b40      	ldr	r3, [pc, #256]	; (8003590 <Button_Pressed_Task+0x1a0>)
 800348e:	2200      	movs	r2, #0
 8003490:	701a      	strb	r2, [r3, #0]
			xTaskNotify(Ready_To_Drive,0,eNoAction);
 8003492:	4b41      	ldr	r3, [pc, #260]	; (8003598 <Button_Pressed_Task+0x1a8>)
 8003494:	6818      	ldr	r0, [r3, #0]
 8003496:	2300      	movs	r3, #0
 8003498:	2200      	movs	r2, #0
 800349a:	2100      	movs	r1, #0
 800349c:	f010 fbd8 	bl	8013c50 <xTaskGenericNotify>
 80034a0:	e04c      	b.n	800353c <Button_Pressed_Task+0x14c>
		}
		else if(rtd_pressed && rtd_flag && Mission.manual){
 80034a2:	4b3b      	ldr	r3, [pc, #236]	; (8003590 <Button_Pressed_Task+0x1a0>)
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d048      	beq.n	800353c <Button_Pressed_Task+0x14c>
 80034aa:	4b3a      	ldr	r3, [pc, #232]	; (8003594 <Button_Pressed_Task+0x1a4>)
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d044      	beq.n	800353c <Button_Pressed_Task+0x14c>
 80034b2:	4b31      	ldr	r3, [pc, #196]	; (8003578 <Button_Pressed_Task+0x188>)
 80034b4:	789b      	ldrb	r3, [r3, #2]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d040      	beq.n	800353c <Button_Pressed_Task+0x14c>
			rtd_flag = 0;
 80034ba:	4b36      	ldr	r3, [pc, #216]	; (8003594 <Button_Pressed_Task+0x1a4>)
 80034bc:	2200      	movs	r2, #0
 80034be:	701a      	strb	r2, [r3, #0]

			SendOnceMSG.hfdcan = hfdcan2;
 80034c0:	4a36      	ldr	r2, [pc, #216]	; (800359c <Button_Pressed_Task+0x1ac>)
 80034c2:	4b37      	ldr	r3, [pc, #220]	; (80035a0 <Button_Pressed_Task+0x1b0>)
 80034c4:	4610      	mov	r0, r2
 80034c6:	4619      	mov	r1, r3
 80034c8:	23a0      	movs	r3, #160	; 0xa0
 80034ca:	461a      	mov	r2, r3
 80034cc:	f011 fdda 	bl	8015084 <memcpy>
			SendOnceMSG.TxHeader.Identifier = 0x308;
 80034d0:	4b32      	ldr	r3, [pc, #200]	; (800359c <Button_Pressed_Task+0x1ac>)
 80034d2:	f44f 7242 	mov.w	r2, #776	; 0x308
 80034d6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 80034da:	4b30      	ldr	r3, [pc, #192]	; (800359c <Button_Pressed_Task+0x1ac>)
 80034dc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80034e0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			SendOnceMSG.TxData[0] = precharge_flag<<0;
 80034e4:	4b23      	ldr	r3, [pc, #140]	; (8003574 <Button_Pressed_Task+0x184>)
 80034e6:	781a      	ldrb	r2, [r3, #0]
 80034e8:	4b2c      	ldr	r3, [pc, #176]	; (800359c <Button_Pressed_Task+0x1ac>)
 80034ea:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			SendOnceMSG.TxData[0] |= rtd_flag<<1;
 80034ee:	4b2b      	ldr	r3, [pc, #172]	; (800359c <Button_Pressed_Task+0x1ac>)
 80034f0:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 80034f4:	b25a      	sxtb	r2, r3
 80034f6:	4b27      	ldr	r3, [pc, #156]	; (8003594 <Button_Pressed_Task+0x1a4>)
 80034f8:	781b      	ldrb	r3, [r3, #0]
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	b25b      	sxtb	r3, r3
 80034fe:	4313      	orrs	r3, r2
 8003500:	b25b      	sxtb	r3, r3
 8003502:	b2da      	uxtb	r2, r3
 8003504:	4b25      	ldr	r3, [pc, #148]	; (800359c <Button_Pressed_Task+0x1ac>)
 8003506:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 800350a:	4b26      	ldr	r3, [pc, #152]	; (80035a4 <Button_Pressed_Task+0x1b4>)
 800350c:	6818      	ldr	r0, [r3, #0]
 800350e:	2300      	movs	r3, #0
 8003510:	f04f 32ff 	mov.w	r2, #4294967295
 8003514:	4921      	ldr	r1, [pc, #132]	; (800359c <Button_Pressed_Task+0x1ac>)
 8003516:	f00e fd0f 	bl	8011f38 <xQueueGenericSend>

			xSemaphoreTake(xRTDSemaphore,0);
 800351a:	4b23      	ldr	r3, [pc, #140]	; (80035a8 <Button_Pressed_Task+0x1b8>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	2100      	movs	r1, #0
 8003520:	4618      	mov	r0, r3
 8003522:	f00f f80f 	bl	8012544 <xQueueSemaphoreTake>
			if(inverter_enabled){
 8003526:	4b21      	ldr	r3, [pc, #132]	; (80035ac <Button_Pressed_Task+0x1bc>)
 8003528:	781b      	ldrb	r3, [r3, #0]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d006      	beq.n	800353c <Button_Pressed_Task+0x14c>
				xTaskNotify(Disable_Inverter,0,eNoAction);
 800352e:	4b20      	ldr	r3, [pc, #128]	; (80035b0 <Button_Pressed_Task+0x1c0>)
 8003530:	6818      	ldr	r0, [r3, #0]
 8003532:	2300      	movs	r3, #0
 8003534:	2200      	movs	r2, #0
 8003536:	2100      	movs	r1, #0
 8003538:	f010 fb8a 	bl	8013c50 <xTaskGenericNotify>
			}
		}

		if(rtd_auto && Mission.autonomous && !rtd_flag){
 800353c:	4b1d      	ldr	r3, [pc, #116]	; (80035b4 <Button_Pressed_Task+0x1c4>)
 800353e:	781b      	ldrb	r3, [r3, #0]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d011      	beq.n	8003568 <Button_Pressed_Task+0x178>
 8003544:	4b0c      	ldr	r3, [pc, #48]	; (8003578 <Button_Pressed_Task+0x188>)
 8003546:	785b      	ldrb	r3, [r3, #1]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00d      	beq.n	8003568 <Button_Pressed_Task+0x178>
 800354c:	4b11      	ldr	r3, [pc, #68]	; (8003594 <Button_Pressed_Task+0x1a4>)
 800354e:	781b      	ldrb	r3, [r3, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d109      	bne.n	8003568 <Button_Pressed_Task+0x178>
			rtd_auto = 0;
 8003554:	4b17      	ldr	r3, [pc, #92]	; (80035b4 <Button_Pressed_Task+0x1c4>)
 8003556:	2200      	movs	r2, #0
 8003558:	701a      	strb	r2, [r3, #0]
			xTaskNotify(Ready_To_Drive,0,eNoAction);
 800355a:	4b0f      	ldr	r3, [pc, #60]	; (8003598 <Button_Pressed_Task+0x1a8>)
 800355c:	6818      	ldr	r0, [r3, #0]
 800355e:	2300      	movs	r3, #0
 8003560:	2200      	movs	r2, #0
 8003562:	2100      	movs	r1, #0
 8003564:	f010 fb74 	bl	8013c50 <xTaskGenericNotify>
		}
		osDelay(5);
 8003568:	2005      	movs	r0, #5
 800356a:	f00e f861 	bl	8011630 <osDelay>
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 800356e:	e743      	b.n	80033f8 <Button_Pressed_Task+0x8>
 8003570:	24000db8 	.word	0x24000db8
 8003574:	24001069 	.word	0x24001069
 8003578:	24000dbc 	.word	0x24000dbc
 800357c:	24001061 	.word	0x24001061
 8003580:	24001062 	.word	0x24001062
 8003584:	24001064 	.word	0x24001064
 8003588:	24001028 	.word	0x24001028
 800358c:	24000fd0 	.word	0x24000fd0
 8003590:	24000db9 	.word	0x24000db9
 8003594:	2400106c 	.word	0x2400106c
 8003598:	24000fdc 	.word	0x24000fdc
 800359c:	24000cec 	.word	0x24000cec
 80035a0:	24000e88 	.word	0x24000e88
 80035a4:	2400105c 	.word	0x2400105c
 80035a8:	24001044 	.word	0x24001044
 80035ac:	2400106d 	.word	0x2400106d
 80035b0:	24000fe8 	.word	0x24000fe8
 80035b4:	24000dc5 	.word	0x24000dc5

080035b8 <Read_Inputs_Task>:
	}
}

void Read_Inputs_Task(void *argument){
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
	while(1){
		/* Read Input Digital Signals */
		imd = HAL_GPIO_ReadPin(GPIOE,IMD_Pin);
 80035c0:	2120      	movs	r1, #32
 80035c2:	4897      	ldr	r0, [pc, #604]	; (8003820 <Read_Inputs_Task+0x268>)
 80035c4:	f008 f866 	bl	800b694 <HAL_GPIO_ReadPin>
 80035c8:	4603      	mov	r3, r0
 80035ca:	461a      	mov	r2, r3
 80035cc:	4b95      	ldr	r3, [pc, #596]	; (8003824 <Read_Inputs_Task+0x26c>)
 80035ce:	701a      	strb	r2, [r3, #0]
		ams = HAL_GPIO_ReadPin(GPIOF,AMS_Pin);
 80035d0:	2101      	movs	r1, #1
 80035d2:	4895      	ldr	r0, [pc, #596]	; (8003828 <Read_Inputs_Task+0x270>)
 80035d4:	f008 f85e 	bl	800b694 <HAL_GPIO_ReadPin>
 80035d8:	4603      	mov	r3, r0
 80035da:	461a      	mov	r2, r3
 80035dc:	4b93      	ldr	r3, [pc, #588]	; (800382c <Read_Inputs_Task+0x274>)
 80035de:	701a      	strb	r2, [r3, #0]
		asb = HAL_GPIO_ReadPin(GPIOF,ASB_Pin);
 80035e0:	2110      	movs	r1, #16
 80035e2:	4891      	ldr	r0, [pc, #580]	; (8003828 <Read_Inputs_Task+0x270>)
 80035e4:	f008 f856 	bl	800b694 <HAL_GPIO_ReadPin>
 80035e8:	4603      	mov	r3, r0
 80035ea:	461a      	mov	r2, r3
 80035ec:	4b90      	ldr	r3, [pc, #576]	; (8003830 <Read_Inputs_Task+0x278>)
 80035ee:	701a      	strb	r2, [r3, #0]
//		bspd = HAL_GPIO_ReadPin(GPIOB,BSPD_Pin);
		airp = HAL_GPIO_ReadPin(GPIOF,AIRP_Pin);
 80035f0:	2104      	movs	r1, #4
 80035f2:	488d      	ldr	r0, [pc, #564]	; (8003828 <Read_Inputs_Task+0x270>)
 80035f4:	f008 f84e 	bl	800b694 <HAL_GPIO_ReadPin>
 80035f8:	4603      	mov	r3, r0
 80035fa:	461a      	mov	r2, r3
 80035fc:	4b8d      	ldr	r3, [pc, #564]	; (8003834 <Read_Inputs_Task+0x27c>)
 80035fe:	701a      	strb	r2, [r3, #0]
		airm = HAL_GPIO_ReadPin(GPIOC,AIRM_Pin);
 8003600:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003604:	488c      	ldr	r0, [pc, #560]	; (8003838 <Read_Inputs_Task+0x280>)
 8003606:	f008 f845 	bl	800b694 <HAL_GPIO_ReadPin>
 800360a:	4603      	mov	r3, r0
 800360c:	461a      	mov	r2, r3
 800360e:	4b8b      	ldr	r3, [pc, #556]	; (800383c <Read_Inputs_Task+0x284>)
 8003610:	701a      	strb	r2, [r3, #0]
		ts_off = HAL_GPIO_ReadPin(GPIOA,TS_OFF_Pin);
 8003612:	2104      	movs	r1, #4
 8003614:	488a      	ldr	r0, [pc, #552]	; (8003840 <Read_Inputs_Task+0x288>)
 8003616:	f008 f83d 	bl	800b694 <HAL_GPIO_ReadPin>
 800361a:	4603      	mov	r3, r0
 800361c:	461a      	mov	r2, r3
 800361e:	4b89      	ldr	r3, [pc, #548]	; (8003844 <Read_Inputs_Task+0x28c>)
 8003620:	701a      	strb	r2, [r3, #0]

		bspd = 0;
 8003622:	4b89      	ldr	r3, [pc, #548]	; (8003848 <Read_Inputs_Task+0x290>)
 8003624:	2200      	movs	r2, #0
 8003626:	701a      	strb	r2, [r3, #0]
		ts_off = !ts_off;
 8003628:	4b86      	ldr	r3, [pc, #536]	; (8003844 <Read_Inputs_Task+0x28c>)
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	2b00      	cmp	r3, #0
 800362e:	bf0c      	ite	eq
 8003630:	2301      	moveq	r3, #1
 8003632:	2300      	movne	r3, #0
 8003634:	b2db      	uxtb	r3, r3
 8003636:	461a      	mov	r2, r3
 8003638:	4b82      	ldr	r3, [pc, #520]	; (8003844 <Read_Inputs_Task+0x28c>)
 800363a:	701a      	strb	r2, [r3, #0]

		power_limit = 90;
 800363c:	4b83      	ldr	r3, [pc, #524]	; (800384c <Read_Inputs_Task+0x294>)
 800363e:	225a      	movs	r2, #90	; 0x5a
 8003640:	701a      	strb	r2, [r3, #0]

		if(imd || ams || bspd){
 8003642:	4b78      	ldr	r3, [pc, #480]	; (8003824 <Read_Inputs_Task+0x26c>)
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d107      	bne.n	800365a <Read_Inputs_Task+0xa2>
 800364a:	4b78      	ldr	r3, [pc, #480]	; (800382c <Read_Inputs_Task+0x274>)
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d103      	bne.n	800365a <Read_Inputs_Task+0xa2>
 8003652:	4b7d      	ldr	r3, [pc, #500]	; (8003848 <Read_Inputs_Task+0x290>)
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d006      	beq.n	8003668 <Read_Inputs_Task+0xb0>
			xTaskNotify(Open_Shutdown,5,eSetValueWithOverwrite);
 800365a:	4b7d      	ldr	r3, [pc, #500]	; (8003850 <Read_Inputs_Task+0x298>)
 800365c:	6818      	ldr	r0, [r3, #0]
 800365e:	2300      	movs	r3, #0
 8003660:	2203      	movs	r2, #3
 8003662:	2105      	movs	r1, #5
 8003664:	f010 faf4 	bl	8013c50 <xTaskGenericNotify>
		}

		/* If an error occurs or the AIRs are opened (for at least 300ms), open SD Relay!
		 * Note: SD Relay is actually opened only if Pre-charge is also done! */
		if((airm || airp) && precharge_flag){
 8003668:	4b74      	ldr	r3, [pc, #464]	; (800383c <Read_Inputs_Task+0x284>)
 800366a:	781b      	ldrb	r3, [r3, #0]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d103      	bne.n	8003678 <Read_Inputs_Task+0xc0>
 8003670:	4b70      	ldr	r3, [pc, #448]	; (8003834 <Read_Inputs_Task+0x27c>)
 8003672:	781b      	ldrb	r3, [r3, #0]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d00a      	beq.n	800368e <Read_Inputs_Task+0xd6>
 8003678:	4b76      	ldr	r3, [pc, #472]	; (8003854 <Read_Inputs_Task+0x29c>)
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d006      	beq.n	800368e <Read_Inputs_Task+0xd6>
			xTaskNotify(Open_Shutdown,6,eSetValueWithOverwrite);
 8003680:	4b73      	ldr	r3, [pc, #460]	; (8003850 <Read_Inputs_Task+0x298>)
 8003682:	6818      	ldr	r0, [r3, #0]
 8003684:	2300      	movs	r3, #0
 8003686:	2203      	movs	r2, #3
 8003688:	2106      	movs	r1, #6
 800368a:	f010 fae1 	bl	8013c50 <xTaskGenericNotify>
		}

		/* If no errors are present and the AIRs are open, set PRECHARGE flag */
		if(!(imd||ams||bspd) && airp && airm){
 800368e:	4b65      	ldr	r3, [pc, #404]	; (8003824 <Read_Inputs_Task+0x26c>)
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d119      	bne.n	80036ca <Read_Inputs_Task+0x112>
 8003696:	4b65      	ldr	r3, [pc, #404]	; (800382c <Read_Inputs_Task+0x274>)
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d115      	bne.n	80036ca <Read_Inputs_Task+0x112>
 800369e:	4b6a      	ldr	r3, [pc, #424]	; (8003848 <Read_Inputs_Task+0x290>)
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d111      	bne.n	80036ca <Read_Inputs_Task+0x112>
 80036a6:	4b63      	ldr	r3, [pc, #396]	; (8003834 <Read_Inputs_Task+0x27c>)
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00d      	beq.n	80036ca <Read_Inputs_Task+0x112>
 80036ae:	4b63      	ldr	r3, [pc, #396]	; (800383c <Read_Inputs_Task+0x284>)
 80036b0:	781b      	ldrb	r3, [r3, #0]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d009      	beq.n	80036ca <Read_Inputs_Task+0x112>
			pc_set_flag = 1;
 80036b6:	4b68      	ldr	r3, [pc, #416]	; (8003858 <Read_Inputs_Task+0x2a0>)
 80036b8:	2201      	movs	r2, #1
 80036ba:	701a      	strb	r2, [r3, #0]
			xEventGroupSetBits(xPrecharge_EventGroup, PRECHARGE);
 80036bc:	4b67      	ldr	r3, [pc, #412]	; (800385c <Read_Inputs_Task+0x2a4>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2104      	movs	r1, #4
 80036c2:	4618      	mov	r0, r3
 80036c4:	f00e f938 	bl	8011938 <xEventGroupSetBits>
 80036c8:	e005      	b.n	80036d6 <Read_Inputs_Task+0x11e>
		}
		else{
			xEventGroupClearBits(xPrecharge_EventGroup, PRECHARGE);
 80036ca:	4b64      	ldr	r3, [pc, #400]	; (800385c <Read_Inputs_Task+0x2a4>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	2104      	movs	r1, #4
 80036d0:	4618      	mov	r0, r3
 80036d2:	f00e f8e5 	bl	80118a0 <xEventGroupClearBits>
		}

		/* If AIR- is closed, set AIRM flag */
		if(!airm){
 80036d6:	4b59      	ldr	r3, [pc, #356]	; (800383c <Read_Inputs_Task+0x284>)
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d109      	bne.n	80036f2 <Read_Inputs_Task+0x13a>
			airm_flag = 1;
 80036de:	4b60      	ldr	r3, [pc, #384]	; (8003860 <Read_Inputs_Task+0x2a8>)
 80036e0:	2201      	movs	r2, #1
 80036e2:	701a      	strb	r2, [r3, #0]
			xEventGroupSetBits(xPrecharge_EventGroup, AIRM);
 80036e4:	4b5d      	ldr	r3, [pc, #372]	; (800385c <Read_Inputs_Task+0x2a4>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2108      	movs	r1, #8
 80036ea:	4618      	mov	r0, r3
 80036ec:	f00e f924 	bl	8011938 <xEventGroupSetBits>
 80036f0:	e00c      	b.n	800370c <Read_Inputs_Task+0x154>
		}
		else if(airm){
 80036f2:	4b52      	ldr	r3, [pc, #328]	; (800383c <Read_Inputs_Task+0x284>)
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d008      	beq.n	800370c <Read_Inputs_Task+0x154>
			airm_flag = 0;
 80036fa:	4b59      	ldr	r3, [pc, #356]	; (8003860 <Read_Inputs_Task+0x2a8>)
 80036fc:	2200      	movs	r2, #0
 80036fe:	701a      	strb	r2, [r3, #0]
			xEventGroupClearBits(xPrecharge_EventGroup, AIRM);
 8003700:	4b56      	ldr	r3, [pc, #344]	; (800385c <Read_Inputs_Task+0x2a4>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2108      	movs	r1, #8
 8003706:	4618      	mov	r0, r3
 8003708:	f00e f8ca 	bl	80118a0 <xEventGroupClearBits>
		}
		/* If AIR+ is closed, set AIRP flag */
		if(!airp){
 800370c:	4b49      	ldr	r3, [pc, #292]	; (8003834 <Read_Inputs_Task+0x27c>)
 800370e:	781b      	ldrb	r3, [r3, #0]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d109      	bne.n	8003728 <Read_Inputs_Task+0x170>
			airp_flag = 1;
 8003714:	4b53      	ldr	r3, [pc, #332]	; (8003864 <Read_Inputs_Task+0x2ac>)
 8003716:	2201      	movs	r2, #1
 8003718:	701a      	strb	r2, [r3, #0]
			xEventGroupSetBits(xPrecharge_EventGroup, AIRP);
 800371a:	4b50      	ldr	r3, [pc, #320]	; (800385c <Read_Inputs_Task+0x2a4>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	2110      	movs	r1, #16
 8003720:	4618      	mov	r0, r3
 8003722:	f00e f909 	bl	8011938 <xEventGroupSetBits>
 8003726:	e00c      	b.n	8003742 <Read_Inputs_Task+0x18a>
		}
		else if(airp){
 8003728:	4b42      	ldr	r3, [pc, #264]	; (8003834 <Read_Inputs_Task+0x27c>)
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d008      	beq.n	8003742 <Read_Inputs_Task+0x18a>
			airp_flag = 0;
 8003730:	4b4c      	ldr	r3, [pc, #304]	; (8003864 <Read_Inputs_Task+0x2ac>)
 8003732:	2200      	movs	r2, #0
 8003734:	701a      	strb	r2, [r3, #0]
			xEventGroupClearBits(xPrecharge_EventGroup, AIRP);
 8003736:	4b49      	ldr	r3, [pc, #292]	; (800385c <Read_Inputs_Task+0x2a4>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	2110      	movs	r1, #16
 800373c:	4618      	mov	r0, r3
 800373e:	f00e f8af 	bl	80118a0 <xEventGroupClearBits>
		}

		if(xTaskGetTickCount() > last_measurement + 150){
 8003742:	f00f fc9b 	bl	801307c <xTaskGetTickCount>
 8003746:	4602      	mov	r2, r0
 8003748:	4b47      	ldr	r3, [pc, #284]	; (8003868 <Read_Inputs_Task+0x2b0>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	3396      	adds	r3, #150	; 0x96
 800374e:	429a      	cmp	r2, r3
 8003750:	d90b      	bls.n	800376a <Read_Inputs_Task+0x1b2>
			rpm_fl = 0;
 8003752:	4b46      	ldr	r3, [pc, #280]	; (800386c <Read_Inputs_Task+0x2b4>)
 8003754:	2200      	movs	r2, #0
 8003756:	801a      	strh	r2, [r3, #0]
			rpm_fr = 0;
 8003758:	4b45      	ldr	r3, [pc, #276]	; (8003870 <Read_Inputs_Task+0x2b8>)
 800375a:	2200      	movs	r2, #0
 800375c:	801a      	strh	r2, [r3, #0]
			rpm_rl = 0;
 800375e:	4b45      	ldr	r3, [pc, #276]	; (8003874 <Read_Inputs_Task+0x2bc>)
 8003760:	2200      	movs	r2, #0
 8003762:	801a      	strh	r2, [r3, #0]
			rpm_rr = 0;
 8003764:	4b44      	ldr	r3, [pc, #272]	; (8003878 <Read_Inputs_Task+0x2c0>)
 8003766:	2200      	movs	r2, #0
 8003768:	801a      	strh	r2, [r3, #0]
		}

		HAL_FDCAN_GetErrorCounters(&hfdcan1,&can1);
 800376a:	4944      	ldr	r1, [pc, #272]	; (800387c <Read_Inputs_Task+0x2c4>)
 800376c:	4844      	ldr	r0, [pc, #272]	; (8003880 <Read_Inputs_Task+0x2c8>)
 800376e:	f006 ffe9 	bl	800a744 <HAL_FDCAN_GetErrorCounters>
		HAL_FDCAN_GetErrorCounters(&hfdcan2,&can2);
 8003772:	4944      	ldr	r1, [pc, #272]	; (8003884 <Read_Inputs_Task+0x2cc>)
 8003774:	4844      	ldr	r0, [pc, #272]	; (8003888 <Read_Inputs_Task+0x2d0>)
 8003776:	f006 ffe5 	bl	800a744 <HAL_FDCAN_GetErrorCounters>
		HAL_FDCAN_GetErrorCounters(&hfdcan3,&can3);
 800377a:	4944      	ldr	r1, [pc, #272]	; (800388c <Read_Inputs_Task+0x2d4>)
 800377c:	4844      	ldr	r0, [pc, #272]	; (8003890 <Read_Inputs_Task+0x2d8>)
 800377e:	f006 ffe1 	bl	800a744 <HAL_FDCAN_GetErrorCounters>

		HAL_FDCAN_GetProtocolStatus(&hfdcan1,&can1_status);
 8003782:	4944      	ldr	r1, [pc, #272]	; (8003894 <Read_Inputs_Task+0x2dc>)
 8003784:	483e      	ldr	r0, [pc, #248]	; (8003880 <Read_Inputs_Task+0x2c8>)
 8003786:	f006 ff8d 	bl	800a6a4 <HAL_FDCAN_GetProtocolStatus>
		HAL_FDCAN_GetProtocolStatus(&hfdcan2,&can2_status);
 800378a:	4943      	ldr	r1, [pc, #268]	; (8003898 <Read_Inputs_Task+0x2e0>)
 800378c:	483e      	ldr	r0, [pc, #248]	; (8003888 <Read_Inputs_Task+0x2d0>)
 800378e:	f006 ff89 	bl	800a6a4 <HAL_FDCAN_GetProtocolStatus>
		HAL_FDCAN_GetProtocolStatus(&hfdcan3,&can3_status);
 8003792:	4942      	ldr	r1, [pc, #264]	; (800389c <Read_Inputs_Task+0x2e4>)
 8003794:	483e      	ldr	r0, [pc, #248]	; (8003890 <Read_Inputs_Task+0x2d8>)
 8003796:	f006 ff85 	bl	800a6a4 <HAL_FDCAN_GetProtocolStatus>

		can1_OM = HAL_FDCAN_IsRestrictedOperationMode(&hfdcan1);
 800379a:	4839      	ldr	r0, [pc, #228]	; (8003880 <Read_Inputs_Task+0x2c8>)
 800379c:	f007 f81f 	bl	800a7de <HAL_FDCAN_IsRestrictedOperationMode>
 80037a0:	4603      	mov	r3, r0
 80037a2:	4a3f      	ldr	r2, [pc, #252]	; (80038a0 <Read_Inputs_Task+0x2e8>)
 80037a4:	6013      	str	r3, [r2, #0]
		can2_OM = HAL_FDCAN_IsRestrictedOperationMode(&hfdcan2);
 80037a6:	4838      	ldr	r0, [pc, #224]	; (8003888 <Read_Inputs_Task+0x2d0>)
 80037a8:	f007 f819 	bl	800a7de <HAL_FDCAN_IsRestrictedOperationMode>
 80037ac:	4603      	mov	r3, r0
 80037ae:	4a3d      	ldr	r2, [pc, #244]	; (80038a4 <Read_Inputs_Task+0x2ec>)
 80037b0:	6013      	str	r3, [r2, #0]
		can3_OM = HAL_FDCAN_IsRestrictedOperationMode(&hfdcan3);
 80037b2:	4837      	ldr	r0, [pc, #220]	; (8003890 <Read_Inputs_Task+0x2d8>)
 80037b4:	f007 f813 	bl	800a7de <HAL_FDCAN_IsRestrictedOperationMode>
 80037b8:	4603      	mov	r3, r0
 80037ba:	4a3b      	ldr	r2, [pc, #236]	; (80038a8 <Read_Inputs_Task+0x2f0>)
 80037bc:	6013      	str	r3, [r2, #0]

		if(can1_status.BusOff == 1){
 80037be:	4b35      	ldr	r3, [pc, #212]	; (8003894 <Read_Inputs_Task+0x2dc>)
 80037c0:	695b      	ldr	r3, [r3, #20]
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d10a      	bne.n	80037dc <Read_Inputs_Task+0x224>
			// Clear the Bus Off state (TEC and REC will be reset)
			can1_cnt++;
 80037c6:	4b39      	ldr	r3, [pc, #228]	; (80038ac <Read_Inputs_Task+0x2f4>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	3301      	adds	r3, #1
 80037cc:	4a37      	ldr	r2, [pc, #220]	; (80038ac <Read_Inputs_Task+0x2f4>)
 80037ce:	6013      	str	r3, [r2, #0]
			FDCAN1->CCCR &= ~FDCAN_CCCR_INIT_Msk; // Clear INIT bit to 0 to exit Initialization mode
 80037d0:	4b37      	ldr	r3, [pc, #220]	; (80038b0 <Read_Inputs_Task+0x2f8>)
 80037d2:	699b      	ldr	r3, [r3, #24]
 80037d4:	4a36      	ldr	r2, [pc, #216]	; (80038b0 <Read_Inputs_Task+0x2f8>)
 80037d6:	f023 0301 	bic.w	r3, r3, #1
 80037da:	6193      	str	r3, [r2, #24]
		}

		if(can2_status.BusOff == 1){
 80037dc:	4b2e      	ldr	r3, [pc, #184]	; (8003898 <Read_Inputs_Task+0x2e0>)
 80037de:	695b      	ldr	r3, [r3, #20]
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d10a      	bne.n	80037fa <Read_Inputs_Task+0x242>
			// Clear the Bus Off state (TEC and REC will be reset)
			can2_cnt++;
 80037e4:	4b33      	ldr	r3, [pc, #204]	; (80038b4 <Read_Inputs_Task+0x2fc>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	3301      	adds	r3, #1
 80037ea:	4a32      	ldr	r2, [pc, #200]	; (80038b4 <Read_Inputs_Task+0x2fc>)
 80037ec:	6013      	str	r3, [r2, #0]
			FDCAN2->CCCR &= ~FDCAN_CCCR_INIT_Msk; // Clear INIT bit to 0 to exit Initialization mode
 80037ee:	4b32      	ldr	r3, [pc, #200]	; (80038b8 <Read_Inputs_Task+0x300>)
 80037f0:	699b      	ldr	r3, [r3, #24]
 80037f2:	4a31      	ldr	r2, [pc, #196]	; (80038b8 <Read_Inputs_Task+0x300>)
 80037f4:	f023 0301 	bic.w	r3, r3, #1
 80037f8:	6193      	str	r3, [r2, #24]
		}

		if(can3_status.BusOff == 1){
 80037fa:	4b28      	ldr	r3, [pc, #160]	; (800389c <Read_Inputs_Task+0x2e4>)
 80037fc:	695b      	ldr	r3, [r3, #20]
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d10a      	bne.n	8003818 <Read_Inputs_Task+0x260>
			// Clear the Bus Off state (TEC and REC will be reset)
			can3_cnt++;
 8003802:	4b2e      	ldr	r3, [pc, #184]	; (80038bc <Read_Inputs_Task+0x304>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	3301      	adds	r3, #1
 8003808:	4a2c      	ldr	r2, [pc, #176]	; (80038bc <Read_Inputs_Task+0x304>)
 800380a:	6013      	str	r3, [r2, #0]
			FDCAN3->CCCR &= ~FDCAN_CCCR_INIT_Msk; // Clear INIT bit to 0 to exit Initialization mode
 800380c:	4b2c      	ldr	r3, [pc, #176]	; (80038c0 <Read_Inputs_Task+0x308>)
 800380e:	699b      	ldr	r3, [r3, #24]
 8003810:	4a2b      	ldr	r2, [pc, #172]	; (80038c0 <Read_Inputs_Task+0x308>)
 8003812:	f023 0301 	bic.w	r3, r3, #1
 8003816:	6193      	str	r3, [r2, #24]
//			S_BSPD = 0;
//			rtd_flag = 1;
//			xTaskNotify(Enable_Inverter,0,eNoAction);
//		}
		/* Read GPIOs every 100 milliseconds */
		osDelay(100);
 8003818:	2064      	movs	r0, #100	; 0x64
 800381a:	f00d ff09 	bl	8011630 <osDelay>
		imd = HAL_GPIO_ReadPin(GPIOE,IMD_Pin);
 800381e:	e6cf      	b.n	80035c0 <Read_Inputs_Task+0x8>
 8003820:	58021000 	.word	0x58021000
 8003824:	24001061 	.word	0x24001061
 8003828:	58021400 	.word	0x58021400
 800382c:	24001062 	.word	0x24001062
 8003830:	24001063 	.word	0x24001063
 8003834:	24001067 	.word	0x24001067
 8003838:	58020800 	.word	0x58020800
 800383c:	24001066 	.word	0x24001066
 8003840:	58020000 	.word	0x58020000
 8003844:	24001065 	.word	0x24001065
 8003848:	24001064 	.word	0x24001064
 800384c:	24000dc0 	.word	0x24000dc0
 8003850:	24000fd0 	.word	0x24000fd0
 8003854:	24001069 	.word	0x24001069
 8003858:	2400106e 	.word	0x2400106e
 800385c:	24001028 	.word	0x24001028
 8003860:	2400106a 	.word	0x2400106a
 8003864:	2400106b 	.word	0x2400106b
 8003868:	2400120c 	.word	0x2400120c
 800386c:	24001210 	.word	0x24001210
 8003870:	24001212 	.word	0x24001212
 8003874:	24001214 	.word	0x24001214
 8003878:	24001216 	.word	0x24001216
 800387c:	24001080 	.word	0x24001080
 8003880:	24000de8 	.word	0x24000de8
 8003884:	24001090 	.word	0x24001090
 8003888:	24000e88 	.word	0x24000e88
 800388c:	240010a0 	.word	0x240010a0
 8003890:	24000f28 	.word	0x24000f28
 8003894:	240010b0 	.word	0x240010b0
 8003898:	240010dc 	.word	0x240010dc
 800389c:	24001108 	.word	0x24001108
 80038a0:	24001134 	.word	0x24001134
 80038a4:	24001138 	.word	0x24001138
 80038a8:	2400113c 	.word	0x2400113c
 80038ac:	24001140 	.word	0x24001140
 80038b0:	4000a000 	.word	0x4000a000
 80038b4:	24001144 	.word	0x24001144
 80038b8:	4000a400 	.word	0x4000a400
 80038bc:	24001148 	.word	0x24001148
 80038c0:	4000d400 	.word	0x4000d400

080038c4 <Close_Shutdown_Task>:
	}
}

void Close_Shutdown_Task(void *argument){
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af02      	add	r7, sp, #8
 80038ca:	6078      	str	r0, [r7, #4]
	while(1){
		/* Block until PC checks OK and PC button pressed and when unblocked close SD */
		Precharge_EventBits = xEventGroupWaitBits(xPrecharge_EventGroup,MISSION_LOCKED|PRECHARGE|PC_PRESSED,pdTRUE,pdTRUE,portMAX_DELAY);
 80038cc:	4b43      	ldr	r3, [pc, #268]	; (80039dc <Close_Shutdown_Task+0x118>)
 80038ce:	6818      	ldr	r0, [r3, #0]
 80038d0:	f04f 33ff 	mov.w	r3, #4294967295
 80038d4:	9300      	str	r3, [sp, #0]
 80038d6:	2301      	movs	r3, #1
 80038d8:	2201      	movs	r2, #1
 80038da:	2126      	movs	r1, #38	; 0x26
 80038dc:	f00d ff12 	bl	8011704 <xEventGroupWaitBits>
 80038e0:	4603      	mov	r3, r0
 80038e2:	4a3f      	ldr	r2, [pc, #252]	; (80039e0 <Close_Shutdown_Task+0x11c>)
 80038e4:	6013      	str	r3, [r2, #0]
		if(Precharge_EventBits == 38){
 80038e6:	4b3e      	ldr	r3, [pc, #248]	; (80039e0 <Close_Shutdown_Task+0x11c>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2b26      	cmp	r3, #38	; 0x26
 80038ec:	d16a      	bne.n	80039c4 <Close_Shutdown_Task+0x100>
			HAL_GPIO_WritePin(GPIOE,SD_COIL_Pin,GPIO_PIN_SET);
 80038ee:	2201      	movs	r2, #1
 80038f0:	2108      	movs	r1, #8
 80038f2:	483c      	ldr	r0, [pc, #240]	; (80039e4 <Close_Shutdown_Task+0x120>)
 80038f4:	f007 fee6 	bl	800b6c4 <HAL_GPIO_WritePin>
			/* Block until AIRM closes. When unblocked check if No Errors, PC Not Pressed and AIRM closed and time didn't expire. */
			/* If not notify task to open SD */ // 46
			Precharge_EventBits = xEventGroupWaitBits(xPrecharge_EventGroup,AIRM,pdTRUE,pdTRUE,airm_interval);
 80038f8:	4b38      	ldr	r3, [pc, #224]	; (80039dc <Close_Shutdown_Task+0x118>)
 80038fa:	6818      	ldr	r0, [r3, #0]
 80038fc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003900:	9300      	str	r3, [sp, #0]
 8003902:	2301      	movs	r3, #1
 8003904:	2201      	movs	r2, #1
 8003906:	2108      	movs	r1, #8
 8003908:	f00d fefc 	bl	8011704 <xEventGroupWaitBits>
 800390c:	4603      	mov	r3, r0
 800390e:	4a34      	ldr	r2, [pc, #208]	; (80039e0 <Close_Shutdown_Task+0x11c>)
 8003910:	6013      	str	r3, [r2, #0]
			if(Precharge_EventBits == 8){
 8003912:	4b33      	ldr	r3, [pc, #204]	; (80039e0 <Close_Shutdown_Task+0x11c>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2b08      	cmp	r3, #8
 8003918:	d14c      	bne.n	80039b4 <Close_Shutdown_Task+0xf0>
				/* Block until AIRP closes. When unblocked check if No Errors, PC Not Pressed and AIRs closed and time didn't expire */
				/* If not notify task to open SD */ // 62
				Precharge_EventBits = xEventGroupWaitBits(xPrecharge_EventGroup,AIRP,pdTRUE,pdTRUE,airp_interval);
 800391a:	4b30      	ldr	r3, [pc, #192]	; (80039dc <Close_Shutdown_Task+0x118>)
 800391c:	6818      	ldr	r0, [r3, #0]
 800391e:	f640 53ac 	movw	r3, #3500	; 0xdac
 8003922:	9300      	str	r3, [sp, #0]
 8003924:	2301      	movs	r3, #1
 8003926:	2201      	movs	r2, #1
 8003928:	2110      	movs	r1, #16
 800392a:	f00d feeb 	bl	8011704 <xEventGroupWaitBits>
 800392e:	4603      	mov	r3, r0
 8003930:	4a2b      	ldr	r2, [pc, #172]	; (80039e0 <Close_Shutdown_Task+0x11c>)
 8003932:	6013      	str	r3, [r2, #0]
				if(Precharge_EventBits == 24) {
 8003934:	4b2a      	ldr	r3, [pc, #168]	; (80039e0 <Close_Shutdown_Task+0x11c>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2b18      	cmp	r3, #24
 800393a:	d133      	bne.n	80039a4 <Close_Shutdown_Task+0xe0>
					/* Successful Pre-charge! Notify Dash-board PC is done and increment RTD semaphore */
					precharge_flag = 1;
 800393c:	4b2a      	ldr	r3, [pc, #168]	; (80039e8 <Close_Shutdown_Task+0x124>)
 800393e:	2201      	movs	r2, #1
 8003940:	701a      	strb	r2, [r3, #0]
					xSemaphoreGive(xRTDSemaphore);
 8003942:	4b2a      	ldr	r3, [pc, #168]	; (80039ec <Close_Shutdown_Task+0x128>)
 8003944:	6818      	ldr	r0, [r3, #0]
 8003946:	2300      	movs	r3, #0
 8003948:	2200      	movs	r2, #0
 800394a:	2100      	movs	r1, #0
 800394c:	f00e faf4 	bl	8011f38 <xQueueGenericSend>
					SendOnceMSG.hfdcan = hfdcan2;
 8003950:	4a27      	ldr	r2, [pc, #156]	; (80039f0 <Close_Shutdown_Task+0x12c>)
 8003952:	4b28      	ldr	r3, [pc, #160]	; (80039f4 <Close_Shutdown_Task+0x130>)
 8003954:	4610      	mov	r0, r2
 8003956:	4619      	mov	r1, r3
 8003958:	23a0      	movs	r3, #160	; 0xa0
 800395a:	461a      	mov	r2, r3
 800395c:	f011 fb92 	bl	8015084 <memcpy>
					SendOnceMSG.TxHeader.Identifier = PRIMARY_TO_DASH_2;
 8003960:	4b23      	ldr	r3, [pc, #140]	; (80039f0 <Close_Shutdown_Task+0x12c>)
 8003962:	f44f 7242 	mov.w	r2, #776	; 0x308
 8003966:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 800396a:	4b21      	ldr	r3, [pc, #132]	; (80039f0 <Close_Shutdown_Task+0x12c>)
 800396c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003970:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					SendOnceMSG.TxData[0] = precharge_flag;
 8003974:	4b1c      	ldr	r3, [pc, #112]	; (80039e8 <Close_Shutdown_Task+0x124>)
 8003976:	781a      	ldrb	r2, [r3, #0]
 8003978:	4b1d      	ldr	r3, [pc, #116]	; (80039f0 <Close_Shutdown_Task+0x12c>)
 800397a:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
					xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 800397e:	4b1e      	ldr	r3, [pc, #120]	; (80039f8 <Close_Shutdown_Task+0x134>)
 8003980:	6818      	ldr	r0, [r3, #0]
 8003982:	2300      	movs	r3, #0
 8003984:	f04f 32ff 	mov.w	r2, #4294967295
 8003988:	4919      	ldr	r1, [pc, #100]	; (80039f0 <Close_Shutdown_Task+0x12c>)
 800398a:	f00e fad5 	bl	8011f38 <xQueueGenericSend>

					if(Mission.autonomous) xEventGroupSetBits(xAS_Status_EventGroup, TS_ACTIVE);
 800398e:	4b1b      	ldr	r3, [pc, #108]	; (80039fc <Close_Shutdown_Task+0x138>)
 8003990:	785b      	ldrb	r3, [r3, #1]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d01d      	beq.n	80039d2 <Close_Shutdown_Task+0x10e>
 8003996:	4b1a      	ldr	r3, [pc, #104]	; (8003a00 <Close_Shutdown_Task+0x13c>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2140      	movs	r1, #64	; 0x40
 800399c:	4618      	mov	r0, r3
 800399e:	f00d ffcb 	bl	8011938 <xEventGroupSetBits>
 80039a2:	e016      	b.n	80039d2 <Close_Shutdown_Task+0x10e>

					//Critical Section? and if Queue is full then task is blocked!!!
				}
				else {
					xTaskNotify(Open_Shutdown,3,eSetValueWithOverwrite);
 80039a4:	4b17      	ldr	r3, [pc, #92]	; (8003a04 <Close_Shutdown_Task+0x140>)
 80039a6:	6818      	ldr	r0, [r3, #0]
 80039a8:	2300      	movs	r3, #0
 80039aa:	2203      	movs	r2, #3
 80039ac:	2103      	movs	r1, #3
 80039ae:	f010 f94f 	bl	8013c50 <xTaskGenericNotify>
 80039b2:	e00e      	b.n	80039d2 <Close_Shutdown_Task+0x10e>
				}
			}
			else {
				xTaskNotify(Open_Shutdown,2,eSetValueWithOverwrite);
 80039b4:	4b13      	ldr	r3, [pc, #76]	; (8003a04 <Close_Shutdown_Task+0x140>)
 80039b6:	6818      	ldr	r0, [r3, #0]
 80039b8:	2300      	movs	r3, #0
 80039ba:	2203      	movs	r2, #3
 80039bc:	2102      	movs	r1, #2
 80039be:	f010 f947 	bl	8013c50 <xTaskGenericNotify>
 80039c2:	e006      	b.n	80039d2 <Close_Shutdown_Task+0x10e>
			}
		}
		else{
			xTaskNotify(Open_Shutdown,1,eSetValueWithOverwrite);
 80039c4:	4b0f      	ldr	r3, [pc, #60]	; (8003a04 <Close_Shutdown_Task+0x140>)
 80039c6:	6818      	ldr	r0, [r3, #0]
 80039c8:	2300      	movs	r3, #0
 80039ca:	2203      	movs	r2, #3
 80039cc:	2101      	movs	r1, #1
 80039ce:	f010 f93f 	bl	8013c50 <xTaskGenericNotify>
		}
		osDelay(5);
 80039d2:	2005      	movs	r0, #5
 80039d4:	f00d fe2c 	bl	8011630 <osDelay>
		Precharge_EventBits = xEventGroupWaitBits(xPrecharge_EventGroup,MISSION_LOCKED|PRECHARGE|PC_PRESSED,pdTRUE,pdTRUE,portMAX_DELAY);
 80039d8:	e778      	b.n	80038cc <Close_Shutdown_Task+0x8>
 80039da:	bf00      	nop
 80039dc:	24001028 	.word	0x24001028
 80039e0:	24001038 	.word	0x24001038
 80039e4:	58021000 	.word	0x58021000
 80039e8:	24001069 	.word	0x24001069
 80039ec:	24001044 	.word	0x24001044
 80039f0:	24000cec 	.word	0x24000cec
 80039f4:	24000e88 	.word	0x24000e88
 80039f8:	2400105c 	.word	0x2400105c
 80039fc:	24000dbc 	.word	0x24000dbc
 8003a00:	2400102c 	.word	0x2400102c
 8003a04:	24000fd0 	.word	0x24000fd0

08003a08 <Open_Shutdown_Task>:
	}
}

void Open_Shutdown_Task(void *argument){
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
	while(1){
		/* Open SD Relay! If Pre-charge and RTD were done successfully decrement semaphore accordingly */
		xTaskNotifyWait(0,ULONG_MAX,&sd_opened_val,portMAX_DELAY);
 8003a10:	f04f 33ff 	mov.w	r3, #4294967295
 8003a14:	4ab9      	ldr	r2, [pc, #740]	; (8003cfc <Open_Shutdown_Task+0x2f4>)
 8003a16:	f04f 31ff 	mov.w	r1, #4294967295
 8003a1a:	2000      	movs	r0, #0
 8003a1c:	f010 f8be 	bl	8013b9c <xTaskNotifyWait>
		/* Critical Section?? */
		/* Open VCU SD Relay! */
		HAL_GPIO_WritePin(GPIOE,SD_COIL_Pin,GPIO_PIN_RESET);
 8003a20:	2200      	movs	r2, #0
 8003a22:	2108      	movs	r1, #8
 8003a24:	48b6      	ldr	r0, [pc, #728]	; (8003d00 <Open_Shutdown_Task+0x2f8>)
 8003a26:	f007 fe4d 	bl	800b6c4 <HAL_GPIO_WritePin>

		/* Clear Event Group Flags */
		xEventGroupClearBits(xPrecharge_EventGroup, PC_PRESSED);
 8003a2a:	4bb6      	ldr	r3, [pc, #728]	; (8003d04 <Open_Shutdown_Task+0x2fc>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	2102      	movs	r1, #2
 8003a30:	4618      	mov	r0, r3
 8003a32:	f00d ff35 	bl	80118a0 <xEventGroupClearBits>
		xEventGroupClearBits(xPrecharge_EventGroup,MISSION_LOCKED);
 8003a36:	4bb3      	ldr	r3, [pc, #716]	; (8003d04 <Open_Shutdown_Task+0x2fc>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	2120      	movs	r1, #32
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f00d ff2f 	bl	80118a0 <xEventGroupClearBits>
		xEventGroupClearBits(xAS_Status_EventGroup,BRAKES_ENGAGED);
 8003a42:	4bb1      	ldr	r3, [pc, #708]	; (8003d08 <Open_Shutdown_Task+0x300>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f00d ff28 	bl	80118a0 <xEventGroupClearBits>
		xEventGroupClearBits(xAS_Status_EventGroup,ASB_OK);
 8003a50:	4bad      	ldr	r3, [pc, #692]	; (8003d08 <Open_Shutdown_Task+0x300>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2120      	movs	r1, #32
 8003a56:	4618      	mov	r0, r3
 8003a58:	f00d ff22 	bl	80118a0 <xEventGroupClearBits>
		xEventGroupClearBits(xAS_Status_EventGroup,MISSION_SELECTED);
 8003a5c:	4baa      	ldr	r3, [pc, #680]	; (8003d08 <Open_Shutdown_Task+0x300>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2108      	movs	r1, #8
 8003a62:	4618      	mov	r0, r3
 8003a64:	f00d ff1c 	bl	80118a0 <xEventGroupClearBits>
		xEventGroupClearBits(xDV_Ready_EventGroup,DV_READY);
 8003a68:	4ba8      	ldr	r3, [pc, #672]	; (8003d0c <Open_Shutdown_Task+0x304>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003a70:	4618      	mov	r0, r3
 8003a72:	f00d ff15 	bl	80118a0 <xEventGroupClearBits>
		Mission.locked = 0;
 8003a76:	4ba6      	ldr	r3, [pc, #664]	; (8003d10 <Open_Shutdown_Task+0x308>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	70da      	strb	r2, [r3, #3]
		rtd_brake = 0;
 8003a7c:	4ba5      	ldr	r3, [pc, #660]	; (8003d14 <Open_Shutdown_Task+0x30c>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	701a      	strb	r2, [r3, #0]
		rtd_apps = 0;
 8003a82:	4ba5      	ldr	r3, [pc, #660]	; (8003d18 <Open_Shutdown_Task+0x310>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	701a      	strb	r2, [r3, #0]

		/* Notify everyone that Mission is unlocked! */
		SendOnceMSG.hfdcan = hfdcan3;
 8003a88:	4aa4      	ldr	r2, [pc, #656]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003a8a:	4ba5      	ldr	r3, [pc, #660]	; (8003d20 <Open_Shutdown_Task+0x318>)
 8003a8c:	4610      	mov	r0, r2
 8003a8e:	4619      	mov	r1, r3
 8003a90:	23a0      	movs	r3, #160	; 0xa0
 8003a92:	461a      	mov	r2, r3
 8003a94:	f011 faf6 	bl	8015084 <memcpy>
		SendOnceMSG.TxHeader.Identifier = AUTONOMOUS_FROM_DASH_1;
 8003a98:	4ba0      	ldr	r3, [pc, #640]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003a9a:	f44f 7241 	mov.w	r2, #772	; 0x304
 8003a9e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 8003aa2:	4b9e      	ldr	r3, [pc, #632]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003aa4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003aa8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		SendOnceMSG.TxData[0] = 0;
 8003aac:	4b9b      	ldr	r3, [pc, #620]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
		xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8003ab4:	4b9b      	ldr	r3, [pc, #620]	; (8003d24 <Open_Shutdown_Task+0x31c>)
 8003ab6:	6818      	ldr	r0, [r3, #0]
 8003ab8:	2300      	movs	r3, #0
 8003aba:	f04f 32ff 	mov.w	r2, #4294967295
 8003abe:	4997      	ldr	r1, [pc, #604]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003ac0:	f00e fa3a 	bl	8011f38 <xQueueGenericSend>
		osDelay(50);
 8003ac4:	2032      	movs	r0, #50	; 0x32
 8003ac6:	f00d fdb3 	bl	8011630 <osDelay>

		/* If PC is done decrement RTD semaphore, notify dash and clear AS Status flag */
		if(precharge_flag){
 8003aca:	4b97      	ldr	r3, [pc, #604]	; (8003d28 <Open_Shutdown_Task+0x320>)
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d031      	beq.n	8003b36 <Open_Shutdown_Task+0x12e>
			precharge_flag = 0;
 8003ad2:	4b95      	ldr	r3, [pc, #596]	; (8003d28 <Open_Shutdown_Task+0x320>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	701a      	strb	r2, [r3, #0]
			xSemaphoreTake(xRTDSemaphore,0);
 8003ad8:	4b94      	ldr	r3, [pc, #592]	; (8003d2c <Open_Shutdown_Task+0x324>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2100      	movs	r1, #0
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f00e fd30 	bl	8012544 <xQueueSemaphoreTake>
			SendOnceMSG.hfdcan = hfdcan2;
 8003ae4:	4a8d      	ldr	r2, [pc, #564]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003ae6:	4b92      	ldr	r3, [pc, #584]	; (8003d30 <Open_Shutdown_Task+0x328>)
 8003ae8:	4610      	mov	r0, r2
 8003aea:	4619      	mov	r1, r3
 8003aec:	23a0      	movs	r3, #160	; 0xa0
 8003aee:	461a      	mov	r2, r3
 8003af0:	f011 fac8 	bl	8015084 <memcpy>
			SendOnceMSG.TxHeader.Identifier = PRIMARY_TO_DASH_2;
 8003af4:	4b89      	ldr	r3, [pc, #548]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003af6:	f44f 7242 	mov.w	r2, #776	; 0x308
 8003afa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 8003afe:	4b87      	ldr	r3, [pc, #540]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003b00:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003b04:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			SendOnceMSG.TxData[0] = precharge_flag;
 8003b08:	4b87      	ldr	r3, [pc, #540]	; (8003d28 <Open_Shutdown_Task+0x320>)
 8003b0a:	781a      	ldrb	r2, [r3, #0]
 8003b0c:	4b83      	ldr	r3, [pc, #524]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003b0e:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8003b12:	4b84      	ldr	r3, [pc, #528]	; (8003d24 <Open_Shutdown_Task+0x31c>)
 8003b14:	6818      	ldr	r0, [r3, #0]
 8003b16:	2300      	movs	r3, #0
 8003b18:	f04f 32ff 	mov.w	r2, #4294967295
 8003b1c:	497f      	ldr	r1, [pc, #508]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003b1e:	f00e fa0b 	bl	8011f38 <xQueueGenericSend>
			if(Mission.autonomous) xEventGroupClearBits(xAS_Status_EventGroup, TS_ACTIVE);
 8003b22:	4b7b      	ldr	r3, [pc, #492]	; (8003d10 <Open_Shutdown_Task+0x308>)
 8003b24:	785b      	ldrb	r3, [r3, #1]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d005      	beq.n	8003b36 <Open_Shutdown_Task+0x12e>
 8003b2a:	4b77      	ldr	r3, [pc, #476]	; (8003d08 <Open_Shutdown_Task+0x300>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2140      	movs	r1, #64	; 0x40
 8003b30:	4618      	mov	r0, r3
 8003b32:	f00d feb5 	bl	80118a0 <xEventGroupClearBits>
		}

		/* If car was in RTD mode decrement RTD semaphore, clear AS Status flags and disable inverter */
		if(rtd_flag){
 8003b36:	4b7f      	ldr	r3, [pc, #508]	; (8003d34 <Open_Shutdown_Task+0x32c>)
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d019      	beq.n	8003b72 <Open_Shutdown_Task+0x16a>
			rtd_flag = 0;
 8003b3e:	4b7d      	ldr	r3, [pc, #500]	; (8003d34 <Open_Shutdown_Task+0x32c>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	701a      	strb	r2, [r3, #0]
			xSemaphoreTake(xRTDSemaphore,0);
 8003b44:	4b79      	ldr	r3, [pc, #484]	; (8003d2c <Open_Shutdown_Task+0x324>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2100      	movs	r1, #0
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f00e fcfa 	bl	8012544 <xQueueSemaphoreTake>
			if(Mission.autonomous) xEventGroupClearBits(xAS_Status_EventGroup, RTD_MODE);
 8003b50:	4b6f      	ldr	r3, [pc, #444]	; (8003d10 <Open_Shutdown_Task+0x308>)
 8003b52:	785b      	ldrb	r3, [r3, #1]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d005      	beq.n	8003b64 <Open_Shutdown_Task+0x15c>
 8003b58:	4b6b      	ldr	r3, [pc, #428]	; (8003d08 <Open_Shutdown_Task+0x300>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	2180      	movs	r1, #128	; 0x80
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f00d fe9e 	bl	80118a0 <xEventGroupClearBits>
			xTaskNotify(Disable_Inverter,0,eNoAction);
 8003b64:	4b74      	ldr	r3, [pc, #464]	; (8003d38 <Open_Shutdown_Task+0x330>)
 8003b66:	6818      	ldr	r0, [r3, #0]
 8003b68:	2300      	movs	r3, #0
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	2100      	movs	r1, #0
 8003b6e:	f010 f86f 	bl	8013c50 <xTaskGenericNotify>
		}

		/* Notify telemetry why VCU opened the SD */
		switch(sd_opened_val){
 8003b72:	4b62      	ldr	r3, [pc, #392]	; (8003cfc <Open_Shutdown_Task+0x2f4>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	3b01      	subs	r3, #1
 8003b78:	2b05      	cmp	r3, #5
 8003b7a:	f63f af49 	bhi.w	8003a10 <Open_Shutdown_Task+0x8>
 8003b7e:	a201      	add	r2, pc, #4	; (adr r2, 8003b84 <Open_Shutdown_Task+0x17c>)
 8003b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b84:	08003b9d 	.word	0x08003b9d
 8003b88:	08003be3 	.word	0x08003be3
 8003b8c:	08003c29 	.word	0x08003c29
 8003b90:	08003c6f 	.word	0x08003c6f
 8003b94:	08003cb5 	.word	0x08003cb5
 8003b98:	08003d3d 	.word	0x08003d3d
		/* Due to wrong combination of events causing the Pre-charge Task to unblock */
		case 1:
			SendOnceMSG.hfdcan = hfdcan2;
 8003b9c:	4a5f      	ldr	r2, [pc, #380]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003b9e:	4b64      	ldr	r3, [pc, #400]	; (8003d30 <Open_Shutdown_Task+0x328>)
 8003ba0:	4610      	mov	r0, r2
 8003ba2:	4619      	mov	r1, r3
 8003ba4:	23a0      	movs	r3, #160	; 0xa0
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	f011 fa6c 	bl	8015084 <memcpy>
			SendOnceMSG.TxHeader.Identifier = PRIMARY_TO_DASH_2;
 8003bac:	4b5b      	ldr	r3, [pc, #364]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003bae:	f44f 7242 	mov.w	r2, #776	; 0x308
 8003bb2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_2;
 8003bb6:	4b59      	ldr	r3, [pc, #356]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003bb8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003bbc:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			SendOnceMSG.TxData[0] = 0;
 8003bc0:	4b56      	ldr	r3, [pc, #344]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			SendOnceMSG.TxData[1] = 1;
 8003bc8:	4b54      	ldr	r3, [pc, #336]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
			xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8003bd0:	4b54      	ldr	r3, [pc, #336]	; (8003d24 <Open_Shutdown_Task+0x31c>)
 8003bd2:	6818      	ldr	r0, [r3, #0]
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	f04f 32ff 	mov.w	r2, #4294967295
 8003bda:	4950      	ldr	r1, [pc, #320]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003bdc:	f00e f9ac 	bl	8011f38 <xQueueGenericSend>
			break;
 8003be0:	e0d0      	b.n	8003d84 <Open_Shutdown_Task+0x37c>
		/* Due to not reading AIRM closed after 500ms */
		case 2:
			SendOnceMSG.hfdcan = hfdcan2;
 8003be2:	4a4e      	ldr	r2, [pc, #312]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003be4:	4b52      	ldr	r3, [pc, #328]	; (8003d30 <Open_Shutdown_Task+0x328>)
 8003be6:	4610      	mov	r0, r2
 8003be8:	4619      	mov	r1, r3
 8003bea:	23a0      	movs	r3, #160	; 0xa0
 8003bec:	461a      	mov	r2, r3
 8003bee:	f011 fa49 	bl	8015084 <memcpy>
			SendOnceMSG.TxHeader.Identifier = PRIMARY_TO_DASH_2;
 8003bf2:	4b4a      	ldr	r3, [pc, #296]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003bf4:	f44f 7242 	mov.w	r2, #776	; 0x308
 8003bf8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_2;
 8003bfc:	4b47      	ldr	r3, [pc, #284]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003bfe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003c02:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			SendOnceMSG.TxData[0] = 0;
 8003c06:	4b45      	ldr	r3, [pc, #276]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			SendOnceMSG.TxData[1] = 1<<1;
 8003c0e:	4b43      	ldr	r3, [pc, #268]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003c10:	2202      	movs	r2, #2
 8003c12:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
			xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8003c16:	4b43      	ldr	r3, [pc, #268]	; (8003d24 <Open_Shutdown_Task+0x31c>)
 8003c18:	6818      	ldr	r0, [r3, #0]
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8003c20:	493e      	ldr	r1, [pc, #248]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003c22:	f00e f989 	bl	8011f38 <xQueueGenericSend>
			break;
 8003c26:	e0ad      	b.n	8003d84 <Open_Shutdown_Task+0x37c>
		/* Due to not reading AIRP closed after 3500ms */
		case 3:
			SendOnceMSG.hfdcan = hfdcan2;
 8003c28:	4a3c      	ldr	r2, [pc, #240]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003c2a:	4b41      	ldr	r3, [pc, #260]	; (8003d30 <Open_Shutdown_Task+0x328>)
 8003c2c:	4610      	mov	r0, r2
 8003c2e:	4619      	mov	r1, r3
 8003c30:	23a0      	movs	r3, #160	; 0xa0
 8003c32:	461a      	mov	r2, r3
 8003c34:	f011 fa26 	bl	8015084 <memcpy>
			SendOnceMSG.TxHeader.Identifier = PRIMARY_TO_DASH_2;
 8003c38:	4b38      	ldr	r3, [pc, #224]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003c3a:	f44f 7242 	mov.w	r2, #776	; 0x308
 8003c3e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_2;
 8003c42:	4b36      	ldr	r3, [pc, #216]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003c44:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003c48:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			SendOnceMSG.TxData[0] = 0;
 8003c4c:	4b33      	ldr	r3, [pc, #204]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			SendOnceMSG.TxData[1] = 1<<2;
 8003c54:	4b31      	ldr	r3, [pc, #196]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003c56:	2204      	movs	r2, #4
 8003c58:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
			xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8003c5c:	4b31      	ldr	r3, [pc, #196]	; (8003d24 <Open_Shutdown_Task+0x31c>)
 8003c5e:	6818      	ldr	r0, [r3, #0]
 8003c60:	2300      	movs	r3, #0
 8003c62:	f04f 32ff 	mov.w	r2, #4294967295
 8003c66:	492d      	ldr	r1, [pc, #180]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003c68:	f00e f966 	bl	8011f38 <xQueueGenericSend>
			break;
 8003c6c:	e08a      	b.n	8003d84 <Open_Shutdown_Task+0x37c>
		/* Due to PC pressed again and TS was active */
		case 4:
			SendOnceMSG.hfdcan = hfdcan2;
 8003c6e:	4a2b      	ldr	r2, [pc, #172]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003c70:	4b2f      	ldr	r3, [pc, #188]	; (8003d30 <Open_Shutdown_Task+0x328>)
 8003c72:	4610      	mov	r0, r2
 8003c74:	4619      	mov	r1, r3
 8003c76:	23a0      	movs	r3, #160	; 0xa0
 8003c78:	461a      	mov	r2, r3
 8003c7a:	f011 fa03 	bl	8015084 <memcpy>
			SendOnceMSG.TxHeader.Identifier = PRIMARY_TO_DASH_2;
 8003c7e:	4b27      	ldr	r3, [pc, #156]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003c80:	f44f 7242 	mov.w	r2, #776	; 0x308
 8003c84:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_2;
 8003c88:	4b24      	ldr	r3, [pc, #144]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003c8a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003c8e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			SendOnceMSG.TxData[0] = 0;
 8003c92:	4b22      	ldr	r3, [pc, #136]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			SendOnceMSG.TxData[1] = 1<<3;
 8003c9a:	4b20      	ldr	r3, [pc, #128]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003c9c:	2208      	movs	r2, #8
 8003c9e:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
			xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8003ca2:	4b20      	ldr	r3, [pc, #128]	; (8003d24 <Open_Shutdown_Task+0x31c>)
 8003ca4:	6818      	ldr	r0, [r3, #0]
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	f04f 32ff 	mov.w	r2, #4294967295
 8003cac:	491b      	ldr	r1, [pc, #108]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003cae:	f00e f943 	bl	8011f38 <xQueueGenericSend>
			break;
 8003cb2:	e067      	b.n	8003d84 <Open_Shutdown_Task+0x37c>
		/* Due to reading IMD or AMS error */
		case 5:
			SendOnceMSG.hfdcan = hfdcan2;
 8003cb4:	4a19      	ldr	r2, [pc, #100]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003cb6:	4b1e      	ldr	r3, [pc, #120]	; (8003d30 <Open_Shutdown_Task+0x328>)
 8003cb8:	4610      	mov	r0, r2
 8003cba:	4619      	mov	r1, r3
 8003cbc:	23a0      	movs	r3, #160	; 0xa0
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	f011 f9e0 	bl	8015084 <memcpy>
			SendOnceMSG.TxHeader.Identifier = PRIMARY_TO_DASH_2;
 8003cc4:	4b15      	ldr	r3, [pc, #84]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003cc6:	f44f 7242 	mov.w	r2, #776	; 0x308
 8003cca:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_2;
 8003cce:	4b13      	ldr	r3, [pc, #76]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003cd0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003cd4:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			SendOnceMSG.TxData[0] = 0;
 8003cd8:	4b10      	ldr	r3, [pc, #64]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			SendOnceMSG.TxData[1] = 1<<4;
 8003ce0:	4b0e      	ldr	r3, [pc, #56]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003ce2:	2210      	movs	r2, #16
 8003ce4:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
			xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8003ce8:	4b0e      	ldr	r3, [pc, #56]	; (8003d24 <Open_Shutdown_Task+0x31c>)
 8003cea:	6818      	ldr	r0, [r3, #0]
 8003cec:	2300      	movs	r3, #0
 8003cee:	f04f 32ff 	mov.w	r2, #4294967295
 8003cf2:	490a      	ldr	r1, [pc, #40]	; (8003d1c <Open_Shutdown_Task+0x314>)
 8003cf4:	f00e f920 	bl	8011f38 <xQueueGenericSend>
			break;
 8003cf8:	e044      	b.n	8003d84 <Open_Shutdown_Task+0x37c>
 8003cfa:	bf00      	nop
 8003cfc:	24001154 	.word	0x24001154
 8003d00:	58021000 	.word	0x58021000
 8003d04:	24001028 	.word	0x24001028
 8003d08:	2400102c 	.word	0x2400102c
 8003d0c:	24001034 	.word	0x24001034
 8003d10:	24000dbc 	.word	0x24000dbc
 8003d14:	24001071 	.word	0x24001071
 8003d18:	24001072 	.word	0x24001072
 8003d1c:	24000cec 	.word	0x24000cec
 8003d20:	24000f28 	.word	0x24000f28
 8003d24:	2400105c 	.word	0x2400105c
 8003d28:	24001069 	.word	0x24001069
 8003d2c:	24001044 	.word	0x24001044
 8003d30:	24000e88 	.word	0x24000e88
 8003d34:	2400106c 	.word	0x2400106c
 8003d38:	24000fe8 	.word	0x24000fe8
		/* Due to seeing the AIRs opened, meaning SD was opened from a different node */
		case 6:
			SendOnceMSG.hfdcan = hfdcan2;
 8003d3c:	4a12      	ldr	r2, [pc, #72]	; (8003d88 <Open_Shutdown_Task+0x380>)
 8003d3e:	4b13      	ldr	r3, [pc, #76]	; (8003d8c <Open_Shutdown_Task+0x384>)
 8003d40:	4610      	mov	r0, r2
 8003d42:	4619      	mov	r1, r3
 8003d44:	23a0      	movs	r3, #160	; 0xa0
 8003d46:	461a      	mov	r2, r3
 8003d48:	f011 f99c 	bl	8015084 <memcpy>
			SendOnceMSG.TxHeader.Identifier = PRIMARY_TO_DASH_2;
 8003d4c:	4b0e      	ldr	r3, [pc, #56]	; (8003d88 <Open_Shutdown_Task+0x380>)
 8003d4e:	f44f 7242 	mov.w	r2, #776	; 0x308
 8003d52:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_2;
 8003d56:	4b0c      	ldr	r3, [pc, #48]	; (8003d88 <Open_Shutdown_Task+0x380>)
 8003d58:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003d5c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			SendOnceMSG.TxData[0] = 0;
 8003d60:	4b09      	ldr	r3, [pc, #36]	; (8003d88 <Open_Shutdown_Task+0x380>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			SendOnceMSG.TxData[1] = 1<<5;
 8003d68:	4b07      	ldr	r3, [pc, #28]	; (8003d88 <Open_Shutdown_Task+0x380>)
 8003d6a:	2220      	movs	r2, #32
 8003d6c:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
			xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8003d70:	4b07      	ldr	r3, [pc, #28]	; (8003d90 <Open_Shutdown_Task+0x388>)
 8003d72:	6818      	ldr	r0, [r3, #0]
 8003d74:	2300      	movs	r3, #0
 8003d76:	f04f 32ff 	mov.w	r2, #4294967295
 8003d7a:	4903      	ldr	r1, [pc, #12]	; (8003d88 <Open_Shutdown_Task+0x380>)
 8003d7c:	f00e f8dc 	bl	8011f38 <xQueueGenericSend>
			break;
 8003d80:	bf00      	nop
 8003d82:	e645      	b.n	8003a10 <Open_Shutdown_Task+0x8>
		xTaskNotifyWait(0,ULONG_MAX,&sd_opened_val,portMAX_DELAY);
 8003d84:	e644      	b.n	8003a10 <Open_Shutdown_Task+0x8>
 8003d86:	bf00      	nop
 8003d88:	24000cec 	.word	0x24000cec
 8003d8c:	24000e88 	.word	0x24000e88
 8003d90:	2400105c 	.word	0x2400105c

08003d94 <Ready_To_Drive_Task>:
		}
		//osDelay(1);
	}
}

void Ready_To_Drive_Task(void *argument){
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b082      	sub	sp, #8
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
	while(1){
		/* Unblocked when Pre-charge is done (sem = 2), brake pressure is sufficient (sem = 3) and
		 * RTD button is pressed (task notified). Then notify Dash-board car is in RTD mode */
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8003d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8003da0:	2200      	movs	r2, #0
 8003da2:	2100      	movs	r1, #0
 8003da4:	2000      	movs	r0, #0
 8003da6:	f00f fef9 	bl	8013b9c <xTaskNotifyWait>
		if(uxSemaphoreGetCount(xRTDSemaphore) == 3 && Mission.manual){
 8003daa:	4b45      	ldr	r3, [pc, #276]	; (8003ec0 <Ready_To_Drive_Task+0x12c>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4618      	mov	r0, r3
 8003db0:	f00e fcd4 	bl	801275c <uxQueueMessagesWaiting>
 8003db4:	4603      	mov	r3, r0
 8003db6:	2b03      	cmp	r3, #3
 8003db8:	d134      	bne.n	8003e24 <Ready_To_Drive_Task+0x90>
 8003dba:	4b42      	ldr	r3, [pc, #264]	; (8003ec4 <Ready_To_Drive_Task+0x130>)
 8003dbc:	789b      	ldrb	r3, [r3, #2]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d030      	beq.n	8003e24 <Ready_To_Drive_Task+0x90>
			rtd_flag = 1;
 8003dc2:	4b41      	ldr	r3, [pc, #260]	; (8003ec8 <Ready_To_Drive_Task+0x134>)
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	701a      	strb	r2, [r3, #0]
			/* Critical Section?? */
			SendOnceMSG.hfdcan = hfdcan2;
 8003dc8:	4a40      	ldr	r2, [pc, #256]	; (8003ecc <Ready_To_Drive_Task+0x138>)
 8003dca:	4b41      	ldr	r3, [pc, #260]	; (8003ed0 <Ready_To_Drive_Task+0x13c>)
 8003dcc:	4610      	mov	r0, r2
 8003dce:	4619      	mov	r1, r3
 8003dd0:	23a0      	movs	r3, #160	; 0xa0
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	f011 f956 	bl	8015084 <memcpy>
			SendOnceMSG.TxHeader.Identifier = 0x308;
 8003dd8:	4b3c      	ldr	r3, [pc, #240]	; (8003ecc <Ready_To_Drive_Task+0x138>)
 8003dda:	f44f 7242 	mov.w	r2, #776	; 0x308
 8003dde:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 8003de2:	4b3a      	ldr	r3, [pc, #232]	; (8003ecc <Ready_To_Drive_Task+0x138>)
 8003de4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003de8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			SendOnceMSG.TxData[0] = precharge_flag<<0;
 8003dec:	4b39      	ldr	r3, [pc, #228]	; (8003ed4 <Ready_To_Drive_Task+0x140>)
 8003dee:	781a      	ldrb	r2, [r3, #0]
 8003df0:	4b36      	ldr	r3, [pc, #216]	; (8003ecc <Ready_To_Drive_Task+0x138>)
 8003df2:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			SendOnceMSG.TxData[0] |= rtd_flag<<1;
 8003df6:	4b35      	ldr	r3, [pc, #212]	; (8003ecc <Ready_To_Drive_Task+0x138>)
 8003df8:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 8003dfc:	b25a      	sxtb	r2, r3
 8003dfe:	4b32      	ldr	r3, [pc, #200]	; (8003ec8 <Ready_To_Drive_Task+0x134>)
 8003e00:	781b      	ldrb	r3, [r3, #0]
 8003e02:	005b      	lsls	r3, r3, #1
 8003e04:	b25b      	sxtb	r3, r3
 8003e06:	4313      	orrs	r3, r2
 8003e08:	b25b      	sxtb	r3, r3
 8003e0a:	b2da      	uxtb	r2, r3
 8003e0c:	4b2f      	ldr	r3, [pc, #188]	; (8003ecc <Ready_To_Drive_Task+0x138>)
 8003e0e:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8003e12:	4b31      	ldr	r3, [pc, #196]	; (8003ed8 <Ready_To_Drive_Task+0x144>)
 8003e14:	6818      	ldr	r0, [r3, #0]
 8003e16:	2300      	movs	r3, #0
 8003e18:	f04f 32ff 	mov.w	r2, #4294967295
 8003e1c:	492b      	ldr	r1, [pc, #172]	; (8003ecc <Ready_To_Drive_Task+0x138>)
 8003e1e:	f00e f88b 	bl	8011f38 <xQueueGenericSend>
 8003e22:	e04c      	b.n	8003ebe <Ready_To_Drive_Task+0x12a>
		}
		else if(uxSemaphoreGetCount(xRTDSemaphore) == 3 && Mission.autonomous && as_ready_delay){
 8003e24:	4b26      	ldr	r3, [pc, #152]	; (8003ec0 <Ready_To_Drive_Task+0x12c>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f00e fc97 	bl	801275c <uxQueueMessagesWaiting>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2b03      	cmp	r3, #3
 8003e32:	d1b3      	bne.n	8003d9c <Ready_To_Drive_Task+0x8>
 8003e34:	4b23      	ldr	r3, [pc, #140]	; (8003ec4 <Ready_To_Drive_Task+0x130>)
 8003e36:	785b      	ldrb	r3, [r3, #1]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d0af      	beq.n	8003d9c <Ready_To_Drive_Task+0x8>
 8003e3c:	4b27      	ldr	r3, [pc, #156]	; (8003edc <Ready_To_Drive_Task+0x148>)
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d0ab      	beq.n	8003d9c <Ready_To_Drive_Task+0x8>
			xEventGroupClearBits(xAS_Status_EventGroup,BRAKES_ENGAGED);
 8003e44:	4b26      	ldr	r3, [pc, #152]	; (8003ee0 <Ready_To_Drive_Task+0x14c>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f00d fd27 	bl	80118a0 <xEventGroupClearBits>
			xEventGroupSetBits(xAS_Status_EventGroup, RTD_MODE);
 8003e52:	4b23      	ldr	r3, [pc, #140]	; (8003ee0 <Ready_To_Drive_Task+0x14c>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2180      	movs	r1, #128	; 0x80
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f00d fd6d 	bl	8011938 <xEventGroupSetBits>

			rtd_flag = 1;
 8003e5e:	4b1a      	ldr	r3, [pc, #104]	; (8003ec8 <Ready_To_Drive_Task+0x134>)
 8003e60:	2201      	movs	r2, #1
 8003e62:	701a      	strb	r2, [r3, #0]
			SendOnceMSG.hfdcan = hfdcan2;
 8003e64:	4a19      	ldr	r2, [pc, #100]	; (8003ecc <Ready_To_Drive_Task+0x138>)
 8003e66:	4b1a      	ldr	r3, [pc, #104]	; (8003ed0 <Ready_To_Drive_Task+0x13c>)
 8003e68:	4610      	mov	r0, r2
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	23a0      	movs	r3, #160	; 0xa0
 8003e6e:	461a      	mov	r2, r3
 8003e70:	f011 f908 	bl	8015084 <memcpy>
			SendOnceMSG.TxHeader.Identifier = 0x308;
 8003e74:	4b15      	ldr	r3, [pc, #84]	; (8003ecc <Ready_To_Drive_Task+0x138>)
 8003e76:	f44f 7242 	mov.w	r2, #776	; 0x308
 8003e7a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 8003e7e:	4b13      	ldr	r3, [pc, #76]	; (8003ecc <Ready_To_Drive_Task+0x138>)
 8003e80:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003e84:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			SendOnceMSG.TxData[0] = precharge_flag<<0;
 8003e88:	4b12      	ldr	r3, [pc, #72]	; (8003ed4 <Ready_To_Drive_Task+0x140>)
 8003e8a:	781a      	ldrb	r2, [r3, #0]
 8003e8c:	4b0f      	ldr	r3, [pc, #60]	; (8003ecc <Ready_To_Drive_Task+0x138>)
 8003e8e:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			SendOnceMSG.TxData[0] |= rtd_flag<<1;
 8003e92:	4b0e      	ldr	r3, [pc, #56]	; (8003ecc <Ready_To_Drive_Task+0x138>)
 8003e94:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 8003e98:	b25a      	sxtb	r2, r3
 8003e9a:	4b0b      	ldr	r3, [pc, #44]	; (8003ec8 <Ready_To_Drive_Task+0x134>)
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	005b      	lsls	r3, r3, #1
 8003ea0:	b25b      	sxtb	r3, r3
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	b25b      	sxtb	r3, r3
 8003ea6:	b2da      	uxtb	r2, r3
 8003ea8:	4b08      	ldr	r3, [pc, #32]	; (8003ecc <Ready_To_Drive_Task+0x138>)
 8003eaa:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8003eae:	4b0a      	ldr	r3, [pc, #40]	; (8003ed8 <Ready_To_Drive_Task+0x144>)
 8003eb0:	6818      	ldr	r0, [r3, #0]
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8003eb8:	4904      	ldr	r1, [pc, #16]	; (8003ecc <Ready_To_Drive_Task+0x138>)
 8003eba:	f00e f83d 	bl	8011f38 <xQueueGenericSend>
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8003ebe:	e76d      	b.n	8003d9c <Ready_To_Drive_Task+0x8>
 8003ec0:	24001044 	.word	0x24001044
 8003ec4:	24000dbc 	.word	0x24000dbc
 8003ec8:	2400106c 	.word	0x2400106c
 8003ecc:	24000cec 	.word	0x24000cec
 8003ed0:	24000e88 	.word	0x24000e88
 8003ed4:	24001069 	.word	0x24001069
 8003ed8:	2400105c 	.word	0x2400105c
 8003edc:	24000b38 	.word	0x24000b38
 8003ee0:	2400102c 	.word	0x2400102c

08003ee4 <Send_Once_Task>:
		}
		//osDelay(5);
	}
}

void Send_Once_Task(void  *argument){
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
	while(1){
		/* Unblocked when the queue has at least one message pending */
		xQueueReceive(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8003eec:	4b0c      	ldr	r3, [pc, #48]	; (8003f20 <Send_Once_Task+0x3c>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef4:	490b      	ldr	r1, [pc, #44]	; (8003f24 <Send_Once_Task+0x40>)
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f00e fa44 	bl	8012384 <xQueueReceive>
		QueueStatus = HAL_FDCAN_AddMessageToTxFifoQ(&SendOnceMSG.hfdcan,&SendOnceMSG.TxHeader,SendOnceMSG.TxData)!= HAL_OK;
 8003efc:	4a0a      	ldr	r2, [pc, #40]	; (8003f28 <Send_Once_Task+0x44>)
 8003efe:	490b      	ldr	r1, [pc, #44]	; (8003f2c <Send_Once_Task+0x48>)
 8003f00:	4808      	ldr	r0, [pc, #32]	; (8003f24 <Send_Once_Task+0x40>)
 8003f02:	f006 f9d8 	bl	800a2b6 <HAL_FDCAN_AddMessageToTxFifoQ>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	bf14      	ite	ne
 8003f0c:	2301      	movne	r3, #1
 8003f0e:	2300      	moveq	r3, #0
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	461a      	mov	r2, r3
 8003f14:	4b06      	ldr	r3, [pc, #24]	; (8003f30 <Send_Once_Task+0x4c>)
 8003f16:	701a      	strb	r2, [r3, #0]
		osDelay(5);
 8003f18:	2005      	movs	r0, #5
 8003f1a:	f00d fb89 	bl	8011630 <osDelay>
		xQueueReceive(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8003f1e:	e7e5      	b.n	8003eec <Send_Once_Task+0x8>
 8003f20:	2400105c 	.word	0x2400105c
 8003f24:	24000cec 	.word	0x24000cec
 8003f28:	24000db0 	.word	0x24000db0
 8003f2c:	24000d8c 	.word	0x24000d8c
 8003f30:	24001060 	.word	0x24001060

08003f34 <Enable_Inverter_Task>:
	}
}

void Enable_Inverter_Task(void  *argument){
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b082      	sub	sp, #8
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
	while(1){
		/* Unblocked when car is in RTD mode and APPS > 5 */
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8003f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8003f40:	2200      	movs	r2, #0
 8003f42:	2100      	movs	r1, #0
 8003f44:	2000      	movs	r0, #0
 8003f46:	f00f fe29 	bl	8013b9c <xTaskNotifyWait>

		/* Set Inverter Enabled flag */
		inverter_enabled = 1;
 8003f4a:	4b20      	ldr	r3, [pc, #128]	; (8003fcc <Enable_Inverter_Task+0x98>)
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	701a      	strb	r2, [r3, #0]

		/* Set which torque map will be used */
		map_idx = 1;
 8003f50:	4b1f      	ldr	r3, [pc, #124]	; (8003fd0 <Enable_Inverter_Task+0x9c>)
 8003f52:	2201      	movs	r2, #1
 8003f54:	701a      	strb	r2, [r3, #0]

		/* Critical Section?? */
		/* Lock inverter  */
		MotorCan.TxHeader.Identifier = 0x10;
 8003f56:	4b1f      	ldr	r3, [pc, #124]	; (8003fd4 <Enable_Inverter_Task+0xa0>)
 8003f58:	2210      	movs	r2, #16
 8003f5a:	621a      	str	r2, [r3, #32]
		MotorCan.TxHeader.DataLength = FDCAN_DLC_BYTES_3;
 8003f5c:	4b1d      	ldr	r3, [pc, #116]	; (8003fd4 <Enable_Inverter_Task+0xa0>)
 8003f5e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003f62:	62da      	str	r2, [r3, #44]	; 0x2c
		MotorCan.TxData[0] = 0x51;
 8003f64:	4b1b      	ldr	r3, [pc, #108]	; (8003fd4 <Enable_Inverter_Task+0xa0>)
 8003f66:	2251      	movs	r2, #81	; 0x51
 8003f68:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
		MotorCan.TxData[1] = 0x04;
 8003f6c:	4b19      	ldr	r3, [pc, #100]	; (8003fd4 <Enable_Inverter_Task+0xa0>)
 8003f6e:	2204      	movs	r2, #4
 8003f70:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
		MotorCan.TxData[2] = 0x00;
 8003f74:	4b17      	ldr	r3, [pc, #92]	; (8003fd4 <Enable_Inverter_Task+0xa0>)
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
		HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1,&MotorCan.TxHeader,MotorCan.TxData);
 8003f7c:	4a16      	ldr	r2, [pc, #88]	; (8003fd8 <Enable_Inverter_Task+0xa4>)
 8003f7e:	4917      	ldr	r1, [pc, #92]	; (8003fdc <Enable_Inverter_Task+0xa8>)
 8003f80:	4817      	ldr	r0, [pc, #92]	; (8003fe0 <Enable_Inverter_Task+0xac>)
 8003f82:	f006 f998 	bl	800a2b6 <HAL_FDCAN_AddMessageToTxFifoQ>

		osDelay(50);
 8003f86:	2032      	movs	r0, #50	; 0x32
 8003f88:	f00d fb52 	bl	8011630 <osDelay>
		/* Enable drive */
		MotorCan.TxHeader.Identifier = 0x10;
 8003f8c:	4b11      	ldr	r3, [pc, #68]	; (8003fd4 <Enable_Inverter_Task+0xa0>)
 8003f8e:	2210      	movs	r2, #16
 8003f90:	621a      	str	r2, [r3, #32]
		MotorCan.TxHeader.DataLength = FDCAN_DLC_BYTES_3;
 8003f92:	4b10      	ldr	r3, [pc, #64]	; (8003fd4 <Enable_Inverter_Task+0xa0>)
 8003f94:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003f98:	62da      	str	r2, [r3, #44]	; 0x2c
		MotorCan.TxData[0] = 0x51;
 8003f9a:	4b0e      	ldr	r3, [pc, #56]	; (8003fd4 <Enable_Inverter_Task+0xa0>)
 8003f9c:	2251      	movs	r2, #81	; 0x51
 8003f9e:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
		MotorCan.TxData[2] = 0x00;
 8003fa2:	4b0c      	ldr	r3, [pc, #48]	; (8003fd4 <Enable_Inverter_Task+0xa0>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
		MotorCan.TxData[1] = 0x00;
 8003faa:	4b0a      	ldr	r3, [pc, #40]	; (8003fd4 <Enable_Inverter_Task+0xa0>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
		HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1,&MotorCan.TxHeader,MotorCan.TxData);
 8003fb2:	4a09      	ldr	r2, [pc, #36]	; (8003fd8 <Enable_Inverter_Task+0xa4>)
 8003fb4:	4909      	ldr	r1, [pc, #36]	; (8003fdc <Enable_Inverter_Task+0xa8>)
 8003fb6:	480a      	ldr	r0, [pc, #40]	; (8003fe0 <Enable_Inverter_Task+0xac>)
 8003fb8:	f006 f97d 	bl	800a2b6 <HAL_FDCAN_AddMessageToTxFifoQ>

		HAL_GPIO_WritePin(GPIOA, MCU1_Pin,GPIO_PIN_SET);
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003fc2:	4808      	ldr	r0, [pc, #32]	; (8003fe4 <Enable_Inverter_Task+0xb0>)
 8003fc4:	f007 fb7e 	bl	800b6c4 <HAL_GPIO_WritePin>
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8003fc8:	e7b8      	b.n	8003f3c <Enable_Inverter_Task+0x8>
 8003fca:	bf00      	nop
 8003fcc:	2400106d 	.word	0x2400106d
 8003fd0:	24001070 	.word	0x24001070
 8003fd4:	24000b78 	.word	0x24000b78
 8003fd8:	24000be4 	.word	0x24000be4
 8003fdc:	24000b98 	.word	0x24000b98
 8003fe0:	24000de8 	.word	0x24000de8
 8003fe4:	58020000 	.word	0x58020000

08003fe8 <Disable_Inverter_Task>:
		//osDelay(5);
	}
}

void Disable_Inverter_Task(void  *argument){
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b082      	sub	sp, #8
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
	while(1){
		/* Unblocked when SD is opened or when car is in RTD mode but APPS <= 5 */
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8003ff0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	2100      	movs	r1, #0
 8003ff8:	2000      	movs	r0, #0
 8003ffa:	f00f fdcf 	bl	8013b9c <xTaskNotifyWait>

		/* Clear RTD flags */
		rtd_brake = 0;
 8003ffe:	4b21      	ldr	r3, [pc, #132]	; (8004084 <Disable_Inverter_Task+0x9c>)
 8004000:	2200      	movs	r2, #0
 8004002:	701a      	strb	r2, [r3, #0]
		rtd_apps = 0;
 8004004:	4b20      	ldr	r3, [pc, #128]	; (8004088 <Disable_Inverter_Task+0xa0>)
 8004006:	2200      	movs	r2, #0
 8004008:	701a      	strb	r2, [r3, #0]
		inverter_enabled = 0;
 800400a:	4b20      	ldr	r3, [pc, #128]	; (800408c <Disable_Inverter_Task+0xa4>)
 800400c:	2200      	movs	r2, #0
 800400e:	701a      	strb	r2, [r3, #0]
//		requested_trq = 0;

		/* Critical Section?? */
		/* Send zero torque command */
		MotorCan.TxHeader.Identifier = 0x10;
 8004010:	4b1f      	ldr	r3, [pc, #124]	; (8004090 <Disable_Inverter_Task+0xa8>)
 8004012:	2210      	movs	r2, #16
 8004014:	621a      	str	r2, [r3, #32]
		MotorCan.TxHeader.DataLength = FDCAN_DLC_BYTES_3;
 8004016:	4b1e      	ldr	r3, [pc, #120]	; (8004090 <Disable_Inverter_Task+0xa8>)
 8004018:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800401c:	62da      	str	r2, [r3, #44]	; 0x2c
		MotorCan.TxData[0] = 0x90;
 800401e:	4b1c      	ldr	r3, [pc, #112]	; (8004090 <Disable_Inverter_Task+0xa8>)
 8004020:	2290      	movs	r2, #144	; 0x90
 8004022:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
		MotorCan.TxData[1] = 0x00;
 8004026:	4b1a      	ldr	r3, [pc, #104]	; (8004090 <Disable_Inverter_Task+0xa8>)
 8004028:	2200      	movs	r2, #0
 800402a:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
		MotorCan.TxData[2] = 0x00;
 800402e:	4b18      	ldr	r3, [pc, #96]	; (8004090 <Disable_Inverter_Task+0xa8>)
 8004030:	2200      	movs	r2, #0
 8004032:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
		HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1,&MotorCan.TxHeader,MotorCan.TxData);
 8004036:	4a17      	ldr	r2, [pc, #92]	; (8004094 <Disable_Inverter_Task+0xac>)
 8004038:	4917      	ldr	r1, [pc, #92]	; (8004098 <Disable_Inverter_Task+0xb0>)
 800403a:	4818      	ldr	r0, [pc, #96]	; (800409c <Disable_Inverter_Task+0xb4>)
 800403c:	f006 f93b 	bl	800a2b6 <HAL_FDCAN_AddMessageToTxFifoQ>

		osDelay(50);
 8004040:	2032      	movs	r0, #50	; 0x32
 8004042:	f00d faf5 	bl	8011630 <osDelay>
		/* Disable inverter */
		MotorCan.TxHeader.Identifier = 0x10;
 8004046:	4b12      	ldr	r3, [pc, #72]	; (8004090 <Disable_Inverter_Task+0xa8>)
 8004048:	2210      	movs	r2, #16
 800404a:	621a      	str	r2, [r3, #32]
		MotorCan.TxHeader.DataLength = FDCAN_DLC_BYTES_3;
 800404c:	4b10      	ldr	r3, [pc, #64]	; (8004090 <Disable_Inverter_Task+0xa8>)
 800404e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8004052:	62da      	str	r2, [r3, #44]	; 0x2c
		MotorCan.TxData[0] = 0x51;
 8004054:	4b0e      	ldr	r3, [pc, #56]	; (8004090 <Disable_Inverter_Task+0xa8>)
 8004056:	2251      	movs	r2, #81	; 0x51
 8004058:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
		MotorCan.TxData[1] = 0x04;
 800405c:	4b0c      	ldr	r3, [pc, #48]	; (8004090 <Disable_Inverter_Task+0xa8>)
 800405e:	2204      	movs	r2, #4
 8004060:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
		MotorCan.TxData[2] = 0x00;
 8004064:	4b0a      	ldr	r3, [pc, #40]	; (8004090 <Disable_Inverter_Task+0xa8>)
 8004066:	2200      	movs	r2, #0
 8004068:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
		HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1,&MotorCan.TxHeader,MotorCan.TxData);
 800406c:	4a09      	ldr	r2, [pc, #36]	; (8004094 <Disable_Inverter_Task+0xac>)
 800406e:	490a      	ldr	r1, [pc, #40]	; (8004098 <Disable_Inverter_Task+0xb0>)
 8004070:	480a      	ldr	r0, [pc, #40]	; (800409c <Disable_Inverter_Task+0xb4>)
 8004072:	f006 f920 	bl	800a2b6 <HAL_FDCAN_AddMessageToTxFifoQ>

		HAL_GPIO_WritePin(GPIOA, MCU1_Pin,GPIO_PIN_RESET);
 8004076:	2200      	movs	r2, #0
 8004078:	f44f 7180 	mov.w	r1, #256	; 0x100
 800407c:	4808      	ldr	r0, [pc, #32]	; (80040a0 <Disable_Inverter_Task+0xb8>)
 800407e:	f007 fb21 	bl	800b6c4 <HAL_GPIO_WritePin>
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8004082:	e7b5      	b.n	8003ff0 <Disable_Inverter_Task+0x8>
 8004084:	24001071 	.word	0x24001071
 8004088:	24001072 	.word	0x24001072
 800408c:	2400106d 	.word	0x2400106d
 8004090:	24000b78 	.word	0x24000b78
 8004094:	24000be4 	.word	0x24000be4
 8004098:	24000b98 	.word	0x24000b98
 800409c:	24000de8 	.word	0x24000de8
 80040a0:	58020000 	.word	0x58020000
 80040a4:	00000000 	.word	0x00000000

080040a8 <Brake_Handler_Task>:
		//osDelay(5);
	}
}

void Brake_Handler_Task(void  *argument){
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b082      	sub	sp, #8
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
	while(1){
		/* Data processing from ADC 3.
		 * If brake pressure > 9 and Pre-charge is done (sem = 2), increment RTD semaphore. */
		xSemaphoreTake(xBrakeSemaphore,portMAX_DELAY);
 80040b0:	4b7b      	ldr	r3, [pc, #492]	; (80042a0 <Brake_Handler_Task+0x1f8>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f04f 31ff 	mov.w	r1, #4294967295
 80040b8:	4618      	mov	r0, r3
 80040ba:	f00e fa43 	bl	8012544 <xQueueSemaphoreTake>

		if(brf != 255 && brr != 255) {
 80040be:	4b79      	ldr	r3, [pc, #484]	; (80042a4 <Brake_Handler_Task+0x1fc>)
 80040c0:	edd3 7a00 	vldr	s15, [r3]
 80040c4:	ed9f 7a78 	vldr	s14, [pc, #480]	; 80042a8 <Brake_Handler_Task+0x200>
 80040c8:	eef4 7a47 	vcmp.f32	s15, s14
 80040cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040d0:	d00d      	beq.n	80040ee <Brake_Handler_Task+0x46>
 80040d2:	4b76      	ldr	r3, [pc, #472]	; (80042ac <Brake_Handler_Task+0x204>)
 80040d4:	edd3 7a00 	vldr	s15, [r3]
 80040d8:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80042a8 <Brake_Handler_Task+0x200>
 80040dc:	eef4 7a47 	vcmp.f32	s15, s14
 80040e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040e4:	d003      	beq.n	80040ee <Brake_Handler_Task+0x46>
			brake_plausibility = 0;
 80040e6:	4b72      	ldr	r3, [pc, #456]	; (80042b0 <Brake_Handler_Task+0x208>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	701a      	strb	r2, [r3, #0]
 80040ec:	e002      	b.n	80040f4 <Brake_Handler_Task+0x4c>
		}
		else {
			brake_plausibility = 1;
 80040ee:	4b70      	ldr	r3, [pc, #448]	; (80042b0 <Brake_Handler_Task+0x208>)
 80040f0:	2201      	movs	r2, #1
 80040f2:	701a      	strb	r2, [r3, #0]
		}

		if((abs(brf - brr) < 60) && brf != 255 && brr != 255) {
 80040f4:	4b6b      	ldr	r3, [pc, #428]	; (80042a4 <Brake_Handler_Task+0x1fc>)
 80040f6:	ed93 7a00 	vldr	s14, [r3]
 80040fa:	4b6c      	ldr	r3, [pc, #432]	; (80042ac <Brake_Handler_Task+0x204>)
 80040fc:	edd3 7a00 	vldr	s15, [r3]
 8004100:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004104:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004108:	ee17 3a90 	vmov	r3, s15
 800410c:	2b00      	cmp	r3, #0
 800410e:	bfb8      	it	lt
 8004110:	425b      	neglt	r3, r3
 8004112:	2b3b      	cmp	r3, #59	; 0x3b
 8004114:	dc17      	bgt.n	8004146 <Brake_Handler_Task+0x9e>
 8004116:	4b63      	ldr	r3, [pc, #396]	; (80042a4 <Brake_Handler_Task+0x1fc>)
 8004118:	edd3 7a00 	vldr	s15, [r3]
 800411c:	ed9f 7a62 	vldr	s14, [pc, #392]	; 80042a8 <Brake_Handler_Task+0x200>
 8004120:	eef4 7a47 	vcmp.f32	s15, s14
 8004124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004128:	d00d      	beq.n	8004146 <Brake_Handler_Task+0x9e>
 800412a:	4b60      	ldr	r3, [pc, #384]	; (80042ac <Brake_Handler_Task+0x204>)
 800412c:	edd3 7a00 	vldr	s15, [r3]
 8004130:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80042a8 <Brake_Handler_Task+0x200>
 8004134:	eef4 7a47 	vcmp.f32	s15, s14
 8004138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800413c:	d003      	beq.n	8004146 <Brake_Handler_Task+0x9e>
			brake_deviation = 0;
 800413e:	4b5d      	ldr	r3, [pc, #372]	; (80042b4 <Brake_Handler_Task+0x20c>)
 8004140:	2200      	movs	r2, #0
 8004142:	701a      	strb	r2, [r3, #0]
 8004144:	e002      	b.n	800414c <Brake_Handler_Task+0xa4>
		}
		else {
			brake_deviation = 1;
 8004146:	4b5b      	ldr	r3, [pc, #364]	; (80042b4 <Brake_Handler_Task+0x20c>)
 8004148:	2201      	movs	r2, #1
 800414a:	701a      	strb	r2, [r3, #0]
		}

		if(brf < 0.2){
 800414c:	4b55      	ldr	r3, [pc, #340]	; (80042a4 <Brake_Handler_Task+0x1fc>)
 800414e:	edd3 7a00 	vldr	s15, [r3]
 8004152:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004156:	ed9f 6b4a 	vldr	d6, [pc, #296]	; 8004280 <Brake_Handler_Task+0x1d8>
 800415a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800415e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004162:	d503      	bpl.n	800416c <Brake_Handler_Task+0xc4>
			brf = 255.0;
 8004164:	4b4f      	ldr	r3, [pc, #316]	; (80042a4 <Brake_Handler_Task+0x1fc>)
 8004166:	4a54      	ldr	r2, [pc, #336]	; (80042b8 <Brake_Handler_Task+0x210>)
 8004168:	601a      	str	r2, [r3, #0]
 800416a:	e011      	b.n	8004190 <Brake_Handler_Task+0xe8>
		}
		else{
			brf = (brf - 0.58) / 0.04;
 800416c:	4b4d      	ldr	r3, [pc, #308]	; (80042a4 <Brake_Handler_Task+0x1fc>)
 800416e:	edd3 7a00 	vldr	s15, [r3]
 8004172:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004176:	ed9f 6b44 	vldr	d6, [pc, #272]	; 8004288 <Brake_Handler_Task+0x1e0>
 800417a:	ee37 6b46 	vsub.f64	d6, d7, d6
 800417e:	ed9f 5b44 	vldr	d5, [pc, #272]	; 8004290 <Brake_Handler_Task+0x1e8>
 8004182:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8004186:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800418a:	4b46      	ldr	r3, [pc, #280]	; (80042a4 <Brake_Handler_Task+0x1fc>)
 800418c:	edc3 7a00 	vstr	s15, [r3]
		}

		if(brr < 0.2){
 8004190:	4b46      	ldr	r3, [pc, #280]	; (80042ac <Brake_Handler_Task+0x204>)
 8004192:	edd3 7a00 	vldr	s15, [r3]
 8004196:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800419a:	ed9f 6b39 	vldr	d6, [pc, #228]	; 8004280 <Brake_Handler_Task+0x1d8>
 800419e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80041a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041a6:	d503      	bpl.n	80041b0 <Brake_Handler_Task+0x108>
			brr = 255.0;
 80041a8:	4b40      	ldr	r3, [pc, #256]	; (80042ac <Brake_Handler_Task+0x204>)
 80041aa:	4a43      	ldr	r2, [pc, #268]	; (80042b8 <Brake_Handler_Task+0x210>)
 80041ac:	601a      	str	r2, [r3, #0]
 80041ae:	e011      	b.n	80041d4 <Brake_Handler_Task+0x12c>
		}
		else{
			brr = (brr - 0.59) / 0.04;
 80041b0:	4b3e      	ldr	r3, [pc, #248]	; (80042ac <Brake_Handler_Task+0x204>)
 80041b2:	edd3 7a00 	vldr	s15, [r3]
 80041b6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80041ba:	ed9f 6b37 	vldr	d6, [pc, #220]	; 8004298 <Brake_Handler_Task+0x1f0>
 80041be:	ee37 6b46 	vsub.f64	d6, d7, d6
 80041c2:	ed9f 5b33 	vldr	d5, [pc, #204]	; 8004290 <Brake_Handler_Task+0x1e8>
 80041c6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80041ca:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80041ce:	4b37      	ldr	r3, [pc, #220]	; (80042ac <Brake_Handler_Task+0x204>)
 80041d0:	edc3 7a00 	vstr	s15, [r3]
		}

		if(brf > 5 && uxSemaphoreGetCount(xRTDSemaphore) == 2){
 80041d4:	4b33      	ldr	r3, [pc, #204]	; (80042a4 <Brake_Handler_Task+0x1fc>)
 80041d6:	edd3 7a00 	vldr	s15, [r3]
 80041da:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80041de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041e6:	dd0f      	ble.n	8004208 <Brake_Handler_Task+0x160>
 80041e8:	4b34      	ldr	r3, [pc, #208]	; (80042bc <Brake_Handler_Task+0x214>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4618      	mov	r0, r3
 80041ee:	f00e fab5 	bl	801275c <uxQueueMessagesWaiting>
 80041f2:	4603      	mov	r3, r0
 80041f4:	2b02      	cmp	r3, #2
 80041f6:	d107      	bne.n	8004208 <Brake_Handler_Task+0x160>
			xSemaphoreGive(xRTDSemaphore);
 80041f8:	4b30      	ldr	r3, [pc, #192]	; (80042bc <Brake_Handler_Task+0x214>)
 80041fa:	6818      	ldr	r0, [r3, #0]
 80041fc:	2300      	movs	r3, #0
 80041fe:	2200      	movs	r2, #0
 8004200:	2100      	movs	r1, #0
 8004202:	f00d fe99 	bl	8011f38 <xQueueGenericSend>
 8004206:	e01e      	b.n	8004246 <Brake_Handler_Task+0x19e>
		}
		else if(brf <= 5 && uxSemaphoreGetCount(xRTDSemaphore) == 3 && !rtd_flag){
 8004208:	4b26      	ldr	r3, [pc, #152]	; (80042a4 <Brake_Handler_Task+0x1fc>)
 800420a:	edd3 7a00 	vldr	s15, [r3]
 800420e:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8004212:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800421a:	d814      	bhi.n	8004246 <Brake_Handler_Task+0x19e>
 800421c:	4b27      	ldr	r3, [pc, #156]	; (80042bc <Brake_Handler_Task+0x214>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4618      	mov	r0, r3
 8004222:	f00e fa9b 	bl	801275c <uxQueueMessagesWaiting>
 8004226:	4603      	mov	r3, r0
 8004228:	2b03      	cmp	r3, #3
 800422a:	d10c      	bne.n	8004246 <Brake_Handler_Task+0x19e>
 800422c:	4b24      	ldr	r3, [pc, #144]	; (80042c0 <Brake_Handler_Task+0x218>)
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d108      	bne.n	8004246 <Brake_Handler_Task+0x19e>
			xSemaphoreTake(xRTDSemaphore,0);
 8004234:	4b21      	ldr	r3, [pc, #132]	; (80042bc <Brake_Handler_Task+0x214>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	2100      	movs	r1, #0
 800423a:	4618      	mov	r0, r3
 800423c:	f00e f982 	bl	8012544 <xQueueSemaphoreTake>
			rtd_brake = 0;
 8004240:	4b20      	ldr	r3, [pc, #128]	; (80042c4 <Brake_Handler_Task+0x21c>)
 8004242:	2200      	movs	r2, #0
 8004244:	701a      	strb	r2, [r3, #0]
		}

		if(brf > 10 && Mission.autonomous && !rtd_flag) {
 8004246:	4b17      	ldr	r3, [pc, #92]	; (80042a4 <Brake_Handler_Task+0x1fc>)
 8004248:	edd3 7a00 	vldr	s15, [r3]
 800424c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004250:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004258:	dd0e      	ble.n	8004278 <Brake_Handler_Task+0x1d0>
 800425a:	4b1b      	ldr	r3, [pc, #108]	; (80042c8 <Brake_Handler_Task+0x220>)
 800425c:	785b      	ldrb	r3, [r3, #1]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00a      	beq.n	8004278 <Brake_Handler_Task+0x1d0>
 8004262:	4b17      	ldr	r3, [pc, #92]	; (80042c0 <Brake_Handler_Task+0x218>)
 8004264:	781b      	ldrb	r3, [r3, #0]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d106      	bne.n	8004278 <Brake_Handler_Task+0x1d0>
			xEventGroupSetBits(xAS_Status_EventGroup,BRAKES_ENGAGED);
 800426a:	4b18      	ldr	r3, [pc, #96]	; (80042cc <Brake_Handler_Task+0x224>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004272:	4618      	mov	r0, r3
 8004274:	f00d fb60 	bl	8011938 <xEventGroupSetBits>
		}
		osDelay(10);
 8004278:	200a      	movs	r0, #10
 800427a:	f00d f9d9 	bl	8011630 <osDelay>
		xSemaphoreTake(xBrakeSemaphore,portMAX_DELAY);
 800427e:	e717      	b.n	80040b0 <Brake_Handler_Task+0x8>
 8004280:	9999999a 	.word	0x9999999a
 8004284:	3fc99999 	.word	0x3fc99999
 8004288:	28f5c28f 	.word	0x28f5c28f
 800428c:	3fe28f5c 	.word	0x3fe28f5c
 8004290:	47ae147b 	.word	0x47ae147b
 8004294:	3fa47ae1 	.word	0x3fa47ae1
 8004298:	ae147ae1 	.word	0xae147ae1
 800429c:	3fe2e147 	.word	0x3fe2e147
 80042a0:	24001048 	.word	0x24001048
 80042a4:	24000860 	.word	0x24000860
 80042a8:	437f0000 	.word	0x437f0000
 80042ac:	24000868 	.word	0x24000868
 80042b0:	2400115b 	.word	0x2400115b
 80042b4:	2400115c 	.word	0x2400115c
 80042b8:	437f0000 	.word	0x437f0000
 80042bc:	24001044 	.word	0x24001044
 80042c0:	2400106c 	.word	0x2400106c
 80042c4:	24001071 	.word	0x24001071
 80042c8:	24000dbc 	.word	0x24000dbc
 80042cc:	2400102c 	.word	0x2400102c

080042d0 <APPS_Handler_Task>:
	}
}

void APPS_Handler_Task(void  *argument){
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
		/* Data processing from ADC 1,2.
		 * If car is in RTD mode and APPS > 5, notify Enable_Inverter Task.
		 * If APPS > 5 and inverter is enabled, notify Torque_Command Task.
		 * If inverter is enabled but APPS < 5, then notify Disable_Inverter Task */

		xSemaphoreTake(xAppsSemaphore,portMAX_DELAY);
 80042d8:	4b52      	ldr	r3, [pc, #328]	; (8004424 <APPS_Handler_Task+0x154>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f04f 31ff 	mov.w	r1, #4294967295
 80042e0:	4618      	mov	r0, r3
 80042e2:	f00e f92f 	bl	8012544 <xQueueSemaphoreTake>
		apps_time = xTaskGetTickCount();
 80042e6:	f00e fec9 	bl	801307c <xTaskGetTickCount>
 80042ea:	4603      	mov	r3, r0
 80042ec:	4a4e      	ldr	r2, [pc, #312]	; (8004428 <APPS_Handler_Task+0x158>)
 80042ee:	6013      	str	r3, [r2, #0]

		if(apps1 != 255 && apps2 != 255) {
 80042f0:	4b4e      	ldr	r3, [pc, #312]	; (800442c <APPS_Handler_Task+0x15c>)
 80042f2:	881b      	ldrh	r3, [r3, #0]
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	2bff      	cmp	r3, #255	; 0xff
 80042f8:	d008      	beq.n	800430c <APPS_Handler_Task+0x3c>
 80042fa:	4b4d      	ldr	r3, [pc, #308]	; (8004430 <APPS_Handler_Task+0x160>)
 80042fc:	881b      	ldrh	r3, [r3, #0]
 80042fe:	b29b      	uxth	r3, r3
 8004300:	2bff      	cmp	r3, #255	; 0xff
 8004302:	d003      	beq.n	800430c <APPS_Handler_Task+0x3c>
			apps_plausibility = 0;
 8004304:	4b4b      	ldr	r3, [pc, #300]	; (8004434 <APPS_Handler_Task+0x164>)
 8004306:	2200      	movs	r2, #0
 8004308:	701a      	strb	r2, [r3, #0]
 800430a:	e002      	b.n	8004312 <APPS_Handler_Task+0x42>
		}
		else {
			apps_plausibility = 1;
 800430c:	4b49      	ldr	r3, [pc, #292]	; (8004434 <APPS_Handler_Task+0x164>)
 800430e:	2201      	movs	r2, #1
 8004310:	701a      	strb	r2, [r3, #0]
		}

		if(abs(apps1 - apps2) < 20 && apps1 != 255 && apps2 != 255) {
 8004312:	4b46      	ldr	r3, [pc, #280]	; (800442c <APPS_Handler_Task+0x15c>)
 8004314:	881b      	ldrh	r3, [r3, #0]
 8004316:	b29b      	uxth	r3, r3
 8004318:	461a      	mov	r2, r3
 800431a:	4b45      	ldr	r3, [pc, #276]	; (8004430 <APPS_Handler_Task+0x160>)
 800431c:	881b      	ldrh	r3, [r3, #0]
 800431e:	b29b      	uxth	r3, r3
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	2b00      	cmp	r3, #0
 8004324:	bfb8      	it	lt
 8004326:	425b      	neglt	r3, r3
 8004328:	2b13      	cmp	r3, #19
 800432a:	dc12      	bgt.n	8004352 <APPS_Handler_Task+0x82>
 800432c:	4b3f      	ldr	r3, [pc, #252]	; (800442c <APPS_Handler_Task+0x15c>)
 800432e:	881b      	ldrh	r3, [r3, #0]
 8004330:	b29b      	uxth	r3, r3
 8004332:	2bff      	cmp	r3, #255	; 0xff
 8004334:	d00d      	beq.n	8004352 <APPS_Handler_Task+0x82>
 8004336:	4b3e      	ldr	r3, [pc, #248]	; (8004430 <APPS_Handler_Task+0x160>)
 8004338:	881b      	ldrh	r3, [r3, #0]
 800433a:	b29b      	uxth	r3, r3
 800433c:	2bff      	cmp	r3, #255	; 0xff
 800433e:	d008      	beq.n	8004352 <APPS_Handler_Task+0x82>
			apps_no_implausibility = xTaskGetTickCount();
 8004340:	f00e fe9c 	bl	801307c <xTaskGetTickCount>
 8004344:	4603      	mov	r3, r0
 8004346:	4a3c      	ldr	r2, [pc, #240]	; (8004438 <APPS_Handler_Task+0x168>)
 8004348:	6013      	str	r3, [r2, #0]
			apps_deviation = 0;
 800434a:	4b3c      	ldr	r3, [pc, #240]	; (800443c <APPS_Handler_Task+0x16c>)
 800434c:	2200      	movs	r2, #0
 800434e:	701a      	strb	r2, [r3, #0]
 8004350:	e009      	b.n	8004366 <APPS_Handler_Task+0x96>
		}
		else if(apps_time - apps_no_implausibility > 200){
 8004352:	4b35      	ldr	r3, [pc, #212]	; (8004428 <APPS_Handler_Task+0x158>)
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	4b38      	ldr	r3, [pc, #224]	; (8004438 <APPS_Handler_Task+0x168>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	2bc8      	cmp	r3, #200	; 0xc8
 800435e:	d902      	bls.n	8004366 <APPS_Handler_Task+0x96>
			apps_deviation = 1;
 8004360:	4b36      	ldr	r3, [pc, #216]	; (800443c <APPS_Handler_Task+0x16c>)
 8004362:	2201      	movs	r2, #1
 8004364:	701a      	strb	r2, [r3, #0]
		}

//		if(!apps_plausibility && !apps_deviation){
			apps = (apps1 + apps2)/2;
 8004366:	4b31      	ldr	r3, [pc, #196]	; (800442c <APPS_Handler_Task+0x15c>)
 8004368:	881b      	ldrh	r3, [r3, #0]
 800436a:	b29b      	uxth	r3, r3
 800436c:	461a      	mov	r2, r3
 800436e:	4b30      	ldr	r3, [pc, #192]	; (8004430 <APPS_Handler_Task+0x160>)
 8004370:	881b      	ldrh	r3, [r3, #0]
 8004372:	b29b      	uxth	r3, r3
 8004374:	4413      	add	r3, r2
 8004376:	2b00      	cmp	r3, #0
 8004378:	da00      	bge.n	800437c <APPS_Handler_Task+0xac>
 800437a:	3301      	adds	r3, #1
 800437c:	105b      	asrs	r3, r3, #1
 800437e:	b29a      	uxth	r2, r3
 8004380:	4b2f      	ldr	r3, [pc, #188]	; (8004440 <APPS_Handler_Task+0x170>)
 8004382:	801a      	strh	r2, [r3, #0]
//			apps = apps1;

			if(apps > 100) apps = 100;
 8004384:	4b2e      	ldr	r3, [pc, #184]	; (8004440 <APPS_Handler_Task+0x170>)
 8004386:	881b      	ldrh	r3, [r3, #0]
 8004388:	b29b      	uxth	r3, r3
 800438a:	2b64      	cmp	r3, #100	; 0x64
 800438c:	d902      	bls.n	8004394 <APPS_Handler_Task+0xc4>
 800438e:	4b2c      	ldr	r3, [pc, #176]	; (8004440 <APPS_Handler_Task+0x170>)
 8004390:	2264      	movs	r2, #100	; 0x64
 8004392:	801a      	strh	r2, [r3, #0]
// && !S_BSPD
			if(apps > 5 && !rtd_apps && rtd_flag && Mission.manual){
 8004394:	4b2a      	ldr	r3, [pc, #168]	; (8004440 <APPS_Handler_Task+0x170>)
 8004396:	881b      	ldrh	r3, [r3, #0]
 8004398:	b29b      	uxth	r3, r3
 800439a:	2b05      	cmp	r3, #5
 800439c:	d915      	bls.n	80043ca <APPS_Handler_Task+0xfa>
 800439e:	4b29      	ldr	r3, [pc, #164]	; (8004444 <APPS_Handler_Task+0x174>)
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d111      	bne.n	80043ca <APPS_Handler_Task+0xfa>
 80043a6:	4b28      	ldr	r3, [pc, #160]	; (8004448 <APPS_Handler_Task+0x178>)
 80043a8:	781b      	ldrb	r3, [r3, #0]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d00d      	beq.n	80043ca <APPS_Handler_Task+0xfa>
 80043ae:	4b27      	ldr	r3, [pc, #156]	; (800444c <APPS_Handler_Task+0x17c>)
 80043b0:	789b      	ldrb	r3, [r3, #2]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d009      	beq.n	80043ca <APPS_Handler_Task+0xfa>
				rtd_apps = 1;
 80043b6:	4b23      	ldr	r3, [pc, #140]	; (8004444 <APPS_Handler_Task+0x174>)
 80043b8:	2201      	movs	r2, #1
 80043ba:	701a      	strb	r2, [r3, #0]
				xTaskNotify(Enable_Inverter,0,eNoAction);
 80043bc:	4b24      	ldr	r3, [pc, #144]	; (8004450 <APPS_Handler_Task+0x180>)
 80043be:	6818      	ldr	r0, [r3, #0]
 80043c0:	2300      	movs	r3, #0
 80043c2:	2200      	movs	r2, #0
 80043c4:	2100      	movs	r1, #0
 80043c6:	f00f fc43 	bl	8013c50 <xTaskGenericNotify>
			}
// && !S_BSPD
			if(apps > 5 && inverter_enabled && Mission.manual){
 80043ca:	4b1d      	ldr	r3, [pc, #116]	; (8004440 <APPS_Handler_Task+0x170>)
 80043cc:	881b      	ldrh	r3, [r3, #0]
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	2b05      	cmp	r3, #5
 80043d2:	d90e      	bls.n	80043f2 <APPS_Handler_Task+0x122>
 80043d4:	4b1f      	ldr	r3, [pc, #124]	; (8004454 <APPS_Handler_Task+0x184>)
 80043d6:	781b      	ldrb	r3, [r3, #0]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d00a      	beq.n	80043f2 <APPS_Handler_Task+0x122>
 80043dc:	4b1b      	ldr	r3, [pc, #108]	; (800444c <APPS_Handler_Task+0x17c>)
 80043de:	789b      	ldrb	r3, [r3, #2]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d006      	beq.n	80043f2 <APPS_Handler_Task+0x122>
				xTaskNotify(Torque_Command,0,eNoAction);
 80043e4:	4b1c      	ldr	r3, [pc, #112]	; (8004458 <APPS_Handler_Task+0x188>)
 80043e6:	6818      	ldr	r0, [r3, #0]
 80043e8:	2300      	movs	r3, #0
 80043ea:	2200      	movs	r2, #0
 80043ec:	2100      	movs	r1, #0
 80043ee:	f00f fc2f 	bl	8013c50 <xTaskGenericNotify>
			}

			if(apps <= 5 && inverter_enabled && Mission.manual){
 80043f2:	4b13      	ldr	r3, [pc, #76]	; (8004440 <APPS_Handler_Task+0x170>)
 80043f4:	881b      	ldrh	r3, [r3, #0]
 80043f6:	b29b      	uxth	r3, r3
 80043f8:	2b05      	cmp	r3, #5
 80043fa:	d80e      	bhi.n	800441a <APPS_Handler_Task+0x14a>
 80043fc:	4b15      	ldr	r3, [pc, #84]	; (8004454 <APPS_Handler_Task+0x184>)
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d00a      	beq.n	800441a <APPS_Handler_Task+0x14a>
 8004404:	4b11      	ldr	r3, [pc, #68]	; (800444c <APPS_Handler_Task+0x17c>)
 8004406:	789b      	ldrb	r3, [r3, #2]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d006      	beq.n	800441a <APPS_Handler_Task+0x14a>
				xTaskNotify(Disable_Inverter,0,eNoAction);
 800440c:	4b13      	ldr	r3, [pc, #76]	; (800445c <APPS_Handler_Task+0x18c>)
 800440e:	6818      	ldr	r0, [r3, #0]
 8004410:	2300      	movs	r3, #0
 8004412:	2200      	movs	r2, #0
 8004414:	2100      	movs	r1, #0
 8004416:	f00f fc1b 	bl	8013c50 <xTaskGenericNotify>
//		}
//		else{
//			apps = 0;
//			xTaskNotify(Disable_Inverter,0,eNoAction);
//		}
		osDelay(10);
 800441a:	200a      	movs	r0, #10
 800441c:	f00d f908 	bl	8011630 <osDelay>
		xSemaphoreTake(xAppsSemaphore,portMAX_DELAY);
 8004420:	e75a      	b.n	80042d8 <APPS_Handler_Task+0x8>
 8004422:	bf00      	nop
 8004424:	2400104c 	.word	0x2400104c
 8004428:	2400114c 	.word	0x2400114c
 800442c:	24000858 	.word	0x24000858
 8004430:	2400085a 	.word	0x2400085a
 8004434:	24001159 	.word	0x24001159
 8004438:	24001150 	.word	0x24001150
 800443c:	2400115a 	.word	0x2400115a
 8004440:	2400085c 	.word	0x2400085c
 8004444:	24001072 	.word	0x24001072
 8004448:	2400106c 	.word	0x2400106c
 800444c:	24000dbc 	.word	0x24000dbc
 8004450:	24000fe4 	.word	0x24000fe4
 8004454:	2400106d 	.word	0x2400106d
 8004458:	24000ff8 	.word	0x24000ff8
 800445c:	24000fe8 	.word	0x24000fe8

08004460 <Mission_Handler_Task>:
	}
}

void Mission_Handler_Task(void *argument){
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
	while(1){
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8004468:	f04f 33ff 	mov.w	r3, #4294967295
 800446c:	2200      	movs	r2, #0
 800446e:	2100      	movs	r1, #0
 8004470:	2000      	movs	r0, #0
 8004472:	f00f fb93 	bl	8013b9c <xTaskNotifyWait>

		if(Mission.event != 0 && !Mission.locked){
 8004476:	4b54      	ldr	r3, [pc, #336]	; (80045c8 <Mission_Handler_Task+0x168>)
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d023      	beq.n	80044c6 <Mission_Handler_Task+0x66>
 800447e:	4b52      	ldr	r3, [pc, #328]	; (80045c8 <Mission_Handler_Task+0x168>)
 8004480:	78db      	ldrb	r3, [r3, #3]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d11f      	bne.n	80044c6 <Mission_Handler_Task+0x66>
			SendOnceMSG.hfdcan = hfdcan3;
 8004486:	4a51      	ldr	r2, [pc, #324]	; (80045cc <Mission_Handler_Task+0x16c>)
 8004488:	4b51      	ldr	r3, [pc, #324]	; (80045d0 <Mission_Handler_Task+0x170>)
 800448a:	4610      	mov	r0, r2
 800448c:	4619      	mov	r1, r3
 800448e:	23a0      	movs	r3, #160	; 0xa0
 8004490:	461a      	mov	r2, r3
 8004492:	f010 fdf7 	bl	8015084 <memcpy>
			SendOnceMSG.TxHeader.Identifier = AUTONOMOUS_TO_DASH_1;
 8004496:	4b4d      	ldr	r3, [pc, #308]	; (80045cc <Mission_Handler_Task+0x16c>)
 8004498:	f240 2281 	movw	r2, #641	; 0x281
 800449c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 80044a0:	4b4a      	ldr	r3, [pc, #296]	; (80045cc <Mission_Handler_Task+0x16c>)
 80044a2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80044a6:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			SendOnceMSG.TxData[0] = Mission.event;
 80044aa:	4b47      	ldr	r3, [pc, #284]	; (80045c8 <Mission_Handler_Task+0x168>)
 80044ac:	781a      	ldrb	r2, [r3, #0]
 80044ae:	4b47      	ldr	r3, [pc, #284]	; (80045cc <Mission_Handler_Task+0x16c>)
 80044b0:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 80044b4:	4b47      	ldr	r3, [pc, #284]	; (80045d4 <Mission_Handler_Task+0x174>)
 80044b6:	6818      	ldr	r0, [r3, #0]
 80044b8:	2300      	movs	r3, #0
 80044ba:	f04f 32ff 	mov.w	r2, #4294967295
 80044be:	4943      	ldr	r1, [pc, #268]	; (80045cc <Mission_Handler_Task+0x16c>)
 80044c0:	f00d fd3a 	bl	8011f38 <xQueueGenericSend>
 80044c4:	e07c      	b.n	80045c0 <Mission_Handler_Task+0x160>
		}
		else if(Mission.event == MANUAL && Mission.locked){
 80044c6:	4b40      	ldr	r3, [pc, #256]	; (80045c8 <Mission_Handler_Task+0x168>)
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	2b40      	cmp	r3, #64	; 0x40
 80044cc:	d11c      	bne.n	8004508 <Mission_Handler_Task+0xa8>
 80044ce:	4b3e      	ldr	r3, [pc, #248]	; (80045c8 <Mission_Handler_Task+0x168>)
 80044d0:	78db      	ldrb	r3, [r3, #3]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d018      	beq.n	8004508 <Mission_Handler_Task+0xa8>
			Mission.manual = 1;
 80044d6:	4b3c      	ldr	r3, [pc, #240]	; (80045c8 <Mission_Handler_Task+0x168>)
 80044d8:	2201      	movs	r2, #1
 80044da:	709a      	strb	r2, [r3, #2]
			Mission.autonomous = 0;
 80044dc:	4b3a      	ldr	r3, [pc, #232]	; (80045c8 <Mission_Handler_Task+0x168>)
 80044de:	2200      	movs	r2, #0
 80044e0:	705a      	strb	r2, [r3, #1]
			xEventGroupSetBits(xPrecharge_EventGroup,MISSION_LOCKED);
 80044e2:	4b3d      	ldr	r3, [pc, #244]	; (80045d8 <Mission_Handler_Task+0x178>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	2120      	movs	r1, #32
 80044e8:	4618      	mov	r0, r3
 80044ea:	f00d fa25 	bl	8011938 <xEventGroupSetBits>
			xEventGroupSetBits(xAS_Status_EventGroup,MISSION_SELECTED);
 80044ee:	4b3b      	ldr	r3, [pc, #236]	; (80045dc <Mission_Handler_Task+0x17c>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	2108      	movs	r1, #8
 80044f4:	4618      	mov	r0, r3
 80044f6:	f00d fa1f 	bl	8011938 <xEventGroupSetBits>
			xEventGroupClearBits(xAS_Status_EventGroup,AUTONOMOUS_MODE);
 80044fa:	4b38      	ldr	r3, [pc, #224]	; (80045dc <Mission_Handler_Task+0x17c>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	2102      	movs	r1, #2
 8004500:	4618      	mov	r0, r3
 8004502:	f00d f9cd 	bl	80118a0 <xEventGroupClearBits>
 8004506:	e05b      	b.n	80045c0 <Mission_Handler_Task+0x160>
		}
		else if(Mission.event != MANUAL && Mission.locked){
 8004508:	4b2f      	ldr	r3, [pc, #188]	; (80045c8 <Mission_Handler_Task+0x168>)
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	2b40      	cmp	r3, #64	; 0x40
 800450e:	d03d      	beq.n	800458c <Mission_Handler_Task+0x12c>
 8004510:	4b2d      	ldr	r3, [pc, #180]	; (80045c8 <Mission_Handler_Task+0x168>)
 8004512:	78db      	ldrb	r3, [r3, #3]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d039      	beq.n	800458c <Mission_Handler_Task+0x12c>
			Mission.autonomous = 1;
 8004518:	4b2b      	ldr	r3, [pc, #172]	; (80045c8 <Mission_Handler_Task+0x168>)
 800451a:	2201      	movs	r2, #1
 800451c:	705a      	strb	r2, [r3, #1]
			Mission.manual = 0;
 800451e:	4b2a      	ldr	r3, [pc, #168]	; (80045c8 <Mission_Handler_Task+0x168>)
 8004520:	2200      	movs	r2, #0
 8004522:	709a      	strb	r2, [r3, #2]

			SendOnceMSG.hfdcan = hfdcan3;
 8004524:	4a29      	ldr	r2, [pc, #164]	; (80045cc <Mission_Handler_Task+0x16c>)
 8004526:	4b2a      	ldr	r3, [pc, #168]	; (80045d0 <Mission_Handler_Task+0x170>)
 8004528:	4610      	mov	r0, r2
 800452a:	4619      	mov	r1, r3
 800452c:	23a0      	movs	r3, #160	; 0xa0
 800452e:	461a      	mov	r2, r3
 8004530:	f010 fda8 	bl	8015084 <memcpy>
			SendOnceMSG.TxHeader.Identifier = AUTONOMOUS_TO_RES;
 8004534:	4b25      	ldr	r3, [pc, #148]	; (80045cc <Mission_Handler_Task+0x16c>)
 8004536:	2200      	movs	r2, #0
 8004538:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_2;
 800453c:	4b23      	ldr	r3, [pc, #140]	; (80045cc <Mission_Handler_Task+0x16c>)
 800453e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004542:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			SendOnceMSG.TxData[0] = 0x01;
 8004546:	4b21      	ldr	r3, [pc, #132]	; (80045cc <Mission_Handler_Task+0x16c>)
 8004548:	2201      	movs	r2, #1
 800454a:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			SendOnceMSG.TxData[1] = 0x00;
 800454e:	4b1f      	ldr	r3, [pc, #124]	; (80045cc <Mission_Handler_Task+0x16c>)
 8004550:	2200      	movs	r2, #0
 8004552:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
			xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8004556:	4b1f      	ldr	r3, [pc, #124]	; (80045d4 <Mission_Handler_Task+0x174>)
 8004558:	6818      	ldr	r0, [r3, #0]
 800455a:	2300      	movs	r3, #0
 800455c:	f04f 32ff 	mov.w	r2, #4294967295
 8004560:	491a      	ldr	r1, [pc, #104]	; (80045cc <Mission_Handler_Task+0x16c>)
 8004562:	f00d fce9 	bl	8011f38 <xQueueGenericSend>

			xEventGroupSetBits(xAS_Status_EventGroup,AUTONOMOUS_MODE);
 8004566:	4b1d      	ldr	r3, [pc, #116]	; (80045dc <Mission_Handler_Task+0x17c>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2102      	movs	r1, #2
 800456c:	4618      	mov	r0, r3
 800456e:	f00d f9e3 	bl	8011938 <xEventGroupSetBits>
			xEventGroupSetBits(xAS_Status_EventGroup,MISSION_SELECTED);
 8004572:	4b1a      	ldr	r3, [pc, #104]	; (80045dc <Mission_Handler_Task+0x17c>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	2108      	movs	r1, #8
 8004578:	4618      	mov	r0, r3
 800457a:	f00d f9dd 	bl	8011938 <xEventGroupSetBits>
			xEventGroupSetBits(xPrecharge_EventGroup,MISSION_LOCKED);
 800457e:	4b16      	ldr	r3, [pc, #88]	; (80045d8 <Mission_Handler_Task+0x178>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	2120      	movs	r1, #32
 8004584:	4618      	mov	r0, r3
 8004586:	f00d f9d7 	bl	8011938 <xEventGroupSetBits>
 800458a:	e019      	b.n	80045c0 <Mission_Handler_Task+0x160>
		}
		else if(Mission.event == 0 && !Mission.locked){
 800458c:	4b0e      	ldr	r3, [pc, #56]	; (80045c8 <Mission_Handler_Task+0x168>)
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d115      	bne.n	80045c0 <Mission_Handler_Task+0x160>
 8004594:	4b0c      	ldr	r3, [pc, #48]	; (80045c8 <Mission_Handler_Task+0x168>)
 8004596:	78db      	ldrb	r3, [r3, #3]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d111      	bne.n	80045c0 <Mission_Handler_Task+0x160>
			Mission.autonomous = 0;
 800459c:	4b0a      	ldr	r3, [pc, #40]	; (80045c8 <Mission_Handler_Task+0x168>)
 800459e:	2200      	movs	r2, #0
 80045a0:	705a      	strb	r2, [r3, #1]
			Mission.manual = 0;
 80045a2:	4b09      	ldr	r3, [pc, #36]	; (80045c8 <Mission_Handler_Task+0x168>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	709a      	strb	r2, [r3, #2]
			xEventGroupClearBits(xPrecharge_EventGroup,MISSION_LOCKED);
 80045a8:	4b0b      	ldr	r3, [pc, #44]	; (80045d8 <Mission_Handler_Task+0x178>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2120      	movs	r1, #32
 80045ae:	4618      	mov	r0, r3
 80045b0:	f00d f976 	bl	80118a0 <xEventGroupClearBits>
			xEventGroupClearBits(xPrecharge_EventGroup,MISSION_SELECTED);
 80045b4:	4b08      	ldr	r3, [pc, #32]	; (80045d8 <Mission_Handler_Task+0x178>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	2108      	movs	r1, #8
 80045ba:	4618      	mov	r0, r3
 80045bc:	f00d f970 	bl	80118a0 <xEventGroupClearBits>
		}
		osDelay(5);
 80045c0:	2005      	movs	r0, #5
 80045c2:	f00d f835 	bl	8011630 <osDelay>
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 80045c6:	e74f      	b.n	8004468 <Mission_Handler_Task+0x8>
 80045c8:	24000dbc 	.word	0x24000dbc
 80045cc:	24000cec 	.word	0x24000cec
 80045d0:	24000f28 	.word	0x24000f28
 80045d4:	2400105c 	.word	0x2400105c
 80045d8:	24001028 	.word	0x24001028
 80045dc:	2400102c 	.word	0x2400102c

080045e0 <Torque_Command_Task>:
	}
}

void Torque_Command_Task(void *argument){
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b082      	sub	sp, #8
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
	while(1){
		/* Block until Inverter enabled and APPS > 5. Then, check if TCS is activated and execute the respective code.
		 * Also, unblock Power_Limiter Task and finally, fill in the next torque command data */
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 80045e8:	f04f 33ff 	mov.w	r3, #4294967295
 80045ec:	2200      	movs	r2, #0
 80045ee:	2100      	movs	r1, #0
 80045f0:	2000      	movs	r0, #0
 80045f2:	f00f fad3 	bl	8013b9c <xTaskNotifyWait>

		requested_trq = -trq[apps][map_idx];
 80045f6:	4b82      	ldr	r3, [pc, #520]	; (8004800 <Torque_Command_Task+0x220>)
 80045f8:	881b      	ldrh	r3, [r3, #0]
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	4619      	mov	r1, r3
 80045fe:	4b81      	ldr	r3, [pc, #516]	; (8004804 <Torque_Command_Task+0x224>)
 8004600:	781b      	ldrb	r3, [r3, #0]
 8004602:	4618      	mov	r0, r3
 8004604:	4a80      	ldr	r2, [pc, #512]	; (8004808 <Torque_Command_Task+0x228>)
 8004606:	460b      	mov	r3, r1
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	440b      	add	r3, r1
 800460c:	005b      	lsls	r3, r3, #1
 800460e:	4403      	add	r3, r0
 8004610:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004614:	425b      	negs	r3, r3
 8004616:	b29b      	uxth	r3, r3
 8004618:	b21a      	sxth	r2, r3
 800461a:	4b7c      	ldr	r3, [pc, #496]	; (800480c <Torque_Command_Task+0x22c>)
 800461c:	801a      	strh	r2, [r3, #0]
//		if(xSemaphoreTake(xTCSSemaphore,0) == pdPASS){
//			xTaskNotify(Traction_Control,0,eNoAction);
//		}
//		xSemaphoreGive(xPowerSemaphore);

		if(motor_rpm == 0){
 800461e:	4b7c      	ldr	r3, [pc, #496]	; (8004810 <Torque_Command_Task+0x230>)
 8004620:	881b      	ldrh	r3, [r3, #0]
 8004622:	b21b      	sxth	r3, r3
 8004624:	2b00      	cmp	r3, #0
 8004626:	d10e      	bne.n	8004646 <Torque_Command_Task+0x66>
			i_des = i_con*1.1;
 8004628:	4b7a      	ldr	r3, [pc, #488]	; (8004814 <Torque_Command_Task+0x234>)
 800462a:	edd3 7a00 	vldr	s15, [r3]
 800462e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004632:	ed9f 6b6b 	vldr	d6, [pc, #428]	; 80047e0 <Torque_Command_Task+0x200>
 8004636:	ee27 7b06 	vmul.f64	d7, d7, d6
 800463a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800463e:	4b76      	ldr	r3, [pc, #472]	; (8004818 <Torque_Command_Task+0x238>)
 8004640:	edc3 7a00 	vstr	s15, [r3]
 8004644:	e023      	b.n	800468e <Torque_Command_Task+0xae>
		}
		else if(motor_rpm > 0){
 8004646:	4b72      	ldr	r3, [pc, #456]	; (8004810 <Torque_Command_Task+0x230>)
 8004648:	881b      	ldrh	r3, [r3, #0]
 800464a:	b21b      	sxth	r3, r3
 800464c:	2b00      	cmp	r3, #0
 800464e:	dd1e      	ble.n	800468e <Torque_Command_Task+0xae>
			/* Torque in N*m */
			i_des = max_power*60/(motor_rpm*2*3.14159265359);
 8004650:	4b72      	ldr	r3, [pc, #456]	; (800481c <Torque_Command_Task+0x23c>)
 8004652:	781b      	ldrb	r3, [r3, #0]
 8004654:	b2db      	uxtb	r3, r3
 8004656:	461a      	mov	r2, r3
 8004658:	f24b 4378 	movw	r3, #46200	; 0xb478
 800465c:	fb02 f303 	mul.w	r3, r2, r3
 8004660:	ee07 3a90 	vmov	s15, r3
 8004664:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8004668:	4b69      	ldr	r3, [pc, #420]	; (8004810 <Torque_Command_Task+0x230>)
 800466a:	881b      	ldrh	r3, [r3, #0]
 800466c:	b21b      	sxth	r3, r3
 800466e:	005b      	lsls	r3, r3, #1
 8004670:	ee07 3a90 	vmov	s15, r3
 8004674:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004678:	ed9f 6b5b 	vldr	d6, [pc, #364]	; 80047e8 <Torque_Command_Task+0x208>
 800467c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8004680:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8004684:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8004688:	4b63      	ldr	r3, [pc, #396]	; (8004818 <Torque_Command_Task+0x238>)
 800468a:	edc3 7a00 	vstr	s15, [r3]
		}
		/* Current in AmpRms */
		i_des = i_des/trq_to_curr;
 800468e:	4b62      	ldr	r3, [pc, #392]	; (8004818 <Torque_Command_Task+0x238>)
 8004690:	edd3 6a00 	vldr	s13, [r3]
 8004694:	4b62      	ldr	r3, [pc, #392]	; (8004820 <Torque_Command_Task+0x240>)
 8004696:	ed93 7a00 	vldr	s14, [r3]
 800469a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800469e:	4b5e      	ldr	r3, [pc, #376]	; (8004818 <Torque_Command_Task+0x238>)
 80046a0:	edc3 7a00 	vstr	s15, [r3]

		if(i_des/i_con >= 1){
 80046a4:	4b5c      	ldr	r3, [pc, #368]	; (8004818 <Torque_Command_Task+0x238>)
 80046a6:	edd3 6a00 	vldr	s13, [r3]
 80046aa:	4b5a      	ldr	r3, [pc, #360]	; (8004814 <Torque_Command_Task+0x234>)
 80046ac:	ed93 7a00 	vldr	s14, [r3]
 80046b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046b4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80046b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046c0:	db03      	blt.n	80046ca <Torque_Command_Task+0xea>
			i_des = -32767;
 80046c2:	4b55      	ldr	r3, [pc, #340]	; (8004818 <Torque_Command_Task+0x238>)
 80046c4:	4a57      	ldr	r2, [pc, #348]	; (8004824 <Torque_Command_Task+0x244>)
 80046c6:	601a      	str	r2, [r3, #0]
 80046c8:	e014      	b.n	80046f4 <Torque_Command_Task+0x114>
		}
		else{
			i_des = (-18000.0)*i_des/i_con;
 80046ca:	4b53      	ldr	r3, [pc, #332]	; (8004818 <Torque_Command_Task+0x238>)
 80046cc:	edd3 7a00 	vldr	s15, [r3]
 80046d0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80046d4:	ed9f 6b46 	vldr	d6, [pc, #280]	; 80047f0 <Torque_Command_Task+0x210>
 80046d8:	ee27 5b06 	vmul.f64	d5, d7, d6
 80046dc:	4b4d      	ldr	r3, [pc, #308]	; (8004814 <Torque_Command_Task+0x234>)
 80046de:	edd3 7a00 	vldr	s15, [r3]
 80046e2:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80046e6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80046ea:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80046ee:	4b4a      	ldr	r3, [pc, #296]	; (8004818 <Torque_Command_Task+0x238>)
 80046f0:	edc3 7a00 	vstr	s15, [r3]
		}

		lim_trq = i_des;
 80046f4:	4b48      	ldr	r3, [pc, #288]	; (8004818 <Torque_Command_Task+0x238>)
 80046f6:	edd3 7a00 	vldr	s15, [r3]
 80046fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80046fe:	ee17 3a90 	vmov	r3, s15
 8004702:	b21a      	sxth	r2, r3
 8004704:	4b48      	ldr	r3, [pc, #288]	; (8004828 <Torque_Command_Task+0x248>)
 8004706:	801a      	strh	r2, [r3, #0]
		requested_trq = fmax(requested_trq,lim_trq);
 8004708:	4b40      	ldr	r3, [pc, #256]	; (800480c <Torque_Command_Task+0x22c>)
 800470a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800470e:	ee07 3a90 	vmov	s15, r3
 8004712:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004716:	4b44      	ldr	r3, [pc, #272]	; (8004828 <Torque_Command_Task+0x248>)
 8004718:	f9b3 3000 	ldrsh.w	r3, [r3]
 800471c:	ee06 3a90 	vmov	s13, r3
 8004720:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8004724:	eeb0 1b46 	vmov.f64	d1, d6
 8004728:	eeb0 0b47 	vmov.f64	d0, d7
 800472c:	f010 fcb8 	bl	80150a0 <fmax>
 8004730:	eeb0 7b40 	vmov.f64	d7, d0
 8004734:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8004738:	ee17 3a90 	vmov	r3, s15
 800473c:	b21a      	sxth	r2, r3
 800473e:	4b33      	ldr	r3, [pc, #204]	; (800480c <Torque_Command_Task+0x22c>)
 8004740:	801a      	strh	r2, [r3, #0]
		requested_trq = fmin(requested_trq,0);
 8004742:	4b32      	ldr	r3, [pc, #200]	; (800480c <Torque_Command_Task+0x22c>)
 8004744:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004748:	ee07 3a90 	vmov	s15, r3
 800474c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004750:	ed9f 1b29 	vldr	d1, [pc, #164]	; 80047f8 <Torque_Command_Task+0x218>
 8004754:	eeb0 0b47 	vmov.f64	d0, d7
 8004758:	f010 fcbd 	bl	80150d6 <fmin>
 800475c:	eeb0 7b40 	vmov.f64	d7, d0
 8004760:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8004764:	ee17 3a90 	vmov	r3, s15
 8004768:	b21a      	sxth	r2, r3
 800476a:	4b28      	ldr	r3, [pc, #160]	; (800480c <Torque_Command_Task+0x22c>)
 800476c:	801a      	strh	r2, [r3, #0]

//		if((requested_trq > -22000) && (requested_trq < 0))
//		{
				MotorCan.TxData[1] = requested_trq;
 800476e:	4b27      	ldr	r3, [pc, #156]	; (800480c <Torque_Command_Task+0x22c>)
 8004770:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004774:	b2da      	uxtb	r2, r3
 8004776:	4b2d      	ldr	r3, [pc, #180]	; (800482c <Torque_Command_Task+0x24c>)
 8004778:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
				MotorCan.TxData[2] = requested_trq >> 8;
 800477c:	4b23      	ldr	r3, [pc, #140]	; (800480c <Torque_Command_Task+0x22c>)
 800477e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004782:	121b      	asrs	r3, r3, #8
 8004784:	b21b      	sxth	r3, r3
 8004786:	b2da      	uxtb	r2, r3
 8004788:	4b28      	ldr	r3, [pc, #160]	; (800482c <Torque_Command_Task+0x24c>)
 800478a:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e

				if(requested_trq == lim_trq){
 800478e:	4b1f      	ldr	r3, [pc, #124]	; (800480c <Torque_Command_Task+0x22c>)
 8004790:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004794:	4b24      	ldr	r3, [pc, #144]	; (8004828 <Torque_Command_Task+0x248>)
 8004796:	f9b3 3000 	ldrsh.w	r3, [r3]
 800479a:	429a      	cmp	r2, r3
 800479c:	d103      	bne.n	80047a6 <Torque_Command_Task+0x1c6>
					power_limit_active = 1;
 800479e:	4b24      	ldr	r3, [pc, #144]	; (8004830 <Torque_Command_Task+0x250>)
 80047a0:	2201      	movs	r2, #1
 80047a2:	701a      	strb	r2, [r3, #0]
 80047a4:	e002      	b.n	80047ac <Torque_Command_Task+0x1cc>
				}
				else power_limit_active = 0;
 80047a6:	4b22      	ldr	r3, [pc, #136]	; (8004830 <Torque_Command_Task+0x250>)
 80047a8:	2200      	movs	r2, #0
 80047aa:	701a      	strb	r2, [r3, #0]

				MotorCan.TxHeader.Identifier = 0x10;
 80047ac:	4b1f      	ldr	r3, [pc, #124]	; (800482c <Torque_Command_Task+0x24c>)
 80047ae:	2210      	movs	r2, #16
 80047b0:	621a      	str	r2, [r3, #32]
				MotorCan.TxHeader.DataLength = FDCAN_DLC_BYTES_3;
 80047b2:	4b1e      	ldr	r3, [pc, #120]	; (800482c <Torque_Command_Task+0x24c>)
 80047b4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80047b8:	62da      	str	r2, [r3, #44]	; 0x2c
				MotorCan.TxData[0] = 0x90;
 80047ba:	4b1c      	ldr	r3, [pc, #112]	; (800482c <Torque_Command_Task+0x24c>)
 80047bc:	2290      	movs	r2, #144	; 0x90
 80047be:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
				HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1,&MotorCan.TxHeader,MotorCan.TxData);
 80047c2:	4a1c      	ldr	r2, [pc, #112]	; (8004834 <Torque_Command_Task+0x254>)
 80047c4:	491c      	ldr	r1, [pc, #112]	; (8004838 <Torque_Command_Task+0x258>)
 80047c6:	481d      	ldr	r0, [pc, #116]	; (800483c <Torque_Command_Task+0x25c>)
 80047c8:	f005 fd75 	bl	800a2b6 <HAL_FDCAN_AddMessageToTxFifoQ>

		HAL_GPIO_TogglePin(GPIOD, MOTOR_Pin);
 80047cc:	2110      	movs	r1, #16
 80047ce:	481c      	ldr	r0, [pc, #112]	; (8004840 <Torque_Command_Task+0x260>)
 80047d0:	f006 ff91 	bl	800b6f6 <HAL_GPIO_TogglePin>
//			MotorCan.TxData[0] = 0x90;
//			MotorCan.TxData[1] = requested_trq;
//			MotorCan.TxData[2] = requested_trq>>8;
//			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1,&MotorCan.TxHeader,MotorCan.TxData);
//		}
		osDelay(100);
 80047d4:	2064      	movs	r0, #100	; 0x64
 80047d6:	f00c ff2b 	bl	8011630 <osDelay>
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 80047da:	e705      	b.n	80045e8 <Torque_Command_Task+0x8>
 80047dc:	f3af 8000 	nop.w
 80047e0:	9999999a 	.word	0x9999999a
 80047e4:	3ff19999 	.word	0x3ff19999
 80047e8:	54442eea 	.word	0x54442eea
 80047ec:	400921fb 	.word	0x400921fb
 80047f0:	00000000 	.word	0x00000000
 80047f4:	c0d19400 	.word	0xc0d19400
	...
 8004800:	2400085c 	.word	0x2400085c
 8004804:	24001070 	.word	0x24001070
 8004808:	2400003c 	.word	0x2400003c
 800480c:	24001074 	.word	0x24001074
 8004810:	24000b42 	.word	0x24000b42
 8004814:	24000820 	.word	0x24000820
 8004818:	24001078 	.word	0x24001078
 800481c:	24000dc0 	.word	0x24000dc0
 8004820:	24000824 	.word	0x24000824
 8004824:	c6fffe00 	.word	0xc6fffe00
 8004828:	2400107c 	.word	0x2400107c
 800482c:	24000b78 	.word	0x24000b78
 8004830:	2400106f 	.word	0x2400106f
 8004834:	24000be4 	.word	0x24000be4
 8004838:	24000b98 	.word	0x24000b98
 800483c:	24000de8 	.word	0x24000de8
 8004840:	58020c00 	.word	0x58020c00

08004844 <Power_Limiter_Task>:
	}
}

void Power_Limiter_Task(void *argument){
 8004844:	b580      	push	{r7, lr}
 8004846:	b082      	sub	sp, #8
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
	while(1){
		xSemaphoreTake(xPowerSemaphore,portMAX_DELAY);
 800484c:	4b05      	ldr	r3, [pc, #20]	; (8004864 <Power_Limiter_Task+0x20>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f04f 31ff 	mov.w	r1, #4294967295
 8004854:	4618      	mov	r0, r3
 8004856:	f00d fe75 	bl	8012544 <xQueueSemaphoreTake>
		osDelay(5);
 800485a:	2005      	movs	r0, #5
 800485c:	f00c fee8 	bl	8011630 <osDelay>
		xSemaphoreTake(xPowerSemaphore,portMAX_DELAY);
 8004860:	e7f4      	b.n	800484c <Power_Limiter_Task+0x8>
 8004862:	bf00      	nop
 8004864:	24001054 	.word	0x24001054

08004868 <Traction_Control_Task>:
	}
}

void Traction_Control_Task(void *argument){
 8004868:	b580      	push	{r7, lr}
 800486a:	b082      	sub	sp, #8
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
	while(1){
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8004870:	f04f 33ff 	mov.w	r3, #4294967295
 8004874:	2200      	movs	r2, #0
 8004876:	2100      	movs	r1, #0
 8004878:	2000      	movs	r0, #0
 800487a:	f00f f98f 	bl	8013b9c <xTaskNotifyWait>
		/* P22's Traction Control Code */
		osDelay(5);
 800487e:	2005      	movs	r0, #5
 8004880:	f00c fed6 	bl	8011630 <osDelay>
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8004884:	e7f4      	b.n	8004870 <Traction_Control_Task+0x8>
	...

08004888 <Inverter_Rx_Requests_Task>:
//		}
		osDelay(5);
	}
}

void Inverter_Rx_Requests_Task(void *argument){
 8004888:	b580      	push	{r7, lr}
 800488a:	b082      	sub	sp, #8
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
	while(1){
//		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);

		if(!flag){
 8004890:	4b7e      	ldr	r3, [pc, #504]	; (8004a8c <Inverter_Rx_Requests_Task+0x204>)
 8004892:	781b      	ldrb	r3, [r3, #0]
 8004894:	2b00      	cmp	r3, #0
 8004896:	f040 80f4 	bne.w	8004a82 <Inverter_Rx_Requests_Task+0x1fa>
			SendOnceMSG.hfdcan = hfdcan1;
 800489a:	4a7d      	ldr	r2, [pc, #500]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 800489c:	4b7d      	ldr	r3, [pc, #500]	; (8004a94 <Inverter_Rx_Requests_Task+0x20c>)
 800489e:	4610      	mov	r0, r2
 80048a0:	4619      	mov	r1, r3
 80048a2:	23a0      	movs	r3, #160	; 0xa0
 80048a4:	461a      	mov	r2, r3
 80048a6:	f010 fbed 	bl	8015084 <memcpy>
			SendOnceMSG.TxHeader.Identifier = 0x10;
 80048aa:	4b79      	ldr	r3, [pc, #484]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 80048ac:	2210      	movs	r2, #16
 80048ae:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			SendOnceMSG.TxHeader.DataLength = FDCAN_DLC_BYTES_3;
 80048b2:	4b77      	ldr	r3, [pc, #476]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 80048b4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80048b8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			SendOnceMSG.TxData[0] = 0x3D;
 80048bc:	4b74      	ldr	r3, [pc, #464]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 80048be:	223d      	movs	r2, #61	; 0x3d
 80048c0:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			SendOnceMSG.TxData[2] = 0xFA;
 80048c4:	4b72      	ldr	r3, [pc, #456]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 80048c6:	22fa      	movs	r2, #250	; 0xfa
 80048c8:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6

			switch(inv_cnt){
 80048cc:	4b72      	ldr	r3, [pc, #456]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	2b09      	cmp	r3, #9
 80048d2:	f200 80d5 	bhi.w	8004a80 <Inverter_Rx_Requests_Task+0x1f8>
 80048d6:	a201      	add	r2, pc, #4	; (adr r2, 80048dc <Inverter_Rx_Requests_Task+0x54>)
 80048d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048dc:	08004905 	.word	0x08004905
 80048e0:	0800492b 	.word	0x0800492b
 80048e4:	08004951 	.word	0x08004951
 80048e8:	08004977 	.word	0x08004977
 80048ec:	0800499d 	.word	0x0800499d
 80048f0:	080049c3 	.word	0x080049c3
 80048f4:	080049e9 	.word	0x080049e9
 80048f8:	08004a0f 	.word	0x08004a0f
 80048fc:	08004a35 	.word	0x08004a35
 8004900:	08004a5b 	.word	0x08004a5b
			case 0:
				SendOnceMSG.TxData[1] = 0x8F;
 8004904:	4b62      	ldr	r3, [pc, #392]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 8004906:	228f      	movs	r2, #143	; 0x8f
 8004908:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
				inv_cnt++;
 800490c:	4b62      	ldr	r3, [pc, #392]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	3301      	adds	r3, #1
 8004912:	b2da      	uxtb	r2, r3
 8004914:	4b60      	ldr	r3, [pc, #384]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 8004916:	701a      	strb	r2, [r3, #0]
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8004918:	4b60      	ldr	r3, [pc, #384]	; (8004a9c <Inverter_Rx_Requests_Task+0x214>)
 800491a:	6818      	ldr	r0, [r3, #0]
 800491c:	2300      	movs	r3, #0
 800491e:	f04f 32ff 	mov.w	r2, #4294967295
 8004922:	495b      	ldr	r1, [pc, #364]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 8004924:	f00d fb08 	bl	8011f38 <xQueueGenericSend>
				break;
 8004928:	e0ab      	b.n	8004a82 <Inverter_Rx_Requests_Task+0x1fa>
			case 1:
				SendOnceMSG.TxData[1] = 0x4A;
 800492a:	4b59      	ldr	r3, [pc, #356]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 800492c:	224a      	movs	r2, #74	; 0x4a
 800492e:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
				inv_cnt++;
 8004932:	4b59      	ldr	r3, [pc, #356]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 8004934:	781b      	ldrb	r3, [r3, #0]
 8004936:	3301      	adds	r3, #1
 8004938:	b2da      	uxtb	r2, r3
 800493a:	4b57      	ldr	r3, [pc, #348]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 800493c:	701a      	strb	r2, [r3, #0]
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 800493e:	4b57      	ldr	r3, [pc, #348]	; (8004a9c <Inverter_Rx_Requests_Task+0x214>)
 8004940:	6818      	ldr	r0, [r3, #0]
 8004942:	2300      	movs	r3, #0
 8004944:	f04f 32ff 	mov.w	r2, #4294967295
 8004948:	4951      	ldr	r1, [pc, #324]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 800494a:	f00d faf5 	bl	8011f38 <xQueueGenericSend>
				break;
 800494e:	e098      	b.n	8004a82 <Inverter_Rx_Requests_Task+0x1fa>
			case 2:
				SendOnceMSG.TxData[1] = 0x49;
 8004950:	4b4f      	ldr	r3, [pc, #316]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 8004952:	2249      	movs	r2, #73	; 0x49
 8004954:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
				inv_cnt++;
 8004958:	4b4f      	ldr	r3, [pc, #316]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 800495a:	781b      	ldrb	r3, [r3, #0]
 800495c:	3301      	adds	r3, #1
 800495e:	b2da      	uxtb	r2, r3
 8004960:	4b4d      	ldr	r3, [pc, #308]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 8004962:	701a      	strb	r2, [r3, #0]
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8004964:	4b4d      	ldr	r3, [pc, #308]	; (8004a9c <Inverter_Rx_Requests_Task+0x214>)
 8004966:	6818      	ldr	r0, [r3, #0]
 8004968:	2300      	movs	r3, #0
 800496a:	f04f 32ff 	mov.w	r2, #4294967295
 800496e:	4948      	ldr	r1, [pc, #288]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 8004970:	f00d fae2 	bl	8011f38 <xQueueGenericSend>
				break;
 8004974:	e085      	b.n	8004a82 <Inverter_Rx_Requests_Task+0x1fa>
			case 3:
				SendOnceMSG.TxData[1] = 0x8A;
 8004976:	4b46      	ldr	r3, [pc, #280]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 8004978:	228a      	movs	r2, #138	; 0x8a
 800497a:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
				inv_cnt++;
 800497e:	4b46      	ldr	r3, [pc, #280]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 8004980:	781b      	ldrb	r3, [r3, #0]
 8004982:	3301      	adds	r3, #1
 8004984:	b2da      	uxtb	r2, r3
 8004986:	4b44      	ldr	r3, [pc, #272]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 8004988:	701a      	strb	r2, [r3, #0]
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 800498a:	4b44      	ldr	r3, [pc, #272]	; (8004a9c <Inverter_Rx_Requests_Task+0x214>)
 800498c:	6818      	ldr	r0, [r3, #0]
 800498e:	2300      	movs	r3, #0
 8004990:	f04f 32ff 	mov.w	r2, #4294967295
 8004994:	493e      	ldr	r1, [pc, #248]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 8004996:	f00d facf 	bl	8011f38 <xQueueGenericSend>
				break;
 800499a:	e072      	b.n	8004a82 <Inverter_Rx_Requests_Task+0x1fa>
			case 4:
				SendOnceMSG.TxData[1] = 0x40;
 800499c:	4b3c      	ldr	r3, [pc, #240]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 800499e:	2240      	movs	r2, #64	; 0x40
 80049a0:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
				inv_cnt++;
 80049a4:	4b3c      	ldr	r3, [pc, #240]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 80049a6:	781b      	ldrb	r3, [r3, #0]
 80049a8:	3301      	adds	r3, #1
 80049aa:	b2da      	uxtb	r2, r3
 80049ac:	4b3a      	ldr	r3, [pc, #232]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 80049ae:	701a      	strb	r2, [r3, #0]
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 80049b0:	4b3a      	ldr	r3, [pc, #232]	; (8004a9c <Inverter_Rx_Requests_Task+0x214>)
 80049b2:	6818      	ldr	r0, [r3, #0]
 80049b4:	2300      	movs	r3, #0
 80049b6:	f04f 32ff 	mov.w	r2, #4294967295
 80049ba:	4935      	ldr	r1, [pc, #212]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 80049bc:	f00d fabc 	bl	8011f38 <xQueueGenericSend>
				break;
 80049c0:	e05f      	b.n	8004a82 <Inverter_Rx_Requests_Task+0x1fa>
			case 5:
				SendOnceMSG.TxData[1] = 0xEB;
 80049c2:	4b33      	ldr	r3, [pc, #204]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 80049c4:	22eb      	movs	r2, #235	; 0xeb
 80049c6:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
				inv_cnt++;
 80049ca:	4b33      	ldr	r3, [pc, #204]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	3301      	adds	r3, #1
 80049d0:	b2da      	uxtb	r2, r3
 80049d2:	4b31      	ldr	r3, [pc, #196]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 80049d4:	701a      	strb	r2, [r3, #0]
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 80049d6:	4b31      	ldr	r3, [pc, #196]	; (8004a9c <Inverter_Rx_Requests_Task+0x214>)
 80049d8:	6818      	ldr	r0, [r3, #0]
 80049da:	2300      	movs	r3, #0
 80049dc:	f04f 32ff 	mov.w	r2, #4294967295
 80049e0:	492b      	ldr	r1, [pc, #172]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 80049e2:	f00d faa9 	bl	8011f38 <xQueueGenericSend>
				break;
 80049e6:	e04c      	b.n	8004a82 <Inverter_Rx_Requests_Task+0x1fa>
			case 6:
				SendOnceMSG.TxData[1] = 0x5F;
 80049e8:	4b29      	ldr	r3, [pc, #164]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 80049ea:	225f      	movs	r2, #95	; 0x5f
 80049ec:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
				inv_cnt++;
 80049f0:	4b29      	ldr	r3, [pc, #164]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 80049f2:	781b      	ldrb	r3, [r3, #0]
 80049f4:	3301      	adds	r3, #1
 80049f6:	b2da      	uxtb	r2, r3
 80049f8:	4b27      	ldr	r3, [pc, #156]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 80049fa:	701a      	strb	r2, [r3, #0]
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 80049fc:	4b27      	ldr	r3, [pc, #156]	; (8004a9c <Inverter_Rx_Requests_Task+0x214>)
 80049fe:	6818      	ldr	r0, [r3, #0]
 8004a00:	2300      	movs	r3, #0
 8004a02:	f04f 32ff 	mov.w	r2, #4294967295
 8004a06:	4922      	ldr	r1, [pc, #136]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 8004a08:	f00d fa96 	bl	8011f38 <xQueueGenericSend>
				break;
 8004a0c:	e039      	b.n	8004a82 <Inverter_Rx_Requests_Task+0x1fa>
			case 7:
				SendOnceMSG.TxData[1] = 0xA0;
 8004a0e:	4b20      	ldr	r3, [pc, #128]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 8004a10:	22a0      	movs	r2, #160	; 0xa0
 8004a12:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
				inv_cnt++;
 8004a16:	4b20      	ldr	r3, [pc, #128]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	b2da      	uxtb	r2, r3
 8004a1e:	4b1e      	ldr	r3, [pc, #120]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 8004a20:	701a      	strb	r2, [r3, #0]
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8004a22:	4b1e      	ldr	r3, [pc, #120]	; (8004a9c <Inverter_Rx_Requests_Task+0x214>)
 8004a24:	6818      	ldr	r0, [r3, #0]
 8004a26:	2300      	movs	r3, #0
 8004a28:	f04f 32ff 	mov.w	r2, #4294967295
 8004a2c:	4918      	ldr	r1, [pc, #96]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 8004a2e:	f00d fa83 	bl	8011f38 <xQueueGenericSend>
				break;
 8004a32:	e026      	b.n	8004a82 <Inverter_Rx_Requests_Task+0x1fa>
			case 8:
				SendOnceMSG.TxData[1] = 0xA8;
 8004a34:	4b16      	ldr	r3, [pc, #88]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 8004a36:	22a8      	movs	r2, #168	; 0xa8
 8004a38:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
				inv_cnt++;
 8004a3c:	4b16      	ldr	r3, [pc, #88]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 8004a3e:	781b      	ldrb	r3, [r3, #0]
 8004a40:	3301      	adds	r3, #1
 8004a42:	b2da      	uxtb	r2, r3
 8004a44:	4b14      	ldr	r3, [pc, #80]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 8004a46:	701a      	strb	r2, [r3, #0]
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8004a48:	4b14      	ldr	r3, [pc, #80]	; (8004a9c <Inverter_Rx_Requests_Task+0x214>)
 8004a4a:	6818      	ldr	r0, [r3, #0]
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	f04f 32ff 	mov.w	r2, #4294967295
 8004a52:	490f      	ldr	r1, [pc, #60]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 8004a54:	f00d fa70 	bl	8011f38 <xQueueGenericSend>
				break;
 8004a58:	e013      	b.n	8004a82 <Inverter_Rx_Requests_Task+0x1fa>
			case 9:
				SendOnceMSG.TxData[1] = 0x64;
 8004a5a:	4b0d      	ldr	r3, [pc, #52]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 8004a5c:	2264      	movs	r2, #100	; 0x64
 8004a5e:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
				inv_cnt = 0;
 8004a62:	4b0d      	ldr	r3, [pc, #52]	; (8004a98 <Inverter_Rx_Requests_Task+0x210>)
 8004a64:	2200      	movs	r2, #0
 8004a66:	701a      	strb	r2, [r3, #0]
				flag = 1;
 8004a68:	4b08      	ldr	r3, [pc, #32]	; (8004a8c <Inverter_Rx_Requests_Task+0x204>)
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	701a      	strb	r2, [r3, #0]
				xQueueSendToBack(xSendOnceQueue,&SendOnceMSG,portMAX_DELAY);
 8004a6e:	4b0b      	ldr	r3, [pc, #44]	; (8004a9c <Inverter_Rx_Requests_Task+0x214>)
 8004a70:	6818      	ldr	r0, [r3, #0]
 8004a72:	2300      	movs	r3, #0
 8004a74:	f04f 32ff 	mov.w	r2, #4294967295
 8004a78:	4905      	ldr	r1, [pc, #20]	; (8004a90 <Inverter_Rx_Requests_Task+0x208>)
 8004a7a:	f00d fa5d 	bl	8011f38 <xQueueGenericSend>
				break;
 8004a7e:	e000      	b.n	8004a82 <Inverter_Rx_Requests_Task+0x1fa>
			default:
				break;
 8004a80:	bf00      	nop
			}
		}
		osDelay(50);
 8004a82:	2032      	movs	r0, #50	; 0x32
 8004a84:	f00c fdd4 	bl	8011630 <osDelay>
		if(!flag){
 8004a88:	e702      	b.n	8004890 <Inverter_Rx_Requests_Task+0x8>
 8004a8a:	bf00      	nop
 8004a8c:	24001068 	.word	0x24001068
 8004a90:	24000cec 	.word	0x24000cec
 8004a94:	24000de8 	.word	0x24000de8
 8004a98:	24001076 	.word	0x24001076
 8004a9c:	2400105c 	.word	0x2400105c

08004aa0 <Heartbeats_Task>:
	}
}

void Heartbeats_Task(void *argument){
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b082      	sub	sp, #8
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
	while(1){
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8004aa8:	f04f 33ff 	mov.w	r3, #4294967295
 8004aac:	2200      	movs	r2, #0
 8004aae:	2100      	movs	r1, #0
 8004ab0:	2000      	movs	r0, #0
 8004ab2:	f00f f873 	bl	8013b9c <xTaskNotifyWait>
		osDelay(5);
 8004ab6:	2005      	movs	r0, #5
 8004ab8:	f00c fdba 	bl	8011630 <osDelay>
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8004abc:	e7f4      	b.n	8004aa8 <Heartbeats_Task+0x8>
	...

08004ac0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b08e      	sub	sp, #56	; 0x38
 8004ac4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ac6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004aca:	2200      	movs	r2, #0
 8004acc:	601a      	str	r2, [r3, #0]
 8004ace:	605a      	str	r2, [r3, #4]
 8004ad0:	609a      	str	r2, [r3, #8]
 8004ad2:	60da      	str	r2, [r3, #12]
 8004ad4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004ad6:	4b91      	ldr	r3, [pc, #580]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004ad8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004adc:	4a8f      	ldr	r2, [pc, #572]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004ade:	f043 0310 	orr.w	r3, r3, #16
 8004ae2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004ae6:	4b8d      	ldr	r3, [pc, #564]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004ae8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004aec:	f003 0310 	and.w	r3, r3, #16
 8004af0:	623b      	str	r3, [r7, #32]
 8004af2:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004af4:	4b89      	ldr	r3, [pc, #548]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004af6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004afa:	4a88      	ldr	r2, [pc, #544]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004afc:	f043 0304 	orr.w	r3, r3, #4
 8004b00:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004b04:	4b85      	ldr	r3, [pc, #532]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004b06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004b0a:	f003 0304 	and.w	r3, r3, #4
 8004b0e:	61fb      	str	r3, [r7, #28]
 8004b10:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004b12:	4b82      	ldr	r3, [pc, #520]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004b14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004b18:	4a80      	ldr	r2, [pc, #512]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004b1a:	f043 0320 	orr.w	r3, r3, #32
 8004b1e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004b22:	4b7e      	ldr	r3, [pc, #504]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004b24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004b28:	f003 0320 	and.w	r3, r3, #32
 8004b2c:	61bb      	str	r3, [r7, #24]
 8004b2e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004b30:	4b7a      	ldr	r3, [pc, #488]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004b32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004b36:	4a79      	ldr	r2, [pc, #484]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004b38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b3c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004b40:	4b76      	ldr	r3, [pc, #472]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004b42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004b46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b4a:	617b      	str	r3, [r7, #20]
 8004b4c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b4e:	4b73      	ldr	r3, [pc, #460]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004b50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004b54:	4a71      	ldr	r2, [pc, #452]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004b56:	f043 0301 	orr.w	r3, r3, #1
 8004b5a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004b5e:	4b6f      	ldr	r3, [pc, #444]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004b60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004b64:	f003 0301 	and.w	r3, r3, #1
 8004b68:	613b      	str	r3, [r7, #16]
 8004b6a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b6c:	4b6b      	ldr	r3, [pc, #428]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004b6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004b72:	4a6a      	ldr	r2, [pc, #424]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004b74:	f043 0302 	orr.w	r3, r3, #2
 8004b78:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004b7c:	4b67      	ldr	r3, [pc, #412]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004b7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004b82:	f003 0302 	and.w	r3, r3, #2
 8004b86:	60fb      	str	r3, [r7, #12]
 8004b88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004b8a:	4b64      	ldr	r3, [pc, #400]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004b8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004b90:	4a62      	ldr	r2, [pc, #392]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004b92:	f043 0308 	orr.w	r3, r3, #8
 8004b96:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004b9a:	4b60      	ldr	r3, [pc, #384]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004b9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004ba0:	f003 0308 	and.w	r3, r3, #8
 8004ba4:	60bb      	str	r3, [r7, #8]
 8004ba6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004ba8:	4b5c      	ldr	r3, [pc, #368]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004baa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004bae:	4a5b      	ldr	r2, [pc, #364]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004bb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004bb4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004bb8:	4b58      	ldr	r3, [pc, #352]	; (8004d1c <MX_GPIO_Init+0x25c>)
 8004bba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004bbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bc2:	607b      	str	r3, [r7, #4]
 8004bc4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_COIL_GPIO_Port, SD_COIL_Pin, GPIO_PIN_RESET);
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	2108      	movs	r1, #8
 8004bca:	4855      	ldr	r0, [pc, #340]	; (8004d20 <MX_GPIO_Init+0x260>)
 8004bcc:	f006 fd7a 	bl	800b6c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, MCU2_Pin|AUTO_Pin|MOTOR_Pin, GPIO_PIN_RESET);
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f44f 7105 	mov.w	r1, #532	; 0x214
 8004bd6:	4853      	ldr	r0, [pc, #332]	; (8004d24 <MX_GPIO_Init+0x264>)
 8004bd8:	f006 fd74 	bl	800b6c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU1_GPIO_Port, MCU1_Pin, GPIO_PIN_RESET);
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004be2:	4851      	ldr	r0, [pc, #324]	; (8004d28 <MX_GPIO_Init+0x268>)
 8004be4:	f006 fd6e 	bl	800b6c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PRIMARY_GPIO_Port, PRIMARY_Pin, GPIO_PIN_RESET);
 8004be8:	2200      	movs	r2, #0
 8004bea:	2140      	movs	r1, #64	; 0x40
 8004bec:	484f      	ldr	r0, [pc, #316]	; (8004d2c <MX_GPIO_Init+0x26c>)
 8004bee:	f006 fd69 	bl	800b6c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_COIL_Pin;
 8004bf2:	2308      	movs	r3, #8
 8004bf4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SD_COIL_GPIO_Port, &GPIO_InitStruct);
 8004c02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c06:	4619      	mov	r1, r3
 8004c08:	4845      	ldr	r0, [pc, #276]	; (8004d20 <MX_GPIO_Init+0x260>)
 8004c0a:	f006 fb9b 	bl	800b344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IMD_Pin;
 8004c0e:	2320      	movs	r3, #32
 8004c10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c12:	2300      	movs	r3, #0
 8004c14:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c16:	2300      	movs	r3, #0
 8004c18:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IMD_GPIO_Port, &GPIO_InitStruct);
 8004c1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c1e:	4619      	mov	r1, r3
 8004c20:	483f      	ldr	r0, [pc, #252]	; (8004d20 <MX_GPIO_Init+0x260>)
 8004c22:	f006 fb8f 	bl	800b344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AIRM_Pin;
 8004c26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c30:	2300      	movs	r3, #0
 8004c32:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(AIRM_GPIO_Port, &GPIO_InitStruct);
 8004c34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c38:	4619      	mov	r1, r3
 8004c3a:	483d      	ldr	r0, [pc, #244]	; (8004d30 <MX_GPIO_Init+0x270>)
 8004c3c:	f006 fb82 	bl	800b344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = AMS_Pin|ASB_Pin;
 8004c40:	2311      	movs	r3, #17
 8004c42:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c44:	2300      	movs	r3, #0
 8004c46:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004c4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c50:	4619      	mov	r1, r3
 8004c52:	4838      	ldr	r0, [pc, #224]	; (8004d34 <MX_GPIO_Init+0x274>)
 8004c54:	f006 fb76 	bl	800b344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AIRP_Pin;
 8004c58:	2304      	movs	r3, #4
 8004c5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004c5c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004c60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c62:	2300      	movs	r3, #0
 8004c64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(AIRP_GPIO_Port, &GPIO_InitStruct);
 8004c66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	4831      	ldr	r0, [pc, #196]	; (8004d34 <MX_GPIO_Init+0x274>)
 8004c6e:	f006 fb69 	bl	800b344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TS_OFF_Pin;
 8004c72:	2304      	movs	r3, #4
 8004c74:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c76:	2300      	movs	r3, #0
 8004c78:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TS_OFF_GPIO_Port, &GPIO_InitStruct);
 8004c7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c82:	4619      	mov	r1, r3
 8004c84:	4828      	ldr	r0, [pc, #160]	; (8004d28 <MX_GPIO_Init+0x268>)
 8004c86:	f006 fb5d 	bl	800b344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SIGNAL1_Pin|BSPD_Pin|DETECTION_Pin;
 8004c8a:	f248 4320 	movw	r3, #33824	; 0x8420
 8004c8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c90:	2300      	movs	r3, #0
 8004c92:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c94:	2300      	movs	r3, #0
 8004c96:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	4823      	ldr	r0, [pc, #140]	; (8004d2c <MX_GPIO_Init+0x26c>)
 8004ca0:	f006 fb50 	bl	800b344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = MCU2_Pin|AUTO_Pin|MOTOR_Pin;
 8004ca4:	f44f 7305 	mov.w	r3, #532	; 0x214
 8004ca8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004caa:	2301      	movs	r3, #1
 8004cac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004cb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004cba:	4619      	mov	r1, r3
 8004cbc:	4819      	ldr	r0, [pc, #100]	; (8004d24 <MX_GPIO_Init+0x264>)
 8004cbe:	f006 fb41 	bl	800b344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = SIGNAL2_Pin|SIGNAL3_Pin|SIGNAL4_Pin;
 8004cc2:	23a8      	movs	r3, #168	; 0xa8
 8004cc4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004cce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004cd2:	4619      	mov	r1, r3
 8004cd4:	4818      	ldr	r0, [pc, #96]	; (8004d38 <MX_GPIO_Init+0x278>)
 8004cd6:	f006 fb35 	bl	800b344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MCU1_Pin;
 8004cda:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004cde:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(MCU1_GPIO_Port, &GPIO_InitStruct);
 8004cec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004cf0:	4619      	mov	r1, r3
 8004cf2:	480d      	ldr	r0, [pc, #52]	; (8004d28 <MX_GPIO_Init+0x268>)
 8004cf4:	f006 fb26 	bl	800b344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PRIMARY_Pin;
 8004cf8:	2340      	movs	r3, #64	; 0x40
 8004cfa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d00:	2300      	movs	r3, #0
 8004d02:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d04:	2300      	movs	r3, #0
 8004d06:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(PRIMARY_GPIO_Port, &GPIO_InitStruct);
 8004d08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	4807      	ldr	r0, [pc, #28]	; (8004d2c <MX_GPIO_Init+0x26c>)
 8004d10:	f006 fb18 	bl	800b344 <HAL_GPIO_Init>

}
 8004d14:	bf00      	nop
 8004d16:	3738      	adds	r7, #56	; 0x38
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}
 8004d1c:	58024400 	.word	0x58024400
 8004d20:	58021000 	.word	0x58021000
 8004d24:	58020c00 	.word	0x58020c00
 8004d28:	58020000 	.word	0x58020000
 8004d2c:	58020400 	.word	0x58020400
 8004d30:	58020800 	.word	0x58020800
 8004d34:	58021400 	.word	0x58021400
 8004d38:	58021800 	.word	0x58021800

08004d3c <configureTimerForRunTimeStats>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//for debugging purposes: Window -> Show View -> FreeRTOS
extern TIM_HandleTypeDef htim7;
volatile unsigned long ulHighFrequencyTimerTicks;
 void configureTimerForRunTimeStats(void) {
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	af00      	add	r7, sp, #0
   ulHighFrequencyTimerTicks = 0;
 8004d40:	4b03      	ldr	r3, [pc, #12]	; (8004d50 <configureTimerForRunTimeStats+0x14>)
 8004d42:	2200      	movs	r2, #0
 8004d44:	601a      	str	r2, [r3, #0]
   HAL_TIM_Base_Start_IT(&htim7);
 8004d46:	4803      	ldr	r0, [pc, #12]	; (8004d54 <configureTimerForRunTimeStats+0x18>)
 8004d48:	f00a f910 	bl	800ef6c <HAL_TIM_Base_Start_IT>
 }
 8004d4c:	bf00      	nop
 8004d4e:	bd80      	pop	{r7, pc}
 8004d50:	24001164 	.word	0x24001164
 8004d54:	24001168 	.word	0x24001168

08004d58 <getRunTimeCounterValue>:
 unsigned long getRunTimeCounterValue(void) {
 8004d58:	b480      	push	{r7}
 8004d5a:	af00      	add	r7, sp, #0
   return ulHighFrequencyTimerTicks;
 8004d5c:	4b03      	ldr	r3, [pc, #12]	; (8004d6c <getRunTimeCounterValue+0x14>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 }
 8004d60:	4618      	mov	r0, r3
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	24001164 	.word	0x24001164

08004d70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004d74:	f000 ff6c 	bl	8005c50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004d78:	f000 f826 	bl	8004dc8 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8004d7c:	f000 f892 	bl	8004ea4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004d80:	f7ff fe9e 	bl	8004ac0 <MX_GPIO_Init>
  MX_DMA_Init();
 8004d84:	f7fc fb72 	bl	800146c <MX_DMA_Init>
  MX_FDCAN2_Init();
 8004d88:	f7fc fc58 	bl	800163c <MX_FDCAN2_Init>
  MX_ADC1_Init();
 8004d8c:	f7fb fc3e 	bl	800060c <MX_ADC1_Init>
  MX_ADC2_Init();
 8004d90:	f7fb fcc6 	bl	8000720 <MX_ADC2_Init>
  MX_ADC3_Init();
 8004d94:	f7fb fd2a 	bl	80007ec <MX_ADC3_Init>
  MX_FDCAN1_Init();
 8004d98:	f7fc fba8 	bl	80014ec <MX_FDCAN1_Init>
  MX_FDCAN3_Init();
 8004d9c:	f7fc fcf6 	bl	800178c <MX_FDCAN3_Init>
  MX_USART6_UART_Init();
 8004da0:	f000 fe78 	bl	8005a94 <MX_USART6_UART_Init>
  MX_TIM1_Init();
 8004da4:	f000 fa80 	bl	80052a8 <MX_TIM1_Init>
  MX_TIM3_Init();
 8004da8:	f000 fb02 	bl	80053b0 <MX_TIM3_Init>
  MX_TIM24_Init();
 8004dac:	f000 fb72 	bl	8005494 <MX_TIM24_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(1000);
 8004db0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004db4:	f000 ffa8 	bl	8005d08 <HAL_Delay>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8004db8:	f00c fb5e 	bl	8011478 <osKernelInitialize>
  MX_FREERTOS_Init();
 8004dbc:	f7fe f944 	bl	8003048 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8004dc0:	f00c fb7e 	bl	80114c0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004dc4:	e7fe      	b.n	8004dc4 <main+0x54>
	...

08004dc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b09c      	sub	sp, #112	; 0x70
 8004dcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004dce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004dd2:	224c      	movs	r2, #76	; 0x4c
 8004dd4:	2100      	movs	r1, #0
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f010 f928 	bl	801502c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004ddc:	1d3b      	adds	r3, r7, #4
 8004dde:	2220      	movs	r2, #32
 8004de0:	2100      	movs	r1, #0
 8004de2:	4618      	mov	r0, r3
 8004de4:	f010 f922 	bl	801502c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8004de8:	2002      	movs	r0, #2
 8004dea:	f006 fc9f 	bl	800b72c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8004dee:	2300      	movs	r3, #0
 8004df0:	603b      	str	r3, [r7, #0]
 8004df2:	4b2b      	ldr	r3, [pc, #172]	; (8004ea0 <SystemClock_Config+0xd8>)
 8004df4:	699b      	ldr	r3, [r3, #24]
 8004df6:	4a2a      	ldr	r2, [pc, #168]	; (8004ea0 <SystemClock_Config+0xd8>)
 8004df8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004dfc:	6193      	str	r3, [r2, #24]
 8004dfe:	4b28      	ldr	r3, [pc, #160]	; (8004ea0 <SystemClock_Config+0xd8>)
 8004e00:	699b      	ldr	r3, [r3, #24]
 8004e02:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004e06:	603b      	str	r3, [r7, #0]
 8004e08:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8004e0a:	bf00      	nop
 8004e0c:	4b24      	ldr	r3, [pc, #144]	; (8004ea0 <SystemClock_Config+0xd8>)
 8004e0e:	699b      	ldr	r3, [r3, #24]
 8004e10:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e18:	d1f8      	bne.n	8004e0c <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004e1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004e22:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004e24:	2302      	movs	r3, #2
 8004e26:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004e28:	2302      	movs	r3, #2
 8004e2a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 68;
 8004e30:	2344      	movs	r3, #68	; 0x44
 8004e32:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8004e34:	2301      	movs	r3, #1
 8004e36:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004e38:	2304      	movs	r3, #4
 8004e3a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004e3c:	2302      	movs	r3, #2
 8004e3e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8004e40:	230c      	movs	r3, #12
 8004e42:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8004e44:	2300      	movs	r3, #0
 8004e46:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 6144;
 8004e48:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004e4c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004e4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004e52:	4618      	mov	r0, r3
 8004e54:	f006 fca4 	bl	800b7a0 <HAL_RCC_OscConfig>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d001      	beq.n	8004e62 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8004e5e:	f000 f89b 	bl	8004f98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004e62:	233f      	movs	r3, #63	; 0x3f
 8004e64:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004e66:	2303      	movs	r3, #3
 8004e68:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8004e6e:	2308      	movs	r3, #8
 8004e70:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8004e72:	2340      	movs	r3, #64	; 0x40
 8004e74:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8004e76:	2340      	movs	r3, #64	; 0x40
 8004e78:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8004e7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e7e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8004e80:	2340      	movs	r3, #64	; 0x40
 8004e82:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8004e84:	1d3b      	adds	r3, r7, #4
 8004e86:	2103      	movs	r1, #3
 8004e88:	4618      	mov	r0, r3
 8004e8a:	f007 f863 	bl	800bf54 <HAL_RCC_ClockConfig>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d001      	beq.n	8004e98 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8004e94:	f000 f880 	bl	8004f98 <Error_Handler>
  }
}
 8004e98:	bf00      	nop
 8004e9a:	3770      	adds	r7, #112	; 0x70
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	58024800 	.word	0x58024800

08004ea4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b0ae      	sub	sp, #184	; 0xb8
 8004ea8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004eaa:	463b      	mov	r3, r7
 8004eac:	22b8      	movs	r2, #184	; 0xb8
 8004eae:	2100      	movs	r1, #0
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f010 f8bb 	bl	801502c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8004eb6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004eba:	f04f 0300 	mov.w	r3, #0
 8004ebe:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 40;
 8004ec6:	2328      	movs	r3, #40	; 0x28
 8004ec8:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8004eca:	2302      	movs	r3, #2
 8004ecc:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 4;
 8004ece:	2304      	movs	r3, #4
 8004ed0:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8004ed2:	2302      	movs	r3, #2
 8004ed4:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8004ed6:	23c0      	movs	r3, #192	; 0xc0
 8004ed8:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8004eda:	2300      	movs	r3, #0
 8004edc:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL2;
 8004ee2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8004ee6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004ee8:	463b      	mov	r3, r7
 8004eea:	4618      	mov	r0, r3
 8004eec:	f007 fc00 	bl	800c6f0 <HAL_RCCEx_PeriphCLKConfig>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d001      	beq.n	8004efa <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8004ef6:	f000 f84f 	bl	8004f98 <Error_Handler>
  }
}
 8004efa:	bf00      	nop
 8004efc:	37b8      	adds	r7, #184	; 0xb8
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
	...

08004f04 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a19      	ldr	r2, [pc, #100]	; (8004f78 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d101      	bne.n	8004f1a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8004f16:	f000 fed7 	bl	8005cc8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if(htim->Instance == TIM1){
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a17      	ldr	r2, [pc, #92]	; (8004f7c <HAL_TIM_PeriodElapsedCallback+0x78>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d10d      	bne.n	8004f40 <HAL_TIM_PeriodElapsedCallback+0x3c>
	  TIM1_OVC1++;
 8004f24:	4b16      	ldr	r3, [pc, #88]	; (8004f80 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8004f26:	881b      	ldrh	r3, [r3, #0]
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	3301      	adds	r3, #1
 8004f2c:	b29a      	uxth	r2, r3
 8004f2e:	4b14      	ldr	r3, [pc, #80]	; (8004f80 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8004f30:	801a      	strh	r2, [r3, #0]
	  TIM1_OVC3++;
 8004f32:	4b14      	ldr	r3, [pc, #80]	; (8004f84 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8004f34:	881b      	ldrh	r3, [r3, #0]
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	3301      	adds	r3, #1
 8004f3a:	b29a      	uxth	r2, r3
 8004f3c:	4b11      	ldr	r3, [pc, #68]	; (8004f84 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8004f3e:	801a      	strh	r2, [r3, #0]
  }
  if(htim->Instance == TIM3){
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a10      	ldr	r2, [pc, #64]	; (8004f88 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d106      	bne.n	8004f58 <HAL_TIM_PeriodElapsedCallback+0x54>
	  TIM3_OVC++;
 8004f4a:	4b10      	ldr	r3, [pc, #64]	; (8004f8c <HAL_TIM_PeriodElapsedCallback+0x88>)
 8004f4c:	881b      	ldrh	r3, [r3, #0]
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	3301      	adds	r3, #1
 8004f52:	b29a      	uxth	r2, r3
 8004f54:	4b0d      	ldr	r3, [pc, #52]	; (8004f8c <HAL_TIM_PeriodElapsedCallback+0x88>)
 8004f56:	801a      	strh	r2, [r3, #0]
  }
  if(htim->Instance == TIM24){
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a0c      	ldr	r2, [pc, #48]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d106      	bne.n	8004f70 <HAL_TIM_PeriodElapsedCallback+0x6c>
	  TIM24_OVC++;
 8004f62:	4b0c      	ldr	r3, [pc, #48]	; (8004f94 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8004f64:	881b      	ldrh	r3, [r3, #0]
 8004f66:	b29b      	uxth	r3, r3
 8004f68:	3301      	adds	r3, #1
 8004f6a:	b29a      	uxth	r2, r3
 8004f6c:	4b09      	ldr	r3, [pc, #36]	; (8004f94 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8004f6e:	801a      	strh	r2, [r3, #0]
  }
  /* USER CODE END Callback 1 */
}
 8004f70:	bf00      	nop
 8004f72:	3708      	adds	r7, #8
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}
 8004f78:	40001400 	.word	0x40001400
 8004f7c:	40010000 	.word	0x40010000
 8004f80:	240011b8 	.word	0x240011b8
 8004f84:	240011ba 	.word	0x240011ba
 8004f88:	40000400 	.word	0x40000400
 8004f8c:	240011bc 	.word	0x240011bc
 8004f90:	4000e400 	.word	0x4000e400
 8004f94:	240011be 	.word	0x240011be

08004f98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004f9c:	b672      	cpsid	i
}
 8004f9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004fa0:	e7fe      	b.n	8004fa0 <Error_Handler+0x8>
	...

08004fa4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004faa:	4b0c      	ldr	r3, [pc, #48]	; (8004fdc <HAL_MspInit+0x38>)
 8004fac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004fb0:	4a0a      	ldr	r2, [pc, #40]	; (8004fdc <HAL_MspInit+0x38>)
 8004fb2:	f043 0302 	orr.w	r3, r3, #2
 8004fb6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004fba:	4b08      	ldr	r3, [pc, #32]	; (8004fdc <HAL_MspInit+0x38>)
 8004fbc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004fc0:	f003 0302 	and.w	r3, r3, #2
 8004fc4:	607b      	str	r3, [r7, #4]
 8004fc6:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004fc8:	2200      	movs	r2, #0
 8004fca:	210f      	movs	r1, #15
 8004fcc:	f06f 0001 	mvn.w	r0, #1
 8004fd0:	f002 fd90 	bl	8007af4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004fd4:	bf00      	nop
 8004fd6:	3708      	adds	r7, #8
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	58024400 	.word	0x58024400

08004fe0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b090      	sub	sp, #64	; 0x40
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM7 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2b0f      	cmp	r3, #15
 8004fec:	d827      	bhi.n	800503e <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0U);
 8004fee:	2200      	movs	r2, #0
 8004ff0:	6879      	ldr	r1, [r7, #4]
 8004ff2:	2037      	movs	r0, #55	; 0x37
 8004ff4:	f002 fd7e 	bl	8007af4 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004ff8:	2037      	movs	r0, #55	; 0x37
 8004ffa:	f002 fd95 	bl	8007b28 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8004ffe:	4a29      	ldr	r2, [pc, #164]	; (80050a4 <HAL_InitTick+0xc4>)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8005004:	4b28      	ldr	r3, [pc, #160]	; (80050a8 <HAL_InitTick+0xc8>)
 8005006:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800500a:	4a27      	ldr	r2, [pc, #156]	; (80050a8 <HAL_InitTick+0xc8>)
 800500c:	f043 0320 	orr.w	r3, r3, #32
 8005010:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005014:	4b24      	ldr	r3, [pc, #144]	; (80050a8 <HAL_InitTick+0xc8>)
 8005016:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800501a:	f003 0320 	and.w	r3, r3, #32
 800501e:	60fb      	str	r3, [r7, #12]
 8005020:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005022:	f107 0210 	add.w	r2, r7, #16
 8005026:	f107 0314 	add.w	r3, r7, #20
 800502a:	4611      	mov	r1, r2
 800502c:	4618      	mov	r0, r3
 800502e:	f007 fb1d 	bl	800c66c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8005032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005034:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8005036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005038:	2b00      	cmp	r3, #0
 800503a:	d106      	bne.n	800504a <HAL_InitTick+0x6a>
 800503c:	e001      	b.n	8005042 <HAL_InitTick+0x62>
    return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e02b      	b.n	800509a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8005042:	f007 fae7 	bl	800c614 <HAL_RCC_GetPCLK1Freq>
 8005046:	63f8      	str	r0, [r7, #60]	; 0x3c
 8005048:	e004      	b.n	8005054 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800504a:	f007 fae3 	bl	800c614 <HAL_RCC_GetPCLK1Freq>
 800504e:	4603      	mov	r3, r0
 8005050:	005b      	lsls	r3, r3, #1
 8005052:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005054:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005056:	4a15      	ldr	r2, [pc, #84]	; (80050ac <HAL_InitTick+0xcc>)
 8005058:	fba2 2303 	umull	r2, r3, r2, r3
 800505c:	0c9b      	lsrs	r3, r3, #18
 800505e:	3b01      	subs	r3, #1
 8005060:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8005062:	4b13      	ldr	r3, [pc, #76]	; (80050b0 <HAL_InitTick+0xd0>)
 8005064:	4a13      	ldr	r2, [pc, #76]	; (80050b4 <HAL_InitTick+0xd4>)
 8005066:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8005068:	4b11      	ldr	r3, [pc, #68]	; (80050b0 <HAL_InitTick+0xd0>)
 800506a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800506e:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8005070:	4a0f      	ldr	r2, [pc, #60]	; (80050b0 <HAL_InitTick+0xd0>)
 8005072:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005074:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8005076:	4b0e      	ldr	r3, [pc, #56]	; (80050b0 <HAL_InitTick+0xd0>)
 8005078:	2200      	movs	r2, #0
 800507a:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800507c:	4b0c      	ldr	r3, [pc, #48]	; (80050b0 <HAL_InitTick+0xd0>)
 800507e:	2200      	movs	r2, #0
 8005080:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8005082:	480b      	ldr	r0, [pc, #44]	; (80050b0 <HAL_InitTick+0xd0>)
 8005084:	f009 ff1a 	bl	800eebc <HAL_TIM_Base_Init>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d104      	bne.n	8005098 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 800508e:	4808      	ldr	r0, [pc, #32]	; (80050b0 <HAL_InitTick+0xd0>)
 8005090:	f009 ff6c 	bl	800ef6c <HAL_TIM_Base_Start_IT>
 8005094:	4603      	mov	r3, r0
 8005096:	e000      	b.n	800509a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
}
 800509a:	4618      	mov	r0, r3
 800509c:	3740      	adds	r7, #64	; 0x40
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	24000830 	.word	0x24000830
 80050a8:	58024400 	.word	0x58024400
 80050ac:	431bde83 	.word	0x431bde83
 80050b0:	24001168 	.word	0x24001168
 80050b4:	40001400 	.word	0x40001400

080050b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80050b8:	b480      	push	{r7}
 80050ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80050bc:	e7fe      	b.n	80050bc <NMI_Handler+0x4>

080050be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80050be:	b480      	push	{r7}
 80050c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80050c2:	e7fe      	b.n	80050c2 <HardFault_Handler+0x4>

080050c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80050c4:	b480      	push	{r7}
 80050c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80050c8:	e7fe      	b.n	80050c8 <MemManage_Handler+0x4>

080050ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80050ca:	b480      	push	{r7}
 80050cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80050ce:	e7fe      	b.n	80050ce <BusFault_Handler+0x4>

080050d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80050d0:	b480      	push	{r7}
 80050d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80050d4:	e7fe      	b.n	80050d4 <UsageFault_Handler+0x4>

080050d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80050d6:	b480      	push	{r7}
 80050d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80050da:	bf00      	nop
 80050dc:	46bd      	mov	sp, r7
 80050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e2:	4770      	bx	lr

080050e4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80050e8:	4802      	ldr	r0, [pc, #8]	; (80050f4 <DMA1_Stream1_IRQHandler+0x10>)
 80050ea:	f003 faed 	bl	80086c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80050ee:	bf00      	nop
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	bf00      	nop
 80050f4:	240009c8 	.word	0x240009c8

080050f8 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80050fc:	4802      	ldr	r0, [pc, #8]	; (8005108 <DMA1_Stream2_IRQHandler+0x10>)
 80050fe:	f003 fae3 	bl	80086c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8005102:	bf00      	nop
 8005104:	bd80      	pop	{r7, pc}
 8005106:	bf00      	nop
 8005108:	24000a40 	.word	0x24000a40

0800510c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8005110:	4802      	ldr	r0, [pc, #8]	; (800511c <FDCAN1_IT0_IRQHandler+0x10>)
 8005112:	f005 fc27 	bl	800a964 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8005116:	bf00      	nop
 8005118:	bd80      	pop	{r7, pc}
 800511a:	bf00      	nop
 800511c:	24000de8 	.word	0x24000de8

08005120 <FDCAN2_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 1.
  */
void FDCAN2_IT1_IRQHandler(void)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 0 */

  /* USER CODE END FDCAN2_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8005124:	4802      	ldr	r0, [pc, #8]	; (8005130 <FDCAN2_IT1_IRQHandler+0x10>)
 8005126:	f005 fc1d 	bl	800a964 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 1 */

  /* USER CODE END FDCAN2_IT1_IRQn 1 */
}
 800512a:	bf00      	nop
 800512c:	bd80      	pop	{r7, pc}
 800512e:	bf00      	nop
 8005130:	24000e88 	.word	0x24000e88

08005134 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005138:	4802      	ldr	r0, [pc, #8]	; (8005144 <TIM1_UP_IRQHandler+0x10>)
 800513a:	f00a f953 	bl	800f3e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800513e:	bf00      	nop
 8005140:	bd80      	pop	{r7, pc}
 8005142:	bf00      	nop
 8005144:	24001218 	.word	0x24001218

08005148 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800514c:	4802      	ldr	r0, [pc, #8]	; (8005158 <TIM3_IRQHandler+0x10>)
 800514e:	f00a f949 	bl	800f3e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005152:	bf00      	nop
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	24001264 	.word	0x24001264

0800515c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
	ulHighFrequencyTimerTicks++;
 8005160:	4b04      	ldr	r3, [pc, #16]	; (8005174 <TIM7_IRQHandler+0x18>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	3301      	adds	r3, #1
 8005166:	4a03      	ldr	r2, [pc, #12]	; (8005174 <TIM7_IRQHandler+0x18>)
 8005168:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800516a:	4803      	ldr	r0, [pc, #12]	; (8005178 <TIM7_IRQHandler+0x1c>)
 800516c:	f00a f93a 	bl	800f3e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005170:	bf00      	nop
 8005172:	bd80      	pop	{r7, pc}
 8005174:	24001164 	.word	0x24001164
 8005178:	24001168 	.word	0x24001168

0800517c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8005180:	4802      	ldr	r0, [pc, #8]	; (800518c <DMA2_Stream0_IRQHandler+0x10>)
 8005182:	f003 faa1 	bl	80086c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8005186:	bf00      	nop
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	24000ab8 	.word	0x24000ab8

08005190 <FDCAN3_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 0.
  */
void FDCAN3_IT0_IRQHandler(void)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */

  /* USER CODE END FDCAN3_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8005194:	4802      	ldr	r0, [pc, #8]	; (80051a0 <FDCAN3_IT0_IRQHandler+0x10>)
 8005196:	f005 fbe5 	bl	800a964 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */

  /* USER CODE END FDCAN3_IT0_IRQn 1 */
}
 800519a:	bf00      	nop
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	24000f28 	.word	0x24000f28

080051a4 <TIM24_IRQHandler>:

/**
  * @brief This function handles TIM24 global interrupt.
  */
void TIM24_IRQHandler(void)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM24_IRQn 0 */

  /* USER CODE END TIM24_IRQn 0 */
  HAL_TIM_IRQHandler(&htim24);
 80051a8:	4802      	ldr	r0, [pc, #8]	; (80051b4 <TIM24_IRQHandler+0x10>)
 80051aa:	f00a f91b 	bl	800f3e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM24_IRQn 1 */

  /* USER CODE END TIM24_IRQn 1 */
}
 80051ae:	bf00      	nop
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	bf00      	nop
 80051b4:	240012b0 	.word	0x240012b0

080051b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80051b8:	b480      	push	{r7}
 80051ba:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80051bc:	4b32      	ldr	r3, [pc, #200]	; (8005288 <SystemInit+0xd0>)
 80051be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051c2:	4a31      	ldr	r2, [pc, #196]	; (8005288 <SystemInit+0xd0>)
 80051c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80051c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80051cc:	4b2f      	ldr	r3, [pc, #188]	; (800528c <SystemInit+0xd4>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 030f 	and.w	r3, r3, #15
 80051d4:	2b06      	cmp	r3, #6
 80051d6:	d807      	bhi.n	80051e8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80051d8:	4b2c      	ldr	r3, [pc, #176]	; (800528c <SystemInit+0xd4>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f023 030f 	bic.w	r3, r3, #15
 80051e0:	4a2a      	ldr	r2, [pc, #168]	; (800528c <SystemInit+0xd4>)
 80051e2:	f043 0307 	orr.w	r3, r3, #7
 80051e6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80051e8:	4b29      	ldr	r3, [pc, #164]	; (8005290 <SystemInit+0xd8>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a28      	ldr	r2, [pc, #160]	; (8005290 <SystemInit+0xd8>)
 80051ee:	f043 0301 	orr.w	r3, r3, #1
 80051f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80051f4:	4b26      	ldr	r3, [pc, #152]	; (8005290 <SystemInit+0xd8>)
 80051f6:	2200      	movs	r2, #0
 80051f8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80051fa:	4b25      	ldr	r3, [pc, #148]	; (8005290 <SystemInit+0xd8>)
 80051fc:	681a      	ldr	r2, [r3, #0]
 80051fe:	4924      	ldr	r1, [pc, #144]	; (8005290 <SystemInit+0xd8>)
 8005200:	4b24      	ldr	r3, [pc, #144]	; (8005294 <SystemInit+0xdc>)
 8005202:	4013      	ands	r3, r2
 8005204:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005206:	4b21      	ldr	r3, [pc, #132]	; (800528c <SystemInit+0xd4>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f003 0308 	and.w	r3, r3, #8
 800520e:	2b00      	cmp	r3, #0
 8005210:	d007      	beq.n	8005222 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005212:	4b1e      	ldr	r3, [pc, #120]	; (800528c <SystemInit+0xd4>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f023 030f 	bic.w	r3, r3, #15
 800521a:	4a1c      	ldr	r2, [pc, #112]	; (800528c <SystemInit+0xd4>)
 800521c:	f043 0307 	orr.w	r3, r3, #7
 8005220:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8005222:	4b1b      	ldr	r3, [pc, #108]	; (8005290 <SystemInit+0xd8>)
 8005224:	2200      	movs	r2, #0
 8005226:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8005228:	4b19      	ldr	r3, [pc, #100]	; (8005290 <SystemInit+0xd8>)
 800522a:	2200      	movs	r2, #0
 800522c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800522e:	4b18      	ldr	r3, [pc, #96]	; (8005290 <SystemInit+0xd8>)
 8005230:	2200      	movs	r2, #0
 8005232:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8005234:	4b16      	ldr	r3, [pc, #88]	; (8005290 <SystemInit+0xd8>)
 8005236:	4a18      	ldr	r2, [pc, #96]	; (8005298 <SystemInit+0xe0>)
 8005238:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800523a:	4b15      	ldr	r3, [pc, #84]	; (8005290 <SystemInit+0xd8>)
 800523c:	4a17      	ldr	r2, [pc, #92]	; (800529c <SystemInit+0xe4>)
 800523e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8005240:	4b13      	ldr	r3, [pc, #76]	; (8005290 <SystemInit+0xd8>)
 8005242:	4a17      	ldr	r2, [pc, #92]	; (80052a0 <SystemInit+0xe8>)
 8005244:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8005246:	4b12      	ldr	r3, [pc, #72]	; (8005290 <SystemInit+0xd8>)
 8005248:	2200      	movs	r2, #0
 800524a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800524c:	4b10      	ldr	r3, [pc, #64]	; (8005290 <SystemInit+0xd8>)
 800524e:	4a14      	ldr	r2, [pc, #80]	; (80052a0 <SystemInit+0xe8>)
 8005250:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8005252:	4b0f      	ldr	r3, [pc, #60]	; (8005290 <SystemInit+0xd8>)
 8005254:	2200      	movs	r2, #0
 8005256:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8005258:	4b0d      	ldr	r3, [pc, #52]	; (8005290 <SystemInit+0xd8>)
 800525a:	4a11      	ldr	r2, [pc, #68]	; (80052a0 <SystemInit+0xe8>)
 800525c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800525e:	4b0c      	ldr	r3, [pc, #48]	; (8005290 <SystemInit+0xd8>)
 8005260:	2200      	movs	r2, #0
 8005262:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005264:	4b0a      	ldr	r3, [pc, #40]	; (8005290 <SystemInit+0xd8>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a09      	ldr	r2, [pc, #36]	; (8005290 <SystemInit+0xd8>)
 800526a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800526e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8005270:	4b07      	ldr	r3, [pc, #28]	; (8005290 <SystemInit+0xd8>)
 8005272:	2200      	movs	r2, #0
 8005274:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8005276:	4b0b      	ldr	r3, [pc, #44]	; (80052a4 <SystemInit+0xec>)
 8005278:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800527c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800527e:	bf00      	nop
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr
 8005288:	e000ed00 	.word	0xe000ed00
 800528c:	52002000 	.word	0x52002000
 8005290:	58024400 	.word	0x58024400
 8005294:	eaf6ed7f 	.word	0xeaf6ed7f
 8005298:	02020200 	.word	0x02020200
 800529c:	01ff0000 	.word	0x01ff0000
 80052a0:	01010280 	.word	0x01010280
 80052a4:	52004000 	.word	0x52004000

080052a8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim24;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b08c      	sub	sp, #48	; 0x30
 80052ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80052ae:	f107 0320 	add.w	r3, r7, #32
 80052b2:	2200      	movs	r2, #0
 80052b4:	601a      	str	r2, [r3, #0]
 80052b6:	605a      	str	r2, [r3, #4]
 80052b8:	609a      	str	r2, [r3, #8]
 80052ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80052bc:	f107 0314 	add.w	r3, r7, #20
 80052c0:	2200      	movs	r2, #0
 80052c2:	601a      	str	r2, [r3, #0]
 80052c4:	605a      	str	r2, [r3, #4]
 80052c6:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80052c8:	1d3b      	adds	r3, r7, #4
 80052ca:	2200      	movs	r2, #0
 80052cc:	601a      	str	r2, [r3, #0]
 80052ce:	605a      	str	r2, [r3, #4]
 80052d0:	609a      	str	r2, [r3, #8]
 80052d2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80052d4:	4b34      	ldr	r3, [pc, #208]	; (80053a8 <MX_TIM1_Init+0x100>)
 80052d6:	4a35      	ldr	r2, [pc, #212]	; (80053ac <MX_TIM1_Init+0x104>)
 80052d8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8-1;
 80052da:	4b33      	ldr	r3, [pc, #204]	; (80053a8 <MX_TIM1_Init+0x100>)
 80052dc:	2207      	movs	r2, #7
 80052de:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052e0:	4b31      	ldr	r3, [pc, #196]	; (80053a8 <MX_TIM1_Init+0x100>)
 80052e2:	2200      	movs	r2, #0
 80052e4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80052e6:	4b30      	ldr	r3, [pc, #192]	; (80053a8 <MX_TIM1_Init+0x100>)
 80052e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80052ec:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80052ee:	4b2e      	ldr	r3, [pc, #184]	; (80053a8 <MX_TIM1_Init+0x100>)
 80052f0:	2200      	movs	r2, #0
 80052f2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80052f4:	4b2c      	ldr	r3, [pc, #176]	; (80053a8 <MX_TIM1_Init+0x100>)
 80052f6:	2200      	movs	r2, #0
 80052f8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80052fa:	4b2b      	ldr	r3, [pc, #172]	; (80053a8 <MX_TIM1_Init+0x100>)
 80052fc:	2280      	movs	r2, #128	; 0x80
 80052fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8005300:	4829      	ldr	r0, [pc, #164]	; (80053a8 <MX_TIM1_Init+0x100>)
 8005302:	f009 fddb 	bl	800eebc <HAL_TIM_Base_Init>
 8005306:	4603      	mov	r3, r0
 8005308:	2b00      	cmp	r3, #0
 800530a:	d001      	beq.n	8005310 <MX_TIM1_Init+0x68>
  {
    Error_Handler();
 800530c:	f7ff fe44 	bl	8004f98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005310:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005314:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8005316:	f107 0320 	add.w	r3, r7, #32
 800531a:	4619      	mov	r1, r3
 800531c:	4822      	ldr	r0, [pc, #136]	; (80053a8 <MX_TIM1_Init+0x100>)
 800531e:	f00a fa1d 	bl	800f75c <HAL_TIM_ConfigClockSource>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d001      	beq.n	800532c <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8005328:	f7ff fe36 	bl	8004f98 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800532c:	481e      	ldr	r0, [pc, #120]	; (80053a8 <MX_TIM1_Init+0x100>)
 800532e:	f009 fea3 	bl	800f078 <HAL_TIM_IC_Init>
 8005332:	4603      	mov	r3, r0
 8005334:	2b00      	cmp	r3, #0
 8005336:	d001      	beq.n	800533c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8005338:	f7ff fe2e 	bl	8004f98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800533c:	2300      	movs	r3, #0
 800533e:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005340:	2300      	movs	r3, #0
 8005342:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005344:	2300      	movs	r3, #0
 8005346:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005348:	f107 0314 	add.w	r3, r7, #20
 800534c:	4619      	mov	r1, r3
 800534e:	4816      	ldr	r0, [pc, #88]	; (80053a8 <MX_TIM1_Init+0x100>)
 8005350:	f00a fdba 	bl	800fec8 <HAL_TIMEx_MasterConfigSynchronization>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d001      	beq.n	800535e <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 800535a:	f7ff fe1d 	bl	8004f98 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800535e:	2300      	movs	r3, #0
 8005360:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8005362:	2301      	movs	r3, #1
 8005364:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8005366:	2300      	movs	r3, #0
 8005368:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800536a:	2300      	movs	r3, #0
 800536c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800536e:	1d3b      	adds	r3, r7, #4
 8005370:	2200      	movs	r2, #0
 8005372:	4619      	mov	r1, r3
 8005374:	480c      	ldr	r0, [pc, #48]	; (80053a8 <MX_TIM1_Init+0x100>)
 8005376:	f00a f954 	bl	800f622 <HAL_TIM_IC_ConfigChannel>
 800537a:	4603      	mov	r3, r0
 800537c:	2b00      	cmp	r3, #0
 800537e:	d001      	beq.n	8005384 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8005380:	f7ff fe0a 	bl	8004f98 <Error_Handler>
  }
  sConfigIC.ICFilter = 3;
 8005384:	2303      	movs	r3, #3
 8005386:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8005388:	1d3b      	adds	r3, r7, #4
 800538a:	2208      	movs	r2, #8
 800538c:	4619      	mov	r1, r3
 800538e:	4806      	ldr	r0, [pc, #24]	; (80053a8 <MX_TIM1_Init+0x100>)
 8005390:	f00a f947 	bl	800f622 <HAL_TIM_IC_ConfigChannel>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d001      	beq.n	800539e <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800539a:	f7ff fdfd 	bl	8004f98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800539e:	bf00      	nop
 80053a0:	3730      	adds	r7, #48	; 0x30
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	24001218 	.word	0x24001218
 80053ac:	40010000 	.word	0x40010000

080053b0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b08c      	sub	sp, #48	; 0x30
 80053b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80053b6:	f107 0320 	add.w	r3, r7, #32
 80053ba:	2200      	movs	r2, #0
 80053bc:	601a      	str	r2, [r3, #0]
 80053be:	605a      	str	r2, [r3, #4]
 80053c0:	609a      	str	r2, [r3, #8]
 80053c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80053c4:	f107 0314 	add.w	r3, r7, #20
 80053c8:	2200      	movs	r2, #0
 80053ca:	601a      	str	r2, [r3, #0]
 80053cc:	605a      	str	r2, [r3, #4]
 80053ce:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80053d0:	1d3b      	adds	r3, r7, #4
 80053d2:	2200      	movs	r2, #0
 80053d4:	601a      	str	r2, [r3, #0]
 80053d6:	605a      	str	r2, [r3, #4]
 80053d8:	609a      	str	r2, [r3, #8]
 80053da:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80053dc:	4b2b      	ldr	r3, [pc, #172]	; (800548c <MX_TIM3_Init+0xdc>)
 80053de:	4a2c      	ldr	r2, [pc, #176]	; (8005490 <MX_TIM3_Init+0xe0>)
 80053e0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8-1;
 80053e2:	4b2a      	ldr	r3, [pc, #168]	; (800548c <MX_TIM3_Init+0xdc>)
 80053e4:	2207      	movs	r2, #7
 80053e6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80053e8:	4b28      	ldr	r3, [pc, #160]	; (800548c <MX_TIM3_Init+0xdc>)
 80053ea:	2200      	movs	r2, #0
 80053ec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80053ee:	4b27      	ldr	r3, [pc, #156]	; (800548c <MX_TIM3_Init+0xdc>)
 80053f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80053f4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053f6:	4b25      	ldr	r3, [pc, #148]	; (800548c <MX_TIM3_Init+0xdc>)
 80053f8:	2200      	movs	r2, #0
 80053fa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80053fc:	4b23      	ldr	r3, [pc, #140]	; (800548c <MX_TIM3_Init+0xdc>)
 80053fe:	2280      	movs	r2, #128	; 0x80
 8005400:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005402:	4822      	ldr	r0, [pc, #136]	; (800548c <MX_TIM3_Init+0xdc>)
 8005404:	f009 fd5a 	bl	800eebc <HAL_TIM_Base_Init>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d001      	beq.n	8005412 <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 800540e:	f7ff fdc3 	bl	8004f98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005412:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005416:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005418:	f107 0320 	add.w	r3, r7, #32
 800541c:	4619      	mov	r1, r3
 800541e:	481b      	ldr	r0, [pc, #108]	; (800548c <MX_TIM3_Init+0xdc>)
 8005420:	f00a f99c 	bl	800f75c <HAL_TIM_ConfigClockSource>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d001      	beq.n	800542e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800542a:	f7ff fdb5 	bl	8004f98 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800542e:	4817      	ldr	r0, [pc, #92]	; (800548c <MX_TIM3_Init+0xdc>)
 8005430:	f009 fe22 	bl	800f078 <HAL_TIM_IC_Init>
 8005434:	4603      	mov	r3, r0
 8005436:	2b00      	cmp	r3, #0
 8005438:	d001      	beq.n	800543e <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 800543a:	f7ff fdad 	bl	8004f98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800543e:	2300      	movs	r3, #0
 8005440:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005442:	2300      	movs	r3, #0
 8005444:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005446:	f107 0314 	add.w	r3, r7, #20
 800544a:	4619      	mov	r1, r3
 800544c:	480f      	ldr	r0, [pc, #60]	; (800548c <MX_TIM3_Init+0xdc>)
 800544e:	f00a fd3b 	bl	800fec8 <HAL_TIMEx_MasterConfigSynchronization>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d001      	beq.n	800545c <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 8005458:	f7ff fd9e 	bl	8004f98 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800545c:	2300      	movs	r3, #0
 800545e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8005460:	2301      	movs	r3, #1
 8005462:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8005464:	2300      	movs	r3, #0
 8005466:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 3;
 8005468:	2303      	movs	r3, #3
 800546a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 800546c:	1d3b      	adds	r3, r7, #4
 800546e:	220c      	movs	r2, #12
 8005470:	4619      	mov	r1, r3
 8005472:	4806      	ldr	r0, [pc, #24]	; (800548c <MX_TIM3_Init+0xdc>)
 8005474:	f00a f8d5 	bl	800f622 <HAL_TIM_IC_ConfigChannel>
 8005478:	4603      	mov	r3, r0
 800547a:	2b00      	cmp	r3, #0
 800547c:	d001      	beq.n	8005482 <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 800547e:	f7ff fd8b 	bl	8004f98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8005482:	bf00      	nop
 8005484:	3730      	adds	r7, #48	; 0x30
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop
 800548c:	24001264 	.word	0x24001264
 8005490:	40000400 	.word	0x40000400

08005494 <MX_TIM24_Init>:
/* TIM24 init function */
void MX_TIM24_Init(void)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b088      	sub	sp, #32
 8005498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM24_Init 0 */

  /* USER CODE END TIM24_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800549a:	f107 0314 	add.w	r3, r7, #20
 800549e:	2200      	movs	r2, #0
 80054a0:	601a      	str	r2, [r3, #0]
 80054a2:	605a      	str	r2, [r3, #4]
 80054a4:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80054a6:	1d3b      	adds	r3, r7, #4
 80054a8:	2200      	movs	r2, #0
 80054aa:	601a      	str	r2, [r3, #0]
 80054ac:	605a      	str	r2, [r3, #4]
 80054ae:	609a      	str	r2, [r3, #8]
 80054b0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM24_Init 1 */

  /* USER CODE END TIM24_Init 1 */
  htim24.Instance = TIM24;
 80054b2:	4b20      	ldr	r3, [pc, #128]	; (8005534 <MX_TIM24_Init+0xa0>)
 80054b4:	4a20      	ldr	r2, [pc, #128]	; (8005538 <MX_TIM24_Init+0xa4>)
 80054b6:	601a      	str	r2, [r3, #0]
  htim24.Init.Prescaler = 8-1;
 80054b8:	4b1e      	ldr	r3, [pc, #120]	; (8005534 <MX_TIM24_Init+0xa0>)
 80054ba:	2207      	movs	r2, #7
 80054bc:	605a      	str	r2, [r3, #4]
  htim24.Init.CounterMode = TIM_COUNTERMODE_UP;
 80054be:	4b1d      	ldr	r3, [pc, #116]	; (8005534 <MX_TIM24_Init+0xa0>)
 80054c0:	2200      	movs	r2, #0
 80054c2:	609a      	str	r2, [r3, #8]
  htim24.Init.Period = 65535;
 80054c4:	4b1b      	ldr	r3, [pc, #108]	; (8005534 <MX_TIM24_Init+0xa0>)
 80054c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80054ca:	60da      	str	r2, [r3, #12]
  htim24.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80054cc:	4b19      	ldr	r3, [pc, #100]	; (8005534 <MX_TIM24_Init+0xa0>)
 80054ce:	2200      	movs	r2, #0
 80054d0:	611a      	str	r2, [r3, #16]
  htim24.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80054d2:	4b18      	ldr	r3, [pc, #96]	; (8005534 <MX_TIM24_Init+0xa0>)
 80054d4:	2280      	movs	r2, #128	; 0x80
 80054d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim24) != HAL_OK)
 80054d8:	4816      	ldr	r0, [pc, #88]	; (8005534 <MX_TIM24_Init+0xa0>)
 80054da:	f009 fdcd 	bl	800f078 <HAL_TIM_IC_Init>
 80054de:	4603      	mov	r3, r0
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d001      	beq.n	80054e8 <MX_TIM24_Init+0x54>
  {
    Error_Handler();
 80054e4:	f7ff fd58 	bl	8004f98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80054e8:	2300      	movs	r3, #0
 80054ea:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80054ec:	2300      	movs	r3, #0
 80054ee:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim24, &sMasterConfig) != HAL_OK)
 80054f0:	f107 0314 	add.w	r3, r7, #20
 80054f4:	4619      	mov	r1, r3
 80054f6:	480f      	ldr	r0, [pc, #60]	; (8005534 <MX_TIM24_Init+0xa0>)
 80054f8:	f00a fce6 	bl	800fec8 <HAL_TIMEx_MasterConfigSynchronization>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d001      	beq.n	8005506 <MX_TIM24_Init+0x72>
  {
    Error_Handler();
 8005502:	f7ff fd49 	bl	8004f98 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005506:	2300      	movs	r3, #0
 8005508:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800550a:	2301      	movs	r3, #1
 800550c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800550e:	2300      	movs	r3, #0
 8005510:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 3;
 8005512:	2303      	movs	r3, #3
 8005514:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim24, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8005516:	1d3b      	adds	r3, r7, #4
 8005518:	220c      	movs	r2, #12
 800551a:	4619      	mov	r1, r3
 800551c:	4805      	ldr	r0, [pc, #20]	; (8005534 <MX_TIM24_Init+0xa0>)
 800551e:	f00a f880 	bl	800f622 <HAL_TIM_IC_ConfigChannel>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d001      	beq.n	800552c <MX_TIM24_Init+0x98>
  {
    Error_Handler();
 8005528:	f7ff fd36 	bl	8004f98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM24_Init 2 */

  /* USER CODE END TIM24_Init 2 */

}
 800552c:	bf00      	nop
 800552e:	3720      	adds	r7, #32
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}
 8005534:	240012b0 	.word	0x240012b0
 8005538:	4000e400 	.word	0x4000e400

0800553c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b08c      	sub	sp, #48	; 0x30
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005544:	f107 031c 	add.w	r3, r7, #28
 8005548:	2200      	movs	r2, #0
 800554a:	601a      	str	r2, [r3, #0]
 800554c:	605a      	str	r2, [r3, #4]
 800554e:	609a      	str	r2, [r3, #8]
 8005550:	60da      	str	r2, [r3, #12]
 8005552:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a3c      	ldr	r2, [pc, #240]	; (800564c <HAL_TIM_Base_MspInit+0x110>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d137      	bne.n	80055ce <HAL_TIM_Base_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800555e:	4b3c      	ldr	r3, [pc, #240]	; (8005650 <HAL_TIM_Base_MspInit+0x114>)
 8005560:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005564:	4a3a      	ldr	r2, [pc, #232]	; (8005650 <HAL_TIM_Base_MspInit+0x114>)
 8005566:	f043 0301 	orr.w	r3, r3, #1
 800556a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800556e:	4b38      	ldr	r3, [pc, #224]	; (8005650 <HAL_TIM_Base_MspInit+0x114>)
 8005570:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005574:	f003 0301 	and.w	r3, r3, #1
 8005578:	61bb      	str	r3, [r7, #24]
 800557a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800557c:	4b34      	ldr	r3, [pc, #208]	; (8005650 <HAL_TIM_Base_MspInit+0x114>)
 800557e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005582:	4a33      	ldr	r2, [pc, #204]	; (8005650 <HAL_TIM_Base_MspInit+0x114>)
 8005584:	f043 0310 	orr.w	r3, r3, #16
 8005588:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800558c:	4b30      	ldr	r3, [pc, #192]	; (8005650 <HAL_TIM_Base_MspInit+0x114>)
 800558e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005592:	f003 0310 	and.w	r3, r3, #16
 8005596:	617b      	str	r3, [r7, #20]
 8005598:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = HFL_Pin|HRL_Pin;
 800559a:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 800559e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055a0:	2302      	movs	r3, #2
 80055a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055a4:	2300      	movs	r3, #0
 80055a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055a8:	2300      	movs	r3, #0
 80055aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80055ac:	2301      	movs	r3, #1
 80055ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80055b0:	f107 031c 	add.w	r3, r7, #28
 80055b4:	4619      	mov	r1, r3
 80055b6:	4827      	ldr	r0, [pc, #156]	; (8005654 <HAL_TIM_Base_MspInit+0x118>)
 80055b8:	f005 fec4 	bl	800b344 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 80055bc:	2200      	movs	r2, #0
 80055be:	2105      	movs	r1, #5
 80055c0:	2019      	movs	r0, #25
 80055c2:	f002 fa97 	bl	8007af4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80055c6:	2019      	movs	r0, #25
 80055c8:	f002 faae 	bl	8007b28 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80055cc:	e03a      	b.n	8005644 <HAL_TIM_Base_MspInit+0x108>
  else if(tim_baseHandle->Instance==TIM3)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a21      	ldr	r2, [pc, #132]	; (8005658 <HAL_TIM_Base_MspInit+0x11c>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d135      	bne.n	8005644 <HAL_TIM_Base_MspInit+0x108>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80055d8:	4b1d      	ldr	r3, [pc, #116]	; (8005650 <HAL_TIM_Base_MspInit+0x114>)
 80055da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80055de:	4a1c      	ldr	r2, [pc, #112]	; (8005650 <HAL_TIM_Base_MspInit+0x114>)
 80055e0:	f043 0302 	orr.w	r3, r3, #2
 80055e4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80055e8:	4b19      	ldr	r3, [pc, #100]	; (8005650 <HAL_TIM_Base_MspInit+0x114>)
 80055ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80055ee:	f003 0302 	and.w	r3, r3, #2
 80055f2:	613b      	str	r3, [r7, #16]
 80055f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055f6:	4b16      	ldr	r3, [pc, #88]	; (8005650 <HAL_TIM_Base_MspInit+0x114>)
 80055f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80055fc:	4a14      	ldr	r2, [pc, #80]	; (8005650 <HAL_TIM_Base_MspInit+0x114>)
 80055fe:	f043 0302 	orr.w	r3, r3, #2
 8005602:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005606:	4b12      	ldr	r3, [pc, #72]	; (8005650 <HAL_TIM_Base_MspInit+0x114>)
 8005608:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800560c:	f003 0302 	and.w	r3, r3, #2
 8005610:	60fb      	str	r3, [r7, #12]
 8005612:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = HRR_Pin;
 8005614:	2302      	movs	r3, #2
 8005616:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005618:	2302      	movs	r3, #2
 800561a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800561c:	2300      	movs	r3, #0
 800561e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005620:	2300      	movs	r3, #0
 8005622:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005624:	2302      	movs	r3, #2
 8005626:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(HRR_GPIO_Port, &GPIO_InitStruct);
 8005628:	f107 031c 	add.w	r3, r7, #28
 800562c:	4619      	mov	r1, r3
 800562e:	480b      	ldr	r0, [pc, #44]	; (800565c <HAL_TIM_Base_MspInit+0x120>)
 8005630:	f005 fe88 	bl	800b344 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8005634:	2200      	movs	r2, #0
 8005636:	2105      	movs	r1, #5
 8005638:	201d      	movs	r0, #29
 800563a:	f002 fa5b 	bl	8007af4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800563e:	201d      	movs	r0, #29
 8005640:	f002 fa72 	bl	8007b28 <HAL_NVIC_EnableIRQ>
}
 8005644:	bf00      	nop
 8005646:	3730      	adds	r7, #48	; 0x30
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}
 800564c:	40010000 	.word	0x40010000
 8005650:	58024400 	.word	0x58024400
 8005654:	58021000 	.word	0x58021000
 8005658:	40000400 	.word	0x40000400
 800565c:	58020400 	.word	0x58020400

08005660 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b08a      	sub	sp, #40	; 0x28
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005668:	f107 0314 	add.w	r3, r7, #20
 800566c:	2200      	movs	r2, #0
 800566e:	601a      	str	r2, [r3, #0]
 8005670:	605a      	str	r2, [r3, #4]
 8005672:	609a      	str	r2, [r3, #8]
 8005674:	60da      	str	r2, [r3, #12]
 8005676:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM24)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a1e      	ldr	r2, [pc, #120]	; (80056f8 <HAL_TIM_IC_MspInit+0x98>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d136      	bne.n	80056f0 <HAL_TIM_IC_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM24_MspInit 0 */

  /* USER CODE END TIM24_MspInit 0 */
    /* TIM24 clock enable */
    __HAL_RCC_TIM24_CLK_ENABLE();
 8005682:	4b1e      	ldr	r3, [pc, #120]	; (80056fc <HAL_TIM_IC_MspInit+0x9c>)
 8005684:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8005688:	4a1c      	ldr	r2, [pc, #112]	; (80056fc <HAL_TIM_IC_MspInit+0x9c>)
 800568a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800568e:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8005692:	4b1a      	ldr	r3, [pc, #104]	; (80056fc <HAL_TIM_IC_MspInit+0x9c>)
 8005694:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8005698:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800569c:	613b      	str	r3, [r7, #16]
 800569e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80056a0:	4b16      	ldr	r3, [pc, #88]	; (80056fc <HAL_TIM_IC_MspInit+0x9c>)
 80056a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80056a6:	4a15      	ldr	r2, [pc, #84]	; (80056fc <HAL_TIM_IC_MspInit+0x9c>)
 80056a8:	f043 0320 	orr.w	r3, r3, #32
 80056ac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80056b0:	4b12      	ldr	r3, [pc, #72]	; (80056fc <HAL_TIM_IC_MspInit+0x9c>)
 80056b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80056b6:	f003 0320 	and.w	r3, r3, #32
 80056ba:	60fb      	str	r3, [r7, #12]
 80056bc:	68fb      	ldr	r3, [r7, #12]
    /**TIM24 GPIO Configuration
    PF14     ------> TIM24_CH4
    */
    GPIO_InitStruct.Pin = HFR_Pin;
 80056be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80056c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056c4:	2302      	movs	r3, #2
 80056c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056c8:	2300      	movs	r3, #0
 80056ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056cc:	2300      	movs	r3, #0
 80056ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM24;
 80056d0:	230e      	movs	r3, #14
 80056d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(HFR_GPIO_Port, &GPIO_InitStruct);
 80056d4:	f107 0314 	add.w	r3, r7, #20
 80056d8:	4619      	mov	r1, r3
 80056da:	4809      	ldr	r0, [pc, #36]	; (8005700 <HAL_TIM_IC_MspInit+0xa0>)
 80056dc:	f005 fe32 	bl	800b344 <HAL_GPIO_Init>

    /* TIM24 interrupt Init */
    HAL_NVIC_SetPriority(TIM24_IRQn, 5, 0);
 80056e0:	2200      	movs	r2, #0
 80056e2:	2105      	movs	r1, #5
 80056e4:	20a2      	movs	r0, #162	; 0xa2
 80056e6:	f002 fa05 	bl	8007af4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM24_IRQn);
 80056ea:	20a2      	movs	r0, #162	; 0xa2
 80056ec:	f002 fa1c 	bl	8007b28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM24_MspInit 1 */

  /* USER CODE END TIM24_MspInit 1 */
  }
}
 80056f0:	bf00      	nop
 80056f2:	3728      	adds	r7, #40	; 0x28
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}
 80056f8:	4000e400 	.word	0x4000e400
 80056fc:	58024400 	.word	0x58024400
 8005700:	58021400 	.word	0x58021400
 8005704:	00000000 	.word	0x00000000

08005708 <HAL_TIM_IC_CaptureCallback>:
  /* USER CODE END TIM24_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef* htim){
 8005708:	b580      	push	{r7, lr}
 800570a:	b082      	sub	sp, #8
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
	last_measurement = xTaskGetTickCount();
 8005710:	f00d fcb4 	bl	801307c <xTaskGetTickCount>
 8005714:	4603      	mov	r3, r0
 8005716:	4aa0      	ldr	r2, [pc, #640]	; (8005998 <HAL_TIM_IC_CaptureCallback+0x290>)
 8005718:	6013      	str	r3, [r2, #0]
	if(htim == &htim1){
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4a9f      	ldr	r2, [pc, #636]	; (800599c <HAL_TIM_IC_CaptureCallback+0x294>)
 800571e:	4293      	cmp	r3, r2
 8005720:	f040 8099 	bne.w	8005856 <HAL_TIM_IC_CaptureCallback+0x14e>
		if(htim1.Channel == HAL_TIM_ACTIVE_CHANNEL_1){
 8005724:	4b9d      	ldr	r3, [pc, #628]	; (800599c <HAL_TIM_IC_CaptureCallback+0x294>)
 8005726:	7f1b      	ldrb	r3, [r3, #28]
 8005728:	2b01      	cmp	r3, #1
 800572a:	d148      	bne.n	80057be <HAL_TIM_IC_CaptureCallback+0xb6>
			if(hfl_state == 0){
 800572c:	4b9c      	ldr	r3, [pc, #624]	; (80059a0 <HAL_TIM_IC_CaptureCallback+0x298>)
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	b2db      	uxtb	r3, r3
 8005732:	2b00      	cmp	r3, #0
 8005734:	d10a      	bne.n	800574c <HAL_TIM_IC_CaptureCallback+0x44>
				TIM1_VAL1_1 = TIM1->CCR1;
 8005736:	4b9b      	ldr	r3, [pc, #620]	; (80059a4 <HAL_TIM_IC_CaptureCallback+0x29c>)
 8005738:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800573a:	4a9b      	ldr	r2, [pc, #620]	; (80059a8 <HAL_TIM_IC_CaptureCallback+0x2a0>)
 800573c:	6013      	str	r3, [r2, #0]
				TIM1_OVC1 = 0;
 800573e:	4b9b      	ldr	r3, [pc, #620]	; (80059ac <HAL_TIM_IC_CaptureCallback+0x2a4>)
 8005740:	2200      	movs	r2, #0
 8005742:	801a      	strh	r2, [r3, #0]
				hfl_state = 1;
 8005744:	4b96      	ldr	r3, [pc, #600]	; (80059a0 <HAL_TIM_IC_CaptureCallback+0x298>)
 8005746:	2201      	movs	r2, #1
 8005748:	701a      	strb	r2, [r3, #0]
 800574a:	e084      	b.n	8005856 <HAL_TIM_IC_CaptureCallback+0x14e>
			}
			else{
				/* Maybe assign this section to a thread. Careful of priorities! */
				TIM1_VAL1_2 = TIM1->CCR1;
 800574c:	4b95      	ldr	r3, [pc, #596]	; (80059a4 <HAL_TIM_IC_CaptureCallback+0x29c>)
 800574e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005750:	4a97      	ldr	r2, [pc, #604]	; (80059b0 <HAL_TIM_IC_CaptureCallback+0x2a8>)
 8005752:	6013      	str	r3, [r2, #0]
				TIM1_TICKS1 = TIM1_VAL1_2 + (TIM1_OVC1*65535) - TIM1_VAL1_1;
 8005754:	4b95      	ldr	r3, [pc, #596]	; (80059ac <HAL_TIM_IC_CaptureCallback+0x2a4>)
 8005756:	881b      	ldrh	r3, [r3, #0]
 8005758:	b29b      	uxth	r3, r3
 800575a:	461a      	mov	r2, r3
 800575c:	4613      	mov	r3, r2
 800575e:	041b      	lsls	r3, r3, #16
 8005760:	1a9b      	subs	r3, r3, r2
 8005762:	461a      	mov	r2, r3
 8005764:	4b92      	ldr	r3, [pc, #584]	; (80059b0 <HAL_TIM_IC_CaptureCallback+0x2a8>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	441a      	add	r2, r3
 800576a:	4b8f      	ldr	r3, [pc, #572]	; (80059a8 <HAL_TIM_IC_CaptureCallback+0x2a0>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	1ad3      	subs	r3, r2, r3
 8005770:	4a90      	ldr	r2, [pc, #576]	; (80059b4 <HAL_TIM_IC_CaptureCallback+0x2ac>)
 8005772:	6013      	str	r3, [r2, #0]
				TIM1_FREQ1 = TIM1_CLK / TIM1_TICKS1;
 8005774:	4b90      	ldr	r3, [pc, #576]	; (80059b8 <HAL_TIM_IC_CaptureCallback+0x2b0>)
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	4b8e      	ldr	r3, [pc, #568]	; (80059b4 <HAL_TIM_IC_CaptureCallback+0x2ac>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005780:	4a8e      	ldr	r2, [pc, #568]	; (80059bc <HAL_TIM_IC_CaptureCallback+0x2b4>)
 8005782:	6013      	str	r3, [r2, #0]
				TIM1_FREQ1 = TIM1_FREQ1*60.0/8;
 8005784:	4b8d      	ldr	r3, [pc, #564]	; (80059bc <HAL_TIM_IC_CaptureCallback+0x2b4>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	ee07 3a90 	vmov	s15, r3
 800578c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005790:	ed9f 6b7f 	vldr	d6, [pc, #508]	; 8005990 <HAL_TIM_IC_CaptureCallback+0x288>
 8005794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8005798:	eeb2 5b00 	vmov.f64	d5, #32	; 0x41000000  8.0
 800579c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80057a0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80057a4:	ee17 2a90 	vmov	r2, s15
 80057a8:	4b84      	ldr	r3, [pc, #528]	; (80059bc <HAL_TIM_IC_CaptureCallback+0x2b4>)
 80057aa:	601a      	str	r2, [r3, #0]
				rpm_fl = TIM1_FREQ1;
 80057ac:	4b83      	ldr	r3, [pc, #524]	; (80059bc <HAL_TIM_IC_CaptureCallback+0x2b4>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	b29a      	uxth	r2, r3
 80057b2:	4b83      	ldr	r3, [pc, #524]	; (80059c0 <HAL_TIM_IC_CaptureCallback+0x2b8>)
 80057b4:	801a      	strh	r2, [r3, #0]
				hfl_state = 0;
 80057b6:	4b7a      	ldr	r3, [pc, #488]	; (80059a0 <HAL_TIM_IC_CaptureCallback+0x298>)
 80057b8:	2200      	movs	r2, #0
 80057ba:	701a      	strb	r2, [r3, #0]
 80057bc:	e04b      	b.n	8005856 <HAL_TIM_IC_CaptureCallback+0x14e>
			}
		}
		else if(htim1.Channel == HAL_TIM_ACTIVE_CHANNEL_3){
 80057be:	4b77      	ldr	r3, [pc, #476]	; (800599c <HAL_TIM_IC_CaptureCallback+0x294>)
 80057c0:	7f1b      	ldrb	r3, [r3, #28]
 80057c2:	2b04      	cmp	r3, #4
 80057c4:	d147      	bne.n	8005856 <HAL_TIM_IC_CaptureCallback+0x14e>
			if(hrl_state == 0){
 80057c6:	4b7f      	ldr	r3, [pc, #508]	; (80059c4 <HAL_TIM_IC_CaptureCallback+0x2bc>)
 80057c8:	781b      	ldrb	r3, [r3, #0]
 80057ca:	b2db      	uxtb	r3, r3
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d10a      	bne.n	80057e6 <HAL_TIM_IC_CaptureCallback+0xde>
				TIM1_VAL2_1 = TIM1->CCR3;
 80057d0:	4b74      	ldr	r3, [pc, #464]	; (80059a4 <HAL_TIM_IC_CaptureCallback+0x29c>)
 80057d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057d4:	4a7c      	ldr	r2, [pc, #496]	; (80059c8 <HAL_TIM_IC_CaptureCallback+0x2c0>)
 80057d6:	6013      	str	r3, [r2, #0]
				TIM1_OVC3 = 0;
 80057d8:	4b7c      	ldr	r3, [pc, #496]	; (80059cc <HAL_TIM_IC_CaptureCallback+0x2c4>)
 80057da:	2200      	movs	r2, #0
 80057dc:	801a      	strh	r2, [r3, #0]
				hrl_state = 1;
 80057de:	4b79      	ldr	r3, [pc, #484]	; (80059c4 <HAL_TIM_IC_CaptureCallback+0x2bc>)
 80057e0:	2201      	movs	r2, #1
 80057e2:	701a      	strb	r2, [r3, #0]
 80057e4:	e037      	b.n	8005856 <HAL_TIM_IC_CaptureCallback+0x14e>
			}
			else{
				/* Maybe assign this section to a thread. Careful of priorities! */
				TIM1_VAL2_2 = TIM1->CCR3;
 80057e6:	4b6f      	ldr	r3, [pc, #444]	; (80059a4 <HAL_TIM_IC_CaptureCallback+0x29c>)
 80057e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ea:	4a79      	ldr	r2, [pc, #484]	; (80059d0 <HAL_TIM_IC_CaptureCallback+0x2c8>)
 80057ec:	6013      	str	r3, [r2, #0]
				TIM1_TICKS3 = TIM1_VAL2_2 + (TIM1_OVC3*65535) - TIM1_VAL2_1;
 80057ee:	4b77      	ldr	r3, [pc, #476]	; (80059cc <HAL_TIM_IC_CaptureCallback+0x2c4>)
 80057f0:	881b      	ldrh	r3, [r3, #0]
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	461a      	mov	r2, r3
 80057f6:	4613      	mov	r3, r2
 80057f8:	041b      	lsls	r3, r3, #16
 80057fa:	1a9b      	subs	r3, r3, r2
 80057fc:	461a      	mov	r2, r3
 80057fe:	4b74      	ldr	r3, [pc, #464]	; (80059d0 <HAL_TIM_IC_CaptureCallback+0x2c8>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	441a      	add	r2, r3
 8005804:	4b70      	ldr	r3, [pc, #448]	; (80059c8 <HAL_TIM_IC_CaptureCallback+0x2c0>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	1ad3      	subs	r3, r2, r3
 800580a:	4a72      	ldr	r2, [pc, #456]	; (80059d4 <HAL_TIM_IC_CaptureCallback+0x2cc>)
 800580c:	6013      	str	r3, [r2, #0]
				TIM1_FREQ3 = TIM1_CLK / TIM1_TICKS3;
 800580e:	4b6a      	ldr	r3, [pc, #424]	; (80059b8 <HAL_TIM_IC_CaptureCallback+0x2b0>)
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	4b70      	ldr	r3, [pc, #448]	; (80059d4 <HAL_TIM_IC_CaptureCallback+0x2cc>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	fbb2 f3f3 	udiv	r3, r2, r3
 800581a:	4a6f      	ldr	r2, [pc, #444]	; (80059d8 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 800581c:	6013      	str	r3, [r2, #0]
				TIM1_FREQ3 = TIM1_FREQ3*60.0/8;
 800581e:	4b6e      	ldr	r3, [pc, #440]	; (80059d8 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	ee07 3a90 	vmov	s15, r3
 8005826:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800582a:	ed9f 6b59 	vldr	d6, [pc, #356]	; 8005990 <HAL_TIM_IC_CaptureCallback+0x288>
 800582e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8005832:	eeb2 5b00 	vmov.f64	d5, #32	; 0x41000000  8.0
 8005836:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800583a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800583e:	ee17 2a90 	vmov	r2, s15
 8005842:	4b65      	ldr	r3, [pc, #404]	; (80059d8 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8005844:	601a      	str	r2, [r3, #0]
				rpm_rl = TIM1_FREQ3;
 8005846:	4b64      	ldr	r3, [pc, #400]	; (80059d8 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	b29a      	uxth	r2, r3
 800584c:	4b63      	ldr	r3, [pc, #396]	; (80059dc <HAL_TIM_IC_CaptureCallback+0x2d4>)
 800584e:	801a      	strh	r2, [r3, #0]
				hrl_state = 0;
 8005850:	4b5c      	ldr	r3, [pc, #368]	; (80059c4 <HAL_TIM_IC_CaptureCallback+0x2bc>)
 8005852:	2200      	movs	r2, #0
 8005854:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	if(htim == &htim3){
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	4a61      	ldr	r2, [pc, #388]	; (80059e0 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d147      	bne.n	80058ee <HAL_TIM_IC_CaptureCallback+0x1e6>
		if(hrr_state == 0){
 800585e:	4b61      	ldr	r3, [pc, #388]	; (80059e4 <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8005860:	781b      	ldrb	r3, [r3, #0]
 8005862:	b2db      	uxtb	r3, r3
 8005864:	2b00      	cmp	r3, #0
 8005866:	d10a      	bne.n	800587e <HAL_TIM_IC_CaptureCallback+0x176>
			TIM3_VAL1 = TIM3->CCR4;
 8005868:	4b5f      	ldr	r3, [pc, #380]	; (80059e8 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 800586a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800586c:	4a5f      	ldr	r2, [pc, #380]	; (80059ec <HAL_TIM_IC_CaptureCallback+0x2e4>)
 800586e:	6013      	str	r3, [r2, #0]
			TIM3_OVC = 0;
 8005870:	4b5f      	ldr	r3, [pc, #380]	; (80059f0 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 8005872:	2200      	movs	r2, #0
 8005874:	801a      	strh	r2, [r3, #0]
			hrr_state = 1;
 8005876:	4b5b      	ldr	r3, [pc, #364]	; (80059e4 <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8005878:	2201      	movs	r2, #1
 800587a:	701a      	strb	r2, [r3, #0]
 800587c:	e037      	b.n	80058ee <HAL_TIM_IC_CaptureCallback+0x1e6>
		}
		else{
			TIM3_VAL2 = TIM3->CCR4;
 800587e:	4b5a      	ldr	r3, [pc, #360]	; (80059e8 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 8005880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005882:	4a5c      	ldr	r2, [pc, #368]	; (80059f4 <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8005884:	6013      	str	r3, [r2, #0]
			TIM3_TICKS = TIM3_VAL2 + (TIM3_OVC*65535) - TIM3_VAL1;
 8005886:	4b5a      	ldr	r3, [pc, #360]	; (80059f0 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 8005888:	881b      	ldrh	r3, [r3, #0]
 800588a:	b29b      	uxth	r3, r3
 800588c:	461a      	mov	r2, r3
 800588e:	4613      	mov	r3, r2
 8005890:	041b      	lsls	r3, r3, #16
 8005892:	1a9b      	subs	r3, r3, r2
 8005894:	461a      	mov	r2, r3
 8005896:	4b57      	ldr	r3, [pc, #348]	; (80059f4 <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	441a      	add	r2, r3
 800589c:	4b53      	ldr	r3, [pc, #332]	; (80059ec <HAL_TIM_IC_CaptureCallback+0x2e4>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	1ad3      	subs	r3, r2, r3
 80058a2:	4a55      	ldr	r2, [pc, #340]	; (80059f8 <HAL_TIM_IC_CaptureCallback+0x2f0>)
 80058a4:	6013      	str	r3, [r2, #0]
			TIM3_FREQ = TIM3_CLK / TIM3_TICKS;
 80058a6:	4b55      	ldr	r3, [pc, #340]	; (80059fc <HAL_TIM_IC_CaptureCallback+0x2f4>)
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	4b53      	ldr	r3, [pc, #332]	; (80059f8 <HAL_TIM_IC_CaptureCallback+0x2f0>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80058b2:	4a53      	ldr	r2, [pc, #332]	; (8005a00 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 80058b4:	6013      	str	r3, [r2, #0]
			TIM3_FREQ = TIM3_FREQ*60.0/8;
 80058b6:	4b52      	ldr	r3, [pc, #328]	; (8005a00 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	ee07 3a90 	vmov	s15, r3
 80058be:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80058c2:	ed9f 6b33 	vldr	d6, [pc, #204]	; 8005990 <HAL_TIM_IC_CaptureCallback+0x288>
 80058c6:	ee27 6b06 	vmul.f64	d6, d7, d6
 80058ca:	eeb2 5b00 	vmov.f64	d5, #32	; 0x41000000  8.0
 80058ce:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80058d2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80058d6:	ee17 2a90 	vmov	r2, s15
 80058da:	4b49      	ldr	r3, [pc, #292]	; (8005a00 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 80058dc:	601a      	str	r2, [r3, #0]
			rpm_rr = TIM3_FREQ;
 80058de:	4b48      	ldr	r3, [pc, #288]	; (8005a00 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	b29a      	uxth	r2, r3
 80058e4:	4b47      	ldr	r3, [pc, #284]	; (8005a04 <HAL_TIM_IC_CaptureCallback+0x2fc>)
 80058e6:	801a      	strh	r2, [r3, #0]
//			rpm_c++;
//			if(rpm_c ==0){
//				rpm_rr_test[1]=rpm_rr_test[0]/256;
//				rpm_rr_test[0]=0;
//			}
			hrr_state = 0;
 80058e8:	4b3e      	ldr	r3, [pc, #248]	; (80059e4 <HAL_TIM_IC_CaptureCallback+0x2dc>)
 80058ea:	2200      	movs	r2, #0
 80058ec:	701a      	strb	r2, [r3, #0]
		}
	}
	if(htim == &htim24){
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	4a45      	ldr	r2, [pc, #276]	; (8005a08 <HAL_TIM_IC_CaptureCallback+0x300>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d147      	bne.n	8005986 <HAL_TIM_IC_CaptureCallback+0x27e>
		if(hfr_state == 0){
 80058f6:	4b45      	ldr	r3, [pc, #276]	; (8005a0c <HAL_TIM_IC_CaptureCallback+0x304>)
 80058f8:	781b      	ldrb	r3, [r3, #0]
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d10a      	bne.n	8005916 <HAL_TIM_IC_CaptureCallback+0x20e>
			TIM24_VAL1 = TIM24->CCR4;
 8005900:	4b43      	ldr	r3, [pc, #268]	; (8005a10 <HAL_TIM_IC_CaptureCallback+0x308>)
 8005902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005904:	4a43      	ldr	r2, [pc, #268]	; (8005a14 <HAL_TIM_IC_CaptureCallback+0x30c>)
 8005906:	6013      	str	r3, [r2, #0]
			TIM24_OVC = 0;
 8005908:	4b43      	ldr	r3, [pc, #268]	; (8005a18 <HAL_TIM_IC_CaptureCallback+0x310>)
 800590a:	2200      	movs	r2, #0
 800590c:	801a      	strh	r2, [r3, #0]
			hfr_state = 1;
 800590e:	4b3f      	ldr	r3, [pc, #252]	; (8005a0c <HAL_TIM_IC_CaptureCallback+0x304>)
 8005910:	2201      	movs	r2, #1
 8005912:	701a      	strb	r2, [r3, #0]
			TIM24_FREQ = TIM24_FREQ*60.0/8;
			rpm_fr = TIM24_FREQ;
			hfr_state = 0;
		}
	}
}
 8005914:	e037      	b.n	8005986 <HAL_TIM_IC_CaptureCallback+0x27e>
			TIM24_VAL2 = TIM24->CCR4;
 8005916:	4b3e      	ldr	r3, [pc, #248]	; (8005a10 <HAL_TIM_IC_CaptureCallback+0x308>)
 8005918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800591a:	4a40      	ldr	r2, [pc, #256]	; (8005a1c <HAL_TIM_IC_CaptureCallback+0x314>)
 800591c:	6013      	str	r3, [r2, #0]
			TIM24_TICKS = TIM24_VAL2 + (TIM24_OVC*65535) - TIM24_VAL1;
 800591e:	4b3e      	ldr	r3, [pc, #248]	; (8005a18 <HAL_TIM_IC_CaptureCallback+0x310>)
 8005920:	881b      	ldrh	r3, [r3, #0]
 8005922:	b29b      	uxth	r3, r3
 8005924:	461a      	mov	r2, r3
 8005926:	4613      	mov	r3, r2
 8005928:	041b      	lsls	r3, r3, #16
 800592a:	1a9b      	subs	r3, r3, r2
 800592c:	461a      	mov	r2, r3
 800592e:	4b3b      	ldr	r3, [pc, #236]	; (8005a1c <HAL_TIM_IC_CaptureCallback+0x314>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	441a      	add	r2, r3
 8005934:	4b37      	ldr	r3, [pc, #220]	; (8005a14 <HAL_TIM_IC_CaptureCallback+0x30c>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	4a39      	ldr	r2, [pc, #228]	; (8005a20 <HAL_TIM_IC_CaptureCallback+0x318>)
 800593c:	6013      	str	r3, [r2, #0]
			TIM24_FREQ = TIM24_CLK / TIM24_TICKS;
 800593e:	4b39      	ldr	r3, [pc, #228]	; (8005a24 <HAL_TIM_IC_CaptureCallback+0x31c>)
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	4b37      	ldr	r3, [pc, #220]	; (8005a20 <HAL_TIM_IC_CaptureCallback+0x318>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	fbb2 f3f3 	udiv	r3, r2, r3
 800594a:	4a37      	ldr	r2, [pc, #220]	; (8005a28 <HAL_TIM_IC_CaptureCallback+0x320>)
 800594c:	6013      	str	r3, [r2, #0]
			TIM24_FREQ = TIM24_FREQ*60.0/8;
 800594e:	4b36      	ldr	r3, [pc, #216]	; (8005a28 <HAL_TIM_IC_CaptureCallback+0x320>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	ee07 3a90 	vmov	s15, r3
 8005956:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800595a:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8005990 <HAL_TIM_IC_CaptureCallback+0x288>
 800595e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8005962:	eeb2 5b00 	vmov.f64	d5, #32	; 0x41000000  8.0
 8005966:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800596a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800596e:	ee17 2a90 	vmov	r2, s15
 8005972:	4b2d      	ldr	r3, [pc, #180]	; (8005a28 <HAL_TIM_IC_CaptureCallback+0x320>)
 8005974:	601a      	str	r2, [r3, #0]
			rpm_fr = TIM24_FREQ;
 8005976:	4b2c      	ldr	r3, [pc, #176]	; (8005a28 <HAL_TIM_IC_CaptureCallback+0x320>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	b29a      	uxth	r2, r3
 800597c:	4b2b      	ldr	r3, [pc, #172]	; (8005a2c <HAL_TIM_IC_CaptureCallback+0x324>)
 800597e:	801a      	strh	r2, [r3, #0]
			hfr_state = 0;
 8005980:	4b22      	ldr	r3, [pc, #136]	; (8005a0c <HAL_TIM_IC_CaptureCallback+0x304>)
 8005982:	2200      	movs	r2, #0
 8005984:	701a      	strb	r2, [r3, #0]
}
 8005986:	bf00      	nop
 8005988:	3708      	adds	r7, #8
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}
 800598e:	bf00      	nop
 8005990:	00000000 	.word	0x00000000
 8005994:	404e0000 	.word	0x404e0000
 8005998:	2400120c 	.word	0x2400120c
 800599c:	24001218 	.word	0x24001218
 80059a0:	240011b7 	.word	0x240011b7
 80059a4:	40010000 	.word	0x40010000
 80059a8:	240011c0 	.word	0x240011c0
 80059ac:	240011b8 	.word	0x240011b8
 80059b0:	240011c4 	.word	0x240011c4
 80059b4:	240011e0 	.word	0x240011e0
 80059b8:	240011f0 	.word	0x240011f0
 80059bc:	240011fc 	.word	0x240011fc
 80059c0:	24001210 	.word	0x24001210
 80059c4:	240011b6 	.word	0x240011b6
 80059c8:	240011c8 	.word	0x240011c8
 80059cc:	240011ba 	.word	0x240011ba
 80059d0:	240011cc 	.word	0x240011cc
 80059d4:	240011e4 	.word	0x240011e4
 80059d8:	24001200 	.word	0x24001200
 80059dc:	24001214 	.word	0x24001214
 80059e0:	24001264 	.word	0x24001264
 80059e4:	240011b4 	.word	0x240011b4
 80059e8:	40000400 	.word	0x40000400
 80059ec:	240011d0 	.word	0x240011d0
 80059f0:	240011bc 	.word	0x240011bc
 80059f4:	240011d4 	.word	0x240011d4
 80059f8:	240011e8 	.word	0x240011e8
 80059fc:	240011f4 	.word	0x240011f4
 8005a00:	24001204 	.word	0x24001204
 8005a04:	24001216 	.word	0x24001216
 8005a08:	240012b0 	.word	0x240012b0
 8005a0c:	240011b5 	.word	0x240011b5
 8005a10:	4000e400 	.word	0x4000e400
 8005a14:	240011d8 	.word	0x240011d8
 8005a18:	240011be 	.word	0x240011be
 8005a1c:	240011dc 	.word	0x240011dc
 8005a20:	240011ec 	.word	0x240011ec
 8005a24:	240011f8 	.word	0x240011f8
 8005a28:	24001208 	.word	0x24001208
 8005a2c:	24001212 	.word	0x24001212

08005a30 <HardwareTimersStart>:

void HardwareTimersStart(){
 8005a30:	b580      	push	{r7, lr}
 8005a32:	af00      	add	r7, sp, #0
	TIM1_CLK = F_CLK1/prescaler1;
 8005a34:	4b0f      	ldr	r3, [pc, #60]	; (8005a74 <HardwareTimersStart+0x44>)
 8005a36:	4a10      	ldr	r2, [pc, #64]	; (8005a78 <HardwareTimersStart+0x48>)
 8005a38:	601a      	str	r2, [r3, #0]
	TIM3_CLK = F_CLK1/prescaler1;
 8005a3a:	4b10      	ldr	r3, [pc, #64]	; (8005a7c <HardwareTimersStart+0x4c>)
 8005a3c:	4a0e      	ldr	r2, [pc, #56]	; (8005a78 <HardwareTimersStart+0x48>)
 8005a3e:	601a      	str	r2, [r3, #0]
	TIM24_CLK = F_CLK2/prescaler2;
 8005a40:	4b0f      	ldr	r3, [pc, #60]	; (8005a80 <HardwareTimersStart+0x50>)
 8005a42:	4a10      	ldr	r2, [pc, #64]	; (8005a84 <HardwareTimersStart+0x54>)
 8005a44:	601a      	str	r2, [r3, #0]

	HAL_TIM_Base_Start_IT(&htim1);
 8005a46:	4810      	ldr	r0, [pc, #64]	; (8005a88 <HardwareTimersStart+0x58>)
 8005a48:	f009 fa90 	bl	800ef6c <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_3);
 8005a4c:	2108      	movs	r1, #8
 8005a4e:	480e      	ldr	r0, [pc, #56]	; (8005a88 <HardwareTimersStart+0x58>)
 8005a50:	f009 fb6a 	bl	800f128 <HAL_TIM_IC_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 8005a54:	480d      	ldr	r0, [pc, #52]	; (8005a8c <HardwareTimersStart+0x5c>)
 8005a56:	f009 fa89 	bl	800ef6c <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_4);
 8005a5a:	210c      	movs	r1, #12
 8005a5c:	480b      	ldr	r0, [pc, #44]	; (8005a8c <HardwareTimersStart+0x5c>)
 8005a5e:	f009 fb63 	bl	800f128 <HAL_TIM_IC_Start_IT>
	HAL_TIM_Base_Start_IT(&htim24);
 8005a62:	480b      	ldr	r0, [pc, #44]	; (8005a90 <HardwareTimersStart+0x60>)
 8005a64:	f009 fa82 	bl	800ef6c <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(&htim24, TIM_CHANNEL_4);
 8005a68:	210c      	movs	r1, #12
 8005a6a:	4809      	ldr	r0, [pc, #36]	; (8005a90 <HardwareTimersStart+0x60>)
 8005a6c:	f009 fb5c 	bl	800f128 <HAL_TIM_IC_Start_IT>

}
 8005a70:	bf00      	nop
 8005a72:	bd80      	pop	{r7, pc}
 8005a74:	240011f0 	.word	0x240011f0
 8005a78:	020c8558 	.word	0x020c8558
 8005a7c:	240011f4 	.word	0x240011f4
 8005a80:	240011f8 	.word	0x240011f8
 8005a84:	015dae3a 	.word	0x015dae3a
 8005a88:	24001218 	.word	0x24001218
 8005a8c:	24001264 	.word	0x24001264
 8005a90:	240012b0 	.word	0x240012b0

08005a94 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8005a98:	4b22      	ldr	r3, [pc, #136]	; (8005b24 <MX_USART6_UART_Init+0x90>)
 8005a9a:	4a23      	ldr	r2, [pc, #140]	; (8005b28 <MX_USART6_UART_Init+0x94>)
 8005a9c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8005a9e:	4b21      	ldr	r3, [pc, #132]	; (8005b24 <MX_USART6_UART_Init+0x90>)
 8005aa0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005aa4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8005aa6:	4b1f      	ldr	r3, [pc, #124]	; (8005b24 <MX_USART6_UART_Init+0x90>)
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8005aac:	4b1d      	ldr	r3, [pc, #116]	; (8005b24 <MX_USART6_UART_Init+0x90>)
 8005aae:	2200      	movs	r2, #0
 8005ab0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8005ab2:	4b1c      	ldr	r3, [pc, #112]	; (8005b24 <MX_USART6_UART_Init+0x90>)
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8005ab8:	4b1a      	ldr	r3, [pc, #104]	; (8005b24 <MX_USART6_UART_Init+0x90>)
 8005aba:	220c      	movs	r2, #12
 8005abc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005abe:	4b19      	ldr	r3, [pc, #100]	; (8005b24 <MX_USART6_UART_Init+0x90>)
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ac4:	4b17      	ldr	r3, [pc, #92]	; (8005b24 <MX_USART6_UART_Init+0x90>)
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005aca:	4b16      	ldr	r3, [pc, #88]	; (8005b24 <MX_USART6_UART_Init+0x90>)
 8005acc:	2200      	movs	r2, #0
 8005ace:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005ad0:	4b14      	ldr	r3, [pc, #80]	; (8005b24 <MX_USART6_UART_Init+0x90>)
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	625a      	str	r2, [r3, #36]	; 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005ad6:	4b13      	ldr	r3, [pc, #76]	; (8005b24 <MX_USART6_UART_Init+0x90>)
 8005ad8:	2200      	movs	r2, #0
 8005ada:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8005adc:	4811      	ldr	r0, [pc, #68]	; (8005b24 <MX_USART6_UART_Init+0x90>)
 8005ade:	f00a faad 	bl	801003c <HAL_UART_Init>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d001      	beq.n	8005aec <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8005ae8:	f7ff fa56 	bl	8004f98 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005aec:	2100      	movs	r1, #0
 8005aee:	480d      	ldr	r0, [pc, #52]	; (8005b24 <MX_USART6_UART_Init+0x90>)
 8005af0:	f00b fbb3 	bl	801125a <HAL_UARTEx_SetTxFifoThreshold>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d001      	beq.n	8005afe <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 8005afa:	f7ff fa4d 	bl	8004f98 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005afe:	2100      	movs	r1, #0
 8005b00:	4808      	ldr	r0, [pc, #32]	; (8005b24 <MX_USART6_UART_Init+0x90>)
 8005b02:	f00b fbe8 	bl	80112d6 <HAL_UARTEx_SetRxFifoThreshold>
 8005b06:	4603      	mov	r3, r0
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d001      	beq.n	8005b10 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 8005b0c:	f7ff fa44 	bl	8004f98 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8005b10:	4804      	ldr	r0, [pc, #16]	; (8005b24 <MX_USART6_UART_Init+0x90>)
 8005b12:	f00b fb69 	bl	80111e8 <HAL_UARTEx_DisableFifoMode>
 8005b16:	4603      	mov	r3, r0
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d001      	beq.n	8005b20 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 8005b1c:	f7ff fa3c 	bl	8004f98 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8005b20:	bf00      	nop
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	240012fc 	.word	0x240012fc
 8005b28:	40011400 	.word	0x40011400

08005b2c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b0b8      	sub	sp, #224	; 0xe0
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b34:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005b38:	2200      	movs	r2, #0
 8005b3a:	601a      	str	r2, [r3, #0]
 8005b3c:	605a      	str	r2, [r3, #4]
 8005b3e:	609a      	str	r2, [r3, #8]
 8005b40:	60da      	str	r2, [r3, #12]
 8005b42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005b44:	f107 0310 	add.w	r3, r7, #16
 8005b48:	22b8      	movs	r2, #184	; 0xb8
 8005b4a:	2100      	movs	r1, #0
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f00f fa6d 	bl	801502c <memset>
  if(uartHandle->Instance==USART6)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a26      	ldr	r2, [pc, #152]	; (8005bf0 <HAL_UART_MspInit+0xc4>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d145      	bne.n	8005be8 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART6_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8005b5c:	f04f 0201 	mov.w	r2, #1
 8005b60:	f04f 0300 	mov.w	r3, #0
 8005b64:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005b6e:	f107 0310 	add.w	r3, r7, #16
 8005b72:	4618      	mov	r0, r3
 8005b74:	f006 fdbc 	bl	800c6f0 <HAL_RCCEx_PeriphCLKConfig>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d001      	beq.n	8005b82 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8005b7e:	f7ff fa0b 	bl	8004f98 <Error_Handler>
    }

    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8005b82:	4b1c      	ldr	r3, [pc, #112]	; (8005bf4 <HAL_UART_MspInit+0xc8>)
 8005b84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005b88:	4a1a      	ldr	r2, [pc, #104]	; (8005bf4 <HAL_UART_MspInit+0xc8>)
 8005b8a:	f043 0320 	orr.w	r3, r3, #32
 8005b8e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8005b92:	4b18      	ldr	r3, [pc, #96]	; (8005bf4 <HAL_UART_MspInit+0xc8>)
 8005b94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005b98:	f003 0320 	and.w	r3, r3, #32
 8005b9c:	60fb      	str	r3, [r7, #12]
 8005b9e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005ba0:	4b14      	ldr	r3, [pc, #80]	; (8005bf4 <HAL_UART_MspInit+0xc8>)
 8005ba2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005ba6:	4a13      	ldr	r2, [pc, #76]	; (8005bf4 <HAL_UART_MspInit+0xc8>)
 8005ba8:	f043 0304 	orr.w	r3, r3, #4
 8005bac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005bb0:	4b10      	ldr	r3, [pc, #64]	; (8005bf4 <HAL_UART_MspInit+0xc8>)
 8005bb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005bb6:	f003 0304 	and.w	r3, r3, #4
 8005bba:	60bb      	str	r3, [r7, #8]
 8005bbc:	68bb      	ldr	r3, [r7, #8]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005bbe:	23c0      	movs	r3, #192	; 0xc0
 8005bc0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bc4:	2302      	movs	r3, #2
 8005bc6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8005bd6:	2307      	movs	r3, #7
 8005bd8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005bdc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005be0:	4619      	mov	r1, r3
 8005be2:	4805      	ldr	r0, [pc, #20]	; (8005bf8 <HAL_UART_MspInit+0xcc>)
 8005be4:	f005 fbae 	bl	800b344 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8005be8:	bf00      	nop
 8005bea:	37e0      	adds	r7, #224	; 0xe0
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	40011400 	.word	0x40011400
 8005bf4:	58024400 	.word	0x58024400
 8005bf8:	58020800 	.word	0x58020800

08005bfc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8005bfc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005c34 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005c00:	f7ff fada 	bl	80051b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005c04:	480c      	ldr	r0, [pc, #48]	; (8005c38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005c06:	490d      	ldr	r1, [pc, #52]	; (8005c3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005c08:	4a0d      	ldr	r2, [pc, #52]	; (8005c40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005c0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005c0c:	e002      	b.n	8005c14 <LoopCopyDataInit>

08005c0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005c0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005c10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005c12:	3304      	adds	r3, #4

08005c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005c14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005c16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005c18:	d3f9      	bcc.n	8005c0e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005c1a:	4a0a      	ldr	r2, [pc, #40]	; (8005c44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005c1c:	4c0a      	ldr	r4, [pc, #40]	; (8005c48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005c1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005c20:	e001      	b.n	8005c26 <LoopFillZerobss>

08005c22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005c22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005c24:	3204      	adds	r2, #4

08005c26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005c26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005c28:	d3fb      	bcc.n	8005c22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005c2a:	f00f fa07 	bl	801503c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005c2e:	f7ff f89f 	bl	8004d70 <main>
  bx  lr
 8005c32:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005c34:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8005c38:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005c3c:	2400083c 	.word	0x2400083c
  ldr r2, =_sidata
 8005c40:	08015430 	.word	0x08015430
  ldr r2, =_sbss
 8005c44:	2400083c 	.word	0x2400083c
  ldr r4, =_ebss
 8005c48:	24005cf4 	.word	0x24005cf4

08005c4c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005c4c:	e7fe      	b.n	8005c4c <ADC3_IRQHandler>
	...

08005c50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b082      	sub	sp, #8
 8005c54:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005c56:	2003      	movs	r0, #3
 8005c58:	f001 ff41 	bl	8007ade <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005c5c:	f006 fb30 	bl	800c2c0 <HAL_RCC_GetSysClockFreq>
 8005c60:	4602      	mov	r2, r0
 8005c62:	4b15      	ldr	r3, [pc, #84]	; (8005cb8 <HAL_Init+0x68>)
 8005c64:	699b      	ldr	r3, [r3, #24]
 8005c66:	0a1b      	lsrs	r3, r3, #8
 8005c68:	f003 030f 	and.w	r3, r3, #15
 8005c6c:	4913      	ldr	r1, [pc, #76]	; (8005cbc <HAL_Init+0x6c>)
 8005c6e:	5ccb      	ldrb	r3, [r1, r3]
 8005c70:	f003 031f 	and.w	r3, r3, #31
 8005c74:	fa22 f303 	lsr.w	r3, r2, r3
 8005c78:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005c7a:	4b0f      	ldr	r3, [pc, #60]	; (8005cb8 <HAL_Init+0x68>)
 8005c7c:	699b      	ldr	r3, [r3, #24]
 8005c7e:	f003 030f 	and.w	r3, r3, #15
 8005c82:	4a0e      	ldr	r2, [pc, #56]	; (8005cbc <HAL_Init+0x6c>)
 8005c84:	5cd3      	ldrb	r3, [r2, r3]
 8005c86:	f003 031f 	and.w	r3, r3, #31
 8005c8a:	687a      	ldr	r2, [r7, #4]
 8005c8c:	fa22 f303 	lsr.w	r3, r2, r3
 8005c90:	4a0b      	ldr	r2, [pc, #44]	; (8005cc0 <HAL_Init+0x70>)
 8005c92:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005c94:	4a0b      	ldr	r2, [pc, #44]	; (8005cc4 <HAL_Init+0x74>)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005c9a:	200f      	movs	r0, #15
 8005c9c:	f7ff f9a0 	bl	8004fe0 <HAL_InitTick>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d001      	beq.n	8005caa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	e002      	b.n	8005cb0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005caa:	f7ff f97b 	bl	8004fa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005cae:	2300      	movs	r3, #0
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3708      	adds	r7, #8
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}
 8005cb8:	58024400 	.word	0x58024400
 8005cbc:	080153d0 	.word	0x080153d0
 8005cc0:	2400082c 	.word	0x2400082c
 8005cc4:	24000828 	.word	0x24000828

08005cc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005ccc:	4b06      	ldr	r3, [pc, #24]	; (8005ce8 <HAL_IncTick+0x20>)
 8005cce:	781b      	ldrb	r3, [r3, #0]
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	4b06      	ldr	r3, [pc, #24]	; (8005cec <HAL_IncTick+0x24>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4413      	add	r3, r2
 8005cd8:	4a04      	ldr	r2, [pc, #16]	; (8005cec <HAL_IncTick+0x24>)
 8005cda:	6013      	str	r3, [r2, #0]
}
 8005cdc:	bf00      	nop
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr
 8005ce6:	bf00      	nop
 8005ce8:	24000834 	.word	0x24000834
 8005cec:	24001390 	.word	0x24001390

08005cf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	af00      	add	r7, sp, #0
  return uwTick;
 8005cf4:	4b03      	ldr	r3, [pc, #12]	; (8005d04 <HAL_GetTick+0x14>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr
 8005d02:	bf00      	nop
 8005d04:	24001390 	.word	0x24001390

08005d08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005d10:	f7ff ffee 	bl	8005cf0 <HAL_GetTick>
 8005d14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d20:	d005      	beq.n	8005d2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005d22:	4b0a      	ldr	r3, [pc, #40]	; (8005d4c <HAL_Delay+0x44>)
 8005d24:	781b      	ldrb	r3, [r3, #0]
 8005d26:	461a      	mov	r2, r3
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	4413      	add	r3, r2
 8005d2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005d2e:	bf00      	nop
 8005d30:	f7ff ffde 	bl	8005cf0 <HAL_GetTick>
 8005d34:	4602      	mov	r2, r0
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	1ad3      	subs	r3, r2, r3
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d8f7      	bhi.n	8005d30 <HAL_Delay+0x28>
  {
  }
}
 8005d40:	bf00      	nop
 8005d42:	bf00      	nop
 8005d44:	3710      	adds	r7, #16
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	24000834 	.word	0x24000834

08005d50 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8005d50:	b480      	push	{r7}
 8005d52:	b083      	sub	sp, #12
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
 8005d58:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8005d5a:	4b07      	ldr	r3, [pc, #28]	; (8005d78 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8005d5c:	685a      	ldr	r2, [r3, #4]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	43db      	mvns	r3, r3
 8005d62:	401a      	ands	r2, r3
 8005d64:	4904      	ldr	r1, [pc, #16]	; (8005d78 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	604b      	str	r3, [r1, #4]
}
 8005d6c:	bf00      	nop
 8005d6e:	370c      	adds	r7, #12
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr
 8005d78:	58000400 	.word	0x58000400

08005d7c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b083      	sub	sp, #12
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	431a      	orrs	r2, r3
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	609a      	str	r2, [r3, #8]
}
 8005d96:	bf00      	nop
 8005d98:	370c      	adds	r7, #12
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da0:	4770      	bx	lr

08005da2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005da2:	b480      	push	{r7}
 8005da4:	b083      	sub	sp, #12
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	6078      	str	r0, [r7, #4]
 8005daa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	431a      	orrs	r2, r3
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	609a      	str	r2, [r3, #8]
}
 8005dbc:	bf00      	nop
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	370c      	adds	r7, #12
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr

08005de4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005de4:	b480      	push	{r7}
 8005de6:	b087      	sub	sp, #28
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	60f8      	str	r0, [r7, #12]
 8005dec:	60b9      	str	r1, [r7, #8]
 8005dee:	607a      	str	r2, [r7, #4]
 8005df0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	3360      	adds	r3, #96	; 0x60
 8005df6:	461a      	mov	r2, r3
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	009b      	lsls	r3, r3, #2
 8005dfc:	4413      	add	r3, r2
 8005dfe:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	4a10      	ldr	r2, [pc, #64]	; (8005e44 <LL_ADC_SetOffset+0x60>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d10b      	bne.n	8005e20 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8005e1e:	e00b      	b.n	8005e38 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	430b      	orrs	r3, r1
 8005e32:	431a      	orrs	r2, r3
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	601a      	str	r2, [r3, #0]
}
 8005e38:	bf00      	nop
 8005e3a:	371c      	adds	r7, #28
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr
 8005e44:	58026000 	.word	0x58026000

08005e48 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b085      	sub	sp, #20
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	3360      	adds	r3, #96	; 0x60
 8005e56:	461a      	mov	r2, r3
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	009b      	lsls	r3, r3, #2
 8005e5c:	4413      	add	r3, r2
 8005e5e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3714      	adds	r7, #20
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b085      	sub	sp, #20
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	691b      	ldr	r3, [r3, #16]
 8005e84:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	f003 031f 	and.w	r3, r3, #31
 8005e8e:	6879      	ldr	r1, [r7, #4]
 8005e90:	fa01 f303 	lsl.w	r3, r1, r3
 8005e94:	431a      	orrs	r2, r3
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	611a      	str	r2, [r3, #16]
}
 8005e9a:	bf00      	nop
 8005e9c:	3714      	adds	r7, #20
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea4:	4770      	bx	lr
	...

08005ea8 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b087      	sub	sp, #28
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	4a0c      	ldr	r2, [pc, #48]	; (8005ee8 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d00e      	beq.n	8005eda <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	3360      	adds	r3, #96	; 0x60
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	4413      	add	r3, r2
 8005ec8:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	431a      	orrs	r2, r3
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	601a      	str	r2, [r3, #0]
  }
}
 8005eda:	bf00      	nop
 8005edc:	371c      	adds	r7, #28
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr
 8005ee6:	bf00      	nop
 8005ee8:	58026000 	.word	0x58026000

08005eec <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b087      	sub	sp, #28
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	60f8      	str	r0, [r7, #12]
 8005ef4:	60b9      	str	r1, [r7, #8]
 8005ef6:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	4a0c      	ldr	r2, [pc, #48]	; (8005f2c <LL_ADC_SetOffsetSaturation+0x40>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d10e      	bne.n	8005f1e <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	3360      	adds	r3, #96	; 0x60
 8005f04:	461a      	mov	r2, r3
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	4413      	add	r3, r2
 8005f0c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	431a      	orrs	r2, r3
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8005f1e:	bf00      	nop
 8005f20:	371c      	adds	r7, #28
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr
 8005f2a:	bf00      	nop
 8005f2c:	58026000 	.word	0x58026000

08005f30 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b087      	sub	sp, #28
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	60f8      	str	r0, [r7, #12]
 8005f38:	60b9      	str	r1, [r7, #8]
 8005f3a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	4a0c      	ldr	r2, [pc, #48]	; (8005f70 <LL_ADC_SetOffsetSign+0x40>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d10e      	bne.n	8005f62 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	3360      	adds	r3, #96	; 0x60
 8005f48:	461a      	mov	r2, r3
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	009b      	lsls	r3, r3, #2
 8005f4e:	4413      	add	r3, r2
 8005f50:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	431a      	orrs	r2, r3
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8005f62:	bf00      	nop
 8005f64:	371c      	adds	r7, #28
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr
 8005f6e:	bf00      	nop
 8005f70:	58026000 	.word	0x58026000

08005f74 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b087      	sub	sp, #28
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	60f8      	str	r0, [r7, #12]
 8005f7c:	60b9      	str	r1, [r7, #8]
 8005f7e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	3360      	adds	r3, #96	; 0x60
 8005f84:	461a      	mov	r2, r3
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	4413      	add	r3, r2
 8005f8c:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	4a0c      	ldr	r2, [pc, #48]	; (8005fc4 <LL_ADC_SetOffsetState+0x50>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d108      	bne.n	8005fa8 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	431a      	orrs	r2, r3
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8005fa6:	e007      	b.n	8005fb8 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	431a      	orrs	r2, r3
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	601a      	str	r2, [r3, #0]
}
 8005fb8:	bf00      	nop
 8005fba:	371c      	adds	r7, #28
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr
 8005fc4:	58026000 	.word	0x58026000

08005fc8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b083      	sub	sp, #12
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d101      	bne.n	8005fe0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e000      	b.n	8005fe2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005fe0:	2300      	movs	r3, #0
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	370c      	adds	r7, #12
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr

08005fee <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005fee:	b480      	push	{r7}
 8005ff0:	b087      	sub	sp, #28
 8005ff2:	af00      	add	r7, sp, #0
 8005ff4:	60f8      	str	r0, [r7, #12]
 8005ff6:	60b9      	str	r1, [r7, #8]
 8005ff8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	3330      	adds	r3, #48	; 0x30
 8005ffe:	461a      	mov	r2, r3
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	0a1b      	lsrs	r3, r3, #8
 8006004:	009b      	lsls	r3, r3, #2
 8006006:	f003 030c 	and.w	r3, r3, #12
 800600a:	4413      	add	r3, r2
 800600c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	681a      	ldr	r2, [r3, #0]
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	f003 031f 	and.w	r3, r3, #31
 8006018:	211f      	movs	r1, #31
 800601a:	fa01 f303 	lsl.w	r3, r1, r3
 800601e:	43db      	mvns	r3, r3
 8006020:	401a      	ands	r2, r3
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	0e9b      	lsrs	r3, r3, #26
 8006026:	f003 011f 	and.w	r1, r3, #31
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	f003 031f 	and.w	r3, r3, #31
 8006030:	fa01 f303 	lsl.w	r3, r1, r3
 8006034:	431a      	orrs	r2, r3
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800603a:	bf00      	nop
 800603c:	371c      	adds	r7, #28
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr

08006046 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8006046:	b480      	push	{r7}
 8006048:	b083      	sub	sp, #12
 800604a:	af00      	add	r7, sp, #0
 800604c:	6078      	str	r0, [r7, #4]
 800604e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	68db      	ldr	r3, [r3, #12]
 8006054:	f023 0203 	bic.w	r2, r3, #3
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	431a      	orrs	r2, r3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	60da      	str	r2, [r3, #12]
}
 8006060:	bf00      	nop
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 800606c:	b480      	push	{r7}
 800606e:	b083      	sub	sp, #12
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	f043 0201 	orr.w	r2, r3, #1
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	60da      	str	r2, [r3, #12]
}
 8006080:	bf00      	nop
 8006082:	370c      	adds	r7, #12
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr

0800608c <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a08      	ldr	r2, [pc, #32]	; (80060bc <LL_ADC_REG_SetDMATransferMode+0x30>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d107      	bne.n	80060ae <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	f023 0203 	bic.w	r2, r3, #3
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	431a      	orrs	r2, r3
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	60da      	str	r2, [r3, #12]
  }
}
 80060ae:	bf00      	nop
 80060b0:	370c      	adds	r7, #12
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr
 80060ba:	bf00      	nop
 80060bc:	58026000 	.word	0x58026000

080060c0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b087      	sub	sp, #28
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	60f8      	str	r0, [r7, #12]
 80060c8:	60b9      	str	r1, [r7, #8]
 80060ca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	3314      	adds	r3, #20
 80060d0:	461a      	mov	r2, r3
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	0e5b      	lsrs	r3, r3, #25
 80060d6:	009b      	lsls	r3, r3, #2
 80060d8:	f003 0304 	and.w	r3, r3, #4
 80060dc:	4413      	add	r3, r2
 80060de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	0d1b      	lsrs	r3, r3, #20
 80060e8:	f003 031f 	and.w	r3, r3, #31
 80060ec:	2107      	movs	r1, #7
 80060ee:	fa01 f303 	lsl.w	r3, r1, r3
 80060f2:	43db      	mvns	r3, r3
 80060f4:	401a      	ands	r2, r3
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	0d1b      	lsrs	r3, r3, #20
 80060fa:	f003 031f 	and.w	r3, r3, #31
 80060fe:	6879      	ldr	r1, [r7, #4]
 8006100:	fa01 f303 	lsl.w	r3, r1, r3
 8006104:	431a      	orrs	r2, r3
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800610a:	bf00      	nop
 800610c:	371c      	adds	r7, #28
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr
	...

08006118 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006118:	b480      	push	{r7}
 800611a:	b085      	sub	sp, #20
 800611c:	af00      	add	r7, sp, #0
 800611e:	60f8      	str	r0, [r7, #12]
 8006120:	60b9      	str	r1, [r7, #8]
 8006122:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	4a1a      	ldr	r2, [pc, #104]	; (8006190 <LL_ADC_SetChannelSingleDiff+0x78>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d115      	bne.n	8006158 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006138:	43db      	mvns	r3, r3
 800613a:	401a      	ands	r2, r3
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f003 0318 	and.w	r3, r3, #24
 8006142:	4914      	ldr	r1, [pc, #80]	; (8006194 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8006144:	40d9      	lsrs	r1, r3
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	400b      	ands	r3, r1
 800614a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800614e:	431a      	orrs	r2, r3
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8006156:	e014      	b.n	8006182 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006164:	43db      	mvns	r3, r3
 8006166:	401a      	ands	r2, r3
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	f003 0318 	and.w	r3, r3, #24
 800616e:	4909      	ldr	r1, [pc, #36]	; (8006194 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8006170:	40d9      	lsrs	r1, r3
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	400b      	ands	r3, r1
 8006176:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800617a:	431a      	orrs	r2, r3
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 8006182:	bf00      	nop
 8006184:	3714      	adds	r7, #20
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr
 800618e:	bf00      	nop
 8006190:	58026000 	.word	0x58026000
 8006194:	000fffff 	.word	0x000fffff

08006198 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006198:	b480      	push	{r7}
 800619a:	b083      	sub	sp, #12
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	f003 031f 	and.w	r3, r3, #31
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	370c      	adds	r7, #12
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	689a      	ldr	r2, [r3, #8]
 80061c0:	4b04      	ldr	r3, [pc, #16]	; (80061d4 <LL_ADC_DisableDeepPowerDown+0x20>)
 80061c2:	4013      	ands	r3, r2
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	6093      	str	r3, [r2, #8]
}
 80061c8:	bf00      	nop
 80061ca:	370c      	adds	r7, #12
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr
 80061d4:	5fffffc0 	.word	0x5fffffc0

080061d8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80061e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80061ec:	d101      	bne.n	80061f2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80061ee:	2301      	movs	r3, #1
 80061f0:	e000      	b.n	80061f4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	370c      	adds	r7, #12
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr

08006200 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006200:	b480      	push	{r7}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	689a      	ldr	r2, [r3, #8]
 800620c:	4b05      	ldr	r3, [pc, #20]	; (8006224 <LL_ADC_EnableInternalRegulator+0x24>)
 800620e:	4013      	ands	r3, r2
 8006210:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006218:	bf00      	nop
 800621a:	370c      	adds	r7, #12
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr
 8006224:	6fffffc0 	.word	0x6fffffc0

08006228 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8006228:	b480      	push	{r7}
 800622a:	b083      	sub	sp, #12
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	689b      	ldr	r3, [r3, #8]
 8006234:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006238:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800623c:	d101      	bne.n	8006242 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800623e:	2301      	movs	r3, #1
 8006240:	e000      	b.n	8006244 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006242:	2300      	movs	r3, #0
}
 8006244:	4618      	mov	r0, r3
 8006246:	370c      	adds	r7, #12
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr

08006250 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006250:	b480      	push	{r7}
 8006252:	b083      	sub	sp, #12
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	689a      	ldr	r2, [r3, #8]
 800625c:	4b05      	ldr	r3, [pc, #20]	; (8006274 <LL_ADC_Enable+0x24>)
 800625e:	4013      	ands	r3, r2
 8006260:	f043 0201 	orr.w	r2, r3, #1
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006268:	bf00      	nop
 800626a:	370c      	adds	r7, #12
 800626c:	46bd      	mov	sp, r7
 800626e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006272:	4770      	bx	lr
 8006274:	7fffffc0 	.word	0x7fffffc0

08006278 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8006278:	b480      	push	{r7}
 800627a:	b083      	sub	sp, #12
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	f003 0301 	and.w	r3, r3, #1
 8006288:	2b01      	cmp	r3, #1
 800628a:	d101      	bne.n	8006290 <LL_ADC_IsEnabled+0x18>
 800628c:	2301      	movs	r3, #1
 800628e:	e000      	b.n	8006292 <LL_ADC_IsEnabled+0x1a>
 8006290:	2300      	movs	r3, #0
}
 8006292:	4618      	mov	r0, r3
 8006294:	370c      	adds	r7, #12
 8006296:	46bd      	mov	sp, r7
 8006298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629c:	4770      	bx	lr
	...

080062a0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	689a      	ldr	r2, [r3, #8]
 80062ac:	4b05      	ldr	r3, [pc, #20]	; (80062c4 <LL_ADC_REG_StartConversion+0x24>)
 80062ae:	4013      	ands	r3, r2
 80062b0:	f043 0204 	orr.w	r2, r3, #4
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80062b8:	bf00      	nop
 80062ba:	370c      	adds	r7, #12
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr
 80062c4:	7fffffc0 	.word	0x7fffffc0

080062c8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	f003 0304 	and.w	r3, r3, #4
 80062d8:	2b04      	cmp	r3, #4
 80062da:	d101      	bne.n	80062e0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80062dc:	2301      	movs	r3, #1
 80062de:	e000      	b.n	80062e2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80062e0:	2300      	movs	r3, #0
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	370c      	adds	r7, #12
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr

080062ee <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80062ee:	b480      	push	{r7}
 80062f0:	b083      	sub	sp, #12
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	689b      	ldr	r3, [r3, #8]
 80062fa:	f003 0308 	and.w	r3, r3, #8
 80062fe:	2b08      	cmp	r3, #8
 8006300:	d101      	bne.n	8006306 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006302:	2301      	movs	r3, #1
 8006304:	e000      	b.n	8006308 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006306:	2300      	movs	r3, #0
}
 8006308:	4618      	mov	r0, r3
 800630a:	370c      	adds	r7, #12
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr

08006314 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006314:	b590      	push	{r4, r7, lr}
 8006316:	b089      	sub	sp, #36	; 0x24
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800631c:	2300      	movs	r3, #0
 800631e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006320:	2300      	movs	r3, #0
 8006322:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d101      	bne.n	800632e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e1ee      	b.n	800670c <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	691b      	ldr	r3, [r3, #16]
 8006332:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006338:	2b00      	cmp	r3, #0
 800633a:	d109      	bne.n	8006350 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f7fa fad3 	bl	80008e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	665a      	str	r2, [r3, #100]	; 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4618      	mov	r0, r3
 8006356:	f7ff ff3f 	bl	80061d8 <LL_ADC_IsDeepPowerDownEnabled>
 800635a:	4603      	mov	r3, r0
 800635c:	2b00      	cmp	r3, #0
 800635e:	d004      	beq.n	800636a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4618      	mov	r0, r3
 8006366:	f7ff ff25 	bl	80061b4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4618      	mov	r0, r3
 8006370:	f7ff ff5a 	bl	8006228 <LL_ADC_IsInternalRegulatorEnabled>
 8006374:	4603      	mov	r3, r0
 8006376:	2b00      	cmp	r3, #0
 8006378:	d114      	bne.n	80063a4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4618      	mov	r0, r3
 8006380:	f7ff ff3e 	bl	8006200 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006384:	4b8e      	ldr	r3, [pc, #568]	; (80065c0 <HAL_ADC_Init+0x2ac>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	099b      	lsrs	r3, r3, #6
 800638a:	4a8e      	ldr	r2, [pc, #568]	; (80065c4 <HAL_ADC_Init+0x2b0>)
 800638c:	fba2 2303 	umull	r2, r3, r2, r3
 8006390:	099b      	lsrs	r3, r3, #6
 8006392:	3301      	adds	r3, #1
 8006394:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006396:	e002      	b.n	800639e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	3b01      	subs	r3, #1
 800639c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d1f9      	bne.n	8006398 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4618      	mov	r0, r3
 80063aa:	f7ff ff3d 	bl	8006228 <LL_ADC_IsInternalRegulatorEnabled>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d10d      	bne.n	80063d0 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063b8:	f043 0210 	orr.w	r2, r3, #16
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	661a      	str	r2, [r3, #96]	; 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80063c4:	f043 0201 	orr.w	r2, r3, #1
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	665a      	str	r2, [r3, #100]	; 0x64

    tmp_hal_status = HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4618      	mov	r0, r3
 80063d6:	f7ff ff77 	bl	80062c8 <LL_ADC_REG_IsConversionOngoing>
 80063da:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063e0:	f003 0310 	and.w	r3, r3, #16
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f040 8188 	bne.w	80066fa <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	f040 8184 	bne.w	80066fa <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063f6:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80063fa:	f043 0202 	orr.w	r2, r3, #2
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	661a      	str	r2, [r3, #96]	; 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4618      	mov	r0, r3
 8006408:	f7ff ff36 	bl	8006278 <LL_ADC_IsEnabled>
 800640c:	4603      	mov	r3, r0
 800640e:	2b00      	cmp	r3, #0
 8006410:	d136      	bne.n	8006480 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a6c      	ldr	r2, [pc, #432]	; (80065c8 <HAL_ADC_Init+0x2b4>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d004      	beq.n	8006426 <HAL_ADC_Init+0x112>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a6a      	ldr	r2, [pc, #424]	; (80065cc <HAL_ADC_Init+0x2b8>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d10e      	bne.n	8006444 <HAL_ADC_Init+0x130>
 8006426:	4868      	ldr	r0, [pc, #416]	; (80065c8 <HAL_ADC_Init+0x2b4>)
 8006428:	f7ff ff26 	bl	8006278 <LL_ADC_IsEnabled>
 800642c:	4604      	mov	r4, r0
 800642e:	4867      	ldr	r0, [pc, #412]	; (80065cc <HAL_ADC_Init+0x2b8>)
 8006430:	f7ff ff22 	bl	8006278 <LL_ADC_IsEnabled>
 8006434:	4603      	mov	r3, r0
 8006436:	4323      	orrs	r3, r4
 8006438:	2b00      	cmp	r3, #0
 800643a:	bf0c      	ite	eq
 800643c:	2301      	moveq	r3, #1
 800643e:	2300      	movne	r3, #0
 8006440:	b2db      	uxtb	r3, r3
 8006442:	e008      	b.n	8006456 <HAL_ADC_Init+0x142>
 8006444:	4862      	ldr	r0, [pc, #392]	; (80065d0 <HAL_ADC_Init+0x2bc>)
 8006446:	f7ff ff17 	bl	8006278 <LL_ADC_IsEnabled>
 800644a:	4603      	mov	r3, r0
 800644c:	2b00      	cmp	r3, #0
 800644e:	bf0c      	ite	eq
 8006450:	2301      	moveq	r3, #1
 8006452:	2300      	movne	r3, #0
 8006454:	b2db      	uxtb	r3, r3
 8006456:	2b00      	cmp	r3, #0
 8006458:	d012      	beq.n	8006480 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a5a      	ldr	r2, [pc, #360]	; (80065c8 <HAL_ADC_Init+0x2b4>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d004      	beq.n	800646e <HAL_ADC_Init+0x15a>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a58      	ldr	r2, [pc, #352]	; (80065cc <HAL_ADC_Init+0x2b8>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d101      	bne.n	8006472 <HAL_ADC_Init+0x15e>
 800646e:	4a59      	ldr	r2, [pc, #356]	; (80065d4 <HAL_ADC_Init+0x2c0>)
 8006470:	e000      	b.n	8006474 <HAL_ADC_Init+0x160>
 8006472:	4a59      	ldr	r2, [pc, #356]	; (80065d8 <HAL_ADC_Init+0x2c4>)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	4619      	mov	r1, r3
 800647a:	4610      	mov	r0, r2
 800647c:	f7ff fc7e 	bl	8005d7c <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a52      	ldr	r2, [pc, #328]	; (80065d0 <HAL_ADC_Init+0x2bc>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d129      	bne.n	80064de <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	7e5b      	ldrb	r3, [r3, #25]
 800648e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8006494:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 800649a:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	2b08      	cmp	r3, #8
 80064a2:	d013      	beq.n	80064cc <HAL_ADC_Init+0x1b8>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	2b0c      	cmp	r3, #12
 80064aa:	d00d      	beq.n	80064c8 <HAL_ADC_Init+0x1b4>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	2b1c      	cmp	r3, #28
 80064b2:	d007      	beq.n	80064c4 <HAL_ADC_Init+0x1b0>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	2b18      	cmp	r3, #24
 80064ba:	d101      	bne.n	80064c0 <HAL_ADC_Init+0x1ac>
 80064bc:	2318      	movs	r3, #24
 80064be:	e006      	b.n	80064ce <HAL_ADC_Init+0x1ba>
 80064c0:	2300      	movs	r3, #0
 80064c2:	e004      	b.n	80064ce <HAL_ADC_Init+0x1ba>
 80064c4:	2310      	movs	r3, #16
 80064c6:	e002      	b.n	80064ce <HAL_ADC_Init+0x1ba>
 80064c8:	2308      	movs	r3, #8
 80064ca:	e000      	b.n	80064ce <HAL_ADC_Init+0x1ba>
 80064cc:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 80064ce:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80064d6:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80064d8:	4313      	orrs	r3, r2
 80064da:	61bb      	str	r3, [r7, #24]
 80064dc:	e00e      	b.n	80064fc <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	7e5b      	ldrb	r3, [r3, #25]
 80064e2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80064e8:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80064ee:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80064f6:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80064f8:	4313      	orrs	r3, r2
 80064fa:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006502:	2b01      	cmp	r3, #1
 8006504:	d106      	bne.n	8006514 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800650a:	3b01      	subs	r3, #1
 800650c:	045b      	lsls	r3, r3, #17
 800650e:	69ba      	ldr	r2, [r7, #24]
 8006510:	4313      	orrs	r3, r2
 8006512:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006518:	2b00      	cmp	r3, #0
 800651a:	d009      	beq.n	8006530 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006520:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006528:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800652a:	69ba      	ldr	r2, [r7, #24]
 800652c:	4313      	orrs	r3, r2
 800652e:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a26      	ldr	r2, [pc, #152]	; (80065d0 <HAL_ADC_Init+0x2bc>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d115      	bne.n	8006566 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	68da      	ldr	r2, [r3, #12]
 8006540:	4b26      	ldr	r3, [pc, #152]	; (80065dc <HAL_ADC_Init+0x2c8>)
 8006542:	4013      	ands	r3, r2
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	6812      	ldr	r2, [r2, #0]
 8006548:	69b9      	ldr	r1, [r7, #24]
 800654a:	430b      	orrs	r3, r1
 800654c:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	691b      	ldr	r3, [r3, #16]
 8006554:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	430a      	orrs	r2, r1
 8006562:	611a      	str	r2, [r3, #16]
 8006564:	e009      	b.n	800657a <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	68da      	ldr	r2, [r3, #12]
 800656c:	4b1c      	ldr	r3, [pc, #112]	; (80065e0 <HAL_ADC_Init+0x2cc>)
 800656e:	4013      	ands	r3, r2
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	6812      	ldr	r2, [r2, #0]
 8006574:	69b9      	ldr	r1, [r7, #24]
 8006576:	430b      	orrs	r3, r1
 8006578:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4618      	mov	r0, r3
 8006580:	f7ff fea2 	bl	80062c8 <LL_ADC_REG_IsConversionOngoing>
 8006584:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4618      	mov	r0, r3
 800658c:	f7ff feaf 	bl	80062ee <LL_ADC_INJ_IsConversionOngoing>
 8006590:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	2b00      	cmp	r3, #0
 8006596:	f040 808e 	bne.w	80066b6 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2b00      	cmp	r3, #0
 800659e:	f040 808a 	bne.w	80066b6 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a0a      	ldr	r2, [pc, #40]	; (80065d0 <HAL_ADC_Init+0x2bc>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d11b      	bne.n	80065e4 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	7e1b      	ldrb	r3, [r3, #24]
 80065b0:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80065b8:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 80065ba:	4313      	orrs	r3, r2
 80065bc:	61bb      	str	r3, [r7, #24]
 80065be:	e018      	b.n	80065f2 <HAL_ADC_Init+0x2de>
 80065c0:	24000828 	.word	0x24000828
 80065c4:	053e2d63 	.word	0x053e2d63
 80065c8:	40022000 	.word	0x40022000
 80065cc:	40022100 	.word	0x40022100
 80065d0:	58026000 	.word	0x58026000
 80065d4:	40022300 	.word	0x40022300
 80065d8:	58026300 	.word	0x58026300
 80065dc:	fff04007 	.word	0xfff04007
 80065e0:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	7e1b      	ldrb	r3, [r3, #24]
 80065e8:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        tmpCFGR = (
 80065ee:	4313      	orrs	r3, r2
 80065f0:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	68da      	ldr	r2, [r3, #12]
 80065f8:	4b46      	ldr	r3, [pc, #280]	; (8006714 <HAL_ADC_Init+0x400>)
 80065fa:	4013      	ands	r3, r2
 80065fc:	687a      	ldr	r2, [r7, #4]
 80065fe:	6812      	ldr	r2, [r2, #0]
 8006600:	69b9      	ldr	r1, [r7, #24]
 8006602:	430b      	orrs	r3, r1
 8006604:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800660c:	2b01      	cmp	r3, #1
 800660e:	d137      	bne.n	8006680 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006614:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a3f      	ldr	r2, [pc, #252]	; (8006718 <HAL_ADC_Init+0x404>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d116      	bne.n	800664e <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	691a      	ldr	r2, [r3, #16]
 8006626:	4b3d      	ldr	r3, [pc, #244]	; (800671c <HAL_ADC_Init+0x408>)
 8006628:	4013      	ands	r3, r2
 800662a:	687a      	ldr	r2, [r7, #4]
 800662c:	6c91      	ldr	r1, [r2, #72]	; 0x48
 800662e:	687a      	ldr	r2, [r7, #4]
 8006630:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8006632:	4311      	orrs	r1, r2
 8006634:	687a      	ldr	r2, [r7, #4]
 8006636:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006638:	4311      	orrs	r1, r2
 800663a:	687a      	ldr	r2, [r7, #4]
 800663c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800663e:	430a      	orrs	r2, r1
 8006640:	431a      	orrs	r2, r3
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f042 0201 	orr.w	r2, r2, #1
 800664a:	611a      	str	r2, [r3, #16]
 800664c:	e020      	b.n	8006690 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	691a      	ldr	r2, [r3, #16]
 8006654:	4b32      	ldr	r3, [pc, #200]	; (8006720 <HAL_ADC_Init+0x40c>)
 8006656:	4013      	ands	r3, r2
 8006658:	687a      	ldr	r2, [r7, #4]
 800665a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800665c:	3a01      	subs	r2, #1
 800665e:	0411      	lsls	r1, r2, #16
 8006660:	687a      	ldr	r2, [r7, #4]
 8006662:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8006664:	4311      	orrs	r1, r2
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800666a:	4311      	orrs	r1, r2
 800666c:	687a      	ldr	r2, [r7, #4]
 800666e:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006670:	430a      	orrs	r2, r1
 8006672:	431a      	orrs	r2, r3
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f042 0201 	orr.w	r2, r2, #1
 800667c:	611a      	str	r2, [r3, #16]
 800667e:	e007      	b.n	8006690 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	691a      	ldr	r2, [r3, #16]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f022 0201 	bic.w	r2, r2, #1
 800668e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	691b      	ldr	r3, [r3, #16]
 8006696:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	430a      	orrs	r2, r1
 80066a4:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4a1b      	ldr	r2, [pc, #108]	; (8006718 <HAL_ADC_Init+0x404>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d002      	beq.n	80066b6 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f000 ff71 	bl	8007598 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	691b      	ldr	r3, [r3, #16]
 80066ba:	2b01      	cmp	r3, #1
 80066bc:	d10c      	bne.n	80066d8 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066c4:	f023 010f 	bic.w	r1, r3, #15
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	69db      	ldr	r3, [r3, #28]
 80066cc:	1e5a      	subs	r2, r3, #1
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	430a      	orrs	r2, r1
 80066d4:	631a      	str	r2, [r3, #48]	; 0x30
 80066d6:	e007      	b.n	80066e8 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f022 020f 	bic.w	r2, r2, #15
 80066e6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066ec:	f023 0303 	bic.w	r3, r3, #3
 80066f0:	f043 0201 	orr.w	r2, r3, #1
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	661a      	str	r2, [r3, #96]	; 0x60
 80066f8:	e007      	b.n	800670a <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066fe:	f043 0210 	orr.w	r2, r3, #16
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800670a:	7ffb      	ldrb	r3, [r7, #31]
}
 800670c:	4618      	mov	r0, r3
 800670e:	3724      	adds	r7, #36	; 0x24
 8006710:	46bd      	mov	sp, r7
 8006712:	bd90      	pop	{r4, r7, pc}
 8006714:	ffffbffc 	.word	0xffffbffc
 8006718:	58026000 	.word	0x58026000
 800671c:	fc00f81f 	.word	0xfc00f81f
 8006720:	fc00f81e 	.word	0xfc00f81e

08006724 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b086      	sub	sp, #24
 8006728:	af00      	add	r7, sp, #0
 800672a:	60f8      	str	r0, [r7, #12]
 800672c:	60b9      	str	r1, [r7, #8]
 800672e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a60      	ldr	r2, [pc, #384]	; (80068b8 <HAL_ADC_Start_DMA+0x194>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d004      	beq.n	8006744 <HAL_ADC_Start_DMA+0x20>
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a5f      	ldr	r2, [pc, #380]	; (80068bc <HAL_ADC_Start_DMA+0x198>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d101      	bne.n	8006748 <HAL_ADC_Start_DMA+0x24>
 8006744:	4b5e      	ldr	r3, [pc, #376]	; (80068c0 <HAL_ADC_Start_DMA+0x19c>)
 8006746:	e000      	b.n	800674a <HAL_ADC_Start_DMA+0x26>
 8006748:	4b5e      	ldr	r3, [pc, #376]	; (80068c4 <HAL_ADC_Start_DMA+0x1a0>)
 800674a:	4618      	mov	r0, r3
 800674c:	f7ff fd24 	bl	8006198 <LL_ADC_GetMultimode>
 8006750:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4618      	mov	r0, r3
 8006758:	f7ff fdb6 	bl	80062c8 <LL_ADC_REG_IsConversionOngoing>
 800675c:	4603      	mov	r3, r0
 800675e:	2b00      	cmp	r3, #0
 8006760:	f040 80a2 	bne.w	80068a8 <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800676a:	2b01      	cmp	r3, #1
 800676c:	d101      	bne.n	8006772 <HAL_ADC_Start_DMA+0x4e>
 800676e:	2302      	movs	r3, #2
 8006770:	e09d      	b.n	80068ae <HAL_ADC_Start_DMA+0x18a>
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2201      	movs	r2, #1
 8006776:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d006      	beq.n	800678e <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006780:	693b      	ldr	r3, [r7, #16]
 8006782:	2b05      	cmp	r3, #5
 8006784:	d003      	beq.n	800678e <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	2b09      	cmp	r3, #9
 800678a:	f040 8086 	bne.w	800689a <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800678e:	68f8      	ldr	r0, [r7, #12]
 8006790:	f000 fde4 	bl	800735c <ADC_Enable>
 8006794:	4603      	mov	r3, r0
 8006796:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8006798:	7dfb      	ldrb	r3, [r7, #23]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d178      	bne.n	8006890 <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80067a2:	4b49      	ldr	r3, [pc, #292]	; (80068c8 <HAL_ADC_Start_DMA+0x1a4>)
 80067a4:	4013      	ands	r3, r2
 80067a6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	661a      	str	r2, [r3, #96]	; 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a42      	ldr	r2, [pc, #264]	; (80068bc <HAL_ADC_Start_DMA+0x198>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d002      	beq.n	80067be <HAL_ADC_Start_DMA+0x9a>
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	e000      	b.n	80067c0 <HAL_ADC_Start_DMA+0x9c>
 80067be:	4b3e      	ldr	r3, [pc, #248]	; (80068b8 <HAL_ADC_Start_DMA+0x194>)
 80067c0:	68fa      	ldr	r2, [r7, #12]
 80067c2:	6812      	ldr	r2, [r2, #0]
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d002      	beq.n	80067ce <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d105      	bne.n	80067da <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067d2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d006      	beq.n	80067f4 <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80067ea:	f023 0206 	bic.w	r2, r3, #6
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	665a      	str	r2, [r3, #100]	; 0x64
 80067f2:	e002      	b.n	80067fa <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2200      	movs	r2, #0
 80067f8:	665a      	str	r2, [r3, #100]	; 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067fe:	4a33      	ldr	r2, [pc, #204]	; (80068cc <HAL_ADC_Start_DMA+0x1a8>)
 8006800:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006806:	4a32      	ldr	r2, [pc, #200]	; (80068d0 <HAL_ADC_Start_DMA+0x1ac>)
 8006808:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800680e:	4a31      	ldr	r2, [pc, #196]	; (80068d4 <HAL_ADC_Start_DMA+0x1b0>)
 8006810:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	221c      	movs	r2, #28
 8006818:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2200      	movs	r2, #0
 800681e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	685a      	ldr	r2, [r3, #4]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f042 0210 	orr.w	r2, r2, #16
 8006830:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a28      	ldr	r2, [pc, #160]	; (80068d8 <HAL_ADC_Start_DMA+0x1b4>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d10f      	bne.n	800685c <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006846:	005b      	lsls	r3, r3, #1
 8006848:	4619      	mov	r1, r3
 800684a:	4610      	mov	r0, r2
 800684c:	f7ff fc1e 	bl	800608c <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4618      	mov	r0, r3
 8006856:	f7ff fc09 	bl	800606c <LL_ADC_EnableDMAReq>
 800685a:	e007      	b.n	800686c <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006864:	4619      	mov	r1, r3
 8006866:	4610      	mov	r0, r2
 8006868:	f7ff fbed 	bl	8006046 <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	3340      	adds	r3, #64	; 0x40
 8006876:	4619      	mov	r1, r3
 8006878:	68ba      	ldr	r2, [r7, #8]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f001 fcba 	bl	80081f4 <HAL_DMA_Start_IT>
 8006880:	4603      	mov	r3, r0
 8006882:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4618      	mov	r0, r3
 800688a:	f7ff fd09 	bl	80062a0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800688e:	e00d      	b.n	80068ac <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2200      	movs	r2, #0
 8006894:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      if (tmp_hal_status == HAL_OK)
 8006898:	e008      	b.n	80068ac <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2200      	movs	r2, #0
 80068a2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 80068a6:	e001      	b.n	80068ac <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80068a8:	2302      	movs	r3, #2
 80068aa:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80068ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3718      	adds	r7, #24
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}
 80068b6:	bf00      	nop
 80068b8:	40022000 	.word	0x40022000
 80068bc:	40022100 	.word	0x40022100
 80068c0:	40022300 	.word	0x40022300
 80068c4:	58026300 	.word	0x58026300
 80068c8:	fffff0fe 	.word	0xfffff0fe
 80068cc:	08007471 	.word	0x08007471
 80068d0:	08007549 	.word	0x08007549
 80068d4:	08007565 	.word	0x08007565
 80068d8:	58026000 	.word	0x58026000

080068dc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80068dc:	b480      	push	{r7}
 80068de:	b083      	sub	sp, #12
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80068e4:	bf00      	nop
 80068e6:	370c      	adds	r7, #12
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr

080068f0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b083      	sub	sp, #12
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80068f8:	bf00      	nop
 80068fa:	370c      	adds	r7, #12
 80068fc:	46bd      	mov	sp, r7
 80068fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006902:	4770      	bx	lr

08006904 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006904:	b590      	push	{r4, r7, lr}
 8006906:	b0b9      	sub	sp, #228	; 0xe4
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800690e:	2300      	movs	r3, #0
 8006910:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8006914:	2300      	movs	r3, #0
 8006916:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800691e:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	68db      	ldr	r3, [r3, #12]
 8006924:	4aa9      	ldr	r2, [pc, #676]	; (8006bcc <HAL_ADC_ConfigChannel+0x2c8>)
 8006926:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800692e:	2b01      	cmp	r3, #1
 8006930:	d102      	bne.n	8006938 <HAL_ADC_ConfigChannel+0x34>
 8006932:	2302      	movs	r3, #2
 8006934:	f000 bcfa 	b.w	800732c <HAL_ADC_ConfigChannel+0xa28>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2201      	movs	r2, #1
 800693c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4618      	mov	r0, r3
 8006946:	f7ff fcbf 	bl	80062c8 <LL_ADC_REG_IsConversionOngoing>
 800694a:	4603      	mov	r3, r0
 800694c:	2b00      	cmp	r3, #0
 800694e:	f040 84de 	bne.w	800730e <HAL_ADC_ConfigChannel+0xa0a>
  {

#if defined(ADC_VER_V5_V90)
    if (hadc->Instance != ADC3)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a9e      	ldr	r2, [pc, #632]	; (8006bd0 <HAL_ADC_ConfigChannel+0x2cc>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d033      	beq.n	80069c4 <HAL_ADC_ConfigChannel+0xc0>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006964:	2b00      	cmp	r3, #0
 8006966:	d108      	bne.n	800697a <HAL_ADC_ConfigChannel+0x76>
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	0e9b      	lsrs	r3, r3, #26
 800696e:	f003 031f 	and.w	r3, r3, #31
 8006972:	2201      	movs	r2, #1
 8006974:	fa02 f303 	lsl.w	r3, r2, r3
 8006978:	e01d      	b.n	80069b6 <HAL_ADC_ConfigChannel+0xb2>
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006982:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006986:	fa93 f3a3 	rbit	r3, r3
 800698a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800698e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006992:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006996:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800699a:	2b00      	cmp	r3, #0
 800699c:	d101      	bne.n	80069a2 <HAL_ADC_ConfigChannel+0x9e>
  {
    return 32U;
 800699e:	2320      	movs	r3, #32
 80069a0:	e004      	b.n	80069ac <HAL_ADC_ConfigChannel+0xa8>
  }
  return __builtin_clz(value);
 80069a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80069a6:	fab3 f383 	clz	r3, r3
 80069aa:	b2db      	uxtb	r3, r3
 80069ac:	f003 031f 	and.w	r3, r3, #31
 80069b0:	2201      	movs	r2, #1
 80069b2:	fa02 f303 	lsl.w	r3, r2, r3
 80069b6:	687a      	ldr	r2, [r7, #4]
 80069b8:	6812      	ldr	r2, [r2, #0]
 80069ba:	69d1      	ldr	r1, [r2, #28]
 80069bc:	687a      	ldr	r2, [r7, #4]
 80069be:	6812      	ldr	r2, [r2, #0]
 80069c0:	430b      	orrs	r3, r1
 80069c2:	61d3      	str	r3, [r2, #28]
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6818      	ldr	r0, [r3, #0]
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	6859      	ldr	r1, [r3, #4]
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	461a      	mov	r2, r3
 80069d2:	f7ff fb0c 	bl	8005fee <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4618      	mov	r0, r3
 80069dc:	f7ff fc74 	bl	80062c8 <LL_ADC_REG_IsConversionOngoing>
 80069e0:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4618      	mov	r0, r3
 80069ea:	f7ff fc80 	bl	80062ee <LL_ADC_INJ_IsConversionOngoing>
 80069ee:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80069f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	f040 8270 	bne.w	8006edc <HAL_ADC_ConfigChannel+0x5d8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80069fc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	f040 826b 	bne.w	8006edc <HAL_ADC_ConfigChannel+0x5d8>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6818      	ldr	r0, [r3, #0]
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	6819      	ldr	r1, [r3, #0]
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	689b      	ldr	r3, [r3, #8]
 8006a12:	461a      	mov	r2, r3
 8006a14:	f7ff fb54 	bl	80060c0 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a6c      	ldr	r2, [pc, #432]	; (8006bd0 <HAL_ADC_ConfigChannel+0x2cc>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d10d      	bne.n	8006a3e <HAL_ADC_ConfigChannel+0x13a>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	695a      	ldr	r2, [r3, #20]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	08db      	lsrs	r3, r3, #3
 8006a2e:	f003 0303 	and.w	r3, r3, #3
 8006a32:	005b      	lsls	r3, r3, #1
 8006a34:	fa02 f303 	lsl.w	r3, r2, r3
 8006a38:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006a3c:	e032      	b.n	8006aa4 <HAL_ADC_ConfigChannel+0x1a0>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006a3e:	4b65      	ldr	r3, [pc, #404]	; (8006bd4 <HAL_ADC_ConfigChannel+0x2d0>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006a46:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006a4a:	d10b      	bne.n	8006a64 <HAL_ADC_ConfigChannel+0x160>
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	695a      	ldr	r2, [r3, #20]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	68db      	ldr	r3, [r3, #12]
 8006a56:	089b      	lsrs	r3, r3, #2
 8006a58:	f003 0307 	and.w	r3, r3, #7
 8006a5c:	005b      	lsls	r3, r3, #1
 8006a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a62:	e01d      	b.n	8006aa0 <HAL_ADC_ConfigChannel+0x19c>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	68db      	ldr	r3, [r3, #12]
 8006a6a:	f003 0310 	and.w	r3, r3, #16
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d10b      	bne.n	8006a8a <HAL_ADC_ConfigChannel+0x186>
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	695a      	ldr	r2, [r3, #20]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	089b      	lsrs	r3, r3, #2
 8006a7e:	f003 0307 	and.w	r3, r3, #7
 8006a82:	005b      	lsls	r3, r3, #1
 8006a84:	fa02 f303 	lsl.w	r3, r2, r3
 8006a88:	e00a      	b.n	8006aa0 <HAL_ADC_ConfigChannel+0x19c>
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	695a      	ldr	r2, [r3, #20]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	68db      	ldr	r3, [r3, #12]
 8006a94:	089b      	lsrs	r3, r3, #2
 8006a96:	f003 0304 	and.w	r3, r3, #4
 8006a9a:	005b      	lsls	r3, r3, #1
 8006a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8006aa0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	691b      	ldr	r3, [r3, #16]
 8006aa8:	2b04      	cmp	r3, #4
 8006aaa:	d048      	beq.n	8006b3e <HAL_ADC_ConfigChannel+0x23a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6818      	ldr	r0, [r3, #0]
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	6919      	ldr	r1, [r3, #16]
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006abc:	f7ff f992 	bl	8005de4 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a42      	ldr	r2, [pc, #264]	; (8006bd0 <HAL_ADC_ConfigChannel+0x2cc>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d119      	bne.n	8006afe <HAL_ADC_ConfigChannel+0x1fa>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6818      	ldr	r0, [r3, #0]
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	6919      	ldr	r1, [r3, #16]
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	69db      	ldr	r3, [r3, #28]
 8006ad6:	461a      	mov	r2, r3
 8006ad8:	f7ff fa2a 	bl	8005f30 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6818      	ldr	r0, [r3, #0]
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	6919      	ldr	r1, [r3, #16]
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006aea:	2b01      	cmp	r3, #1
 8006aec:	d102      	bne.n	8006af4 <HAL_ADC_ConfigChannel+0x1f0>
 8006aee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006af2:	e000      	b.n	8006af6 <HAL_ADC_ConfigChannel+0x1f2>
 8006af4:	2300      	movs	r3, #0
 8006af6:	461a      	mov	r2, r3
 8006af8:	f7ff f9f8 	bl	8005eec <LL_ADC_SetOffsetSaturation>
 8006afc:	e1ee      	b.n	8006edc <HAL_ADC_ConfigChannel+0x5d8>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6818      	ldr	r0, [r3, #0]
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	6919      	ldr	r1, [r3, #16]
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006b0c:	2b01      	cmp	r3, #1
 8006b0e:	d102      	bne.n	8006b16 <HAL_ADC_ConfigChannel+0x212>
 8006b10:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006b14:	e000      	b.n	8006b18 <HAL_ADC_ConfigChannel+0x214>
 8006b16:	2300      	movs	r3, #0
 8006b18:	461a      	mov	r2, r3
 8006b1a:	f7ff f9c5 	bl	8005ea8 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6818      	ldr	r0, [r3, #0]
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	6919      	ldr	r1, [r3, #16]
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	7e1b      	ldrb	r3, [r3, #24]
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	d102      	bne.n	8006b34 <HAL_ADC_ConfigChannel+0x230>
 8006b2e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006b32:	e000      	b.n	8006b36 <HAL_ADC_ConfigChannel+0x232>
 8006b34:	2300      	movs	r3, #0
 8006b36:	461a      	mov	r2, r3
 8006b38:	f7ff f99c 	bl	8005e74 <LL_ADC_SetDataRightShift>
 8006b3c:	e1ce      	b.n	8006edc <HAL_ADC_ConfigChannel+0x5d8>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a23      	ldr	r2, [pc, #140]	; (8006bd0 <HAL_ADC_ConfigChannel+0x2cc>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	f040 8181 	bne.w	8006e4c <HAL_ADC_ConfigChannel+0x548>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	2100      	movs	r1, #0
 8006b50:	4618      	mov	r0, r3
 8006b52:	f7ff f979 	bl	8005e48 <LL_ADC_GetOffsetChannel>
 8006b56:	4603      	mov	r3, r0
 8006b58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d10a      	bne.n	8006b76 <HAL_ADC_ConfigChannel+0x272>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	2100      	movs	r1, #0
 8006b66:	4618      	mov	r0, r3
 8006b68:	f7ff f96e 	bl	8005e48 <LL_ADC_GetOffsetChannel>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	0e9b      	lsrs	r3, r3, #26
 8006b70:	f003 021f 	and.w	r2, r3, #31
 8006b74:	e01e      	b.n	8006bb4 <HAL_ADC_ConfigChannel+0x2b0>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	2100      	movs	r1, #0
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f7ff f963 	bl	8005e48 <LL_ADC_GetOffsetChannel>
 8006b82:	4603      	mov	r3, r0
 8006b84:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b88:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006b8c:	fa93 f3a3 	rbit	r3, r3
 8006b90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return result;
 8006b94:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006b98:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (value == 0U)
 8006b9c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d101      	bne.n	8006ba8 <HAL_ADC_ConfigChannel+0x2a4>
    return 32U;
 8006ba4:	2320      	movs	r3, #32
 8006ba6:	e004      	b.n	8006bb2 <HAL_ADC_ConfigChannel+0x2ae>
  return __builtin_clz(value);
 8006ba8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006bac:	fab3 f383 	clz	r3, r3
 8006bb0:	b2db      	uxtb	r3, r3
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d10b      	bne.n	8006bd8 <HAL_ADC_ConfigChannel+0x2d4>
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	0e9b      	lsrs	r3, r3, #26
 8006bc6:	f003 031f 	and.w	r3, r3, #31
 8006bca:	e01e      	b.n	8006c0a <HAL_ADC_ConfigChannel+0x306>
 8006bcc:	47ff0000 	.word	0x47ff0000
 8006bd0:	58026000 	.word	0x58026000
 8006bd4:	5c001000 	.word	0x5c001000
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006be0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006be4:	fa93 f3a3 	rbit	r3, r3
 8006be8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8006bec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006bf0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8006bf4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d101      	bne.n	8006c00 <HAL_ADC_ConfigChannel+0x2fc>
    return 32U;
 8006bfc:	2320      	movs	r3, #32
 8006bfe:	e004      	b.n	8006c0a <HAL_ADC_ConfigChannel+0x306>
  return __builtin_clz(value);
 8006c00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006c04:	fab3 f383 	clz	r3, r3
 8006c08:	b2db      	uxtb	r3, r3
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d106      	bne.n	8006c1c <HAL_ADC_ConfigChannel+0x318>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	2200      	movs	r2, #0
 8006c14:	2100      	movs	r1, #0
 8006c16:	4618      	mov	r0, r3
 8006c18:	f7ff f9ac 	bl	8005f74 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	2101      	movs	r1, #1
 8006c22:	4618      	mov	r0, r3
 8006c24:	f7ff f910 	bl	8005e48 <LL_ADC_GetOffsetChannel>
 8006c28:	4603      	mov	r3, r0
 8006c2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d10a      	bne.n	8006c48 <HAL_ADC_ConfigChannel+0x344>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	2101      	movs	r1, #1
 8006c38:	4618      	mov	r0, r3
 8006c3a:	f7ff f905 	bl	8005e48 <LL_ADC_GetOffsetChannel>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	0e9b      	lsrs	r3, r3, #26
 8006c42:	f003 021f 	and.w	r2, r3, #31
 8006c46:	e01e      	b.n	8006c86 <HAL_ADC_ConfigChannel+0x382>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	2101      	movs	r1, #1
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f7ff f8fa 	bl	8005e48 <LL_ADC_GetOffsetChannel>
 8006c54:	4603      	mov	r3, r0
 8006c56:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006c5e:	fa93 f3a3 	rbit	r3, r3
 8006c62:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8006c66:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006c6a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8006c6e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d101      	bne.n	8006c7a <HAL_ADC_ConfigChannel+0x376>
    return 32U;
 8006c76:	2320      	movs	r3, #32
 8006c78:	e004      	b.n	8006c84 <HAL_ADC_ConfigChannel+0x380>
  return __builtin_clz(value);
 8006c7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006c7e:	fab3 f383 	clz	r3, r3
 8006c82:	b2db      	uxtb	r3, r3
 8006c84:	461a      	mov	r2, r3
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d105      	bne.n	8006c9e <HAL_ADC_ConfigChannel+0x39a>
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	0e9b      	lsrs	r3, r3, #26
 8006c98:	f003 031f 	and.w	r3, r3, #31
 8006c9c:	e018      	b.n	8006cd0 <HAL_ADC_ConfigChannel+0x3cc>
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ca6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006caa:	fa93 f3a3 	rbit	r3, r3
 8006cae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8006cb2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006cb6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8006cba:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d101      	bne.n	8006cc6 <HAL_ADC_ConfigChannel+0x3c2>
    return 32U;
 8006cc2:	2320      	movs	r3, #32
 8006cc4:	e004      	b.n	8006cd0 <HAL_ADC_ConfigChannel+0x3cc>
  return __builtin_clz(value);
 8006cc6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006cca:	fab3 f383 	clz	r3, r3
 8006cce:	b2db      	uxtb	r3, r3
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d106      	bne.n	8006ce2 <HAL_ADC_ConfigChannel+0x3de>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	2101      	movs	r1, #1
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f7ff f949 	bl	8005f74 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	2102      	movs	r1, #2
 8006ce8:	4618      	mov	r0, r3
 8006cea:	f7ff f8ad 	bl	8005e48 <LL_ADC_GetOffsetChannel>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d10a      	bne.n	8006d0e <HAL_ADC_ConfigChannel+0x40a>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	2102      	movs	r1, #2
 8006cfe:	4618      	mov	r0, r3
 8006d00:	f7ff f8a2 	bl	8005e48 <LL_ADC_GetOffsetChannel>
 8006d04:	4603      	mov	r3, r0
 8006d06:	0e9b      	lsrs	r3, r3, #26
 8006d08:	f003 021f 	and.w	r2, r3, #31
 8006d0c:	e01e      	b.n	8006d4c <HAL_ADC_ConfigChannel+0x448>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	2102      	movs	r1, #2
 8006d14:	4618      	mov	r0, r3
 8006d16:	f7ff f897 	bl	8005e48 <LL_ADC_GetOffsetChannel>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d20:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006d24:	fa93 f3a3 	rbit	r3, r3
 8006d28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8006d2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006d30:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8006d34:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d101      	bne.n	8006d40 <HAL_ADC_ConfigChannel+0x43c>
    return 32U;
 8006d3c:	2320      	movs	r3, #32
 8006d3e:	e004      	b.n	8006d4a <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 8006d40:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006d44:	fab3 f383 	clz	r3, r3
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d105      	bne.n	8006d64 <HAL_ADC_ConfigChannel+0x460>
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	0e9b      	lsrs	r3, r3, #26
 8006d5e:	f003 031f 	and.w	r3, r3, #31
 8006d62:	e014      	b.n	8006d8e <HAL_ADC_ConfigChannel+0x48a>
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d6a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006d6c:	fa93 f3a3 	rbit	r3, r3
 8006d70:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8006d72:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006d74:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8006d78:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d101      	bne.n	8006d84 <HAL_ADC_ConfigChannel+0x480>
    return 32U;
 8006d80:	2320      	movs	r3, #32
 8006d82:	e004      	b.n	8006d8e <HAL_ADC_ConfigChannel+0x48a>
  return __builtin_clz(value);
 8006d84:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006d88:	fab3 f383 	clz	r3, r3
 8006d8c:	b2db      	uxtb	r3, r3
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	d106      	bne.n	8006da0 <HAL_ADC_ConfigChannel+0x49c>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	2200      	movs	r2, #0
 8006d98:	2102      	movs	r1, #2
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	f7ff f8ea 	bl	8005f74 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	2103      	movs	r1, #3
 8006da6:	4618      	mov	r0, r3
 8006da8:	f7ff f84e 	bl	8005e48 <LL_ADC_GetOffsetChannel>
 8006dac:	4603      	mov	r3, r0
 8006dae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d10a      	bne.n	8006dcc <HAL_ADC_ConfigChannel+0x4c8>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	2103      	movs	r1, #3
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f7ff f843 	bl	8005e48 <LL_ADC_GetOffsetChannel>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	0e9b      	lsrs	r3, r3, #26
 8006dc6:	f003 021f 	and.w	r2, r3, #31
 8006dca:	e017      	b.n	8006dfc <HAL_ADC_ConfigChannel+0x4f8>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	2103      	movs	r1, #3
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f7ff f838 	bl	8005e48 <LL_ADC_GetOffsetChannel>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ddc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006dde:	fa93 f3a3 	rbit	r3, r3
 8006de2:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8006de4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006de6:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8006de8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d101      	bne.n	8006df2 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8006dee:	2320      	movs	r3, #32
 8006df0:	e003      	b.n	8006dfa <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8006df2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006df4:	fab3 f383 	clz	r3, r3
 8006df8:	b2db      	uxtb	r3, r3
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d105      	bne.n	8006e14 <HAL_ADC_ConfigChannel+0x510>
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	0e9b      	lsrs	r3, r3, #26
 8006e0e:	f003 031f 	and.w	r3, r3, #31
 8006e12:	e011      	b.n	8006e38 <HAL_ADC_ConfigChannel+0x534>
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e1a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006e1c:	fa93 f3a3 	rbit	r3, r3
 8006e20:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8006e22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006e24:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8006e26:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d101      	bne.n	8006e30 <HAL_ADC_ConfigChannel+0x52c>
    return 32U;
 8006e2c:	2320      	movs	r3, #32
 8006e2e:	e003      	b.n	8006e38 <HAL_ADC_ConfigChannel+0x534>
  return __builtin_clz(value);
 8006e30:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006e32:	fab3 f383 	clz	r3, r3
 8006e36:	b2db      	uxtb	r3, r3
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d14f      	bne.n	8006edc <HAL_ADC_ConfigChannel+0x5d8>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	2200      	movs	r2, #0
 8006e42:	2103      	movs	r1, #3
 8006e44:	4618      	mov	r0, r3
 8006e46:	f7ff f895 	bl	8005f74 <LL_ADC_SetOffsetState>
 8006e4a:	e047      	b.n	8006edc <HAL_ADC_ConfigChannel+0x5d8>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e52:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	069b      	lsls	r3, r3, #26
 8006e5c:	429a      	cmp	r2, r3
 8006e5e:	d107      	bne.n	8006e70 <HAL_ADC_ConfigChannel+0x56c>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006e6e:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e76:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	069b      	lsls	r3, r3, #26
 8006e80:	429a      	cmp	r2, r3
 8006e82:	d107      	bne.n	8006e94 <HAL_ADC_ConfigChannel+0x590>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006e92:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006e9a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	069b      	lsls	r3, r3, #26
 8006ea4:	429a      	cmp	r2, r3
 8006ea6:	d107      	bne.n	8006eb8 <HAL_ADC_ConfigChannel+0x5b4>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006eb6:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ebe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	069b      	lsls	r3, r3, #26
 8006ec8:	429a      	cmp	r2, r3
 8006eca:	d107      	bne.n	8006edc <HAL_ADC_ConfigChannel+0x5d8>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006eda:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	f7ff f9c9 	bl	8006278 <LL_ADC_IsEnabled>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	f040 8219 	bne.w	8007320 <HAL_ADC_ConfigChannel+0xa1c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6818      	ldr	r0, [r3, #0]
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	6819      	ldr	r1, [r3, #0]
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	68db      	ldr	r3, [r3, #12]
 8006efa:	461a      	mov	r2, r3
 8006efc:	f7ff f90c 	bl	8006118 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	68db      	ldr	r3, [r3, #12]
 8006f04:	4aa1      	ldr	r2, [pc, #644]	; (800718c <HAL_ADC_ConfigChannel+0x888>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	f040 812e 	bne.w	8007168 <HAL_ADC_ConfigChannel+0x864>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d10b      	bne.n	8006f34 <HAL_ADC_ConfigChannel+0x630>
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	0e9b      	lsrs	r3, r3, #26
 8006f22:	3301      	adds	r3, #1
 8006f24:	f003 031f 	and.w	r3, r3, #31
 8006f28:	2b09      	cmp	r3, #9
 8006f2a:	bf94      	ite	ls
 8006f2c:	2301      	movls	r3, #1
 8006f2e:	2300      	movhi	r3, #0
 8006f30:	b2db      	uxtb	r3, r3
 8006f32:	e019      	b.n	8006f68 <HAL_ADC_ConfigChannel+0x664>
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f3a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006f3c:	fa93 f3a3 	rbit	r3, r3
 8006f40:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8006f42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f44:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8006f46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d101      	bne.n	8006f50 <HAL_ADC_ConfigChannel+0x64c>
    return 32U;
 8006f4c:	2320      	movs	r3, #32
 8006f4e:	e003      	b.n	8006f58 <HAL_ADC_ConfigChannel+0x654>
  return __builtin_clz(value);
 8006f50:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f52:	fab3 f383 	clz	r3, r3
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	3301      	adds	r3, #1
 8006f5a:	f003 031f 	and.w	r3, r3, #31
 8006f5e:	2b09      	cmp	r3, #9
 8006f60:	bf94      	ite	ls
 8006f62:	2301      	movls	r3, #1
 8006f64:	2300      	movhi	r3, #0
 8006f66:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d079      	beq.n	8007060 <HAL_ADC_ConfigChannel+0x75c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d107      	bne.n	8006f88 <HAL_ADC_ConfigChannel+0x684>
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	0e9b      	lsrs	r3, r3, #26
 8006f7e:	3301      	adds	r3, #1
 8006f80:	069b      	lsls	r3, r3, #26
 8006f82:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006f86:	e015      	b.n	8006fb4 <HAL_ADC_ConfigChannel+0x6b0>
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f90:	fa93 f3a3 	rbit	r3, r3
 8006f94:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8006f96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f98:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8006f9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d101      	bne.n	8006fa4 <HAL_ADC_ConfigChannel+0x6a0>
    return 32U;
 8006fa0:	2320      	movs	r3, #32
 8006fa2:	e003      	b.n	8006fac <HAL_ADC_ConfigChannel+0x6a8>
  return __builtin_clz(value);
 8006fa4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006fa6:	fab3 f383 	clz	r3, r3
 8006faa:	b2db      	uxtb	r3, r3
 8006fac:	3301      	adds	r3, #1
 8006fae:	069b      	lsls	r3, r3, #26
 8006fb0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d109      	bne.n	8006fd4 <HAL_ADC_ConfigChannel+0x6d0>
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	0e9b      	lsrs	r3, r3, #26
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	f003 031f 	and.w	r3, r3, #31
 8006fcc:	2101      	movs	r1, #1
 8006fce:	fa01 f303 	lsl.w	r3, r1, r3
 8006fd2:	e017      	b.n	8007004 <HAL_ADC_ConfigChannel+0x700>
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fdc:	fa93 f3a3 	rbit	r3, r3
 8006fe0:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8006fe2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fe4:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8006fe6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d101      	bne.n	8006ff0 <HAL_ADC_ConfigChannel+0x6ec>
    return 32U;
 8006fec:	2320      	movs	r3, #32
 8006fee:	e003      	b.n	8006ff8 <HAL_ADC_ConfigChannel+0x6f4>
  return __builtin_clz(value);
 8006ff0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ff2:	fab3 f383 	clz	r3, r3
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	3301      	adds	r3, #1
 8006ffa:	f003 031f 	and.w	r3, r3, #31
 8006ffe:	2101      	movs	r1, #1
 8007000:	fa01 f303 	lsl.w	r3, r1, r3
 8007004:	ea42 0103 	orr.w	r1, r2, r3
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007010:	2b00      	cmp	r3, #0
 8007012:	d10a      	bne.n	800702a <HAL_ADC_ConfigChannel+0x726>
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	0e9b      	lsrs	r3, r3, #26
 800701a:	3301      	adds	r3, #1
 800701c:	f003 021f 	and.w	r2, r3, #31
 8007020:	4613      	mov	r3, r2
 8007022:	005b      	lsls	r3, r3, #1
 8007024:	4413      	add	r3, r2
 8007026:	051b      	lsls	r3, r3, #20
 8007028:	e018      	b.n	800705c <HAL_ADC_ConfigChannel+0x758>
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007030:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007032:	fa93 f3a3 	rbit	r3, r3
 8007036:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8007038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800703a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 800703c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800703e:	2b00      	cmp	r3, #0
 8007040:	d101      	bne.n	8007046 <HAL_ADC_ConfigChannel+0x742>
    return 32U;
 8007042:	2320      	movs	r3, #32
 8007044:	e003      	b.n	800704e <HAL_ADC_ConfigChannel+0x74a>
  return __builtin_clz(value);
 8007046:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007048:	fab3 f383 	clz	r3, r3
 800704c:	b2db      	uxtb	r3, r3
 800704e:	3301      	adds	r3, #1
 8007050:	f003 021f 	and.w	r2, r3, #31
 8007054:	4613      	mov	r3, r2
 8007056:	005b      	lsls	r3, r3, #1
 8007058:	4413      	add	r3, r2
 800705a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800705c:	430b      	orrs	r3, r1
 800705e:	e07e      	b.n	800715e <HAL_ADC_ConfigChannel+0x85a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007068:	2b00      	cmp	r3, #0
 800706a:	d107      	bne.n	800707c <HAL_ADC_ConfigChannel+0x778>
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	0e9b      	lsrs	r3, r3, #26
 8007072:	3301      	adds	r3, #1
 8007074:	069b      	lsls	r3, r3, #26
 8007076:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800707a:	e015      	b.n	80070a8 <HAL_ADC_ConfigChannel+0x7a4>
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007084:	fa93 f3a3 	rbit	r3, r3
 8007088:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800708a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800708c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 800708e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007090:	2b00      	cmp	r3, #0
 8007092:	d101      	bne.n	8007098 <HAL_ADC_ConfigChannel+0x794>
    return 32U;
 8007094:	2320      	movs	r3, #32
 8007096:	e003      	b.n	80070a0 <HAL_ADC_ConfigChannel+0x79c>
  return __builtin_clz(value);
 8007098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800709a:	fab3 f383 	clz	r3, r3
 800709e:	b2db      	uxtb	r3, r3
 80070a0:	3301      	adds	r3, #1
 80070a2:	069b      	lsls	r3, r3, #26
 80070a4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d109      	bne.n	80070c8 <HAL_ADC_ConfigChannel+0x7c4>
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	0e9b      	lsrs	r3, r3, #26
 80070ba:	3301      	adds	r3, #1
 80070bc:	f003 031f 	and.w	r3, r3, #31
 80070c0:	2101      	movs	r1, #1
 80070c2:	fa01 f303 	lsl.w	r3, r1, r3
 80070c6:	e017      	b.n	80070f8 <HAL_ADC_ConfigChannel+0x7f4>
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070ce:	69fb      	ldr	r3, [r7, #28]
 80070d0:	fa93 f3a3 	rbit	r3, r3
 80070d4:	61bb      	str	r3, [r7, #24]
  return result;
 80070d6:	69bb      	ldr	r3, [r7, #24]
 80070d8:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80070da:	6a3b      	ldr	r3, [r7, #32]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d101      	bne.n	80070e4 <HAL_ADC_ConfigChannel+0x7e0>
    return 32U;
 80070e0:	2320      	movs	r3, #32
 80070e2:	e003      	b.n	80070ec <HAL_ADC_ConfigChannel+0x7e8>
  return __builtin_clz(value);
 80070e4:	6a3b      	ldr	r3, [r7, #32]
 80070e6:	fab3 f383 	clz	r3, r3
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	3301      	adds	r3, #1
 80070ee:	f003 031f 	and.w	r3, r3, #31
 80070f2:	2101      	movs	r1, #1
 80070f4:	fa01 f303 	lsl.w	r3, r1, r3
 80070f8:	ea42 0103 	orr.w	r1, r2, r3
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007104:	2b00      	cmp	r3, #0
 8007106:	d10d      	bne.n	8007124 <HAL_ADC_ConfigChannel+0x820>
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	0e9b      	lsrs	r3, r3, #26
 800710e:	3301      	adds	r3, #1
 8007110:	f003 021f 	and.w	r2, r3, #31
 8007114:	4613      	mov	r3, r2
 8007116:	005b      	lsls	r3, r3, #1
 8007118:	4413      	add	r3, r2
 800711a:	3b1e      	subs	r3, #30
 800711c:	051b      	lsls	r3, r3, #20
 800711e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007122:	e01b      	b.n	800715c <HAL_ADC_ConfigChannel+0x858>
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	fa93 f3a3 	rbit	r3, r3
 8007130:	60fb      	str	r3, [r7, #12]
  return result;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d101      	bne.n	8007140 <HAL_ADC_ConfigChannel+0x83c>
    return 32U;
 800713c:	2320      	movs	r3, #32
 800713e:	e003      	b.n	8007148 <HAL_ADC_ConfigChannel+0x844>
  return __builtin_clz(value);
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	fab3 f383 	clz	r3, r3
 8007146:	b2db      	uxtb	r3, r3
 8007148:	3301      	adds	r3, #1
 800714a:	f003 021f 	and.w	r2, r3, #31
 800714e:	4613      	mov	r3, r2
 8007150:	005b      	lsls	r3, r3, #1
 8007152:	4413      	add	r3, r2
 8007154:	3b1e      	subs	r3, #30
 8007156:	051b      	lsls	r3, r3, #20
 8007158:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800715c:	430b      	orrs	r3, r1
 800715e:	683a      	ldr	r2, [r7, #0]
 8007160:	6892      	ldr	r2, [r2, #8]
 8007162:	4619      	mov	r1, r3
 8007164:	f7fe ffac 	bl	80060c0 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	2b00      	cmp	r3, #0
 800716e:	f280 80d7 	bge.w	8007320 <HAL_ADC_ConfigChannel+0xa1c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a06      	ldr	r2, [pc, #24]	; (8007190 <HAL_ADC_ConfigChannel+0x88c>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d004      	beq.n	8007186 <HAL_ADC_ConfigChannel+0x882>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a04      	ldr	r2, [pc, #16]	; (8007194 <HAL_ADC_ConfigChannel+0x890>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d10a      	bne.n	800719c <HAL_ADC_ConfigChannel+0x898>
 8007186:	4b04      	ldr	r3, [pc, #16]	; (8007198 <HAL_ADC_ConfigChannel+0x894>)
 8007188:	e009      	b.n	800719e <HAL_ADC_ConfigChannel+0x89a>
 800718a:	bf00      	nop
 800718c:	47ff0000 	.word	0x47ff0000
 8007190:	40022000 	.word	0x40022000
 8007194:	40022100 	.word	0x40022100
 8007198:	40022300 	.word	0x40022300
 800719c:	4b65      	ldr	r3, [pc, #404]	; (8007334 <HAL_ADC_ConfigChannel+0xa30>)
 800719e:	4618      	mov	r0, r3
 80071a0:	f7fe fe12 	bl	8005dc8 <LL_ADC_GetCommonPathInternalCh>
 80071a4:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4a62      	ldr	r2, [pc, #392]	; (8007338 <HAL_ADC_ConfigChannel+0xa34>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d004      	beq.n	80071bc <HAL_ADC_ConfigChannel+0x8b8>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a61      	ldr	r2, [pc, #388]	; (800733c <HAL_ADC_ConfigChannel+0xa38>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d10e      	bne.n	80071da <HAL_ADC_ConfigChannel+0x8d6>
 80071bc:	485e      	ldr	r0, [pc, #376]	; (8007338 <HAL_ADC_ConfigChannel+0xa34>)
 80071be:	f7ff f85b 	bl	8006278 <LL_ADC_IsEnabled>
 80071c2:	4604      	mov	r4, r0
 80071c4:	485d      	ldr	r0, [pc, #372]	; (800733c <HAL_ADC_ConfigChannel+0xa38>)
 80071c6:	f7ff f857 	bl	8006278 <LL_ADC_IsEnabled>
 80071ca:	4603      	mov	r3, r0
 80071cc:	4323      	orrs	r3, r4
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	bf0c      	ite	eq
 80071d2:	2301      	moveq	r3, #1
 80071d4:	2300      	movne	r3, #0
 80071d6:	b2db      	uxtb	r3, r3
 80071d8:	e008      	b.n	80071ec <HAL_ADC_ConfigChannel+0x8e8>
 80071da:	4859      	ldr	r0, [pc, #356]	; (8007340 <HAL_ADC_ConfigChannel+0xa3c>)
 80071dc:	f7ff f84c 	bl	8006278 <LL_ADC_IsEnabled>
 80071e0:	4603      	mov	r3, r0
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	bf0c      	ite	eq
 80071e6:	2301      	moveq	r3, #1
 80071e8:	2300      	movne	r3, #0
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	f000 8084 	beq.w	80072fa <HAL_ADC_ConfigChannel+0x9f6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a53      	ldr	r2, [pc, #332]	; (8007344 <HAL_ADC_ConfigChannel+0xa40>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d132      	bne.n	8007262 <HAL_ADC_ConfigChannel+0x95e>
 80071fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007200:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007204:	2b00      	cmp	r3, #0
 8007206:	d12c      	bne.n	8007262 <HAL_ADC_ConfigChannel+0x95e>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4a4c      	ldr	r2, [pc, #304]	; (8007340 <HAL_ADC_ConfigChannel+0xa3c>)
 800720e:	4293      	cmp	r3, r2
 8007210:	f040 8086 	bne.w	8007320 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a47      	ldr	r2, [pc, #284]	; (8007338 <HAL_ADC_ConfigChannel+0xa34>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d004      	beq.n	8007228 <HAL_ADC_ConfigChannel+0x924>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4a46      	ldr	r2, [pc, #280]	; (800733c <HAL_ADC_ConfigChannel+0xa38>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d101      	bne.n	800722c <HAL_ADC_ConfigChannel+0x928>
 8007228:	4a47      	ldr	r2, [pc, #284]	; (8007348 <HAL_ADC_ConfigChannel+0xa44>)
 800722a:	e000      	b.n	800722e <HAL_ADC_ConfigChannel+0x92a>
 800722c:	4a41      	ldr	r2, [pc, #260]	; (8007334 <HAL_ADC_ConfigChannel+0xa30>)
 800722e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007232:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007236:	4619      	mov	r1, r3
 8007238:	4610      	mov	r0, r2
 800723a:	f7fe fdb2 	bl	8005da2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800723e:	4b43      	ldr	r3, [pc, #268]	; (800734c <HAL_ADC_ConfigChannel+0xa48>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	099b      	lsrs	r3, r3, #6
 8007244:	4a42      	ldr	r2, [pc, #264]	; (8007350 <HAL_ADC_ConfigChannel+0xa4c>)
 8007246:	fba2 2303 	umull	r2, r3, r2, r3
 800724a:	099b      	lsrs	r3, r3, #6
 800724c:	3301      	adds	r3, #1
 800724e:	005b      	lsls	r3, r3, #1
 8007250:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8007252:	e002      	b.n	800725a <HAL_ADC_ConfigChannel+0x956>
              {
                wait_loop_index--;
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	3b01      	subs	r3, #1
 8007258:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d1f9      	bne.n	8007254 <HAL_ADC_ConfigChannel+0x950>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007260:	e05e      	b.n	8007320 <HAL_ADC_ConfigChannel+0xa1c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a3b      	ldr	r2, [pc, #236]	; (8007354 <HAL_ADC_ConfigChannel+0xa50>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d120      	bne.n	80072ae <HAL_ADC_ConfigChannel+0x9aa>
 800726c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007270:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007274:	2b00      	cmp	r3, #0
 8007276:	d11a      	bne.n	80072ae <HAL_ADC_ConfigChannel+0x9aa>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a30      	ldr	r2, [pc, #192]	; (8007340 <HAL_ADC_ConfigChannel+0xa3c>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d14e      	bne.n	8007320 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a2c      	ldr	r2, [pc, #176]	; (8007338 <HAL_ADC_ConfigChannel+0xa34>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d004      	beq.n	8007296 <HAL_ADC_ConfigChannel+0x992>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a2a      	ldr	r2, [pc, #168]	; (800733c <HAL_ADC_ConfigChannel+0xa38>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d101      	bne.n	800729a <HAL_ADC_ConfigChannel+0x996>
 8007296:	4a2c      	ldr	r2, [pc, #176]	; (8007348 <HAL_ADC_ConfigChannel+0xa44>)
 8007298:	e000      	b.n	800729c <HAL_ADC_ConfigChannel+0x998>
 800729a:	4a26      	ldr	r2, [pc, #152]	; (8007334 <HAL_ADC_ConfigChannel+0xa30>)
 800729c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80072a0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80072a4:	4619      	mov	r1, r3
 80072a6:	4610      	mov	r0, r2
 80072a8:	f7fe fd7b 	bl	8005da2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80072ac:	e038      	b.n	8007320 <HAL_ADC_ConfigChannel+0xa1c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a29      	ldr	r2, [pc, #164]	; (8007358 <HAL_ADC_ConfigChannel+0xa54>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d133      	bne.n	8007320 <HAL_ADC_ConfigChannel+0xa1c>
 80072b8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80072bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d12d      	bne.n	8007320 <HAL_ADC_ConfigChannel+0xa1c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a1d      	ldr	r2, [pc, #116]	; (8007340 <HAL_ADC_ConfigChannel+0xa3c>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d128      	bne.n	8007320 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a19      	ldr	r2, [pc, #100]	; (8007338 <HAL_ADC_ConfigChannel+0xa34>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d004      	beq.n	80072e2 <HAL_ADC_ConfigChannel+0x9de>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a17      	ldr	r2, [pc, #92]	; (800733c <HAL_ADC_ConfigChannel+0xa38>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d101      	bne.n	80072e6 <HAL_ADC_ConfigChannel+0x9e2>
 80072e2:	4a19      	ldr	r2, [pc, #100]	; (8007348 <HAL_ADC_ConfigChannel+0xa44>)
 80072e4:	e000      	b.n	80072e8 <HAL_ADC_ConfigChannel+0x9e4>
 80072e6:	4a13      	ldr	r2, [pc, #76]	; (8007334 <HAL_ADC_ConfigChannel+0xa30>)
 80072e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80072ec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80072f0:	4619      	mov	r1, r3
 80072f2:	4610      	mov	r0, r2
 80072f4:	f7fe fd55 	bl	8005da2 <LL_ADC_SetCommonPathInternalCh>
 80072f8:	e012      	b.n	8007320 <HAL_ADC_ConfigChannel+0xa1c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80072fe:	f043 0220 	orr.w	r2, r3, #32
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	661a      	str	r2, [r3, #96]	; 0x60

          tmp_hal_status = HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 800730c:	e008      	b.n	8007320 <HAL_ADC_ConfigChannel+0xa1c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007312:	f043 0220 	orr.w	r2, r3, #32
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800731a:	2301      	movs	r3, #1
 800731c:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2200      	movs	r2, #0
 8007324:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 8007328:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
}
 800732c:	4618      	mov	r0, r3
 800732e:	37e4      	adds	r7, #228	; 0xe4
 8007330:	46bd      	mov	sp, r7
 8007332:	bd90      	pop	{r4, r7, pc}
 8007334:	58026300 	.word	0x58026300
 8007338:	40022000 	.word	0x40022000
 800733c:	40022100 	.word	0x40022100
 8007340:	58026000 	.word	0x58026000
 8007344:	c7520000 	.word	0xc7520000
 8007348:	40022300 	.word	0x40022300
 800734c:	24000828 	.word	0x24000828
 8007350:	053e2d63 	.word	0x053e2d63
 8007354:	c3210000 	.word	0xc3210000
 8007358:	cb840000 	.word	0xcb840000

0800735c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b084      	sub	sp, #16
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4618      	mov	r0, r3
 800736a:	f7fe ff85 	bl	8006278 <LL_ADC_IsEnabled>
 800736e:	4603      	mov	r3, r0
 8007370:	2b00      	cmp	r3, #0
 8007372:	d16e      	bne.n	8007452 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	689a      	ldr	r2, [r3, #8]
 800737a:	4b38      	ldr	r3, [pc, #224]	; (800745c <ADC_Enable+0x100>)
 800737c:	4013      	ands	r3, r2
 800737e:	2b00      	cmp	r3, #0
 8007380:	d00d      	beq.n	800739e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007386:	f043 0210 	orr.w	r2, r3, #16
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	661a      	str	r2, [r3, #96]	; 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007392:	f043 0201 	orr.w	r2, r3, #1
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	665a      	str	r2, [r3, #100]	; 0x64

      return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	e05a      	b.n	8007454 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4618      	mov	r0, r3
 80073a4:	f7fe ff54 	bl	8006250 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80073a8:	f7fe fca2 	bl	8005cf0 <HAL_GetTick>
 80073ac:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a2b      	ldr	r2, [pc, #172]	; (8007460 <ADC_Enable+0x104>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d004      	beq.n	80073c2 <ADC_Enable+0x66>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4a29      	ldr	r2, [pc, #164]	; (8007464 <ADC_Enable+0x108>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d101      	bne.n	80073c6 <ADC_Enable+0x6a>
 80073c2:	4b29      	ldr	r3, [pc, #164]	; (8007468 <ADC_Enable+0x10c>)
 80073c4:	e000      	b.n	80073c8 <ADC_Enable+0x6c>
 80073c6:	4b29      	ldr	r3, [pc, #164]	; (800746c <ADC_Enable+0x110>)
 80073c8:	4618      	mov	r0, r3
 80073ca:	f7fe fee5 	bl	8006198 <LL_ADC_GetMultimode>
 80073ce:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4a23      	ldr	r2, [pc, #140]	; (8007464 <ADC_Enable+0x108>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d002      	beq.n	80073e0 <ADC_Enable+0x84>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	e000      	b.n	80073e2 <ADC_Enable+0x86>
 80073e0:	4b1f      	ldr	r3, [pc, #124]	; (8007460 <ADC_Enable+0x104>)
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	6812      	ldr	r2, [r2, #0]
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d02c      	beq.n	8007444 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d130      	bne.n	8007452 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80073f0:	e028      	b.n	8007444 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4618      	mov	r0, r3
 80073f8:	f7fe ff3e 	bl	8006278 <LL_ADC_IsEnabled>
 80073fc:	4603      	mov	r3, r0
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d104      	bne.n	800740c <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	4618      	mov	r0, r3
 8007408:	f7fe ff22 	bl	8006250 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800740c:	f7fe fc70 	bl	8005cf0 <HAL_GetTick>
 8007410:	4602      	mov	r2, r0
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	1ad3      	subs	r3, r2, r3
 8007416:	2b02      	cmp	r3, #2
 8007418:	d914      	bls.n	8007444 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f003 0301 	and.w	r3, r3, #1
 8007424:	2b01      	cmp	r3, #1
 8007426:	d00d      	beq.n	8007444 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800742c:	f043 0210 	orr.w	r2, r3, #16
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	661a      	str	r2, [r3, #96]	; 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007438:	f043 0201 	orr.w	r2, r3, #1
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	665a      	str	r2, [r3, #100]	; 0x64

            return HAL_ERROR;
 8007440:	2301      	movs	r3, #1
 8007442:	e007      	b.n	8007454 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f003 0301 	and.w	r3, r3, #1
 800744e:	2b01      	cmp	r3, #1
 8007450:	d1cf      	bne.n	80073f2 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007452:	2300      	movs	r3, #0
}
 8007454:	4618      	mov	r0, r3
 8007456:	3710      	adds	r7, #16
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}
 800745c:	8000003f 	.word	0x8000003f
 8007460:	40022000 	.word	0x40022000
 8007464:	40022100 	.word	0x40022100
 8007468:	40022300 	.word	0x40022300
 800746c:	58026300 	.word	0x58026300

08007470 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b084      	sub	sp, #16
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800747c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007482:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007486:	2b00      	cmp	r3, #0
 8007488:	d14b      	bne.n	8007522 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800748e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	661a      	str	r2, [r3, #96]	; 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f003 0308 	and.w	r3, r3, #8
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d021      	beq.n	80074e8 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4618      	mov	r0, r3
 80074aa:	f7fe fd8d 	bl	8005fc8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80074ae:	4603      	mov	r3, r0
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d032      	beq.n	800751a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	68db      	ldr	r3, [r3, #12]
 80074ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d12b      	bne.n	800751a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	661a      	str	r2, [r3, #96]	; 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d11f      	bne.n	800751a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074de:	f043 0201 	orr.w	r2, r3, #1
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	661a      	str	r2, [r3, #96]	; 0x60
 80074e6:	e018      	b.n	800751a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	68db      	ldr	r3, [r3, #12]
 80074ee:	f003 0303 	and.w	r3, r3, #3
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d111      	bne.n	800751a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	661a      	str	r2, [r3, #96]	; 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007506:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800750a:	2b00      	cmp	r3, #0
 800750c:	d105      	bne.n	800751a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007512:	f043 0201 	orr.w	r2, r3, #1
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	661a      	str	r2, [r3, #96]	; 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800751a:	68f8      	ldr	r0, [r7, #12]
 800751c:	f7f9 fb84 	bl	8000c28 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8007520:	e00e      	b.n	8007540 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007526:	f003 0310 	and.w	r3, r3, #16
 800752a:	2b00      	cmp	r3, #0
 800752c:	d003      	beq.n	8007536 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800752e:	68f8      	ldr	r0, [r7, #12]
 8007530:	f7ff f9de 	bl	80068f0 <HAL_ADC_ErrorCallback>
}
 8007534:	e004      	b.n	8007540 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800753a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	4798      	blx	r3
}
 8007540:	bf00      	nop
 8007542:	3710      	adds	r7, #16
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007554:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8007556:	68f8      	ldr	r0, [r7, #12]
 8007558:	f7ff f9c0 	bl	80068dc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800755c:	bf00      	nop
 800755e:	3710      	adds	r7, #16
 8007560:	46bd      	mov	sp, r7
 8007562:	bd80      	pop	{r7, pc}

08007564 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b084      	sub	sp, #16
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007570:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007576:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007582:	f043 0204 	orr.w	r2, r3, #4
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	665a      	str	r2, [r3, #100]	; 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800758a:	68f8      	ldr	r0, [r7, #12]
 800758c:	f7ff f9b0 	bl	80068f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007590:	bf00      	nop
 8007592:	3710      	adds	r7, #16
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}

08007598 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b084      	sub	sp, #16
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a6c      	ldr	r2, [pc, #432]	; (8007758 <ADC_ConfigureBoostMode+0x1c0>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d004      	beq.n	80075b4 <ADC_ConfigureBoostMode+0x1c>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a6b      	ldr	r2, [pc, #428]	; (800775c <ADC_ConfigureBoostMode+0x1c4>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d109      	bne.n	80075c8 <ADC_ConfigureBoostMode+0x30>
 80075b4:	4b6a      	ldr	r3, [pc, #424]	; (8007760 <ADC_ConfigureBoostMode+0x1c8>)
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80075bc:	2b00      	cmp	r3, #0
 80075be:	bf14      	ite	ne
 80075c0:	2301      	movne	r3, #1
 80075c2:	2300      	moveq	r3, #0
 80075c4:	b2db      	uxtb	r3, r3
 80075c6:	e008      	b.n	80075da <ADC_ConfigureBoostMode+0x42>
 80075c8:	4b66      	ldr	r3, [pc, #408]	; (8007764 <ADC_ConfigureBoostMode+0x1cc>)
 80075ca:	689b      	ldr	r3, [r3, #8]
 80075cc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	bf14      	ite	ne
 80075d4:	2301      	movne	r3, #1
 80075d6:	2300      	moveq	r3, #0
 80075d8:	b2db      	uxtb	r3, r3
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d01c      	beq.n	8007618 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80075de:	f004 ffe9 	bl	800c5b4 <HAL_RCC_GetHCLKFreq>
 80075e2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80075ec:	d010      	beq.n	8007610 <ADC_ConfigureBoostMode+0x78>
 80075ee:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80075f2:	d873      	bhi.n	80076dc <ADC_ConfigureBoostMode+0x144>
 80075f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075f8:	d002      	beq.n	8007600 <ADC_ConfigureBoostMode+0x68>
 80075fa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80075fe:	d16d      	bne.n	80076dc <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	685b      	ldr	r3, [r3, #4]
 8007604:	0c1b      	lsrs	r3, r3, #16
 8007606:	68fa      	ldr	r2, [r7, #12]
 8007608:	fbb2 f3f3 	udiv	r3, r2, r3
 800760c:	60fb      	str	r3, [r7, #12]
        break;
 800760e:	e068      	b.n	80076e2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	089b      	lsrs	r3, r3, #2
 8007614:	60fb      	str	r3, [r7, #12]
        break;
 8007616:	e064      	b.n	80076e2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8007618:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800761c:	f04f 0100 	mov.w	r1, #0
 8007620:	f006 fa06 	bl	800da30 <HAL_RCCEx_GetPeriphCLKFreq>
 8007624:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800762e:	d051      	beq.n	80076d4 <ADC_ConfigureBoostMode+0x13c>
 8007630:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8007634:	d854      	bhi.n	80076e0 <ADC_ConfigureBoostMode+0x148>
 8007636:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800763a:	d047      	beq.n	80076cc <ADC_ConfigureBoostMode+0x134>
 800763c:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8007640:	d84e      	bhi.n	80076e0 <ADC_ConfigureBoostMode+0x148>
 8007642:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8007646:	d03d      	beq.n	80076c4 <ADC_ConfigureBoostMode+0x12c>
 8007648:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800764c:	d848      	bhi.n	80076e0 <ADC_ConfigureBoostMode+0x148>
 800764e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007652:	d033      	beq.n	80076bc <ADC_ConfigureBoostMode+0x124>
 8007654:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007658:	d842      	bhi.n	80076e0 <ADC_ConfigureBoostMode+0x148>
 800765a:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800765e:	d029      	beq.n	80076b4 <ADC_ConfigureBoostMode+0x11c>
 8007660:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8007664:	d83c      	bhi.n	80076e0 <ADC_ConfigureBoostMode+0x148>
 8007666:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800766a:	d01a      	beq.n	80076a2 <ADC_ConfigureBoostMode+0x10a>
 800766c:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8007670:	d836      	bhi.n	80076e0 <ADC_ConfigureBoostMode+0x148>
 8007672:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8007676:	d014      	beq.n	80076a2 <ADC_ConfigureBoostMode+0x10a>
 8007678:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800767c:	d830      	bhi.n	80076e0 <ADC_ConfigureBoostMode+0x148>
 800767e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007682:	d00e      	beq.n	80076a2 <ADC_ConfigureBoostMode+0x10a>
 8007684:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007688:	d82a      	bhi.n	80076e0 <ADC_ConfigureBoostMode+0x148>
 800768a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800768e:	d008      	beq.n	80076a2 <ADC_ConfigureBoostMode+0x10a>
 8007690:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007694:	d824      	bhi.n	80076e0 <ADC_ConfigureBoostMode+0x148>
 8007696:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800769a:	d002      	beq.n	80076a2 <ADC_ConfigureBoostMode+0x10a>
 800769c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80076a0:	d11e      	bne.n	80076e0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	0c9b      	lsrs	r3, r3, #18
 80076a8:	005b      	lsls	r3, r3, #1
 80076aa:	68fa      	ldr	r2, [r7, #12]
 80076ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80076b0:	60fb      	str	r3, [r7, #12]
        break;
 80076b2:	e016      	b.n	80076e2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	091b      	lsrs	r3, r3, #4
 80076b8:	60fb      	str	r3, [r7, #12]
        break;
 80076ba:	e012      	b.n	80076e2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	095b      	lsrs	r3, r3, #5
 80076c0:	60fb      	str	r3, [r7, #12]
        break;
 80076c2:	e00e      	b.n	80076e2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	099b      	lsrs	r3, r3, #6
 80076c8:	60fb      	str	r3, [r7, #12]
        break;
 80076ca:	e00a      	b.n	80076e2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	09db      	lsrs	r3, r3, #7
 80076d0:	60fb      	str	r3, [r7, #12]
        break;
 80076d2:	e006      	b.n	80076e2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	0a1b      	lsrs	r3, r3, #8
 80076d8:	60fb      	str	r3, [r7, #12]
        break;
 80076da:	e002      	b.n	80076e2 <ADC_ConfigureBoostMode+0x14a>
        break;
 80076dc:	bf00      	nop
 80076de:	e000      	b.n	80076e2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80076e0:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	085b      	lsrs	r3, r3, #1
 80076e6:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	4a1f      	ldr	r2, [pc, #124]	; (8007768 <ADC_ConfigureBoostMode+0x1d0>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d808      	bhi.n	8007702 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	689a      	ldr	r2, [r3, #8]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80076fe:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8007700:	e025      	b.n	800774e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	4a19      	ldr	r2, [pc, #100]	; (800776c <ADC_ConfigureBoostMode+0x1d4>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d80a      	bhi.n	8007720 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	689b      	ldr	r3, [r3, #8]
 8007710:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800771c:	609a      	str	r2, [r3, #8]
}
 800771e:	e016      	b.n	800774e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	4a13      	ldr	r2, [pc, #76]	; (8007770 <ADC_ConfigureBoostMode+0x1d8>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d80a      	bhi.n	800773e <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	689b      	ldr	r3, [r3, #8]
 800772e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800773a:	609a      	str	r2, [r3, #8]
}
 800773c:	e007      	b.n	800774e <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	689a      	ldr	r2, [r3, #8]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800774c:	609a      	str	r2, [r3, #8]
}
 800774e:	bf00      	nop
 8007750:	3710      	adds	r7, #16
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}
 8007756:	bf00      	nop
 8007758:	40022000 	.word	0x40022000
 800775c:	40022100 	.word	0x40022100
 8007760:	40022300 	.word	0x40022300
 8007764:	58026300 	.word	0x58026300
 8007768:	005f5e10 	.word	0x005f5e10
 800776c:	00bebc20 	.word	0x00bebc20
 8007770:	017d7840 	.word	0x017d7840

08007774 <LL_ADC_IsEnabled>:
{
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	f003 0301 	and.w	r3, r3, #1
 8007784:	2b01      	cmp	r3, #1
 8007786:	d101      	bne.n	800778c <LL_ADC_IsEnabled+0x18>
 8007788:	2301      	movs	r3, #1
 800778a:	e000      	b.n	800778e <LL_ADC_IsEnabled+0x1a>
 800778c:	2300      	movs	r3, #0
}
 800778e:	4618      	mov	r0, r3
 8007790:	370c      	adds	r7, #12
 8007792:	46bd      	mov	sp, r7
 8007794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007798:	4770      	bx	lr

0800779a <LL_ADC_REG_IsConversionOngoing>:
{
 800779a:	b480      	push	{r7}
 800779c:	b083      	sub	sp, #12
 800779e:	af00      	add	r7, sp, #0
 80077a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	689b      	ldr	r3, [r3, #8]
 80077a6:	f003 0304 	and.w	r3, r3, #4
 80077aa:	2b04      	cmp	r3, #4
 80077ac:	d101      	bne.n	80077b2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80077ae:	2301      	movs	r3, #1
 80077b0:	e000      	b.n	80077b4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80077b2:	2300      	movs	r3, #0
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	370c      	adds	r7, #12
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr

080077c0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80077c0:	b590      	push	{r4, r7, lr}
 80077c2:	b0a3      	sub	sp, #140	; 0x8c
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
 80077c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80077ca:	2300      	movs	r3, #0
 80077cc:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d101      	bne.n	80077de <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80077da:	2302      	movs	r3, #2
 80077dc:	e0c1      	b.n	8007962 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2201      	movs	r2, #1
 80077e2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80077e6:	2300      	movs	r3, #0
 80077e8:	66fb      	str	r3, [r7, #108]	; 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80077ea:	2300      	movs	r3, #0
 80077ec:	673b      	str	r3, [r7, #112]	; 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	4a5e      	ldr	r2, [pc, #376]	; (800796c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d102      	bne.n	80077fe <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80077f8:	4b5d      	ldr	r3, [pc, #372]	; (8007970 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80077fa:	60fb      	str	r3, [r7, #12]
 80077fc:	e001      	b.n	8007802 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80077fe:	2300      	movs	r3, #0
 8007800:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d10b      	bne.n	8007820 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800780c:	f043 0220 	orr.w	r2, r3, #32
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	661a      	str	r2, [r3, #96]	; 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2200      	movs	r2, #0
 8007818:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    return HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	e0a0      	b.n	8007962 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	4618      	mov	r0, r3
 8007824:	f7ff ffb9 	bl	800779a <LL_ADC_REG_IsConversionOngoing>
 8007828:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4618      	mov	r0, r3
 8007832:	f7ff ffb2 	bl	800779a <LL_ADC_REG_IsConversionOngoing>
 8007836:	4603      	mov	r3, r0
 8007838:	2b00      	cmp	r3, #0
 800783a:	f040 8081 	bne.w	8007940 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800783e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007842:	2b00      	cmp	r3, #0
 8007844:	d17c      	bne.n	8007940 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a48      	ldr	r2, [pc, #288]	; (800796c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d004      	beq.n	800785a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a46      	ldr	r2, [pc, #280]	; (8007970 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d101      	bne.n	800785e <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 800785a:	4b46      	ldr	r3, [pc, #280]	; (8007974 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800785c:	e000      	b.n	8007860 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 800785e:	4b46      	ldr	r3, [pc, #280]	; (8007978 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8007860:	67fb      	str	r3, [r7, #124]	; 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d039      	beq.n	80078de <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800786a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800786c:	689b      	ldr	r3, [r3, #8]
 800786e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	431a      	orrs	r2, r3
 8007878:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800787a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a3a      	ldr	r2, [pc, #232]	; (800796c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d004      	beq.n	8007890 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a39      	ldr	r2, [pc, #228]	; (8007970 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d10e      	bne.n	80078ae <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8007890:	4836      	ldr	r0, [pc, #216]	; (800796c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007892:	f7ff ff6f 	bl	8007774 <LL_ADC_IsEnabled>
 8007896:	4604      	mov	r4, r0
 8007898:	4835      	ldr	r0, [pc, #212]	; (8007970 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800789a:	f7ff ff6b 	bl	8007774 <LL_ADC_IsEnabled>
 800789e:	4603      	mov	r3, r0
 80078a0:	4323      	orrs	r3, r4
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	bf0c      	ite	eq
 80078a6:	2301      	moveq	r3, #1
 80078a8:	2300      	movne	r3, #0
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	e008      	b.n	80078c0 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 80078ae:	4833      	ldr	r0, [pc, #204]	; (800797c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80078b0:	f7ff ff60 	bl	8007774 <LL_ADC_IsEnabled>
 80078b4:	4603      	mov	r3, r0
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	bf0c      	ite	eq
 80078ba:	2301      	moveq	r3, #1
 80078bc:	2300      	movne	r3, #0
 80078be:	b2db      	uxtb	r3, r3
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d047      	beq.n	8007954 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80078c4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80078c6:	689a      	ldr	r2, [r3, #8]
 80078c8:	4b2d      	ldr	r3, [pc, #180]	; (8007980 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80078ca:	4013      	ands	r3, r2
 80078cc:	683a      	ldr	r2, [r7, #0]
 80078ce:	6811      	ldr	r1, [r2, #0]
 80078d0:	683a      	ldr	r2, [r7, #0]
 80078d2:	6892      	ldr	r2, [r2, #8]
 80078d4:	430a      	orrs	r2, r1
 80078d6:	431a      	orrs	r2, r3
 80078d8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80078da:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80078dc:	e03a      	b.n	8007954 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80078de:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80078e0:	689b      	ldr	r3, [r3, #8]
 80078e2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80078e6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80078e8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	4a1f      	ldr	r2, [pc, #124]	; (800796c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d004      	beq.n	80078fe <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a1d      	ldr	r2, [pc, #116]	; (8007970 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d10e      	bne.n	800791c <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 80078fe:	481b      	ldr	r0, [pc, #108]	; (800796c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007900:	f7ff ff38 	bl	8007774 <LL_ADC_IsEnabled>
 8007904:	4604      	mov	r4, r0
 8007906:	481a      	ldr	r0, [pc, #104]	; (8007970 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007908:	f7ff ff34 	bl	8007774 <LL_ADC_IsEnabled>
 800790c:	4603      	mov	r3, r0
 800790e:	4323      	orrs	r3, r4
 8007910:	2b00      	cmp	r3, #0
 8007912:	bf0c      	ite	eq
 8007914:	2301      	moveq	r3, #1
 8007916:	2300      	movne	r3, #0
 8007918:	b2db      	uxtb	r3, r3
 800791a:	e008      	b.n	800792e <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 800791c:	4817      	ldr	r0, [pc, #92]	; (800797c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 800791e:	f7ff ff29 	bl	8007774 <LL_ADC_IsEnabled>
 8007922:	4603      	mov	r3, r0
 8007924:	2b00      	cmp	r3, #0
 8007926:	bf0c      	ite	eq
 8007928:	2301      	moveq	r3, #1
 800792a:	2300      	movne	r3, #0
 800792c:	b2db      	uxtb	r3, r3
 800792e:	2b00      	cmp	r3, #0
 8007930:	d010      	beq.n	8007954 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007932:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007934:	689a      	ldr	r2, [r3, #8]
 8007936:	4b12      	ldr	r3, [pc, #72]	; (8007980 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8007938:	4013      	ands	r3, r2
 800793a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800793c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800793e:	e009      	b.n	8007954 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007944:	f043 0220 	orr.w	r2, r3, #32
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800794c:	2301      	movs	r3, #1
 800794e:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8007952:	e000      	b.n	8007956 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007954:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2200      	movs	r2, #0
 800795a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 800795e:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 8007962:	4618      	mov	r0, r3
 8007964:	378c      	adds	r7, #140	; 0x8c
 8007966:	46bd      	mov	sp, r7
 8007968:	bd90      	pop	{r4, r7, pc}
 800796a:	bf00      	nop
 800796c:	40022000 	.word	0x40022000
 8007970:	40022100 	.word	0x40022100
 8007974:	40022300 	.word	0x40022300
 8007978:	58026300 	.word	0x58026300
 800797c:	58026000 	.word	0x58026000
 8007980:	fffff0e0 	.word	0xfffff0e0

08007984 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007984:	b480      	push	{r7}
 8007986:	b085      	sub	sp, #20
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f003 0307 	and.w	r3, r3, #7
 8007992:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007994:	4b0b      	ldr	r3, [pc, #44]	; (80079c4 <__NVIC_SetPriorityGrouping+0x40>)
 8007996:	68db      	ldr	r3, [r3, #12]
 8007998:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800799a:	68ba      	ldr	r2, [r7, #8]
 800799c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80079a0:	4013      	ands	r3, r2
 80079a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80079ac:	4b06      	ldr	r3, [pc, #24]	; (80079c8 <__NVIC_SetPriorityGrouping+0x44>)
 80079ae:	4313      	orrs	r3, r2
 80079b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80079b2:	4a04      	ldr	r2, [pc, #16]	; (80079c4 <__NVIC_SetPriorityGrouping+0x40>)
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	60d3      	str	r3, [r2, #12]
}
 80079b8:	bf00      	nop
 80079ba:	3714      	adds	r7, #20
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	4770      	bx	lr
 80079c4:	e000ed00 	.word	0xe000ed00
 80079c8:	05fa0000 	.word	0x05fa0000

080079cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80079cc:	b480      	push	{r7}
 80079ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80079d0:	4b04      	ldr	r3, [pc, #16]	; (80079e4 <__NVIC_GetPriorityGrouping+0x18>)
 80079d2:	68db      	ldr	r3, [r3, #12]
 80079d4:	0a1b      	lsrs	r3, r3, #8
 80079d6:	f003 0307 	and.w	r3, r3, #7
}
 80079da:	4618      	mov	r0, r3
 80079dc:	46bd      	mov	sp, r7
 80079de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e2:	4770      	bx	lr
 80079e4:	e000ed00 	.word	0xe000ed00

080079e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b083      	sub	sp, #12
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	4603      	mov	r3, r0
 80079f0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80079f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	db0b      	blt.n	8007a12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80079fa:	88fb      	ldrh	r3, [r7, #6]
 80079fc:	f003 021f 	and.w	r2, r3, #31
 8007a00:	4907      	ldr	r1, [pc, #28]	; (8007a20 <__NVIC_EnableIRQ+0x38>)
 8007a02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007a06:	095b      	lsrs	r3, r3, #5
 8007a08:	2001      	movs	r0, #1
 8007a0a:	fa00 f202 	lsl.w	r2, r0, r2
 8007a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007a12:	bf00      	nop
 8007a14:	370c      	adds	r7, #12
 8007a16:	46bd      	mov	sp, r7
 8007a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1c:	4770      	bx	lr
 8007a1e:	bf00      	nop
 8007a20:	e000e100 	.word	0xe000e100

08007a24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b083      	sub	sp, #12
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	6039      	str	r1, [r7, #0]
 8007a2e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007a30:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	db0a      	blt.n	8007a4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	b2da      	uxtb	r2, r3
 8007a3c:	490c      	ldr	r1, [pc, #48]	; (8007a70 <__NVIC_SetPriority+0x4c>)
 8007a3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007a42:	0112      	lsls	r2, r2, #4
 8007a44:	b2d2      	uxtb	r2, r2
 8007a46:	440b      	add	r3, r1
 8007a48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007a4c:	e00a      	b.n	8007a64 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	b2da      	uxtb	r2, r3
 8007a52:	4908      	ldr	r1, [pc, #32]	; (8007a74 <__NVIC_SetPriority+0x50>)
 8007a54:	88fb      	ldrh	r3, [r7, #6]
 8007a56:	f003 030f 	and.w	r3, r3, #15
 8007a5a:	3b04      	subs	r3, #4
 8007a5c:	0112      	lsls	r2, r2, #4
 8007a5e:	b2d2      	uxtb	r2, r2
 8007a60:	440b      	add	r3, r1
 8007a62:	761a      	strb	r2, [r3, #24]
}
 8007a64:	bf00      	nop
 8007a66:	370c      	adds	r7, #12
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr
 8007a70:	e000e100 	.word	0xe000e100
 8007a74:	e000ed00 	.word	0xe000ed00

08007a78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b089      	sub	sp, #36	; 0x24
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	60f8      	str	r0, [r7, #12]
 8007a80:	60b9      	str	r1, [r7, #8]
 8007a82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f003 0307 	and.w	r3, r3, #7
 8007a8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007a8c:	69fb      	ldr	r3, [r7, #28]
 8007a8e:	f1c3 0307 	rsb	r3, r3, #7
 8007a92:	2b04      	cmp	r3, #4
 8007a94:	bf28      	it	cs
 8007a96:	2304      	movcs	r3, #4
 8007a98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007a9a:	69fb      	ldr	r3, [r7, #28]
 8007a9c:	3304      	adds	r3, #4
 8007a9e:	2b06      	cmp	r3, #6
 8007aa0:	d902      	bls.n	8007aa8 <NVIC_EncodePriority+0x30>
 8007aa2:	69fb      	ldr	r3, [r7, #28]
 8007aa4:	3b03      	subs	r3, #3
 8007aa6:	e000      	b.n	8007aaa <NVIC_EncodePriority+0x32>
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007aac:	f04f 32ff 	mov.w	r2, #4294967295
 8007ab0:	69bb      	ldr	r3, [r7, #24]
 8007ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ab6:	43da      	mvns	r2, r3
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	401a      	ands	r2, r3
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007ac0:	f04f 31ff 	mov.w	r1, #4294967295
 8007ac4:	697b      	ldr	r3, [r7, #20]
 8007ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8007aca:	43d9      	mvns	r1, r3
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007ad0:	4313      	orrs	r3, r2
         );
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3724      	adds	r7, #36	; 0x24
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007adc:	4770      	bx	lr

08007ade <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007ade:	b580      	push	{r7, lr}
 8007ae0:	b082      	sub	sp, #8
 8007ae2:	af00      	add	r7, sp, #0
 8007ae4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007ae6:	6878      	ldr	r0, [r7, #4]
 8007ae8:	f7ff ff4c 	bl	8007984 <__NVIC_SetPriorityGrouping>
}
 8007aec:	bf00      	nop
 8007aee:	3708      	adds	r7, #8
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}

08007af4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b086      	sub	sp, #24
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	4603      	mov	r3, r0
 8007afc:	60b9      	str	r1, [r7, #8]
 8007afe:	607a      	str	r2, [r7, #4]
 8007b00:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007b02:	f7ff ff63 	bl	80079cc <__NVIC_GetPriorityGrouping>
 8007b06:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	68b9      	ldr	r1, [r7, #8]
 8007b0c:	6978      	ldr	r0, [r7, #20]
 8007b0e:	f7ff ffb3 	bl	8007a78 <NVIC_EncodePriority>
 8007b12:	4602      	mov	r2, r0
 8007b14:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007b18:	4611      	mov	r1, r2
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	f7ff ff82 	bl	8007a24 <__NVIC_SetPriority>
}
 8007b20:	bf00      	nop
 8007b22:	3718      	adds	r7, #24
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}

08007b28 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b082      	sub	sp, #8
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	4603      	mov	r3, r0
 8007b30:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007b32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007b36:	4618      	mov	r0, r3
 8007b38:	f7ff ff56 	bl	80079e8 <__NVIC_EnableIRQ>
}
 8007b3c:	bf00      	nop
 8007b3e:	3708      	adds	r7, #8
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bd80      	pop	{r7, pc}

08007b44 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b086      	sub	sp, #24
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8007b4c:	f7fe f8d0 	bl	8005cf0 <HAL_GetTick>
 8007b50:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d101      	bne.n	8007b5c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	e312      	b.n	8008182 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a66      	ldr	r2, [pc, #408]	; (8007cfc <HAL_DMA_Init+0x1b8>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d04a      	beq.n	8007bfc <HAL_DMA_Init+0xb8>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a65      	ldr	r2, [pc, #404]	; (8007d00 <HAL_DMA_Init+0x1bc>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d045      	beq.n	8007bfc <HAL_DMA_Init+0xb8>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a63      	ldr	r2, [pc, #396]	; (8007d04 <HAL_DMA_Init+0x1c0>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d040      	beq.n	8007bfc <HAL_DMA_Init+0xb8>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a62      	ldr	r2, [pc, #392]	; (8007d08 <HAL_DMA_Init+0x1c4>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d03b      	beq.n	8007bfc <HAL_DMA_Init+0xb8>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4a60      	ldr	r2, [pc, #384]	; (8007d0c <HAL_DMA_Init+0x1c8>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d036      	beq.n	8007bfc <HAL_DMA_Init+0xb8>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a5f      	ldr	r2, [pc, #380]	; (8007d10 <HAL_DMA_Init+0x1cc>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d031      	beq.n	8007bfc <HAL_DMA_Init+0xb8>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a5d      	ldr	r2, [pc, #372]	; (8007d14 <HAL_DMA_Init+0x1d0>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d02c      	beq.n	8007bfc <HAL_DMA_Init+0xb8>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4a5c      	ldr	r2, [pc, #368]	; (8007d18 <HAL_DMA_Init+0x1d4>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d027      	beq.n	8007bfc <HAL_DMA_Init+0xb8>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4a5a      	ldr	r2, [pc, #360]	; (8007d1c <HAL_DMA_Init+0x1d8>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d022      	beq.n	8007bfc <HAL_DMA_Init+0xb8>
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	4a59      	ldr	r2, [pc, #356]	; (8007d20 <HAL_DMA_Init+0x1dc>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d01d      	beq.n	8007bfc <HAL_DMA_Init+0xb8>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4a57      	ldr	r2, [pc, #348]	; (8007d24 <HAL_DMA_Init+0x1e0>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d018      	beq.n	8007bfc <HAL_DMA_Init+0xb8>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4a56      	ldr	r2, [pc, #344]	; (8007d28 <HAL_DMA_Init+0x1e4>)
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d013      	beq.n	8007bfc <HAL_DMA_Init+0xb8>
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4a54      	ldr	r2, [pc, #336]	; (8007d2c <HAL_DMA_Init+0x1e8>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d00e      	beq.n	8007bfc <HAL_DMA_Init+0xb8>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a53      	ldr	r2, [pc, #332]	; (8007d30 <HAL_DMA_Init+0x1ec>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d009      	beq.n	8007bfc <HAL_DMA_Init+0xb8>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4a51      	ldr	r2, [pc, #324]	; (8007d34 <HAL_DMA_Init+0x1f0>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d004      	beq.n	8007bfc <HAL_DMA_Init+0xb8>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4a50      	ldr	r2, [pc, #320]	; (8007d38 <HAL_DMA_Init+0x1f4>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d101      	bne.n	8007c00 <HAL_DMA_Init+0xbc>
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	e000      	b.n	8007c02 <HAL_DMA_Init+0xbe>
 8007c00:	2300      	movs	r3, #0
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	f000 813c 	beq.w	8007e80 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2202      	movs	r2, #2
 8007c0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2200      	movs	r2, #0
 8007c14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4a37      	ldr	r2, [pc, #220]	; (8007cfc <HAL_DMA_Init+0x1b8>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d04a      	beq.n	8007cb8 <HAL_DMA_Init+0x174>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a36      	ldr	r2, [pc, #216]	; (8007d00 <HAL_DMA_Init+0x1bc>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d045      	beq.n	8007cb8 <HAL_DMA_Init+0x174>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4a34      	ldr	r2, [pc, #208]	; (8007d04 <HAL_DMA_Init+0x1c0>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d040      	beq.n	8007cb8 <HAL_DMA_Init+0x174>
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4a33      	ldr	r2, [pc, #204]	; (8007d08 <HAL_DMA_Init+0x1c4>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d03b      	beq.n	8007cb8 <HAL_DMA_Init+0x174>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4a31      	ldr	r2, [pc, #196]	; (8007d0c <HAL_DMA_Init+0x1c8>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d036      	beq.n	8007cb8 <HAL_DMA_Init+0x174>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a30      	ldr	r2, [pc, #192]	; (8007d10 <HAL_DMA_Init+0x1cc>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d031      	beq.n	8007cb8 <HAL_DMA_Init+0x174>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	4a2e      	ldr	r2, [pc, #184]	; (8007d14 <HAL_DMA_Init+0x1d0>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d02c      	beq.n	8007cb8 <HAL_DMA_Init+0x174>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a2d      	ldr	r2, [pc, #180]	; (8007d18 <HAL_DMA_Init+0x1d4>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d027      	beq.n	8007cb8 <HAL_DMA_Init+0x174>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4a2b      	ldr	r2, [pc, #172]	; (8007d1c <HAL_DMA_Init+0x1d8>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d022      	beq.n	8007cb8 <HAL_DMA_Init+0x174>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4a2a      	ldr	r2, [pc, #168]	; (8007d20 <HAL_DMA_Init+0x1dc>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d01d      	beq.n	8007cb8 <HAL_DMA_Init+0x174>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a28      	ldr	r2, [pc, #160]	; (8007d24 <HAL_DMA_Init+0x1e0>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d018      	beq.n	8007cb8 <HAL_DMA_Init+0x174>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a27      	ldr	r2, [pc, #156]	; (8007d28 <HAL_DMA_Init+0x1e4>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d013      	beq.n	8007cb8 <HAL_DMA_Init+0x174>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a25      	ldr	r2, [pc, #148]	; (8007d2c <HAL_DMA_Init+0x1e8>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d00e      	beq.n	8007cb8 <HAL_DMA_Init+0x174>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	4a24      	ldr	r2, [pc, #144]	; (8007d30 <HAL_DMA_Init+0x1ec>)
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	d009      	beq.n	8007cb8 <HAL_DMA_Init+0x174>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4a22      	ldr	r2, [pc, #136]	; (8007d34 <HAL_DMA_Init+0x1f0>)
 8007caa:	4293      	cmp	r3, r2
 8007cac:	d004      	beq.n	8007cb8 <HAL_DMA_Init+0x174>
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	4a21      	ldr	r2, [pc, #132]	; (8007d38 <HAL_DMA_Init+0x1f4>)
 8007cb4:	4293      	cmp	r3, r2
 8007cb6:	d108      	bne.n	8007cca <HAL_DMA_Init+0x186>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	681a      	ldr	r2, [r3, #0]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f022 0201 	bic.w	r2, r2, #1
 8007cc6:	601a      	str	r2, [r3, #0]
 8007cc8:	e007      	b.n	8007cda <HAL_DMA_Init+0x196>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	681a      	ldr	r2, [r3, #0]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f022 0201 	bic.w	r2, r2, #1
 8007cd8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007cda:	e02f      	b.n	8007d3c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007cdc:	f7fe f808 	bl	8005cf0 <HAL_GetTick>
 8007ce0:	4602      	mov	r2, r0
 8007ce2:	693b      	ldr	r3, [r7, #16]
 8007ce4:	1ad3      	subs	r3, r2, r3
 8007ce6:	2b05      	cmp	r3, #5
 8007ce8:	d928      	bls.n	8007d3c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2220      	movs	r2, #32
 8007cee:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2203      	movs	r2, #3
 8007cf4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	e242      	b.n	8008182 <HAL_DMA_Init+0x63e>
 8007cfc:	40020010 	.word	0x40020010
 8007d00:	40020028 	.word	0x40020028
 8007d04:	40020040 	.word	0x40020040
 8007d08:	40020058 	.word	0x40020058
 8007d0c:	40020070 	.word	0x40020070
 8007d10:	40020088 	.word	0x40020088
 8007d14:	400200a0 	.word	0x400200a0
 8007d18:	400200b8 	.word	0x400200b8
 8007d1c:	40020410 	.word	0x40020410
 8007d20:	40020428 	.word	0x40020428
 8007d24:	40020440 	.word	0x40020440
 8007d28:	40020458 	.word	0x40020458
 8007d2c:	40020470 	.word	0x40020470
 8007d30:	40020488 	.word	0x40020488
 8007d34:	400204a0 	.word	0x400204a0
 8007d38:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f003 0301 	and.w	r3, r3, #1
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d1c8      	bne.n	8007cdc <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007d52:	697a      	ldr	r2, [r7, #20]
 8007d54:	4b83      	ldr	r3, [pc, #524]	; (8007f64 <HAL_DMA_Init+0x420>)
 8007d56:	4013      	ands	r3, r2
 8007d58:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8007d62:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	691b      	ldr	r3, [r3, #16]
 8007d68:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007d6e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	699b      	ldr	r3, [r3, #24]
 8007d74:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007d7a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6a1b      	ldr	r3, [r3, #32]
 8007d80:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8007d82:	697a      	ldr	r2, [r7, #20]
 8007d84:	4313      	orrs	r3, r2
 8007d86:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d8c:	2b04      	cmp	r3, #4
 8007d8e:	d107      	bne.n	8007da0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d98:	4313      	orrs	r3, r2
 8007d9a:	697a      	ldr	r2, [r7, #20]
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	2b28      	cmp	r3, #40	; 0x28
 8007da6:	d903      	bls.n	8007db0 <HAL_DMA_Init+0x26c>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	2b2e      	cmp	r3, #46	; 0x2e
 8007dae:	d91f      	bls.n	8007df0 <HAL_DMA_Init+0x2ac>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	2b3e      	cmp	r3, #62	; 0x3e
 8007db6:	d903      	bls.n	8007dc0 <HAL_DMA_Init+0x27c>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	685b      	ldr	r3, [r3, #4]
 8007dbc:	2b42      	cmp	r3, #66	; 0x42
 8007dbe:	d917      	bls.n	8007df0 <HAL_DMA_Init+0x2ac>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	2b46      	cmp	r3, #70	; 0x46
 8007dc6:	d903      	bls.n	8007dd0 <HAL_DMA_Init+0x28c>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	2b48      	cmp	r3, #72	; 0x48
 8007dce:	d90f      	bls.n	8007df0 <HAL_DMA_Init+0x2ac>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	2b4e      	cmp	r3, #78	; 0x4e
 8007dd6:	d903      	bls.n	8007de0 <HAL_DMA_Init+0x29c>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	685b      	ldr	r3, [r3, #4]
 8007ddc:	2b52      	cmp	r3, #82	; 0x52
 8007dde:	d907      	bls.n	8007df0 <HAL_DMA_Init+0x2ac>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	685b      	ldr	r3, [r3, #4]
 8007de4:	2b73      	cmp	r3, #115	; 0x73
 8007de6:	d905      	bls.n	8007df4 <HAL_DMA_Init+0x2b0>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	2b77      	cmp	r3, #119	; 0x77
 8007dee:	d801      	bhi.n	8007df4 <HAL_DMA_Init+0x2b0>
 8007df0:	2301      	movs	r3, #1
 8007df2:	e000      	b.n	8007df6 <HAL_DMA_Init+0x2b2>
 8007df4:	2300      	movs	r3, #0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d003      	beq.n	8007e02 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8007dfa:	697b      	ldr	r3, [r7, #20]
 8007dfc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007e00:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	697a      	ldr	r2, [r7, #20]
 8007e08:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	695b      	ldr	r3, [r3, #20]
 8007e10:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	f023 0307 	bic.w	r3, r3, #7
 8007e18:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e1e:	697a      	ldr	r2, [r7, #20]
 8007e20:	4313      	orrs	r3, r2
 8007e22:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e28:	2b04      	cmp	r3, #4
 8007e2a:	d117      	bne.n	8007e5c <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e30:	697a      	ldr	r2, [r7, #20]
 8007e32:	4313      	orrs	r3, r2
 8007e34:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d00e      	beq.n	8007e5c <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f001 fdca 	bl	80099d8 <DMA_CheckFifoParam>
 8007e44:	4603      	mov	r3, r0
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d008      	beq.n	8007e5c <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2240      	movs	r2, #64	; 0x40
 8007e4e:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2201      	movs	r2, #1
 8007e54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	e192      	b.n	8008182 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	697a      	ldr	r2, [r7, #20]
 8007e62:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f001 fd05 	bl	8009874 <DMA_CalcBaseAndBitshift>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e72:	f003 031f 	and.w	r3, r3, #31
 8007e76:	223f      	movs	r2, #63	; 0x3f
 8007e78:	409a      	lsls	r2, r3
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	609a      	str	r2, [r3, #8]
 8007e7e:	e0c8      	b.n	8008012 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a38      	ldr	r2, [pc, #224]	; (8007f68 <HAL_DMA_Init+0x424>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d022      	beq.n	8007ed0 <HAL_DMA_Init+0x38c>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a37      	ldr	r2, [pc, #220]	; (8007f6c <HAL_DMA_Init+0x428>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d01d      	beq.n	8007ed0 <HAL_DMA_Init+0x38c>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	4a35      	ldr	r2, [pc, #212]	; (8007f70 <HAL_DMA_Init+0x42c>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d018      	beq.n	8007ed0 <HAL_DMA_Init+0x38c>
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a34      	ldr	r2, [pc, #208]	; (8007f74 <HAL_DMA_Init+0x430>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d013      	beq.n	8007ed0 <HAL_DMA_Init+0x38c>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4a32      	ldr	r2, [pc, #200]	; (8007f78 <HAL_DMA_Init+0x434>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d00e      	beq.n	8007ed0 <HAL_DMA_Init+0x38c>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	4a31      	ldr	r2, [pc, #196]	; (8007f7c <HAL_DMA_Init+0x438>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d009      	beq.n	8007ed0 <HAL_DMA_Init+0x38c>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a2f      	ldr	r2, [pc, #188]	; (8007f80 <HAL_DMA_Init+0x43c>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d004      	beq.n	8007ed0 <HAL_DMA_Init+0x38c>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4a2e      	ldr	r2, [pc, #184]	; (8007f84 <HAL_DMA_Init+0x440>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d101      	bne.n	8007ed4 <HAL_DMA_Init+0x390>
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	e000      	b.n	8007ed6 <HAL_DMA_Init+0x392>
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	f000 8092 	beq.w	8008000 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a21      	ldr	r2, [pc, #132]	; (8007f68 <HAL_DMA_Init+0x424>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d021      	beq.n	8007f2a <HAL_DMA_Init+0x3e6>
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4a20      	ldr	r2, [pc, #128]	; (8007f6c <HAL_DMA_Init+0x428>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d01c      	beq.n	8007f2a <HAL_DMA_Init+0x3e6>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a1e      	ldr	r2, [pc, #120]	; (8007f70 <HAL_DMA_Init+0x42c>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d017      	beq.n	8007f2a <HAL_DMA_Init+0x3e6>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	4a1d      	ldr	r2, [pc, #116]	; (8007f74 <HAL_DMA_Init+0x430>)
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d012      	beq.n	8007f2a <HAL_DMA_Init+0x3e6>
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a1b      	ldr	r2, [pc, #108]	; (8007f78 <HAL_DMA_Init+0x434>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d00d      	beq.n	8007f2a <HAL_DMA_Init+0x3e6>
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4a1a      	ldr	r2, [pc, #104]	; (8007f7c <HAL_DMA_Init+0x438>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d008      	beq.n	8007f2a <HAL_DMA_Init+0x3e6>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a18      	ldr	r2, [pc, #96]	; (8007f80 <HAL_DMA_Init+0x43c>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d003      	beq.n	8007f2a <HAL_DMA_Init+0x3e6>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a17      	ldr	r2, [pc, #92]	; (8007f84 <HAL_DMA_Init+0x440>)
 8007f28:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2202      	movs	r2, #2
 8007f2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2200      	movs	r2, #0
 8007f36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8007f42:	697a      	ldr	r2, [r7, #20]
 8007f44:	4b10      	ldr	r3, [pc, #64]	; (8007f88 <HAL_DMA_Init+0x444>)
 8007f46:	4013      	ands	r3, r2
 8007f48:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	2b40      	cmp	r3, #64	; 0x40
 8007f50:	d01c      	beq.n	8007f8c <HAL_DMA_Init+0x448>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	689b      	ldr	r3, [r3, #8]
 8007f56:	2b80      	cmp	r3, #128	; 0x80
 8007f58:	d102      	bne.n	8007f60 <HAL_DMA_Init+0x41c>
 8007f5a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007f5e:	e016      	b.n	8007f8e <HAL_DMA_Init+0x44a>
 8007f60:	2300      	movs	r3, #0
 8007f62:	e014      	b.n	8007f8e <HAL_DMA_Init+0x44a>
 8007f64:	fe10803f 	.word	0xfe10803f
 8007f68:	58025408 	.word	0x58025408
 8007f6c:	5802541c 	.word	0x5802541c
 8007f70:	58025430 	.word	0x58025430
 8007f74:	58025444 	.word	0x58025444
 8007f78:	58025458 	.word	0x58025458
 8007f7c:	5802546c 	.word	0x5802546c
 8007f80:	58025480 	.word	0x58025480
 8007f84:	58025494 	.word	0x58025494
 8007f88:	fffe000f 	.word	0xfffe000f
 8007f8c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8007f8e:	687a      	ldr	r2, [r7, #4]
 8007f90:	68d2      	ldr	r2, [r2, #12]
 8007f92:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007f94:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	691b      	ldr	r3, [r3, #16]
 8007f9a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8007f9c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	695b      	ldr	r3, [r3, #20]
 8007fa2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007fa4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	699b      	ldr	r3, [r3, #24]
 8007faa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8007fac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	69db      	ldr	r3, [r3, #28]
 8007fb2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007fb4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6a1b      	ldr	r3, [r3, #32]
 8007fba:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8007fbc:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007fbe:	697a      	ldr	r2, [r7, #20]
 8007fc0:	4313      	orrs	r3, r2
 8007fc2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	697a      	ldr	r2, [r7, #20]
 8007fca:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	461a      	mov	r2, r3
 8007fd2:	4b6e      	ldr	r3, [pc, #440]	; (800818c <HAL_DMA_Init+0x648>)
 8007fd4:	4413      	add	r3, r2
 8007fd6:	4a6e      	ldr	r2, [pc, #440]	; (8008190 <HAL_DMA_Init+0x64c>)
 8007fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8007fdc:	091b      	lsrs	r3, r3, #4
 8007fde:	009a      	lsls	r2, r3, #2
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	f001 fc45 	bl	8009874 <DMA_CalcBaseAndBitshift>
 8007fea:	4603      	mov	r3, r0
 8007fec:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ff2:	f003 031f 	and.w	r3, r3, #31
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	409a      	lsls	r2, r3
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	605a      	str	r2, [r3, #4]
 8007ffe:	e008      	b.n	8008012 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2240      	movs	r2, #64	; 0x40
 8008004:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2203      	movs	r2, #3
 800800a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800800e:	2301      	movs	r3, #1
 8008010:	e0b7      	b.n	8008182 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4a5f      	ldr	r2, [pc, #380]	; (8008194 <HAL_DMA_Init+0x650>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d072      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a5d      	ldr	r2, [pc, #372]	; (8008198 <HAL_DMA_Init+0x654>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d06d      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4a5c      	ldr	r2, [pc, #368]	; (800819c <HAL_DMA_Init+0x658>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d068      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	4a5a      	ldr	r2, [pc, #360]	; (80081a0 <HAL_DMA_Init+0x65c>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d063      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4a59      	ldr	r2, [pc, #356]	; (80081a4 <HAL_DMA_Init+0x660>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d05e      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4a57      	ldr	r2, [pc, #348]	; (80081a8 <HAL_DMA_Init+0x664>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d059      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4a56      	ldr	r2, [pc, #344]	; (80081ac <HAL_DMA_Init+0x668>)
 8008054:	4293      	cmp	r3, r2
 8008056:	d054      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4a54      	ldr	r2, [pc, #336]	; (80081b0 <HAL_DMA_Init+0x66c>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d04f      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4a53      	ldr	r2, [pc, #332]	; (80081b4 <HAL_DMA_Init+0x670>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d04a      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4a51      	ldr	r2, [pc, #324]	; (80081b8 <HAL_DMA_Init+0x674>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d045      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	4a50      	ldr	r2, [pc, #320]	; (80081bc <HAL_DMA_Init+0x678>)
 800807c:	4293      	cmp	r3, r2
 800807e:	d040      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4a4e      	ldr	r2, [pc, #312]	; (80081c0 <HAL_DMA_Init+0x67c>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d03b      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4a4d      	ldr	r2, [pc, #308]	; (80081c4 <HAL_DMA_Init+0x680>)
 8008090:	4293      	cmp	r3, r2
 8008092:	d036      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4a4b      	ldr	r2, [pc, #300]	; (80081c8 <HAL_DMA_Init+0x684>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d031      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	4a4a      	ldr	r2, [pc, #296]	; (80081cc <HAL_DMA_Init+0x688>)
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d02c      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a48      	ldr	r2, [pc, #288]	; (80081d0 <HAL_DMA_Init+0x68c>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d027      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4a47      	ldr	r2, [pc, #284]	; (80081d4 <HAL_DMA_Init+0x690>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d022      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a45      	ldr	r2, [pc, #276]	; (80081d8 <HAL_DMA_Init+0x694>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d01d      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4a44      	ldr	r2, [pc, #272]	; (80081dc <HAL_DMA_Init+0x698>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d018      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a42      	ldr	r2, [pc, #264]	; (80081e0 <HAL_DMA_Init+0x69c>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d013      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a41      	ldr	r2, [pc, #260]	; (80081e4 <HAL_DMA_Init+0x6a0>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d00e      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a3f      	ldr	r2, [pc, #252]	; (80081e8 <HAL_DMA_Init+0x6a4>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d009      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a3e      	ldr	r2, [pc, #248]	; (80081ec <HAL_DMA_Init+0x6a8>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d004      	beq.n	8008102 <HAL_DMA_Init+0x5be>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a3c      	ldr	r2, [pc, #240]	; (80081f0 <HAL_DMA_Init+0x6ac>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d101      	bne.n	8008106 <HAL_DMA_Init+0x5c2>
 8008102:	2301      	movs	r3, #1
 8008104:	e000      	b.n	8008108 <HAL_DMA_Init+0x5c4>
 8008106:	2300      	movs	r3, #0
 8008108:	2b00      	cmp	r3, #0
 800810a:	d032      	beq.n	8008172 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f001 fcdf 	bl	8009ad0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	689b      	ldr	r3, [r3, #8]
 8008116:	2b80      	cmp	r3, #128	; 0x80
 8008118:	d102      	bne.n	8008120 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2200      	movs	r2, #0
 800811e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	685a      	ldr	r2, [r3, #4]
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008128:	b2d2      	uxtb	r2, r2
 800812a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008130:	687a      	ldr	r2, [r7, #4]
 8008132:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008134:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	685b      	ldr	r3, [r3, #4]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d010      	beq.n	8008160 <HAL_DMA_Init+0x61c>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	2b08      	cmp	r3, #8
 8008144:	d80c      	bhi.n	8008160 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f001 fd5c 	bl	8009c04 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008150:	2200      	movs	r2, #0
 8008152:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008158:	687a      	ldr	r2, [r7, #4]
 800815a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800815c:	605a      	str	r2, [r3, #4]
 800815e:	e008      	b.n	8008172 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2200      	movs	r2, #0
 8008164:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2200      	movs	r2, #0
 800816a:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2200      	movs	r2, #0
 8008170:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2200      	movs	r2, #0
 8008176:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2201      	movs	r2, #1
 800817c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8008180:	2300      	movs	r3, #0
}
 8008182:	4618      	mov	r0, r3
 8008184:	3718      	adds	r7, #24
 8008186:	46bd      	mov	sp, r7
 8008188:	bd80      	pop	{r7, pc}
 800818a:	bf00      	nop
 800818c:	a7fdabf8 	.word	0xa7fdabf8
 8008190:	cccccccd 	.word	0xcccccccd
 8008194:	40020010 	.word	0x40020010
 8008198:	40020028 	.word	0x40020028
 800819c:	40020040 	.word	0x40020040
 80081a0:	40020058 	.word	0x40020058
 80081a4:	40020070 	.word	0x40020070
 80081a8:	40020088 	.word	0x40020088
 80081ac:	400200a0 	.word	0x400200a0
 80081b0:	400200b8 	.word	0x400200b8
 80081b4:	40020410 	.word	0x40020410
 80081b8:	40020428 	.word	0x40020428
 80081bc:	40020440 	.word	0x40020440
 80081c0:	40020458 	.word	0x40020458
 80081c4:	40020470 	.word	0x40020470
 80081c8:	40020488 	.word	0x40020488
 80081cc:	400204a0 	.word	0x400204a0
 80081d0:	400204b8 	.word	0x400204b8
 80081d4:	58025408 	.word	0x58025408
 80081d8:	5802541c 	.word	0x5802541c
 80081dc:	58025430 	.word	0x58025430
 80081e0:	58025444 	.word	0x58025444
 80081e4:	58025458 	.word	0x58025458
 80081e8:	5802546c 	.word	0x5802546c
 80081ec:	58025480 	.word	0x58025480
 80081f0:	58025494 	.word	0x58025494

080081f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b086      	sub	sp, #24
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	60f8      	str	r0, [r7, #12]
 80081fc:	60b9      	str	r1, [r7, #8]
 80081fe:	607a      	str	r2, [r7, #4]
 8008200:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008202:	2300      	movs	r3, #0
 8008204:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d101      	bne.n	8008210 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800820c:	2301      	movs	r3, #1
 800820e:	e226      	b.n	800865e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008216:	2b01      	cmp	r3, #1
 8008218:	d101      	bne.n	800821e <HAL_DMA_Start_IT+0x2a>
 800821a:	2302      	movs	r3, #2
 800821c:	e21f      	b.n	800865e <HAL_DMA_Start_IT+0x46a>
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	2201      	movs	r2, #1
 8008222:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800822c:	b2db      	uxtb	r3, r3
 800822e:	2b01      	cmp	r3, #1
 8008230:	f040 820a 	bne.w	8008648 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	2202      	movs	r2, #2
 8008238:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2200      	movs	r2, #0
 8008240:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4a68      	ldr	r2, [pc, #416]	; (80083e8 <HAL_DMA_Start_IT+0x1f4>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d04a      	beq.n	80082e2 <HAL_DMA_Start_IT+0xee>
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a66      	ldr	r2, [pc, #408]	; (80083ec <HAL_DMA_Start_IT+0x1f8>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d045      	beq.n	80082e2 <HAL_DMA_Start_IT+0xee>
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a65      	ldr	r2, [pc, #404]	; (80083f0 <HAL_DMA_Start_IT+0x1fc>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d040      	beq.n	80082e2 <HAL_DMA_Start_IT+0xee>
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a63      	ldr	r2, [pc, #396]	; (80083f4 <HAL_DMA_Start_IT+0x200>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d03b      	beq.n	80082e2 <HAL_DMA_Start_IT+0xee>
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a62      	ldr	r2, [pc, #392]	; (80083f8 <HAL_DMA_Start_IT+0x204>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d036      	beq.n	80082e2 <HAL_DMA_Start_IT+0xee>
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a60      	ldr	r2, [pc, #384]	; (80083fc <HAL_DMA_Start_IT+0x208>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d031      	beq.n	80082e2 <HAL_DMA_Start_IT+0xee>
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	4a5f      	ldr	r2, [pc, #380]	; (8008400 <HAL_DMA_Start_IT+0x20c>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d02c      	beq.n	80082e2 <HAL_DMA_Start_IT+0xee>
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4a5d      	ldr	r2, [pc, #372]	; (8008404 <HAL_DMA_Start_IT+0x210>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d027      	beq.n	80082e2 <HAL_DMA_Start_IT+0xee>
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4a5c      	ldr	r2, [pc, #368]	; (8008408 <HAL_DMA_Start_IT+0x214>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d022      	beq.n	80082e2 <HAL_DMA_Start_IT+0xee>
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4a5a      	ldr	r2, [pc, #360]	; (800840c <HAL_DMA_Start_IT+0x218>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d01d      	beq.n	80082e2 <HAL_DMA_Start_IT+0xee>
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	4a59      	ldr	r2, [pc, #356]	; (8008410 <HAL_DMA_Start_IT+0x21c>)
 80082ac:	4293      	cmp	r3, r2
 80082ae:	d018      	beq.n	80082e2 <HAL_DMA_Start_IT+0xee>
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4a57      	ldr	r2, [pc, #348]	; (8008414 <HAL_DMA_Start_IT+0x220>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d013      	beq.n	80082e2 <HAL_DMA_Start_IT+0xee>
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4a56      	ldr	r2, [pc, #344]	; (8008418 <HAL_DMA_Start_IT+0x224>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d00e      	beq.n	80082e2 <HAL_DMA_Start_IT+0xee>
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	4a54      	ldr	r2, [pc, #336]	; (800841c <HAL_DMA_Start_IT+0x228>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d009      	beq.n	80082e2 <HAL_DMA_Start_IT+0xee>
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	4a53      	ldr	r2, [pc, #332]	; (8008420 <HAL_DMA_Start_IT+0x22c>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d004      	beq.n	80082e2 <HAL_DMA_Start_IT+0xee>
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	4a51      	ldr	r2, [pc, #324]	; (8008424 <HAL_DMA_Start_IT+0x230>)
 80082de:	4293      	cmp	r3, r2
 80082e0:	d108      	bne.n	80082f4 <HAL_DMA_Start_IT+0x100>
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	681a      	ldr	r2, [r3, #0]
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f022 0201 	bic.w	r2, r2, #1
 80082f0:	601a      	str	r2, [r3, #0]
 80082f2:	e007      	b.n	8008304 <HAL_DMA_Start_IT+0x110>
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	681a      	ldr	r2, [r3, #0]
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f022 0201 	bic.w	r2, r2, #1
 8008302:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	687a      	ldr	r2, [r7, #4]
 8008308:	68b9      	ldr	r1, [r7, #8]
 800830a:	68f8      	ldr	r0, [r7, #12]
 800830c:	f001 f906 	bl	800951c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	4a34      	ldr	r2, [pc, #208]	; (80083e8 <HAL_DMA_Start_IT+0x1f4>)
 8008316:	4293      	cmp	r3, r2
 8008318:	d04a      	beq.n	80083b0 <HAL_DMA_Start_IT+0x1bc>
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	4a33      	ldr	r2, [pc, #204]	; (80083ec <HAL_DMA_Start_IT+0x1f8>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d045      	beq.n	80083b0 <HAL_DMA_Start_IT+0x1bc>
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	4a31      	ldr	r2, [pc, #196]	; (80083f0 <HAL_DMA_Start_IT+0x1fc>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d040      	beq.n	80083b0 <HAL_DMA_Start_IT+0x1bc>
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4a30      	ldr	r2, [pc, #192]	; (80083f4 <HAL_DMA_Start_IT+0x200>)
 8008334:	4293      	cmp	r3, r2
 8008336:	d03b      	beq.n	80083b0 <HAL_DMA_Start_IT+0x1bc>
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	4a2e      	ldr	r2, [pc, #184]	; (80083f8 <HAL_DMA_Start_IT+0x204>)
 800833e:	4293      	cmp	r3, r2
 8008340:	d036      	beq.n	80083b0 <HAL_DMA_Start_IT+0x1bc>
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	4a2d      	ldr	r2, [pc, #180]	; (80083fc <HAL_DMA_Start_IT+0x208>)
 8008348:	4293      	cmp	r3, r2
 800834a:	d031      	beq.n	80083b0 <HAL_DMA_Start_IT+0x1bc>
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4a2b      	ldr	r2, [pc, #172]	; (8008400 <HAL_DMA_Start_IT+0x20c>)
 8008352:	4293      	cmp	r3, r2
 8008354:	d02c      	beq.n	80083b0 <HAL_DMA_Start_IT+0x1bc>
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4a2a      	ldr	r2, [pc, #168]	; (8008404 <HAL_DMA_Start_IT+0x210>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d027      	beq.n	80083b0 <HAL_DMA_Start_IT+0x1bc>
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	4a28      	ldr	r2, [pc, #160]	; (8008408 <HAL_DMA_Start_IT+0x214>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d022      	beq.n	80083b0 <HAL_DMA_Start_IT+0x1bc>
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4a27      	ldr	r2, [pc, #156]	; (800840c <HAL_DMA_Start_IT+0x218>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d01d      	beq.n	80083b0 <HAL_DMA_Start_IT+0x1bc>
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4a25      	ldr	r2, [pc, #148]	; (8008410 <HAL_DMA_Start_IT+0x21c>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d018      	beq.n	80083b0 <HAL_DMA_Start_IT+0x1bc>
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4a24      	ldr	r2, [pc, #144]	; (8008414 <HAL_DMA_Start_IT+0x220>)
 8008384:	4293      	cmp	r3, r2
 8008386:	d013      	beq.n	80083b0 <HAL_DMA_Start_IT+0x1bc>
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a22      	ldr	r2, [pc, #136]	; (8008418 <HAL_DMA_Start_IT+0x224>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d00e      	beq.n	80083b0 <HAL_DMA_Start_IT+0x1bc>
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a21      	ldr	r2, [pc, #132]	; (800841c <HAL_DMA_Start_IT+0x228>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d009      	beq.n	80083b0 <HAL_DMA_Start_IT+0x1bc>
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a1f      	ldr	r2, [pc, #124]	; (8008420 <HAL_DMA_Start_IT+0x22c>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d004      	beq.n	80083b0 <HAL_DMA_Start_IT+0x1bc>
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a1e      	ldr	r2, [pc, #120]	; (8008424 <HAL_DMA_Start_IT+0x230>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d101      	bne.n	80083b4 <HAL_DMA_Start_IT+0x1c0>
 80083b0:	2301      	movs	r3, #1
 80083b2:	e000      	b.n	80083b6 <HAL_DMA_Start_IT+0x1c2>
 80083b4:	2300      	movs	r3, #0
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d036      	beq.n	8008428 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f023 021e 	bic.w	r2, r3, #30
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f042 0216 	orr.w	r2, r2, #22
 80083cc:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d03e      	beq.n	8008454 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	681a      	ldr	r2, [r3, #0]
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f042 0208 	orr.w	r2, r2, #8
 80083e4:	601a      	str	r2, [r3, #0]
 80083e6:	e035      	b.n	8008454 <HAL_DMA_Start_IT+0x260>
 80083e8:	40020010 	.word	0x40020010
 80083ec:	40020028 	.word	0x40020028
 80083f0:	40020040 	.word	0x40020040
 80083f4:	40020058 	.word	0x40020058
 80083f8:	40020070 	.word	0x40020070
 80083fc:	40020088 	.word	0x40020088
 8008400:	400200a0 	.word	0x400200a0
 8008404:	400200b8 	.word	0x400200b8
 8008408:	40020410 	.word	0x40020410
 800840c:	40020428 	.word	0x40020428
 8008410:	40020440 	.word	0x40020440
 8008414:	40020458 	.word	0x40020458
 8008418:	40020470 	.word	0x40020470
 800841c:	40020488 	.word	0x40020488
 8008420:	400204a0 	.word	0x400204a0
 8008424:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f023 020e 	bic.w	r2, r3, #14
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f042 020a 	orr.w	r2, r2, #10
 800843a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008440:	2b00      	cmp	r3, #0
 8008442:	d007      	beq.n	8008454 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f042 0204 	orr.w	r2, r2, #4
 8008452:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a83      	ldr	r2, [pc, #524]	; (8008668 <HAL_DMA_Start_IT+0x474>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d072      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a82      	ldr	r2, [pc, #520]	; (800866c <HAL_DMA_Start_IT+0x478>)
 8008464:	4293      	cmp	r3, r2
 8008466:	d06d      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4a80      	ldr	r2, [pc, #512]	; (8008670 <HAL_DMA_Start_IT+0x47c>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d068      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a7f      	ldr	r2, [pc, #508]	; (8008674 <HAL_DMA_Start_IT+0x480>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d063      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4a7d      	ldr	r2, [pc, #500]	; (8008678 <HAL_DMA_Start_IT+0x484>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d05e      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a7c      	ldr	r2, [pc, #496]	; (800867c <HAL_DMA_Start_IT+0x488>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d059      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a7a      	ldr	r2, [pc, #488]	; (8008680 <HAL_DMA_Start_IT+0x48c>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d054      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4a79      	ldr	r2, [pc, #484]	; (8008684 <HAL_DMA_Start_IT+0x490>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d04f      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a77      	ldr	r2, [pc, #476]	; (8008688 <HAL_DMA_Start_IT+0x494>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d04a      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a76      	ldr	r2, [pc, #472]	; (800868c <HAL_DMA_Start_IT+0x498>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d045      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a74      	ldr	r2, [pc, #464]	; (8008690 <HAL_DMA_Start_IT+0x49c>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d040      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	4a73      	ldr	r2, [pc, #460]	; (8008694 <HAL_DMA_Start_IT+0x4a0>)
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d03b      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	4a71      	ldr	r2, [pc, #452]	; (8008698 <HAL_DMA_Start_IT+0x4a4>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d036      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4a70      	ldr	r2, [pc, #448]	; (800869c <HAL_DMA_Start_IT+0x4a8>)
 80084dc:	4293      	cmp	r3, r2
 80084de:	d031      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4a6e      	ldr	r2, [pc, #440]	; (80086a0 <HAL_DMA_Start_IT+0x4ac>)
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d02c      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	4a6d      	ldr	r2, [pc, #436]	; (80086a4 <HAL_DMA_Start_IT+0x4b0>)
 80084f0:	4293      	cmp	r3, r2
 80084f2:	d027      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4a6b      	ldr	r2, [pc, #428]	; (80086a8 <HAL_DMA_Start_IT+0x4b4>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d022      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4a6a      	ldr	r2, [pc, #424]	; (80086ac <HAL_DMA_Start_IT+0x4b8>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d01d      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	4a68      	ldr	r2, [pc, #416]	; (80086b0 <HAL_DMA_Start_IT+0x4bc>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d018      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4a67      	ldr	r2, [pc, #412]	; (80086b4 <HAL_DMA_Start_IT+0x4c0>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d013      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a65      	ldr	r2, [pc, #404]	; (80086b8 <HAL_DMA_Start_IT+0x4c4>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d00e      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a64      	ldr	r2, [pc, #400]	; (80086bc <HAL_DMA_Start_IT+0x4c8>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d009      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4a62      	ldr	r2, [pc, #392]	; (80086c0 <HAL_DMA_Start_IT+0x4cc>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d004      	beq.n	8008544 <HAL_DMA_Start_IT+0x350>
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	4a61      	ldr	r2, [pc, #388]	; (80086c4 <HAL_DMA_Start_IT+0x4d0>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d101      	bne.n	8008548 <HAL_DMA_Start_IT+0x354>
 8008544:	2301      	movs	r3, #1
 8008546:	e000      	b.n	800854a <HAL_DMA_Start_IT+0x356>
 8008548:	2300      	movs	r3, #0
 800854a:	2b00      	cmp	r3, #0
 800854c:	d01a      	beq.n	8008584 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008558:	2b00      	cmp	r3, #0
 800855a:	d007      	beq.n	800856c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008560:	681a      	ldr	r2, [r3, #0]
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008566:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800856a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008570:	2b00      	cmp	r3, #0
 8008572:	d007      	beq.n	8008584 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008578:	681a      	ldr	r2, [r3, #0]
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800857e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008582:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4a37      	ldr	r2, [pc, #220]	; (8008668 <HAL_DMA_Start_IT+0x474>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d04a      	beq.n	8008624 <HAL_DMA_Start_IT+0x430>
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4a36      	ldr	r2, [pc, #216]	; (800866c <HAL_DMA_Start_IT+0x478>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d045      	beq.n	8008624 <HAL_DMA_Start_IT+0x430>
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4a34      	ldr	r2, [pc, #208]	; (8008670 <HAL_DMA_Start_IT+0x47c>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d040      	beq.n	8008624 <HAL_DMA_Start_IT+0x430>
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4a33      	ldr	r2, [pc, #204]	; (8008674 <HAL_DMA_Start_IT+0x480>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d03b      	beq.n	8008624 <HAL_DMA_Start_IT+0x430>
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4a31      	ldr	r2, [pc, #196]	; (8008678 <HAL_DMA_Start_IT+0x484>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d036      	beq.n	8008624 <HAL_DMA_Start_IT+0x430>
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	4a30      	ldr	r2, [pc, #192]	; (800867c <HAL_DMA_Start_IT+0x488>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d031      	beq.n	8008624 <HAL_DMA_Start_IT+0x430>
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a2e      	ldr	r2, [pc, #184]	; (8008680 <HAL_DMA_Start_IT+0x48c>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d02c      	beq.n	8008624 <HAL_DMA_Start_IT+0x430>
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4a2d      	ldr	r2, [pc, #180]	; (8008684 <HAL_DMA_Start_IT+0x490>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d027      	beq.n	8008624 <HAL_DMA_Start_IT+0x430>
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4a2b      	ldr	r2, [pc, #172]	; (8008688 <HAL_DMA_Start_IT+0x494>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d022      	beq.n	8008624 <HAL_DMA_Start_IT+0x430>
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	4a2a      	ldr	r2, [pc, #168]	; (800868c <HAL_DMA_Start_IT+0x498>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d01d      	beq.n	8008624 <HAL_DMA_Start_IT+0x430>
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4a28      	ldr	r2, [pc, #160]	; (8008690 <HAL_DMA_Start_IT+0x49c>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d018      	beq.n	8008624 <HAL_DMA_Start_IT+0x430>
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4a27      	ldr	r2, [pc, #156]	; (8008694 <HAL_DMA_Start_IT+0x4a0>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d013      	beq.n	8008624 <HAL_DMA_Start_IT+0x430>
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a25      	ldr	r2, [pc, #148]	; (8008698 <HAL_DMA_Start_IT+0x4a4>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d00e      	beq.n	8008624 <HAL_DMA_Start_IT+0x430>
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a24      	ldr	r2, [pc, #144]	; (800869c <HAL_DMA_Start_IT+0x4a8>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d009      	beq.n	8008624 <HAL_DMA_Start_IT+0x430>
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4a22      	ldr	r2, [pc, #136]	; (80086a0 <HAL_DMA_Start_IT+0x4ac>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d004      	beq.n	8008624 <HAL_DMA_Start_IT+0x430>
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	4a21      	ldr	r2, [pc, #132]	; (80086a4 <HAL_DMA_Start_IT+0x4b0>)
 8008620:	4293      	cmp	r3, r2
 8008622:	d108      	bne.n	8008636 <HAL_DMA_Start_IT+0x442>
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	681a      	ldr	r2, [r3, #0]
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f042 0201 	orr.w	r2, r2, #1
 8008632:	601a      	str	r2, [r3, #0]
 8008634:	e012      	b.n	800865c <HAL_DMA_Start_IT+0x468>
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	681a      	ldr	r2, [r3, #0]
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f042 0201 	orr.w	r2, r2, #1
 8008644:	601a      	str	r2, [r3, #0]
 8008646:	e009      	b.n	800865c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800864e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	2200      	movs	r2, #0
 8008654:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8008658:	2301      	movs	r3, #1
 800865a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800865c:	7dfb      	ldrb	r3, [r7, #23]
}
 800865e:	4618      	mov	r0, r3
 8008660:	3718      	adds	r7, #24
 8008662:	46bd      	mov	sp, r7
 8008664:	bd80      	pop	{r7, pc}
 8008666:	bf00      	nop
 8008668:	40020010 	.word	0x40020010
 800866c:	40020028 	.word	0x40020028
 8008670:	40020040 	.word	0x40020040
 8008674:	40020058 	.word	0x40020058
 8008678:	40020070 	.word	0x40020070
 800867c:	40020088 	.word	0x40020088
 8008680:	400200a0 	.word	0x400200a0
 8008684:	400200b8 	.word	0x400200b8
 8008688:	40020410 	.word	0x40020410
 800868c:	40020428 	.word	0x40020428
 8008690:	40020440 	.word	0x40020440
 8008694:	40020458 	.word	0x40020458
 8008698:	40020470 	.word	0x40020470
 800869c:	40020488 	.word	0x40020488
 80086a0:	400204a0 	.word	0x400204a0
 80086a4:	400204b8 	.word	0x400204b8
 80086a8:	58025408 	.word	0x58025408
 80086ac:	5802541c 	.word	0x5802541c
 80086b0:	58025430 	.word	0x58025430
 80086b4:	58025444 	.word	0x58025444
 80086b8:	58025458 	.word	0x58025458
 80086bc:	5802546c 	.word	0x5802546c
 80086c0:	58025480 	.word	0x58025480
 80086c4:	58025494 	.word	0x58025494

080086c8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b08a      	sub	sp, #40	; 0x28
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80086d0:	2300      	movs	r3, #0
 80086d2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80086d4:	4b67      	ldr	r3, [pc, #412]	; (8008874 <HAL_DMA_IRQHandler+0x1ac>)
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4a67      	ldr	r2, [pc, #412]	; (8008878 <HAL_DMA_IRQHandler+0x1b0>)
 80086da:	fba2 2303 	umull	r2, r3, r2, r3
 80086de:	0a9b      	lsrs	r3, r3, #10
 80086e0:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086e6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086ec:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80086ee:	6a3b      	ldr	r3, [r7, #32]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80086f4:	69fb      	ldr	r3, [r7, #28]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a5f      	ldr	r2, [pc, #380]	; (800887c <HAL_DMA_IRQHandler+0x1b4>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d04a      	beq.n	800879a <HAL_DMA_IRQHandler+0xd2>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a5d      	ldr	r2, [pc, #372]	; (8008880 <HAL_DMA_IRQHandler+0x1b8>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d045      	beq.n	800879a <HAL_DMA_IRQHandler+0xd2>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a5c      	ldr	r2, [pc, #368]	; (8008884 <HAL_DMA_IRQHandler+0x1bc>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d040      	beq.n	800879a <HAL_DMA_IRQHandler+0xd2>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a5a      	ldr	r2, [pc, #360]	; (8008888 <HAL_DMA_IRQHandler+0x1c0>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d03b      	beq.n	800879a <HAL_DMA_IRQHandler+0xd2>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a59      	ldr	r2, [pc, #356]	; (800888c <HAL_DMA_IRQHandler+0x1c4>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d036      	beq.n	800879a <HAL_DMA_IRQHandler+0xd2>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a57      	ldr	r2, [pc, #348]	; (8008890 <HAL_DMA_IRQHandler+0x1c8>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d031      	beq.n	800879a <HAL_DMA_IRQHandler+0xd2>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a56      	ldr	r2, [pc, #344]	; (8008894 <HAL_DMA_IRQHandler+0x1cc>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d02c      	beq.n	800879a <HAL_DMA_IRQHandler+0xd2>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4a54      	ldr	r2, [pc, #336]	; (8008898 <HAL_DMA_IRQHandler+0x1d0>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d027      	beq.n	800879a <HAL_DMA_IRQHandler+0xd2>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4a53      	ldr	r2, [pc, #332]	; (800889c <HAL_DMA_IRQHandler+0x1d4>)
 8008750:	4293      	cmp	r3, r2
 8008752:	d022      	beq.n	800879a <HAL_DMA_IRQHandler+0xd2>
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4a51      	ldr	r2, [pc, #324]	; (80088a0 <HAL_DMA_IRQHandler+0x1d8>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d01d      	beq.n	800879a <HAL_DMA_IRQHandler+0xd2>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	4a50      	ldr	r2, [pc, #320]	; (80088a4 <HAL_DMA_IRQHandler+0x1dc>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d018      	beq.n	800879a <HAL_DMA_IRQHandler+0xd2>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a4e      	ldr	r2, [pc, #312]	; (80088a8 <HAL_DMA_IRQHandler+0x1e0>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d013      	beq.n	800879a <HAL_DMA_IRQHandler+0xd2>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	4a4d      	ldr	r2, [pc, #308]	; (80088ac <HAL_DMA_IRQHandler+0x1e4>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d00e      	beq.n	800879a <HAL_DMA_IRQHandler+0xd2>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4a4b      	ldr	r2, [pc, #300]	; (80088b0 <HAL_DMA_IRQHandler+0x1e8>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d009      	beq.n	800879a <HAL_DMA_IRQHandler+0xd2>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a4a      	ldr	r2, [pc, #296]	; (80088b4 <HAL_DMA_IRQHandler+0x1ec>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d004      	beq.n	800879a <HAL_DMA_IRQHandler+0xd2>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a48      	ldr	r2, [pc, #288]	; (80088b8 <HAL_DMA_IRQHandler+0x1f0>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d101      	bne.n	800879e <HAL_DMA_IRQHandler+0xd6>
 800879a:	2301      	movs	r3, #1
 800879c:	e000      	b.n	80087a0 <HAL_DMA_IRQHandler+0xd8>
 800879e:	2300      	movs	r3, #0
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	f000 842b 	beq.w	8008ffc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087aa:	f003 031f 	and.w	r3, r3, #31
 80087ae:	2208      	movs	r2, #8
 80087b0:	409a      	lsls	r2, r3
 80087b2:	69bb      	ldr	r3, [r7, #24]
 80087b4:	4013      	ands	r3, r2
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	f000 80a2 	beq.w	8008900 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	4a2e      	ldr	r2, [pc, #184]	; (800887c <HAL_DMA_IRQHandler+0x1b4>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	d04a      	beq.n	800885c <HAL_DMA_IRQHandler+0x194>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	4a2d      	ldr	r2, [pc, #180]	; (8008880 <HAL_DMA_IRQHandler+0x1b8>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d045      	beq.n	800885c <HAL_DMA_IRQHandler+0x194>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	4a2b      	ldr	r2, [pc, #172]	; (8008884 <HAL_DMA_IRQHandler+0x1bc>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d040      	beq.n	800885c <HAL_DMA_IRQHandler+0x194>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4a2a      	ldr	r2, [pc, #168]	; (8008888 <HAL_DMA_IRQHandler+0x1c0>)
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d03b      	beq.n	800885c <HAL_DMA_IRQHandler+0x194>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	4a28      	ldr	r2, [pc, #160]	; (800888c <HAL_DMA_IRQHandler+0x1c4>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d036      	beq.n	800885c <HAL_DMA_IRQHandler+0x194>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	4a27      	ldr	r2, [pc, #156]	; (8008890 <HAL_DMA_IRQHandler+0x1c8>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d031      	beq.n	800885c <HAL_DMA_IRQHandler+0x194>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a25      	ldr	r2, [pc, #148]	; (8008894 <HAL_DMA_IRQHandler+0x1cc>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d02c      	beq.n	800885c <HAL_DMA_IRQHandler+0x194>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4a24      	ldr	r2, [pc, #144]	; (8008898 <HAL_DMA_IRQHandler+0x1d0>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d027      	beq.n	800885c <HAL_DMA_IRQHandler+0x194>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a22      	ldr	r2, [pc, #136]	; (800889c <HAL_DMA_IRQHandler+0x1d4>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d022      	beq.n	800885c <HAL_DMA_IRQHandler+0x194>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a21      	ldr	r2, [pc, #132]	; (80088a0 <HAL_DMA_IRQHandler+0x1d8>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d01d      	beq.n	800885c <HAL_DMA_IRQHandler+0x194>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4a1f      	ldr	r2, [pc, #124]	; (80088a4 <HAL_DMA_IRQHandler+0x1dc>)
 8008826:	4293      	cmp	r3, r2
 8008828:	d018      	beq.n	800885c <HAL_DMA_IRQHandler+0x194>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a1e      	ldr	r2, [pc, #120]	; (80088a8 <HAL_DMA_IRQHandler+0x1e0>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d013      	beq.n	800885c <HAL_DMA_IRQHandler+0x194>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4a1c      	ldr	r2, [pc, #112]	; (80088ac <HAL_DMA_IRQHandler+0x1e4>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d00e      	beq.n	800885c <HAL_DMA_IRQHandler+0x194>
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4a1b      	ldr	r2, [pc, #108]	; (80088b0 <HAL_DMA_IRQHandler+0x1e8>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d009      	beq.n	800885c <HAL_DMA_IRQHandler+0x194>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a19      	ldr	r2, [pc, #100]	; (80088b4 <HAL_DMA_IRQHandler+0x1ec>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d004      	beq.n	800885c <HAL_DMA_IRQHandler+0x194>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a18      	ldr	r2, [pc, #96]	; (80088b8 <HAL_DMA_IRQHandler+0x1f0>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d12f      	bne.n	80088bc <HAL_DMA_IRQHandler+0x1f4>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f003 0304 	and.w	r3, r3, #4
 8008866:	2b00      	cmp	r3, #0
 8008868:	bf14      	ite	ne
 800886a:	2301      	movne	r3, #1
 800886c:	2300      	moveq	r3, #0
 800886e:	b2db      	uxtb	r3, r3
 8008870:	e02e      	b.n	80088d0 <HAL_DMA_IRQHandler+0x208>
 8008872:	bf00      	nop
 8008874:	24000828 	.word	0x24000828
 8008878:	1b4e81b5 	.word	0x1b4e81b5
 800887c:	40020010 	.word	0x40020010
 8008880:	40020028 	.word	0x40020028
 8008884:	40020040 	.word	0x40020040
 8008888:	40020058 	.word	0x40020058
 800888c:	40020070 	.word	0x40020070
 8008890:	40020088 	.word	0x40020088
 8008894:	400200a0 	.word	0x400200a0
 8008898:	400200b8 	.word	0x400200b8
 800889c:	40020410 	.word	0x40020410
 80088a0:	40020428 	.word	0x40020428
 80088a4:	40020440 	.word	0x40020440
 80088a8:	40020458 	.word	0x40020458
 80088ac:	40020470 	.word	0x40020470
 80088b0:	40020488 	.word	0x40020488
 80088b4:	400204a0 	.word	0x400204a0
 80088b8:	400204b8 	.word	0x400204b8
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f003 0308 	and.w	r3, r3, #8
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	bf14      	ite	ne
 80088ca:	2301      	movne	r3, #1
 80088cc:	2300      	moveq	r3, #0
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d015      	beq.n	8008900 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	681a      	ldr	r2, [r3, #0]
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	f022 0204 	bic.w	r2, r2, #4
 80088e2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80088e8:	f003 031f 	and.w	r3, r3, #31
 80088ec:	2208      	movs	r2, #8
 80088ee:	409a      	lsls	r2, r3
 80088f0:	6a3b      	ldr	r3, [r7, #32]
 80088f2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088f8:	f043 0201 	orr.w	r2, r3, #1
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008904:	f003 031f 	and.w	r3, r3, #31
 8008908:	69ba      	ldr	r2, [r7, #24]
 800890a:	fa22 f303 	lsr.w	r3, r2, r3
 800890e:	f003 0301 	and.w	r3, r3, #1
 8008912:	2b00      	cmp	r3, #0
 8008914:	d06e      	beq.n	80089f4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	4a69      	ldr	r2, [pc, #420]	; (8008ac0 <HAL_DMA_IRQHandler+0x3f8>)
 800891c:	4293      	cmp	r3, r2
 800891e:	d04a      	beq.n	80089b6 <HAL_DMA_IRQHandler+0x2ee>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	4a67      	ldr	r2, [pc, #412]	; (8008ac4 <HAL_DMA_IRQHandler+0x3fc>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d045      	beq.n	80089b6 <HAL_DMA_IRQHandler+0x2ee>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	4a66      	ldr	r2, [pc, #408]	; (8008ac8 <HAL_DMA_IRQHandler+0x400>)
 8008930:	4293      	cmp	r3, r2
 8008932:	d040      	beq.n	80089b6 <HAL_DMA_IRQHandler+0x2ee>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	4a64      	ldr	r2, [pc, #400]	; (8008acc <HAL_DMA_IRQHandler+0x404>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d03b      	beq.n	80089b6 <HAL_DMA_IRQHandler+0x2ee>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4a63      	ldr	r2, [pc, #396]	; (8008ad0 <HAL_DMA_IRQHandler+0x408>)
 8008944:	4293      	cmp	r3, r2
 8008946:	d036      	beq.n	80089b6 <HAL_DMA_IRQHandler+0x2ee>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4a61      	ldr	r2, [pc, #388]	; (8008ad4 <HAL_DMA_IRQHandler+0x40c>)
 800894e:	4293      	cmp	r3, r2
 8008950:	d031      	beq.n	80089b6 <HAL_DMA_IRQHandler+0x2ee>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	4a60      	ldr	r2, [pc, #384]	; (8008ad8 <HAL_DMA_IRQHandler+0x410>)
 8008958:	4293      	cmp	r3, r2
 800895a:	d02c      	beq.n	80089b6 <HAL_DMA_IRQHandler+0x2ee>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	4a5e      	ldr	r2, [pc, #376]	; (8008adc <HAL_DMA_IRQHandler+0x414>)
 8008962:	4293      	cmp	r3, r2
 8008964:	d027      	beq.n	80089b6 <HAL_DMA_IRQHandler+0x2ee>
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	4a5d      	ldr	r2, [pc, #372]	; (8008ae0 <HAL_DMA_IRQHandler+0x418>)
 800896c:	4293      	cmp	r3, r2
 800896e:	d022      	beq.n	80089b6 <HAL_DMA_IRQHandler+0x2ee>
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	4a5b      	ldr	r2, [pc, #364]	; (8008ae4 <HAL_DMA_IRQHandler+0x41c>)
 8008976:	4293      	cmp	r3, r2
 8008978:	d01d      	beq.n	80089b6 <HAL_DMA_IRQHandler+0x2ee>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	4a5a      	ldr	r2, [pc, #360]	; (8008ae8 <HAL_DMA_IRQHandler+0x420>)
 8008980:	4293      	cmp	r3, r2
 8008982:	d018      	beq.n	80089b6 <HAL_DMA_IRQHandler+0x2ee>
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	4a58      	ldr	r2, [pc, #352]	; (8008aec <HAL_DMA_IRQHandler+0x424>)
 800898a:	4293      	cmp	r3, r2
 800898c:	d013      	beq.n	80089b6 <HAL_DMA_IRQHandler+0x2ee>
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	4a57      	ldr	r2, [pc, #348]	; (8008af0 <HAL_DMA_IRQHandler+0x428>)
 8008994:	4293      	cmp	r3, r2
 8008996:	d00e      	beq.n	80089b6 <HAL_DMA_IRQHandler+0x2ee>
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	4a55      	ldr	r2, [pc, #340]	; (8008af4 <HAL_DMA_IRQHandler+0x42c>)
 800899e:	4293      	cmp	r3, r2
 80089a0:	d009      	beq.n	80089b6 <HAL_DMA_IRQHandler+0x2ee>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	4a54      	ldr	r2, [pc, #336]	; (8008af8 <HAL_DMA_IRQHandler+0x430>)
 80089a8:	4293      	cmp	r3, r2
 80089aa:	d004      	beq.n	80089b6 <HAL_DMA_IRQHandler+0x2ee>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	4a52      	ldr	r2, [pc, #328]	; (8008afc <HAL_DMA_IRQHandler+0x434>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d10a      	bne.n	80089cc <HAL_DMA_IRQHandler+0x304>
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	695b      	ldr	r3, [r3, #20]
 80089bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	bf14      	ite	ne
 80089c4:	2301      	movne	r3, #1
 80089c6:	2300      	moveq	r3, #0
 80089c8:	b2db      	uxtb	r3, r3
 80089ca:	e003      	b.n	80089d4 <HAL_DMA_IRQHandler+0x30c>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	2300      	movs	r3, #0
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d00d      	beq.n	80089f4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80089dc:	f003 031f 	and.w	r3, r3, #31
 80089e0:	2201      	movs	r2, #1
 80089e2:	409a      	lsls	r2, r3
 80089e4:	6a3b      	ldr	r3, [r7, #32]
 80089e6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089ec:	f043 0202 	orr.w	r2, r3, #2
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80089f8:	f003 031f 	and.w	r3, r3, #31
 80089fc:	2204      	movs	r2, #4
 80089fe:	409a      	lsls	r2, r3
 8008a00:	69bb      	ldr	r3, [r7, #24]
 8008a02:	4013      	ands	r3, r2
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	f000 808f 	beq.w	8008b28 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	4a2c      	ldr	r2, [pc, #176]	; (8008ac0 <HAL_DMA_IRQHandler+0x3f8>)
 8008a10:	4293      	cmp	r3, r2
 8008a12:	d04a      	beq.n	8008aaa <HAL_DMA_IRQHandler+0x3e2>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	4a2a      	ldr	r2, [pc, #168]	; (8008ac4 <HAL_DMA_IRQHandler+0x3fc>)
 8008a1a:	4293      	cmp	r3, r2
 8008a1c:	d045      	beq.n	8008aaa <HAL_DMA_IRQHandler+0x3e2>
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	4a29      	ldr	r2, [pc, #164]	; (8008ac8 <HAL_DMA_IRQHandler+0x400>)
 8008a24:	4293      	cmp	r3, r2
 8008a26:	d040      	beq.n	8008aaa <HAL_DMA_IRQHandler+0x3e2>
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	4a27      	ldr	r2, [pc, #156]	; (8008acc <HAL_DMA_IRQHandler+0x404>)
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d03b      	beq.n	8008aaa <HAL_DMA_IRQHandler+0x3e2>
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	4a26      	ldr	r2, [pc, #152]	; (8008ad0 <HAL_DMA_IRQHandler+0x408>)
 8008a38:	4293      	cmp	r3, r2
 8008a3a:	d036      	beq.n	8008aaa <HAL_DMA_IRQHandler+0x3e2>
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	4a24      	ldr	r2, [pc, #144]	; (8008ad4 <HAL_DMA_IRQHandler+0x40c>)
 8008a42:	4293      	cmp	r3, r2
 8008a44:	d031      	beq.n	8008aaa <HAL_DMA_IRQHandler+0x3e2>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	4a23      	ldr	r2, [pc, #140]	; (8008ad8 <HAL_DMA_IRQHandler+0x410>)
 8008a4c:	4293      	cmp	r3, r2
 8008a4e:	d02c      	beq.n	8008aaa <HAL_DMA_IRQHandler+0x3e2>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	4a21      	ldr	r2, [pc, #132]	; (8008adc <HAL_DMA_IRQHandler+0x414>)
 8008a56:	4293      	cmp	r3, r2
 8008a58:	d027      	beq.n	8008aaa <HAL_DMA_IRQHandler+0x3e2>
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	4a20      	ldr	r2, [pc, #128]	; (8008ae0 <HAL_DMA_IRQHandler+0x418>)
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d022      	beq.n	8008aaa <HAL_DMA_IRQHandler+0x3e2>
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	4a1e      	ldr	r2, [pc, #120]	; (8008ae4 <HAL_DMA_IRQHandler+0x41c>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	d01d      	beq.n	8008aaa <HAL_DMA_IRQHandler+0x3e2>
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	4a1d      	ldr	r2, [pc, #116]	; (8008ae8 <HAL_DMA_IRQHandler+0x420>)
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d018      	beq.n	8008aaa <HAL_DMA_IRQHandler+0x3e2>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4a1b      	ldr	r2, [pc, #108]	; (8008aec <HAL_DMA_IRQHandler+0x424>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d013      	beq.n	8008aaa <HAL_DMA_IRQHandler+0x3e2>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	4a1a      	ldr	r2, [pc, #104]	; (8008af0 <HAL_DMA_IRQHandler+0x428>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d00e      	beq.n	8008aaa <HAL_DMA_IRQHandler+0x3e2>
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4a18      	ldr	r2, [pc, #96]	; (8008af4 <HAL_DMA_IRQHandler+0x42c>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d009      	beq.n	8008aaa <HAL_DMA_IRQHandler+0x3e2>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4a17      	ldr	r2, [pc, #92]	; (8008af8 <HAL_DMA_IRQHandler+0x430>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d004      	beq.n	8008aaa <HAL_DMA_IRQHandler+0x3e2>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a15      	ldr	r2, [pc, #84]	; (8008afc <HAL_DMA_IRQHandler+0x434>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d12a      	bne.n	8008b00 <HAL_DMA_IRQHandler+0x438>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f003 0302 	and.w	r3, r3, #2
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	bf14      	ite	ne
 8008ab8:	2301      	movne	r3, #1
 8008aba:	2300      	moveq	r3, #0
 8008abc:	b2db      	uxtb	r3, r3
 8008abe:	e023      	b.n	8008b08 <HAL_DMA_IRQHandler+0x440>
 8008ac0:	40020010 	.word	0x40020010
 8008ac4:	40020028 	.word	0x40020028
 8008ac8:	40020040 	.word	0x40020040
 8008acc:	40020058 	.word	0x40020058
 8008ad0:	40020070 	.word	0x40020070
 8008ad4:	40020088 	.word	0x40020088
 8008ad8:	400200a0 	.word	0x400200a0
 8008adc:	400200b8 	.word	0x400200b8
 8008ae0:	40020410 	.word	0x40020410
 8008ae4:	40020428 	.word	0x40020428
 8008ae8:	40020440 	.word	0x40020440
 8008aec:	40020458 	.word	0x40020458
 8008af0:	40020470 	.word	0x40020470
 8008af4:	40020488 	.word	0x40020488
 8008af8:	400204a0 	.word	0x400204a0
 8008afc:	400204b8 	.word	0x400204b8
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	2300      	movs	r3, #0
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d00d      	beq.n	8008b28 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b10:	f003 031f 	and.w	r3, r3, #31
 8008b14:	2204      	movs	r2, #4
 8008b16:	409a      	lsls	r2, r3
 8008b18:	6a3b      	ldr	r3, [r7, #32]
 8008b1a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b20:	f043 0204 	orr.w	r2, r3, #4
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b2c:	f003 031f 	and.w	r3, r3, #31
 8008b30:	2210      	movs	r2, #16
 8008b32:	409a      	lsls	r2, r3
 8008b34:	69bb      	ldr	r3, [r7, #24]
 8008b36:	4013      	ands	r3, r2
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	f000 80a6 	beq.w	8008c8a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4a85      	ldr	r2, [pc, #532]	; (8008d58 <HAL_DMA_IRQHandler+0x690>)
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d04a      	beq.n	8008bde <HAL_DMA_IRQHandler+0x516>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	4a83      	ldr	r2, [pc, #524]	; (8008d5c <HAL_DMA_IRQHandler+0x694>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d045      	beq.n	8008bde <HAL_DMA_IRQHandler+0x516>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	4a82      	ldr	r2, [pc, #520]	; (8008d60 <HAL_DMA_IRQHandler+0x698>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d040      	beq.n	8008bde <HAL_DMA_IRQHandler+0x516>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	4a80      	ldr	r2, [pc, #512]	; (8008d64 <HAL_DMA_IRQHandler+0x69c>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d03b      	beq.n	8008bde <HAL_DMA_IRQHandler+0x516>
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	4a7f      	ldr	r2, [pc, #508]	; (8008d68 <HAL_DMA_IRQHandler+0x6a0>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d036      	beq.n	8008bde <HAL_DMA_IRQHandler+0x516>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	4a7d      	ldr	r2, [pc, #500]	; (8008d6c <HAL_DMA_IRQHandler+0x6a4>)
 8008b76:	4293      	cmp	r3, r2
 8008b78:	d031      	beq.n	8008bde <HAL_DMA_IRQHandler+0x516>
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	4a7c      	ldr	r2, [pc, #496]	; (8008d70 <HAL_DMA_IRQHandler+0x6a8>)
 8008b80:	4293      	cmp	r3, r2
 8008b82:	d02c      	beq.n	8008bde <HAL_DMA_IRQHandler+0x516>
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4a7a      	ldr	r2, [pc, #488]	; (8008d74 <HAL_DMA_IRQHandler+0x6ac>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d027      	beq.n	8008bde <HAL_DMA_IRQHandler+0x516>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	4a79      	ldr	r2, [pc, #484]	; (8008d78 <HAL_DMA_IRQHandler+0x6b0>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d022      	beq.n	8008bde <HAL_DMA_IRQHandler+0x516>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	4a77      	ldr	r2, [pc, #476]	; (8008d7c <HAL_DMA_IRQHandler+0x6b4>)
 8008b9e:	4293      	cmp	r3, r2
 8008ba0:	d01d      	beq.n	8008bde <HAL_DMA_IRQHandler+0x516>
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4a76      	ldr	r2, [pc, #472]	; (8008d80 <HAL_DMA_IRQHandler+0x6b8>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d018      	beq.n	8008bde <HAL_DMA_IRQHandler+0x516>
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	4a74      	ldr	r2, [pc, #464]	; (8008d84 <HAL_DMA_IRQHandler+0x6bc>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d013      	beq.n	8008bde <HAL_DMA_IRQHandler+0x516>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	4a73      	ldr	r2, [pc, #460]	; (8008d88 <HAL_DMA_IRQHandler+0x6c0>)
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d00e      	beq.n	8008bde <HAL_DMA_IRQHandler+0x516>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	4a71      	ldr	r2, [pc, #452]	; (8008d8c <HAL_DMA_IRQHandler+0x6c4>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d009      	beq.n	8008bde <HAL_DMA_IRQHandler+0x516>
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	4a70      	ldr	r2, [pc, #448]	; (8008d90 <HAL_DMA_IRQHandler+0x6c8>)
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d004      	beq.n	8008bde <HAL_DMA_IRQHandler+0x516>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4a6e      	ldr	r2, [pc, #440]	; (8008d94 <HAL_DMA_IRQHandler+0x6cc>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d10a      	bne.n	8008bf4 <HAL_DMA_IRQHandler+0x52c>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f003 0308 	and.w	r3, r3, #8
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	bf14      	ite	ne
 8008bec:	2301      	movne	r3, #1
 8008bee:	2300      	moveq	r3, #0
 8008bf0:	b2db      	uxtb	r3, r3
 8008bf2:	e009      	b.n	8008c08 <HAL_DMA_IRQHandler+0x540>
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f003 0304 	and.w	r3, r3, #4
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	bf14      	ite	ne
 8008c02:	2301      	movne	r3, #1
 8008c04:	2300      	moveq	r3, #0
 8008c06:	b2db      	uxtb	r3, r3
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d03e      	beq.n	8008c8a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c10:	f003 031f 	and.w	r3, r3, #31
 8008c14:	2210      	movs	r2, #16
 8008c16:	409a      	lsls	r2, r3
 8008c18:	6a3b      	ldr	r3, [r7, #32]
 8008c1a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d018      	beq.n	8008c5c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d108      	bne.n	8008c4a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d024      	beq.n	8008c8a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	4798      	blx	r3
 8008c48:	e01f      	b.n	8008c8a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d01b      	beq.n	8008c8a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	4798      	blx	r3
 8008c5a:	e016      	b.n	8008c8a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d107      	bne.n	8008c7a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	681a      	ldr	r2, [r3, #0]
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f022 0208 	bic.w	r2, r2, #8
 8008c78:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d003      	beq.n	8008c8a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c86:	6878      	ldr	r0, [r7, #4]
 8008c88:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c8e:	f003 031f 	and.w	r3, r3, #31
 8008c92:	2220      	movs	r2, #32
 8008c94:	409a      	lsls	r2, r3
 8008c96:	69bb      	ldr	r3, [r7, #24]
 8008c98:	4013      	ands	r3, r2
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	f000 8110 	beq.w	8008ec0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a2c      	ldr	r2, [pc, #176]	; (8008d58 <HAL_DMA_IRQHandler+0x690>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d04a      	beq.n	8008d40 <HAL_DMA_IRQHandler+0x678>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4a2b      	ldr	r2, [pc, #172]	; (8008d5c <HAL_DMA_IRQHandler+0x694>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d045      	beq.n	8008d40 <HAL_DMA_IRQHandler+0x678>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a29      	ldr	r2, [pc, #164]	; (8008d60 <HAL_DMA_IRQHandler+0x698>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d040      	beq.n	8008d40 <HAL_DMA_IRQHandler+0x678>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4a28      	ldr	r2, [pc, #160]	; (8008d64 <HAL_DMA_IRQHandler+0x69c>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d03b      	beq.n	8008d40 <HAL_DMA_IRQHandler+0x678>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a26      	ldr	r2, [pc, #152]	; (8008d68 <HAL_DMA_IRQHandler+0x6a0>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d036      	beq.n	8008d40 <HAL_DMA_IRQHandler+0x678>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a25      	ldr	r2, [pc, #148]	; (8008d6c <HAL_DMA_IRQHandler+0x6a4>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d031      	beq.n	8008d40 <HAL_DMA_IRQHandler+0x678>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a23      	ldr	r2, [pc, #140]	; (8008d70 <HAL_DMA_IRQHandler+0x6a8>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d02c      	beq.n	8008d40 <HAL_DMA_IRQHandler+0x678>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a22      	ldr	r2, [pc, #136]	; (8008d74 <HAL_DMA_IRQHandler+0x6ac>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d027      	beq.n	8008d40 <HAL_DMA_IRQHandler+0x678>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4a20      	ldr	r2, [pc, #128]	; (8008d78 <HAL_DMA_IRQHandler+0x6b0>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d022      	beq.n	8008d40 <HAL_DMA_IRQHandler+0x678>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4a1f      	ldr	r2, [pc, #124]	; (8008d7c <HAL_DMA_IRQHandler+0x6b4>)
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d01d      	beq.n	8008d40 <HAL_DMA_IRQHandler+0x678>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a1d      	ldr	r2, [pc, #116]	; (8008d80 <HAL_DMA_IRQHandler+0x6b8>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d018      	beq.n	8008d40 <HAL_DMA_IRQHandler+0x678>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4a1c      	ldr	r2, [pc, #112]	; (8008d84 <HAL_DMA_IRQHandler+0x6bc>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d013      	beq.n	8008d40 <HAL_DMA_IRQHandler+0x678>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a1a      	ldr	r2, [pc, #104]	; (8008d88 <HAL_DMA_IRQHandler+0x6c0>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d00e      	beq.n	8008d40 <HAL_DMA_IRQHandler+0x678>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a19      	ldr	r2, [pc, #100]	; (8008d8c <HAL_DMA_IRQHandler+0x6c4>)
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d009      	beq.n	8008d40 <HAL_DMA_IRQHandler+0x678>
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a17      	ldr	r2, [pc, #92]	; (8008d90 <HAL_DMA_IRQHandler+0x6c8>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d004      	beq.n	8008d40 <HAL_DMA_IRQHandler+0x678>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4a16      	ldr	r2, [pc, #88]	; (8008d94 <HAL_DMA_IRQHandler+0x6cc>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d12b      	bne.n	8008d98 <HAL_DMA_IRQHandler+0x6d0>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f003 0310 	and.w	r3, r3, #16
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	bf14      	ite	ne
 8008d4e:	2301      	movne	r3, #1
 8008d50:	2300      	moveq	r3, #0
 8008d52:	b2db      	uxtb	r3, r3
 8008d54:	e02a      	b.n	8008dac <HAL_DMA_IRQHandler+0x6e4>
 8008d56:	bf00      	nop
 8008d58:	40020010 	.word	0x40020010
 8008d5c:	40020028 	.word	0x40020028
 8008d60:	40020040 	.word	0x40020040
 8008d64:	40020058 	.word	0x40020058
 8008d68:	40020070 	.word	0x40020070
 8008d6c:	40020088 	.word	0x40020088
 8008d70:	400200a0 	.word	0x400200a0
 8008d74:	400200b8 	.word	0x400200b8
 8008d78:	40020410 	.word	0x40020410
 8008d7c:	40020428 	.word	0x40020428
 8008d80:	40020440 	.word	0x40020440
 8008d84:	40020458 	.word	0x40020458
 8008d88:	40020470 	.word	0x40020470
 8008d8c:	40020488 	.word	0x40020488
 8008d90:	400204a0 	.word	0x400204a0
 8008d94:	400204b8 	.word	0x400204b8
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f003 0302 	and.w	r3, r3, #2
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	bf14      	ite	ne
 8008da6:	2301      	movne	r3, #1
 8008da8:	2300      	moveq	r3, #0
 8008daa:	b2db      	uxtb	r3, r3
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	f000 8087 	beq.w	8008ec0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008db6:	f003 031f 	and.w	r3, r3, #31
 8008dba:	2220      	movs	r2, #32
 8008dbc:	409a      	lsls	r2, r3
 8008dbe:	6a3b      	ldr	r3, [r7, #32]
 8008dc0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008dc8:	b2db      	uxtb	r3, r3
 8008dca:	2b04      	cmp	r3, #4
 8008dcc:	d139      	bne.n	8008e42 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	681a      	ldr	r2, [r3, #0]
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f022 0216 	bic.w	r2, r2, #22
 8008ddc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	695a      	ldr	r2, [r3, #20]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008dec:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d103      	bne.n	8008dfe <HAL_DMA_IRQHandler+0x736>
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d007      	beq.n	8008e0e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	681a      	ldr	r2, [r3, #0]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f022 0208 	bic.w	r2, r2, #8
 8008e0c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e12:	f003 031f 	and.w	r3, r3, #31
 8008e16:	223f      	movs	r2, #63	; 0x3f
 8008e18:	409a      	lsls	r2, r3
 8008e1a:	6a3b      	ldr	r3, [r7, #32]
 8008e1c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2201      	movs	r2, #1
 8008e22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2200      	movs	r2, #0
 8008e2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	f000 834a 	beq.w	80094cc <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	4798      	blx	r3
          }
          return;
 8008e40:	e344      	b.n	80094cc <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d018      	beq.n	8008e82 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d108      	bne.n	8008e70 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d02c      	beq.n	8008ec0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	4798      	blx	r3
 8008e6e:	e027      	b.n	8008ec0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d023      	beq.n	8008ec0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e7c:	6878      	ldr	r0, [r7, #4]
 8008e7e:	4798      	blx	r3
 8008e80:	e01e      	b.n	8008ec0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d10f      	bne.n	8008eb0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	681a      	ldr	r2, [r3, #0]
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f022 0210 	bic.w	r2, r2, #16
 8008e9e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2201      	movs	r2, #1
 8008ea4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d003      	beq.n	8008ec0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ebc:	6878      	ldr	r0, [r7, #4]
 8008ebe:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	f000 8306 	beq.w	80094d6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ece:	f003 0301 	and.w	r3, r3, #1
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	f000 8088 	beq.w	8008fe8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2204      	movs	r2, #4
 8008edc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	4a7a      	ldr	r2, [pc, #488]	; (80090d0 <HAL_DMA_IRQHandler+0xa08>)
 8008ee6:	4293      	cmp	r3, r2
 8008ee8:	d04a      	beq.n	8008f80 <HAL_DMA_IRQHandler+0x8b8>
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	4a79      	ldr	r2, [pc, #484]	; (80090d4 <HAL_DMA_IRQHandler+0xa0c>)
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d045      	beq.n	8008f80 <HAL_DMA_IRQHandler+0x8b8>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4a77      	ldr	r2, [pc, #476]	; (80090d8 <HAL_DMA_IRQHandler+0xa10>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d040      	beq.n	8008f80 <HAL_DMA_IRQHandler+0x8b8>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4a76      	ldr	r2, [pc, #472]	; (80090dc <HAL_DMA_IRQHandler+0xa14>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d03b      	beq.n	8008f80 <HAL_DMA_IRQHandler+0x8b8>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	4a74      	ldr	r2, [pc, #464]	; (80090e0 <HAL_DMA_IRQHandler+0xa18>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d036      	beq.n	8008f80 <HAL_DMA_IRQHandler+0x8b8>
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	4a73      	ldr	r2, [pc, #460]	; (80090e4 <HAL_DMA_IRQHandler+0xa1c>)
 8008f18:	4293      	cmp	r3, r2
 8008f1a:	d031      	beq.n	8008f80 <HAL_DMA_IRQHandler+0x8b8>
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4a71      	ldr	r2, [pc, #452]	; (80090e8 <HAL_DMA_IRQHandler+0xa20>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d02c      	beq.n	8008f80 <HAL_DMA_IRQHandler+0x8b8>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4a70      	ldr	r2, [pc, #448]	; (80090ec <HAL_DMA_IRQHandler+0xa24>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d027      	beq.n	8008f80 <HAL_DMA_IRQHandler+0x8b8>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	4a6e      	ldr	r2, [pc, #440]	; (80090f0 <HAL_DMA_IRQHandler+0xa28>)
 8008f36:	4293      	cmp	r3, r2
 8008f38:	d022      	beq.n	8008f80 <HAL_DMA_IRQHandler+0x8b8>
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	4a6d      	ldr	r2, [pc, #436]	; (80090f4 <HAL_DMA_IRQHandler+0xa2c>)
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d01d      	beq.n	8008f80 <HAL_DMA_IRQHandler+0x8b8>
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	4a6b      	ldr	r2, [pc, #428]	; (80090f8 <HAL_DMA_IRQHandler+0xa30>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d018      	beq.n	8008f80 <HAL_DMA_IRQHandler+0x8b8>
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	4a6a      	ldr	r2, [pc, #424]	; (80090fc <HAL_DMA_IRQHandler+0xa34>)
 8008f54:	4293      	cmp	r3, r2
 8008f56:	d013      	beq.n	8008f80 <HAL_DMA_IRQHandler+0x8b8>
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	4a68      	ldr	r2, [pc, #416]	; (8009100 <HAL_DMA_IRQHandler+0xa38>)
 8008f5e:	4293      	cmp	r3, r2
 8008f60:	d00e      	beq.n	8008f80 <HAL_DMA_IRQHandler+0x8b8>
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	4a67      	ldr	r2, [pc, #412]	; (8009104 <HAL_DMA_IRQHandler+0xa3c>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d009      	beq.n	8008f80 <HAL_DMA_IRQHandler+0x8b8>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	4a65      	ldr	r2, [pc, #404]	; (8009108 <HAL_DMA_IRQHandler+0xa40>)
 8008f72:	4293      	cmp	r3, r2
 8008f74:	d004      	beq.n	8008f80 <HAL_DMA_IRQHandler+0x8b8>
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	4a64      	ldr	r2, [pc, #400]	; (800910c <HAL_DMA_IRQHandler+0xa44>)
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	d108      	bne.n	8008f92 <HAL_DMA_IRQHandler+0x8ca>
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	681a      	ldr	r2, [r3, #0]
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	f022 0201 	bic.w	r2, r2, #1
 8008f8e:	601a      	str	r2, [r3, #0]
 8008f90:	e007      	b.n	8008fa2 <HAL_DMA_IRQHandler+0x8da>
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	681a      	ldr	r2, [r3, #0]
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f022 0201 	bic.w	r2, r2, #1
 8008fa0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	3301      	adds	r3, #1
 8008fa6:	60fb      	str	r3, [r7, #12]
 8008fa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008faa:	429a      	cmp	r2, r3
 8008fac:	d307      	bcc.n	8008fbe <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f003 0301 	and.w	r3, r3, #1
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d1f2      	bne.n	8008fa2 <HAL_DMA_IRQHandler+0x8da>
 8008fbc:	e000      	b.n	8008fc0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8008fbe:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f003 0301 	and.w	r3, r3, #1
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d004      	beq.n	8008fd8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2203      	movs	r2, #3
 8008fd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8008fd6:	e003      	b.n	8008fe0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2201      	movs	r2, #1
 8008fdc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	f000 8272 	beq.w	80094d6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	4798      	blx	r3
 8008ffa:	e26c      	b.n	80094d6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	4a43      	ldr	r2, [pc, #268]	; (8009110 <HAL_DMA_IRQHandler+0xa48>)
 8009002:	4293      	cmp	r3, r2
 8009004:	d022      	beq.n	800904c <HAL_DMA_IRQHandler+0x984>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4a42      	ldr	r2, [pc, #264]	; (8009114 <HAL_DMA_IRQHandler+0xa4c>)
 800900c:	4293      	cmp	r3, r2
 800900e:	d01d      	beq.n	800904c <HAL_DMA_IRQHandler+0x984>
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	4a40      	ldr	r2, [pc, #256]	; (8009118 <HAL_DMA_IRQHandler+0xa50>)
 8009016:	4293      	cmp	r3, r2
 8009018:	d018      	beq.n	800904c <HAL_DMA_IRQHandler+0x984>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	4a3f      	ldr	r2, [pc, #252]	; (800911c <HAL_DMA_IRQHandler+0xa54>)
 8009020:	4293      	cmp	r3, r2
 8009022:	d013      	beq.n	800904c <HAL_DMA_IRQHandler+0x984>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4a3d      	ldr	r2, [pc, #244]	; (8009120 <HAL_DMA_IRQHandler+0xa58>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d00e      	beq.n	800904c <HAL_DMA_IRQHandler+0x984>
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	4a3c      	ldr	r2, [pc, #240]	; (8009124 <HAL_DMA_IRQHandler+0xa5c>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d009      	beq.n	800904c <HAL_DMA_IRQHandler+0x984>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	4a3a      	ldr	r2, [pc, #232]	; (8009128 <HAL_DMA_IRQHandler+0xa60>)
 800903e:	4293      	cmp	r3, r2
 8009040:	d004      	beq.n	800904c <HAL_DMA_IRQHandler+0x984>
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	4a39      	ldr	r2, [pc, #228]	; (800912c <HAL_DMA_IRQHandler+0xa64>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d101      	bne.n	8009050 <HAL_DMA_IRQHandler+0x988>
 800904c:	2301      	movs	r3, #1
 800904e:	e000      	b.n	8009052 <HAL_DMA_IRQHandler+0x98a>
 8009050:	2300      	movs	r3, #0
 8009052:	2b00      	cmp	r3, #0
 8009054:	f000 823f 	beq.w	80094d6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009064:	f003 031f 	and.w	r3, r3, #31
 8009068:	2204      	movs	r2, #4
 800906a:	409a      	lsls	r2, r3
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	4013      	ands	r3, r2
 8009070:	2b00      	cmp	r3, #0
 8009072:	f000 80cd 	beq.w	8009210 <HAL_DMA_IRQHandler+0xb48>
 8009076:	693b      	ldr	r3, [r7, #16]
 8009078:	f003 0304 	and.w	r3, r3, #4
 800907c:	2b00      	cmp	r3, #0
 800907e:	f000 80c7 	beq.w	8009210 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009086:	f003 031f 	and.w	r3, r3, #31
 800908a:	2204      	movs	r2, #4
 800908c:	409a      	lsls	r2, r3
 800908e:	69fb      	ldr	r3, [r7, #28]
 8009090:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009092:	693b      	ldr	r3, [r7, #16]
 8009094:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009098:	2b00      	cmp	r3, #0
 800909a:	d049      	beq.n	8009130 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d109      	bne.n	80090ba <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	f000 8210 	beq.w	80094d0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80090b8:	e20a      	b.n	80094d0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090be:	2b00      	cmp	r3, #0
 80090c0:	f000 8206 	beq.w	80094d0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80090cc:	e200      	b.n	80094d0 <HAL_DMA_IRQHandler+0xe08>
 80090ce:	bf00      	nop
 80090d0:	40020010 	.word	0x40020010
 80090d4:	40020028 	.word	0x40020028
 80090d8:	40020040 	.word	0x40020040
 80090dc:	40020058 	.word	0x40020058
 80090e0:	40020070 	.word	0x40020070
 80090e4:	40020088 	.word	0x40020088
 80090e8:	400200a0 	.word	0x400200a0
 80090ec:	400200b8 	.word	0x400200b8
 80090f0:	40020410 	.word	0x40020410
 80090f4:	40020428 	.word	0x40020428
 80090f8:	40020440 	.word	0x40020440
 80090fc:	40020458 	.word	0x40020458
 8009100:	40020470 	.word	0x40020470
 8009104:	40020488 	.word	0x40020488
 8009108:	400204a0 	.word	0x400204a0
 800910c:	400204b8 	.word	0x400204b8
 8009110:	58025408 	.word	0x58025408
 8009114:	5802541c 	.word	0x5802541c
 8009118:	58025430 	.word	0x58025430
 800911c:	58025444 	.word	0x58025444
 8009120:	58025458 	.word	0x58025458
 8009124:	5802546c 	.word	0x5802546c
 8009128:	58025480 	.word	0x58025480
 800912c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009130:	693b      	ldr	r3, [r7, #16]
 8009132:	f003 0320 	and.w	r3, r3, #32
 8009136:	2b00      	cmp	r3, #0
 8009138:	d160      	bne.n	80091fc <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	4a7f      	ldr	r2, [pc, #508]	; (800933c <HAL_DMA_IRQHandler+0xc74>)
 8009140:	4293      	cmp	r3, r2
 8009142:	d04a      	beq.n	80091da <HAL_DMA_IRQHandler+0xb12>
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	4a7d      	ldr	r2, [pc, #500]	; (8009340 <HAL_DMA_IRQHandler+0xc78>)
 800914a:	4293      	cmp	r3, r2
 800914c:	d045      	beq.n	80091da <HAL_DMA_IRQHandler+0xb12>
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	4a7c      	ldr	r2, [pc, #496]	; (8009344 <HAL_DMA_IRQHandler+0xc7c>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d040      	beq.n	80091da <HAL_DMA_IRQHandler+0xb12>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	4a7a      	ldr	r2, [pc, #488]	; (8009348 <HAL_DMA_IRQHandler+0xc80>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d03b      	beq.n	80091da <HAL_DMA_IRQHandler+0xb12>
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	4a79      	ldr	r2, [pc, #484]	; (800934c <HAL_DMA_IRQHandler+0xc84>)
 8009168:	4293      	cmp	r3, r2
 800916a:	d036      	beq.n	80091da <HAL_DMA_IRQHandler+0xb12>
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	4a77      	ldr	r2, [pc, #476]	; (8009350 <HAL_DMA_IRQHandler+0xc88>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d031      	beq.n	80091da <HAL_DMA_IRQHandler+0xb12>
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	4a76      	ldr	r2, [pc, #472]	; (8009354 <HAL_DMA_IRQHandler+0xc8c>)
 800917c:	4293      	cmp	r3, r2
 800917e:	d02c      	beq.n	80091da <HAL_DMA_IRQHandler+0xb12>
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	4a74      	ldr	r2, [pc, #464]	; (8009358 <HAL_DMA_IRQHandler+0xc90>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d027      	beq.n	80091da <HAL_DMA_IRQHandler+0xb12>
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	4a73      	ldr	r2, [pc, #460]	; (800935c <HAL_DMA_IRQHandler+0xc94>)
 8009190:	4293      	cmp	r3, r2
 8009192:	d022      	beq.n	80091da <HAL_DMA_IRQHandler+0xb12>
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	4a71      	ldr	r2, [pc, #452]	; (8009360 <HAL_DMA_IRQHandler+0xc98>)
 800919a:	4293      	cmp	r3, r2
 800919c:	d01d      	beq.n	80091da <HAL_DMA_IRQHandler+0xb12>
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	4a70      	ldr	r2, [pc, #448]	; (8009364 <HAL_DMA_IRQHandler+0xc9c>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d018      	beq.n	80091da <HAL_DMA_IRQHandler+0xb12>
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	4a6e      	ldr	r2, [pc, #440]	; (8009368 <HAL_DMA_IRQHandler+0xca0>)
 80091ae:	4293      	cmp	r3, r2
 80091b0:	d013      	beq.n	80091da <HAL_DMA_IRQHandler+0xb12>
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	4a6d      	ldr	r2, [pc, #436]	; (800936c <HAL_DMA_IRQHandler+0xca4>)
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d00e      	beq.n	80091da <HAL_DMA_IRQHandler+0xb12>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	4a6b      	ldr	r2, [pc, #428]	; (8009370 <HAL_DMA_IRQHandler+0xca8>)
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d009      	beq.n	80091da <HAL_DMA_IRQHandler+0xb12>
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	4a6a      	ldr	r2, [pc, #424]	; (8009374 <HAL_DMA_IRQHandler+0xcac>)
 80091cc:	4293      	cmp	r3, r2
 80091ce:	d004      	beq.n	80091da <HAL_DMA_IRQHandler+0xb12>
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	4a68      	ldr	r2, [pc, #416]	; (8009378 <HAL_DMA_IRQHandler+0xcb0>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d108      	bne.n	80091ec <HAL_DMA_IRQHandler+0xb24>
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	681a      	ldr	r2, [r3, #0]
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f022 0208 	bic.w	r2, r2, #8
 80091e8:	601a      	str	r2, [r3, #0]
 80091ea:	e007      	b.n	80091fc <HAL_DMA_IRQHandler+0xb34>
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	681a      	ldr	r2, [r3, #0]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f022 0204 	bic.w	r2, r2, #4
 80091fa:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009200:	2b00      	cmp	r3, #0
 8009202:	f000 8165 	beq.w	80094d0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800920e:	e15f      	b.n	80094d0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009214:	f003 031f 	and.w	r3, r3, #31
 8009218:	2202      	movs	r2, #2
 800921a:	409a      	lsls	r2, r3
 800921c:	697b      	ldr	r3, [r7, #20]
 800921e:	4013      	ands	r3, r2
 8009220:	2b00      	cmp	r3, #0
 8009222:	f000 80c5 	beq.w	80093b0 <HAL_DMA_IRQHandler+0xce8>
 8009226:	693b      	ldr	r3, [r7, #16]
 8009228:	f003 0302 	and.w	r3, r3, #2
 800922c:	2b00      	cmp	r3, #0
 800922e:	f000 80bf 	beq.w	80093b0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009236:	f003 031f 	and.w	r3, r3, #31
 800923a:	2202      	movs	r2, #2
 800923c:	409a      	lsls	r2, r3
 800923e:	69fb      	ldr	r3, [r7, #28]
 8009240:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009242:	693b      	ldr	r3, [r7, #16]
 8009244:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009248:	2b00      	cmp	r3, #0
 800924a:	d018      	beq.n	800927e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009252:	2b00      	cmp	r3, #0
 8009254:	d109      	bne.n	800926a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800925a:	2b00      	cmp	r3, #0
 800925c:	f000 813a 	beq.w	80094d4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009264:	6878      	ldr	r0, [r7, #4]
 8009266:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009268:	e134      	b.n	80094d4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800926e:	2b00      	cmp	r3, #0
 8009270:	f000 8130 	beq.w	80094d4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009278:	6878      	ldr	r0, [r7, #4]
 800927a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800927c:	e12a      	b.n	80094d4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	f003 0320 	and.w	r3, r3, #32
 8009284:	2b00      	cmp	r3, #0
 8009286:	f040 8089 	bne.w	800939c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	4a2b      	ldr	r2, [pc, #172]	; (800933c <HAL_DMA_IRQHandler+0xc74>)
 8009290:	4293      	cmp	r3, r2
 8009292:	d04a      	beq.n	800932a <HAL_DMA_IRQHandler+0xc62>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	4a29      	ldr	r2, [pc, #164]	; (8009340 <HAL_DMA_IRQHandler+0xc78>)
 800929a:	4293      	cmp	r3, r2
 800929c:	d045      	beq.n	800932a <HAL_DMA_IRQHandler+0xc62>
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	4a28      	ldr	r2, [pc, #160]	; (8009344 <HAL_DMA_IRQHandler+0xc7c>)
 80092a4:	4293      	cmp	r3, r2
 80092a6:	d040      	beq.n	800932a <HAL_DMA_IRQHandler+0xc62>
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	4a26      	ldr	r2, [pc, #152]	; (8009348 <HAL_DMA_IRQHandler+0xc80>)
 80092ae:	4293      	cmp	r3, r2
 80092b0:	d03b      	beq.n	800932a <HAL_DMA_IRQHandler+0xc62>
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	4a25      	ldr	r2, [pc, #148]	; (800934c <HAL_DMA_IRQHandler+0xc84>)
 80092b8:	4293      	cmp	r3, r2
 80092ba:	d036      	beq.n	800932a <HAL_DMA_IRQHandler+0xc62>
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	4a23      	ldr	r2, [pc, #140]	; (8009350 <HAL_DMA_IRQHandler+0xc88>)
 80092c2:	4293      	cmp	r3, r2
 80092c4:	d031      	beq.n	800932a <HAL_DMA_IRQHandler+0xc62>
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	4a22      	ldr	r2, [pc, #136]	; (8009354 <HAL_DMA_IRQHandler+0xc8c>)
 80092cc:	4293      	cmp	r3, r2
 80092ce:	d02c      	beq.n	800932a <HAL_DMA_IRQHandler+0xc62>
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	4a20      	ldr	r2, [pc, #128]	; (8009358 <HAL_DMA_IRQHandler+0xc90>)
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d027      	beq.n	800932a <HAL_DMA_IRQHandler+0xc62>
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	4a1f      	ldr	r2, [pc, #124]	; (800935c <HAL_DMA_IRQHandler+0xc94>)
 80092e0:	4293      	cmp	r3, r2
 80092e2:	d022      	beq.n	800932a <HAL_DMA_IRQHandler+0xc62>
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	4a1d      	ldr	r2, [pc, #116]	; (8009360 <HAL_DMA_IRQHandler+0xc98>)
 80092ea:	4293      	cmp	r3, r2
 80092ec:	d01d      	beq.n	800932a <HAL_DMA_IRQHandler+0xc62>
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	4a1c      	ldr	r2, [pc, #112]	; (8009364 <HAL_DMA_IRQHandler+0xc9c>)
 80092f4:	4293      	cmp	r3, r2
 80092f6:	d018      	beq.n	800932a <HAL_DMA_IRQHandler+0xc62>
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	4a1a      	ldr	r2, [pc, #104]	; (8009368 <HAL_DMA_IRQHandler+0xca0>)
 80092fe:	4293      	cmp	r3, r2
 8009300:	d013      	beq.n	800932a <HAL_DMA_IRQHandler+0xc62>
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	4a19      	ldr	r2, [pc, #100]	; (800936c <HAL_DMA_IRQHandler+0xca4>)
 8009308:	4293      	cmp	r3, r2
 800930a:	d00e      	beq.n	800932a <HAL_DMA_IRQHandler+0xc62>
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	4a17      	ldr	r2, [pc, #92]	; (8009370 <HAL_DMA_IRQHandler+0xca8>)
 8009312:	4293      	cmp	r3, r2
 8009314:	d009      	beq.n	800932a <HAL_DMA_IRQHandler+0xc62>
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	4a16      	ldr	r2, [pc, #88]	; (8009374 <HAL_DMA_IRQHandler+0xcac>)
 800931c:	4293      	cmp	r3, r2
 800931e:	d004      	beq.n	800932a <HAL_DMA_IRQHandler+0xc62>
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	4a14      	ldr	r2, [pc, #80]	; (8009378 <HAL_DMA_IRQHandler+0xcb0>)
 8009326:	4293      	cmp	r3, r2
 8009328:	d128      	bne.n	800937c <HAL_DMA_IRQHandler+0xcb4>
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	681a      	ldr	r2, [r3, #0]
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f022 0214 	bic.w	r2, r2, #20
 8009338:	601a      	str	r2, [r3, #0]
 800933a:	e027      	b.n	800938c <HAL_DMA_IRQHandler+0xcc4>
 800933c:	40020010 	.word	0x40020010
 8009340:	40020028 	.word	0x40020028
 8009344:	40020040 	.word	0x40020040
 8009348:	40020058 	.word	0x40020058
 800934c:	40020070 	.word	0x40020070
 8009350:	40020088 	.word	0x40020088
 8009354:	400200a0 	.word	0x400200a0
 8009358:	400200b8 	.word	0x400200b8
 800935c:	40020410 	.word	0x40020410
 8009360:	40020428 	.word	0x40020428
 8009364:	40020440 	.word	0x40020440
 8009368:	40020458 	.word	0x40020458
 800936c:	40020470 	.word	0x40020470
 8009370:	40020488 	.word	0x40020488
 8009374:	400204a0 	.word	0x400204a0
 8009378:	400204b8 	.word	0x400204b8
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	681a      	ldr	r2, [r3, #0]
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f022 020a 	bic.w	r2, r2, #10
 800938a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2201      	movs	r2, #1
 8009390:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2200      	movs	r2, #0
 8009398:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	f000 8097 	beq.w	80094d4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093aa:	6878      	ldr	r0, [r7, #4]
 80093ac:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80093ae:	e091      	b.n	80094d4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80093b4:	f003 031f 	and.w	r3, r3, #31
 80093b8:	2208      	movs	r2, #8
 80093ba:	409a      	lsls	r2, r3
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	4013      	ands	r3, r2
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	f000 8088 	beq.w	80094d6 <HAL_DMA_IRQHandler+0xe0e>
 80093c6:	693b      	ldr	r3, [r7, #16]
 80093c8:	f003 0308 	and.w	r3, r3, #8
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	f000 8082 	beq.w	80094d6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	4a41      	ldr	r2, [pc, #260]	; (80094dc <HAL_DMA_IRQHandler+0xe14>)
 80093d8:	4293      	cmp	r3, r2
 80093da:	d04a      	beq.n	8009472 <HAL_DMA_IRQHandler+0xdaa>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	4a3f      	ldr	r2, [pc, #252]	; (80094e0 <HAL_DMA_IRQHandler+0xe18>)
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d045      	beq.n	8009472 <HAL_DMA_IRQHandler+0xdaa>
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	4a3e      	ldr	r2, [pc, #248]	; (80094e4 <HAL_DMA_IRQHandler+0xe1c>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d040      	beq.n	8009472 <HAL_DMA_IRQHandler+0xdaa>
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	4a3c      	ldr	r2, [pc, #240]	; (80094e8 <HAL_DMA_IRQHandler+0xe20>)
 80093f6:	4293      	cmp	r3, r2
 80093f8:	d03b      	beq.n	8009472 <HAL_DMA_IRQHandler+0xdaa>
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	4a3b      	ldr	r2, [pc, #236]	; (80094ec <HAL_DMA_IRQHandler+0xe24>)
 8009400:	4293      	cmp	r3, r2
 8009402:	d036      	beq.n	8009472 <HAL_DMA_IRQHandler+0xdaa>
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	4a39      	ldr	r2, [pc, #228]	; (80094f0 <HAL_DMA_IRQHandler+0xe28>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d031      	beq.n	8009472 <HAL_DMA_IRQHandler+0xdaa>
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	4a38      	ldr	r2, [pc, #224]	; (80094f4 <HAL_DMA_IRQHandler+0xe2c>)
 8009414:	4293      	cmp	r3, r2
 8009416:	d02c      	beq.n	8009472 <HAL_DMA_IRQHandler+0xdaa>
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	4a36      	ldr	r2, [pc, #216]	; (80094f8 <HAL_DMA_IRQHandler+0xe30>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d027      	beq.n	8009472 <HAL_DMA_IRQHandler+0xdaa>
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	4a35      	ldr	r2, [pc, #212]	; (80094fc <HAL_DMA_IRQHandler+0xe34>)
 8009428:	4293      	cmp	r3, r2
 800942a:	d022      	beq.n	8009472 <HAL_DMA_IRQHandler+0xdaa>
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	4a33      	ldr	r2, [pc, #204]	; (8009500 <HAL_DMA_IRQHandler+0xe38>)
 8009432:	4293      	cmp	r3, r2
 8009434:	d01d      	beq.n	8009472 <HAL_DMA_IRQHandler+0xdaa>
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	4a32      	ldr	r2, [pc, #200]	; (8009504 <HAL_DMA_IRQHandler+0xe3c>)
 800943c:	4293      	cmp	r3, r2
 800943e:	d018      	beq.n	8009472 <HAL_DMA_IRQHandler+0xdaa>
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	4a30      	ldr	r2, [pc, #192]	; (8009508 <HAL_DMA_IRQHandler+0xe40>)
 8009446:	4293      	cmp	r3, r2
 8009448:	d013      	beq.n	8009472 <HAL_DMA_IRQHandler+0xdaa>
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	4a2f      	ldr	r2, [pc, #188]	; (800950c <HAL_DMA_IRQHandler+0xe44>)
 8009450:	4293      	cmp	r3, r2
 8009452:	d00e      	beq.n	8009472 <HAL_DMA_IRQHandler+0xdaa>
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	4a2d      	ldr	r2, [pc, #180]	; (8009510 <HAL_DMA_IRQHandler+0xe48>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d009      	beq.n	8009472 <HAL_DMA_IRQHandler+0xdaa>
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	4a2c      	ldr	r2, [pc, #176]	; (8009514 <HAL_DMA_IRQHandler+0xe4c>)
 8009464:	4293      	cmp	r3, r2
 8009466:	d004      	beq.n	8009472 <HAL_DMA_IRQHandler+0xdaa>
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	4a2a      	ldr	r2, [pc, #168]	; (8009518 <HAL_DMA_IRQHandler+0xe50>)
 800946e:	4293      	cmp	r3, r2
 8009470:	d108      	bne.n	8009484 <HAL_DMA_IRQHandler+0xdbc>
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	681a      	ldr	r2, [r3, #0]
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f022 021c 	bic.w	r2, r2, #28
 8009480:	601a      	str	r2, [r3, #0]
 8009482:	e007      	b.n	8009494 <HAL_DMA_IRQHandler+0xdcc>
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	681a      	ldr	r2, [r3, #0]
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f022 020e 	bic.w	r2, r2, #14
 8009492:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009498:	f003 031f 	and.w	r3, r3, #31
 800949c:	2201      	movs	r2, #1
 800949e:	409a      	lsls	r2, r3
 80094a0:	69fb      	ldr	r3, [r7, #28]
 80094a2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2201      	movs	r2, #1
 80094a8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2201      	movs	r2, #1
 80094ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2200      	movs	r2, #0
 80094b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d009      	beq.n	80094d6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094c6:	6878      	ldr	r0, [r7, #4]
 80094c8:	4798      	blx	r3
 80094ca:	e004      	b.n	80094d6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80094cc:	bf00      	nop
 80094ce:	e002      	b.n	80094d6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80094d0:	bf00      	nop
 80094d2:	e000      	b.n	80094d6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80094d4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80094d6:	3728      	adds	r7, #40	; 0x28
 80094d8:	46bd      	mov	sp, r7
 80094da:	bd80      	pop	{r7, pc}
 80094dc:	40020010 	.word	0x40020010
 80094e0:	40020028 	.word	0x40020028
 80094e4:	40020040 	.word	0x40020040
 80094e8:	40020058 	.word	0x40020058
 80094ec:	40020070 	.word	0x40020070
 80094f0:	40020088 	.word	0x40020088
 80094f4:	400200a0 	.word	0x400200a0
 80094f8:	400200b8 	.word	0x400200b8
 80094fc:	40020410 	.word	0x40020410
 8009500:	40020428 	.word	0x40020428
 8009504:	40020440 	.word	0x40020440
 8009508:	40020458 	.word	0x40020458
 800950c:	40020470 	.word	0x40020470
 8009510:	40020488 	.word	0x40020488
 8009514:	400204a0 	.word	0x400204a0
 8009518:	400204b8 	.word	0x400204b8

0800951c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800951c:	b480      	push	{r7}
 800951e:	b087      	sub	sp, #28
 8009520:	af00      	add	r7, sp, #0
 8009522:	60f8      	str	r0, [r7, #12]
 8009524:	60b9      	str	r1, [r7, #8]
 8009526:	607a      	str	r2, [r7, #4]
 8009528:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800952e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009534:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	4a7f      	ldr	r2, [pc, #508]	; (8009738 <DMA_SetConfig+0x21c>)
 800953c:	4293      	cmp	r3, r2
 800953e:	d072      	beq.n	8009626 <DMA_SetConfig+0x10a>
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	4a7d      	ldr	r2, [pc, #500]	; (800973c <DMA_SetConfig+0x220>)
 8009546:	4293      	cmp	r3, r2
 8009548:	d06d      	beq.n	8009626 <DMA_SetConfig+0x10a>
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	4a7c      	ldr	r2, [pc, #496]	; (8009740 <DMA_SetConfig+0x224>)
 8009550:	4293      	cmp	r3, r2
 8009552:	d068      	beq.n	8009626 <DMA_SetConfig+0x10a>
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a7a      	ldr	r2, [pc, #488]	; (8009744 <DMA_SetConfig+0x228>)
 800955a:	4293      	cmp	r3, r2
 800955c:	d063      	beq.n	8009626 <DMA_SetConfig+0x10a>
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	4a79      	ldr	r2, [pc, #484]	; (8009748 <DMA_SetConfig+0x22c>)
 8009564:	4293      	cmp	r3, r2
 8009566:	d05e      	beq.n	8009626 <DMA_SetConfig+0x10a>
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	4a77      	ldr	r2, [pc, #476]	; (800974c <DMA_SetConfig+0x230>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d059      	beq.n	8009626 <DMA_SetConfig+0x10a>
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	4a76      	ldr	r2, [pc, #472]	; (8009750 <DMA_SetConfig+0x234>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d054      	beq.n	8009626 <DMA_SetConfig+0x10a>
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	4a74      	ldr	r2, [pc, #464]	; (8009754 <DMA_SetConfig+0x238>)
 8009582:	4293      	cmp	r3, r2
 8009584:	d04f      	beq.n	8009626 <DMA_SetConfig+0x10a>
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	4a73      	ldr	r2, [pc, #460]	; (8009758 <DMA_SetConfig+0x23c>)
 800958c:	4293      	cmp	r3, r2
 800958e:	d04a      	beq.n	8009626 <DMA_SetConfig+0x10a>
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	4a71      	ldr	r2, [pc, #452]	; (800975c <DMA_SetConfig+0x240>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d045      	beq.n	8009626 <DMA_SetConfig+0x10a>
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4a70      	ldr	r2, [pc, #448]	; (8009760 <DMA_SetConfig+0x244>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d040      	beq.n	8009626 <DMA_SetConfig+0x10a>
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4a6e      	ldr	r2, [pc, #440]	; (8009764 <DMA_SetConfig+0x248>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d03b      	beq.n	8009626 <DMA_SetConfig+0x10a>
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	4a6d      	ldr	r2, [pc, #436]	; (8009768 <DMA_SetConfig+0x24c>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d036      	beq.n	8009626 <DMA_SetConfig+0x10a>
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	4a6b      	ldr	r2, [pc, #428]	; (800976c <DMA_SetConfig+0x250>)
 80095be:	4293      	cmp	r3, r2
 80095c0:	d031      	beq.n	8009626 <DMA_SetConfig+0x10a>
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4a6a      	ldr	r2, [pc, #424]	; (8009770 <DMA_SetConfig+0x254>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d02c      	beq.n	8009626 <DMA_SetConfig+0x10a>
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	4a68      	ldr	r2, [pc, #416]	; (8009774 <DMA_SetConfig+0x258>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d027      	beq.n	8009626 <DMA_SetConfig+0x10a>
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	4a67      	ldr	r2, [pc, #412]	; (8009778 <DMA_SetConfig+0x25c>)
 80095dc:	4293      	cmp	r3, r2
 80095de:	d022      	beq.n	8009626 <DMA_SetConfig+0x10a>
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	4a65      	ldr	r2, [pc, #404]	; (800977c <DMA_SetConfig+0x260>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d01d      	beq.n	8009626 <DMA_SetConfig+0x10a>
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	4a64      	ldr	r2, [pc, #400]	; (8009780 <DMA_SetConfig+0x264>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d018      	beq.n	8009626 <DMA_SetConfig+0x10a>
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	4a62      	ldr	r2, [pc, #392]	; (8009784 <DMA_SetConfig+0x268>)
 80095fa:	4293      	cmp	r3, r2
 80095fc:	d013      	beq.n	8009626 <DMA_SetConfig+0x10a>
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	4a61      	ldr	r2, [pc, #388]	; (8009788 <DMA_SetConfig+0x26c>)
 8009604:	4293      	cmp	r3, r2
 8009606:	d00e      	beq.n	8009626 <DMA_SetConfig+0x10a>
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	4a5f      	ldr	r2, [pc, #380]	; (800978c <DMA_SetConfig+0x270>)
 800960e:	4293      	cmp	r3, r2
 8009610:	d009      	beq.n	8009626 <DMA_SetConfig+0x10a>
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	4a5e      	ldr	r2, [pc, #376]	; (8009790 <DMA_SetConfig+0x274>)
 8009618:	4293      	cmp	r3, r2
 800961a:	d004      	beq.n	8009626 <DMA_SetConfig+0x10a>
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	4a5c      	ldr	r2, [pc, #368]	; (8009794 <DMA_SetConfig+0x278>)
 8009622:	4293      	cmp	r3, r2
 8009624:	d101      	bne.n	800962a <DMA_SetConfig+0x10e>
 8009626:	2301      	movs	r3, #1
 8009628:	e000      	b.n	800962c <DMA_SetConfig+0x110>
 800962a:	2300      	movs	r3, #0
 800962c:	2b00      	cmp	r3, #0
 800962e:	d00d      	beq.n	800964c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009634:	68fa      	ldr	r2, [r7, #12]
 8009636:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8009638:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800963e:	2b00      	cmp	r3, #0
 8009640:	d004      	beq.n	800964c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009646:	68fa      	ldr	r2, [r7, #12]
 8009648:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800964a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	4a39      	ldr	r2, [pc, #228]	; (8009738 <DMA_SetConfig+0x21c>)
 8009652:	4293      	cmp	r3, r2
 8009654:	d04a      	beq.n	80096ec <DMA_SetConfig+0x1d0>
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	4a38      	ldr	r2, [pc, #224]	; (800973c <DMA_SetConfig+0x220>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d045      	beq.n	80096ec <DMA_SetConfig+0x1d0>
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	4a36      	ldr	r2, [pc, #216]	; (8009740 <DMA_SetConfig+0x224>)
 8009666:	4293      	cmp	r3, r2
 8009668:	d040      	beq.n	80096ec <DMA_SetConfig+0x1d0>
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	4a35      	ldr	r2, [pc, #212]	; (8009744 <DMA_SetConfig+0x228>)
 8009670:	4293      	cmp	r3, r2
 8009672:	d03b      	beq.n	80096ec <DMA_SetConfig+0x1d0>
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	4a33      	ldr	r2, [pc, #204]	; (8009748 <DMA_SetConfig+0x22c>)
 800967a:	4293      	cmp	r3, r2
 800967c:	d036      	beq.n	80096ec <DMA_SetConfig+0x1d0>
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	4a32      	ldr	r2, [pc, #200]	; (800974c <DMA_SetConfig+0x230>)
 8009684:	4293      	cmp	r3, r2
 8009686:	d031      	beq.n	80096ec <DMA_SetConfig+0x1d0>
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	4a30      	ldr	r2, [pc, #192]	; (8009750 <DMA_SetConfig+0x234>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d02c      	beq.n	80096ec <DMA_SetConfig+0x1d0>
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	4a2f      	ldr	r2, [pc, #188]	; (8009754 <DMA_SetConfig+0x238>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d027      	beq.n	80096ec <DMA_SetConfig+0x1d0>
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	4a2d      	ldr	r2, [pc, #180]	; (8009758 <DMA_SetConfig+0x23c>)
 80096a2:	4293      	cmp	r3, r2
 80096a4:	d022      	beq.n	80096ec <DMA_SetConfig+0x1d0>
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	4a2c      	ldr	r2, [pc, #176]	; (800975c <DMA_SetConfig+0x240>)
 80096ac:	4293      	cmp	r3, r2
 80096ae:	d01d      	beq.n	80096ec <DMA_SetConfig+0x1d0>
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	4a2a      	ldr	r2, [pc, #168]	; (8009760 <DMA_SetConfig+0x244>)
 80096b6:	4293      	cmp	r3, r2
 80096b8:	d018      	beq.n	80096ec <DMA_SetConfig+0x1d0>
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	4a29      	ldr	r2, [pc, #164]	; (8009764 <DMA_SetConfig+0x248>)
 80096c0:	4293      	cmp	r3, r2
 80096c2:	d013      	beq.n	80096ec <DMA_SetConfig+0x1d0>
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	4a27      	ldr	r2, [pc, #156]	; (8009768 <DMA_SetConfig+0x24c>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d00e      	beq.n	80096ec <DMA_SetConfig+0x1d0>
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	4a26      	ldr	r2, [pc, #152]	; (800976c <DMA_SetConfig+0x250>)
 80096d4:	4293      	cmp	r3, r2
 80096d6:	d009      	beq.n	80096ec <DMA_SetConfig+0x1d0>
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	4a24      	ldr	r2, [pc, #144]	; (8009770 <DMA_SetConfig+0x254>)
 80096de:	4293      	cmp	r3, r2
 80096e0:	d004      	beq.n	80096ec <DMA_SetConfig+0x1d0>
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	4a23      	ldr	r2, [pc, #140]	; (8009774 <DMA_SetConfig+0x258>)
 80096e8:	4293      	cmp	r3, r2
 80096ea:	d101      	bne.n	80096f0 <DMA_SetConfig+0x1d4>
 80096ec:	2301      	movs	r3, #1
 80096ee:	e000      	b.n	80096f2 <DMA_SetConfig+0x1d6>
 80096f0:	2300      	movs	r3, #0
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d059      	beq.n	80097aa <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80096fa:	f003 031f 	and.w	r3, r3, #31
 80096fe:	223f      	movs	r2, #63	; 0x3f
 8009700:	409a      	lsls	r2, r3
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	681a      	ldr	r2, [r3, #0]
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009714:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	683a      	ldr	r2, [r7, #0]
 800971c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	689b      	ldr	r3, [r3, #8]
 8009722:	2b40      	cmp	r3, #64	; 0x40
 8009724:	d138      	bne.n	8009798 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	687a      	ldr	r2, [r7, #4]
 800972c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	68ba      	ldr	r2, [r7, #8]
 8009734:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8009736:	e086      	b.n	8009846 <DMA_SetConfig+0x32a>
 8009738:	40020010 	.word	0x40020010
 800973c:	40020028 	.word	0x40020028
 8009740:	40020040 	.word	0x40020040
 8009744:	40020058 	.word	0x40020058
 8009748:	40020070 	.word	0x40020070
 800974c:	40020088 	.word	0x40020088
 8009750:	400200a0 	.word	0x400200a0
 8009754:	400200b8 	.word	0x400200b8
 8009758:	40020410 	.word	0x40020410
 800975c:	40020428 	.word	0x40020428
 8009760:	40020440 	.word	0x40020440
 8009764:	40020458 	.word	0x40020458
 8009768:	40020470 	.word	0x40020470
 800976c:	40020488 	.word	0x40020488
 8009770:	400204a0 	.word	0x400204a0
 8009774:	400204b8 	.word	0x400204b8
 8009778:	58025408 	.word	0x58025408
 800977c:	5802541c 	.word	0x5802541c
 8009780:	58025430 	.word	0x58025430
 8009784:	58025444 	.word	0x58025444
 8009788:	58025458 	.word	0x58025458
 800978c:	5802546c 	.word	0x5802546c
 8009790:	58025480 	.word	0x58025480
 8009794:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	68ba      	ldr	r2, [r7, #8]
 800979e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	687a      	ldr	r2, [r7, #4]
 80097a6:	60da      	str	r2, [r3, #12]
}
 80097a8:	e04d      	b.n	8009846 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	4a29      	ldr	r2, [pc, #164]	; (8009854 <DMA_SetConfig+0x338>)
 80097b0:	4293      	cmp	r3, r2
 80097b2:	d022      	beq.n	80097fa <DMA_SetConfig+0x2de>
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	4a27      	ldr	r2, [pc, #156]	; (8009858 <DMA_SetConfig+0x33c>)
 80097ba:	4293      	cmp	r3, r2
 80097bc:	d01d      	beq.n	80097fa <DMA_SetConfig+0x2de>
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	4a26      	ldr	r2, [pc, #152]	; (800985c <DMA_SetConfig+0x340>)
 80097c4:	4293      	cmp	r3, r2
 80097c6:	d018      	beq.n	80097fa <DMA_SetConfig+0x2de>
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	4a24      	ldr	r2, [pc, #144]	; (8009860 <DMA_SetConfig+0x344>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d013      	beq.n	80097fa <DMA_SetConfig+0x2de>
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	4a23      	ldr	r2, [pc, #140]	; (8009864 <DMA_SetConfig+0x348>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	d00e      	beq.n	80097fa <DMA_SetConfig+0x2de>
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	4a21      	ldr	r2, [pc, #132]	; (8009868 <DMA_SetConfig+0x34c>)
 80097e2:	4293      	cmp	r3, r2
 80097e4:	d009      	beq.n	80097fa <DMA_SetConfig+0x2de>
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	4a20      	ldr	r2, [pc, #128]	; (800986c <DMA_SetConfig+0x350>)
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d004      	beq.n	80097fa <DMA_SetConfig+0x2de>
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	4a1e      	ldr	r2, [pc, #120]	; (8009870 <DMA_SetConfig+0x354>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d101      	bne.n	80097fe <DMA_SetConfig+0x2e2>
 80097fa:	2301      	movs	r3, #1
 80097fc:	e000      	b.n	8009800 <DMA_SetConfig+0x2e4>
 80097fe:	2300      	movs	r3, #0
 8009800:	2b00      	cmp	r3, #0
 8009802:	d020      	beq.n	8009846 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009808:	f003 031f 	and.w	r3, r3, #31
 800980c:	2201      	movs	r2, #1
 800980e:	409a      	lsls	r2, r3
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	683a      	ldr	r2, [r7, #0]
 800981a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	689b      	ldr	r3, [r3, #8]
 8009820:	2b40      	cmp	r3, #64	; 0x40
 8009822:	d108      	bne.n	8009836 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	687a      	ldr	r2, [r7, #4]
 800982a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	68ba      	ldr	r2, [r7, #8]
 8009832:	60da      	str	r2, [r3, #12]
}
 8009834:	e007      	b.n	8009846 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	68ba      	ldr	r2, [r7, #8]
 800983c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	687a      	ldr	r2, [r7, #4]
 8009844:	60da      	str	r2, [r3, #12]
}
 8009846:	bf00      	nop
 8009848:	371c      	adds	r7, #28
 800984a:	46bd      	mov	sp, r7
 800984c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009850:	4770      	bx	lr
 8009852:	bf00      	nop
 8009854:	58025408 	.word	0x58025408
 8009858:	5802541c 	.word	0x5802541c
 800985c:	58025430 	.word	0x58025430
 8009860:	58025444 	.word	0x58025444
 8009864:	58025458 	.word	0x58025458
 8009868:	5802546c 	.word	0x5802546c
 800986c:	58025480 	.word	0x58025480
 8009870:	58025494 	.word	0x58025494

08009874 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8009874:	b480      	push	{r7}
 8009876:	b085      	sub	sp, #20
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	4a42      	ldr	r2, [pc, #264]	; (800998c <DMA_CalcBaseAndBitshift+0x118>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d04a      	beq.n	800991c <DMA_CalcBaseAndBitshift+0xa8>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	4a41      	ldr	r2, [pc, #260]	; (8009990 <DMA_CalcBaseAndBitshift+0x11c>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d045      	beq.n	800991c <DMA_CalcBaseAndBitshift+0xa8>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	4a3f      	ldr	r2, [pc, #252]	; (8009994 <DMA_CalcBaseAndBitshift+0x120>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d040      	beq.n	800991c <DMA_CalcBaseAndBitshift+0xa8>
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	4a3e      	ldr	r2, [pc, #248]	; (8009998 <DMA_CalcBaseAndBitshift+0x124>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d03b      	beq.n	800991c <DMA_CalcBaseAndBitshift+0xa8>
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	4a3c      	ldr	r2, [pc, #240]	; (800999c <DMA_CalcBaseAndBitshift+0x128>)
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d036      	beq.n	800991c <DMA_CalcBaseAndBitshift+0xa8>
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	4a3b      	ldr	r2, [pc, #236]	; (80099a0 <DMA_CalcBaseAndBitshift+0x12c>)
 80098b4:	4293      	cmp	r3, r2
 80098b6:	d031      	beq.n	800991c <DMA_CalcBaseAndBitshift+0xa8>
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	4a39      	ldr	r2, [pc, #228]	; (80099a4 <DMA_CalcBaseAndBitshift+0x130>)
 80098be:	4293      	cmp	r3, r2
 80098c0:	d02c      	beq.n	800991c <DMA_CalcBaseAndBitshift+0xa8>
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	4a38      	ldr	r2, [pc, #224]	; (80099a8 <DMA_CalcBaseAndBitshift+0x134>)
 80098c8:	4293      	cmp	r3, r2
 80098ca:	d027      	beq.n	800991c <DMA_CalcBaseAndBitshift+0xa8>
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	4a36      	ldr	r2, [pc, #216]	; (80099ac <DMA_CalcBaseAndBitshift+0x138>)
 80098d2:	4293      	cmp	r3, r2
 80098d4:	d022      	beq.n	800991c <DMA_CalcBaseAndBitshift+0xa8>
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	4a35      	ldr	r2, [pc, #212]	; (80099b0 <DMA_CalcBaseAndBitshift+0x13c>)
 80098dc:	4293      	cmp	r3, r2
 80098de:	d01d      	beq.n	800991c <DMA_CalcBaseAndBitshift+0xa8>
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	4a33      	ldr	r2, [pc, #204]	; (80099b4 <DMA_CalcBaseAndBitshift+0x140>)
 80098e6:	4293      	cmp	r3, r2
 80098e8:	d018      	beq.n	800991c <DMA_CalcBaseAndBitshift+0xa8>
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	4a32      	ldr	r2, [pc, #200]	; (80099b8 <DMA_CalcBaseAndBitshift+0x144>)
 80098f0:	4293      	cmp	r3, r2
 80098f2:	d013      	beq.n	800991c <DMA_CalcBaseAndBitshift+0xa8>
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	4a30      	ldr	r2, [pc, #192]	; (80099bc <DMA_CalcBaseAndBitshift+0x148>)
 80098fa:	4293      	cmp	r3, r2
 80098fc:	d00e      	beq.n	800991c <DMA_CalcBaseAndBitshift+0xa8>
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	4a2f      	ldr	r2, [pc, #188]	; (80099c0 <DMA_CalcBaseAndBitshift+0x14c>)
 8009904:	4293      	cmp	r3, r2
 8009906:	d009      	beq.n	800991c <DMA_CalcBaseAndBitshift+0xa8>
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	4a2d      	ldr	r2, [pc, #180]	; (80099c4 <DMA_CalcBaseAndBitshift+0x150>)
 800990e:	4293      	cmp	r3, r2
 8009910:	d004      	beq.n	800991c <DMA_CalcBaseAndBitshift+0xa8>
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	4a2c      	ldr	r2, [pc, #176]	; (80099c8 <DMA_CalcBaseAndBitshift+0x154>)
 8009918:	4293      	cmp	r3, r2
 800991a:	d101      	bne.n	8009920 <DMA_CalcBaseAndBitshift+0xac>
 800991c:	2301      	movs	r3, #1
 800991e:	e000      	b.n	8009922 <DMA_CalcBaseAndBitshift+0xae>
 8009920:	2300      	movs	r3, #0
 8009922:	2b00      	cmp	r3, #0
 8009924:	d024      	beq.n	8009970 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	b2db      	uxtb	r3, r3
 800992c:	3b10      	subs	r3, #16
 800992e:	4a27      	ldr	r2, [pc, #156]	; (80099cc <DMA_CalcBaseAndBitshift+0x158>)
 8009930:	fba2 2303 	umull	r2, r3, r2, r3
 8009934:	091b      	lsrs	r3, r3, #4
 8009936:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	f003 0307 	and.w	r3, r3, #7
 800993e:	4a24      	ldr	r2, [pc, #144]	; (80099d0 <DMA_CalcBaseAndBitshift+0x15c>)
 8009940:	5cd3      	ldrb	r3, [r2, r3]
 8009942:	461a      	mov	r2, r3
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	2b03      	cmp	r3, #3
 800994c:	d908      	bls.n	8009960 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	461a      	mov	r2, r3
 8009954:	4b1f      	ldr	r3, [pc, #124]	; (80099d4 <DMA_CalcBaseAndBitshift+0x160>)
 8009956:	4013      	ands	r3, r2
 8009958:	1d1a      	adds	r2, r3, #4
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	659a      	str	r2, [r3, #88]	; 0x58
 800995e:	e00d      	b.n	800997c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	461a      	mov	r2, r3
 8009966:	4b1b      	ldr	r3, [pc, #108]	; (80099d4 <DMA_CalcBaseAndBitshift+0x160>)
 8009968:	4013      	ands	r3, r2
 800996a:	687a      	ldr	r2, [r7, #4]
 800996c:	6593      	str	r3, [r2, #88]	; 0x58
 800996e:	e005      	b.n	800997c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8009980:	4618      	mov	r0, r3
 8009982:	3714      	adds	r7, #20
 8009984:	46bd      	mov	sp, r7
 8009986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998a:	4770      	bx	lr
 800998c:	40020010 	.word	0x40020010
 8009990:	40020028 	.word	0x40020028
 8009994:	40020040 	.word	0x40020040
 8009998:	40020058 	.word	0x40020058
 800999c:	40020070 	.word	0x40020070
 80099a0:	40020088 	.word	0x40020088
 80099a4:	400200a0 	.word	0x400200a0
 80099a8:	400200b8 	.word	0x400200b8
 80099ac:	40020410 	.word	0x40020410
 80099b0:	40020428 	.word	0x40020428
 80099b4:	40020440 	.word	0x40020440
 80099b8:	40020458 	.word	0x40020458
 80099bc:	40020470 	.word	0x40020470
 80099c0:	40020488 	.word	0x40020488
 80099c4:	400204a0 	.word	0x400204a0
 80099c8:	400204b8 	.word	0x400204b8
 80099cc:	aaaaaaab 	.word	0xaaaaaaab
 80099d0:	080153e0 	.word	0x080153e0
 80099d4:	fffffc00 	.word	0xfffffc00

080099d8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80099d8:	b480      	push	{r7}
 80099da:	b085      	sub	sp, #20
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80099e0:	2300      	movs	r3, #0
 80099e2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	699b      	ldr	r3, [r3, #24]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d120      	bne.n	8009a2e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099f0:	2b03      	cmp	r3, #3
 80099f2:	d858      	bhi.n	8009aa6 <DMA_CheckFifoParam+0xce>
 80099f4:	a201      	add	r2, pc, #4	; (adr r2, 80099fc <DMA_CheckFifoParam+0x24>)
 80099f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099fa:	bf00      	nop
 80099fc:	08009a0d 	.word	0x08009a0d
 8009a00:	08009a1f 	.word	0x08009a1f
 8009a04:	08009a0d 	.word	0x08009a0d
 8009a08:	08009aa7 	.word	0x08009aa7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a10:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d048      	beq.n	8009aaa <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8009a18:	2301      	movs	r3, #1
 8009a1a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009a1c:	e045      	b.n	8009aaa <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a22:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8009a26:	d142      	bne.n	8009aae <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8009a28:	2301      	movs	r3, #1
 8009a2a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009a2c:	e03f      	b.n	8009aae <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	699b      	ldr	r3, [r3, #24]
 8009a32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009a36:	d123      	bne.n	8009a80 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a3c:	2b03      	cmp	r3, #3
 8009a3e:	d838      	bhi.n	8009ab2 <DMA_CheckFifoParam+0xda>
 8009a40:	a201      	add	r2, pc, #4	; (adr r2, 8009a48 <DMA_CheckFifoParam+0x70>)
 8009a42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a46:	bf00      	nop
 8009a48:	08009a59 	.word	0x08009a59
 8009a4c:	08009a5f 	.word	0x08009a5f
 8009a50:	08009a59 	.word	0x08009a59
 8009a54:	08009a71 	.word	0x08009a71
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8009a58:	2301      	movs	r3, #1
 8009a5a:	73fb      	strb	r3, [r7, #15]
        break;
 8009a5c:	e030      	b.n	8009ac0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a62:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d025      	beq.n	8009ab6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8009a6a:	2301      	movs	r3, #1
 8009a6c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009a6e:	e022      	b.n	8009ab6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a74:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8009a78:	d11f      	bne.n	8009aba <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009a7e:	e01c      	b.n	8009aba <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a84:	2b02      	cmp	r3, #2
 8009a86:	d902      	bls.n	8009a8e <DMA_CheckFifoParam+0xb6>
 8009a88:	2b03      	cmp	r3, #3
 8009a8a:	d003      	beq.n	8009a94 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8009a8c:	e018      	b.n	8009ac0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8009a8e:	2301      	movs	r3, #1
 8009a90:	73fb      	strb	r3, [r7, #15]
        break;
 8009a92:	e015      	b.n	8009ac0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d00e      	beq.n	8009abe <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8009aa0:	2301      	movs	r3, #1
 8009aa2:	73fb      	strb	r3, [r7, #15]
    break;
 8009aa4:	e00b      	b.n	8009abe <DMA_CheckFifoParam+0xe6>
        break;
 8009aa6:	bf00      	nop
 8009aa8:	e00a      	b.n	8009ac0 <DMA_CheckFifoParam+0xe8>
        break;
 8009aaa:	bf00      	nop
 8009aac:	e008      	b.n	8009ac0 <DMA_CheckFifoParam+0xe8>
        break;
 8009aae:	bf00      	nop
 8009ab0:	e006      	b.n	8009ac0 <DMA_CheckFifoParam+0xe8>
        break;
 8009ab2:	bf00      	nop
 8009ab4:	e004      	b.n	8009ac0 <DMA_CheckFifoParam+0xe8>
        break;
 8009ab6:	bf00      	nop
 8009ab8:	e002      	b.n	8009ac0 <DMA_CheckFifoParam+0xe8>
        break;
 8009aba:	bf00      	nop
 8009abc:	e000      	b.n	8009ac0 <DMA_CheckFifoParam+0xe8>
    break;
 8009abe:	bf00      	nop
    }
  }

  return status;
 8009ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3714      	adds	r7, #20
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009acc:	4770      	bx	lr
 8009ace:	bf00      	nop

08009ad0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b085      	sub	sp, #20
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	4a38      	ldr	r2, [pc, #224]	; (8009bc4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d022      	beq.n	8009b2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	4a36      	ldr	r2, [pc, #216]	; (8009bc8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8009aee:	4293      	cmp	r3, r2
 8009af0:	d01d      	beq.n	8009b2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	4a35      	ldr	r2, [pc, #212]	; (8009bcc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8009af8:	4293      	cmp	r3, r2
 8009afa:	d018      	beq.n	8009b2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	4a33      	ldr	r2, [pc, #204]	; (8009bd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8009b02:	4293      	cmp	r3, r2
 8009b04:	d013      	beq.n	8009b2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	4a32      	ldr	r2, [pc, #200]	; (8009bd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d00e      	beq.n	8009b2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	4a30      	ldr	r2, [pc, #192]	; (8009bd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8009b16:	4293      	cmp	r3, r2
 8009b18:	d009      	beq.n	8009b2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	4a2f      	ldr	r2, [pc, #188]	; (8009bdc <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d004      	beq.n	8009b2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	4a2d      	ldr	r2, [pc, #180]	; (8009be0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8009b2a:	4293      	cmp	r3, r2
 8009b2c:	d101      	bne.n	8009b32 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8009b2e:	2301      	movs	r3, #1
 8009b30:	e000      	b.n	8009b34 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8009b32:	2300      	movs	r3, #0
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d01a      	beq.n	8009b6e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	b2db      	uxtb	r3, r3
 8009b3e:	3b08      	subs	r3, #8
 8009b40:	4a28      	ldr	r2, [pc, #160]	; (8009be4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8009b42:	fba2 2303 	umull	r2, r3, r2, r3
 8009b46:	091b      	lsrs	r3, r3, #4
 8009b48:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8009b4a:	68fa      	ldr	r2, [r7, #12]
 8009b4c:	4b26      	ldr	r3, [pc, #152]	; (8009be8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8009b4e:	4413      	add	r3, r2
 8009b50:	009b      	lsls	r3, r3, #2
 8009b52:	461a      	mov	r2, r3
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	4a24      	ldr	r2, [pc, #144]	; (8009bec <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8009b5c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	f003 031f 	and.w	r3, r3, #31
 8009b64:	2201      	movs	r2, #1
 8009b66:	409a      	lsls	r2, r3
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8009b6c:	e024      	b.n	8009bb8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	b2db      	uxtb	r3, r3
 8009b74:	3b10      	subs	r3, #16
 8009b76:	4a1e      	ldr	r2, [pc, #120]	; (8009bf0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8009b78:	fba2 2303 	umull	r2, r3, r2, r3
 8009b7c:	091b      	lsrs	r3, r3, #4
 8009b7e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	4a1c      	ldr	r2, [pc, #112]	; (8009bf4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d806      	bhi.n	8009b96 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8009b88:	68bb      	ldr	r3, [r7, #8]
 8009b8a:	4a1b      	ldr	r2, [pc, #108]	; (8009bf8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d902      	bls.n	8009b96 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	3308      	adds	r3, #8
 8009b94:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8009b96:	68fa      	ldr	r2, [r7, #12]
 8009b98:	4b18      	ldr	r3, [pc, #96]	; (8009bfc <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8009b9a:	4413      	add	r3, r2
 8009b9c:	009b      	lsls	r3, r3, #2
 8009b9e:	461a      	mov	r2, r3
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	4a16      	ldr	r2, [pc, #88]	; (8009c00 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8009ba8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	f003 031f 	and.w	r3, r3, #31
 8009bb0:	2201      	movs	r2, #1
 8009bb2:	409a      	lsls	r2, r3
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	669a      	str	r2, [r3, #104]	; 0x68
}
 8009bb8:	bf00      	nop
 8009bba:	3714      	adds	r7, #20
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc2:	4770      	bx	lr
 8009bc4:	58025408 	.word	0x58025408
 8009bc8:	5802541c 	.word	0x5802541c
 8009bcc:	58025430 	.word	0x58025430
 8009bd0:	58025444 	.word	0x58025444
 8009bd4:	58025458 	.word	0x58025458
 8009bd8:	5802546c 	.word	0x5802546c
 8009bdc:	58025480 	.word	0x58025480
 8009be0:	58025494 	.word	0x58025494
 8009be4:	cccccccd 	.word	0xcccccccd
 8009be8:	16009600 	.word	0x16009600
 8009bec:	58025880 	.word	0x58025880
 8009bf0:	aaaaaaab 	.word	0xaaaaaaab
 8009bf4:	400204b8 	.word	0x400204b8
 8009bf8:	4002040f 	.word	0x4002040f
 8009bfc:	10008200 	.word	0x10008200
 8009c00:	40020880 	.word	0x40020880

08009c04 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009c04:	b480      	push	{r7}
 8009c06:	b085      	sub	sp, #20
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	685b      	ldr	r3, [r3, #4]
 8009c10:	b2db      	uxtb	r3, r3
 8009c12:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d04a      	beq.n	8009cb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	2b08      	cmp	r3, #8
 8009c1e:	d847      	bhi.n	8009cb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	4a25      	ldr	r2, [pc, #148]	; (8009cbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8009c26:	4293      	cmp	r3, r2
 8009c28:	d022      	beq.n	8009c70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	4a24      	ldr	r2, [pc, #144]	; (8009cc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8009c30:	4293      	cmp	r3, r2
 8009c32:	d01d      	beq.n	8009c70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	4a22      	ldr	r2, [pc, #136]	; (8009cc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8009c3a:	4293      	cmp	r3, r2
 8009c3c:	d018      	beq.n	8009c70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	4a21      	ldr	r2, [pc, #132]	; (8009cc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d013      	beq.n	8009c70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	4a1f      	ldr	r2, [pc, #124]	; (8009ccc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8009c4e:	4293      	cmp	r3, r2
 8009c50:	d00e      	beq.n	8009c70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	4a1e      	ldr	r2, [pc, #120]	; (8009cd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8009c58:	4293      	cmp	r3, r2
 8009c5a:	d009      	beq.n	8009c70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	4a1c      	ldr	r2, [pc, #112]	; (8009cd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8009c62:	4293      	cmp	r3, r2
 8009c64:	d004      	beq.n	8009c70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	4a1b      	ldr	r2, [pc, #108]	; (8009cd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d101      	bne.n	8009c74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8009c70:	2301      	movs	r3, #1
 8009c72:	e000      	b.n	8009c76 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8009c74:	2300      	movs	r3, #0
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d00a      	beq.n	8009c90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8009c7a:	68fa      	ldr	r2, [r7, #12]
 8009c7c:	4b17      	ldr	r3, [pc, #92]	; (8009cdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8009c7e:	4413      	add	r3, r2
 8009c80:	009b      	lsls	r3, r3, #2
 8009c82:	461a      	mov	r2, r3
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	4a15      	ldr	r2, [pc, #84]	; (8009ce0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8009c8c:	671a      	str	r2, [r3, #112]	; 0x70
 8009c8e:	e009      	b.n	8009ca4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009c90:	68fa      	ldr	r2, [r7, #12]
 8009c92:	4b14      	ldr	r3, [pc, #80]	; (8009ce4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8009c94:	4413      	add	r3, r2
 8009c96:	009b      	lsls	r3, r3, #2
 8009c98:	461a      	mov	r2, r3
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	4a11      	ldr	r2, [pc, #68]	; (8009ce8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8009ca2:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	3b01      	subs	r3, #1
 8009ca8:	2201      	movs	r2, #1
 8009caa:	409a      	lsls	r2, r3
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8009cb0:	bf00      	nop
 8009cb2:	3714      	adds	r7, #20
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cba:	4770      	bx	lr
 8009cbc:	58025408 	.word	0x58025408
 8009cc0:	5802541c 	.word	0x5802541c
 8009cc4:	58025430 	.word	0x58025430
 8009cc8:	58025444 	.word	0x58025444
 8009ccc:	58025458 	.word	0x58025458
 8009cd0:	5802546c 	.word	0x5802546c
 8009cd4:	58025480 	.word	0x58025480
 8009cd8:	58025494 	.word	0x58025494
 8009cdc:	1600963f 	.word	0x1600963f
 8009ce0:	58025940 	.word	0x58025940
 8009ce4:	1000823f 	.word	0x1000823f
 8009ce8:	40020940 	.word	0x40020940

08009cec <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b098      	sub	sp, #96	; 0x60
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8009cf4:	4a84      	ldr	r2, [pc, #528]	; (8009f08 <HAL_FDCAN_Init+0x21c>)
 8009cf6:	f107 030c 	add.w	r3, r7, #12
 8009cfa:	4611      	mov	r1, r2
 8009cfc:	224c      	movs	r2, #76	; 0x4c
 8009cfe:	4618      	mov	r0, r3
 8009d00:	f00b f9c0 	bl	8015084 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d101      	bne.n	8009d0e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	e1c6      	b.n	800a09c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	4a7e      	ldr	r2, [pc, #504]	; (8009f0c <HAL_FDCAN_Init+0x220>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d106      	bne.n	8009d26 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8009d20:	461a      	mov	r2, r3
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8009d2c:	b2db      	uxtb	r3, r3
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d106      	bne.n	8009d40 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	2200      	movs	r2, #0
 8009d36:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8009d3a:	6878      	ldr	r0, [r7, #4]
 8009d3c:	f7f7 fdce 	bl	80018dc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	699a      	ldr	r2, [r3, #24]
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	f022 0210 	bic.w	r2, r2, #16
 8009d4e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009d50:	f7fb ffce 	bl	8005cf0 <HAL_GetTick>
 8009d54:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8009d56:	e014      	b.n	8009d82 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8009d58:	f7fb ffca 	bl	8005cf0 <HAL_GetTick>
 8009d5c:	4602      	mov	r2, r0
 8009d5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d60:	1ad3      	subs	r3, r2, r3
 8009d62:	2b0a      	cmp	r3, #10
 8009d64:	d90d      	bls.n	8009d82 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009d6c:	f043 0201 	orr.w	r2, r3, #1
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	2203      	movs	r2, #3
 8009d7a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8009d7e:	2301      	movs	r3, #1
 8009d80:	e18c      	b.n	800a09c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	699b      	ldr	r3, [r3, #24]
 8009d88:	f003 0308 	and.w	r3, r3, #8
 8009d8c:	2b08      	cmp	r3, #8
 8009d8e:	d0e3      	beq.n	8009d58 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	699a      	ldr	r2, [r3, #24]
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f042 0201 	orr.w	r2, r2, #1
 8009d9e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009da0:	f7fb ffa6 	bl	8005cf0 <HAL_GetTick>
 8009da4:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8009da6:	e014      	b.n	8009dd2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8009da8:	f7fb ffa2 	bl	8005cf0 <HAL_GetTick>
 8009dac:	4602      	mov	r2, r0
 8009dae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009db0:	1ad3      	subs	r3, r2, r3
 8009db2:	2b0a      	cmp	r3, #10
 8009db4:	d90d      	bls.n	8009dd2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009dbc:	f043 0201 	orr.w	r2, r3, #1
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	2203      	movs	r2, #3
 8009dca:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8009dce:	2301      	movs	r3, #1
 8009dd0:	e164      	b.n	800a09c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	699b      	ldr	r3, [r3, #24]
 8009dd8:	f003 0301 	and.w	r3, r3, #1
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d0e3      	beq.n	8009da8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	699a      	ldr	r2, [r3, #24]
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	f042 0202 	orr.w	r2, r2, #2
 8009dee:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	7c1b      	ldrb	r3, [r3, #16]
 8009df4:	2b01      	cmp	r3, #1
 8009df6:	d108      	bne.n	8009e0a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	699a      	ldr	r2, [r3, #24]
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e06:	619a      	str	r2, [r3, #24]
 8009e08:	e007      	b.n	8009e1a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	699a      	ldr	r2, [r3, #24]
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009e18:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	7c5b      	ldrb	r3, [r3, #17]
 8009e1e:	2b01      	cmp	r3, #1
 8009e20:	d108      	bne.n	8009e34 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	699a      	ldr	r2, [r3, #24]
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009e30:	619a      	str	r2, [r3, #24]
 8009e32:	e007      	b.n	8009e44 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	699a      	ldr	r2, [r3, #24]
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009e42:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	7c9b      	ldrb	r3, [r3, #18]
 8009e48:	2b01      	cmp	r3, #1
 8009e4a:	d108      	bne.n	8009e5e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	699a      	ldr	r2, [r3, #24]
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009e5a:	619a      	str	r2, [r3, #24]
 8009e5c:	e007      	b.n	8009e6e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	699a      	ldr	r2, [r3, #24]
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009e6c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	699b      	ldr	r3, [r3, #24]
 8009e74:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	689a      	ldr	r2, [r3, #8]
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	430a      	orrs	r2, r1
 8009e82:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	699a      	ldr	r2, [r3, #24]
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8009e92:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	691a      	ldr	r2, [r3, #16]
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f022 0210 	bic.w	r2, r2, #16
 8009ea2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	68db      	ldr	r3, [r3, #12]
 8009ea8:	2b01      	cmp	r3, #1
 8009eaa:	d108      	bne.n	8009ebe <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	699a      	ldr	r2, [r3, #24]
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	f042 0204 	orr.w	r2, r2, #4
 8009eba:	619a      	str	r2, [r3, #24]
 8009ebc:	e030      	b.n	8009f20 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	68db      	ldr	r3, [r3, #12]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d02c      	beq.n	8009f20 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	68db      	ldr	r3, [r3, #12]
 8009eca:	2b02      	cmp	r3, #2
 8009ecc:	d020      	beq.n	8009f10 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	699a      	ldr	r2, [r3, #24]
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009edc:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	691a      	ldr	r2, [r3, #16]
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	f042 0210 	orr.w	r2, r2, #16
 8009eec:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	68db      	ldr	r3, [r3, #12]
 8009ef2:	2b03      	cmp	r3, #3
 8009ef4:	d114      	bne.n	8009f20 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	699a      	ldr	r2, [r3, #24]
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	f042 0220 	orr.w	r2, r2, #32
 8009f04:	619a      	str	r2, [r3, #24]
 8009f06:	e00b      	b.n	8009f20 <HAL_FDCAN_Init+0x234>
 8009f08:	08015320 	.word	0x08015320
 8009f0c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	699a      	ldr	r2, [r3, #24]
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	f042 0220 	orr.w	r2, r2, #32
 8009f1e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	699b      	ldr	r3, [r3, #24]
 8009f24:	3b01      	subs	r3, #1
 8009f26:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	69db      	ldr	r3, [r3, #28]
 8009f2c:	3b01      	subs	r3, #1
 8009f2e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8009f30:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6a1b      	ldr	r3, [r3, #32]
 8009f36:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8009f38:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	695b      	ldr	r3, [r3, #20]
 8009f40:	3b01      	subs	r3, #1
 8009f42:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8009f48:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8009f4a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	689b      	ldr	r3, [r3, #8]
 8009f50:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009f54:	d115      	bne.n	8009f82 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f5a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f60:	3b01      	subs	r3, #1
 8009f62:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8009f64:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f6a:	3b01      	subs	r3, #1
 8009f6c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8009f6e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f76:	3b01      	subs	r3, #1
 8009f78:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8009f7e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8009f80:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d00a      	beq.n	8009fa0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	430a      	orrs	r2, r1
 8009f9c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009fa8:	4413      	add	r3, r2
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d011      	beq.n	8009fd2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8009fb6:	f023 0107 	bic.w	r1, r3, #7
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009fbe:	009b      	lsls	r3, r3, #2
 8009fc0:	3360      	adds	r3, #96	; 0x60
 8009fc2:	443b      	add	r3, r7
 8009fc4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	430a      	orrs	r2, r1
 8009fce:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d011      	beq.n	8009ffe <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8009fe2:	f023 0107 	bic.w	r1, r3, #7
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009fea:	009b      	lsls	r3, r3, #2
 8009fec:	3360      	adds	r3, #96	; 0x60
 8009fee:	443b      	add	r3, r7
 8009ff0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	430a      	orrs	r2, r1
 8009ffa:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a002:	2b00      	cmp	r3, #0
 800a004:	d012      	beq.n	800a02c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800a00e:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a016:	009b      	lsls	r3, r3, #2
 800a018:	3360      	adds	r3, #96	; 0x60
 800a01a:	443b      	add	r3, r7
 800a01c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800a020:	011a      	lsls	r2, r3, #4
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	430a      	orrs	r2, r1
 800a028:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a030:	2b00      	cmp	r3, #0
 800a032:	d012      	beq.n	800a05a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800a03c:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a044:	009b      	lsls	r3, r3, #2
 800a046:	3360      	adds	r3, #96	; 0x60
 800a048:	443b      	add	r3, r7
 800a04a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800a04e:	021a      	lsls	r2, r3, #8
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	430a      	orrs	r2, r1
 800a056:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	4a11      	ldr	r2, [pc, #68]	; (800a0a4 <HAL_FDCAN_Init+0x3b8>)
 800a060:	4293      	cmp	r3, r2
 800a062:	d107      	bne.n	800a074 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	685b      	ldr	r3, [r3, #4]
 800a068:	689a      	ldr	r2, [r3, #8]
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	685b      	ldr	r3, [r3, #4]
 800a06e:	f022 0203 	bic.w	r2, r2, #3
 800a072:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	2200      	movs	r2, #0
 800a078:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2200      	movs	r2, #0
 800a080:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2201      	movs	r2, #1
 800a088:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800a08c:	6878      	ldr	r0, [r7, #4]
 800a08e:	f000 ff55 	bl	800af3c <FDCAN_CalcultateRamBlockAddresses>
 800a092:	4603      	mov	r3, r0
 800a094:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 800a098:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 800a09c:	4618      	mov	r0, r3
 800a09e:	3760      	adds	r7, #96	; 0x60
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bd80      	pop	{r7, pc}
 800a0a4:	4000a000 	.word	0x4000a000

0800a0a8 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 800a0a8:	b480      	push	{r7}
 800a0aa:	b087      	sub	sp, #28
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
 800a0b0:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800a0b8:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800a0ba:	7bfb      	ldrb	r3, [r7, #15]
 800a0bc:	2b01      	cmp	r3, #1
 800a0be:	d002      	beq.n	800a0c6 <HAL_FDCAN_ConfigFilter+0x1e>
 800a0c0:	7bfb      	ldrb	r3, [r7, #15]
 800a0c2:	2b02      	cmp	r3, #2
 800a0c4:	d157      	bne.n	800a176 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800a0c6:	683b      	ldr	r3, [r7, #0]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d12b      	bne.n	800a126 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	68db      	ldr	r3, [r3, #12]
 800a0d2:	2b07      	cmp	r3, #7
 800a0d4:	d10d      	bne.n	800a0f2 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	691b      	ldr	r3, [r3, #16]
 800a0da:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	69db      	ldr	r3, [r3, #28]
 800a0e0:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800a0e2:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800a0e8:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 800a0ea:	f043 5360 	orr.w	r3, r3, #939524096	; 0x38000000
 800a0ee:	617b      	str	r3, [r7, #20]
 800a0f0:	e00e      	b.n	800a110 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	689b      	ldr	r3, [r3, #8]
 800a0f6:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	68db      	ldr	r3, [r3, #12]
 800a0fc:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800a0fe:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 800a100:	683b      	ldr	r3, [r7, #0]
 800a102:	691b      	ldr	r3, [r3, #16]
 800a104:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 800a106:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800a10c:	4313      	orrs	r3, r2
 800a10e:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	685b      	ldr	r3, [r3, #4]
 800a118:	009b      	lsls	r3, r3, #2
 800a11a:	4413      	add	r3, r2
 800a11c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	697a      	ldr	r2, [r7, #20]
 800a122:	601a      	str	r2, [r3, #0]
 800a124:	e025      	b.n	800a172 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	68db      	ldr	r3, [r3, #12]
 800a12a:	075a      	lsls	r2, r3, #29
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	691b      	ldr	r3, [r3, #16]
 800a130:	4313      	orrs	r3, r2
 800a132:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800a134:	683b      	ldr	r3, [r7, #0]
 800a136:	68db      	ldr	r3, [r3, #12]
 800a138:	2b07      	cmp	r3, #7
 800a13a:	d103      	bne.n	800a144 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	699b      	ldr	r3, [r3, #24]
 800a140:	613b      	str	r3, [r7, #16]
 800a142:	e006      	b.n	800a152 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	689b      	ldr	r3, [r3, #8]
 800a148:	079a      	lsls	r2, r3, #30
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	695b      	ldr	r3, [r3, #20]
 800a14e:	4313      	orrs	r3, r2
 800a150:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a156:	683b      	ldr	r3, [r7, #0]
 800a158:	685b      	ldr	r3, [r3, #4]
 800a15a:	00db      	lsls	r3, r3, #3
 800a15c:	4413      	add	r3, r2
 800a15e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800a160:	68bb      	ldr	r3, [r7, #8]
 800a162:	697a      	ldr	r2, [r7, #20]
 800a164:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	3304      	adds	r3, #4
 800a16a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	693a      	ldr	r2, [r7, #16]
 800a170:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800a172:	2300      	movs	r3, #0
 800a174:	e008      	b.n	800a188 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a17c:	f043 0202 	orr.w	r2, r3, #2
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 800a186:	2301      	movs	r3, #1
  }
}
 800a188:	4618      	mov	r0, r3
 800a18a:	371c      	adds	r7, #28
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr

0800a194 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 800a194:	b480      	push	{r7}
 800a196:	b085      	sub	sp, #20
 800a198:	af00      	add	r7, sp, #0
 800a19a:	60f8      	str	r0, [r7, #12]
 800a19c:	60b9      	str	r1, [r7, #8]
 800a19e:	607a      	str	r2, [r7, #4]
 800a1a0:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800a1a8:	b2db      	uxtb	r3, r3
 800a1aa:	2b01      	cmp	r3, #1
 800a1ac:	d110      	bne.n	800a1d0 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800a1ae:	68bb      	ldr	r3, [r7, #8]
 800a1b0:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800a1b6:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800a1bc:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800a1c4:	69ba      	ldr	r2, [r7, #24]
 800a1c6:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800a1c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	e008      	b.n	800a1e2 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a1d6:	f043 0204 	orr.w	r2, r3, #4
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 800a1e0:	2301      	movs	r3, #1
  }
}
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	3714      	adds	r7, #20
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ec:	4770      	bx	lr

0800a1ee <HAL_FDCAN_ConfigRxFifoOverwrite>:
  * @param  OperationMode operation mode.
  *         This parameter can be a value of @arg FDCAN_Rx_FIFO_operation_mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigRxFifoOverwrite(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo, uint32_t OperationMode)
{
 800a1ee:	b480      	push	{r7}
 800a1f0:	b085      	sub	sp, #20
 800a1f2:	af00      	add	r7, sp, #0
 800a1f4:	60f8      	str	r0, [r7, #12]
 800a1f6:	60b9      	str	r1, [r7, #8]
 800a1f8:	607a      	str	r2, [r7, #4]
  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));
  assert_param(IS_FDCAN_RX_FIFO_MODE(OperationMode));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800a200:	b2db      	uxtb	r3, r3
 800a202:	2b01      	cmp	r3, #1
 800a204:	d11d      	bne.n	800a242 <HAL_FDCAN_ConfigRxFifoOverwrite+0x54>
  {
    if (RxFifo == FDCAN_RX_FIFO0)
 800a206:	68bb      	ldr	r3, [r7, #8]
 800a208:	2b40      	cmp	r3, #64	; 0x40
 800a20a:	d10c      	bne.n	800a226 <HAL_FDCAN_ConfigRxFifoOverwrite+0x38>
    {
      /* Select FIFO 0 Operation Mode */
      MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0OM, OperationMode);
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800a214:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	687a      	ldr	r2, [r7, #4]
 800a21e:	430a      	orrs	r2, r1
 800a220:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 800a224:	e00b      	b.n	800a23e <HAL_FDCAN_ConfigRxFifoOverwrite+0x50>
    }
    else /* RxFifo == FDCAN_RX_FIFO1 */
    {
      /* Select FIFO 1 Operation Mode */
      MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1OM, OperationMode);
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800a22e:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	687a      	ldr	r2, [r7, #4]
 800a238:	430a      	orrs	r2, r1
 800a23a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }

    /* Return function status */
    return HAL_OK;
 800a23e:	2300      	movs	r3, #0
 800a240:	e008      	b.n	800a254 <HAL_FDCAN_ConfigRxFifoOverwrite+0x66>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a248:	f043 0204 	orr.w	r2, r3, #4
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 800a252:	2301      	movs	r3, #1
  }
}
 800a254:	4618      	mov	r0, r3
 800a256:	3714      	adds	r7, #20
 800a258:	46bd      	mov	sp, r7
 800a25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25e:	4770      	bx	lr

0800a260 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800a260:	b480      	push	{r7}
 800a262:	b083      	sub	sp, #12
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800a26e:	b2db      	uxtb	r3, r3
 800a270:	2b01      	cmp	r3, #1
 800a272:	d111      	bne.n	800a298 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2202      	movs	r2, #2
 800a278:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	699a      	ldr	r2, [r3, #24]
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	f022 0201 	bic.w	r2, r2, #1
 800a28a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2200      	movs	r2, #0
 800a290:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Return function status */
    return HAL_OK;
 800a294:	2300      	movs	r3, #0
 800a296:	e008      	b.n	800a2aa <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a29e:	f043 0204 	orr.w	r2, r3, #4
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 800a2a8:	2301      	movs	r3, #1
  }
}
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	370c      	adds	r7, #12
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b4:	4770      	bx	lr

0800a2b6 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxHeader pointer to a FDCAN_TxHeaderTypeDef structure.
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData)
{
 800a2b6:	b580      	push	{r7, lr}
 800a2b8:	b086      	sub	sp, #24
 800a2ba:	af00      	add	r7, sp, #0
 800a2bc:	60f8      	str	r0, [r7, #12]
 800a2be:	60b9      	str	r1, [r7, #8]
 800a2c0:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800a2c8:	b2db      	uxtb	r3, r3
 800a2ca:	2b02      	cmp	r3, #2
 800a2cc:	d141      	bne.n	800a352 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800a2d6:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d109      	bne.n	800a2f2 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a2e4:	f043 0220 	orr.w	r2, r3, #32
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      return HAL_ERROR;
 800a2ee:	2301      	movs	r3, #1
 800a2f0:	e038      	b.n	800a364 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800a2fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d009      	beq.n	800a316 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a308:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      return HAL_ERROR;
 800a312:	2301      	movs	r3, #1
 800a314:	e026      	b.n	800a364 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800a31e:	0c1b      	lsrs	r3, r3, #16
 800a320:	f003 031f 	and.w	r3, r3, #31
 800a324:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800a326:	697b      	ldr	r3, [r7, #20]
 800a328:	687a      	ldr	r2, [r7, #4]
 800a32a:	68b9      	ldr	r1, [r7, #8]
 800a32c:	68f8      	ldr	r0, [r7, #12]
 800a32e:	f000 ff8b 	bl	800b248 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	2101      	movs	r1, #1
 800a338:	697a      	ldr	r2, [r7, #20]
 800a33a:	fa01 f202 	lsl.w	r2, r1, r2
 800a33e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800a342:	2201      	movs	r2, #1
 800a344:	697b      	ldr	r3, [r7, #20]
 800a346:	409a      	lsls	r2, r3
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    }

    /* Return function status */
    return HAL_OK;
 800a34e:	2300      	movs	r3, #0
 800a350:	e008      	b.n	800a364 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a358:	f043 0208 	orr.w	r2, r3, #8
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 800a362:	2301      	movs	r3, #1
  }
}
 800a364:	4618      	mov	r0, r3
 800a366:	3718      	adds	r7, #24
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <HAL_FDCAN_GetLatestTxFifoQRequestBuffer>:
  * @retval Tx buffer index of last Tx FIFO/Queue request
  *          - Any value of @arg FDCAN_Tx_location if Tx request has been submitted.
  *          - 0 if no Tx FIFO/Queue request have been submitted.
  */
uint32_t HAL_FDCAN_GetLatestTxFifoQRequestBuffer(FDCAN_HandleTypeDef *hfdcan)
{
 800a36c:	b480      	push	{r7}
 800a36e:	b083      	sub	sp, #12
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
  /* Return Last Tx FIFO/Queue Request Buffer */
  return hfdcan->LatestTxFifoQRequest;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
}
 800a37a:	4618      	mov	r0, r3
 800a37c:	370c      	adds	r7, #12
 800a37e:	46bd      	mov	sp, r7
 800a380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a384:	4770      	bx	lr

0800a386 <HAL_FDCAN_AbortTxRequest>:
  * @param  BufferIndex buffer index.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AbortTxRequest(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndex)
{
 800a386:	b480      	push	{r7}
 800a388:	b083      	sub	sp, #12
 800a38a:	af00      	add	r7, sp, #0
 800a38c:	6078      	str	r0, [r7, #4]
 800a38e:	6039      	str	r1, [r7, #0]
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800a396:	b2db      	uxtb	r3, r3
 800a398:	2b02      	cmp	r3, #2
 800a39a:	d106      	bne.n	800a3aa <HAL_FDCAN_AbortTxRequest+0x24>
  {
    /* Add cancellation request */
    hfdcan->Instance->TXBCR = BufferIndex;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	683a      	ldr	r2, [r7, #0]
 800a3a2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

    /* Return function status */
    return HAL_OK;
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	e008      	b.n	800a3bc <HAL_FDCAN_AbortTxRequest+0x36>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a3b0:	f043 0208 	orr.w	r2, r3, #8
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 800a3ba:	2301      	movs	r3, #1
  }
}
 800a3bc:	4618      	mov	r0, r3
 800a3be:	370c      	adds	r7, #12
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c6:	4770      	bx	lr

0800a3c8 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxHeader pointer to a FDCAN_RxHeaderTypeDef structure.
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation, FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800a3c8:	b480      	push	{r7}
 800a3ca:	b08b      	sub	sp, #44	; 0x2c
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	60f8      	str	r0, [r7, #12]
 800a3d0:	60b9      	str	r1, [r7, #8]
 800a3d2:	607a      	str	r2, [r7, #4]
 800a3d4:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800a3e0:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800a3e2:	7efb      	ldrb	r3, [r7, #27]
 800a3e4:	2b02      	cmp	r3, #2
 800a3e6:	f040 814b 	bne.w	800a680 <HAL_FDCAN_GetRxMessage+0x2b8>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800a3ea:	68bb      	ldr	r3, [r7, #8]
 800a3ec:	2b40      	cmp	r3, #64	; 0x40
 800a3ee:	d14d      	bne.n	800a48c <HAL_FDCAN_GetRxMessage+0xc4>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800a3f8:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d109      	bne.n	800a414 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a406:	f043 0220 	orr.w	r2, r3, #32
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 800a410:	2301      	movs	r3, #1
 800a412:	e13e      	b.n	800a692 <HAL_FDCAN_GetRxMessage+0x2ca>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a41c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a420:	2b00      	cmp	r3, #0
 800a422:	d109      	bne.n	800a438 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a42a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 800a434:	2301      	movs	r3, #1
 800a436:	e12c      	b.n	800a692 <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on*/
        if(((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a440:	0e1b      	lsrs	r3, r3, #24
 800a442:	f003 0301 	and.w	r3, r3, #1
 800a446:	2b01      	cmp	r3, #1
 800a448:	d10b      	bne.n	800a462 <HAL_FDCAN_GetRxMessage+0x9a>
        {
          if(((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800a452:	0fdb      	lsrs	r3, r3, #31
 800a454:	f003 0301 	and.w	r3, r3, #1
 800a458:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a45c:	d101      	bne.n	800a462 <HAL_FDCAN_GetRxMessage+0x9a>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800a45e:	2301      	movs	r3, #1
 800a460:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index*/
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a46a:	0a1b      	lsrs	r3, r3, #8
 800a46c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a470:	69fa      	ldr	r2, [r7, #28]
 800a472:	4413      	add	r3, r2
 800a474:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a47e:	69f9      	ldr	r1, [r7, #28]
 800a480:	fb01 f303 	mul.w	r3, r1, r3
 800a484:	009b      	lsls	r3, r3, #2
 800a486:	4413      	add	r3, r2
 800a488:	627b      	str	r3, [r7, #36]	; 0x24
 800a48a:	e069      	b.n	800a560 <HAL_FDCAN_GetRxMessage+0x198>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800a48c:	68bb      	ldr	r3, [r7, #8]
 800a48e:	2b41      	cmp	r3, #65	; 0x41
 800a490:	d14d      	bne.n	800a52e <HAL_FDCAN_GetRxMessage+0x166>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800a49a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d109      	bne.n	800a4b6 <HAL_FDCAN_GetRxMessage+0xee>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a4a8:	f043 0220 	orr.w	r2, r3, #32
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 800a4b2:	2301      	movs	r3, #1
 800a4b4:	e0ed      	b.n	800a692 <HAL_FDCAN_GetRxMessage+0x2ca>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a4be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d109      	bne.n	800a4da <HAL_FDCAN_GetRxMessage+0x112>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a4cc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	e0db      	b.n	800a692 <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on*/
        if(((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a4e2:	0e1b      	lsrs	r3, r3, #24
 800a4e4:	f003 0301 	and.w	r3, r3, #1
 800a4e8:	2b01      	cmp	r3, #1
 800a4ea:	d10b      	bne.n	800a504 <HAL_FDCAN_GetRxMessage+0x13c>
        {
          if(((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800a4f4:	0fdb      	lsrs	r3, r3, #31
 800a4f6:	f003 0301 	and.w	r3, r3, #1
 800a4fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a4fe:	d101      	bne.n	800a504 <HAL_FDCAN_GetRxMessage+0x13c>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800a500:	2301      	movs	r3, #1
 800a502:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index*/
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a50c:	0a1b      	lsrs	r3, r3, #8
 800a50e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a512:	69fa      	ldr	r2, [r7, #28]
 800a514:	4413      	add	r3, r2
 800a516:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a520:	69f9      	ldr	r1, [r7, #28]
 800a522:	fb01 f303 	mul.w	r3, r1, r3
 800a526:	009b      	lsls	r3, r3, #2
 800a528:	4413      	add	r3, r2
 800a52a:	627b      	str	r3, [r7, #36]	; 0x24
 800a52c:	e018      	b.n	800a560 <HAL_FDCAN_GetRxMessage+0x198>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a532:	68ba      	ldr	r2, [r7, #8]
 800a534:	429a      	cmp	r2, r3
 800a536:	d309      	bcc.n	800a54c <HAL_FDCAN_GetRxMessage+0x184>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a53e:	f043 0220 	orr.w	r2, r3, #32
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 800a548:	2301      	movs	r3, #1
 800a54a:	e0a2      	b.n	800a692 <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a554:	68b9      	ldr	r1, [r7, #8]
 800a556:	fb01 f303 	mul.w	r3, r1, r3
 800a55a:	009b      	lsls	r3, r3, #2
 800a55c:	4413      	add	r3, r2
 800a55e:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800a560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	685b      	ldr	r3, [r3, #4]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d107      	bne.n	800a584 <HAL_FDCAN_GetRxMessage+0x1bc>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18);
 800a574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	0c9b      	lsrs	r3, r3, #18
 800a57a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	601a      	str	r2, [r3, #0]
 800a582:	e005      	b.n	800a590 <HAL_FDCAN_GetRxMessage+0x1c8>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800a584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800a590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800a59c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800a5a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5aa:	3304      	adds	r3, #4
 800a5ac:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800a5ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	b29a      	uxth	r2, r3
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800a5b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800a5c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800a5d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24);
 800a5dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	0e1b      	lsrs	r3, r3, #24
 800a5e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31);
 800a5ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	0fda      	lsrs	r2, r3, #31
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800a5f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5f6:	3304      	adds	r3, #4
 800a5f8:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800a5fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5fc:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16]; ByteCounter++)
 800a5fe:	2300      	movs	r3, #0
 800a600:	623b      	str	r3, [r7, #32]
 800a602:	e00a      	b.n	800a61a <HAL_FDCAN_GetRxMessage+0x252>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800a604:	697a      	ldr	r2, [r7, #20]
 800a606:	6a3b      	ldr	r3, [r7, #32]
 800a608:	441a      	add	r2, r3
 800a60a:	6839      	ldr	r1, [r7, #0]
 800a60c:	6a3b      	ldr	r3, [r7, #32]
 800a60e:	440b      	add	r3, r1
 800a610:	7812      	ldrb	r2, [r2, #0]
 800a612:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16]; ByteCounter++)
 800a614:	6a3b      	ldr	r3, [r7, #32]
 800a616:	3301      	adds	r3, #1
 800a618:	623b      	str	r3, [r7, #32]
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	68db      	ldr	r3, [r3, #12]
 800a61e:	0c1b      	lsrs	r3, r3, #16
 800a620:	4a1f      	ldr	r2, [pc, #124]	; (800a6a0 <HAL_FDCAN_GetRxMessage+0x2d8>)
 800a622:	5cd3      	ldrb	r3, [r2, r3]
 800a624:	461a      	mov	r2, r3
 800a626:	6a3b      	ldr	r3, [r7, #32]
 800a628:	4293      	cmp	r3, r2
 800a62a:	d3eb      	bcc.n	800a604 <HAL_FDCAN_GetRxMessage+0x23c>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800a62c:	68bb      	ldr	r3, [r7, #8]
 800a62e:	2b40      	cmp	r3, #64	; 0x40
 800a630:	d105      	bne.n	800a63e <HAL_FDCAN_GetRxMessage+0x276>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	69fa      	ldr	r2, [r7, #28]
 800a638:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 800a63c:	e01e      	b.n	800a67c <HAL_FDCAN_GetRxMessage+0x2b4>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800a63e:	68bb      	ldr	r3, [r7, #8]
 800a640:	2b41      	cmp	r3, #65	; 0x41
 800a642:	d105      	bne.n	800a650 <HAL_FDCAN_GetRxMessage+0x288>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	69fa      	ldr	r2, [r7, #28]
 800a64a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 800a64e:	e015      	b.n	800a67c <HAL_FDCAN_GetRxMessage+0x2b4>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 800a650:	68bb      	ldr	r3, [r7, #8]
 800a652:	2b1f      	cmp	r3, #31
 800a654:	d808      	bhi.n	800a668 <HAL_FDCAN_GetRxMessage+0x2a0>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1 << RxLocation);
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	2101      	movs	r1, #1
 800a65c:	68ba      	ldr	r2, [r7, #8]
 800a65e:	fa01 f202 	lsl.w	r2, r1, r2
 800a662:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 800a666:	e009      	b.n	800a67c <HAL_FDCAN_GetRxMessage+0x2b4>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1 << (RxLocation & 0x1FU));
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	f003 021f 	and.w	r2, r3, #31
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	2101      	movs	r1, #1
 800a674:	fa01 f202 	lsl.w	r2, r1, r2
 800a678:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 800a67c:	2300      	movs	r3, #0
 800a67e:	e008      	b.n	800a692 <HAL_FDCAN_GetRxMessage+0x2ca>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a686:	f043 0208 	orr.w	r2, r3, #8
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 800a690:	2301      	movs	r3, #1
  }
}
 800a692:	4618      	mov	r0, r3
 800a694:	372c      	adds	r7, #44	; 0x2c
 800a696:	46bd      	mov	sp, r7
 800a698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69c:	4770      	bx	lr
 800a69e:	bf00      	nop
 800a6a0:	080153e8 	.word	0x080153e8

0800a6a4 <HAL_FDCAN_GetProtocolStatus>:
  *         the configuration information for the specified FDCAN.
  * @param  ProtocolStatus pointer to an FDCAN_ProtocolStatusTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetProtocolStatus(FDCAN_HandleTypeDef *hfdcan, FDCAN_ProtocolStatusTypeDef *ProtocolStatus)
{
 800a6a4:	b480      	push	{r7}
 800a6a6:	b085      	sub	sp, #20
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	6078      	str	r0, [r7, #4]
 800a6ac:	6039      	str	r1, [r7, #0]
  uint32_t StatusReg;

  /* Read the protocol status register */
  StatusReg = READ_REG(hfdcan->Instance->PSR);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6b4:	60fb      	str	r3, [r7, #12]

  /* Fill the protocol status structure */
  ProtocolStatus->LastErrorCode = (StatusReg & FDCAN_PSR_LEC);
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	f003 0207 	and.w	r2, r3, #7
 800a6bc:	683b      	ldr	r3, [r7, #0]
 800a6be:	601a      	str	r2, [r3, #0]
  ProtocolStatus->DataLastErrorCode = ((StatusReg & FDCAN_PSR_DLEC) >> FDCAN_PSR_DLEC_Pos);
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	0a1b      	lsrs	r3, r3, #8
 800a6c4:	f003 0207 	and.w	r2, r3, #7
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	605a      	str	r2, [r3, #4]
  ProtocolStatus->Activity = (StatusReg & FDCAN_PSR_ACT);
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	f003 0218 	and.w	r2, r3, #24
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	609a      	str	r2, [r3, #8]
  ProtocolStatus->ErrorPassive = ((StatusReg & FDCAN_PSR_EP) >> FDCAN_PSR_EP_Pos);
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	095b      	lsrs	r3, r3, #5
 800a6da:	f003 0201 	and.w	r2, r3, #1
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	60da      	str	r2, [r3, #12]
  ProtocolStatus->Warning = ((StatusReg & FDCAN_PSR_EW) >> FDCAN_PSR_EW_Pos);
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	099b      	lsrs	r3, r3, #6
 800a6e6:	f003 0201 	and.w	r2, r3, #1
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	611a      	str	r2, [r3, #16]
  ProtocolStatus->BusOff = ((StatusReg & FDCAN_PSR_BO) >> FDCAN_PSR_BO_Pos);
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	09db      	lsrs	r3, r3, #7
 800a6f2:	f003 0201 	and.w	r2, r3, #1
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	615a      	str	r2, [r3, #20]
  ProtocolStatus->RxESIflag = ((StatusReg & FDCAN_PSR_RESI) >> FDCAN_PSR_RESI_Pos);
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	0adb      	lsrs	r3, r3, #11
 800a6fe:	f003 0201 	and.w	r2, r3, #1
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	619a      	str	r2, [r3, #24]
  ProtocolStatus->RxBRSflag = ((StatusReg & FDCAN_PSR_RBRS) >> FDCAN_PSR_RBRS_Pos);
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	0b1b      	lsrs	r3, r3, #12
 800a70a:	f003 0201 	and.w	r2, r3, #1
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	61da      	str	r2, [r3, #28]
  ProtocolStatus->RxFDFflag = ((StatusReg & FDCAN_PSR_REDL) >> FDCAN_PSR_REDL_Pos);
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	0b5b      	lsrs	r3, r3, #13
 800a716:	f003 0201 	and.w	r2, r3, #1
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	621a      	str	r2, [r3, #32]
  ProtocolStatus->ProtocolException = ((StatusReg & FDCAN_PSR_PXE) >> FDCAN_PSR_PXE_Pos);
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	0b9b      	lsrs	r3, r3, #14
 800a722:	f003 0201 	and.w	r2, r3, #1
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	625a      	str	r2, [r3, #36]	; 0x24
  ProtocolStatus->TDCvalue = ((StatusReg & FDCAN_PSR_TDCV) >> FDCAN_PSR_TDCV_Pos);
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	0c1b      	lsrs	r3, r3, #16
 800a72e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a732:	683b      	ldr	r3, [r7, #0]
 800a734:	629a      	str	r2, [r3, #40]	; 0x28

  /* Return function status */
  return HAL_OK;
 800a736:	2300      	movs	r3, #0
}
 800a738:	4618      	mov	r0, r3
 800a73a:	3714      	adds	r7, #20
 800a73c:	46bd      	mov	sp, r7
 800a73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a742:	4770      	bx	lr

0800a744 <HAL_FDCAN_GetErrorCounters>:
  *         the configuration information for the specified FDCAN.
  * @param  ErrorCounters pointer to an FDCAN_ErrorCountersTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetErrorCounters(FDCAN_HandleTypeDef *hfdcan, FDCAN_ErrorCountersTypeDef *ErrorCounters)
{
 800a744:	b480      	push	{r7}
 800a746:	b085      	sub	sp, #20
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]
 800a74c:	6039      	str	r1, [r7, #0]
  uint32_t CountersReg;

  /* Read the error counters register */
  CountersReg = READ_REG(hfdcan->Instance->ECR);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a754:	60fb      	str	r3, [r7, #12]

  /* Fill the error counters structure */
  ErrorCounters->TxErrorCnt = ((CountersReg & FDCAN_ECR_TEC) >> FDCAN_ECR_TEC_Pos);
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	b2da      	uxtb	r2, r3
 800a75a:	683b      	ldr	r3, [r7, #0]
 800a75c:	601a      	str	r2, [r3, #0]
  ErrorCounters->RxErrorCnt = ((CountersReg & FDCAN_ECR_REC) >> FDCAN_ECR_REC_Pos);
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	0a1b      	lsrs	r3, r3, #8
 800a762:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	605a      	str	r2, [r3, #4]
  ErrorCounters->RxErrorPassive = ((CountersReg & FDCAN_ECR_RP) >> FDCAN_ECR_RP_Pos);
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	0bdb      	lsrs	r3, r3, #15
 800a76e:	f003 0201 	and.w	r2, r3, #1
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	609a      	str	r2, [r3, #8]
  ErrorCounters->ErrorLogging = ((CountersReg & FDCAN_ECR_CEL) >> FDCAN_ECR_CEL_Pos);
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	0c1b      	lsrs	r3, r3, #16
 800a77a:	b2da      	uxtb	r2, r3
 800a77c:	683b      	ldr	r3, [r7, #0]
 800a77e:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 800a780:	2300      	movs	r3, #0
}
 800a782:	4618      	mov	r0, r3
 800a784:	3714      	adds	r7, #20
 800a786:	46bd      	mov	sp, r7
 800a788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78c:	4770      	bx	lr

0800a78e <HAL_FDCAN_IsTxBufferMessagePending>:
  * @retval Status
  *          - 0 : No pending transmission request on TxBufferIndex.
  *          - 1 : Pending transmission request on TxBufferIndex.
  */
uint32_t HAL_FDCAN_IsTxBufferMessagePending(FDCAN_HandleTypeDef *hfdcan, uint32_t TxBufferIndex)
{
 800a78e:	b480      	push	{r7}
 800a790:	b083      	sub	sp, #12
 800a792:	af00      	add	r7, sp, #0
 800a794:	6078      	str	r0, [r7, #4]
 800a796:	6039      	str	r1, [r7, #0]
  /* Check pending transmission request on the selected buffer */
  if ((hfdcan->Instance->TXBRP & TxBufferIndex) == 0U)
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 800a7a0:	683b      	ldr	r3, [r7, #0]
 800a7a2:	4013      	ands	r3, r2
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d101      	bne.n	800a7ac <HAL_FDCAN_IsTxBufferMessagePending+0x1e>
  {
    return 0;
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	e000      	b.n	800a7ae <HAL_FDCAN_IsTxBufferMessagePending+0x20>
  }
  return 1;
 800a7ac:	2301      	movs	r3, #1
}
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	370c      	adds	r7, #12
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b8:	4770      	bx	lr

0800a7ba <HAL_FDCAN_GetTxFifoFreeLevel>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Level Tx FIFO free level.
  */
uint32_t HAL_FDCAN_GetTxFifoFreeLevel(FDCAN_HandleTypeDef *hfdcan)
{
 800a7ba:	b480      	push	{r7}
 800a7bc:	b085      	sub	sp, #20
 800a7be:	af00      	add	r7, sp, #0
 800a7c0:	6078      	str	r0, [r7, #4]
  uint32_t FreeLevel;

  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800a7ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a7ce:	60fb      	str	r3, [r7, #12]

  /* Return Tx FIFO free level */
  return FreeLevel;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
}
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	3714      	adds	r7, #20
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7dc:	4770      	bx	lr

0800a7de <HAL_FDCAN_IsRestrictedOperationMode>:
  * @retval Status
  *          - 0 : Normal FDCAN operation.
  *          - 1 : Restricted Operation Mode active.
  */
uint32_t HAL_FDCAN_IsRestrictedOperationMode(FDCAN_HandleTypeDef *hfdcan)
{
 800a7de:	b480      	push	{r7}
 800a7e0:	b085      	sub	sp, #20
 800a7e2:	af00      	add	r7, sp, #0
 800a7e4:	6078      	str	r0, [r7, #4]
  uint32_t OperationMode;

  /* Get Operation Mode */
  OperationMode = ((hfdcan->Instance->CCCR & FDCAN_CCCR_ASM) >> FDCAN_CCCR_ASM_Pos);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	699b      	ldr	r3, [r3, #24]
 800a7ec:	089b      	lsrs	r3, r3, #2
 800a7ee:	f003 0301 	and.w	r3, r3, #1
 800a7f2:	60fb      	str	r3, [r7, #12]

  return OperationMode;
 800a7f4:	68fb      	ldr	r3, [r7, #12]
}
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	3714      	adds	r7, #20
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a800:	4770      	bx	lr

0800a802 <HAL_FDCAN_ConfigInterruptLines>:
  * @param  InterruptLine Interrupt line.
  *         This parameter can be a value of @arg FDCAN_Interrupt_Line.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigInterruptLines(FDCAN_HandleTypeDef *hfdcan, uint32_t ITList, uint32_t InterruptLine)
{
 800a802:	b480      	push	{r7}
 800a804:	b087      	sub	sp, #28
 800a806:	af00      	add	r7, sp, #0
 800a808:	60f8      	str	r0, [r7, #12]
 800a80a:	60b9      	str	r1, [r7, #8]
 800a80c:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800a814:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ITList));
  assert_param(IS_FDCAN_IT_LINE(InterruptLine));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800a816:	7dfb      	ldrb	r3, [r7, #23]
 800a818:	2b01      	cmp	r3, #1
 800a81a:	d002      	beq.n	800a822 <HAL_FDCAN_ConfigInterruptLines+0x20>
 800a81c:	7dfb      	ldrb	r3, [r7, #23]
 800a81e:	2b02      	cmp	r3, #2
 800a820:	d116      	bne.n	800a850 <HAL_FDCAN_ConfigInterruptLines+0x4e>
  {
    /* Assign list of interrupts to the selected line */
    if (InterruptLine == FDCAN_INTERRUPT_LINE0)
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2b01      	cmp	r3, #1
 800a826:	d109      	bne.n	800a83c <HAL_FDCAN_ConfigInterruptLines+0x3a>
    {
      CLEAR_BIT(hfdcan->Instance->ILS, ITList);
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800a82e:	68bb      	ldr	r3, [r7, #8]
 800a830:	43da      	mvns	r2, r3
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	400a      	ands	r2, r1
 800a838:	659a      	str	r2, [r3, #88]	; 0x58
 800a83a:	e007      	b.n	800a84c <HAL_FDCAN_ConfigInterruptLines+0x4a>
    }
    else /* InterruptLine == FDCAN_INTERRUPT_LINE1 */
    {
      SET_BIT(hfdcan->Instance->ILS, ITList);
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	68ba      	ldr	r2, [r7, #8]
 800a848:	430a      	orrs	r2, r1
 800a84a:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 800a84c:	2300      	movs	r3, #0
 800a84e:	e008      	b.n	800a862 <HAL_FDCAN_ConfigInterruptLines+0x60>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a856:	f043 0202 	orr.w	r2, r3, #2
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 800a860:	2301      	movs	r3, #1
  }
}
 800a862:	4618      	mov	r0, r3
 800a864:	371c      	adds	r7, #28
 800a866:	46bd      	mov	sp, r7
 800a868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86c:	4770      	bx	lr
	...

0800a870 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_COMPLETE
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes)
{
 800a870:	b480      	push	{r7}
 800a872:	b087      	sub	sp, #28
 800a874:	af00      	add	r7, sp, #0
 800a876:	60f8      	str	r0, [r7, #12]
 800a878:	60b9      	str	r1, [r7, #8]
 800a87a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800a882:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800a884:	7dfb      	ldrb	r3, [r7, #23]
 800a886:	2b01      	cmp	r3, #1
 800a888:	d002      	beq.n	800a890 <HAL_FDCAN_ActivateNotification+0x20>
 800a88a:	7dfb      	ldrb	r3, [r7, #23]
 800a88c:	2b02      	cmp	r3, #2
 800a88e:	d155      	bne.n	800a93c <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	4013      	ands	r3, r2
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d108      	bne.n	800a8b0 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	f042 0201 	orr.w	r2, r2, #1
 800a8ac:	65da      	str	r2, [r3, #92]	; 0x5c
 800a8ae:	e014      	b.n	800a8da <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	4013      	ands	r3, r2
 800a8ba:	68ba      	ldr	r2, [r7, #8]
 800a8bc:	429a      	cmp	r2, r3
 800a8be:	d108      	bne.n	800a8d2 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	f042 0202 	orr.w	r2, r2, #2
 800a8ce:	65da      	str	r2, [r3, #92]	; 0x5c
 800a8d0:	e003      	b.n	800a8da <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	2203      	movs	r2, #3
 800a8d8:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d009      	beq.n	800a8f8 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	687a      	ldr	r2, [r7, #4]
 800a8f2:	430a      	orrs	r2, r1
 800a8f4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800a8f8:	68bb      	ldr	r3, [r7, #8]
 800a8fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d009      	beq.n	800a916 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	f8d3 10e4 	ldr.w	r1, [r3, #228]	; 0xe4
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	687a      	ldr	r2, [r7, #4]
 800a910:	430a      	orrs	r2, r1
 800a912:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a91c:	68ba      	ldr	r2, [r7, #8]
 800a91e:	4b0f      	ldr	r3, [pc, #60]	; (800a95c <HAL_FDCAN_ActivateNotification+0xec>)
 800a920:	4013      	ands	r3, r2
 800a922:	68fa      	ldr	r2, [r7, #12]
 800a924:	6812      	ldr	r2, [r2, #0]
 800a926:	430b      	orrs	r3, r1
 800a928:	6553      	str	r3, [r2, #84]	; 0x54
 800a92a:	4b0d      	ldr	r3, [pc, #52]	; (800a960 <HAL_FDCAN_ActivateNotification+0xf0>)
 800a92c:	695a      	ldr	r2, [r3, #20]
 800a92e:	68bb      	ldr	r3, [r7, #8]
 800a930:	0f9b      	lsrs	r3, r3, #30
 800a932:	490b      	ldr	r1, [pc, #44]	; (800a960 <HAL_FDCAN_ActivateNotification+0xf0>)
 800a934:	4313      	orrs	r3, r2
 800a936:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 800a938:	2300      	movs	r3, #0
 800a93a:	e008      	b.n	800a94e <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a942:	f043 0202 	orr.w	r2, r3, #2
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 800a94c:	2301      	movs	r3, #1
  }
}
 800a94e:	4618      	mov	r0, r3
 800a950:	371c      	adds	r7, #28
 800a952:	46bd      	mov	sp, r7
 800a954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a958:	4770      	bx	lr
 800a95a:	bf00      	nop
 800a95c:	3fcfffff 	.word	0x3fcfffff
 800a960:	4000a800 	.word	0x4000a800

0800a964 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b096      	sub	sp, #88	; 0x58
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 800a96c:	4b95      	ldr	r3, [pc, #596]	; (800abc4 <HAL_FDCAN_IRQHandler+0x260>)
 800a96e:	691b      	ldr	r3, [r3, #16]
 800a970:	079b      	lsls	r3, r3, #30
 800a972:	657b      	str	r3, [r7, #84]	; 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 800a974:	4b93      	ldr	r3, [pc, #588]	; (800abc4 <HAL_FDCAN_IRQHandler+0x260>)
 800a976:	695b      	ldr	r3, [r3, #20]
 800a978:	079b      	lsls	r3, r3, #30
 800a97a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a97c:	4013      	ands	r3, r2
 800a97e:	657b      	str	r3, [r7, #84]	; 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a986:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800a98a:	653b      	str	r3, [r7, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a992:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a994:	4013      	ands	r3, r2
 800a996:	653b      	str	r3, [r7, #80]	; 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a99e:	f003 030f 	and.w	r3, r3, #15
 800a9a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9aa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a9ac:	4013      	ands	r3, r2
 800a9ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a9b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a9ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a9c4:	4013      	ands	r3, r2
 800a9c6:	64bb      	str	r3, [r7, #72]	; 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a9ce:	f003 5371 	and.w	r3, r3, #1010827264	; 0x3c400000
 800a9d2:	647b      	str	r3, [r7, #68]	; 0x44
  Errors &= hfdcan->Instance->IE;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a9dc:	4013      	ands	r3, r2
 800a9de:	647b      	str	r3, [r7, #68]	; 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a9e6:	f003 7360 	and.w	r3, r3, #58720256	; 0x3800000
 800a9ea:	643b      	str	r3, [r7, #64]	; 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a9f4:	4013      	ands	r3, r2
 800a9f6:	643b      	str	r3, [r7, #64]	; 0x40
  itsourceIE = hfdcan->Instance->IE;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  itflagIR = hfdcan->Instance->IR;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa06:	63bb      	str	r3, [r7, #56]	; 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800aa08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d00f      	beq.n	800aa32 <HAL_FDCAN_IRQHandler+0xce>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800aa12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d00a      	beq.n	800aa32 <HAL_FDCAN_IRQHandler+0xce>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	f44f 7280 	mov.w	r2, #256	; 0x100
 800aa24:	651a      	str	r2, [r3, #80]	; 0x50
 800aa26:	4b67      	ldr	r3, [pc, #412]	; (800abc4 <HAL_FDCAN_IRQHandler+0x260>)
 800aa28:	2200      	movs	r2, #0
 800aa2a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800aa2c:	6878      	ldr	r0, [r7, #4]
 800aa2e:	f000 fa39 	bl	800aea4 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800aa32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d01c      	beq.n	800aa76 <HAL_FDCAN_IRQHandler+0x112>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800aa3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d017      	beq.n	800aa76 <HAL_FDCAN_IRQHandler+0x112>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800aa4e:	637b      	str	r3, [r7, #52]	; 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800aa58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aa5a:	4013      	ands	r3, r2
 800aa5c:	637b      	str	r3, [r7, #52]	; 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800aa66:	651a      	str	r2, [r3, #80]	; 0x50
 800aa68:	4b56      	ldr	r3, [pc, #344]	; (800abc4 <HAL_FDCAN_IRQHandler+0x260>)
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800aa6e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800aa70:	6878      	ldr	r0, [r7, #4]
 800aa72:	f000 f9ee 	bl	800ae52 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800aa76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d00d      	beq.n	800aa98 <HAL_FDCAN_IRQHandler+0x134>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681a      	ldr	r2, [r3, #0]
 800aa80:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800aa82:	4b51      	ldr	r3, [pc, #324]	; (800abc8 <HAL_FDCAN_IRQHandler+0x264>)
 800aa84:	400b      	ands	r3, r1
 800aa86:	6513      	str	r3, [r2, #80]	; 0x50
 800aa88:	4a4e      	ldr	r2, [pc, #312]	; (800abc4 <HAL_FDCAN_IRQHandler+0x260>)
 800aa8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aa8c:	0f9b      	lsrs	r3, r3, #30
 800aa8e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 800aa90:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f000 f9b2 	bl	800adfc <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800aa98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d00d      	beq.n	800aaba <HAL_FDCAN_IRQHandler+0x156>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681a      	ldr	r2, [r3, #0]
 800aaa2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800aaa4:	4b48      	ldr	r3, [pc, #288]	; (800abc8 <HAL_FDCAN_IRQHandler+0x264>)
 800aaa6:	400b      	ands	r3, r1
 800aaa8:	6513      	str	r3, [r2, #80]	; 0x50
 800aaaa:	4a46      	ldr	r2, [pc, #280]	; (800abc4 <HAL_FDCAN_IRQHandler+0x260>)
 800aaac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aaae:	0f9b      	lsrs	r3, r3, #30
 800aab0:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800aab2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800aab4:	6878      	ldr	r0, [r7, #4]
 800aab6:	f000 f9ac 	bl	800ae12 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800aaba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d00d      	beq.n	800aadc <HAL_FDCAN_IRQHandler+0x178>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681a      	ldr	r2, [r3, #0]
 800aac4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800aac6:	4b40      	ldr	r3, [pc, #256]	; (800abc8 <HAL_FDCAN_IRQHandler+0x264>)
 800aac8:	400b      	ands	r3, r1
 800aaca:	6513      	str	r3, [r2, #80]	; 0x50
 800aacc:	4a3d      	ldr	r2, [pc, #244]	; (800abc4 <HAL_FDCAN_IRQHandler+0x260>)
 800aace:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aad0:	0f9b      	lsrs	r3, r3, #30
 800aad2:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800aad4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800aad6:	6878      	ldr	r0, [r7, #4]
 800aad8:	f7f6 fff2 	bl	8001ac0 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800aadc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d00d      	beq.n	800aafe <HAL_FDCAN_IRQHandler+0x19a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681a      	ldr	r2, [r3, #0]
 800aae6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800aae8:	4b37      	ldr	r3, [pc, #220]	; (800abc8 <HAL_FDCAN_IRQHandler+0x264>)
 800aaea:	400b      	ands	r3, r1
 800aaec:	6513      	str	r3, [r2, #80]	; 0x50
 800aaee:	4a35      	ldr	r2, [pc, #212]	; (800abc4 <HAL_FDCAN_IRQHandler+0x260>)
 800aaf0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aaf2:	0f9b      	lsrs	r3, r3, #30
 800aaf4:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800aaf6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800aaf8:	6878      	ldr	r0, [r7, #4]
 800aafa:	f7f7 fd25 	bl	8002548 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800aafe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d00f      	beq.n	800ab28 <HAL_FDCAN_IRQHandler+0x1c4>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800ab08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d00a      	beq.n	800ab28 <HAL_FDCAN_IRQHandler+0x1c4>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ab1a:	651a      	str	r2, [r3, #80]	; 0x50
 800ab1c:	4b29      	ldr	r3, [pc, #164]	; (800abc4 <HAL_FDCAN_IRQHandler+0x260>)
 800ab1e:	2200      	movs	r2, #0
 800ab20:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	f000 f980 	bl	800ae28 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 800ab28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d01c      	beq.n	800ab6c <HAL_FDCAN_IRQHandler+0x208>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800ab32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d017      	beq.n	800ab6c <HAL_FDCAN_IRQHandler+0x208>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800ab44:	633b      	str	r3, [r7, #48]	; 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ab4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab50:	4013      	ands	r3, r2
 800ab52:	633b      	str	r3, [r7, #48]	; 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ab5c:	651a      	str	r2, [r3, #80]	; 0x50
 800ab5e:	4b19      	ldr	r3, [pc, #100]	; (800abc4 <HAL_FDCAN_IRQHandler+0x260>)
 800ab60:	2200      	movs	r2, #0
 800ab62:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800ab64:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ab66:	6878      	ldr	r0, [r7, #4]
 800ab68:	f000 f968 	bl	800ae3c <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 800ab6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab6e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d00f      	beq.n	800ab96 <HAL_FDCAN_IRQHandler+0x232>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 800ab76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab78:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d00a      	beq.n	800ab96 <HAL_FDCAN_IRQHandler+0x232>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800ab88:	651a      	str	r2, [r3, #80]	; 0x50
 800ab8a:	4b0e      	ldr	r3, [pc, #56]	; (800abc4 <HAL_FDCAN_IRQHandler+0x260>)
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 800ab90:	6878      	ldr	r0, [r7, #4]
 800ab92:	f000 f969 	bl	800ae68 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800ab96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d015      	beq.n	800abcc <HAL_FDCAN_IRQHandler+0x268>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800aba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aba2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d010      	beq.n	800abcc <HAL_FDCAN_IRQHandler+0x268>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800abb2:	651a      	str	r2, [r3, #80]	; 0x50
 800abb4:	4b03      	ldr	r3, [pc, #12]	; (800abc4 <HAL_FDCAN_IRQHandler+0x260>)
 800abb6:	2200      	movs	r2, #0
 800abb8:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	f000 f95e 	bl	800ae7c <HAL_FDCAN_TimestampWraparoundCallback>
 800abc0:	e004      	b.n	800abcc <HAL_FDCAN_IRQHandler+0x268>
 800abc2:	bf00      	nop
 800abc4:	4000a800 	.word	0x4000a800
 800abc8:	3fcfffff 	.word	0x3fcfffff
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800abcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800abce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d00f      	beq.n	800abf6 <HAL_FDCAN_IRQHandler+0x292>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800abd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abd8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d00a      	beq.n	800abf6 <HAL_FDCAN_IRQHandler+0x292>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800abe8:	651a      	str	r2, [r3, #80]	; 0x50
 800abea:	4b81      	ldr	r3, [pc, #516]	; (800adf0 <HAL_FDCAN_IRQHandler+0x48c>)
 800abec:	2200      	movs	r2, #0
 800abee:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800abf0:	6878      	ldr	r0, [r7, #4]
 800abf2:	f000 f94d 	bl	800ae90 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800abf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800abf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d014      	beq.n	800ac2a <HAL_FDCAN_IRQHandler+0x2c6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800ac00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d00f      	beq.n	800ac2a <HAL_FDCAN_IRQHandler+0x2c6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800ac12:	651a      	str	r2, [r3, #80]	; 0x50
 800ac14:	4b76      	ldr	r3, [pc, #472]	; (800adf0 <HAL_FDCAN_IRQHandler+0x48c>)
 800ac16:	2200      	movs	r2, #0
 800ac18:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ac20:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800ac2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d00d      	beq.n	800ac4c <HAL_FDCAN_IRQHandler+0x2e8>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681a      	ldr	r2, [r3, #0]
 800ac34:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ac36:	4b6f      	ldr	r3, [pc, #444]	; (800adf4 <HAL_FDCAN_IRQHandler+0x490>)
 800ac38:	400b      	ands	r3, r1
 800ac3a:	6513      	str	r3, [r2, #80]	; 0x50
 800ac3c:	4a6c      	ldr	r2, [pc, #432]	; (800adf0 <HAL_FDCAN_IRQHandler+0x48c>)
 800ac3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac40:	0f9b      	lsrs	r3, r3, #30
 800ac42:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800ac44:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ac46:	6878      	ldr	r0, [r7, #4]
 800ac48:	f000 f940 	bl	800aecc <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800ac4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d011      	beq.n	800ac76 <HAL_FDCAN_IRQHandler+0x312>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681a      	ldr	r2, [r3, #0]
 800ac56:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ac58:	4b66      	ldr	r3, [pc, #408]	; (800adf4 <HAL_FDCAN_IRQHandler+0x490>)
 800ac5a:	400b      	ands	r3, r1
 800ac5c:	6513      	str	r3, [r2, #80]	; 0x50
 800ac5e:	4a64      	ldr	r2, [pc, #400]	; (800adf0 <HAL_FDCAN_IRQHandler+0x48c>)
 800ac60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac62:	0f9b      	lsrs	r3, r3, #30
 800ac64:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800ac6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac6e:	431a      	orrs	r2, r3
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	4a5f      	ldr	r2, [pc, #380]	; (800adf8 <HAL_FDCAN_IRQHandler+0x494>)
 800ac7c:	4293      	cmp	r3, r2
 800ac7e:	f040 80aa 	bne.w	800add6 <HAL_FDCAN_IRQHandler+0x472>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	685b      	ldr	r3, [r3, #4]
 800ac86:	689b      	ldr	r3, [r3, #8]
 800ac88:	f003 0303 	and.w	r3, r3, #3
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	f000 80a2 	beq.w	800add6 <HAL_FDCAN_IRQHandler+0x472>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	685b      	ldr	r3, [r3, #4]
 800ac96:	6a1b      	ldr	r3, [r3, #32]
 800ac98:	f003 030f 	and.w	r3, r3, #15
 800ac9c:	62fb      	str	r3, [r7, #44]	; 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	685b      	ldr	r3, [r3, #4]
 800aca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aca4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800aca6:	4013      	ands	r3, r2
 800aca8:	62fb      	str	r3, [r7, #44]	; 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	685b      	ldr	r3, [r3, #4]
 800acae:	6a1b      	ldr	r3, [r3, #32]
 800acb0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800acb4:	62bb      	str	r3, [r7, #40]	; 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	685b      	ldr	r3, [r3, #4]
 800acba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800acbe:	4013      	ands	r3, r2
 800acc0:	62bb      	str	r3, [r7, #40]	; 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	685b      	ldr	r3, [r3, #4]
 800acc6:	6a1b      	ldr	r3, [r3, #32]
 800acc8:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800accc:	627b      	str	r3, [r7, #36]	; 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	685b      	ldr	r3, [r3, #4]
 800acd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800acd6:	4013      	ands	r3, r2
 800acd8:	627b      	str	r3, [r7, #36]	; 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	685b      	ldr	r3, [r3, #4]
 800acde:	6a1b      	ldr	r3, [r3, #32]
 800ace0:	f403 43fc 	and.w	r3, r3, #32256	; 0x7e00
 800ace4:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	685b      	ldr	r3, [r3, #4]
 800acea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acec:	6a3a      	ldr	r2, [r7, #32]
 800acee:	4013      	ands	r3, r2
 800acf0:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	685b      	ldr	r3, [r3, #4]
 800acf6:	6a1b      	ldr	r3, [r3, #32]
 800acf8:	f403 23f0 	and.w	r3, r3, #491520	; 0x78000
 800acfc:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	685b      	ldr	r3, [r3, #4]
 800ad02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad04:	69fa      	ldr	r2, [r7, #28]
 800ad06:	4013      	ands	r3, r2
 800ad08:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	685b      	ldr	r3, [r3, #4]
 800ad0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad10:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	685b      	ldr	r3, [r3, #4]
 800ad16:	6a1b      	ldr	r3, [r3, #32]
 800ad18:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 800ad1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d007      	beq.n	800ad30 <HAL_FDCAN_IRQHandler+0x3cc>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	685b      	ldr	r3, [r3, #4]
 800ad24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ad26:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 800ad28:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ad2a:	6878      	ldr	r0, [r7, #4]
 800ad2c:	f000 f8d9 	bl	800aee2 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 800ad30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d007      	beq.n	800ad46 <HAL_FDCAN_IRQHandler+0x3e2>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	685b      	ldr	r3, [r3, #4]
 800ad3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ad3c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 800ad3e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ad40:	6878      	ldr	r0, [r7, #4]
 800ad42:	f000 f8d9 	bl	800aef8 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 800ad46:	69bb      	ldr	r3, [r7, #24]
 800ad48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d019      	beq.n	800ad84 <HAL_FDCAN_IRQHandler+0x420>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 800ad50:	697b      	ldr	r3, [r7, #20]
 800ad52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d014      	beq.n	800ad84 <HAL_FDCAN_IRQHandler+0x420>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	685b      	ldr	r3, [r3, #4]
 800ad5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad60:	0c1b      	lsrs	r3, r3, #16
 800ad62:	b29b      	uxth	r3, r3
 800ad64:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	685b      	ldr	r3, [r3, #4]
 800ad6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ad70:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	685b      	ldr	r3, [r3, #4]
 800ad76:	2240      	movs	r2, #64	; 0x40
 800ad78:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800ad7a:	68fa      	ldr	r2, [r7, #12]
 800ad7c:	6939      	ldr	r1, [r7, #16]
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	f000 f8c5 	bl	800af0e <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 800ad84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d007      	beq.n	800ad9a <HAL_FDCAN_IRQHandler+0x436>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	685b      	ldr	r3, [r3, #4]
 800ad8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad90:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 800ad92:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ad94:	6878      	ldr	r0, [r7, #4]
 800ad96:	f000 f8c6 	bl	800af26 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800ad9a:	6a3b      	ldr	r3, [r7, #32]
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d00b      	beq.n	800adb8 <HAL_FDCAN_IRQHandler+0x454>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	685b      	ldr	r3, [r3, #4]
 800ada4:	6a3a      	ldr	r2, [r7, #32]
 800ada6:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800adae:	6a3b      	ldr	r3, [r7, #32]
 800adb0:	431a      	orrs	r2, r3
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 800adb8:	69fb      	ldr	r3, [r7, #28]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d00b      	beq.n	800add6 <HAL_FDCAN_IRQHandler+0x472>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	685b      	ldr	r3, [r3, #4]
 800adc2:	69fa      	ldr	r2, [r7, #28]
 800adc4:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800adcc:	69fb      	ldr	r3, [r7, #28]
 800adce:	431a      	orrs	r2, r3
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800addc:	2b00      	cmp	r3, #0
 800adde:	d002      	beq.n	800ade6 <HAL_FDCAN_IRQHandler+0x482>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800ade0:	6878      	ldr	r0, [r7, #4]
 800ade2:	f000 f869 	bl	800aeb8 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800ade6:	bf00      	nop
 800ade8:	3758      	adds	r7, #88	; 0x58
 800adea:	46bd      	mov	sp, r7
 800adec:	bd80      	pop	{r7, pc}
 800adee:	bf00      	nop
 800adf0:	4000a800 	.word	0x4000a800
 800adf4:	3fcfffff 	.word	0x3fcfffff
 800adf8:	4000a000 	.word	0x4000a000

0800adfc <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 800adfc:	b480      	push	{r7}
 800adfe:	b083      	sub	sp, #12
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
 800ae04:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 800ae06:	bf00      	nop
 800ae08:	370c      	adds	r7, #12
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae10:	4770      	bx	lr

0800ae12 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800ae12:	b480      	push	{r7}
 800ae14:	b083      	sub	sp, #12
 800ae16:	af00      	add	r7, sp, #0
 800ae18:	6078      	str	r0, [r7, #4]
 800ae1a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800ae1c:	bf00      	nop
 800ae1e:	370c      	adds	r7, #12
 800ae20:	46bd      	mov	sp, r7
 800ae22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae26:	4770      	bx	lr

0800ae28 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800ae28:	b480      	push	{r7}
 800ae2a:	b083      	sub	sp, #12
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800ae30:	bf00      	nop
 800ae32:	370c      	adds	r7, #12
 800ae34:	46bd      	mov	sp, r7
 800ae36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae3a:	4770      	bx	lr

0800ae3c <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800ae3c:	b480      	push	{r7}
 800ae3e:	b083      	sub	sp, #12
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	6078      	str	r0, [r7, #4]
 800ae44:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800ae46:	bf00      	nop
 800ae48:	370c      	adds	r7, #12
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae50:	4770      	bx	lr

0800ae52 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800ae52:	b480      	push	{r7}
 800ae54:	b083      	sub	sp, #12
 800ae56:	af00      	add	r7, sp, #0
 800ae58:	6078      	str	r0, [r7, #4]
 800ae5a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800ae5c:	bf00      	nop
 800ae5e:	370c      	adds	r7, #12
 800ae60:	46bd      	mov	sp, r7
 800ae62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae66:	4770      	bx	lr

0800ae68 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800ae68:	b480      	push	{r7}
 800ae6a:	b083      	sub	sp, #12
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 800ae70:	bf00      	nop
 800ae72:	370c      	adds	r7, #12
 800ae74:	46bd      	mov	sp, r7
 800ae76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7a:	4770      	bx	lr

0800ae7c <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800ae7c:	b480      	push	{r7}
 800ae7e:	b083      	sub	sp, #12
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800ae84:	bf00      	nop
 800ae86:	370c      	adds	r7, #12
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8e:	4770      	bx	lr

0800ae90 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800ae90:	b480      	push	{r7}
 800ae92:	b083      	sub	sp, #12
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800ae98:	bf00      	nop
 800ae9a:	370c      	adds	r7, #12
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea2:	4770      	bx	lr

0800aea4 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800aea4:	b480      	push	{r7}
 800aea6:	b083      	sub	sp, #12
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800aeac:	bf00      	nop
 800aeae:	370c      	adds	r7, #12
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb6:	4770      	bx	lr

0800aeb8 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800aeb8:	b480      	push	{r7}
 800aeba:	b083      	sub	sp, #12
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800aec0:	bf00      	nop
 800aec2:	370c      	adds	r7, #12
 800aec4:	46bd      	mov	sp, r7
 800aec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeca:	4770      	bx	lr

0800aecc <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800aecc:	b480      	push	{r7}
 800aece:	b083      	sub	sp, #12
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
 800aed4:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800aed6:	bf00      	nop
 800aed8:	370c      	adds	r7, #12
 800aeda:	46bd      	mov	sp, r7
 800aedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee0:	4770      	bx	lr

0800aee2 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 800aee2:	b480      	push	{r7}
 800aee4:	b083      	sub	sp, #12
 800aee6:	af00      	add	r7, sp, #0
 800aee8:	6078      	str	r0, [r7, #4]
 800aeea:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 800aeec:	bf00      	nop
 800aeee:	370c      	adds	r7, #12
 800aef0:	46bd      	mov	sp, r7
 800aef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef6:	4770      	bx	lr

0800aef8 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 800aef8:	b480      	push	{r7}
 800aefa:	b083      	sub	sp, #12
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
 800af00:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 800af02:	bf00      	nop
 800af04:	370c      	adds	r7, #12
 800af06:	46bd      	mov	sp, r7
 800af08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0c:	4770      	bx	lr

0800af0e <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 800af0e:	b480      	push	{r7}
 800af10:	b085      	sub	sp, #20
 800af12:	af00      	add	r7, sp, #0
 800af14:	60f8      	str	r0, [r7, #12]
 800af16:	60b9      	str	r1, [r7, #8]
 800af18:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 800af1a:	bf00      	nop
 800af1c:	3714      	adds	r7, #20
 800af1e:	46bd      	mov	sp, r7
 800af20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af24:	4770      	bx	lr

0800af26 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 800af26:	b480      	push	{r7}
 800af28:	b083      	sub	sp, #12
 800af2a:	af00      	add	r7, sp, #0
 800af2c:	6078      	str	r0, [r7, #4]
 800af2e:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 800af30:	bf00      	nop
 800af32:	370c      	adds	r7, #12
 800af34:	46bd      	mov	sp, r7
 800af36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af3a:	4770      	bx	lr

0800af3c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800af3c:	b480      	push	{r7}
 800af3e:	b085      	sub	sp, #20
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af48:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800af52:	4ba7      	ldr	r3, [pc, #668]	; (800b1f0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800af54:	4013      	ands	r3, r2
 800af56:	68ba      	ldr	r2, [r7, #8]
 800af58:	0091      	lsls	r1, r2, #2
 800af5a:	687a      	ldr	r2, [r7, #4]
 800af5c:	6812      	ldr	r2, [r2, #0]
 800af5e:	430b      	orrs	r3, r1
 800af60:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800af6c:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af74:	041a      	lsls	r2, r3, #16
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	430a      	orrs	r2, r1
 800af7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af84:	68ba      	ldr	r2, [r7, #8]
 800af86:	4413      	add	r3, r2
 800af88:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800af92:	4b97      	ldr	r3, [pc, #604]	; (800b1f0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800af94:	4013      	ands	r3, r2
 800af96:	68ba      	ldr	r2, [r7, #8]
 800af98:	0091      	lsls	r1, r2, #2
 800af9a:	687a      	ldr	r2, [r7, #4]
 800af9c:	6812      	ldr	r2, [r2, #0]
 800af9e:	430b      	orrs	r3, r1
 800afa0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800afac:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800afb4:	041a      	lsls	r2, r3, #16
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	430a      	orrs	r2, r1
 800afbc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800afc4:	005b      	lsls	r3, r3, #1
 800afc6:	68ba      	ldr	r2, [r7, #8]
 800afc8:	4413      	add	r3, r2
 800afca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800afd4:	4b86      	ldr	r3, [pc, #536]	; (800b1f0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800afd6:	4013      	ands	r3, r2
 800afd8:	68ba      	ldr	r2, [r7, #8]
 800afda:	0091      	lsls	r1, r2, #2
 800afdc:	687a      	ldr	r2, [r7, #4]
 800afde:	6812      	ldr	r2, [r2, #0]
 800afe0:	430b      	orrs	r3, r1
 800afe2:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800afee:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aff6:	041a      	lsls	r2, r3, #16
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	430a      	orrs	r2, r1
 800affe:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b006:	687a      	ldr	r2, [r7, #4]
 800b008:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b00a:	fb02 f303 	mul.w	r3, r2, r3
 800b00e:	68ba      	ldr	r2, [r7, #8]
 800b010:	4413      	add	r3, r2
 800b012:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800b01c:	4b74      	ldr	r3, [pc, #464]	; (800b1f0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800b01e:	4013      	ands	r3, r2
 800b020:	68ba      	ldr	r2, [r7, #8]
 800b022:	0091      	lsls	r1, r2, #2
 800b024:	687a      	ldr	r2, [r7, #4]
 800b026:	6812      	ldr	r2, [r2, #0]
 800b028:	430b      	orrs	r3, r1
 800b02a:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b036:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b03e:	041a      	lsls	r2, r3, #16
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	430a      	orrs	r2, r1
 800b046:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b04e:	687a      	ldr	r2, [r7, #4]
 800b050:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800b052:	fb02 f303 	mul.w	r3, r2, r3
 800b056:	68ba      	ldr	r2, [r7, #8]
 800b058:	4413      	add	r3, r2
 800b05a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800b064:	4b62      	ldr	r3, [pc, #392]	; (800b1f0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800b066:	4013      	ands	r3, r2
 800b068:	68ba      	ldr	r2, [r7, #8]
 800b06a:	0091      	lsls	r1, r2, #2
 800b06c:	687a      	ldr	r2, [r7, #4]
 800b06e:	6812      	ldr	r2, [r2, #0]
 800b070:	430b      	orrs	r3, r1
 800b072:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b07a:	687a      	ldr	r2, [r7, #4]
 800b07c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800b07e:	fb02 f303 	mul.w	r3, r2, r3
 800b082:	68ba      	ldr	r2, [r7, #8]
 800b084:	4413      	add	r3, r2
 800b086:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 800b090:	4b57      	ldr	r3, [pc, #348]	; (800b1f0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800b092:	4013      	ands	r3, r2
 800b094:	68ba      	ldr	r2, [r7, #8]
 800b096:	0091      	lsls	r1, r2, #2
 800b098:	687a      	ldr	r2, [r7, #4]
 800b09a:	6812      	ldr	r2, [r2, #0]
 800b09c:	430b      	orrs	r3, r1
 800b09e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b0aa:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b0b2:	041a      	lsls	r2, r3, #16
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	430a      	orrs	r2, r1
 800b0ba:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b0c2:	005b      	lsls	r3, r3, #1
 800b0c4:	68ba      	ldr	r2, [r7, #8]
 800b0c6:	4413      	add	r3, r2
 800b0c8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800b0d2:	4b47      	ldr	r3, [pc, #284]	; (800b1f0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800b0d4:	4013      	ands	r3, r2
 800b0d6:	68ba      	ldr	r2, [r7, #8]
 800b0d8:	0091      	lsls	r1, r2, #2
 800b0da:	687a      	ldr	r2, [r7, #4]
 800b0dc:	6812      	ldr	r2, [r2, #0]
 800b0de:	430b      	orrs	r3, r1
 800b0e0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800b0ec:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b0f4:	041a      	lsls	r2, r3, #16
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	430a      	orrs	r2, r1
 800b0fc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800b108:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b110:	061a      	lsls	r2, r3, #24
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	430a      	orrs	r2, r1
 800b118:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b120:	4b34      	ldr	r3, [pc, #208]	; (800b1f4 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800b122:	4413      	add	r3, r2
 800b124:	009a      	lsls	r2, r3, #2
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b132:	009b      	lsls	r3, r3, #2
 800b134:	441a      	add	r2, r3
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b142:	00db      	lsls	r3, r3, #3
 800b144:	441a      	add	r2, r3
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b152:	6879      	ldr	r1, [r7, #4]
 800b154:	6c49      	ldr	r1, [r1, #68]	; 0x44
 800b156:	fb01 f303 	mul.w	r3, r1, r3
 800b15a:	009b      	lsls	r3, r3, #2
 800b15c:	441a      	add	r2, r3
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b16a:	6879      	ldr	r1, [r7, #4]
 800b16c:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 800b16e:	fb01 f303 	mul.w	r3, r1, r3
 800b172:	009b      	lsls	r3, r3, #2
 800b174:	441a      	add	r2, r3
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b182:	6879      	ldr	r1, [r7, #4]
 800b184:	6d49      	ldr	r1, [r1, #84]	; 0x54
 800b186:	fb01 f303 	mul.w	r3, r1, r3
 800b18a:	009b      	lsls	r3, r3, #2
 800b18c:	441a      	add	r2, r3
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b19e:	00db      	lsls	r3, r3, #3
 800b1a0:	441a      	add	r2, r3
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b1b2:	6879      	ldr	r1, [r7, #4]
 800b1b4:	6e89      	ldr	r1, [r1, #104]	; 0x68
 800b1b6:	fb01 f303 	mul.w	r3, r1, r3
 800b1ba:	009b      	lsls	r3, r3, #2
 800b1bc:	441a      	add	r2, r3
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b1ce:	6879      	ldr	r1, [r7, #4]
 800b1d0:	6e89      	ldr	r1, [r1, #104]	; 0x68
 800b1d2:	fb01 f303 	mul.w	r3, r1, r3
 800b1d6:	009b      	lsls	r3, r3, #2
 800b1d8:	441a      	add	r2, r3
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b1e6:	4a04      	ldr	r2, [pc, #16]	; (800b1f8 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 800b1e8:	4293      	cmp	r3, r2
 800b1ea:	d915      	bls.n	800b218 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800b1ec:	e006      	b.n	800b1fc <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800b1ee:	bf00      	nop
 800b1f0:	ffff0003 	.word	0xffff0003
 800b1f4:	10002b00 	.word	0x10002b00
 800b1f8:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b202:	f043 0220 	orr.w	r2, r3, #32
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2203      	movs	r2, #3
 800b210:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 800b214:	2301      	movs	r3, #1
 800b216:	e010      	b.n	800b23a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b21c:	60fb      	str	r3, [r7, #12]
 800b21e:	e005      	b.n	800b22c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	2200      	movs	r2, #0
 800b224:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	3304      	adds	r3, #4
 800b22a:	60fb      	str	r3, [r7, #12]
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b232:	68fa      	ldr	r2, [r7, #12]
 800b234:	429a      	cmp	r2, r3
 800b236:	d3f3      	bcc.n	800b220 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800b238:	2300      	movs	r3, #0
}
 800b23a:	4618      	mov	r0, r3
 800b23c:	3714      	adds	r7, #20
 800b23e:	46bd      	mov	sp, r7
 800b240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b244:	4770      	bx	lr
 800b246:	bf00      	nop

0800b248 <FDCAN_CopyMessageToRAM>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @param  BufferIndex index of the buffer to be configured.
  * @retval HAL status
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData, uint32_t BufferIndex)
{
 800b248:	b480      	push	{r7}
 800b24a:	b089      	sub	sp, #36	; 0x24
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	60f8      	str	r0, [r7, #12]
 800b250:	60b9      	str	r1, [r7, #8]
 800b252:	607a      	str	r2, [r7, #4]
 800b254:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800b256:	68bb      	ldr	r3, [r7, #8]
 800b258:	685b      	ldr	r3, [r3, #4]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d10a      	bne.n	800b274 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b25e:	68bb      	ldr	r3, [r7, #8]
 800b260:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800b262:	68bb      	ldr	r3, [r7, #8]
 800b264:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800b266:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18));
 800b268:	68bb      	ldr	r3, [r7, #8]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b26e:	4313      	orrs	r3, r2
 800b270:	61fb      	str	r3, [r7, #28]
 800b272:	e00a      	b.n	800b28a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b274:	68bb      	ldr	r3, [r7, #8]
 800b276:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800b27c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800b27e:	68bb      	ldr	r3, [r7, #8]
 800b280:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800b282:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b284:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b288:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 800b28a:	68bb      	ldr	r3, [r7, #8]
 800b28c:	6a1b      	ldr	r3, [r3, #32]
 800b28e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800b290:	68bb      	ldr	r3, [r7, #8]
 800b292:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 800b294:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800b296:	68bb      	ldr	r3, [r7, #8]
 800b298:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800b29a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800b29c:	68bb      	ldr	r3, [r7, #8]
 800b29e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800b2a0:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 800b2a2:	68bb      	ldr	r3, [r7, #8]
 800b2a4:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 800b2a6:	4313      	orrs	r3, r2
 800b2a8:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b2b4:	6839      	ldr	r1, [r7, #0]
 800b2b6:	fb01 f303 	mul.w	r3, r1, r3
 800b2ba:	009b      	lsls	r3, r3, #2
 800b2bc:	4413      	add	r3, r2
 800b2be:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800b2c0:	69bb      	ldr	r3, [r7, #24]
 800b2c2:	69fa      	ldr	r2, [r7, #28]
 800b2c4:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800b2c6:	69bb      	ldr	r3, [r7, #24]
 800b2c8:	3304      	adds	r3, #4
 800b2ca:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800b2cc:	69bb      	ldr	r3, [r7, #24]
 800b2ce:	693a      	ldr	r2, [r7, #16]
 800b2d0:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800b2d2:	69bb      	ldr	r3, [r7, #24]
 800b2d4:	3304      	adds	r3, #4
 800b2d6:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4U)
 800b2d8:	2300      	movs	r3, #0
 800b2da:	617b      	str	r3, [r7, #20]
 800b2dc:	e020      	b.n	800b320 <FDCAN_CopyMessageToRAM+0xd8>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 800b2de:	697b      	ldr	r3, [r7, #20]
 800b2e0:	3303      	adds	r3, #3
 800b2e2:	687a      	ldr	r2, [r7, #4]
 800b2e4:	4413      	add	r3, r2
 800b2e6:	781b      	ldrb	r3, [r3, #0]
 800b2e8:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16) |
 800b2ea:	697b      	ldr	r3, [r7, #20]
 800b2ec:	3302      	adds	r3, #2
 800b2ee:	6879      	ldr	r1, [r7, #4]
 800b2f0:	440b      	add	r3, r1
 800b2f2:	781b      	ldrb	r3, [r3, #0]
 800b2f4:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 800b2f6:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8) |
 800b2f8:	697b      	ldr	r3, [r7, #20]
 800b2fa:	3301      	adds	r3, #1
 800b2fc:	6879      	ldr	r1, [r7, #4]
 800b2fe:	440b      	add	r3, r1
 800b300:	781b      	ldrb	r3, [r3, #0]
 800b302:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16) |
 800b304:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800b306:	6879      	ldr	r1, [r7, #4]
 800b308:	697a      	ldr	r2, [r7, #20]
 800b30a:	440a      	add	r2, r1
 800b30c:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8) |
 800b30e:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 800b310:	69bb      	ldr	r3, [r7, #24]
 800b312:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800b314:	69bb      	ldr	r3, [r7, #24]
 800b316:	3304      	adds	r3, #4
 800b318:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4U)
 800b31a:	697b      	ldr	r3, [r7, #20]
 800b31c:	3304      	adds	r3, #4
 800b31e:	617b      	str	r3, [r7, #20]
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	68db      	ldr	r3, [r3, #12]
 800b324:	0c1b      	lsrs	r3, r3, #16
 800b326:	4a06      	ldr	r2, [pc, #24]	; (800b340 <FDCAN_CopyMessageToRAM+0xf8>)
 800b328:	5cd3      	ldrb	r3, [r2, r3]
 800b32a:	461a      	mov	r2, r3
 800b32c:	697b      	ldr	r3, [r7, #20]
 800b32e:	4293      	cmp	r3, r2
 800b330:	d3d5      	bcc.n	800b2de <FDCAN_CopyMessageToRAM+0x96>
  }
}
 800b332:	bf00      	nop
 800b334:	bf00      	nop
 800b336:	3724      	adds	r7, #36	; 0x24
 800b338:	46bd      	mov	sp, r7
 800b33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33e:	4770      	bx	lr
 800b340:	080153e8 	.word	0x080153e8

0800b344 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b344:	b480      	push	{r7}
 800b346:	b089      	sub	sp, #36	; 0x24
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
 800b34c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b34e:	2300      	movs	r3, #0
 800b350:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800b352:	4b86      	ldr	r3, [pc, #536]	; (800b56c <HAL_GPIO_Init+0x228>)
 800b354:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b356:	e18c      	b.n	800b672 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	681a      	ldr	r2, [r3, #0]
 800b35c:	2101      	movs	r1, #1
 800b35e:	69fb      	ldr	r3, [r7, #28]
 800b360:	fa01 f303 	lsl.w	r3, r1, r3
 800b364:	4013      	ands	r3, r2
 800b366:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800b368:	693b      	ldr	r3, [r7, #16]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	f000 817e 	beq.w	800b66c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	685b      	ldr	r3, [r3, #4]
 800b374:	f003 0303 	and.w	r3, r3, #3
 800b378:	2b01      	cmp	r3, #1
 800b37a:	d005      	beq.n	800b388 <HAL_GPIO_Init+0x44>
 800b37c:	683b      	ldr	r3, [r7, #0]
 800b37e:	685b      	ldr	r3, [r3, #4]
 800b380:	f003 0303 	and.w	r3, r3, #3
 800b384:	2b02      	cmp	r3, #2
 800b386:	d130      	bne.n	800b3ea <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	689b      	ldr	r3, [r3, #8]
 800b38c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b38e:	69fb      	ldr	r3, [r7, #28]
 800b390:	005b      	lsls	r3, r3, #1
 800b392:	2203      	movs	r2, #3
 800b394:	fa02 f303 	lsl.w	r3, r2, r3
 800b398:	43db      	mvns	r3, r3
 800b39a:	69ba      	ldr	r2, [r7, #24]
 800b39c:	4013      	ands	r3, r2
 800b39e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b3a0:	683b      	ldr	r3, [r7, #0]
 800b3a2:	68da      	ldr	r2, [r3, #12]
 800b3a4:	69fb      	ldr	r3, [r7, #28]
 800b3a6:	005b      	lsls	r3, r3, #1
 800b3a8:	fa02 f303 	lsl.w	r3, r2, r3
 800b3ac:	69ba      	ldr	r2, [r7, #24]
 800b3ae:	4313      	orrs	r3, r2
 800b3b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	69ba      	ldr	r2, [r7, #24]
 800b3b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	685b      	ldr	r3, [r3, #4]
 800b3bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b3be:	2201      	movs	r2, #1
 800b3c0:	69fb      	ldr	r3, [r7, #28]
 800b3c2:	fa02 f303 	lsl.w	r3, r2, r3
 800b3c6:	43db      	mvns	r3, r3
 800b3c8:	69ba      	ldr	r2, [r7, #24]
 800b3ca:	4013      	ands	r3, r2
 800b3cc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	685b      	ldr	r3, [r3, #4]
 800b3d2:	091b      	lsrs	r3, r3, #4
 800b3d4:	f003 0201 	and.w	r2, r3, #1
 800b3d8:	69fb      	ldr	r3, [r7, #28]
 800b3da:	fa02 f303 	lsl.w	r3, r2, r3
 800b3de:	69ba      	ldr	r2, [r7, #24]
 800b3e0:	4313      	orrs	r3, r2
 800b3e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	69ba      	ldr	r2, [r7, #24]
 800b3e8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	685b      	ldr	r3, [r3, #4]
 800b3ee:	f003 0303 	and.w	r3, r3, #3
 800b3f2:	2b03      	cmp	r3, #3
 800b3f4:	d017      	beq.n	800b426 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	68db      	ldr	r3, [r3, #12]
 800b3fa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b3fc:	69fb      	ldr	r3, [r7, #28]
 800b3fe:	005b      	lsls	r3, r3, #1
 800b400:	2203      	movs	r2, #3
 800b402:	fa02 f303 	lsl.w	r3, r2, r3
 800b406:	43db      	mvns	r3, r3
 800b408:	69ba      	ldr	r2, [r7, #24]
 800b40a:	4013      	ands	r3, r2
 800b40c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b40e:	683b      	ldr	r3, [r7, #0]
 800b410:	689a      	ldr	r2, [r3, #8]
 800b412:	69fb      	ldr	r3, [r7, #28]
 800b414:	005b      	lsls	r3, r3, #1
 800b416:	fa02 f303 	lsl.w	r3, r2, r3
 800b41a:	69ba      	ldr	r2, [r7, #24]
 800b41c:	4313      	orrs	r3, r2
 800b41e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	69ba      	ldr	r2, [r7, #24]
 800b424:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b426:	683b      	ldr	r3, [r7, #0]
 800b428:	685b      	ldr	r3, [r3, #4]
 800b42a:	f003 0303 	and.w	r3, r3, #3
 800b42e:	2b02      	cmp	r3, #2
 800b430:	d123      	bne.n	800b47a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b432:	69fb      	ldr	r3, [r7, #28]
 800b434:	08da      	lsrs	r2, r3, #3
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	3208      	adds	r2, #8
 800b43a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b43e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b440:	69fb      	ldr	r3, [r7, #28]
 800b442:	f003 0307 	and.w	r3, r3, #7
 800b446:	009b      	lsls	r3, r3, #2
 800b448:	220f      	movs	r2, #15
 800b44a:	fa02 f303 	lsl.w	r3, r2, r3
 800b44e:	43db      	mvns	r3, r3
 800b450:	69ba      	ldr	r2, [r7, #24]
 800b452:	4013      	ands	r3, r2
 800b454:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b456:	683b      	ldr	r3, [r7, #0]
 800b458:	691a      	ldr	r2, [r3, #16]
 800b45a:	69fb      	ldr	r3, [r7, #28]
 800b45c:	f003 0307 	and.w	r3, r3, #7
 800b460:	009b      	lsls	r3, r3, #2
 800b462:	fa02 f303 	lsl.w	r3, r2, r3
 800b466:	69ba      	ldr	r2, [r7, #24]
 800b468:	4313      	orrs	r3, r2
 800b46a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b46c:	69fb      	ldr	r3, [r7, #28]
 800b46e:	08da      	lsrs	r2, r3, #3
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	3208      	adds	r2, #8
 800b474:	69b9      	ldr	r1, [r7, #24]
 800b476:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b480:	69fb      	ldr	r3, [r7, #28]
 800b482:	005b      	lsls	r3, r3, #1
 800b484:	2203      	movs	r2, #3
 800b486:	fa02 f303 	lsl.w	r3, r2, r3
 800b48a:	43db      	mvns	r3, r3
 800b48c:	69ba      	ldr	r2, [r7, #24]
 800b48e:	4013      	ands	r3, r2
 800b490:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	685b      	ldr	r3, [r3, #4]
 800b496:	f003 0203 	and.w	r2, r3, #3
 800b49a:	69fb      	ldr	r3, [r7, #28]
 800b49c:	005b      	lsls	r3, r3, #1
 800b49e:	fa02 f303 	lsl.w	r3, r2, r3
 800b4a2:	69ba      	ldr	r2, [r7, #24]
 800b4a4:	4313      	orrs	r3, r2
 800b4a6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	69ba      	ldr	r2, [r7, #24]
 800b4ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800b4ae:	683b      	ldr	r3, [r7, #0]
 800b4b0:	685b      	ldr	r3, [r3, #4]
 800b4b2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	f000 80d8 	beq.w	800b66c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b4bc:	4b2c      	ldr	r3, [pc, #176]	; (800b570 <HAL_GPIO_Init+0x22c>)
 800b4be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b4c2:	4a2b      	ldr	r2, [pc, #172]	; (800b570 <HAL_GPIO_Init+0x22c>)
 800b4c4:	f043 0302 	orr.w	r3, r3, #2
 800b4c8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800b4cc:	4b28      	ldr	r3, [pc, #160]	; (800b570 <HAL_GPIO_Init+0x22c>)
 800b4ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b4d2:	f003 0302 	and.w	r3, r3, #2
 800b4d6:	60fb      	str	r3, [r7, #12]
 800b4d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b4da:	4a26      	ldr	r2, [pc, #152]	; (800b574 <HAL_GPIO_Init+0x230>)
 800b4dc:	69fb      	ldr	r3, [r7, #28]
 800b4de:	089b      	lsrs	r3, r3, #2
 800b4e0:	3302      	adds	r3, #2
 800b4e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b4e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b4e8:	69fb      	ldr	r3, [r7, #28]
 800b4ea:	f003 0303 	and.w	r3, r3, #3
 800b4ee:	009b      	lsls	r3, r3, #2
 800b4f0:	220f      	movs	r2, #15
 800b4f2:	fa02 f303 	lsl.w	r3, r2, r3
 800b4f6:	43db      	mvns	r3, r3
 800b4f8:	69ba      	ldr	r2, [r7, #24]
 800b4fa:	4013      	ands	r3, r2
 800b4fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	4a1d      	ldr	r2, [pc, #116]	; (800b578 <HAL_GPIO_Init+0x234>)
 800b502:	4293      	cmp	r3, r2
 800b504:	d04a      	beq.n	800b59c <HAL_GPIO_Init+0x258>
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	4a1c      	ldr	r2, [pc, #112]	; (800b57c <HAL_GPIO_Init+0x238>)
 800b50a:	4293      	cmp	r3, r2
 800b50c:	d02b      	beq.n	800b566 <HAL_GPIO_Init+0x222>
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	4a1b      	ldr	r2, [pc, #108]	; (800b580 <HAL_GPIO_Init+0x23c>)
 800b512:	4293      	cmp	r3, r2
 800b514:	d025      	beq.n	800b562 <HAL_GPIO_Init+0x21e>
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	4a1a      	ldr	r2, [pc, #104]	; (800b584 <HAL_GPIO_Init+0x240>)
 800b51a:	4293      	cmp	r3, r2
 800b51c:	d01f      	beq.n	800b55e <HAL_GPIO_Init+0x21a>
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	4a19      	ldr	r2, [pc, #100]	; (800b588 <HAL_GPIO_Init+0x244>)
 800b522:	4293      	cmp	r3, r2
 800b524:	d019      	beq.n	800b55a <HAL_GPIO_Init+0x216>
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	4a18      	ldr	r2, [pc, #96]	; (800b58c <HAL_GPIO_Init+0x248>)
 800b52a:	4293      	cmp	r3, r2
 800b52c:	d013      	beq.n	800b556 <HAL_GPIO_Init+0x212>
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	4a17      	ldr	r2, [pc, #92]	; (800b590 <HAL_GPIO_Init+0x24c>)
 800b532:	4293      	cmp	r3, r2
 800b534:	d00d      	beq.n	800b552 <HAL_GPIO_Init+0x20e>
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	4a16      	ldr	r2, [pc, #88]	; (800b594 <HAL_GPIO_Init+0x250>)
 800b53a:	4293      	cmp	r3, r2
 800b53c:	d007      	beq.n	800b54e <HAL_GPIO_Init+0x20a>
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	4a15      	ldr	r2, [pc, #84]	; (800b598 <HAL_GPIO_Init+0x254>)
 800b542:	4293      	cmp	r3, r2
 800b544:	d101      	bne.n	800b54a <HAL_GPIO_Init+0x206>
 800b546:	2309      	movs	r3, #9
 800b548:	e029      	b.n	800b59e <HAL_GPIO_Init+0x25a>
 800b54a:	230a      	movs	r3, #10
 800b54c:	e027      	b.n	800b59e <HAL_GPIO_Init+0x25a>
 800b54e:	2307      	movs	r3, #7
 800b550:	e025      	b.n	800b59e <HAL_GPIO_Init+0x25a>
 800b552:	2306      	movs	r3, #6
 800b554:	e023      	b.n	800b59e <HAL_GPIO_Init+0x25a>
 800b556:	2305      	movs	r3, #5
 800b558:	e021      	b.n	800b59e <HAL_GPIO_Init+0x25a>
 800b55a:	2304      	movs	r3, #4
 800b55c:	e01f      	b.n	800b59e <HAL_GPIO_Init+0x25a>
 800b55e:	2303      	movs	r3, #3
 800b560:	e01d      	b.n	800b59e <HAL_GPIO_Init+0x25a>
 800b562:	2302      	movs	r3, #2
 800b564:	e01b      	b.n	800b59e <HAL_GPIO_Init+0x25a>
 800b566:	2301      	movs	r3, #1
 800b568:	e019      	b.n	800b59e <HAL_GPIO_Init+0x25a>
 800b56a:	bf00      	nop
 800b56c:	58000080 	.word	0x58000080
 800b570:	58024400 	.word	0x58024400
 800b574:	58000400 	.word	0x58000400
 800b578:	58020000 	.word	0x58020000
 800b57c:	58020400 	.word	0x58020400
 800b580:	58020800 	.word	0x58020800
 800b584:	58020c00 	.word	0x58020c00
 800b588:	58021000 	.word	0x58021000
 800b58c:	58021400 	.word	0x58021400
 800b590:	58021800 	.word	0x58021800
 800b594:	58021c00 	.word	0x58021c00
 800b598:	58022400 	.word	0x58022400
 800b59c:	2300      	movs	r3, #0
 800b59e:	69fa      	ldr	r2, [r7, #28]
 800b5a0:	f002 0203 	and.w	r2, r2, #3
 800b5a4:	0092      	lsls	r2, r2, #2
 800b5a6:	4093      	lsls	r3, r2
 800b5a8:	69ba      	ldr	r2, [r7, #24]
 800b5aa:	4313      	orrs	r3, r2
 800b5ac:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b5ae:	4938      	ldr	r1, [pc, #224]	; (800b690 <HAL_GPIO_Init+0x34c>)
 800b5b0:	69fb      	ldr	r3, [r7, #28]
 800b5b2:	089b      	lsrs	r3, r3, #2
 800b5b4:	3302      	adds	r3, #2
 800b5b6:	69ba      	ldr	r2, [r7, #24]
 800b5b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b5bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b5c4:	693b      	ldr	r3, [r7, #16]
 800b5c6:	43db      	mvns	r3, r3
 800b5c8:	69ba      	ldr	r2, [r7, #24]
 800b5ca:	4013      	ands	r3, r2
 800b5cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	685b      	ldr	r3, [r3, #4]
 800b5d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d003      	beq.n	800b5e2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800b5da:	69ba      	ldr	r2, [r7, #24]
 800b5dc:	693b      	ldr	r3, [r7, #16]
 800b5de:	4313      	orrs	r3, r2
 800b5e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800b5e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b5e6:	69bb      	ldr	r3, [r7, #24]
 800b5e8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800b5ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b5ee:	685b      	ldr	r3, [r3, #4]
 800b5f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b5f2:	693b      	ldr	r3, [r7, #16]
 800b5f4:	43db      	mvns	r3, r3
 800b5f6:	69ba      	ldr	r2, [r7, #24]
 800b5f8:	4013      	ands	r3, r2
 800b5fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b5fc:	683b      	ldr	r3, [r7, #0]
 800b5fe:	685b      	ldr	r3, [r3, #4]
 800b600:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b604:	2b00      	cmp	r3, #0
 800b606:	d003      	beq.n	800b610 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800b608:	69ba      	ldr	r2, [r7, #24]
 800b60a:	693b      	ldr	r3, [r7, #16]
 800b60c:	4313      	orrs	r3, r2
 800b60e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800b610:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b614:	69bb      	ldr	r3, [r7, #24]
 800b616:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800b618:	697b      	ldr	r3, [r7, #20]
 800b61a:	685b      	ldr	r3, [r3, #4]
 800b61c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b61e:	693b      	ldr	r3, [r7, #16]
 800b620:	43db      	mvns	r3, r3
 800b622:	69ba      	ldr	r2, [r7, #24]
 800b624:	4013      	ands	r3, r2
 800b626:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b628:	683b      	ldr	r3, [r7, #0]
 800b62a:	685b      	ldr	r3, [r3, #4]
 800b62c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b630:	2b00      	cmp	r3, #0
 800b632:	d003      	beq.n	800b63c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800b634:	69ba      	ldr	r2, [r7, #24]
 800b636:	693b      	ldr	r3, [r7, #16]
 800b638:	4313      	orrs	r3, r2
 800b63a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800b63c:	697b      	ldr	r3, [r7, #20]
 800b63e:	69ba      	ldr	r2, [r7, #24]
 800b640:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800b642:	697b      	ldr	r3, [r7, #20]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b648:	693b      	ldr	r3, [r7, #16]
 800b64a:	43db      	mvns	r3, r3
 800b64c:	69ba      	ldr	r2, [r7, #24]
 800b64e:	4013      	ands	r3, r2
 800b650:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b652:	683b      	ldr	r3, [r7, #0]
 800b654:	685b      	ldr	r3, [r3, #4]
 800b656:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d003      	beq.n	800b666 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800b65e:	69ba      	ldr	r2, [r7, #24]
 800b660:	693b      	ldr	r3, [r7, #16]
 800b662:	4313      	orrs	r3, r2
 800b664:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800b666:	697b      	ldr	r3, [r7, #20]
 800b668:	69ba      	ldr	r2, [r7, #24]
 800b66a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800b66c:	69fb      	ldr	r3, [r7, #28]
 800b66e:	3301      	adds	r3, #1
 800b670:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	681a      	ldr	r2, [r3, #0]
 800b676:	69fb      	ldr	r3, [r7, #28]
 800b678:	fa22 f303 	lsr.w	r3, r2, r3
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	f47f ae6b 	bne.w	800b358 <HAL_GPIO_Init+0x14>
  }
}
 800b682:	bf00      	nop
 800b684:	bf00      	nop
 800b686:	3724      	adds	r7, #36	; 0x24
 800b688:	46bd      	mov	sp, r7
 800b68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68e:	4770      	bx	lr
 800b690:	58000400 	.word	0x58000400

0800b694 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b694:	b480      	push	{r7}
 800b696:	b085      	sub	sp, #20
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
 800b69c:	460b      	mov	r3, r1
 800b69e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	691a      	ldr	r2, [r3, #16]
 800b6a4:	887b      	ldrh	r3, [r7, #2]
 800b6a6:	4013      	ands	r3, r2
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d002      	beq.n	800b6b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	73fb      	strb	r3, [r7, #15]
 800b6b0:	e001      	b.n	800b6b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b6b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	3714      	adds	r7, #20
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c2:	4770      	bx	lr

0800b6c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b6c4:	b480      	push	{r7}
 800b6c6:	b083      	sub	sp, #12
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
 800b6cc:	460b      	mov	r3, r1
 800b6ce:	807b      	strh	r3, [r7, #2]
 800b6d0:	4613      	mov	r3, r2
 800b6d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b6d4:	787b      	ldrb	r3, [r7, #1]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d003      	beq.n	800b6e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b6da:	887a      	ldrh	r2, [r7, #2]
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800b6e0:	e003      	b.n	800b6ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800b6e2:	887b      	ldrh	r3, [r7, #2]
 800b6e4:	041a      	lsls	r2, r3, #16
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	619a      	str	r2, [r3, #24]
}
 800b6ea:	bf00      	nop
 800b6ec:	370c      	adds	r7, #12
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f4:	4770      	bx	lr

0800b6f6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b6f6:	b480      	push	{r7}
 800b6f8:	b085      	sub	sp, #20
 800b6fa:	af00      	add	r7, sp, #0
 800b6fc:	6078      	str	r0, [r7, #4]
 800b6fe:	460b      	mov	r3, r1
 800b700:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	695b      	ldr	r3, [r3, #20]
 800b706:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800b708:	887a      	ldrh	r2, [r7, #2]
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	4013      	ands	r3, r2
 800b70e:	041a      	lsls	r2, r3, #16
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	43d9      	mvns	r1, r3
 800b714:	887b      	ldrh	r3, [r7, #2]
 800b716:	400b      	ands	r3, r1
 800b718:	431a      	orrs	r2, r3
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	619a      	str	r2, [r3, #24]
}
 800b71e:	bf00      	nop
 800b720:	3714      	adds	r7, #20
 800b722:	46bd      	mov	sp, r7
 800b724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b728:	4770      	bx	lr
	...

0800b72c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800b72c:	b580      	push	{r7, lr}
 800b72e:	b084      	sub	sp, #16
 800b730:	af00      	add	r7, sp, #0
 800b732:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800b734:	4b19      	ldr	r3, [pc, #100]	; (800b79c <HAL_PWREx_ConfigSupply+0x70>)
 800b736:	68db      	ldr	r3, [r3, #12]
 800b738:	f003 0304 	and.w	r3, r3, #4
 800b73c:	2b04      	cmp	r3, #4
 800b73e:	d00a      	beq.n	800b756 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800b740:	4b16      	ldr	r3, [pc, #88]	; (800b79c <HAL_PWREx_ConfigSupply+0x70>)
 800b742:	68db      	ldr	r3, [r3, #12]
 800b744:	f003 0307 	and.w	r3, r3, #7
 800b748:	687a      	ldr	r2, [r7, #4]
 800b74a:	429a      	cmp	r2, r3
 800b74c:	d001      	beq.n	800b752 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800b74e:	2301      	movs	r3, #1
 800b750:	e01f      	b.n	800b792 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800b752:	2300      	movs	r3, #0
 800b754:	e01d      	b.n	800b792 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800b756:	4b11      	ldr	r3, [pc, #68]	; (800b79c <HAL_PWREx_ConfigSupply+0x70>)
 800b758:	68db      	ldr	r3, [r3, #12]
 800b75a:	f023 0207 	bic.w	r2, r3, #7
 800b75e:	490f      	ldr	r1, [pc, #60]	; (800b79c <HAL_PWREx_ConfigSupply+0x70>)
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	4313      	orrs	r3, r2
 800b764:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800b766:	f7fa fac3 	bl	8005cf0 <HAL_GetTick>
 800b76a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b76c:	e009      	b.n	800b782 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800b76e:	f7fa fabf 	bl	8005cf0 <HAL_GetTick>
 800b772:	4602      	mov	r2, r0
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	1ad3      	subs	r3, r2, r3
 800b778:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b77c:	d901      	bls.n	800b782 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800b77e:	2301      	movs	r3, #1
 800b780:	e007      	b.n	800b792 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b782:	4b06      	ldr	r3, [pc, #24]	; (800b79c <HAL_PWREx_ConfigSupply+0x70>)
 800b784:	685b      	ldr	r3, [r3, #4]
 800b786:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b78a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b78e:	d1ee      	bne.n	800b76e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800b790:	2300      	movs	r3, #0
}
 800b792:	4618      	mov	r0, r3
 800b794:	3710      	adds	r7, #16
 800b796:	46bd      	mov	sp, r7
 800b798:	bd80      	pop	{r7, pc}
 800b79a:	bf00      	nop
 800b79c:	58024800 	.word	0x58024800

0800b7a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b08c      	sub	sp, #48	; 0x30
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d101      	bne.n	800b7b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b7ae:	2301      	movs	r3, #1
 800b7b0:	e3c8      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	f003 0301 	and.w	r3, r3, #1
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	f000 8087 	beq.w	800b8ce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b7c0:	4b88      	ldr	r3, [pc, #544]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b7c2:	691b      	ldr	r3, [r3, #16]
 800b7c4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b7c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b7ca:	4b86      	ldr	r3, [pc, #536]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b7cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7ce:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800b7d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7d2:	2b10      	cmp	r3, #16
 800b7d4:	d007      	beq.n	800b7e6 <HAL_RCC_OscConfig+0x46>
 800b7d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7d8:	2b18      	cmp	r3, #24
 800b7da:	d110      	bne.n	800b7fe <HAL_RCC_OscConfig+0x5e>
 800b7dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7de:	f003 0303 	and.w	r3, r3, #3
 800b7e2:	2b02      	cmp	r3, #2
 800b7e4:	d10b      	bne.n	800b7fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b7e6:	4b7f      	ldr	r3, [pc, #508]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d06c      	beq.n	800b8cc <HAL_RCC_OscConfig+0x12c>
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	685b      	ldr	r3, [r3, #4]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d168      	bne.n	800b8cc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800b7fa:	2301      	movs	r3, #1
 800b7fc:	e3a2      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	685b      	ldr	r3, [r3, #4]
 800b802:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b806:	d106      	bne.n	800b816 <HAL_RCC_OscConfig+0x76>
 800b808:	4b76      	ldr	r3, [pc, #472]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	4a75      	ldr	r2, [pc, #468]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b80e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b812:	6013      	str	r3, [r2, #0]
 800b814:	e02e      	b.n	800b874 <HAL_RCC_OscConfig+0xd4>
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	685b      	ldr	r3, [r3, #4]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d10c      	bne.n	800b838 <HAL_RCC_OscConfig+0x98>
 800b81e:	4b71      	ldr	r3, [pc, #452]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	4a70      	ldr	r2, [pc, #448]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b824:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b828:	6013      	str	r3, [r2, #0]
 800b82a:	4b6e      	ldr	r3, [pc, #440]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	4a6d      	ldr	r2, [pc, #436]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b830:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b834:	6013      	str	r3, [r2, #0]
 800b836:	e01d      	b.n	800b874 <HAL_RCC_OscConfig+0xd4>
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	685b      	ldr	r3, [r3, #4]
 800b83c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b840:	d10c      	bne.n	800b85c <HAL_RCC_OscConfig+0xbc>
 800b842:	4b68      	ldr	r3, [pc, #416]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	4a67      	ldr	r2, [pc, #412]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b848:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b84c:	6013      	str	r3, [r2, #0]
 800b84e:	4b65      	ldr	r3, [pc, #404]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	4a64      	ldr	r2, [pc, #400]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b854:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b858:	6013      	str	r3, [r2, #0]
 800b85a:	e00b      	b.n	800b874 <HAL_RCC_OscConfig+0xd4>
 800b85c:	4b61      	ldr	r3, [pc, #388]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	4a60      	ldr	r2, [pc, #384]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b862:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b866:	6013      	str	r3, [r2, #0]
 800b868:	4b5e      	ldr	r3, [pc, #376]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	4a5d      	ldr	r2, [pc, #372]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b86e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b872:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	685b      	ldr	r3, [r3, #4]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d013      	beq.n	800b8a4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b87c:	f7fa fa38 	bl	8005cf0 <HAL_GetTick>
 800b880:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b882:	e008      	b.n	800b896 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b884:	f7fa fa34 	bl	8005cf0 <HAL_GetTick>
 800b888:	4602      	mov	r2, r0
 800b88a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b88c:	1ad3      	subs	r3, r2, r3
 800b88e:	2b64      	cmp	r3, #100	; 0x64
 800b890:	d901      	bls.n	800b896 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800b892:	2303      	movs	r3, #3
 800b894:	e356      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b896:	4b53      	ldr	r3, [pc, #332]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d0f0      	beq.n	800b884 <HAL_RCC_OscConfig+0xe4>
 800b8a2:	e014      	b.n	800b8ce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b8a4:	f7fa fa24 	bl	8005cf0 <HAL_GetTick>
 800b8a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b8aa:	e008      	b.n	800b8be <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b8ac:	f7fa fa20 	bl	8005cf0 <HAL_GetTick>
 800b8b0:	4602      	mov	r2, r0
 800b8b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8b4:	1ad3      	subs	r3, r2, r3
 800b8b6:	2b64      	cmp	r3, #100	; 0x64
 800b8b8:	d901      	bls.n	800b8be <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800b8ba:	2303      	movs	r3, #3
 800b8bc:	e342      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b8be:	4b49      	ldr	r3, [pc, #292]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d1f0      	bne.n	800b8ac <HAL_RCC_OscConfig+0x10c>
 800b8ca:	e000      	b.n	800b8ce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b8cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	f003 0302 	and.w	r3, r3, #2
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	f000 808c 	beq.w	800b9f4 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b8dc:	4b41      	ldr	r3, [pc, #260]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b8de:	691b      	ldr	r3, [r3, #16]
 800b8e0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b8e4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b8e6:	4b3f      	ldr	r3, [pc, #252]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b8e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8ea:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800b8ec:	6a3b      	ldr	r3, [r7, #32]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d007      	beq.n	800b902 <HAL_RCC_OscConfig+0x162>
 800b8f2:	6a3b      	ldr	r3, [r7, #32]
 800b8f4:	2b18      	cmp	r3, #24
 800b8f6:	d137      	bne.n	800b968 <HAL_RCC_OscConfig+0x1c8>
 800b8f8:	69fb      	ldr	r3, [r7, #28]
 800b8fa:	f003 0303 	and.w	r3, r3, #3
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d132      	bne.n	800b968 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b902:	4b38      	ldr	r3, [pc, #224]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	f003 0304 	and.w	r3, r3, #4
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d005      	beq.n	800b91a <HAL_RCC_OscConfig+0x17a>
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	68db      	ldr	r3, [r3, #12]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d101      	bne.n	800b91a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800b916:	2301      	movs	r3, #1
 800b918:	e314      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b91a:	4b32      	ldr	r3, [pc, #200]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	f023 0219 	bic.w	r2, r3, #25
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	68db      	ldr	r3, [r3, #12]
 800b926:	492f      	ldr	r1, [pc, #188]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b928:	4313      	orrs	r3, r2
 800b92a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b92c:	f7fa f9e0 	bl	8005cf0 <HAL_GetTick>
 800b930:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b932:	e008      	b.n	800b946 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b934:	f7fa f9dc 	bl	8005cf0 <HAL_GetTick>
 800b938:	4602      	mov	r2, r0
 800b93a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b93c:	1ad3      	subs	r3, r2, r3
 800b93e:	2b02      	cmp	r3, #2
 800b940:	d901      	bls.n	800b946 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800b942:	2303      	movs	r3, #3
 800b944:	e2fe      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b946:	4b27      	ldr	r3, [pc, #156]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	f003 0304 	and.w	r3, r3, #4
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d0f0      	beq.n	800b934 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b952:	4b24      	ldr	r3, [pc, #144]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b954:	685b      	ldr	r3, [r3, #4]
 800b956:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	691b      	ldr	r3, [r3, #16]
 800b95e:	061b      	lsls	r3, r3, #24
 800b960:	4920      	ldr	r1, [pc, #128]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b962:	4313      	orrs	r3, r2
 800b964:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b966:	e045      	b.n	800b9f4 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	68db      	ldr	r3, [r3, #12]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d026      	beq.n	800b9be <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b970:	4b1c      	ldr	r3, [pc, #112]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	f023 0219 	bic.w	r2, r3, #25
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	68db      	ldr	r3, [r3, #12]
 800b97c:	4919      	ldr	r1, [pc, #100]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b97e:	4313      	orrs	r3, r2
 800b980:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b982:	f7fa f9b5 	bl	8005cf0 <HAL_GetTick>
 800b986:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b988:	e008      	b.n	800b99c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b98a:	f7fa f9b1 	bl	8005cf0 <HAL_GetTick>
 800b98e:	4602      	mov	r2, r0
 800b990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b992:	1ad3      	subs	r3, r2, r3
 800b994:	2b02      	cmp	r3, #2
 800b996:	d901      	bls.n	800b99c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800b998:	2303      	movs	r3, #3
 800b99a:	e2d3      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b99c:	4b11      	ldr	r3, [pc, #68]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	f003 0304 	and.w	r3, r3, #4
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d0f0      	beq.n	800b98a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b9a8:	4b0e      	ldr	r3, [pc, #56]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b9aa:	685b      	ldr	r3, [r3, #4]
 800b9ac:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	691b      	ldr	r3, [r3, #16]
 800b9b4:	061b      	lsls	r3, r3, #24
 800b9b6:	490b      	ldr	r1, [pc, #44]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b9b8:	4313      	orrs	r3, r2
 800b9ba:	604b      	str	r3, [r1, #4]
 800b9bc:	e01a      	b.n	800b9f4 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b9be:	4b09      	ldr	r3, [pc, #36]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	4a08      	ldr	r2, [pc, #32]	; (800b9e4 <HAL_RCC_OscConfig+0x244>)
 800b9c4:	f023 0301 	bic.w	r3, r3, #1
 800b9c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b9ca:	f7fa f991 	bl	8005cf0 <HAL_GetTick>
 800b9ce:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b9d0:	e00a      	b.n	800b9e8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b9d2:	f7fa f98d 	bl	8005cf0 <HAL_GetTick>
 800b9d6:	4602      	mov	r2, r0
 800b9d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9da:	1ad3      	subs	r3, r2, r3
 800b9dc:	2b02      	cmp	r3, #2
 800b9de:	d903      	bls.n	800b9e8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800b9e0:	2303      	movs	r3, #3
 800b9e2:	e2af      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
 800b9e4:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b9e8:	4b96      	ldr	r3, [pc, #600]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	f003 0304 	and.w	r3, r3, #4
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d1ee      	bne.n	800b9d2 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	f003 0310 	and.w	r3, r3, #16
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d06a      	beq.n	800bad6 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ba00:	4b90      	ldr	r3, [pc, #576]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800ba02:	691b      	ldr	r3, [r3, #16]
 800ba04:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ba08:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800ba0a:	4b8e      	ldr	r3, [pc, #568]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800ba0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba0e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800ba10:	69bb      	ldr	r3, [r7, #24]
 800ba12:	2b08      	cmp	r3, #8
 800ba14:	d007      	beq.n	800ba26 <HAL_RCC_OscConfig+0x286>
 800ba16:	69bb      	ldr	r3, [r7, #24]
 800ba18:	2b18      	cmp	r3, #24
 800ba1a:	d11b      	bne.n	800ba54 <HAL_RCC_OscConfig+0x2b4>
 800ba1c:	697b      	ldr	r3, [r7, #20]
 800ba1e:	f003 0303 	and.w	r3, r3, #3
 800ba22:	2b01      	cmp	r3, #1
 800ba24:	d116      	bne.n	800ba54 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ba26:	4b87      	ldr	r3, [pc, #540]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d005      	beq.n	800ba3e <HAL_RCC_OscConfig+0x29e>
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	69db      	ldr	r3, [r3, #28]
 800ba36:	2b80      	cmp	r3, #128	; 0x80
 800ba38:	d001      	beq.n	800ba3e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800ba3a:	2301      	movs	r3, #1
 800ba3c:	e282      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ba3e:	4b81      	ldr	r3, [pc, #516]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800ba40:	68db      	ldr	r3, [r3, #12]
 800ba42:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	6a1b      	ldr	r3, [r3, #32]
 800ba4a:	061b      	lsls	r3, r3, #24
 800ba4c:	497d      	ldr	r1, [pc, #500]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800ba4e:	4313      	orrs	r3, r2
 800ba50:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ba52:	e040      	b.n	800bad6 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	69db      	ldr	r3, [r3, #28]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d023      	beq.n	800baa4 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800ba5c:	4b79      	ldr	r3, [pc, #484]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	4a78      	ldr	r2, [pc, #480]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800ba62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba68:	f7fa f942 	bl	8005cf0 <HAL_GetTick>
 800ba6c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ba6e:	e008      	b.n	800ba82 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800ba70:	f7fa f93e 	bl	8005cf0 <HAL_GetTick>
 800ba74:	4602      	mov	r2, r0
 800ba76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba78:	1ad3      	subs	r3, r2, r3
 800ba7a:	2b02      	cmp	r3, #2
 800ba7c:	d901      	bls.n	800ba82 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800ba7e:	2303      	movs	r3, #3
 800ba80:	e260      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ba82:	4b70      	ldr	r3, [pc, #448]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d0f0      	beq.n	800ba70 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ba8e:	4b6d      	ldr	r3, [pc, #436]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800ba90:	68db      	ldr	r3, [r3, #12]
 800ba92:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	6a1b      	ldr	r3, [r3, #32]
 800ba9a:	061b      	lsls	r3, r3, #24
 800ba9c:	4969      	ldr	r1, [pc, #420]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800ba9e:	4313      	orrs	r3, r2
 800baa0:	60cb      	str	r3, [r1, #12]
 800baa2:	e018      	b.n	800bad6 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800baa4:	4b67      	ldr	r3, [pc, #412]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	4a66      	ldr	r2, [pc, #408]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800baaa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800baae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bab0:	f7fa f91e 	bl	8005cf0 <HAL_GetTick>
 800bab4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800bab6:	e008      	b.n	800baca <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800bab8:	f7fa f91a 	bl	8005cf0 <HAL_GetTick>
 800babc:	4602      	mov	r2, r0
 800babe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bac0:	1ad3      	subs	r3, r2, r3
 800bac2:	2b02      	cmp	r3, #2
 800bac4:	d901      	bls.n	800baca <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800bac6:	2303      	movs	r3, #3
 800bac8:	e23c      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800baca:	4b5e      	ldr	r3, [pc, #376]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d1f0      	bne.n	800bab8 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	f003 0308 	and.w	r3, r3, #8
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d036      	beq.n	800bb50 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	695b      	ldr	r3, [r3, #20]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d019      	beq.n	800bb1e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800baea:	4b56      	ldr	r3, [pc, #344]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800baec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800baee:	4a55      	ldr	r2, [pc, #340]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800baf0:	f043 0301 	orr.w	r3, r3, #1
 800baf4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800baf6:	f7fa f8fb 	bl	8005cf0 <HAL_GetTick>
 800bafa:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800bafc:	e008      	b.n	800bb10 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bafe:	f7fa f8f7 	bl	8005cf0 <HAL_GetTick>
 800bb02:	4602      	mov	r2, r0
 800bb04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb06:	1ad3      	subs	r3, r2, r3
 800bb08:	2b02      	cmp	r3, #2
 800bb0a:	d901      	bls.n	800bb10 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800bb0c:	2303      	movs	r3, #3
 800bb0e:	e219      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800bb10:	4b4c      	ldr	r3, [pc, #304]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800bb12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bb14:	f003 0302 	and.w	r3, r3, #2
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d0f0      	beq.n	800bafe <HAL_RCC_OscConfig+0x35e>
 800bb1c:	e018      	b.n	800bb50 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bb1e:	4b49      	ldr	r3, [pc, #292]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800bb20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bb22:	4a48      	ldr	r2, [pc, #288]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800bb24:	f023 0301 	bic.w	r3, r3, #1
 800bb28:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bb2a:	f7fa f8e1 	bl	8005cf0 <HAL_GetTick>
 800bb2e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800bb30:	e008      	b.n	800bb44 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bb32:	f7fa f8dd 	bl	8005cf0 <HAL_GetTick>
 800bb36:	4602      	mov	r2, r0
 800bb38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb3a:	1ad3      	subs	r3, r2, r3
 800bb3c:	2b02      	cmp	r3, #2
 800bb3e:	d901      	bls.n	800bb44 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800bb40:	2303      	movs	r3, #3
 800bb42:	e1ff      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800bb44:	4b3f      	ldr	r3, [pc, #252]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800bb46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bb48:	f003 0302 	and.w	r3, r3, #2
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d1f0      	bne.n	800bb32 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	f003 0320 	and.w	r3, r3, #32
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d036      	beq.n	800bbca <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	699b      	ldr	r3, [r3, #24]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d019      	beq.n	800bb98 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800bb64:	4b37      	ldr	r3, [pc, #220]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	4a36      	ldr	r2, [pc, #216]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800bb6a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800bb6e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800bb70:	f7fa f8be 	bl	8005cf0 <HAL_GetTick>
 800bb74:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800bb76:	e008      	b.n	800bb8a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bb78:	f7fa f8ba 	bl	8005cf0 <HAL_GetTick>
 800bb7c:	4602      	mov	r2, r0
 800bb7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb80:	1ad3      	subs	r3, r2, r3
 800bb82:	2b02      	cmp	r3, #2
 800bb84:	d901      	bls.n	800bb8a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800bb86:	2303      	movs	r3, #3
 800bb88:	e1dc      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800bb8a:	4b2e      	ldr	r3, [pc, #184]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d0f0      	beq.n	800bb78 <HAL_RCC_OscConfig+0x3d8>
 800bb96:	e018      	b.n	800bbca <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800bb98:	4b2a      	ldr	r3, [pc, #168]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	4a29      	ldr	r2, [pc, #164]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800bb9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bba2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800bba4:	f7fa f8a4 	bl	8005cf0 <HAL_GetTick>
 800bba8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800bbaa:	e008      	b.n	800bbbe <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bbac:	f7fa f8a0 	bl	8005cf0 <HAL_GetTick>
 800bbb0:	4602      	mov	r2, r0
 800bbb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbb4:	1ad3      	subs	r3, r2, r3
 800bbb6:	2b02      	cmp	r3, #2
 800bbb8:	d901      	bls.n	800bbbe <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800bbba:	2303      	movs	r3, #3
 800bbbc:	e1c2      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800bbbe:	4b21      	ldr	r3, [pc, #132]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d1f0      	bne.n	800bbac <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	f003 0304 	and.w	r3, r3, #4
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	f000 8086 	beq.w	800bce4 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800bbd8:	4b1b      	ldr	r3, [pc, #108]	; (800bc48 <HAL_RCC_OscConfig+0x4a8>)
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	4a1a      	ldr	r2, [pc, #104]	; (800bc48 <HAL_RCC_OscConfig+0x4a8>)
 800bbde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bbe2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bbe4:	f7fa f884 	bl	8005cf0 <HAL_GetTick>
 800bbe8:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bbea:	e008      	b.n	800bbfe <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bbec:	f7fa f880 	bl	8005cf0 <HAL_GetTick>
 800bbf0:	4602      	mov	r2, r0
 800bbf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbf4:	1ad3      	subs	r3, r2, r3
 800bbf6:	2b64      	cmp	r3, #100	; 0x64
 800bbf8:	d901      	bls.n	800bbfe <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800bbfa:	2303      	movs	r3, #3
 800bbfc:	e1a2      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bbfe:	4b12      	ldr	r3, [pc, #72]	; (800bc48 <HAL_RCC_OscConfig+0x4a8>)
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d0f0      	beq.n	800bbec <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	689b      	ldr	r3, [r3, #8]
 800bc0e:	2b01      	cmp	r3, #1
 800bc10:	d106      	bne.n	800bc20 <HAL_RCC_OscConfig+0x480>
 800bc12:	4b0c      	ldr	r3, [pc, #48]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800bc14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc16:	4a0b      	ldr	r2, [pc, #44]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800bc18:	f043 0301 	orr.w	r3, r3, #1
 800bc1c:	6713      	str	r3, [r2, #112]	; 0x70
 800bc1e:	e032      	b.n	800bc86 <HAL_RCC_OscConfig+0x4e6>
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	689b      	ldr	r3, [r3, #8]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d111      	bne.n	800bc4c <HAL_RCC_OscConfig+0x4ac>
 800bc28:	4b06      	ldr	r3, [pc, #24]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800bc2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc2c:	4a05      	ldr	r2, [pc, #20]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800bc2e:	f023 0301 	bic.w	r3, r3, #1
 800bc32:	6713      	str	r3, [r2, #112]	; 0x70
 800bc34:	4b03      	ldr	r3, [pc, #12]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800bc36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc38:	4a02      	ldr	r2, [pc, #8]	; (800bc44 <HAL_RCC_OscConfig+0x4a4>)
 800bc3a:	f023 0304 	bic.w	r3, r3, #4
 800bc3e:	6713      	str	r3, [r2, #112]	; 0x70
 800bc40:	e021      	b.n	800bc86 <HAL_RCC_OscConfig+0x4e6>
 800bc42:	bf00      	nop
 800bc44:	58024400 	.word	0x58024400
 800bc48:	58024800 	.word	0x58024800
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	689b      	ldr	r3, [r3, #8]
 800bc50:	2b05      	cmp	r3, #5
 800bc52:	d10c      	bne.n	800bc6e <HAL_RCC_OscConfig+0x4ce>
 800bc54:	4b83      	ldr	r3, [pc, #524]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bc56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc58:	4a82      	ldr	r2, [pc, #520]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bc5a:	f043 0304 	orr.w	r3, r3, #4
 800bc5e:	6713      	str	r3, [r2, #112]	; 0x70
 800bc60:	4b80      	ldr	r3, [pc, #512]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bc62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc64:	4a7f      	ldr	r2, [pc, #508]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bc66:	f043 0301 	orr.w	r3, r3, #1
 800bc6a:	6713      	str	r3, [r2, #112]	; 0x70
 800bc6c:	e00b      	b.n	800bc86 <HAL_RCC_OscConfig+0x4e6>
 800bc6e:	4b7d      	ldr	r3, [pc, #500]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bc70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc72:	4a7c      	ldr	r2, [pc, #496]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bc74:	f023 0301 	bic.w	r3, r3, #1
 800bc78:	6713      	str	r3, [r2, #112]	; 0x70
 800bc7a:	4b7a      	ldr	r3, [pc, #488]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bc7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc7e:	4a79      	ldr	r2, [pc, #484]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bc80:	f023 0304 	bic.w	r3, r3, #4
 800bc84:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	689b      	ldr	r3, [r3, #8]
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d015      	beq.n	800bcba <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bc8e:	f7fa f82f 	bl	8005cf0 <HAL_GetTick>
 800bc92:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bc94:	e00a      	b.n	800bcac <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bc96:	f7fa f82b 	bl	8005cf0 <HAL_GetTick>
 800bc9a:	4602      	mov	r2, r0
 800bc9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc9e:	1ad3      	subs	r3, r2, r3
 800bca0:	f241 3288 	movw	r2, #5000	; 0x1388
 800bca4:	4293      	cmp	r3, r2
 800bca6:	d901      	bls.n	800bcac <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800bca8:	2303      	movs	r3, #3
 800bcaa:	e14b      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bcac:	4b6d      	ldr	r3, [pc, #436]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bcae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bcb0:	f003 0302 	and.w	r3, r3, #2
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d0ee      	beq.n	800bc96 <HAL_RCC_OscConfig+0x4f6>
 800bcb8:	e014      	b.n	800bce4 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bcba:	f7fa f819 	bl	8005cf0 <HAL_GetTick>
 800bcbe:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800bcc0:	e00a      	b.n	800bcd8 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bcc2:	f7fa f815 	bl	8005cf0 <HAL_GetTick>
 800bcc6:	4602      	mov	r2, r0
 800bcc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcca:	1ad3      	subs	r3, r2, r3
 800bccc:	f241 3288 	movw	r2, #5000	; 0x1388
 800bcd0:	4293      	cmp	r3, r2
 800bcd2:	d901      	bls.n	800bcd8 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800bcd4:	2303      	movs	r3, #3
 800bcd6:	e135      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800bcd8:	4b62      	ldr	r3, [pc, #392]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bcda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bcdc:	f003 0302 	and.w	r3, r3, #2
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d1ee      	bne.n	800bcc2 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	f000 812a 	beq.w	800bf42 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800bcee:	4b5d      	ldr	r3, [pc, #372]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bcf0:	691b      	ldr	r3, [r3, #16]
 800bcf2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800bcf6:	2b18      	cmp	r3, #24
 800bcf8:	f000 80ba 	beq.w	800be70 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd00:	2b02      	cmp	r3, #2
 800bd02:	f040 8095 	bne.w	800be30 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bd06:	4b57      	ldr	r3, [pc, #348]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	4a56      	ldr	r2, [pc, #344]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bd0c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bd10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd12:	f7f9 ffed 	bl	8005cf0 <HAL_GetTick>
 800bd16:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800bd18:	e008      	b.n	800bd2c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bd1a:	f7f9 ffe9 	bl	8005cf0 <HAL_GetTick>
 800bd1e:	4602      	mov	r2, r0
 800bd20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd22:	1ad3      	subs	r3, r2, r3
 800bd24:	2b02      	cmp	r3, #2
 800bd26:	d901      	bls.n	800bd2c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800bd28:	2303      	movs	r3, #3
 800bd2a:	e10b      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800bd2c:	4b4d      	ldr	r3, [pc, #308]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d1f0      	bne.n	800bd1a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bd38:	4b4a      	ldr	r3, [pc, #296]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bd3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bd3c:	4b4a      	ldr	r3, [pc, #296]	; (800be68 <HAL_RCC_OscConfig+0x6c8>)
 800bd3e:	4013      	ands	r3, r2
 800bd40:	687a      	ldr	r2, [r7, #4]
 800bd42:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800bd44:	687a      	ldr	r2, [r7, #4]
 800bd46:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800bd48:	0112      	lsls	r2, r2, #4
 800bd4a:	430a      	orrs	r2, r1
 800bd4c:	4945      	ldr	r1, [pc, #276]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bd4e:	4313      	orrs	r3, r2
 800bd50:	628b      	str	r3, [r1, #40]	; 0x28
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd56:	3b01      	subs	r3, #1
 800bd58:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bd60:	3b01      	subs	r3, #1
 800bd62:	025b      	lsls	r3, r3, #9
 800bd64:	b29b      	uxth	r3, r3
 800bd66:	431a      	orrs	r2, r3
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd6c:	3b01      	subs	r3, #1
 800bd6e:	041b      	lsls	r3, r3, #16
 800bd70:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800bd74:	431a      	orrs	r2, r3
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd7a:	3b01      	subs	r3, #1
 800bd7c:	061b      	lsls	r3, r3, #24
 800bd7e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800bd82:	4938      	ldr	r1, [pc, #224]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bd84:	4313      	orrs	r3, r2
 800bd86:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800bd88:	4b36      	ldr	r3, [pc, #216]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bd8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd8c:	4a35      	ldr	r2, [pc, #212]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bd8e:	f023 0301 	bic.w	r3, r3, #1
 800bd92:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800bd94:	4b33      	ldr	r3, [pc, #204]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bd96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bd98:	4b34      	ldr	r3, [pc, #208]	; (800be6c <HAL_RCC_OscConfig+0x6cc>)
 800bd9a:	4013      	ands	r3, r2
 800bd9c:	687a      	ldr	r2, [r7, #4]
 800bd9e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800bda0:	00d2      	lsls	r2, r2, #3
 800bda2:	4930      	ldr	r1, [pc, #192]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bda4:	4313      	orrs	r3, r2
 800bda6:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800bda8:	4b2e      	ldr	r3, [pc, #184]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bdaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdac:	f023 020c 	bic.w	r2, r3, #12
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdb4:	492b      	ldr	r1, [pc, #172]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bdb6:	4313      	orrs	r3, r2
 800bdb8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800bdba:	4b2a      	ldr	r3, [pc, #168]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bdbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdbe:	f023 0202 	bic.w	r2, r3, #2
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bdc6:	4927      	ldr	r1, [pc, #156]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bdc8:	4313      	orrs	r3, r2
 800bdca:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800bdcc:	4b25      	ldr	r3, [pc, #148]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bdce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdd0:	4a24      	ldr	r2, [pc, #144]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bdd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bdd6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bdd8:	4b22      	ldr	r3, [pc, #136]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bdda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bddc:	4a21      	ldr	r2, [pc, #132]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bdde:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bde2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800bde4:	4b1f      	ldr	r3, [pc, #124]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bde6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bde8:	4a1e      	ldr	r2, [pc, #120]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bdea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800bdee:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800bdf0:	4b1c      	ldr	r3, [pc, #112]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bdf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdf4:	4a1b      	ldr	r2, [pc, #108]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bdf6:	f043 0301 	orr.w	r3, r3, #1
 800bdfa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800bdfc:	4b19      	ldr	r3, [pc, #100]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	4a18      	ldr	r2, [pc, #96]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800be02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800be06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be08:	f7f9 ff72 	bl	8005cf0 <HAL_GetTick>
 800be0c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800be0e:	e008      	b.n	800be22 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800be10:	f7f9 ff6e 	bl	8005cf0 <HAL_GetTick>
 800be14:	4602      	mov	r2, r0
 800be16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be18:	1ad3      	subs	r3, r2, r3
 800be1a:	2b02      	cmp	r3, #2
 800be1c:	d901      	bls.n	800be22 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800be1e:	2303      	movs	r3, #3
 800be20:	e090      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800be22:	4b10      	ldr	r3, [pc, #64]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d0f0      	beq.n	800be10 <HAL_RCC_OscConfig+0x670>
 800be2e:	e088      	b.n	800bf42 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800be30:	4b0c      	ldr	r3, [pc, #48]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	4a0b      	ldr	r2, [pc, #44]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800be36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800be3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be3c:	f7f9 ff58 	bl	8005cf0 <HAL_GetTick>
 800be40:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800be42:	e008      	b.n	800be56 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800be44:	f7f9 ff54 	bl	8005cf0 <HAL_GetTick>
 800be48:	4602      	mov	r2, r0
 800be4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be4c:	1ad3      	subs	r3, r2, r3
 800be4e:	2b02      	cmp	r3, #2
 800be50:	d901      	bls.n	800be56 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800be52:	2303      	movs	r3, #3
 800be54:	e076      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800be56:	4b03      	ldr	r3, [pc, #12]	; (800be64 <HAL_RCC_OscConfig+0x6c4>)
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d1f0      	bne.n	800be44 <HAL_RCC_OscConfig+0x6a4>
 800be62:	e06e      	b.n	800bf42 <HAL_RCC_OscConfig+0x7a2>
 800be64:	58024400 	.word	0x58024400
 800be68:	fffffc0c 	.word	0xfffffc0c
 800be6c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800be70:	4b36      	ldr	r3, [pc, #216]	; (800bf4c <HAL_RCC_OscConfig+0x7ac>)
 800be72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be74:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800be76:	4b35      	ldr	r3, [pc, #212]	; (800bf4c <HAL_RCC_OscConfig+0x7ac>)
 800be78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be7a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be80:	2b01      	cmp	r3, #1
 800be82:	d031      	beq.n	800bee8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800be84:	693b      	ldr	r3, [r7, #16]
 800be86:	f003 0203 	and.w	r2, r3, #3
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800be8e:	429a      	cmp	r2, r3
 800be90:	d12a      	bne.n	800bee8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800be92:	693b      	ldr	r3, [r7, #16]
 800be94:	091b      	lsrs	r3, r3, #4
 800be96:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800be9e:	429a      	cmp	r2, r3
 800bea0:	d122      	bne.n	800bee8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800beac:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800beae:	429a      	cmp	r2, r3
 800beb0:	d11a      	bne.n	800bee8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	0a5b      	lsrs	r3, r3, #9
 800beb6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bebe:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800bec0:	429a      	cmp	r2, r3
 800bec2:	d111      	bne.n	800bee8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	0c1b      	lsrs	r3, r3, #16
 800bec8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bed0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800bed2:	429a      	cmp	r2, r3
 800bed4:	d108      	bne.n	800bee8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	0e1b      	lsrs	r3, r3, #24
 800beda:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bee2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800bee4:	429a      	cmp	r2, r3
 800bee6:	d001      	beq.n	800beec <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800bee8:	2301      	movs	r3, #1
 800beea:	e02b      	b.n	800bf44 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800beec:	4b17      	ldr	r3, [pc, #92]	; (800bf4c <HAL_RCC_OscConfig+0x7ac>)
 800beee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bef0:	08db      	lsrs	r3, r3, #3
 800bef2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bef6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800befc:	693a      	ldr	r2, [r7, #16]
 800befe:	429a      	cmp	r2, r3
 800bf00:	d01f      	beq.n	800bf42 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800bf02:	4b12      	ldr	r3, [pc, #72]	; (800bf4c <HAL_RCC_OscConfig+0x7ac>)
 800bf04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf06:	4a11      	ldr	r2, [pc, #68]	; (800bf4c <HAL_RCC_OscConfig+0x7ac>)
 800bf08:	f023 0301 	bic.w	r3, r3, #1
 800bf0c:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800bf0e:	f7f9 feef 	bl	8005cf0 <HAL_GetTick>
 800bf12:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800bf14:	bf00      	nop
 800bf16:	f7f9 feeb 	bl	8005cf0 <HAL_GetTick>
 800bf1a:	4602      	mov	r2, r0
 800bf1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf1e:	4293      	cmp	r3, r2
 800bf20:	d0f9      	beq.n	800bf16 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800bf22:	4b0a      	ldr	r3, [pc, #40]	; (800bf4c <HAL_RCC_OscConfig+0x7ac>)
 800bf24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bf26:	4b0a      	ldr	r3, [pc, #40]	; (800bf50 <HAL_RCC_OscConfig+0x7b0>)
 800bf28:	4013      	ands	r3, r2
 800bf2a:	687a      	ldr	r2, [r7, #4]
 800bf2c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800bf2e:	00d2      	lsls	r2, r2, #3
 800bf30:	4906      	ldr	r1, [pc, #24]	; (800bf4c <HAL_RCC_OscConfig+0x7ac>)
 800bf32:	4313      	orrs	r3, r2
 800bf34:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800bf36:	4b05      	ldr	r3, [pc, #20]	; (800bf4c <HAL_RCC_OscConfig+0x7ac>)
 800bf38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf3a:	4a04      	ldr	r2, [pc, #16]	; (800bf4c <HAL_RCC_OscConfig+0x7ac>)
 800bf3c:	f043 0301 	orr.w	r3, r3, #1
 800bf40:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800bf42:	2300      	movs	r3, #0
}
 800bf44:	4618      	mov	r0, r3
 800bf46:	3730      	adds	r7, #48	; 0x30
 800bf48:	46bd      	mov	sp, r7
 800bf4a:	bd80      	pop	{r7, pc}
 800bf4c:	58024400 	.word	0x58024400
 800bf50:	ffff0007 	.word	0xffff0007

0800bf54 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bf54:	b580      	push	{r7, lr}
 800bf56:	b086      	sub	sp, #24
 800bf58:	af00      	add	r7, sp, #0
 800bf5a:	6078      	str	r0, [r7, #4]
 800bf5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d101      	bne.n	800bf68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800bf64:	2301      	movs	r3, #1
 800bf66:	e19c      	b.n	800c2a2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bf68:	4b8a      	ldr	r3, [pc, #552]	; (800c194 <HAL_RCC_ClockConfig+0x240>)
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	f003 030f 	and.w	r3, r3, #15
 800bf70:	683a      	ldr	r2, [r7, #0]
 800bf72:	429a      	cmp	r2, r3
 800bf74:	d910      	bls.n	800bf98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bf76:	4b87      	ldr	r3, [pc, #540]	; (800c194 <HAL_RCC_ClockConfig+0x240>)
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	f023 020f 	bic.w	r2, r3, #15
 800bf7e:	4985      	ldr	r1, [pc, #532]	; (800c194 <HAL_RCC_ClockConfig+0x240>)
 800bf80:	683b      	ldr	r3, [r7, #0]
 800bf82:	4313      	orrs	r3, r2
 800bf84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bf86:	4b83      	ldr	r3, [pc, #524]	; (800c194 <HAL_RCC_ClockConfig+0x240>)
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	f003 030f 	and.w	r3, r3, #15
 800bf8e:	683a      	ldr	r2, [r7, #0]
 800bf90:	429a      	cmp	r2, r3
 800bf92:	d001      	beq.n	800bf98 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800bf94:	2301      	movs	r3, #1
 800bf96:	e184      	b.n	800c2a2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	f003 0304 	and.w	r3, r3, #4
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d010      	beq.n	800bfc6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	691a      	ldr	r2, [r3, #16]
 800bfa8:	4b7b      	ldr	r3, [pc, #492]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800bfaa:	699b      	ldr	r3, [r3, #24]
 800bfac:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800bfb0:	429a      	cmp	r2, r3
 800bfb2:	d908      	bls.n	800bfc6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800bfb4:	4b78      	ldr	r3, [pc, #480]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800bfb6:	699b      	ldr	r3, [r3, #24]
 800bfb8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	691b      	ldr	r3, [r3, #16]
 800bfc0:	4975      	ldr	r1, [pc, #468]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800bfc2:	4313      	orrs	r3, r2
 800bfc4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	f003 0308 	and.w	r3, r3, #8
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d010      	beq.n	800bff4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	695a      	ldr	r2, [r3, #20]
 800bfd6:	4b70      	ldr	r3, [pc, #448]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800bfd8:	69db      	ldr	r3, [r3, #28]
 800bfda:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800bfde:	429a      	cmp	r2, r3
 800bfe0:	d908      	bls.n	800bff4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800bfe2:	4b6d      	ldr	r3, [pc, #436]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800bfe4:	69db      	ldr	r3, [r3, #28]
 800bfe6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	695b      	ldr	r3, [r3, #20]
 800bfee:	496a      	ldr	r1, [pc, #424]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800bff0:	4313      	orrs	r3, r2
 800bff2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	f003 0310 	and.w	r3, r3, #16
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d010      	beq.n	800c022 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	699a      	ldr	r2, [r3, #24]
 800c004:	4b64      	ldr	r3, [pc, #400]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c006:	69db      	ldr	r3, [r3, #28]
 800c008:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c00c:	429a      	cmp	r2, r3
 800c00e:	d908      	bls.n	800c022 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c010:	4b61      	ldr	r3, [pc, #388]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c012:	69db      	ldr	r3, [r3, #28]
 800c014:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	699b      	ldr	r3, [r3, #24]
 800c01c:	495e      	ldr	r1, [pc, #376]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c01e:	4313      	orrs	r3, r2
 800c020:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	f003 0320 	and.w	r3, r3, #32
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d010      	beq.n	800c050 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	69da      	ldr	r2, [r3, #28]
 800c032:	4b59      	ldr	r3, [pc, #356]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c034:	6a1b      	ldr	r3, [r3, #32]
 800c036:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800c03a:	429a      	cmp	r2, r3
 800c03c:	d908      	bls.n	800c050 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c03e:	4b56      	ldr	r3, [pc, #344]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c040:	6a1b      	ldr	r3, [r3, #32]
 800c042:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	69db      	ldr	r3, [r3, #28]
 800c04a:	4953      	ldr	r1, [pc, #332]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c04c:	4313      	orrs	r3, r2
 800c04e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	f003 0302 	and.w	r3, r3, #2
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d010      	beq.n	800c07e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	68da      	ldr	r2, [r3, #12]
 800c060:	4b4d      	ldr	r3, [pc, #308]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c062:	699b      	ldr	r3, [r3, #24]
 800c064:	f003 030f 	and.w	r3, r3, #15
 800c068:	429a      	cmp	r2, r3
 800c06a:	d908      	bls.n	800c07e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c06c:	4b4a      	ldr	r3, [pc, #296]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c06e:	699b      	ldr	r3, [r3, #24]
 800c070:	f023 020f 	bic.w	r2, r3, #15
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	68db      	ldr	r3, [r3, #12]
 800c078:	4947      	ldr	r1, [pc, #284]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c07a:	4313      	orrs	r3, r2
 800c07c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	f003 0301 	and.w	r3, r3, #1
 800c086:	2b00      	cmp	r3, #0
 800c088:	d055      	beq.n	800c136 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800c08a:	4b43      	ldr	r3, [pc, #268]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c08c:	699b      	ldr	r3, [r3, #24]
 800c08e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	689b      	ldr	r3, [r3, #8]
 800c096:	4940      	ldr	r1, [pc, #256]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c098:	4313      	orrs	r3, r2
 800c09a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	685b      	ldr	r3, [r3, #4]
 800c0a0:	2b02      	cmp	r3, #2
 800c0a2:	d107      	bne.n	800c0b4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800c0a4:	4b3c      	ldr	r3, [pc, #240]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d121      	bne.n	800c0f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c0b0:	2301      	movs	r3, #1
 800c0b2:	e0f6      	b.n	800c2a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	685b      	ldr	r3, [r3, #4]
 800c0b8:	2b03      	cmp	r3, #3
 800c0ba:	d107      	bne.n	800c0cc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c0bc:	4b36      	ldr	r3, [pc, #216]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d115      	bne.n	800c0f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	e0ea      	b.n	800c2a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	685b      	ldr	r3, [r3, #4]
 800c0d0:	2b01      	cmp	r3, #1
 800c0d2:	d107      	bne.n	800c0e4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c0d4:	4b30      	ldr	r3, [pc, #192]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d109      	bne.n	800c0f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c0e0:	2301      	movs	r3, #1
 800c0e2:	e0de      	b.n	800c2a2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c0e4:	4b2c      	ldr	r3, [pc, #176]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	f003 0304 	and.w	r3, r3, #4
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d101      	bne.n	800c0f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c0f0:	2301      	movs	r3, #1
 800c0f2:	e0d6      	b.n	800c2a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c0f4:	4b28      	ldr	r3, [pc, #160]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c0f6:	691b      	ldr	r3, [r3, #16]
 800c0f8:	f023 0207 	bic.w	r2, r3, #7
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	685b      	ldr	r3, [r3, #4]
 800c100:	4925      	ldr	r1, [pc, #148]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c102:	4313      	orrs	r3, r2
 800c104:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c106:	f7f9 fdf3 	bl	8005cf0 <HAL_GetTick>
 800c10a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c10c:	e00a      	b.n	800c124 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c10e:	f7f9 fdef 	bl	8005cf0 <HAL_GetTick>
 800c112:	4602      	mov	r2, r0
 800c114:	697b      	ldr	r3, [r7, #20]
 800c116:	1ad3      	subs	r3, r2, r3
 800c118:	f241 3288 	movw	r2, #5000	; 0x1388
 800c11c:	4293      	cmp	r3, r2
 800c11e:	d901      	bls.n	800c124 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800c120:	2303      	movs	r3, #3
 800c122:	e0be      	b.n	800c2a2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c124:	4b1c      	ldr	r3, [pc, #112]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c126:	691b      	ldr	r3, [r3, #16]
 800c128:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	685b      	ldr	r3, [r3, #4]
 800c130:	00db      	lsls	r3, r3, #3
 800c132:	429a      	cmp	r2, r3
 800c134:	d1eb      	bne.n	800c10e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	f003 0302 	and.w	r3, r3, #2
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d010      	beq.n	800c164 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	68da      	ldr	r2, [r3, #12]
 800c146:	4b14      	ldr	r3, [pc, #80]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c148:	699b      	ldr	r3, [r3, #24]
 800c14a:	f003 030f 	and.w	r3, r3, #15
 800c14e:	429a      	cmp	r2, r3
 800c150:	d208      	bcs.n	800c164 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c152:	4b11      	ldr	r3, [pc, #68]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c154:	699b      	ldr	r3, [r3, #24]
 800c156:	f023 020f 	bic.w	r2, r3, #15
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	68db      	ldr	r3, [r3, #12]
 800c15e:	490e      	ldr	r1, [pc, #56]	; (800c198 <HAL_RCC_ClockConfig+0x244>)
 800c160:	4313      	orrs	r3, r2
 800c162:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c164:	4b0b      	ldr	r3, [pc, #44]	; (800c194 <HAL_RCC_ClockConfig+0x240>)
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	f003 030f 	and.w	r3, r3, #15
 800c16c:	683a      	ldr	r2, [r7, #0]
 800c16e:	429a      	cmp	r2, r3
 800c170:	d214      	bcs.n	800c19c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c172:	4b08      	ldr	r3, [pc, #32]	; (800c194 <HAL_RCC_ClockConfig+0x240>)
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	f023 020f 	bic.w	r2, r3, #15
 800c17a:	4906      	ldr	r1, [pc, #24]	; (800c194 <HAL_RCC_ClockConfig+0x240>)
 800c17c:	683b      	ldr	r3, [r7, #0]
 800c17e:	4313      	orrs	r3, r2
 800c180:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c182:	4b04      	ldr	r3, [pc, #16]	; (800c194 <HAL_RCC_ClockConfig+0x240>)
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	f003 030f 	and.w	r3, r3, #15
 800c18a:	683a      	ldr	r2, [r7, #0]
 800c18c:	429a      	cmp	r2, r3
 800c18e:	d005      	beq.n	800c19c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800c190:	2301      	movs	r3, #1
 800c192:	e086      	b.n	800c2a2 <HAL_RCC_ClockConfig+0x34e>
 800c194:	52002000 	.word	0x52002000
 800c198:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	f003 0304 	and.w	r3, r3, #4
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d010      	beq.n	800c1ca <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	691a      	ldr	r2, [r3, #16]
 800c1ac:	4b3f      	ldr	r3, [pc, #252]	; (800c2ac <HAL_RCC_ClockConfig+0x358>)
 800c1ae:	699b      	ldr	r3, [r3, #24]
 800c1b0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800c1b4:	429a      	cmp	r2, r3
 800c1b6:	d208      	bcs.n	800c1ca <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800c1b8:	4b3c      	ldr	r3, [pc, #240]	; (800c2ac <HAL_RCC_ClockConfig+0x358>)
 800c1ba:	699b      	ldr	r3, [r3, #24]
 800c1bc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	691b      	ldr	r3, [r3, #16]
 800c1c4:	4939      	ldr	r1, [pc, #228]	; (800c2ac <HAL_RCC_ClockConfig+0x358>)
 800c1c6:	4313      	orrs	r3, r2
 800c1c8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	f003 0308 	and.w	r3, r3, #8
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d010      	beq.n	800c1f8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	695a      	ldr	r2, [r3, #20]
 800c1da:	4b34      	ldr	r3, [pc, #208]	; (800c2ac <HAL_RCC_ClockConfig+0x358>)
 800c1dc:	69db      	ldr	r3, [r3, #28]
 800c1de:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800c1e2:	429a      	cmp	r2, r3
 800c1e4:	d208      	bcs.n	800c1f8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800c1e6:	4b31      	ldr	r3, [pc, #196]	; (800c2ac <HAL_RCC_ClockConfig+0x358>)
 800c1e8:	69db      	ldr	r3, [r3, #28]
 800c1ea:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	695b      	ldr	r3, [r3, #20]
 800c1f2:	492e      	ldr	r1, [pc, #184]	; (800c2ac <HAL_RCC_ClockConfig+0x358>)
 800c1f4:	4313      	orrs	r3, r2
 800c1f6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	f003 0310 	and.w	r3, r3, #16
 800c200:	2b00      	cmp	r3, #0
 800c202:	d010      	beq.n	800c226 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	699a      	ldr	r2, [r3, #24]
 800c208:	4b28      	ldr	r3, [pc, #160]	; (800c2ac <HAL_RCC_ClockConfig+0x358>)
 800c20a:	69db      	ldr	r3, [r3, #28]
 800c20c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c210:	429a      	cmp	r2, r3
 800c212:	d208      	bcs.n	800c226 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c214:	4b25      	ldr	r3, [pc, #148]	; (800c2ac <HAL_RCC_ClockConfig+0x358>)
 800c216:	69db      	ldr	r3, [r3, #28]
 800c218:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	699b      	ldr	r3, [r3, #24]
 800c220:	4922      	ldr	r1, [pc, #136]	; (800c2ac <HAL_RCC_ClockConfig+0x358>)
 800c222:	4313      	orrs	r3, r2
 800c224:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	f003 0320 	and.w	r3, r3, #32
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d010      	beq.n	800c254 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	69da      	ldr	r2, [r3, #28]
 800c236:	4b1d      	ldr	r3, [pc, #116]	; (800c2ac <HAL_RCC_ClockConfig+0x358>)
 800c238:	6a1b      	ldr	r3, [r3, #32]
 800c23a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800c23e:	429a      	cmp	r2, r3
 800c240:	d208      	bcs.n	800c254 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c242:	4b1a      	ldr	r3, [pc, #104]	; (800c2ac <HAL_RCC_ClockConfig+0x358>)
 800c244:	6a1b      	ldr	r3, [r3, #32]
 800c246:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	69db      	ldr	r3, [r3, #28]
 800c24e:	4917      	ldr	r1, [pc, #92]	; (800c2ac <HAL_RCC_ClockConfig+0x358>)
 800c250:	4313      	orrs	r3, r2
 800c252:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800c254:	f000 f834 	bl	800c2c0 <HAL_RCC_GetSysClockFreq>
 800c258:	4602      	mov	r2, r0
 800c25a:	4b14      	ldr	r3, [pc, #80]	; (800c2ac <HAL_RCC_ClockConfig+0x358>)
 800c25c:	699b      	ldr	r3, [r3, #24]
 800c25e:	0a1b      	lsrs	r3, r3, #8
 800c260:	f003 030f 	and.w	r3, r3, #15
 800c264:	4912      	ldr	r1, [pc, #72]	; (800c2b0 <HAL_RCC_ClockConfig+0x35c>)
 800c266:	5ccb      	ldrb	r3, [r1, r3]
 800c268:	f003 031f 	and.w	r3, r3, #31
 800c26c:	fa22 f303 	lsr.w	r3, r2, r3
 800c270:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c272:	4b0e      	ldr	r3, [pc, #56]	; (800c2ac <HAL_RCC_ClockConfig+0x358>)
 800c274:	699b      	ldr	r3, [r3, #24]
 800c276:	f003 030f 	and.w	r3, r3, #15
 800c27a:	4a0d      	ldr	r2, [pc, #52]	; (800c2b0 <HAL_RCC_ClockConfig+0x35c>)
 800c27c:	5cd3      	ldrb	r3, [r2, r3]
 800c27e:	f003 031f 	and.w	r3, r3, #31
 800c282:	693a      	ldr	r2, [r7, #16]
 800c284:	fa22 f303 	lsr.w	r3, r2, r3
 800c288:	4a0a      	ldr	r2, [pc, #40]	; (800c2b4 <HAL_RCC_ClockConfig+0x360>)
 800c28a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c28c:	4a0a      	ldr	r2, [pc, #40]	; (800c2b8 <HAL_RCC_ClockConfig+0x364>)
 800c28e:	693b      	ldr	r3, [r7, #16]
 800c290:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800c292:	4b0a      	ldr	r3, [pc, #40]	; (800c2bc <HAL_RCC_ClockConfig+0x368>)
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	4618      	mov	r0, r3
 800c298:	f7f8 fea2 	bl	8004fe0 <HAL_InitTick>
 800c29c:	4603      	mov	r3, r0
 800c29e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800c2a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	3718      	adds	r7, #24
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bd80      	pop	{r7, pc}
 800c2aa:	bf00      	nop
 800c2ac:	58024400 	.word	0x58024400
 800c2b0:	080153d0 	.word	0x080153d0
 800c2b4:	2400082c 	.word	0x2400082c
 800c2b8:	24000828 	.word	0x24000828
 800c2bc:	24000830 	.word	0x24000830

0800c2c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c2c0:	b480      	push	{r7}
 800c2c2:	b089      	sub	sp, #36	; 0x24
 800c2c4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c2c6:	4bb3      	ldr	r3, [pc, #716]	; (800c594 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c2c8:	691b      	ldr	r3, [r3, #16]
 800c2ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c2ce:	2b18      	cmp	r3, #24
 800c2d0:	f200 8155 	bhi.w	800c57e <HAL_RCC_GetSysClockFreq+0x2be>
 800c2d4:	a201      	add	r2, pc, #4	; (adr r2, 800c2dc <HAL_RCC_GetSysClockFreq+0x1c>)
 800c2d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2da:	bf00      	nop
 800c2dc:	0800c341 	.word	0x0800c341
 800c2e0:	0800c57f 	.word	0x0800c57f
 800c2e4:	0800c57f 	.word	0x0800c57f
 800c2e8:	0800c57f 	.word	0x0800c57f
 800c2ec:	0800c57f 	.word	0x0800c57f
 800c2f0:	0800c57f 	.word	0x0800c57f
 800c2f4:	0800c57f 	.word	0x0800c57f
 800c2f8:	0800c57f 	.word	0x0800c57f
 800c2fc:	0800c367 	.word	0x0800c367
 800c300:	0800c57f 	.word	0x0800c57f
 800c304:	0800c57f 	.word	0x0800c57f
 800c308:	0800c57f 	.word	0x0800c57f
 800c30c:	0800c57f 	.word	0x0800c57f
 800c310:	0800c57f 	.word	0x0800c57f
 800c314:	0800c57f 	.word	0x0800c57f
 800c318:	0800c57f 	.word	0x0800c57f
 800c31c:	0800c36d 	.word	0x0800c36d
 800c320:	0800c57f 	.word	0x0800c57f
 800c324:	0800c57f 	.word	0x0800c57f
 800c328:	0800c57f 	.word	0x0800c57f
 800c32c:	0800c57f 	.word	0x0800c57f
 800c330:	0800c57f 	.word	0x0800c57f
 800c334:	0800c57f 	.word	0x0800c57f
 800c338:	0800c57f 	.word	0x0800c57f
 800c33c:	0800c373 	.word	0x0800c373
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c340:	4b94      	ldr	r3, [pc, #592]	; (800c594 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	f003 0320 	and.w	r3, r3, #32
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d009      	beq.n	800c360 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c34c:	4b91      	ldr	r3, [pc, #580]	; (800c594 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	08db      	lsrs	r3, r3, #3
 800c352:	f003 0303 	and.w	r3, r3, #3
 800c356:	4a90      	ldr	r2, [pc, #576]	; (800c598 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c358:	fa22 f303 	lsr.w	r3, r2, r3
 800c35c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800c35e:	e111      	b.n	800c584 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800c360:	4b8d      	ldr	r3, [pc, #564]	; (800c598 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c362:	61bb      	str	r3, [r7, #24]
      break;
 800c364:	e10e      	b.n	800c584 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800c366:	4b8d      	ldr	r3, [pc, #564]	; (800c59c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c368:	61bb      	str	r3, [r7, #24]
      break;
 800c36a:	e10b      	b.n	800c584 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800c36c:	4b8c      	ldr	r3, [pc, #560]	; (800c5a0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800c36e:	61bb      	str	r3, [r7, #24]
      break;
 800c370:	e108      	b.n	800c584 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c372:	4b88      	ldr	r3, [pc, #544]	; (800c594 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c376:	f003 0303 	and.w	r3, r3, #3
 800c37a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800c37c:	4b85      	ldr	r3, [pc, #532]	; (800c594 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c37e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c380:	091b      	lsrs	r3, r3, #4
 800c382:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c386:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800c388:	4b82      	ldr	r3, [pc, #520]	; (800c594 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c38a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c38c:	f003 0301 	and.w	r3, r3, #1
 800c390:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c392:	4b80      	ldr	r3, [pc, #512]	; (800c594 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c394:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c396:	08db      	lsrs	r3, r3, #3
 800c398:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c39c:	68fa      	ldr	r2, [r7, #12]
 800c39e:	fb02 f303 	mul.w	r3, r2, r3
 800c3a2:	ee07 3a90 	vmov	s15, r3
 800c3a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c3aa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800c3ae:	693b      	ldr	r3, [r7, #16]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	f000 80e1 	beq.w	800c578 <HAL_RCC_GetSysClockFreq+0x2b8>
 800c3b6:	697b      	ldr	r3, [r7, #20]
 800c3b8:	2b02      	cmp	r3, #2
 800c3ba:	f000 8083 	beq.w	800c4c4 <HAL_RCC_GetSysClockFreq+0x204>
 800c3be:	697b      	ldr	r3, [r7, #20]
 800c3c0:	2b02      	cmp	r3, #2
 800c3c2:	f200 80a1 	bhi.w	800c508 <HAL_RCC_GetSysClockFreq+0x248>
 800c3c6:	697b      	ldr	r3, [r7, #20]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d003      	beq.n	800c3d4 <HAL_RCC_GetSysClockFreq+0x114>
 800c3cc:	697b      	ldr	r3, [r7, #20]
 800c3ce:	2b01      	cmp	r3, #1
 800c3d0:	d056      	beq.n	800c480 <HAL_RCC_GetSysClockFreq+0x1c0>
 800c3d2:	e099      	b.n	800c508 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c3d4:	4b6f      	ldr	r3, [pc, #444]	; (800c594 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	f003 0320 	and.w	r3, r3, #32
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d02d      	beq.n	800c43c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c3e0:	4b6c      	ldr	r3, [pc, #432]	; (800c594 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	08db      	lsrs	r3, r3, #3
 800c3e6:	f003 0303 	and.w	r3, r3, #3
 800c3ea:	4a6b      	ldr	r2, [pc, #428]	; (800c598 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c3ec:	fa22 f303 	lsr.w	r3, r2, r3
 800c3f0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	ee07 3a90 	vmov	s15, r3
 800c3f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c3fc:	693b      	ldr	r3, [r7, #16]
 800c3fe:	ee07 3a90 	vmov	s15, r3
 800c402:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c406:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c40a:	4b62      	ldr	r3, [pc, #392]	; (800c594 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c40c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c40e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c412:	ee07 3a90 	vmov	s15, r3
 800c416:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c41a:	ed97 6a02 	vldr	s12, [r7, #8]
 800c41e:	eddf 5a61 	vldr	s11, [pc, #388]	; 800c5a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c422:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c426:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c42a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c42e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c432:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c436:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800c43a:	e087      	b.n	800c54c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c43c:	693b      	ldr	r3, [r7, #16]
 800c43e:	ee07 3a90 	vmov	s15, r3
 800c442:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c446:	eddf 6a58 	vldr	s13, [pc, #352]	; 800c5a8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800c44a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c44e:	4b51      	ldr	r3, [pc, #324]	; (800c594 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c452:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c456:	ee07 3a90 	vmov	s15, r3
 800c45a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c45e:	ed97 6a02 	vldr	s12, [r7, #8]
 800c462:	eddf 5a50 	vldr	s11, [pc, #320]	; 800c5a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c466:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c46a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c46e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c472:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c476:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c47a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c47e:	e065      	b.n	800c54c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c480:	693b      	ldr	r3, [r7, #16]
 800c482:	ee07 3a90 	vmov	s15, r3
 800c486:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c48a:	eddf 6a48 	vldr	s13, [pc, #288]	; 800c5ac <HAL_RCC_GetSysClockFreq+0x2ec>
 800c48e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c492:	4b40      	ldr	r3, [pc, #256]	; (800c594 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c496:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c49a:	ee07 3a90 	vmov	s15, r3
 800c49e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c4a2:	ed97 6a02 	vldr	s12, [r7, #8]
 800c4a6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800c5a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c4aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c4ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c4b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c4b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c4ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c4c2:	e043      	b.n	800c54c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c4c4:	693b      	ldr	r3, [r7, #16]
 800c4c6:	ee07 3a90 	vmov	s15, r3
 800c4ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4ce:	eddf 6a38 	vldr	s13, [pc, #224]	; 800c5b0 <HAL_RCC_GetSysClockFreq+0x2f0>
 800c4d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c4d6:	4b2f      	ldr	r3, [pc, #188]	; (800c594 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c4d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4de:	ee07 3a90 	vmov	s15, r3
 800c4e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c4e6:	ed97 6a02 	vldr	s12, [r7, #8]
 800c4ea:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800c5a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c4ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c4f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c4f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c4fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c4fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c502:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c506:	e021      	b.n	800c54c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c508:	693b      	ldr	r3, [r7, #16]
 800c50a:	ee07 3a90 	vmov	s15, r3
 800c50e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c512:	eddf 6a26 	vldr	s13, [pc, #152]	; 800c5ac <HAL_RCC_GetSysClockFreq+0x2ec>
 800c516:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c51a:	4b1e      	ldr	r3, [pc, #120]	; (800c594 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c51c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c51e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c522:	ee07 3a90 	vmov	s15, r3
 800c526:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c52a:	ed97 6a02 	vldr	s12, [r7, #8]
 800c52e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800c5a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c532:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c536:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c53a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c53e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c542:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c546:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c54a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800c54c:	4b11      	ldr	r3, [pc, #68]	; (800c594 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c54e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c550:	0a5b      	lsrs	r3, r3, #9
 800c552:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c556:	3301      	adds	r3, #1
 800c558:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	ee07 3a90 	vmov	s15, r3
 800c560:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c564:	edd7 6a07 	vldr	s13, [r7, #28]
 800c568:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c56c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c570:	ee17 3a90 	vmov	r3, s15
 800c574:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800c576:	e005      	b.n	800c584 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800c578:	2300      	movs	r3, #0
 800c57a:	61bb      	str	r3, [r7, #24]
      break;
 800c57c:	e002      	b.n	800c584 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800c57e:	4b07      	ldr	r3, [pc, #28]	; (800c59c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c580:	61bb      	str	r3, [r7, #24]
      break;
 800c582:	bf00      	nop
  }

  return sysclockfreq;
 800c584:	69bb      	ldr	r3, [r7, #24]
}
 800c586:	4618      	mov	r0, r3
 800c588:	3724      	adds	r7, #36	; 0x24
 800c58a:	46bd      	mov	sp, r7
 800c58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c590:	4770      	bx	lr
 800c592:	bf00      	nop
 800c594:	58024400 	.word	0x58024400
 800c598:	03d09000 	.word	0x03d09000
 800c59c:	003d0900 	.word	0x003d0900
 800c5a0:	007a1200 	.word	0x007a1200
 800c5a4:	46000000 	.word	0x46000000
 800c5a8:	4c742400 	.word	0x4c742400
 800c5ac:	4a742400 	.word	0x4a742400
 800c5b0:	4af42400 	.word	0x4af42400

0800c5b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c5b4:	b580      	push	{r7, lr}
 800c5b6:	b082      	sub	sp, #8
 800c5b8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c5ba:	f7ff fe81 	bl	800c2c0 <HAL_RCC_GetSysClockFreq>
 800c5be:	4602      	mov	r2, r0
 800c5c0:	4b10      	ldr	r3, [pc, #64]	; (800c604 <HAL_RCC_GetHCLKFreq+0x50>)
 800c5c2:	699b      	ldr	r3, [r3, #24]
 800c5c4:	0a1b      	lsrs	r3, r3, #8
 800c5c6:	f003 030f 	and.w	r3, r3, #15
 800c5ca:	490f      	ldr	r1, [pc, #60]	; (800c608 <HAL_RCC_GetHCLKFreq+0x54>)
 800c5cc:	5ccb      	ldrb	r3, [r1, r3]
 800c5ce:	f003 031f 	and.w	r3, r3, #31
 800c5d2:	fa22 f303 	lsr.w	r3, r2, r3
 800c5d6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c5d8:	4b0a      	ldr	r3, [pc, #40]	; (800c604 <HAL_RCC_GetHCLKFreq+0x50>)
 800c5da:	699b      	ldr	r3, [r3, #24]
 800c5dc:	f003 030f 	and.w	r3, r3, #15
 800c5e0:	4a09      	ldr	r2, [pc, #36]	; (800c608 <HAL_RCC_GetHCLKFreq+0x54>)
 800c5e2:	5cd3      	ldrb	r3, [r2, r3]
 800c5e4:	f003 031f 	and.w	r3, r3, #31
 800c5e8:	687a      	ldr	r2, [r7, #4]
 800c5ea:	fa22 f303 	lsr.w	r3, r2, r3
 800c5ee:	4a07      	ldr	r2, [pc, #28]	; (800c60c <HAL_RCC_GetHCLKFreq+0x58>)
 800c5f0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c5f2:	4a07      	ldr	r2, [pc, #28]	; (800c610 <HAL_RCC_GetHCLKFreq+0x5c>)
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800c5f8:	4b04      	ldr	r3, [pc, #16]	; (800c60c <HAL_RCC_GetHCLKFreq+0x58>)
 800c5fa:	681b      	ldr	r3, [r3, #0]
}
 800c5fc:	4618      	mov	r0, r3
 800c5fe:	3708      	adds	r7, #8
 800c600:	46bd      	mov	sp, r7
 800c602:	bd80      	pop	{r7, pc}
 800c604:	58024400 	.word	0x58024400
 800c608:	080153d0 	.word	0x080153d0
 800c60c:	2400082c 	.word	0x2400082c
 800c610:	24000828 	.word	0x24000828

0800c614 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c614:	b580      	push	{r7, lr}
 800c616:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800c618:	f7ff ffcc 	bl	800c5b4 <HAL_RCC_GetHCLKFreq>
 800c61c:	4602      	mov	r2, r0
 800c61e:	4b06      	ldr	r3, [pc, #24]	; (800c638 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c620:	69db      	ldr	r3, [r3, #28]
 800c622:	091b      	lsrs	r3, r3, #4
 800c624:	f003 0307 	and.w	r3, r3, #7
 800c628:	4904      	ldr	r1, [pc, #16]	; (800c63c <HAL_RCC_GetPCLK1Freq+0x28>)
 800c62a:	5ccb      	ldrb	r3, [r1, r3]
 800c62c:	f003 031f 	and.w	r3, r3, #31
 800c630:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800c634:	4618      	mov	r0, r3
 800c636:	bd80      	pop	{r7, pc}
 800c638:	58024400 	.word	0x58024400
 800c63c:	080153d0 	.word	0x080153d0

0800c640 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c640:	b580      	push	{r7, lr}
 800c642:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800c644:	f7ff ffb6 	bl	800c5b4 <HAL_RCC_GetHCLKFreq>
 800c648:	4602      	mov	r2, r0
 800c64a:	4b06      	ldr	r3, [pc, #24]	; (800c664 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c64c:	69db      	ldr	r3, [r3, #28]
 800c64e:	0a1b      	lsrs	r3, r3, #8
 800c650:	f003 0307 	and.w	r3, r3, #7
 800c654:	4904      	ldr	r1, [pc, #16]	; (800c668 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c656:	5ccb      	ldrb	r3, [r1, r3]
 800c658:	f003 031f 	and.w	r3, r3, #31
 800c65c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800c660:	4618      	mov	r0, r3
 800c662:	bd80      	pop	{r7, pc}
 800c664:	58024400 	.word	0x58024400
 800c668:	080153d0 	.word	0x080153d0

0800c66c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800c66c:	b480      	push	{r7}
 800c66e:	b083      	sub	sp, #12
 800c670:	af00      	add	r7, sp, #0
 800c672:	6078      	str	r0, [r7, #4]
 800c674:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	223f      	movs	r2, #63	; 0x3f
 800c67a:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800c67c:	4b1a      	ldr	r3, [pc, #104]	; (800c6e8 <HAL_RCC_GetClockConfig+0x7c>)
 800c67e:	691b      	ldr	r3, [r3, #16]
 800c680:	f003 0207 	and.w	r2, r3, #7
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800c688:	4b17      	ldr	r3, [pc, #92]	; (800c6e8 <HAL_RCC_GetClockConfig+0x7c>)
 800c68a:	699b      	ldr	r3, [r3, #24]
 800c68c:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800c694:	4b14      	ldr	r3, [pc, #80]	; (800c6e8 <HAL_RCC_GetClockConfig+0x7c>)
 800c696:	699b      	ldr	r3, [r3, #24]
 800c698:	f003 020f 	and.w	r2, r3, #15
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800c6a0:	4b11      	ldr	r3, [pc, #68]	; (800c6e8 <HAL_RCC_GetClockConfig+0x7c>)
 800c6a2:	699b      	ldr	r3, [r3, #24]
 800c6a4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800c6ac:	4b0e      	ldr	r3, [pc, #56]	; (800c6e8 <HAL_RCC_GetClockConfig+0x7c>)
 800c6ae:	69db      	ldr	r3, [r3, #28]
 800c6b0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800c6b8:	4b0b      	ldr	r3, [pc, #44]	; (800c6e8 <HAL_RCC_GetClockConfig+0x7c>)
 800c6ba:	69db      	ldr	r3, [r3, #28]
 800c6bc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800c6c4:	4b08      	ldr	r3, [pc, #32]	; (800c6e8 <HAL_RCC_GetClockConfig+0x7c>)
 800c6c6:	6a1b      	ldr	r3, [r3, #32]
 800c6c8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800c6d0:	4b06      	ldr	r3, [pc, #24]	; (800c6ec <HAL_RCC_GetClockConfig+0x80>)
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	f003 020f 	and.w	r2, r3, #15
 800c6d8:	683b      	ldr	r3, [r7, #0]
 800c6da:	601a      	str	r2, [r3, #0]
}
 800c6dc:	bf00      	nop
 800c6de:	370c      	adds	r7, #12
 800c6e0:	46bd      	mov	sp, r7
 800c6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e6:	4770      	bx	lr
 800c6e8:	58024400 	.word	0x58024400
 800c6ec:	52002000 	.word	0x52002000

0800c6f0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c6f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c6f4:	b0c6      	sub	sp, #280	; 0x118
 800c6f6:	af00      	add	r7, sp, #0
 800c6f8:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c702:	2300      	movs	r3, #0
 800c704:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c708:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c70c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c710:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800c714:	2500      	movs	r5, #0
 800c716:	ea54 0305 	orrs.w	r3, r4, r5
 800c71a:	d049      	beq.n	800c7b0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800c71c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c720:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c722:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c726:	d02f      	beq.n	800c788 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800c728:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c72c:	d828      	bhi.n	800c780 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800c72e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c732:	d01a      	beq.n	800c76a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800c734:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c738:	d822      	bhi.n	800c780 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d003      	beq.n	800c746 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800c73e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c742:	d007      	beq.n	800c754 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800c744:	e01c      	b.n	800c780 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c746:	4bab      	ldr	r3, [pc, #684]	; (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c74a:	4aaa      	ldr	r2, [pc, #680]	; (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c74c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c750:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c752:	e01a      	b.n	800c78a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c754:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c758:	3308      	adds	r3, #8
 800c75a:	2102      	movs	r1, #2
 800c75c:	4618      	mov	r0, r3
 800c75e:	f002 fa49 	bl	800ebf4 <RCCEx_PLL2_Config>
 800c762:	4603      	mov	r3, r0
 800c764:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c768:	e00f      	b.n	800c78a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c76a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c76e:	3328      	adds	r3, #40	; 0x28
 800c770:	2102      	movs	r1, #2
 800c772:	4618      	mov	r0, r3
 800c774:	f002 faf0 	bl	800ed58 <RCCEx_PLL3_Config>
 800c778:	4603      	mov	r3, r0
 800c77a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c77e:	e004      	b.n	800c78a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c780:	2301      	movs	r3, #1
 800c782:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c786:	e000      	b.n	800c78a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800c788:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c78a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d10a      	bne.n	800c7a8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800c792:	4b98      	ldr	r3, [pc, #608]	; (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c794:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c796:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800c79a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c79e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c7a0:	4a94      	ldr	r2, [pc, #592]	; (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c7a2:	430b      	orrs	r3, r1
 800c7a4:	6513      	str	r3, [r2, #80]	; 0x50
 800c7a6:	e003      	b.n	800c7b0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c7a8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c7ac:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c7b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7b8:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800c7bc:	f04f 0900 	mov.w	r9, #0
 800c7c0:	ea58 0309 	orrs.w	r3, r8, r9
 800c7c4:	d047      	beq.n	800c856 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800c7c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c7cc:	2b04      	cmp	r3, #4
 800c7ce:	d82a      	bhi.n	800c826 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800c7d0:	a201      	add	r2, pc, #4	; (adr r2, 800c7d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800c7d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7d6:	bf00      	nop
 800c7d8:	0800c7ed 	.word	0x0800c7ed
 800c7dc:	0800c7fb 	.word	0x0800c7fb
 800c7e0:	0800c811 	.word	0x0800c811
 800c7e4:	0800c82f 	.word	0x0800c82f
 800c7e8:	0800c82f 	.word	0x0800c82f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c7ec:	4b81      	ldr	r3, [pc, #516]	; (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c7ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7f0:	4a80      	ldr	r2, [pc, #512]	; (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c7f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c7f6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c7f8:	e01a      	b.n	800c830 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c7fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7fe:	3308      	adds	r3, #8
 800c800:	2100      	movs	r1, #0
 800c802:	4618      	mov	r0, r3
 800c804:	f002 f9f6 	bl	800ebf4 <RCCEx_PLL2_Config>
 800c808:	4603      	mov	r3, r0
 800c80a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c80e:	e00f      	b.n	800c830 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c810:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c814:	3328      	adds	r3, #40	; 0x28
 800c816:	2100      	movs	r1, #0
 800c818:	4618      	mov	r0, r3
 800c81a:	f002 fa9d 	bl	800ed58 <RCCEx_PLL3_Config>
 800c81e:	4603      	mov	r3, r0
 800c820:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c824:	e004      	b.n	800c830 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c826:	2301      	movs	r3, #1
 800c828:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c82c:	e000      	b.n	800c830 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800c82e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c830:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c834:	2b00      	cmp	r3, #0
 800c836:	d10a      	bne.n	800c84e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c838:	4b6e      	ldr	r3, [pc, #440]	; (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c83a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c83c:	f023 0107 	bic.w	r1, r3, #7
 800c840:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c846:	4a6b      	ldr	r2, [pc, #428]	; (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c848:	430b      	orrs	r3, r1
 800c84a:	6513      	str	r3, [r2, #80]	; 0x50
 800c84c:	e003      	b.n	800c856 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c84e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c852:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800c856:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c85a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c85e:	f402 6a80 	and.w	sl, r2, #1024	; 0x400
 800c862:	f04f 0b00 	mov.w	fp, #0
 800c866:	ea5a 030b 	orrs.w	r3, sl, fp
 800c86a:	d05b      	beq.n	800c924 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800c86c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c870:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800c874:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800c878:	d03b      	beq.n	800c8f2 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800c87a:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800c87e:	d834      	bhi.n	800c8ea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800c880:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c884:	d037      	beq.n	800c8f6 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800c886:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c88a:	d82e      	bhi.n	800c8ea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800c88c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c890:	d033      	beq.n	800c8fa <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800c892:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c896:	d828      	bhi.n	800c8ea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800c898:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c89c:	d01a      	beq.n	800c8d4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800c89e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c8a2:	d822      	bhi.n	800c8ea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d003      	beq.n	800c8b0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800c8a8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c8ac:	d007      	beq.n	800c8be <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800c8ae:	e01c      	b.n	800c8ea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c8b0:	4b50      	ldr	r3, [pc, #320]	; (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c8b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8b4:	4a4f      	ldr	r2, [pc, #316]	; (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c8b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c8ba:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c8bc:	e01e      	b.n	800c8fc <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c8be:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8c2:	3308      	adds	r3, #8
 800c8c4:	2100      	movs	r1, #0
 800c8c6:	4618      	mov	r0, r3
 800c8c8:	f002 f994 	bl	800ebf4 <RCCEx_PLL2_Config>
 800c8cc:	4603      	mov	r3, r0
 800c8ce:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800c8d2:	e013      	b.n	800c8fc <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c8d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8d8:	3328      	adds	r3, #40	; 0x28
 800c8da:	2100      	movs	r1, #0
 800c8dc:	4618      	mov	r0, r3
 800c8de:	f002 fa3b 	bl	800ed58 <RCCEx_PLL3_Config>
 800c8e2:	4603      	mov	r3, r0
 800c8e4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c8e8:	e008      	b.n	800c8fc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800c8ea:	2301      	movs	r3, #1
 800c8ec:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c8f0:	e004      	b.n	800c8fc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800c8f2:	bf00      	nop
 800c8f4:	e002      	b.n	800c8fc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800c8f6:	bf00      	nop
 800c8f8:	e000      	b.n	800c8fc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800c8fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c8fc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c900:	2b00      	cmp	r3, #0
 800c902:	d10b      	bne.n	800c91c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800c904:	4b3b      	ldr	r3, [pc, #236]	; (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c908:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800c90c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c910:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800c914:	4a37      	ldr	r2, [pc, #220]	; (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c916:	430b      	orrs	r3, r1
 800c918:	6593      	str	r3, [r2, #88]	; 0x58
 800c91a:	e003      	b.n	800c924 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c91c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c920:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800c924:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c92c:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800c930:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800c934:	2300      	movs	r3, #0
 800c936:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800c93a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800c93e:	460b      	mov	r3, r1
 800c940:	4313      	orrs	r3, r2
 800c942:	d05d      	beq.n	800ca00 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800c944:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c948:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800c94c:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800c950:	d03b      	beq.n	800c9ca <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800c952:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800c956:	d834      	bhi.n	800c9c2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800c958:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c95c:	d037      	beq.n	800c9ce <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800c95e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c962:	d82e      	bhi.n	800c9c2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800c964:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c968:	d033      	beq.n	800c9d2 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800c96a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c96e:	d828      	bhi.n	800c9c2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800c970:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c974:	d01a      	beq.n	800c9ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800c976:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c97a:	d822      	bhi.n	800c9c2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d003      	beq.n	800c988 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800c980:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c984:	d007      	beq.n	800c996 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800c986:	e01c      	b.n	800c9c2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c988:	4b1a      	ldr	r3, [pc, #104]	; (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c98a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c98c:	4a19      	ldr	r2, [pc, #100]	; (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c98e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c992:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c994:	e01e      	b.n	800c9d4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c996:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c99a:	3308      	adds	r3, #8
 800c99c:	2100      	movs	r1, #0
 800c99e:	4618      	mov	r0, r3
 800c9a0:	f002 f928 	bl	800ebf4 <RCCEx_PLL2_Config>
 800c9a4:	4603      	mov	r3, r0
 800c9a6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800c9aa:	e013      	b.n	800c9d4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c9ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9b0:	3328      	adds	r3, #40	; 0x28
 800c9b2:	2100      	movs	r1, #0
 800c9b4:	4618      	mov	r0, r3
 800c9b6:	f002 f9cf 	bl	800ed58 <RCCEx_PLL3_Config>
 800c9ba:	4603      	mov	r3, r0
 800c9bc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c9c0:	e008      	b.n	800c9d4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800c9c2:	2301      	movs	r3, #1
 800c9c4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c9c8:	e004      	b.n	800c9d4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800c9ca:	bf00      	nop
 800c9cc:	e002      	b.n	800c9d4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800c9ce:	bf00      	nop
 800c9d0:	e000      	b.n	800c9d4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800c9d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c9d4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d10d      	bne.n	800c9f8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800c9dc:	4b05      	ldr	r3, [pc, #20]	; (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c9de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9e0:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800c9e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9e8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800c9ec:	4a01      	ldr	r2, [pc, #4]	; (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c9ee:	430b      	orrs	r3, r1
 800c9f0:	6593      	str	r3, [r2, #88]	; 0x58
 800c9f2:	e005      	b.n	800ca00 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800c9f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c9f8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c9fc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800ca00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca08:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800ca0c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ca10:	2300      	movs	r3, #0
 800ca12:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ca16:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800ca1a:	460b      	mov	r3, r1
 800ca1c:	4313      	orrs	r3, r2
 800ca1e:	d03a      	beq.n	800ca96 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800ca20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ca26:	2b30      	cmp	r3, #48	; 0x30
 800ca28:	d01f      	beq.n	800ca6a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800ca2a:	2b30      	cmp	r3, #48	; 0x30
 800ca2c:	d819      	bhi.n	800ca62 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800ca2e:	2b20      	cmp	r3, #32
 800ca30:	d00c      	beq.n	800ca4c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800ca32:	2b20      	cmp	r3, #32
 800ca34:	d815      	bhi.n	800ca62 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d019      	beq.n	800ca6e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800ca3a:	2b10      	cmp	r3, #16
 800ca3c:	d111      	bne.n	800ca62 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ca3e:	4baa      	ldr	r3, [pc, #680]	; (800cce8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ca40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca42:	4aa9      	ldr	r2, [pc, #676]	; (800cce8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ca44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ca48:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800ca4a:	e011      	b.n	800ca70 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ca4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca50:	3308      	adds	r3, #8
 800ca52:	2102      	movs	r1, #2
 800ca54:	4618      	mov	r0, r3
 800ca56:	f002 f8cd 	bl	800ebf4 <RCCEx_PLL2_Config>
 800ca5a:	4603      	mov	r3, r0
 800ca5c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800ca60:	e006      	b.n	800ca70 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ca62:	2301      	movs	r3, #1
 800ca64:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800ca68:	e002      	b.n	800ca70 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800ca6a:	bf00      	nop
 800ca6c:	e000      	b.n	800ca70 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800ca6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ca70:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d10a      	bne.n	800ca8e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800ca78:	4b9b      	ldr	r3, [pc, #620]	; (800cce8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ca7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ca7c:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800ca80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ca86:	4a98      	ldr	r2, [pc, #608]	; (800cce8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ca88:	430b      	orrs	r3, r1
 800ca8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ca8c:	e003      	b.n	800ca96 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca8e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ca92:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800ca96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca9e:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800caa2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800caa6:	2300      	movs	r3, #0
 800caa8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800caac:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800cab0:	460b      	mov	r3, r1
 800cab2:	4313      	orrs	r3, r2
 800cab4:	d051      	beq.n	800cb5a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800cab6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800caba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cabc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cac0:	d035      	beq.n	800cb2e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800cac2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cac6:	d82e      	bhi.n	800cb26 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800cac8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800cacc:	d031      	beq.n	800cb32 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800cace:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800cad2:	d828      	bhi.n	800cb26 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800cad4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cad8:	d01a      	beq.n	800cb10 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800cada:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cade:	d822      	bhi.n	800cb26 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d003      	beq.n	800caec <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800cae4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cae8:	d007      	beq.n	800cafa <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800caea:	e01c      	b.n	800cb26 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800caec:	4b7e      	ldr	r3, [pc, #504]	; (800cce8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800caee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caf0:	4a7d      	ldr	r2, [pc, #500]	; (800cce8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800caf2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800caf6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800caf8:	e01c      	b.n	800cb34 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cafa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cafe:	3308      	adds	r3, #8
 800cb00:	2100      	movs	r1, #0
 800cb02:	4618      	mov	r0, r3
 800cb04:	f002 f876 	bl	800ebf4 <RCCEx_PLL2_Config>
 800cb08:	4603      	mov	r3, r0
 800cb0a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800cb0e:	e011      	b.n	800cb34 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cb10:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb14:	3328      	adds	r3, #40	; 0x28
 800cb16:	2100      	movs	r1, #0
 800cb18:	4618      	mov	r0, r3
 800cb1a:	f002 f91d 	bl	800ed58 <RCCEx_PLL3_Config>
 800cb1e:	4603      	mov	r3, r0
 800cb20:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800cb24:	e006      	b.n	800cb34 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cb26:	2301      	movs	r3, #1
 800cb28:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800cb2c:	e002      	b.n	800cb34 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800cb2e:	bf00      	nop
 800cb30:	e000      	b.n	800cb34 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800cb32:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cb34:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d10a      	bne.n	800cb52 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800cb3c:	4b6a      	ldr	r3, [pc, #424]	; (800cce8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800cb3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cb40:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800cb44:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cb4a:	4a67      	ldr	r2, [pc, #412]	; (800cce8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800cb4c:	430b      	orrs	r3, r1
 800cb4e:	6513      	str	r3, [r2, #80]	; 0x50
 800cb50:	e003      	b.n	800cb5a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb52:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cb56:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800cb5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb62:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800cb66:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800cb70:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800cb74:	460b      	mov	r3, r1
 800cb76:	4313      	orrs	r3, r2
 800cb78:	d053      	beq.n	800cc22 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800cb7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cb80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800cb84:	d033      	beq.n	800cbee <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800cb86:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800cb8a:	d82c      	bhi.n	800cbe6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800cb8c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800cb90:	d02f      	beq.n	800cbf2 <HAL_RCCEx_PeriphCLKConfig+0x502>
 800cb92:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800cb96:	d826      	bhi.n	800cbe6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800cb98:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800cb9c:	d02b      	beq.n	800cbf6 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800cb9e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800cba2:	d820      	bhi.n	800cbe6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800cba4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cba8:	d012      	beq.n	800cbd0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800cbaa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cbae:	d81a      	bhi.n	800cbe6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d022      	beq.n	800cbfa <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800cbb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cbb8:	d115      	bne.n	800cbe6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cbba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cbbe:	3308      	adds	r3, #8
 800cbc0:	2101      	movs	r1, #1
 800cbc2:	4618      	mov	r0, r3
 800cbc4:	f002 f816 	bl	800ebf4 <RCCEx_PLL2_Config>
 800cbc8:	4603      	mov	r3, r0
 800cbca:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800cbce:	e015      	b.n	800cbfc <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cbd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cbd4:	3328      	adds	r3, #40	; 0x28
 800cbd6:	2101      	movs	r1, #1
 800cbd8:	4618      	mov	r0, r3
 800cbda:	f002 f8bd 	bl	800ed58 <RCCEx_PLL3_Config>
 800cbde:	4603      	mov	r3, r0
 800cbe0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800cbe4:	e00a      	b.n	800cbfc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cbe6:	2301      	movs	r3, #1
 800cbe8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800cbec:	e006      	b.n	800cbfc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800cbee:	bf00      	nop
 800cbf0:	e004      	b.n	800cbfc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800cbf2:	bf00      	nop
 800cbf4:	e002      	b.n	800cbfc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800cbf6:	bf00      	nop
 800cbf8:	e000      	b.n	800cbfc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800cbfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cbfc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d10a      	bne.n	800cc1a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800cc04:	4b38      	ldr	r3, [pc, #224]	; (800cce8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800cc06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cc08:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800cc0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cc12:	4a35      	ldr	r2, [pc, #212]	; (800cce8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800cc14:	430b      	orrs	r3, r1
 800cc16:	6513      	str	r3, [r2, #80]	; 0x50
 800cc18:	e003      	b.n	800cc22 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc1a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cc1e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800cc22:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc2a:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800cc2e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800cc32:	2300      	movs	r3, #0
 800cc34:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800cc38:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800cc3c:	460b      	mov	r3, r1
 800cc3e:	4313      	orrs	r3, r2
 800cc40:	d058      	beq.n	800ccf4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800cc42:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc46:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800cc4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800cc4e:	d033      	beq.n	800ccb8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800cc50:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800cc54:	d82c      	bhi.n	800ccb0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800cc56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cc5a:	d02f      	beq.n	800ccbc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800cc5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cc60:	d826      	bhi.n	800ccb0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800cc62:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800cc66:	d02b      	beq.n	800ccc0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800cc68:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800cc6c:	d820      	bhi.n	800ccb0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800cc6e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cc72:	d012      	beq.n	800cc9a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800cc74:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cc78:	d81a      	bhi.n	800ccb0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d022      	beq.n	800ccc4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800cc7e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cc82:	d115      	bne.n	800ccb0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cc84:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc88:	3308      	adds	r3, #8
 800cc8a:	2101      	movs	r1, #1
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	f001 ffb1 	bl	800ebf4 <RCCEx_PLL2_Config>
 800cc92:	4603      	mov	r3, r0
 800cc94:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800cc98:	e015      	b.n	800ccc6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cc9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc9e:	3328      	adds	r3, #40	; 0x28
 800cca0:	2101      	movs	r1, #1
 800cca2:	4618      	mov	r0, r3
 800cca4:	f002 f858 	bl	800ed58 <RCCEx_PLL3_Config>
 800cca8:	4603      	mov	r3, r0
 800ccaa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ccae:	e00a      	b.n	800ccc6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800ccb0:	2301      	movs	r3, #1
 800ccb2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800ccb6:	e006      	b.n	800ccc6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800ccb8:	bf00      	nop
 800ccba:	e004      	b.n	800ccc6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800ccbc:	bf00      	nop
 800ccbe:	e002      	b.n	800ccc6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800ccc0:	bf00      	nop
 800ccc2:	e000      	b.n	800ccc6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800ccc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ccc6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d10e      	bne.n	800ccec <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800ccce:	4b06      	ldr	r3, [pc, #24]	; (800cce8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ccd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ccd2:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800ccd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ccda:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800ccde:	4a02      	ldr	r2, [pc, #8]	; (800cce8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800cce0:	430b      	orrs	r3, r1
 800cce2:	6593      	str	r3, [r2, #88]	; 0x58
 800cce4:	e006      	b.n	800ccf4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800cce6:	bf00      	nop
 800cce8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ccec:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ccf0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ccf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ccf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccfc:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800cd00:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800cd04:	2300      	movs	r3, #0
 800cd06:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800cd0a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800cd0e:	460b      	mov	r3, r1
 800cd10:	4313      	orrs	r3, r2
 800cd12:	d037      	beq.n	800cd84 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800cd14:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cd18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cd1a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cd1e:	d00e      	beq.n	800cd3e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800cd20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cd24:	d816      	bhi.n	800cd54 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d018      	beq.n	800cd5c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800cd2a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cd2e:	d111      	bne.n	800cd54 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cd30:	4bc4      	ldr	r3, [pc, #784]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800cd32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd34:	4ac3      	ldr	r2, [pc, #780]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800cd36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800cd3a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800cd3c:	e00f      	b.n	800cd5e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cd3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cd42:	3308      	adds	r3, #8
 800cd44:	2101      	movs	r1, #1
 800cd46:	4618      	mov	r0, r3
 800cd48:	f001 ff54 	bl	800ebf4 <RCCEx_PLL2_Config>
 800cd4c:	4603      	mov	r3, r0
 800cd4e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800cd52:	e004      	b.n	800cd5e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cd54:	2301      	movs	r3, #1
 800cd56:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800cd5a:	e000      	b.n	800cd5e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800cd5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cd5e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d10a      	bne.n	800cd7c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800cd66:	4bb7      	ldr	r3, [pc, #732]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800cd68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cd6a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800cd6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cd72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cd74:	4ab3      	ldr	r2, [pc, #716]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800cd76:	430b      	orrs	r3, r1
 800cd78:	6513      	str	r3, [r2, #80]	; 0x50
 800cd7a:	e003      	b.n	800cd84 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cd7c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cd80:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800cd84:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cd88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd8c:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800cd90:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800cd94:	2300      	movs	r3, #0
 800cd96:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800cd9a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800cd9e:	460b      	mov	r3, r1
 800cda0:	4313      	orrs	r3, r2
 800cda2:	d039      	beq.n	800ce18 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800cda4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cda8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cdaa:	2b03      	cmp	r3, #3
 800cdac:	d81c      	bhi.n	800cde8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800cdae:	a201      	add	r2, pc, #4	; (adr r2, 800cdb4 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800cdb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cdb4:	0800cdf1 	.word	0x0800cdf1
 800cdb8:	0800cdc5 	.word	0x0800cdc5
 800cdbc:	0800cdd3 	.word	0x0800cdd3
 800cdc0:	0800cdf1 	.word	0x0800cdf1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cdc4:	4b9f      	ldr	r3, [pc, #636]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800cdc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdc8:	4a9e      	ldr	r2, [pc, #632]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800cdca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800cdce:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800cdd0:	e00f      	b.n	800cdf2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800cdd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cdd6:	3308      	adds	r3, #8
 800cdd8:	2102      	movs	r1, #2
 800cdda:	4618      	mov	r0, r3
 800cddc:	f001 ff0a 	bl	800ebf4 <RCCEx_PLL2_Config>
 800cde0:	4603      	mov	r3, r0
 800cde2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800cde6:	e004      	b.n	800cdf2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800cde8:	2301      	movs	r3, #1
 800cdea:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800cdee:	e000      	b.n	800cdf2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800cdf0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cdf2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d10a      	bne.n	800ce10 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800cdfa:	4b92      	ldr	r3, [pc, #584]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800cdfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cdfe:	f023 0103 	bic.w	r1, r3, #3
 800ce02:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ce06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ce08:	4a8e      	ldr	r2, [pc, #568]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ce0a:	430b      	orrs	r3, r1
 800ce0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ce0e:	e003      	b.n	800ce18 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce10:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ce14:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ce18:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ce1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce20:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800ce24:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ce28:	2300      	movs	r3, #0
 800ce2a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ce2e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800ce32:	460b      	mov	r3, r1
 800ce34:	4313      	orrs	r3, r2
 800ce36:	f000 8099 	beq.w	800cf6c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ce3a:	4b83      	ldr	r3, [pc, #524]	; (800d048 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	4a82      	ldr	r2, [pc, #520]	; (800d048 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800ce40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ce44:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ce46:	f7f8 ff53 	bl	8005cf0 <HAL_GetTick>
 800ce4a:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ce4e:	e00b      	b.n	800ce68 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ce50:	f7f8 ff4e 	bl	8005cf0 <HAL_GetTick>
 800ce54:	4602      	mov	r2, r0
 800ce56:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800ce5a:	1ad3      	subs	r3, r2, r3
 800ce5c:	2b64      	cmp	r3, #100	; 0x64
 800ce5e:	d903      	bls.n	800ce68 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800ce60:	2303      	movs	r3, #3
 800ce62:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800ce66:	e005      	b.n	800ce74 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ce68:	4b77      	ldr	r3, [pc, #476]	; (800d048 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d0ed      	beq.n	800ce50 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800ce74:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d173      	bne.n	800cf64 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800ce7c:	4b71      	ldr	r3, [pc, #452]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ce7e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800ce80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ce84:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800ce88:	4053      	eors	r3, r2
 800ce8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d015      	beq.n	800cebe <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800ce92:	4b6c      	ldr	r3, [pc, #432]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ce94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ce96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ce9a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ce9e:	4b69      	ldr	r3, [pc, #420]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800cea0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cea2:	4a68      	ldr	r2, [pc, #416]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800cea4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cea8:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ceaa:	4b66      	ldr	r3, [pc, #408]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ceac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ceae:	4a65      	ldr	r2, [pc, #404]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ceb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ceb4:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800ceb6:	4a63      	ldr	r2, [pc, #396]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ceb8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800cebc:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800cebe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cec2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800cec6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ceca:	d118      	bne.n	800cefe <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cecc:	f7f8 ff10 	bl	8005cf0 <HAL_GetTick>
 800ced0:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ced4:	e00d      	b.n	800cef2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ced6:	f7f8 ff0b 	bl	8005cf0 <HAL_GetTick>
 800ceda:	4602      	mov	r2, r0
 800cedc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800cee0:	1ad2      	subs	r2, r2, r3
 800cee2:	f241 3388 	movw	r3, #5000	; 0x1388
 800cee6:	429a      	cmp	r2, r3
 800cee8:	d903      	bls.n	800cef2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800ceea:	2303      	movs	r3, #3
 800ceec:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
            break;
 800cef0:	e005      	b.n	800cefe <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800cef2:	4b54      	ldr	r3, [pc, #336]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800cef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cef6:	f003 0302 	and.w	r3, r3, #2
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d0eb      	beq.n	800ced6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800cefe:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d129      	bne.n	800cf5a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800cf06:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cf0a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800cf0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cf12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cf16:	d10e      	bne.n	800cf36 <HAL_RCCEx_PeriphCLKConfig+0x846>
 800cf18:	4b4a      	ldr	r3, [pc, #296]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800cf1a:	691b      	ldr	r3, [r3, #16]
 800cf1c:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800cf20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cf24:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800cf28:	091a      	lsrs	r2, r3, #4
 800cf2a:	4b48      	ldr	r3, [pc, #288]	; (800d04c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800cf2c:	4013      	ands	r3, r2
 800cf2e:	4a45      	ldr	r2, [pc, #276]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800cf30:	430b      	orrs	r3, r1
 800cf32:	6113      	str	r3, [r2, #16]
 800cf34:	e005      	b.n	800cf42 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800cf36:	4b43      	ldr	r3, [pc, #268]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800cf38:	691b      	ldr	r3, [r3, #16]
 800cf3a:	4a42      	ldr	r2, [pc, #264]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800cf3c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800cf40:	6113      	str	r3, [r2, #16]
 800cf42:	4b40      	ldr	r3, [pc, #256]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800cf44:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800cf46:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cf4a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800cf4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cf52:	4a3c      	ldr	r2, [pc, #240]	; (800d044 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800cf54:	430b      	orrs	r3, r1
 800cf56:	6713      	str	r3, [r2, #112]	; 0x70
 800cf58:	e008      	b.n	800cf6c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800cf5a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cf5e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 800cf62:	e003      	b.n	800cf6c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cf64:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cf68:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800cf6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cf70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf74:	f002 0301 	and.w	r3, r2, #1
 800cf78:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800cf7c:	2300      	movs	r3, #0
 800cf7e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800cf82:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800cf86:	460b      	mov	r3, r1
 800cf88:	4313      	orrs	r3, r2
 800cf8a:	f000 808f 	beq.w	800d0ac <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800cf8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cf92:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cf94:	2b28      	cmp	r3, #40	; 0x28
 800cf96:	d871      	bhi.n	800d07c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800cf98:	a201      	add	r2, pc, #4	; (adr r2, 800cfa0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800cf9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf9e:	bf00      	nop
 800cfa0:	0800d085 	.word	0x0800d085
 800cfa4:	0800d07d 	.word	0x0800d07d
 800cfa8:	0800d07d 	.word	0x0800d07d
 800cfac:	0800d07d 	.word	0x0800d07d
 800cfb0:	0800d07d 	.word	0x0800d07d
 800cfb4:	0800d07d 	.word	0x0800d07d
 800cfb8:	0800d07d 	.word	0x0800d07d
 800cfbc:	0800d07d 	.word	0x0800d07d
 800cfc0:	0800d051 	.word	0x0800d051
 800cfc4:	0800d07d 	.word	0x0800d07d
 800cfc8:	0800d07d 	.word	0x0800d07d
 800cfcc:	0800d07d 	.word	0x0800d07d
 800cfd0:	0800d07d 	.word	0x0800d07d
 800cfd4:	0800d07d 	.word	0x0800d07d
 800cfd8:	0800d07d 	.word	0x0800d07d
 800cfdc:	0800d07d 	.word	0x0800d07d
 800cfe0:	0800d067 	.word	0x0800d067
 800cfe4:	0800d07d 	.word	0x0800d07d
 800cfe8:	0800d07d 	.word	0x0800d07d
 800cfec:	0800d07d 	.word	0x0800d07d
 800cff0:	0800d07d 	.word	0x0800d07d
 800cff4:	0800d07d 	.word	0x0800d07d
 800cff8:	0800d07d 	.word	0x0800d07d
 800cffc:	0800d07d 	.word	0x0800d07d
 800d000:	0800d085 	.word	0x0800d085
 800d004:	0800d07d 	.word	0x0800d07d
 800d008:	0800d07d 	.word	0x0800d07d
 800d00c:	0800d07d 	.word	0x0800d07d
 800d010:	0800d07d 	.word	0x0800d07d
 800d014:	0800d07d 	.word	0x0800d07d
 800d018:	0800d07d 	.word	0x0800d07d
 800d01c:	0800d07d 	.word	0x0800d07d
 800d020:	0800d085 	.word	0x0800d085
 800d024:	0800d07d 	.word	0x0800d07d
 800d028:	0800d07d 	.word	0x0800d07d
 800d02c:	0800d07d 	.word	0x0800d07d
 800d030:	0800d07d 	.word	0x0800d07d
 800d034:	0800d07d 	.word	0x0800d07d
 800d038:	0800d07d 	.word	0x0800d07d
 800d03c:	0800d07d 	.word	0x0800d07d
 800d040:	0800d085 	.word	0x0800d085
 800d044:	58024400 	.word	0x58024400
 800d048:	58024800 	.word	0x58024800
 800d04c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d050:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d054:	3308      	adds	r3, #8
 800d056:	2101      	movs	r1, #1
 800d058:	4618      	mov	r0, r3
 800d05a:	f001 fdcb 	bl	800ebf4 <RCCEx_PLL2_Config>
 800d05e:	4603      	mov	r3, r0
 800d060:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800d064:	e00f      	b.n	800d086 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d066:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d06a:	3328      	adds	r3, #40	; 0x28
 800d06c:	2101      	movs	r1, #1
 800d06e:	4618      	mov	r0, r3
 800d070:	f001 fe72 	bl	800ed58 <RCCEx_PLL3_Config>
 800d074:	4603      	mov	r3, r0
 800d076:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800d07a:	e004      	b.n	800d086 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d07c:	2301      	movs	r3, #1
 800d07e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800d082:	e000      	b.n	800d086 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800d084:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d086:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d10a      	bne.n	800d0a4 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800d08e:	4bbf      	ldr	r3, [pc, #764]	; (800d38c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800d090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d092:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800d096:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d09a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d09c:	4abb      	ldr	r2, [pc, #748]	; (800d38c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800d09e:	430b      	orrs	r3, r1
 800d0a0:	6553      	str	r3, [r2, #84]	; 0x54
 800d0a2:	e003      	b.n	800d0ac <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d0a4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d0a8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800d0ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d0b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0b4:	f002 0302 	and.w	r3, r2, #2
 800d0b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800d0bc:	2300      	movs	r3, #0
 800d0be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800d0c2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800d0c6:	460b      	mov	r3, r1
 800d0c8:	4313      	orrs	r3, r2
 800d0ca:	d041      	beq.n	800d150 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800d0cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d0d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d0d2:	2b05      	cmp	r3, #5
 800d0d4:	d824      	bhi.n	800d120 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800d0d6:	a201      	add	r2, pc, #4	; (adr r2, 800d0dc <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800d0d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0dc:	0800d129 	.word	0x0800d129
 800d0e0:	0800d0f5 	.word	0x0800d0f5
 800d0e4:	0800d10b 	.word	0x0800d10b
 800d0e8:	0800d129 	.word	0x0800d129
 800d0ec:	0800d129 	.word	0x0800d129
 800d0f0:	0800d129 	.word	0x0800d129
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d0f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d0f8:	3308      	adds	r3, #8
 800d0fa:	2101      	movs	r1, #1
 800d0fc:	4618      	mov	r0, r3
 800d0fe:	f001 fd79 	bl	800ebf4 <RCCEx_PLL2_Config>
 800d102:	4603      	mov	r3, r0
 800d104:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800d108:	e00f      	b.n	800d12a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d10a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d10e:	3328      	adds	r3, #40	; 0x28
 800d110:	2101      	movs	r1, #1
 800d112:	4618      	mov	r0, r3
 800d114:	f001 fe20 	bl	800ed58 <RCCEx_PLL3_Config>
 800d118:	4603      	mov	r3, r0
 800d11a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800d11e:	e004      	b.n	800d12a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d120:	2301      	movs	r3, #1
 800d122:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800d126:	e000      	b.n	800d12a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800d128:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d12a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d10a      	bne.n	800d148 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800d132:	4b96      	ldr	r3, [pc, #600]	; (800d38c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800d134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d136:	f023 0107 	bic.w	r1, r3, #7
 800d13a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d13e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d140:	4a92      	ldr	r2, [pc, #584]	; (800d38c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800d142:	430b      	orrs	r3, r1
 800d144:	6553      	str	r3, [r2, #84]	; 0x54
 800d146:	e003      	b.n	800d150 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d148:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d14c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d150:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d158:	f002 0304 	and.w	r3, r2, #4
 800d15c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800d160:	2300      	movs	r3, #0
 800d162:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800d166:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800d16a:	460b      	mov	r3, r1
 800d16c:	4313      	orrs	r3, r2
 800d16e:	d044      	beq.n	800d1fa <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800d170:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d174:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d178:	2b05      	cmp	r3, #5
 800d17a:	d825      	bhi.n	800d1c8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800d17c:	a201      	add	r2, pc, #4	; (adr r2, 800d184 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800d17e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d182:	bf00      	nop
 800d184:	0800d1d1 	.word	0x0800d1d1
 800d188:	0800d19d 	.word	0x0800d19d
 800d18c:	0800d1b3 	.word	0x0800d1b3
 800d190:	0800d1d1 	.word	0x0800d1d1
 800d194:	0800d1d1 	.word	0x0800d1d1
 800d198:	0800d1d1 	.word	0x0800d1d1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d19c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d1a0:	3308      	adds	r3, #8
 800d1a2:	2101      	movs	r1, #1
 800d1a4:	4618      	mov	r0, r3
 800d1a6:	f001 fd25 	bl	800ebf4 <RCCEx_PLL2_Config>
 800d1aa:	4603      	mov	r3, r0
 800d1ac:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800d1b0:	e00f      	b.n	800d1d2 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d1b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d1b6:	3328      	adds	r3, #40	; 0x28
 800d1b8:	2101      	movs	r1, #1
 800d1ba:	4618      	mov	r0, r3
 800d1bc:	f001 fdcc 	bl	800ed58 <RCCEx_PLL3_Config>
 800d1c0:	4603      	mov	r3, r0
 800d1c2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800d1c6:	e004      	b.n	800d1d2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d1c8:	2301      	movs	r3, #1
 800d1ca:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800d1ce:	e000      	b.n	800d1d2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800d1d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d1d2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d10b      	bne.n	800d1f2 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d1da:	4b6c      	ldr	r3, [pc, #432]	; (800d38c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800d1dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d1de:	f023 0107 	bic.w	r1, r3, #7
 800d1e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d1e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d1ea:	4a68      	ldr	r2, [pc, #416]	; (800d38c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800d1ec:	430b      	orrs	r3, r1
 800d1ee:	6593      	str	r3, [r2, #88]	; 0x58
 800d1f0:	e003      	b.n	800d1fa <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d1f2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d1f6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d1fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d202:	f002 0320 	and.w	r3, r2, #32
 800d206:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800d20a:	2300      	movs	r3, #0
 800d20c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800d210:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800d214:	460b      	mov	r3, r1
 800d216:	4313      	orrs	r3, r2
 800d218:	d055      	beq.n	800d2c6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800d21a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d21e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d222:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d226:	d033      	beq.n	800d290 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800d228:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d22c:	d82c      	bhi.n	800d288 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800d22e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d232:	d02f      	beq.n	800d294 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800d234:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d238:	d826      	bhi.n	800d288 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800d23a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800d23e:	d02b      	beq.n	800d298 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800d240:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800d244:	d820      	bhi.n	800d288 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800d246:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d24a:	d012      	beq.n	800d272 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800d24c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d250:	d81a      	bhi.n	800d288 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800d252:	2b00      	cmp	r3, #0
 800d254:	d022      	beq.n	800d29c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800d256:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d25a:	d115      	bne.n	800d288 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d25c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d260:	3308      	adds	r3, #8
 800d262:	2100      	movs	r1, #0
 800d264:	4618      	mov	r0, r3
 800d266:	f001 fcc5 	bl	800ebf4 <RCCEx_PLL2_Config>
 800d26a:	4603      	mov	r3, r0
 800d26c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800d270:	e015      	b.n	800d29e <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d272:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d276:	3328      	adds	r3, #40	; 0x28
 800d278:	2102      	movs	r1, #2
 800d27a:	4618      	mov	r0, r3
 800d27c:	f001 fd6c 	bl	800ed58 <RCCEx_PLL3_Config>
 800d280:	4603      	mov	r3, r0
 800d282:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800d286:	e00a      	b.n	800d29e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d288:	2301      	movs	r3, #1
 800d28a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800d28e:	e006      	b.n	800d29e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800d290:	bf00      	nop
 800d292:	e004      	b.n	800d29e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800d294:	bf00      	nop
 800d296:	e002      	b.n	800d29e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800d298:	bf00      	nop
 800d29a:	e000      	b.n	800d29e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800d29c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d29e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d10b      	bne.n	800d2be <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d2a6:	4b39      	ldr	r3, [pc, #228]	; (800d38c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800d2a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d2aa:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800d2ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d2b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d2b6:	4a35      	ldr	r2, [pc, #212]	; (800d38c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800d2b8:	430b      	orrs	r3, r1
 800d2ba:	6553      	str	r3, [r2, #84]	; 0x54
 800d2bc:	e003      	b.n	800d2c6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d2be:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d2c2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800d2c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2ce:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800d2d2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800d2dc:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800d2e0:	460b      	mov	r3, r1
 800d2e2:	4313      	orrs	r3, r2
 800d2e4:	d058      	beq.n	800d398 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800d2e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d2ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d2ee:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800d2f2:	d033      	beq.n	800d35c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800d2f4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800d2f8:	d82c      	bhi.n	800d354 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800d2fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d2fe:	d02f      	beq.n	800d360 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800d300:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d304:	d826      	bhi.n	800d354 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800d306:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d30a:	d02b      	beq.n	800d364 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800d30c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d310:	d820      	bhi.n	800d354 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800d312:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d316:	d012      	beq.n	800d33e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800d318:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d31c:	d81a      	bhi.n	800d354 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d022      	beq.n	800d368 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800d322:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d326:	d115      	bne.n	800d354 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d328:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d32c:	3308      	adds	r3, #8
 800d32e:	2100      	movs	r1, #0
 800d330:	4618      	mov	r0, r3
 800d332:	f001 fc5f 	bl	800ebf4 <RCCEx_PLL2_Config>
 800d336:	4603      	mov	r3, r0
 800d338:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800d33c:	e015      	b.n	800d36a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d33e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d342:	3328      	adds	r3, #40	; 0x28
 800d344:	2102      	movs	r1, #2
 800d346:	4618      	mov	r0, r3
 800d348:	f001 fd06 	bl	800ed58 <RCCEx_PLL3_Config>
 800d34c:	4603      	mov	r3, r0
 800d34e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800d352:	e00a      	b.n	800d36a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d354:	2301      	movs	r3, #1
 800d356:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800d35a:	e006      	b.n	800d36a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800d35c:	bf00      	nop
 800d35e:	e004      	b.n	800d36a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800d360:	bf00      	nop
 800d362:	e002      	b.n	800d36a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800d364:	bf00      	nop
 800d366:	e000      	b.n	800d36a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800d368:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d36a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d10e      	bne.n	800d390 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800d372:	4b06      	ldr	r3, [pc, #24]	; (800d38c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800d374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d376:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800d37a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d37e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d382:	4a02      	ldr	r2, [pc, #8]	; (800d38c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800d384:	430b      	orrs	r3, r1
 800d386:	6593      	str	r3, [r2, #88]	; 0x58
 800d388:	e006      	b.n	800d398 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800d38a:	bf00      	nop
 800d38c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d390:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d394:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800d398:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d39c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3a0:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800d3a4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800d3ae:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800d3b2:	460b      	mov	r3, r1
 800d3b4:	4313      	orrs	r3, r2
 800d3b6:	d055      	beq.n	800d464 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800d3b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d3bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800d3c0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800d3c4:	d033      	beq.n	800d42e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800d3c6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800d3ca:	d82c      	bhi.n	800d426 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800d3cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d3d0:	d02f      	beq.n	800d432 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800d3d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d3d6:	d826      	bhi.n	800d426 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800d3d8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800d3dc:	d02b      	beq.n	800d436 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800d3de:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800d3e2:	d820      	bhi.n	800d426 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800d3e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d3e8:	d012      	beq.n	800d410 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800d3ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d3ee:	d81a      	bhi.n	800d426 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d022      	beq.n	800d43a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800d3f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d3f8:	d115      	bne.n	800d426 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d3fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d3fe:	3308      	adds	r3, #8
 800d400:	2100      	movs	r1, #0
 800d402:	4618      	mov	r0, r3
 800d404:	f001 fbf6 	bl	800ebf4 <RCCEx_PLL2_Config>
 800d408:	4603      	mov	r3, r0
 800d40a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800d40e:	e015      	b.n	800d43c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d410:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d414:	3328      	adds	r3, #40	; 0x28
 800d416:	2102      	movs	r1, #2
 800d418:	4618      	mov	r0, r3
 800d41a:	f001 fc9d 	bl	800ed58 <RCCEx_PLL3_Config>
 800d41e:	4603      	mov	r3, r0
 800d420:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800d424:	e00a      	b.n	800d43c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d426:	2301      	movs	r3, #1
 800d428:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800d42c:	e006      	b.n	800d43c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800d42e:	bf00      	nop
 800d430:	e004      	b.n	800d43c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800d432:	bf00      	nop
 800d434:	e002      	b.n	800d43c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800d436:	bf00      	nop
 800d438:	e000      	b.n	800d43c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800d43a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d43c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d440:	2b00      	cmp	r3, #0
 800d442:	d10b      	bne.n	800d45c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800d444:	4ba0      	ldr	r3, [pc, #640]	; (800d6c8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d448:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800d44c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d450:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800d454:	4a9c      	ldr	r2, [pc, #624]	; (800d6c8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d456:	430b      	orrs	r3, r1
 800d458:	6593      	str	r3, [r2, #88]	; 0x58
 800d45a:	e003      	b.n	800d464 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d45c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d460:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800d464:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d46c:	f002 0308 	and.w	r3, r2, #8
 800d470:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800d474:	2300      	movs	r3, #0
 800d476:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800d47a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800d47e:	460b      	mov	r3, r1
 800d480:	4313      	orrs	r3, r2
 800d482:	d01e      	beq.n	800d4c2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800d484:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d488:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d48c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d490:	d10c      	bne.n	800d4ac <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d492:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d496:	3328      	adds	r3, #40	; 0x28
 800d498:	2102      	movs	r1, #2
 800d49a:	4618      	mov	r0, r3
 800d49c:	f001 fc5c 	bl	800ed58 <RCCEx_PLL3_Config>
 800d4a0:	4603      	mov	r3, r0
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d002      	beq.n	800d4ac <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800d4a6:	2301      	movs	r3, #1
 800d4a8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800d4ac:	4b86      	ldr	r3, [pc, #536]	; (800d6c8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d4ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d4b0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d4b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d4b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d4bc:	4a82      	ldr	r2, [pc, #520]	; (800d6c8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d4be:	430b      	orrs	r3, r1
 800d4c0:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800d4c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d4c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4ca:	f002 0310 	and.w	r3, r2, #16
 800d4ce:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800d4d8:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800d4dc:	460b      	mov	r3, r1
 800d4de:	4313      	orrs	r3, r2
 800d4e0:	d01e      	beq.n	800d520 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800d4e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d4e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d4ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d4ee:	d10c      	bne.n	800d50a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d4f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d4f4:	3328      	adds	r3, #40	; 0x28
 800d4f6:	2102      	movs	r1, #2
 800d4f8:	4618      	mov	r0, r3
 800d4fa:	f001 fc2d 	bl	800ed58 <RCCEx_PLL3_Config>
 800d4fe:	4603      	mov	r3, r0
 800d500:	2b00      	cmp	r3, #0
 800d502:	d002      	beq.n	800d50a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800d504:	2301      	movs	r3, #1
 800d506:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800d50a:	4b6f      	ldr	r3, [pc, #444]	; (800d6c8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d50c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d50e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800d512:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d516:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d51a:	4a6b      	ldr	r2, [pc, #428]	; (800d6c8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d51c:	430b      	orrs	r3, r1
 800d51e:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d520:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d524:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d528:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800d52c:	67bb      	str	r3, [r7, #120]	; 0x78
 800d52e:	2300      	movs	r3, #0
 800d530:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d532:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800d536:	460b      	mov	r3, r1
 800d538:	4313      	orrs	r3, r2
 800d53a:	d03e      	beq.n	800d5ba <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800d53c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d540:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800d544:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d548:	d022      	beq.n	800d590 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800d54a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d54e:	d81b      	bhi.n	800d588 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800d550:	2b00      	cmp	r3, #0
 800d552:	d003      	beq.n	800d55c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800d554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d558:	d00b      	beq.n	800d572 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800d55a:	e015      	b.n	800d588 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d55c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d560:	3308      	adds	r3, #8
 800d562:	2100      	movs	r1, #0
 800d564:	4618      	mov	r0, r3
 800d566:	f001 fb45 	bl	800ebf4 <RCCEx_PLL2_Config>
 800d56a:	4603      	mov	r3, r0
 800d56c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800d570:	e00f      	b.n	800d592 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d572:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d576:	3328      	adds	r3, #40	; 0x28
 800d578:	2102      	movs	r1, #2
 800d57a:	4618      	mov	r0, r3
 800d57c:	f001 fbec 	bl	800ed58 <RCCEx_PLL3_Config>
 800d580:	4603      	mov	r3, r0
 800d582:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800d586:	e004      	b.n	800d592 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d588:	2301      	movs	r3, #1
 800d58a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800d58e:	e000      	b.n	800d592 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800d590:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d592:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d596:	2b00      	cmp	r3, #0
 800d598:	d10b      	bne.n	800d5b2 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d59a:	4b4b      	ldr	r3, [pc, #300]	; (800d6c8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d59c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d59e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800d5a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d5a6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800d5aa:	4a47      	ldr	r2, [pc, #284]	; (800d6c8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d5ac:	430b      	orrs	r3, r1
 800d5ae:	6593      	str	r3, [r2, #88]	; 0x58
 800d5b0:	e003      	b.n	800d5ba <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d5b2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d5b6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800d5ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5c2:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800d5c6:	673b      	str	r3, [r7, #112]	; 0x70
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	677b      	str	r3, [r7, #116]	; 0x74
 800d5cc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800d5d0:	460b      	mov	r3, r1
 800d5d2:	4313      	orrs	r3, r2
 800d5d4:	d03b      	beq.n	800d64e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800d5d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d5da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d5de:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800d5e2:	d01f      	beq.n	800d624 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800d5e4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800d5e8:	d818      	bhi.n	800d61c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800d5ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d5ee:	d003      	beq.n	800d5f8 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800d5f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d5f4:	d007      	beq.n	800d606 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800d5f6:	e011      	b.n	800d61c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d5f8:	4b33      	ldr	r3, [pc, #204]	; (800d6c8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d5fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5fc:	4a32      	ldr	r2, [pc, #200]	; (800d6c8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d5fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d602:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800d604:	e00f      	b.n	800d626 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d606:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d60a:	3328      	adds	r3, #40	; 0x28
 800d60c:	2101      	movs	r1, #1
 800d60e:	4618      	mov	r0, r3
 800d610:	f001 fba2 	bl	800ed58 <RCCEx_PLL3_Config>
 800d614:	4603      	mov	r3, r0
 800d616:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800d61a:	e004      	b.n	800d626 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d61c:	2301      	movs	r3, #1
 800d61e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800d622:	e000      	b.n	800d626 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800d624:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d626:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d10b      	bne.n	800d646 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d62e:	4b26      	ldr	r3, [pc, #152]	; (800d6c8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d630:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d632:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800d636:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d63a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d63e:	4a22      	ldr	r2, [pc, #136]	; (800d6c8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d640:	430b      	orrs	r3, r1
 800d642:	6553      	str	r3, [r2, #84]	; 0x54
 800d644:	e003      	b.n	800d64e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d646:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d64a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800d64e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d652:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d656:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800d65a:	66bb      	str	r3, [r7, #104]	; 0x68
 800d65c:	2300      	movs	r3, #0
 800d65e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d660:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800d664:	460b      	mov	r3, r1
 800d666:	4313      	orrs	r3, r2
 800d668:	d034      	beq.n	800d6d4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800d66a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d66e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d670:	2b00      	cmp	r3, #0
 800d672:	d003      	beq.n	800d67c <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800d674:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d678:	d007      	beq.n	800d68a <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800d67a:	e011      	b.n	800d6a0 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d67c:	4b12      	ldr	r3, [pc, #72]	; (800d6c8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d67e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d680:	4a11      	ldr	r2, [pc, #68]	; (800d6c8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d682:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d686:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800d688:	e00e      	b.n	800d6a8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d68a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d68e:	3308      	adds	r3, #8
 800d690:	2102      	movs	r1, #2
 800d692:	4618      	mov	r0, r3
 800d694:	f001 faae 	bl	800ebf4 <RCCEx_PLL2_Config>
 800d698:	4603      	mov	r3, r0
 800d69a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800d69e:	e003      	b.n	800d6a8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800d6a0:	2301      	movs	r3, #1
 800d6a2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800d6a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d6a8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d10d      	bne.n	800d6cc <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800d6b0:	4b05      	ldr	r3, [pc, #20]	; (800d6c8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d6b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d6b4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800d6b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d6bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d6be:	4a02      	ldr	r2, [pc, #8]	; (800d6c8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d6c0:	430b      	orrs	r3, r1
 800d6c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d6c4:	e006      	b.n	800d6d4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800d6c6:	bf00      	nop
 800d6c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d6cc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d6d0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800d6d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d6d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6dc:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800d6e0:	663b      	str	r3, [r7, #96]	; 0x60
 800d6e2:	2300      	movs	r3, #0
 800d6e4:	667b      	str	r3, [r7, #100]	; 0x64
 800d6e6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800d6ea:	460b      	mov	r3, r1
 800d6ec:	4313      	orrs	r3, r2
 800d6ee:	d00c      	beq.n	800d70a <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d6f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d6f4:	3328      	adds	r3, #40	; 0x28
 800d6f6:	2102      	movs	r1, #2
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	f001 fb2d 	bl	800ed58 <RCCEx_PLL3_Config>
 800d6fe:	4603      	mov	r3, r0
 800d700:	2b00      	cmp	r3, #0
 800d702:	d002      	beq.n	800d70a <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800d704:	2301      	movs	r3, #1
 800d706:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800d70a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d70e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d712:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800d716:	65bb      	str	r3, [r7, #88]	; 0x58
 800d718:	2300      	movs	r3, #0
 800d71a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d71c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800d720:	460b      	mov	r3, r1
 800d722:	4313      	orrs	r3, r2
 800d724:	d036      	beq.n	800d794 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800d726:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d72a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d72c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d730:	d018      	beq.n	800d764 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800d732:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d736:	d811      	bhi.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800d738:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d73c:	d014      	beq.n	800d768 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800d73e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d742:	d80b      	bhi.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800d744:	2b00      	cmp	r3, #0
 800d746:	d011      	beq.n	800d76c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800d748:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d74c:	d106      	bne.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d74e:	4bb7      	ldr	r3, [pc, #732]	; (800da2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d752:	4ab6      	ldr	r2, [pc, #728]	; (800da2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d754:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d758:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800d75a:	e008      	b.n	800d76e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d75c:	2301      	movs	r3, #1
 800d75e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800d762:	e004      	b.n	800d76e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800d764:	bf00      	nop
 800d766:	e002      	b.n	800d76e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800d768:	bf00      	nop
 800d76a:	e000      	b.n	800d76e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800d76c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d76e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d772:	2b00      	cmp	r3, #0
 800d774:	d10a      	bne.n	800d78c <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d776:	4bad      	ldr	r3, [pc, #692]	; (800da2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d778:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d77a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800d77e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d782:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d784:	4aa9      	ldr	r2, [pc, #676]	; (800da2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d786:	430b      	orrs	r3, r1
 800d788:	6553      	str	r3, [r2, #84]	; 0x54
 800d78a:	e003      	b.n	800d794 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d78c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d790:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800d794:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d79c:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800d7a0:	653b      	str	r3, [r7, #80]	; 0x50
 800d7a2:	2300      	movs	r3, #0
 800d7a4:	657b      	str	r3, [r7, #84]	; 0x54
 800d7a6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800d7aa:	460b      	mov	r3, r1
 800d7ac:	4313      	orrs	r3, r2
 800d7ae:	d009      	beq.n	800d7c4 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800d7b0:	4b9e      	ldr	r3, [pc, #632]	; (800da2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d7b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d7b4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800d7b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d7bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d7be:	4a9b      	ldr	r2, [pc, #620]	; (800da2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d7c0:	430b      	orrs	r3, r1
 800d7c2:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800d7c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d7c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7cc:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800d7d0:	64bb      	str	r3, [r7, #72]	; 0x48
 800d7d2:	2300      	movs	r3, #0
 800d7d4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d7d6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800d7da:	460b      	mov	r3, r1
 800d7dc:	4313      	orrs	r3, r2
 800d7de:	d009      	beq.n	800d7f4 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800d7e0:	4b92      	ldr	r3, [pc, #584]	; (800da2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d7e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d7e4:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800d7e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d7ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d7ee:	4a8f      	ldr	r2, [pc, #572]	; (800da2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d7f0:	430b      	orrs	r3, r1
 800d7f2:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800d7f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7fc:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800d800:	643b      	str	r3, [r7, #64]	; 0x40
 800d802:	2300      	movs	r3, #0
 800d804:	647b      	str	r3, [r7, #68]	; 0x44
 800d806:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800d80a:	460b      	mov	r3, r1
 800d80c:	4313      	orrs	r3, r2
 800d80e:	d00e      	beq.n	800d82e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800d810:	4b86      	ldr	r3, [pc, #536]	; (800da2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d812:	691b      	ldr	r3, [r3, #16]
 800d814:	4a85      	ldr	r2, [pc, #532]	; (800da2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d816:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d81a:	6113      	str	r3, [r2, #16]
 800d81c:	4b83      	ldr	r3, [pc, #524]	; (800da2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d81e:	6919      	ldr	r1, [r3, #16]
 800d820:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d824:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800d828:	4a80      	ldr	r2, [pc, #512]	; (800da2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d82a:	430b      	orrs	r3, r1
 800d82c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800d82e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d832:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d836:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800d83a:	63bb      	str	r3, [r7, #56]	; 0x38
 800d83c:	2300      	movs	r3, #0
 800d83e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d840:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800d844:	460b      	mov	r3, r1
 800d846:	4313      	orrs	r3, r2
 800d848:	d009      	beq.n	800d85e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800d84a:	4b78      	ldr	r3, [pc, #480]	; (800da2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d84c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d84e:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800d852:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d856:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d858:	4a74      	ldr	r2, [pc, #464]	; (800da2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d85a:	430b      	orrs	r3, r1
 800d85c:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800d85e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d862:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d866:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800d86a:	633b      	str	r3, [r7, #48]	; 0x30
 800d86c:	2300      	movs	r3, #0
 800d86e:	637b      	str	r3, [r7, #52]	; 0x34
 800d870:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800d874:	460b      	mov	r3, r1
 800d876:	4313      	orrs	r3, r2
 800d878:	d00a      	beq.n	800d890 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800d87a:	4b6c      	ldr	r3, [pc, #432]	; (800da2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d87c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d87e:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800d882:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d886:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d88a:	4a68      	ldr	r2, [pc, #416]	; (800da2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d88c:	430b      	orrs	r3, r1
 800d88e:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800d890:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d894:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d898:	2100      	movs	r1, #0
 800d89a:	62b9      	str	r1, [r7, #40]	; 0x28
 800d89c:	f003 0301 	and.w	r3, r3, #1
 800d8a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d8a2:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800d8a6:	460b      	mov	r3, r1
 800d8a8:	4313      	orrs	r3, r2
 800d8aa:	d011      	beq.n	800d8d0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d8ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d8b0:	3308      	adds	r3, #8
 800d8b2:	2100      	movs	r1, #0
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	f001 f99d 	bl	800ebf4 <RCCEx_PLL2_Config>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800d8c0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d003      	beq.n	800d8d0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d8c8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d8cc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800d8d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d8d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8d8:	2100      	movs	r1, #0
 800d8da:	6239      	str	r1, [r7, #32]
 800d8dc:	f003 0302 	and.w	r3, r3, #2
 800d8e0:	627b      	str	r3, [r7, #36]	; 0x24
 800d8e2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800d8e6:	460b      	mov	r3, r1
 800d8e8:	4313      	orrs	r3, r2
 800d8ea:	d011      	beq.n	800d910 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d8ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d8f0:	3308      	adds	r3, #8
 800d8f2:	2101      	movs	r1, #1
 800d8f4:	4618      	mov	r0, r3
 800d8f6:	f001 f97d 	bl	800ebf4 <RCCEx_PLL2_Config>
 800d8fa:	4603      	mov	r3, r0
 800d8fc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800d900:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d904:	2b00      	cmp	r3, #0
 800d906:	d003      	beq.n	800d910 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d908:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d90c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800d910:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d914:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d918:	2100      	movs	r1, #0
 800d91a:	61b9      	str	r1, [r7, #24]
 800d91c:	f003 0304 	and.w	r3, r3, #4
 800d920:	61fb      	str	r3, [r7, #28]
 800d922:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800d926:	460b      	mov	r3, r1
 800d928:	4313      	orrs	r3, r2
 800d92a:	d011      	beq.n	800d950 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d92c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d930:	3308      	adds	r3, #8
 800d932:	2102      	movs	r1, #2
 800d934:	4618      	mov	r0, r3
 800d936:	f001 f95d 	bl	800ebf4 <RCCEx_PLL2_Config>
 800d93a:	4603      	mov	r3, r0
 800d93c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800d940:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d944:	2b00      	cmp	r3, #0
 800d946:	d003      	beq.n	800d950 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d948:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d94c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800d950:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d954:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d958:	2100      	movs	r1, #0
 800d95a:	6139      	str	r1, [r7, #16]
 800d95c:	f003 0308 	and.w	r3, r3, #8
 800d960:	617b      	str	r3, [r7, #20]
 800d962:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800d966:	460b      	mov	r3, r1
 800d968:	4313      	orrs	r3, r2
 800d96a:	d011      	beq.n	800d990 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d96c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d970:	3328      	adds	r3, #40	; 0x28
 800d972:	2100      	movs	r1, #0
 800d974:	4618      	mov	r0, r3
 800d976:	f001 f9ef 	bl	800ed58 <RCCEx_PLL3_Config>
 800d97a:	4603      	mov	r3, r0
 800d97c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  
    if (ret == HAL_OK)
 800d980:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d984:	2b00      	cmp	r3, #0
 800d986:	d003      	beq.n	800d990 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d988:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d98c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800d990:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d994:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d998:	2100      	movs	r1, #0
 800d99a:	60b9      	str	r1, [r7, #8]
 800d99c:	f003 0310 	and.w	r3, r3, #16
 800d9a0:	60fb      	str	r3, [r7, #12]
 800d9a2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800d9a6:	460b      	mov	r3, r1
 800d9a8:	4313      	orrs	r3, r2
 800d9aa:	d011      	beq.n	800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d9ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d9b0:	3328      	adds	r3, #40	; 0x28
 800d9b2:	2101      	movs	r1, #1
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	f001 f9cf 	bl	800ed58 <RCCEx_PLL3_Config>
 800d9ba:	4603      	mov	r3, r0
 800d9bc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800d9c0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d003      	beq.n	800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d9c8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d9cc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800d9d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9d8:	2100      	movs	r1, #0
 800d9da:	6039      	str	r1, [r7, #0]
 800d9dc:	f003 0320 	and.w	r3, r3, #32
 800d9e0:	607b      	str	r3, [r7, #4]
 800d9e2:	e9d7 1200 	ldrd	r1, r2, [r7]
 800d9e6:	460b      	mov	r3, r1
 800d9e8:	4313      	orrs	r3, r2
 800d9ea:	d011      	beq.n	800da10 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d9ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d9f0:	3328      	adds	r3, #40	; 0x28
 800d9f2:	2102      	movs	r1, #2
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	f001 f9af 	bl	800ed58 <RCCEx_PLL3_Config>
 800d9fa:	4603      	mov	r3, r0
 800d9fc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800da00:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800da04:	2b00      	cmp	r3, #0
 800da06:	d003      	beq.n	800da10 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800da08:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800da0c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }

  if (status == HAL_OK)
 800da10:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 800da14:	2b00      	cmp	r3, #0
 800da16:	d101      	bne.n	800da1c <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800da18:	2300      	movs	r3, #0
 800da1a:	e000      	b.n	800da1e <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800da1c:	2301      	movs	r3, #1
}
 800da1e:	4618      	mov	r0, r3
 800da20:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800da24:	46bd      	mov	sp, r7
 800da26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800da2a:	bf00      	nop
 800da2c:	58024400 	.word	0x58024400

0800da30 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800da30:	b580      	push	{r7, lr}
 800da32:	b090      	sub	sp, #64	; 0x40
 800da34:	af00      	add	r7, sp, #0
 800da36:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800da3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800da3e:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800da42:	430b      	orrs	r3, r1
 800da44:	f040 8094 	bne.w	800db70 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800da48:	4b9b      	ldr	r3, [pc, #620]	; (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800da4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800da4c:	f003 0307 	and.w	r3, r3, #7
 800da50:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800da52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da54:	2b04      	cmp	r3, #4
 800da56:	f200 8087 	bhi.w	800db68 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800da5a:	a201      	add	r2, pc, #4	; (adr r2, 800da60 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800da5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da60:	0800da75 	.word	0x0800da75
 800da64:	0800da9d 	.word	0x0800da9d
 800da68:	0800dac5 	.word	0x0800dac5
 800da6c:	0800db61 	.word	0x0800db61
 800da70:	0800daed 	.word	0x0800daed
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800da74:	4b90      	ldr	r3, [pc, #576]	; (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800da7c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800da80:	d108      	bne.n	800da94 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800da82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800da86:	4618      	mov	r0, r3
 800da88:	f000 ff62 	bl	800e950 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800da8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da8e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800da90:	f000 bc93 	b.w	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800da94:	2300      	movs	r3, #0
 800da96:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800da98:	f000 bc8f 	b.w	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800da9c:	4b86      	ldr	r3, [pc, #536]	; (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800daa4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800daa8:	d108      	bne.n	800dabc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800daaa:	f107 0318 	add.w	r3, r7, #24
 800daae:	4618      	mov	r0, r3
 800dab0:	f000 fca6 	bl	800e400 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800dab4:	69bb      	ldr	r3, [r7, #24]
 800dab6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dab8:	f000 bc7f 	b.w	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800dabc:	2300      	movs	r3, #0
 800dabe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dac0:	f000 bc7b 	b.w	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800dac4:	4b7c      	ldr	r3, [pc, #496]	; (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800dacc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800dad0:	d108      	bne.n	800dae4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dad2:	f107 030c 	add.w	r3, r7, #12
 800dad6:	4618      	mov	r0, r3
 800dad8:	f000 fde6 	bl	800e6a8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dae0:	f000 bc6b 	b.w	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800dae4:	2300      	movs	r3, #0
 800dae6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dae8:	f000 bc67 	b.w	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800daec:	4b72      	ldr	r3, [pc, #456]	; (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800daee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800daf0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800daf4:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800daf6:	4b70      	ldr	r3, [pc, #448]	; (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	f003 0304 	and.w	r3, r3, #4
 800dafe:	2b04      	cmp	r3, #4
 800db00:	d10c      	bne.n	800db1c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800db02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800db04:	2b00      	cmp	r3, #0
 800db06:	d109      	bne.n	800db1c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800db08:	4b6b      	ldr	r3, [pc, #428]	; (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	08db      	lsrs	r3, r3, #3
 800db0e:	f003 0303 	and.w	r3, r3, #3
 800db12:	4a6a      	ldr	r2, [pc, #424]	; (800dcbc <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800db14:	fa22 f303 	lsr.w	r3, r2, r3
 800db18:	63fb      	str	r3, [r7, #60]	; 0x3c
 800db1a:	e01f      	b.n	800db5c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800db1c:	4b66      	ldr	r3, [pc, #408]	; (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800db24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800db28:	d106      	bne.n	800db38 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800db2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800db2c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800db30:	d102      	bne.n	800db38 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800db32:	4b63      	ldr	r3, [pc, #396]	; (800dcc0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800db34:	63fb      	str	r3, [r7, #60]	; 0x3c
 800db36:	e011      	b.n	800db5c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800db38:	4b5f      	ldr	r3, [pc, #380]	; (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800db40:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800db44:	d106      	bne.n	800db54 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800db46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800db48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800db4c:	d102      	bne.n	800db54 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800db4e:	4b5d      	ldr	r3, [pc, #372]	; (800dcc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800db50:	63fb      	str	r3, [r7, #60]	; 0x3c
 800db52:	e003      	b.n	800db5c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800db54:	2300      	movs	r3, #0
 800db56:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800db58:	f000 bc2f 	b.w	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800db5c:	f000 bc2d 	b.w	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800db60:	4b59      	ldr	r3, [pc, #356]	; (800dcc8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800db62:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800db64:	f000 bc29 	b.w	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800db68:	2300      	movs	r3, #0
 800db6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800db6c:	f000 bc25 	b.w	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800db70:	e9d7 2300 	ldrd	r2, r3, [r7]
 800db74:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800db78:	430b      	orrs	r3, r1
 800db7a:	f040 80a7 	bne.w	800dccc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800db7e:	4b4e      	ldr	r3, [pc, #312]	; (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800db80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db82:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800db86:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800db88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db8a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800db8e:	d054      	beq.n	800dc3a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800db90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db92:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800db96:	f200 808b 	bhi.w	800dcb0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800db9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db9c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800dba0:	f000 8083 	beq.w	800dcaa <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800dba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dba6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800dbaa:	f200 8081 	bhi.w	800dcb0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800dbae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbb0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800dbb4:	d02f      	beq.n	800dc16 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800dbb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbb8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800dbbc:	d878      	bhi.n	800dcb0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800dbbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d004      	beq.n	800dbce <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800dbc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbc6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800dbca:	d012      	beq.n	800dbf2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800dbcc:	e070      	b.n	800dcb0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800dbce:	4b3a      	ldr	r3, [pc, #232]	; (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dbd6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800dbda:	d107      	bne.n	800dbec <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dbdc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	f000 feb5 	bl	800e950 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800dbe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbe8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dbea:	e3e6      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800dbec:	2300      	movs	r3, #0
 800dbee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dbf0:	e3e3      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800dbf2:	4b31      	ldr	r3, [pc, #196]	; (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dbfa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800dbfe:	d107      	bne.n	800dc10 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dc00:	f107 0318 	add.w	r3, r7, #24
 800dc04:	4618      	mov	r0, r3
 800dc06:	f000 fbfb 	bl	800e400 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800dc0a:	69bb      	ldr	r3, [r7, #24]
 800dc0c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dc0e:	e3d4      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800dc10:	2300      	movs	r3, #0
 800dc12:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dc14:	e3d1      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800dc16:	4b28      	ldr	r3, [pc, #160]	; (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800dc1e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800dc22:	d107      	bne.n	800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dc24:	f107 030c 	add.w	r3, r7, #12
 800dc28:	4618      	mov	r0, r3
 800dc2a:	f000 fd3d 	bl	800e6a8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dc32:	e3c2      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800dc34:	2300      	movs	r3, #0
 800dc36:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dc38:	e3bf      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800dc3a:	4b1f      	ldr	r3, [pc, #124]	; (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800dc3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dc3e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800dc42:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800dc44:	4b1c      	ldr	r3, [pc, #112]	; (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	f003 0304 	and.w	r3, r3, #4
 800dc4c:	2b04      	cmp	r3, #4
 800dc4e:	d10c      	bne.n	800dc6a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800dc50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d109      	bne.n	800dc6a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dc56:	4b18      	ldr	r3, [pc, #96]	; (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	08db      	lsrs	r3, r3, #3
 800dc5c:	f003 0303 	and.w	r3, r3, #3
 800dc60:	4a16      	ldr	r2, [pc, #88]	; (800dcbc <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800dc62:	fa22 f303 	lsr.w	r3, r2, r3
 800dc66:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dc68:	e01e      	b.n	800dca8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800dc6a:	4b13      	ldr	r3, [pc, #76]	; (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dc72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dc76:	d106      	bne.n	800dc86 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800dc78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dc7a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800dc7e:	d102      	bne.n	800dc86 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800dc80:	4b0f      	ldr	r3, [pc, #60]	; (800dcc0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800dc82:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dc84:	e010      	b.n	800dca8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800dc86:	4b0c      	ldr	r3, [pc, #48]	; (800dcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dc8e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800dc92:	d106      	bne.n	800dca2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800dc94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dc96:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800dc9a:	d102      	bne.n	800dca2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800dc9c:	4b09      	ldr	r3, [pc, #36]	; (800dcc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dc9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dca0:	e002      	b.n	800dca8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800dca2:	2300      	movs	r3, #0
 800dca4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800dca6:	e388      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800dca8:	e387      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800dcaa:	4b07      	ldr	r3, [pc, #28]	; (800dcc8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800dcac:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dcae:	e384      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800dcb0:	2300      	movs	r3, #0
 800dcb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dcb4:	e381      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800dcb6:	bf00      	nop
 800dcb8:	58024400 	.word	0x58024400
 800dcbc:	03d09000 	.word	0x03d09000
 800dcc0:	003d0900 	.word	0x003d0900
 800dcc4:	007a1200 	.word	0x007a1200
 800dcc8:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800dccc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dcd0:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800dcd4:	430b      	orrs	r3, r1
 800dcd6:	f040 809c 	bne.w	800de12 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800dcda:	4b9e      	ldr	r3, [pc, #632]	; (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800dcdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dcde:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800dce2:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800dce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dce6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800dcea:	d054      	beq.n	800dd96 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800dcec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800dcf2:	f200 808b 	bhi.w	800de0c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800dcf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcf8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800dcfc:	f000 8083 	beq.w	800de06 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800dd00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd02:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800dd06:	f200 8081 	bhi.w	800de0c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800dd0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd0c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800dd10:	d02f      	beq.n	800dd72 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800dd12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd14:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800dd18:	d878      	bhi.n	800de0c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800dd1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d004      	beq.n	800dd2a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800dd20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd22:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800dd26:	d012      	beq.n	800dd4e <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800dd28:	e070      	b.n	800de0c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800dd2a:	4b8a      	ldr	r3, [pc, #552]	; (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dd32:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800dd36:	d107      	bne.n	800dd48 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dd38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dd3c:	4618      	mov	r0, r3
 800dd3e:	f000 fe07 	bl	800e950 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800dd42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd44:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dd46:	e338      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800dd48:	2300      	movs	r3, #0
 800dd4a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dd4c:	e335      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800dd4e:	4b81      	ldr	r3, [pc, #516]	; (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dd56:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800dd5a:	d107      	bne.n	800dd6c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dd5c:	f107 0318 	add.w	r3, r7, #24
 800dd60:	4618      	mov	r0, r3
 800dd62:	f000 fb4d 	bl	800e400 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800dd66:	69bb      	ldr	r3, [r7, #24]
 800dd68:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dd6a:	e326      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dd70:	e323      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800dd72:	4b78      	ldr	r3, [pc, #480]	; (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800dd74:	681b      	ldr	r3, [r3, #0]
 800dd76:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800dd7a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800dd7e:	d107      	bne.n	800dd90 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dd80:	f107 030c 	add.w	r3, r7, #12
 800dd84:	4618      	mov	r0, r3
 800dd86:	f000 fc8f 	bl	800e6a8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dd8e:	e314      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800dd90:	2300      	movs	r3, #0
 800dd92:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dd94:	e311      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800dd96:	4b6f      	ldr	r3, [pc, #444]	; (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800dd98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dd9a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800dd9e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800dda0:	4b6c      	ldr	r3, [pc, #432]	; (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	f003 0304 	and.w	r3, r3, #4
 800dda8:	2b04      	cmp	r3, #4
 800ddaa:	d10c      	bne.n	800ddc6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800ddac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d109      	bne.n	800ddc6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ddb2:	4b68      	ldr	r3, [pc, #416]	; (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	08db      	lsrs	r3, r3, #3
 800ddb8:	f003 0303 	and.w	r3, r3, #3
 800ddbc:	4a66      	ldr	r2, [pc, #408]	; (800df58 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800ddbe:	fa22 f303 	lsr.w	r3, r2, r3
 800ddc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ddc4:	e01e      	b.n	800de04 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ddc6:	4b63      	ldr	r3, [pc, #396]	; (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ddce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ddd2:	d106      	bne.n	800dde2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800ddd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ddd6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ddda:	d102      	bne.n	800dde2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800dddc:	4b5f      	ldr	r3, [pc, #380]	; (800df5c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800ddde:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dde0:	e010      	b.n	800de04 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800dde2:	4b5c      	ldr	r3, [pc, #368]	; (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ddea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ddee:	d106      	bne.n	800ddfe <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800ddf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ddf2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ddf6:	d102      	bne.n	800ddfe <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ddf8:	4b59      	ldr	r3, [pc, #356]	; (800df60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ddfa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ddfc:	e002      	b.n	800de04 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ddfe:	2300      	movs	r3, #0
 800de00:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800de02:	e2da      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800de04:	e2d9      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800de06:	4b57      	ldr	r3, [pc, #348]	; (800df64 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800de08:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800de0a:	e2d6      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800de0c:	2300      	movs	r3, #0
 800de0e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800de10:	e2d3      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800de12:	e9d7 2300 	ldrd	r2, r3, [r7]
 800de16:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800de1a:	430b      	orrs	r3, r1
 800de1c:	f040 80a7 	bne.w	800df6e <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800de20:	4b4c      	ldr	r3, [pc, #304]	; (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800de22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800de24:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800de28:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800de2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de2c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800de30:	d055      	beq.n	800dede <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800de32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800de38:	f200 8096 	bhi.w	800df68 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800de3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de3e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800de42:	f000 8084 	beq.w	800df4e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800de46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de48:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800de4c:	f200 808c 	bhi.w	800df68 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800de50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800de56:	d030      	beq.n	800deba <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800de58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800de5e:	f200 8083 	bhi.w	800df68 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800de62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de64:	2b00      	cmp	r3, #0
 800de66:	d004      	beq.n	800de72 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800de68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800de6e:	d012      	beq.n	800de96 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800de70:	e07a      	b.n	800df68 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800de72:	4b38      	ldr	r3, [pc, #224]	; (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800de7a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800de7e:	d107      	bne.n	800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800de80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800de84:	4618      	mov	r0, r3
 800de86:	f000 fd63 	bl	800e950 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800de8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de8c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800de8e:	e294      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800de90:	2300      	movs	r3, #0
 800de92:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800de94:	e291      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800de96:	4b2f      	ldr	r3, [pc, #188]	; (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800de9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800dea2:	d107      	bne.n	800deb4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dea4:	f107 0318 	add.w	r3, r7, #24
 800dea8:	4618      	mov	r0, r3
 800deaa:	f000 faa9 	bl	800e400 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800deae:	69bb      	ldr	r3, [r7, #24]
 800deb0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800deb2:	e282      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800deb4:	2300      	movs	r3, #0
 800deb6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800deb8:	e27f      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800deba:	4b26      	ldr	r3, [pc, #152]	; (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800dec2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800dec6:	d107      	bne.n	800ded8 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dec8:	f107 030c 	add.w	r3, r7, #12
 800decc:	4618      	mov	r0, r3
 800dece:	f000 fbeb 	bl	800e6a8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ded6:	e270      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ded8:	2300      	movs	r3, #0
 800deda:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dedc:	e26d      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800dede:	4b1d      	ldr	r3, [pc, #116]	; (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800dee0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dee2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800dee6:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800dee8:	4b1a      	ldr	r3, [pc, #104]	; (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	f003 0304 	and.w	r3, r3, #4
 800def0:	2b04      	cmp	r3, #4
 800def2:	d10c      	bne.n	800df0e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800def4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800def6:	2b00      	cmp	r3, #0
 800def8:	d109      	bne.n	800df0e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800defa:	4b16      	ldr	r3, [pc, #88]	; (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	08db      	lsrs	r3, r3, #3
 800df00:	f003 0303 	and.w	r3, r3, #3
 800df04:	4a14      	ldr	r2, [pc, #80]	; (800df58 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800df06:	fa22 f303 	lsr.w	r3, r2, r3
 800df0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800df0c:	e01e      	b.n	800df4c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800df0e:	4b11      	ldr	r3, [pc, #68]	; (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800df16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800df1a:	d106      	bne.n	800df2a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800df1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800df1e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800df22:	d102      	bne.n	800df2a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800df24:	4b0d      	ldr	r3, [pc, #52]	; (800df5c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800df26:	63fb      	str	r3, [r7, #60]	; 0x3c
 800df28:	e010      	b.n	800df4c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800df2a:	4b0a      	ldr	r3, [pc, #40]	; (800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800df32:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800df36:	d106      	bne.n	800df46 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800df38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800df3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800df3e:	d102      	bne.n	800df46 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800df40:	4b07      	ldr	r3, [pc, #28]	; (800df60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800df42:	63fb      	str	r3, [r7, #60]	; 0x3c
 800df44:	e002      	b.n	800df4c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800df46:	2300      	movs	r3, #0
 800df48:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800df4a:	e236      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800df4c:	e235      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800df4e:	4b05      	ldr	r3, [pc, #20]	; (800df64 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800df50:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800df52:	e232      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800df54:	58024400 	.word	0x58024400
 800df58:	03d09000 	.word	0x03d09000
 800df5c:	003d0900 	.word	0x003d0900
 800df60:	007a1200 	.word	0x007a1200
 800df64:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800df68:	2300      	movs	r3, #0
 800df6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800df6c:	e225      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800df6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800df72:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800df76:	430b      	orrs	r3, r1
 800df78:	f040 8085 	bne.w	800e086 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800df7c:	4b9c      	ldr	r3, [pc, #624]	; (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800df7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800df80:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800df84:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800df86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800df8c:	d06b      	beq.n	800e066 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800df8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800df94:	d874      	bhi.n	800e080 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800df96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df98:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800df9c:	d056      	beq.n	800e04c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800df9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfa0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800dfa4:	d86c      	bhi.n	800e080 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800dfa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfa8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800dfac:	d03b      	beq.n	800e026 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800dfae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfb0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800dfb4:	d864      	bhi.n	800e080 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800dfb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfb8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800dfbc:	d021      	beq.n	800e002 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800dfbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfc0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800dfc4:	d85c      	bhi.n	800e080 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800dfc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d004      	beq.n	800dfd6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800dfcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dfd2:	d004      	beq.n	800dfde <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800dfd4:	e054      	b.n	800e080 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800dfd6:	f7fe fb1d 	bl	800c614 <HAL_RCC_GetPCLK1Freq>
 800dfda:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800dfdc:	e1ed      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800dfde:	4b84      	ldr	r3, [pc, #528]	; (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dfe6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800dfea:	d107      	bne.n	800dffc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dfec:	f107 0318 	add.w	r3, r7, #24
 800dff0:	4618      	mov	r0, r3
 800dff2:	f000 fa05 	bl	800e400 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800dff6:	69fb      	ldr	r3, [r7, #28]
 800dff8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dffa:	e1de      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800dffc:	2300      	movs	r3, #0
 800dffe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e000:	e1db      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e002:	4b7b      	ldr	r3, [pc, #492]	; (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e00a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e00e:	d107      	bne.n	800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e010:	f107 030c 	add.w	r3, r7, #12
 800e014:	4618      	mov	r0, r3
 800e016:	f000 fb47 	bl	800e6a8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800e01a:	693b      	ldr	r3, [r7, #16]
 800e01c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e01e:	e1cc      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e020:	2300      	movs	r3, #0
 800e022:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e024:	e1c9      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e026:	4b72      	ldr	r3, [pc, #456]	; (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	f003 0304 	and.w	r3, r3, #4
 800e02e:	2b04      	cmp	r3, #4
 800e030:	d109      	bne.n	800e046 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e032:	4b6f      	ldr	r3, [pc, #444]	; (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	08db      	lsrs	r3, r3, #3
 800e038:	f003 0303 	and.w	r3, r3, #3
 800e03c:	4a6d      	ldr	r2, [pc, #436]	; (800e1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800e03e:	fa22 f303 	lsr.w	r3, r2, r3
 800e042:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e044:	e1b9      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e046:	2300      	movs	r3, #0
 800e048:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e04a:	e1b6      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800e04c:	4b68      	ldr	r3, [pc, #416]	; (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e054:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e058:	d102      	bne.n	800e060 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800e05a:	4b67      	ldr	r3, [pc, #412]	; (800e1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800e05c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e05e:	e1ac      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e060:	2300      	movs	r3, #0
 800e062:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e064:	e1a9      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800e066:	4b62      	ldr	r3, [pc, #392]	; (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e06e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e072:	d102      	bne.n	800e07a <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800e074:	4b61      	ldr	r3, [pc, #388]	; (800e1fc <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800e076:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e078:	e19f      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e07a:	2300      	movs	r3, #0
 800e07c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e07e:	e19c      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800e080:	2300      	movs	r3, #0
 800e082:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e084:	e199      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800e086:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e08a:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800e08e:	430b      	orrs	r3, r1
 800e090:	d173      	bne.n	800e17a <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800e092:	4b57      	ldr	r3, [pc, #348]	; (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800e094:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e096:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800e09a:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800e09c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e09e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e0a2:	d02f      	beq.n	800e104 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800e0a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0a6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e0aa:	d863      	bhi.n	800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800e0ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d004      	beq.n	800e0bc <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800e0b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e0b8:	d012      	beq.n	800e0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800e0ba:	e05b      	b.n	800e174 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e0bc:	4b4c      	ldr	r3, [pc, #304]	; (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e0c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e0c8:	d107      	bne.n	800e0da <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e0ca:	f107 0318 	add.w	r3, r7, #24
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	f000 f996 	bl	800e400 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800e0d4:	69bb      	ldr	r3, [r7, #24]
 800e0d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e0d8:	e16f      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e0da:	2300      	movs	r3, #0
 800e0dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e0de:	e16c      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e0e0:	4b43      	ldr	r3, [pc, #268]	; (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e0e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e0ec:	d107      	bne.n	800e0fe <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e0ee:	f107 030c 	add.w	r3, r7, #12
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	f000 fad8 	bl	800e6a8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800e0f8:	697b      	ldr	r3, [r7, #20]
 800e0fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e0fc:	e15d      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e0fe:	2300      	movs	r3, #0
 800e100:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e102:	e15a      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e104:	4b3a      	ldr	r3, [pc, #232]	; (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800e106:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e108:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800e10c:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e10e:	4b38      	ldr	r3, [pc, #224]	; (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	f003 0304 	and.w	r3, r3, #4
 800e116:	2b04      	cmp	r3, #4
 800e118:	d10c      	bne.n	800e134 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800e11a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d109      	bne.n	800e134 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e120:	4b33      	ldr	r3, [pc, #204]	; (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	08db      	lsrs	r3, r3, #3
 800e126:	f003 0303 	and.w	r3, r3, #3
 800e12a:	4a32      	ldr	r2, [pc, #200]	; (800e1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800e12c:	fa22 f303 	lsr.w	r3, r2, r3
 800e130:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e132:	e01e      	b.n	800e172 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e134:	4b2e      	ldr	r3, [pc, #184]	; (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e13c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e140:	d106      	bne.n	800e150 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800e142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e144:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e148:	d102      	bne.n	800e150 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800e14a:	4b2b      	ldr	r3, [pc, #172]	; (800e1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800e14c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e14e:	e010      	b.n	800e172 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e150:	4b27      	ldr	r3, [pc, #156]	; (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e158:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e15c:	d106      	bne.n	800e16c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800e15e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e160:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e164:	d102      	bne.n	800e16c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800e166:	4b25      	ldr	r3, [pc, #148]	; (800e1fc <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800e168:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e16a:	e002      	b.n	800e172 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800e16c:	2300      	movs	r3, #0
 800e16e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800e170:	e123      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800e172:	e122      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800e174:	2300      	movs	r3, #0
 800e176:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e178:	e11f      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800e17a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e17e:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800e182:	430b      	orrs	r3, r1
 800e184:	d13c      	bne.n	800e200 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800e186:	4b1a      	ldr	r3, [pc, #104]	; (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800e188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e18a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e18e:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800e190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e192:	2b00      	cmp	r3, #0
 800e194:	d004      	beq.n	800e1a0 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800e196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e198:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e19c:	d012      	beq.n	800e1c4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800e19e:	e023      	b.n	800e1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e1a0:	4b13      	ldr	r3, [pc, #76]	; (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e1a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e1ac:	d107      	bne.n	800e1be <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e1ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e1b2:	4618      	mov	r0, r3
 800e1b4:	f000 fbcc 	bl	800e950 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e1b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e1bc:	e0fd      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e1be:	2300      	movs	r3, #0
 800e1c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e1c2:	e0fa      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e1c4:	4b0a      	ldr	r3, [pc, #40]	; (800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e1cc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e1d0:	d107      	bne.n	800e1e2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e1d2:	f107 0318 	add.w	r3, r7, #24
 800e1d6:	4618      	mov	r0, r3
 800e1d8:	f000 f912 	bl	800e400 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800e1dc:	6a3b      	ldr	r3, [r7, #32]
 800e1de:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e1e0:	e0eb      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e1e2:	2300      	movs	r3, #0
 800e1e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e1e6:	e0e8      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800e1e8:	2300      	movs	r3, #0
 800e1ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e1ec:	e0e5      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800e1ee:	bf00      	nop
 800e1f0:	58024400 	.word	0x58024400
 800e1f4:	03d09000 	.word	0x03d09000
 800e1f8:	003d0900 	.word	0x003d0900
 800e1fc:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800e200:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e204:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800e208:	430b      	orrs	r3, r1
 800e20a:	f040 8085 	bne.w	800e318 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800e20e:	4b6d      	ldr	r3, [pc, #436]	; (800e3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800e210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e212:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800e216:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800e218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e21a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e21e:	d06b      	beq.n	800e2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800e220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e222:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e226:	d874      	bhi.n	800e312 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800e228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e22a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e22e:	d056      	beq.n	800e2de <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800e230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e232:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e236:	d86c      	bhi.n	800e312 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800e238:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e23a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800e23e:	d03b      	beq.n	800e2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800e240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e242:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800e246:	d864      	bhi.n	800e312 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800e248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e24a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e24e:	d021      	beq.n	800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800e250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e252:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e256:	d85c      	bhi.n	800e312 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800e258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d004      	beq.n	800e268 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800e25e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e260:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e264:	d004      	beq.n	800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800e266:	e054      	b.n	800e312 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800e268:	f000 f8b4 	bl	800e3d4 <HAL_RCCEx_GetD3PCLK1Freq>
 800e26c:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e26e:	e0a4      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e270:	4b54      	ldr	r3, [pc, #336]	; (800e3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e278:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e27c:	d107      	bne.n	800e28e <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e27e:	f107 0318 	add.w	r3, r7, #24
 800e282:	4618      	mov	r0, r3
 800e284:	f000 f8bc 	bl	800e400 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800e288:	69fb      	ldr	r3, [r7, #28]
 800e28a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e28c:	e095      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e28e:	2300      	movs	r3, #0
 800e290:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e292:	e092      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e294:	4b4b      	ldr	r3, [pc, #300]	; (800e3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e29c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e2a0:	d107      	bne.n	800e2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e2a2:	f107 030c 	add.w	r3, r7, #12
 800e2a6:	4618      	mov	r0, r3
 800e2a8:	f000 f9fe 	bl	800e6a8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800e2ac:	693b      	ldr	r3, [r7, #16]
 800e2ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e2b0:	e083      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e2b2:	2300      	movs	r3, #0
 800e2b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e2b6:	e080      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e2b8:	4b42      	ldr	r3, [pc, #264]	; (800e3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	f003 0304 	and.w	r3, r3, #4
 800e2c0:	2b04      	cmp	r3, #4
 800e2c2:	d109      	bne.n	800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e2c4:	4b3f      	ldr	r3, [pc, #252]	; (800e3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	08db      	lsrs	r3, r3, #3
 800e2ca:	f003 0303 	and.w	r3, r3, #3
 800e2ce:	4a3e      	ldr	r2, [pc, #248]	; (800e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800e2d0:	fa22 f303 	lsr.w	r3, r2, r3
 800e2d4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e2d6:	e070      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e2d8:	2300      	movs	r3, #0
 800e2da:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e2dc:	e06d      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800e2de:	4b39      	ldr	r3, [pc, #228]	; (800e3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e2e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e2ea:	d102      	bne.n	800e2f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800e2ec:	4b37      	ldr	r3, [pc, #220]	; (800e3cc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800e2ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e2f0:	e063      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e2f6:	e060      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800e2f8:	4b32      	ldr	r3, [pc, #200]	; (800e3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e300:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e304:	d102      	bne.n	800e30c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800e306:	4b32      	ldr	r3, [pc, #200]	; (800e3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800e308:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e30a:	e056      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e30c:	2300      	movs	r3, #0
 800e30e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e310:	e053      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800e312:	2300      	movs	r3, #0
 800e314:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e316:	e050      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800e318:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e31c:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800e320:	430b      	orrs	r3, r1
 800e322:	d148      	bne.n	800e3b6 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800e324:	4b27      	ldr	r3, [pc, #156]	; (800e3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800e326:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e328:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800e32c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800e32e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e330:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e334:	d02a      	beq.n	800e38c <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800e336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e338:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e33c:	d838      	bhi.n	800e3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800e33e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e340:	2b00      	cmp	r3, #0
 800e342:	d004      	beq.n	800e34e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800e344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e346:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e34a:	d00d      	beq.n	800e368 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800e34c:	e030      	b.n	800e3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800e34e:	4b1d      	ldr	r3, [pc, #116]	; (800e3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e356:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e35a:	d102      	bne.n	800e362 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800e35c:	4b1c      	ldr	r3, [pc, #112]	; (800e3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800e35e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e360:	e02b      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e362:	2300      	movs	r3, #0
 800e364:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e366:	e028      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e368:	4b16      	ldr	r3, [pc, #88]	; (800e3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e370:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e374:	d107      	bne.n	800e386 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e376:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e37a:	4618      	mov	r0, r3
 800e37c:	f000 fae8 	bl	800e950 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e382:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e384:	e019      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e386:	2300      	movs	r3, #0
 800e388:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e38a:	e016      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e38c:	4b0d      	ldr	r3, [pc, #52]	; (800e3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e394:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e398:	d107      	bne.n	800e3aa <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e39a:	f107 0318 	add.w	r3, r7, #24
 800e39e:	4618      	mov	r0, r3
 800e3a0:	f000 f82e 	bl	800e400 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800e3a4:	69fb      	ldr	r3, [r7, #28]
 800e3a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e3a8:	e007      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e3aa:	2300      	movs	r3, #0
 800e3ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e3ae:	e004      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800e3b0:	2300      	movs	r3, #0
 800e3b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e3b4:	e001      	b.n	800e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800e3b6:	2300      	movs	r3, #0
 800e3b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800e3ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800e3bc:	4618      	mov	r0, r3
 800e3be:	3740      	adds	r7, #64	; 0x40
 800e3c0:	46bd      	mov	sp, r7
 800e3c2:	bd80      	pop	{r7, pc}
 800e3c4:	58024400 	.word	0x58024400
 800e3c8:	03d09000 	.word	0x03d09000
 800e3cc:	003d0900 	.word	0x003d0900
 800e3d0:	007a1200 	.word	0x007a1200

0800e3d4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800e3d4:	b580      	push	{r7, lr}
 800e3d6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800e3d8:	f7fe f8ec 	bl	800c5b4 <HAL_RCC_GetHCLKFreq>
 800e3dc:	4602      	mov	r2, r0
 800e3de:	4b06      	ldr	r3, [pc, #24]	; (800e3f8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800e3e0:	6a1b      	ldr	r3, [r3, #32]
 800e3e2:	091b      	lsrs	r3, r3, #4
 800e3e4:	f003 0307 	and.w	r3, r3, #7
 800e3e8:	4904      	ldr	r1, [pc, #16]	; (800e3fc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800e3ea:	5ccb      	ldrb	r3, [r1, r3]
 800e3ec:	f003 031f 	and.w	r3, r3, #31
 800e3f0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800e3f4:	4618      	mov	r0, r3
 800e3f6:	bd80      	pop	{r7, pc}
 800e3f8:	58024400 	.word	0x58024400
 800e3fc:	080153d0 	.word	0x080153d0

0800e400 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800e400:	b480      	push	{r7}
 800e402:	b089      	sub	sp, #36	; 0x24
 800e404:	af00      	add	r7, sp, #0
 800e406:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e408:	4ba1      	ldr	r3, [pc, #644]	; (800e690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e40a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e40c:	f003 0303 	and.w	r3, r3, #3
 800e410:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800e412:	4b9f      	ldr	r3, [pc, #636]	; (800e690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e416:	0b1b      	lsrs	r3, r3, #12
 800e418:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e41c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800e41e:	4b9c      	ldr	r3, [pc, #624]	; (800e690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e422:	091b      	lsrs	r3, r3, #4
 800e424:	f003 0301 	and.w	r3, r3, #1
 800e428:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800e42a:	4b99      	ldr	r3, [pc, #612]	; (800e690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e42c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e42e:	08db      	lsrs	r3, r3, #3
 800e430:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e434:	693a      	ldr	r2, [r7, #16]
 800e436:	fb02 f303 	mul.w	r3, r2, r3
 800e43a:	ee07 3a90 	vmov	s15, r3
 800e43e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e442:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800e446:	697b      	ldr	r3, [r7, #20]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	f000 8111 	beq.w	800e670 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800e44e:	69bb      	ldr	r3, [r7, #24]
 800e450:	2b02      	cmp	r3, #2
 800e452:	f000 8083 	beq.w	800e55c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800e456:	69bb      	ldr	r3, [r7, #24]
 800e458:	2b02      	cmp	r3, #2
 800e45a:	f200 80a1 	bhi.w	800e5a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800e45e:	69bb      	ldr	r3, [r7, #24]
 800e460:	2b00      	cmp	r3, #0
 800e462:	d003      	beq.n	800e46c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800e464:	69bb      	ldr	r3, [r7, #24]
 800e466:	2b01      	cmp	r3, #1
 800e468:	d056      	beq.n	800e518 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800e46a:	e099      	b.n	800e5a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e46c:	4b88      	ldr	r3, [pc, #544]	; (800e690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	f003 0320 	and.w	r3, r3, #32
 800e474:	2b00      	cmp	r3, #0
 800e476:	d02d      	beq.n	800e4d4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e478:	4b85      	ldr	r3, [pc, #532]	; (800e690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	08db      	lsrs	r3, r3, #3
 800e47e:	f003 0303 	and.w	r3, r3, #3
 800e482:	4a84      	ldr	r2, [pc, #528]	; (800e694 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800e484:	fa22 f303 	lsr.w	r3, r2, r3
 800e488:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e48a:	68bb      	ldr	r3, [r7, #8]
 800e48c:	ee07 3a90 	vmov	s15, r3
 800e490:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e494:	697b      	ldr	r3, [r7, #20]
 800e496:	ee07 3a90 	vmov	s15, r3
 800e49a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e49e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e4a2:	4b7b      	ldr	r3, [pc, #492]	; (800e690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e4a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e4a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e4aa:	ee07 3a90 	vmov	s15, r3
 800e4ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e4b2:	ed97 6a03 	vldr	s12, [r7, #12]
 800e4b6:	eddf 5a78 	vldr	s11, [pc, #480]	; 800e698 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e4ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e4be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e4c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e4c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e4ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e4ce:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e4d2:	e087      	b.n	800e5e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e4d4:	697b      	ldr	r3, [r7, #20]
 800e4d6:	ee07 3a90 	vmov	s15, r3
 800e4da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e4de:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800e69c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800e4e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e4e6:	4b6a      	ldr	r3, [pc, #424]	; (800e690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e4e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e4ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e4ee:	ee07 3a90 	vmov	s15, r3
 800e4f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e4f6:	ed97 6a03 	vldr	s12, [r7, #12]
 800e4fa:	eddf 5a67 	vldr	s11, [pc, #412]	; 800e698 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e4fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e502:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e506:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e50a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e50e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e512:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e516:	e065      	b.n	800e5e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e518:	697b      	ldr	r3, [r7, #20]
 800e51a:	ee07 3a90 	vmov	s15, r3
 800e51e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e522:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800e6a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e526:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e52a:	4b59      	ldr	r3, [pc, #356]	; (800e690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e52c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e52e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e532:	ee07 3a90 	vmov	s15, r3
 800e536:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e53a:	ed97 6a03 	vldr	s12, [r7, #12]
 800e53e:	eddf 5a56 	vldr	s11, [pc, #344]	; 800e698 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e542:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e546:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e54a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e54e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e552:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e556:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e55a:	e043      	b.n	800e5e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e55c:	697b      	ldr	r3, [r7, #20]
 800e55e:	ee07 3a90 	vmov	s15, r3
 800e562:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e566:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800e6a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800e56a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e56e:	4b48      	ldr	r3, [pc, #288]	; (800e690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e572:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e576:	ee07 3a90 	vmov	s15, r3
 800e57a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e57e:	ed97 6a03 	vldr	s12, [r7, #12]
 800e582:	eddf 5a45 	vldr	s11, [pc, #276]	; 800e698 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e586:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e58a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e58e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e592:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e596:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e59a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e59e:	e021      	b.n	800e5e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e5a0:	697b      	ldr	r3, [r7, #20]
 800e5a2:	ee07 3a90 	vmov	s15, r3
 800e5a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e5aa:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800e6a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e5ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e5b2:	4b37      	ldr	r3, [pc, #220]	; (800e690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e5b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e5b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e5ba:	ee07 3a90 	vmov	s15, r3
 800e5be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e5c2:	ed97 6a03 	vldr	s12, [r7, #12]
 800e5c6:	eddf 5a34 	vldr	s11, [pc, #208]	; 800e698 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e5ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e5ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e5d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e5d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e5da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e5de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e5e2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800e5e4:	4b2a      	ldr	r3, [pc, #168]	; (800e690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e5e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e5e8:	0a5b      	lsrs	r3, r3, #9
 800e5ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e5ee:	ee07 3a90 	vmov	s15, r3
 800e5f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e5f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800e5fa:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e5fe:	edd7 6a07 	vldr	s13, [r7, #28]
 800e602:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e606:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e60a:	ee17 2a90 	vmov	r2, s15
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800e612:	4b1f      	ldr	r3, [pc, #124]	; (800e690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e616:	0c1b      	lsrs	r3, r3, #16
 800e618:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e61c:	ee07 3a90 	vmov	s15, r3
 800e620:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e624:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800e628:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e62c:	edd7 6a07 	vldr	s13, [r7, #28]
 800e630:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e634:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e638:	ee17 2a90 	vmov	r2, s15
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800e640:	4b13      	ldr	r3, [pc, #76]	; (800e690 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e644:	0e1b      	lsrs	r3, r3, #24
 800e646:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e64a:	ee07 3a90 	vmov	s15, r3
 800e64e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e652:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800e656:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e65a:	edd7 6a07 	vldr	s13, [r7, #28]
 800e65e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e662:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e666:	ee17 2a90 	vmov	r2, s15
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800e66e:	e008      	b.n	800e682 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	2200      	movs	r2, #0
 800e674:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	2200      	movs	r2, #0
 800e67a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	2200      	movs	r2, #0
 800e680:	609a      	str	r2, [r3, #8]
}
 800e682:	bf00      	nop
 800e684:	3724      	adds	r7, #36	; 0x24
 800e686:	46bd      	mov	sp, r7
 800e688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e68c:	4770      	bx	lr
 800e68e:	bf00      	nop
 800e690:	58024400 	.word	0x58024400
 800e694:	03d09000 	.word	0x03d09000
 800e698:	46000000 	.word	0x46000000
 800e69c:	4c742400 	.word	0x4c742400
 800e6a0:	4a742400 	.word	0x4a742400
 800e6a4:	4af42400 	.word	0x4af42400

0800e6a8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800e6a8:	b480      	push	{r7}
 800e6aa:	b089      	sub	sp, #36	; 0x24
 800e6ac:	af00      	add	r7, sp, #0
 800e6ae:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e6b0:	4ba1      	ldr	r3, [pc, #644]	; (800e938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e6b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e6b4:	f003 0303 	and.w	r3, r3, #3
 800e6b8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800e6ba:	4b9f      	ldr	r3, [pc, #636]	; (800e938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e6bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e6be:	0d1b      	lsrs	r3, r3, #20
 800e6c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e6c4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800e6c6:	4b9c      	ldr	r3, [pc, #624]	; (800e938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e6c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e6ca:	0a1b      	lsrs	r3, r3, #8
 800e6cc:	f003 0301 	and.w	r3, r3, #1
 800e6d0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800e6d2:	4b99      	ldr	r3, [pc, #612]	; (800e938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e6d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e6d6:	08db      	lsrs	r3, r3, #3
 800e6d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e6dc:	693a      	ldr	r2, [r7, #16]
 800e6de:	fb02 f303 	mul.w	r3, r2, r3
 800e6e2:	ee07 3a90 	vmov	s15, r3
 800e6e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e6ea:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800e6ee:	697b      	ldr	r3, [r7, #20]
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	f000 8111 	beq.w	800e918 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800e6f6:	69bb      	ldr	r3, [r7, #24]
 800e6f8:	2b02      	cmp	r3, #2
 800e6fa:	f000 8083 	beq.w	800e804 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800e6fe:	69bb      	ldr	r3, [r7, #24]
 800e700:	2b02      	cmp	r3, #2
 800e702:	f200 80a1 	bhi.w	800e848 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800e706:	69bb      	ldr	r3, [r7, #24]
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d003      	beq.n	800e714 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800e70c:	69bb      	ldr	r3, [r7, #24]
 800e70e:	2b01      	cmp	r3, #1
 800e710:	d056      	beq.n	800e7c0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800e712:	e099      	b.n	800e848 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e714:	4b88      	ldr	r3, [pc, #544]	; (800e938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	f003 0320 	and.w	r3, r3, #32
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d02d      	beq.n	800e77c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e720:	4b85      	ldr	r3, [pc, #532]	; (800e938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	08db      	lsrs	r3, r3, #3
 800e726:	f003 0303 	and.w	r3, r3, #3
 800e72a:	4a84      	ldr	r2, [pc, #528]	; (800e93c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800e72c:	fa22 f303 	lsr.w	r3, r2, r3
 800e730:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e732:	68bb      	ldr	r3, [r7, #8]
 800e734:	ee07 3a90 	vmov	s15, r3
 800e738:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e73c:	697b      	ldr	r3, [r7, #20]
 800e73e:	ee07 3a90 	vmov	s15, r3
 800e742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e746:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e74a:	4b7b      	ldr	r3, [pc, #492]	; (800e938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e74c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e74e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e752:	ee07 3a90 	vmov	s15, r3
 800e756:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e75a:	ed97 6a03 	vldr	s12, [r7, #12]
 800e75e:	eddf 5a78 	vldr	s11, [pc, #480]	; 800e940 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e762:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e766:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e76a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e76e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e772:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e776:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e77a:	e087      	b.n	800e88c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e77c:	697b      	ldr	r3, [r7, #20]
 800e77e:	ee07 3a90 	vmov	s15, r3
 800e782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e786:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800e944 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800e78a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e78e:	4b6a      	ldr	r3, [pc, #424]	; (800e938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e796:	ee07 3a90 	vmov	s15, r3
 800e79a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e79e:	ed97 6a03 	vldr	s12, [r7, #12]
 800e7a2:	eddf 5a67 	vldr	s11, [pc, #412]	; 800e940 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e7a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e7aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e7ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e7b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e7b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e7ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e7be:	e065      	b.n	800e88c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e7c0:	697b      	ldr	r3, [r7, #20]
 800e7c2:	ee07 3a90 	vmov	s15, r3
 800e7c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e7ca:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800e948 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800e7ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e7d2:	4b59      	ldr	r3, [pc, #356]	; (800e938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e7d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e7da:	ee07 3a90 	vmov	s15, r3
 800e7de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e7e2:	ed97 6a03 	vldr	s12, [r7, #12]
 800e7e6:	eddf 5a56 	vldr	s11, [pc, #344]	; 800e940 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e7ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e7ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e7f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e7f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e7fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e7fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e802:	e043      	b.n	800e88c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e804:	697b      	ldr	r3, [r7, #20]
 800e806:	ee07 3a90 	vmov	s15, r3
 800e80a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e80e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800e94c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800e812:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e816:	4b48      	ldr	r3, [pc, #288]	; (800e938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e81a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e81e:	ee07 3a90 	vmov	s15, r3
 800e822:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e826:	ed97 6a03 	vldr	s12, [r7, #12]
 800e82a:	eddf 5a45 	vldr	s11, [pc, #276]	; 800e940 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e82e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e832:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e836:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e83a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e83e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e842:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e846:	e021      	b.n	800e88c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e848:	697b      	ldr	r3, [r7, #20]
 800e84a:	ee07 3a90 	vmov	s15, r3
 800e84e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e852:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800e948 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800e856:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e85a:	4b37      	ldr	r3, [pc, #220]	; (800e938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e85c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e85e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e862:	ee07 3a90 	vmov	s15, r3
 800e866:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e86a:	ed97 6a03 	vldr	s12, [r7, #12]
 800e86e:	eddf 5a34 	vldr	s11, [pc, #208]	; 800e940 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e872:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e876:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e87a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e87e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e882:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e886:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e88a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800e88c:	4b2a      	ldr	r3, [pc, #168]	; (800e938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e88e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e890:	0a5b      	lsrs	r3, r3, #9
 800e892:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e896:	ee07 3a90 	vmov	s15, r3
 800e89a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e89e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800e8a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e8a6:	edd7 6a07 	vldr	s13, [r7, #28]
 800e8aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e8ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e8b2:	ee17 2a90 	vmov	r2, s15
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800e8ba:	4b1f      	ldr	r3, [pc, #124]	; (800e938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e8bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8be:	0c1b      	lsrs	r3, r3, #16
 800e8c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e8c4:	ee07 3a90 	vmov	s15, r3
 800e8c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e8cc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800e8d0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e8d4:	edd7 6a07 	vldr	s13, [r7, #28]
 800e8d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e8dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e8e0:	ee17 2a90 	vmov	r2, s15
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800e8e8:	4b13      	ldr	r3, [pc, #76]	; (800e938 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e8ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8ec:	0e1b      	lsrs	r3, r3, #24
 800e8ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e8f2:	ee07 3a90 	vmov	s15, r3
 800e8f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e8fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800e8fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e902:	edd7 6a07 	vldr	s13, [r7, #28]
 800e906:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e90a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e90e:	ee17 2a90 	vmov	r2, s15
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800e916:	e008      	b.n	800e92a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	2200      	movs	r2, #0
 800e91c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	2200      	movs	r2, #0
 800e922:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	2200      	movs	r2, #0
 800e928:	609a      	str	r2, [r3, #8]
}
 800e92a:	bf00      	nop
 800e92c:	3724      	adds	r7, #36	; 0x24
 800e92e:	46bd      	mov	sp, r7
 800e930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e934:	4770      	bx	lr
 800e936:	bf00      	nop
 800e938:	58024400 	.word	0x58024400
 800e93c:	03d09000 	.word	0x03d09000
 800e940:	46000000 	.word	0x46000000
 800e944:	4c742400 	.word	0x4c742400
 800e948:	4a742400 	.word	0x4a742400
 800e94c:	4af42400 	.word	0x4af42400

0800e950 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800e950:	b480      	push	{r7}
 800e952:	b089      	sub	sp, #36	; 0x24
 800e954:	af00      	add	r7, sp, #0
 800e956:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e958:	4ba0      	ldr	r3, [pc, #640]	; (800ebdc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e95a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e95c:	f003 0303 	and.w	r3, r3, #3
 800e960:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800e962:	4b9e      	ldr	r3, [pc, #632]	; (800ebdc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e966:	091b      	lsrs	r3, r3, #4
 800e968:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e96c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800e96e:	4b9b      	ldr	r3, [pc, #620]	; (800ebdc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e972:	f003 0301 	and.w	r3, r3, #1
 800e976:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800e978:	4b98      	ldr	r3, [pc, #608]	; (800ebdc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e97a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e97c:	08db      	lsrs	r3, r3, #3
 800e97e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e982:	693a      	ldr	r2, [r7, #16]
 800e984:	fb02 f303 	mul.w	r3, r2, r3
 800e988:	ee07 3a90 	vmov	s15, r3
 800e98c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e990:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800e994:	697b      	ldr	r3, [r7, #20]
 800e996:	2b00      	cmp	r3, #0
 800e998:	f000 8111 	beq.w	800ebbe <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800e99c:	69bb      	ldr	r3, [r7, #24]
 800e99e:	2b02      	cmp	r3, #2
 800e9a0:	f000 8083 	beq.w	800eaaa <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800e9a4:	69bb      	ldr	r3, [r7, #24]
 800e9a6:	2b02      	cmp	r3, #2
 800e9a8:	f200 80a1 	bhi.w	800eaee <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800e9ac:	69bb      	ldr	r3, [r7, #24]
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d003      	beq.n	800e9ba <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800e9b2:	69bb      	ldr	r3, [r7, #24]
 800e9b4:	2b01      	cmp	r3, #1
 800e9b6:	d056      	beq.n	800ea66 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800e9b8:	e099      	b.n	800eaee <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e9ba:	4b88      	ldr	r3, [pc, #544]	; (800ebdc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	f003 0320 	and.w	r3, r3, #32
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d02d      	beq.n	800ea22 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e9c6:	4b85      	ldr	r3, [pc, #532]	; (800ebdc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	08db      	lsrs	r3, r3, #3
 800e9cc:	f003 0303 	and.w	r3, r3, #3
 800e9d0:	4a83      	ldr	r2, [pc, #524]	; (800ebe0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800e9d2:	fa22 f303 	lsr.w	r3, r2, r3
 800e9d6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e9d8:	68bb      	ldr	r3, [r7, #8]
 800e9da:	ee07 3a90 	vmov	s15, r3
 800e9de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e9e2:	697b      	ldr	r3, [r7, #20]
 800e9e4:	ee07 3a90 	vmov	s15, r3
 800e9e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e9ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e9f0:	4b7a      	ldr	r3, [pc, #488]	; (800ebdc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e9f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e9f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e9f8:	ee07 3a90 	vmov	s15, r3
 800e9fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ea00:	ed97 6a03 	vldr	s12, [r7, #12]
 800ea04:	eddf 5a77 	vldr	s11, [pc, #476]	; 800ebe4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ea08:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ea0c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ea10:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ea14:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ea18:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ea1c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ea20:	e087      	b.n	800eb32 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ea22:	697b      	ldr	r3, [r7, #20]
 800ea24:	ee07 3a90 	vmov	s15, r3
 800ea28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ea2c:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800ebe8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800ea30:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ea34:	4b69      	ldr	r3, [pc, #420]	; (800ebdc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ea36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea3c:	ee07 3a90 	vmov	s15, r3
 800ea40:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ea44:	ed97 6a03 	vldr	s12, [r7, #12]
 800ea48:	eddf 5a66 	vldr	s11, [pc, #408]	; 800ebe4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ea4c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ea50:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ea54:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ea58:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ea5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ea60:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ea64:	e065      	b.n	800eb32 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ea66:	697b      	ldr	r3, [r7, #20]
 800ea68:	ee07 3a90 	vmov	s15, r3
 800ea6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ea70:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800ebec <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800ea74:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ea78:	4b58      	ldr	r3, [pc, #352]	; (800ebdc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ea7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea80:	ee07 3a90 	vmov	s15, r3
 800ea84:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ea88:	ed97 6a03 	vldr	s12, [r7, #12]
 800ea8c:	eddf 5a55 	vldr	s11, [pc, #340]	; 800ebe4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ea90:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ea94:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ea98:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ea9c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800eaa0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eaa4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800eaa8:	e043      	b.n	800eb32 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800eaaa:	697b      	ldr	r3, [r7, #20]
 800eaac:	ee07 3a90 	vmov	s15, r3
 800eab0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eab4:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800ebf0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800eab8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800eabc:	4b47      	ldr	r3, [pc, #284]	; (800ebdc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800eabe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eac0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eac4:	ee07 3a90 	vmov	s15, r3
 800eac8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800eacc:	ed97 6a03 	vldr	s12, [r7, #12]
 800ead0:	eddf 5a44 	vldr	s11, [pc, #272]	; 800ebe4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ead4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ead8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800eadc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800eae0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800eae4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eae8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800eaec:	e021      	b.n	800eb32 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800eaee:	697b      	ldr	r3, [r7, #20]
 800eaf0:	ee07 3a90 	vmov	s15, r3
 800eaf4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eaf8:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800ebe8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800eafc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800eb00:	4b36      	ldr	r3, [pc, #216]	; (800ebdc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800eb02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eb08:	ee07 3a90 	vmov	s15, r3
 800eb0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800eb10:	ed97 6a03 	vldr	s12, [r7, #12]
 800eb14:	eddf 5a33 	vldr	s11, [pc, #204]	; 800ebe4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800eb18:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800eb1c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800eb20:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800eb24:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800eb28:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eb2c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800eb30:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800eb32:	4b2a      	ldr	r3, [pc, #168]	; (800ebdc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800eb34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb36:	0a5b      	lsrs	r3, r3, #9
 800eb38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eb3c:	ee07 3a90 	vmov	s15, r3
 800eb40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eb44:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800eb48:	ee37 7a87 	vadd.f32	s14, s15, s14
 800eb4c:	edd7 6a07 	vldr	s13, [r7, #28]
 800eb50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eb54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800eb58:	ee17 2a90 	vmov	r2, s15
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800eb60:	4b1e      	ldr	r3, [pc, #120]	; (800ebdc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800eb62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb64:	0c1b      	lsrs	r3, r3, #16
 800eb66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eb6a:	ee07 3a90 	vmov	s15, r3
 800eb6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eb72:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800eb76:	ee37 7a87 	vadd.f32	s14, s15, s14
 800eb7a:	edd7 6a07 	vldr	s13, [r7, #28]
 800eb7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eb82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800eb86:	ee17 2a90 	vmov	r2, s15
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800eb8e:	4b13      	ldr	r3, [pc, #76]	; (800ebdc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800eb90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb92:	0e1b      	lsrs	r3, r3, #24
 800eb94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eb98:	ee07 3a90 	vmov	s15, r3
 800eb9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eba0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800eba4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800eba8:	edd7 6a07 	vldr	s13, [r7, #28]
 800ebac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ebb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ebb4:	ee17 2a90 	vmov	r2, s15
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800ebbc:	e008      	b.n	800ebd0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	2200      	movs	r2, #0
 800ebc2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	2200      	movs	r2, #0
 800ebc8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	2200      	movs	r2, #0
 800ebce:	609a      	str	r2, [r3, #8]
}
 800ebd0:	bf00      	nop
 800ebd2:	3724      	adds	r7, #36	; 0x24
 800ebd4:	46bd      	mov	sp, r7
 800ebd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebda:	4770      	bx	lr
 800ebdc:	58024400 	.word	0x58024400
 800ebe0:	03d09000 	.word	0x03d09000
 800ebe4:	46000000 	.word	0x46000000
 800ebe8:	4c742400 	.word	0x4c742400
 800ebec:	4a742400 	.word	0x4a742400
 800ebf0:	4af42400 	.word	0x4af42400

0800ebf4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800ebf4:	b580      	push	{r7, lr}
 800ebf6:	b084      	sub	sp, #16
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	6078      	str	r0, [r7, #4]
 800ebfc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ebfe:	2300      	movs	r3, #0
 800ec00:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ec02:	4b53      	ldr	r3, [pc, #332]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ec04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec06:	f003 0303 	and.w	r3, r3, #3
 800ec0a:	2b03      	cmp	r3, #3
 800ec0c:	d101      	bne.n	800ec12 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800ec0e:	2301      	movs	r3, #1
 800ec10:	e099      	b.n	800ed46 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800ec12:	4b4f      	ldr	r3, [pc, #316]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	4a4e      	ldr	r2, [pc, #312]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ec18:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800ec1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ec1e:	f7f7 f867 	bl	8005cf0 <HAL_GetTick>
 800ec22:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ec24:	e008      	b.n	800ec38 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ec26:	f7f7 f863 	bl	8005cf0 <HAL_GetTick>
 800ec2a:	4602      	mov	r2, r0
 800ec2c:	68bb      	ldr	r3, [r7, #8]
 800ec2e:	1ad3      	subs	r3, r2, r3
 800ec30:	2b02      	cmp	r3, #2
 800ec32:	d901      	bls.n	800ec38 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ec34:	2303      	movs	r3, #3
 800ec36:	e086      	b.n	800ed46 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ec38:	4b45      	ldr	r3, [pc, #276]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d1f0      	bne.n	800ec26 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800ec44:	4b42      	ldr	r3, [pc, #264]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ec46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec48:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	031b      	lsls	r3, r3, #12
 800ec52:	493f      	ldr	r1, [pc, #252]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ec54:	4313      	orrs	r3, r2
 800ec56:	628b      	str	r3, [r1, #40]	; 0x28
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	685b      	ldr	r3, [r3, #4]
 800ec5c:	3b01      	subs	r3, #1
 800ec5e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	689b      	ldr	r3, [r3, #8]
 800ec66:	3b01      	subs	r3, #1
 800ec68:	025b      	lsls	r3, r3, #9
 800ec6a:	b29b      	uxth	r3, r3
 800ec6c:	431a      	orrs	r2, r3
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	68db      	ldr	r3, [r3, #12]
 800ec72:	3b01      	subs	r3, #1
 800ec74:	041b      	lsls	r3, r3, #16
 800ec76:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800ec7a:	431a      	orrs	r2, r3
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	691b      	ldr	r3, [r3, #16]
 800ec80:	3b01      	subs	r3, #1
 800ec82:	061b      	lsls	r3, r3, #24
 800ec84:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800ec88:	4931      	ldr	r1, [pc, #196]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ec8a:	4313      	orrs	r3, r2
 800ec8c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800ec8e:	4b30      	ldr	r3, [pc, #192]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ec90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec92:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	695b      	ldr	r3, [r3, #20]
 800ec9a:	492d      	ldr	r1, [pc, #180]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ec9c:	4313      	orrs	r3, r2
 800ec9e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800eca0:	4b2b      	ldr	r3, [pc, #172]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800eca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eca4:	f023 0220 	bic.w	r2, r3, #32
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	699b      	ldr	r3, [r3, #24]
 800ecac:	4928      	ldr	r1, [pc, #160]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ecae:	4313      	orrs	r3, r2
 800ecb0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800ecb2:	4b27      	ldr	r3, [pc, #156]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ecb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecb6:	4a26      	ldr	r2, [pc, #152]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ecb8:	f023 0310 	bic.w	r3, r3, #16
 800ecbc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800ecbe:	4b24      	ldr	r3, [pc, #144]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ecc0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ecc2:	4b24      	ldr	r3, [pc, #144]	; (800ed54 <RCCEx_PLL2_Config+0x160>)
 800ecc4:	4013      	ands	r3, r2
 800ecc6:	687a      	ldr	r2, [r7, #4]
 800ecc8:	69d2      	ldr	r2, [r2, #28]
 800ecca:	00d2      	lsls	r2, r2, #3
 800eccc:	4920      	ldr	r1, [pc, #128]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ecce:	4313      	orrs	r3, r2
 800ecd0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800ecd2:	4b1f      	ldr	r3, [pc, #124]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ecd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecd6:	4a1e      	ldr	r2, [pc, #120]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ecd8:	f043 0310 	orr.w	r3, r3, #16
 800ecdc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ecde:	683b      	ldr	r3, [r7, #0]
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d106      	bne.n	800ecf2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800ece4:	4b1a      	ldr	r3, [pc, #104]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ece6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ece8:	4a19      	ldr	r2, [pc, #100]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ecea:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ecee:	62d3      	str	r3, [r2, #44]	; 0x2c
 800ecf0:	e00f      	b.n	800ed12 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ecf2:	683b      	ldr	r3, [r7, #0]
 800ecf4:	2b01      	cmp	r3, #1
 800ecf6:	d106      	bne.n	800ed06 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800ecf8:	4b15      	ldr	r3, [pc, #84]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ecfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecfc:	4a14      	ldr	r2, [pc, #80]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ecfe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ed02:	62d3      	str	r3, [r2, #44]	; 0x2c
 800ed04:	e005      	b.n	800ed12 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800ed06:	4b12      	ldr	r3, [pc, #72]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ed08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed0a:	4a11      	ldr	r2, [pc, #68]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ed0c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ed10:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800ed12:	4b0f      	ldr	r3, [pc, #60]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	4a0e      	ldr	r2, [pc, #56]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ed18:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ed1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ed1e:	f7f6 ffe7 	bl	8005cf0 <HAL_GetTick>
 800ed22:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ed24:	e008      	b.n	800ed38 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ed26:	f7f6 ffe3 	bl	8005cf0 <HAL_GetTick>
 800ed2a:	4602      	mov	r2, r0
 800ed2c:	68bb      	ldr	r3, [r7, #8]
 800ed2e:	1ad3      	subs	r3, r2, r3
 800ed30:	2b02      	cmp	r3, #2
 800ed32:	d901      	bls.n	800ed38 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ed34:	2303      	movs	r3, #3
 800ed36:	e006      	b.n	800ed46 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ed38:	4b05      	ldr	r3, [pc, #20]	; (800ed50 <RCCEx_PLL2_Config+0x15c>)
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d0f0      	beq.n	800ed26 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800ed44:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed46:	4618      	mov	r0, r3
 800ed48:	3710      	adds	r7, #16
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	bd80      	pop	{r7, pc}
 800ed4e:	bf00      	nop
 800ed50:	58024400 	.word	0x58024400
 800ed54:	ffff0007 	.word	0xffff0007

0800ed58 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800ed58:	b580      	push	{r7, lr}
 800ed5a:	b084      	sub	sp, #16
 800ed5c:	af00      	add	r7, sp, #0
 800ed5e:	6078      	str	r0, [r7, #4]
 800ed60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ed62:	2300      	movs	r3, #0
 800ed64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ed66:	4b53      	ldr	r3, [pc, #332]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ed68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed6a:	f003 0303 	and.w	r3, r3, #3
 800ed6e:	2b03      	cmp	r3, #3
 800ed70:	d101      	bne.n	800ed76 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800ed72:	2301      	movs	r3, #1
 800ed74:	e099      	b.n	800eeaa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800ed76:	4b4f      	ldr	r3, [pc, #316]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ed78:	681b      	ldr	r3, [r3, #0]
 800ed7a:	4a4e      	ldr	r2, [pc, #312]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ed7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ed80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ed82:	f7f6 ffb5 	bl	8005cf0 <HAL_GetTick>
 800ed86:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ed88:	e008      	b.n	800ed9c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ed8a:	f7f6 ffb1 	bl	8005cf0 <HAL_GetTick>
 800ed8e:	4602      	mov	r2, r0
 800ed90:	68bb      	ldr	r3, [r7, #8]
 800ed92:	1ad3      	subs	r3, r2, r3
 800ed94:	2b02      	cmp	r3, #2
 800ed96:	d901      	bls.n	800ed9c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ed98:	2303      	movs	r3, #3
 800ed9a:	e086      	b.n	800eeaa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ed9c:	4b45      	ldr	r3, [pc, #276]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ed9e:	681b      	ldr	r3, [r3, #0]
 800eda0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d1f0      	bne.n	800ed8a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800eda8:	4b42      	ldr	r3, [pc, #264]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800edaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800edac:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	051b      	lsls	r3, r3, #20
 800edb6:	493f      	ldr	r1, [pc, #252]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800edb8:	4313      	orrs	r3, r2
 800edba:	628b      	str	r3, [r1, #40]	; 0x28
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	685b      	ldr	r3, [r3, #4]
 800edc0:	3b01      	subs	r3, #1
 800edc2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	689b      	ldr	r3, [r3, #8]
 800edca:	3b01      	subs	r3, #1
 800edcc:	025b      	lsls	r3, r3, #9
 800edce:	b29b      	uxth	r3, r3
 800edd0:	431a      	orrs	r2, r3
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	68db      	ldr	r3, [r3, #12]
 800edd6:	3b01      	subs	r3, #1
 800edd8:	041b      	lsls	r3, r3, #16
 800edda:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800edde:	431a      	orrs	r2, r3
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	691b      	ldr	r3, [r3, #16]
 800ede4:	3b01      	subs	r3, #1
 800ede6:	061b      	lsls	r3, r3, #24
 800ede8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800edec:	4931      	ldr	r1, [pc, #196]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800edee:	4313      	orrs	r3, r2
 800edf0:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800edf2:	4b30      	ldr	r3, [pc, #192]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800edf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800edf6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	695b      	ldr	r3, [r3, #20]
 800edfe:	492d      	ldr	r1, [pc, #180]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ee00:	4313      	orrs	r3, r2
 800ee02:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800ee04:	4b2b      	ldr	r3, [pc, #172]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ee06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee08:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	699b      	ldr	r3, [r3, #24]
 800ee10:	4928      	ldr	r1, [pc, #160]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ee12:	4313      	orrs	r3, r2
 800ee14:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800ee16:	4b27      	ldr	r3, [pc, #156]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ee18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee1a:	4a26      	ldr	r2, [pc, #152]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ee1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ee20:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800ee22:	4b24      	ldr	r3, [pc, #144]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ee24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ee26:	4b24      	ldr	r3, [pc, #144]	; (800eeb8 <RCCEx_PLL3_Config+0x160>)
 800ee28:	4013      	ands	r3, r2
 800ee2a:	687a      	ldr	r2, [r7, #4]
 800ee2c:	69d2      	ldr	r2, [r2, #28]
 800ee2e:	00d2      	lsls	r2, r2, #3
 800ee30:	4920      	ldr	r1, [pc, #128]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ee32:	4313      	orrs	r3, r2
 800ee34:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800ee36:	4b1f      	ldr	r3, [pc, #124]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ee38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee3a:	4a1e      	ldr	r2, [pc, #120]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ee3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ee40:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ee42:	683b      	ldr	r3, [r7, #0]
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d106      	bne.n	800ee56 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800ee48:	4b1a      	ldr	r3, [pc, #104]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ee4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee4c:	4a19      	ldr	r2, [pc, #100]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ee4e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800ee52:	62d3      	str	r3, [r2, #44]	; 0x2c
 800ee54:	e00f      	b.n	800ee76 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ee56:	683b      	ldr	r3, [r7, #0]
 800ee58:	2b01      	cmp	r3, #1
 800ee5a:	d106      	bne.n	800ee6a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800ee5c:	4b15      	ldr	r3, [pc, #84]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ee5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee60:	4a14      	ldr	r2, [pc, #80]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ee62:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800ee66:	62d3      	str	r3, [r2, #44]	; 0x2c
 800ee68:	e005      	b.n	800ee76 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800ee6a:	4b12      	ldr	r3, [pc, #72]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ee6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee6e:	4a11      	ldr	r2, [pc, #68]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ee70:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ee74:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800ee76:	4b0f      	ldr	r3, [pc, #60]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ee78:	681b      	ldr	r3, [r3, #0]
 800ee7a:	4a0e      	ldr	r2, [pc, #56]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ee7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ee80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ee82:	f7f6 ff35 	bl	8005cf0 <HAL_GetTick>
 800ee86:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800ee88:	e008      	b.n	800ee9c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ee8a:	f7f6 ff31 	bl	8005cf0 <HAL_GetTick>
 800ee8e:	4602      	mov	r2, r0
 800ee90:	68bb      	ldr	r3, [r7, #8]
 800ee92:	1ad3      	subs	r3, r2, r3
 800ee94:	2b02      	cmp	r3, #2
 800ee96:	d901      	bls.n	800ee9c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ee98:	2303      	movs	r3, #3
 800ee9a:	e006      	b.n	800eeaa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800ee9c:	4b05      	ldr	r3, [pc, #20]	; (800eeb4 <RCCEx_PLL3_Config+0x15c>)
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d0f0      	beq.n	800ee8a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800eea8:	7bfb      	ldrb	r3, [r7, #15]
}
 800eeaa:	4618      	mov	r0, r3
 800eeac:	3710      	adds	r7, #16
 800eeae:	46bd      	mov	sp, r7
 800eeb0:	bd80      	pop	{r7, pc}
 800eeb2:	bf00      	nop
 800eeb4:	58024400 	.word	0x58024400
 800eeb8:	ffff0007 	.word	0xffff0007

0800eebc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800eebc:	b580      	push	{r7, lr}
 800eebe:	b082      	sub	sp, #8
 800eec0:	af00      	add	r7, sp, #0
 800eec2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d101      	bne.n	800eece <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800eeca:	2301      	movs	r3, #1
 800eecc:	e049      	b.n	800ef62 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800eed4:	b2db      	uxtb	r3, r3
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d106      	bne.n	800eee8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	2200      	movs	r2, #0
 800eede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800eee2:	6878      	ldr	r0, [r7, #4]
 800eee4:	f7f6 fb2a 	bl	800553c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	2202      	movs	r2, #2
 800eeec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	681a      	ldr	r2, [r3, #0]
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	3304      	adds	r3, #4
 800eef8:	4619      	mov	r1, r3
 800eefa:	4610      	mov	r0, r2
 800eefc:	f000 fd44 	bl	800f988 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	2201      	movs	r2, #1
 800ef04:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	2201      	movs	r2, #1
 800ef0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	2201      	movs	r2, #1
 800ef14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	2201      	movs	r2, #1
 800ef1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	2201      	movs	r2, #1
 800ef24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	2201      	movs	r2, #1
 800ef2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	2201      	movs	r2, #1
 800ef34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	2201      	movs	r2, #1
 800ef3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	2201      	movs	r2, #1
 800ef44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	2201      	movs	r2, #1
 800ef4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	2201      	movs	r2, #1
 800ef54:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	2201      	movs	r2, #1
 800ef5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ef60:	2300      	movs	r3, #0
}
 800ef62:	4618      	mov	r0, r3
 800ef64:	3708      	adds	r7, #8
 800ef66:	46bd      	mov	sp, r7
 800ef68:	bd80      	pop	{r7, pc}
	...

0800ef6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ef6c:	b480      	push	{r7}
 800ef6e:	b085      	sub	sp, #20
 800ef70:	af00      	add	r7, sp, #0
 800ef72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ef7a:	b2db      	uxtb	r3, r3
 800ef7c:	2b01      	cmp	r3, #1
 800ef7e:	d001      	beq.n	800ef84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ef80:	2301      	movs	r3, #1
 800ef82:	e05e      	b.n	800f042 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	2202      	movs	r2, #2
 800ef88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	68da      	ldr	r2, [r3, #12]
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	f042 0201 	orr.w	r2, r2, #1
 800ef9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	4a2b      	ldr	r2, [pc, #172]	; (800f050 <HAL_TIM_Base_Start_IT+0xe4>)
 800efa2:	4293      	cmp	r3, r2
 800efa4:	d02c      	beq.n	800f000 <HAL_TIM_Base_Start_IT+0x94>
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800efae:	d027      	beq.n	800f000 <HAL_TIM_Base_Start_IT+0x94>
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	4a27      	ldr	r2, [pc, #156]	; (800f054 <HAL_TIM_Base_Start_IT+0xe8>)
 800efb6:	4293      	cmp	r3, r2
 800efb8:	d022      	beq.n	800f000 <HAL_TIM_Base_Start_IT+0x94>
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	4a26      	ldr	r2, [pc, #152]	; (800f058 <HAL_TIM_Base_Start_IT+0xec>)
 800efc0:	4293      	cmp	r3, r2
 800efc2:	d01d      	beq.n	800f000 <HAL_TIM_Base_Start_IT+0x94>
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	4a24      	ldr	r2, [pc, #144]	; (800f05c <HAL_TIM_Base_Start_IT+0xf0>)
 800efca:	4293      	cmp	r3, r2
 800efcc:	d018      	beq.n	800f000 <HAL_TIM_Base_Start_IT+0x94>
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	4a23      	ldr	r2, [pc, #140]	; (800f060 <HAL_TIM_Base_Start_IT+0xf4>)
 800efd4:	4293      	cmp	r3, r2
 800efd6:	d013      	beq.n	800f000 <HAL_TIM_Base_Start_IT+0x94>
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	4a21      	ldr	r2, [pc, #132]	; (800f064 <HAL_TIM_Base_Start_IT+0xf8>)
 800efde:	4293      	cmp	r3, r2
 800efe0:	d00e      	beq.n	800f000 <HAL_TIM_Base_Start_IT+0x94>
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	4a20      	ldr	r2, [pc, #128]	; (800f068 <HAL_TIM_Base_Start_IT+0xfc>)
 800efe8:	4293      	cmp	r3, r2
 800efea:	d009      	beq.n	800f000 <HAL_TIM_Base_Start_IT+0x94>
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	4a1e      	ldr	r2, [pc, #120]	; (800f06c <HAL_TIM_Base_Start_IT+0x100>)
 800eff2:	4293      	cmp	r3, r2
 800eff4:	d004      	beq.n	800f000 <HAL_TIM_Base_Start_IT+0x94>
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	4a1d      	ldr	r2, [pc, #116]	; (800f070 <HAL_TIM_Base_Start_IT+0x104>)
 800effc:	4293      	cmp	r3, r2
 800effe:	d115      	bne.n	800f02c <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	681b      	ldr	r3, [r3, #0]
 800f004:	689a      	ldr	r2, [r3, #8]
 800f006:	4b1b      	ldr	r3, [pc, #108]	; (800f074 <HAL_TIM_Base_Start_IT+0x108>)
 800f008:	4013      	ands	r3, r2
 800f00a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	2b06      	cmp	r3, #6
 800f010:	d015      	beq.n	800f03e <HAL_TIM_Base_Start_IT+0xd2>
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f018:	d011      	beq.n	800f03e <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	681a      	ldr	r2, [r3, #0]
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	f042 0201 	orr.w	r2, r2, #1
 800f028:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f02a:	e008      	b.n	800f03e <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	681a      	ldr	r2, [r3, #0]
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	f042 0201 	orr.w	r2, r2, #1
 800f03a:	601a      	str	r2, [r3, #0]
 800f03c:	e000      	b.n	800f040 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f03e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f040:	2300      	movs	r3, #0
}
 800f042:	4618      	mov	r0, r3
 800f044:	3714      	adds	r7, #20
 800f046:	46bd      	mov	sp, r7
 800f048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f04c:	4770      	bx	lr
 800f04e:	bf00      	nop
 800f050:	40010000 	.word	0x40010000
 800f054:	40000400 	.word	0x40000400
 800f058:	40000800 	.word	0x40000800
 800f05c:	40000c00 	.word	0x40000c00
 800f060:	40010400 	.word	0x40010400
 800f064:	40001800 	.word	0x40001800
 800f068:	40014000 	.word	0x40014000
 800f06c:	4000e000 	.word	0x4000e000
 800f070:	4000e400 	.word	0x4000e400
 800f074:	00010007 	.word	0x00010007

0800f078 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800f078:	b580      	push	{r7, lr}
 800f07a:	b082      	sub	sp, #8
 800f07c:	af00      	add	r7, sp, #0
 800f07e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	2b00      	cmp	r3, #0
 800f084:	d101      	bne.n	800f08a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800f086:	2301      	movs	r3, #1
 800f088:	e049      	b.n	800f11e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f090:	b2db      	uxtb	r3, r3
 800f092:	2b00      	cmp	r3, #0
 800f094:	d106      	bne.n	800f0a4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	2200      	movs	r2, #0
 800f09a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800f09e:	6878      	ldr	r0, [r7, #4]
 800f0a0:	f7f6 fade 	bl	8005660 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	2202      	movs	r2, #2
 800f0a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	681a      	ldr	r2, [r3, #0]
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	3304      	adds	r3, #4
 800f0b4:	4619      	mov	r1, r3
 800f0b6:	4610      	mov	r0, r2
 800f0b8:	f000 fc66 	bl	800f988 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	2201      	movs	r2, #1
 800f0c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	2201      	movs	r2, #1
 800f0c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	2201      	movs	r2, #1
 800f0d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	2201      	movs	r2, #1
 800f0d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	2201      	movs	r2, #1
 800f0e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	2201      	movs	r2, #1
 800f0e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	2201      	movs	r2, #1
 800f0f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	2201      	movs	r2, #1
 800f0f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	2201      	movs	r2, #1
 800f100:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	2201      	movs	r2, #1
 800f108:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	2201      	movs	r2, #1
 800f110:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	2201      	movs	r2, #1
 800f118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f11c:	2300      	movs	r3, #0
}
 800f11e:	4618      	mov	r0, r3
 800f120:	3708      	adds	r7, #8
 800f122:	46bd      	mov	sp, r7
 800f124:	bd80      	pop	{r7, pc}
	...

0800f128 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f128:	b580      	push	{r7, lr}
 800f12a:	b084      	sub	sp, #16
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	6078      	str	r0, [r7, #4]
 800f130:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f132:	2300      	movs	r3, #0
 800f134:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800f136:	683b      	ldr	r3, [r7, #0]
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d104      	bne.n	800f146 <HAL_TIM_IC_Start_IT+0x1e>
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f142:	b2db      	uxtb	r3, r3
 800f144:	e023      	b.n	800f18e <HAL_TIM_IC_Start_IT+0x66>
 800f146:	683b      	ldr	r3, [r7, #0]
 800f148:	2b04      	cmp	r3, #4
 800f14a:	d104      	bne.n	800f156 <HAL_TIM_IC_Start_IT+0x2e>
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800f152:	b2db      	uxtb	r3, r3
 800f154:	e01b      	b.n	800f18e <HAL_TIM_IC_Start_IT+0x66>
 800f156:	683b      	ldr	r3, [r7, #0]
 800f158:	2b08      	cmp	r3, #8
 800f15a:	d104      	bne.n	800f166 <HAL_TIM_IC_Start_IT+0x3e>
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f162:	b2db      	uxtb	r3, r3
 800f164:	e013      	b.n	800f18e <HAL_TIM_IC_Start_IT+0x66>
 800f166:	683b      	ldr	r3, [r7, #0]
 800f168:	2b0c      	cmp	r3, #12
 800f16a:	d104      	bne.n	800f176 <HAL_TIM_IC_Start_IT+0x4e>
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f172:	b2db      	uxtb	r3, r3
 800f174:	e00b      	b.n	800f18e <HAL_TIM_IC_Start_IT+0x66>
 800f176:	683b      	ldr	r3, [r7, #0]
 800f178:	2b10      	cmp	r3, #16
 800f17a:	d104      	bne.n	800f186 <HAL_TIM_IC_Start_IT+0x5e>
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f182:	b2db      	uxtb	r3, r3
 800f184:	e003      	b.n	800f18e <HAL_TIM_IC_Start_IT+0x66>
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f18c:	b2db      	uxtb	r3, r3
 800f18e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800f190:	683b      	ldr	r3, [r7, #0]
 800f192:	2b00      	cmp	r3, #0
 800f194:	d104      	bne.n	800f1a0 <HAL_TIM_IC_Start_IT+0x78>
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f19c:	b2db      	uxtb	r3, r3
 800f19e:	e013      	b.n	800f1c8 <HAL_TIM_IC_Start_IT+0xa0>
 800f1a0:	683b      	ldr	r3, [r7, #0]
 800f1a2:	2b04      	cmp	r3, #4
 800f1a4:	d104      	bne.n	800f1b0 <HAL_TIM_IC_Start_IT+0x88>
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f1ac:	b2db      	uxtb	r3, r3
 800f1ae:	e00b      	b.n	800f1c8 <HAL_TIM_IC_Start_IT+0xa0>
 800f1b0:	683b      	ldr	r3, [r7, #0]
 800f1b2:	2b08      	cmp	r3, #8
 800f1b4:	d104      	bne.n	800f1c0 <HAL_TIM_IC_Start_IT+0x98>
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800f1bc:	b2db      	uxtb	r3, r3
 800f1be:	e003      	b.n	800f1c8 <HAL_TIM_IC_Start_IT+0xa0>
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800f1c6:	b2db      	uxtb	r3, r3
 800f1c8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800f1ca:	7bbb      	ldrb	r3, [r7, #14]
 800f1cc:	2b01      	cmp	r3, #1
 800f1ce:	d102      	bne.n	800f1d6 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800f1d0:	7b7b      	ldrb	r3, [r7, #13]
 800f1d2:	2b01      	cmp	r3, #1
 800f1d4:	d001      	beq.n	800f1da <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800f1d6:	2301      	movs	r3, #1
 800f1d8:	e0ec      	b.n	800f3b4 <HAL_TIM_IC_Start_IT+0x28c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f1da:	683b      	ldr	r3, [r7, #0]
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d104      	bne.n	800f1ea <HAL_TIM_IC_Start_IT+0xc2>
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	2202      	movs	r2, #2
 800f1e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f1e8:	e023      	b.n	800f232 <HAL_TIM_IC_Start_IT+0x10a>
 800f1ea:	683b      	ldr	r3, [r7, #0]
 800f1ec:	2b04      	cmp	r3, #4
 800f1ee:	d104      	bne.n	800f1fa <HAL_TIM_IC_Start_IT+0xd2>
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	2202      	movs	r2, #2
 800f1f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f1f8:	e01b      	b.n	800f232 <HAL_TIM_IC_Start_IT+0x10a>
 800f1fa:	683b      	ldr	r3, [r7, #0]
 800f1fc:	2b08      	cmp	r3, #8
 800f1fe:	d104      	bne.n	800f20a <HAL_TIM_IC_Start_IT+0xe2>
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	2202      	movs	r2, #2
 800f204:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f208:	e013      	b.n	800f232 <HAL_TIM_IC_Start_IT+0x10a>
 800f20a:	683b      	ldr	r3, [r7, #0]
 800f20c:	2b0c      	cmp	r3, #12
 800f20e:	d104      	bne.n	800f21a <HAL_TIM_IC_Start_IT+0xf2>
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	2202      	movs	r2, #2
 800f214:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f218:	e00b      	b.n	800f232 <HAL_TIM_IC_Start_IT+0x10a>
 800f21a:	683b      	ldr	r3, [r7, #0]
 800f21c:	2b10      	cmp	r3, #16
 800f21e:	d104      	bne.n	800f22a <HAL_TIM_IC_Start_IT+0x102>
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	2202      	movs	r2, #2
 800f224:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f228:	e003      	b.n	800f232 <HAL_TIM_IC_Start_IT+0x10a>
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	2202      	movs	r2, #2
 800f22e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f232:	683b      	ldr	r3, [r7, #0]
 800f234:	2b00      	cmp	r3, #0
 800f236:	d104      	bne.n	800f242 <HAL_TIM_IC_Start_IT+0x11a>
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	2202      	movs	r2, #2
 800f23c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f240:	e013      	b.n	800f26a <HAL_TIM_IC_Start_IT+0x142>
 800f242:	683b      	ldr	r3, [r7, #0]
 800f244:	2b04      	cmp	r3, #4
 800f246:	d104      	bne.n	800f252 <HAL_TIM_IC_Start_IT+0x12a>
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	2202      	movs	r2, #2
 800f24c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f250:	e00b      	b.n	800f26a <HAL_TIM_IC_Start_IT+0x142>
 800f252:	683b      	ldr	r3, [r7, #0]
 800f254:	2b08      	cmp	r3, #8
 800f256:	d104      	bne.n	800f262 <HAL_TIM_IC_Start_IT+0x13a>
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	2202      	movs	r2, #2
 800f25c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f260:	e003      	b.n	800f26a <HAL_TIM_IC_Start_IT+0x142>
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	2202      	movs	r2, #2
 800f266:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 800f26a:	683b      	ldr	r3, [r7, #0]
 800f26c:	2b0c      	cmp	r3, #12
 800f26e:	d841      	bhi.n	800f2f4 <HAL_TIM_IC_Start_IT+0x1cc>
 800f270:	a201      	add	r2, pc, #4	; (adr r2, 800f278 <HAL_TIM_IC_Start_IT+0x150>)
 800f272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f276:	bf00      	nop
 800f278:	0800f2ad 	.word	0x0800f2ad
 800f27c:	0800f2f5 	.word	0x0800f2f5
 800f280:	0800f2f5 	.word	0x0800f2f5
 800f284:	0800f2f5 	.word	0x0800f2f5
 800f288:	0800f2bf 	.word	0x0800f2bf
 800f28c:	0800f2f5 	.word	0x0800f2f5
 800f290:	0800f2f5 	.word	0x0800f2f5
 800f294:	0800f2f5 	.word	0x0800f2f5
 800f298:	0800f2d1 	.word	0x0800f2d1
 800f29c:	0800f2f5 	.word	0x0800f2f5
 800f2a0:	0800f2f5 	.word	0x0800f2f5
 800f2a4:	0800f2f5 	.word	0x0800f2f5
 800f2a8:	0800f2e3 	.word	0x0800f2e3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	68da      	ldr	r2, [r3, #12]
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	f042 0202 	orr.w	r2, r2, #2
 800f2ba:	60da      	str	r2, [r3, #12]
      break;
 800f2bc:	e01d      	b.n	800f2fa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	68da      	ldr	r2, [r3, #12]
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	681b      	ldr	r3, [r3, #0]
 800f2c8:	f042 0204 	orr.w	r2, r2, #4
 800f2cc:	60da      	str	r2, [r3, #12]
      break;
 800f2ce:	e014      	b.n	800f2fa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	68da      	ldr	r2, [r3, #12]
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	f042 0208 	orr.w	r2, r2, #8
 800f2de:	60da      	str	r2, [r3, #12]
      break;
 800f2e0:	e00b      	b.n	800f2fa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	681b      	ldr	r3, [r3, #0]
 800f2e6:	68da      	ldr	r2, [r3, #12]
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	f042 0210 	orr.w	r2, r2, #16
 800f2f0:	60da      	str	r2, [r3, #12]
      break;
 800f2f2:	e002      	b.n	800f2fa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800f2f4:	2301      	movs	r3, #1
 800f2f6:	73fb      	strb	r3, [r7, #15]
      break;
 800f2f8:	bf00      	nop
  }

  if (status == HAL_OK)
 800f2fa:	7bfb      	ldrb	r3, [r7, #15]
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d158      	bne.n	800f3b2 <HAL_TIM_IC_Start_IT+0x28a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	681b      	ldr	r3, [r3, #0]
 800f304:	2201      	movs	r2, #1
 800f306:	6839      	ldr	r1, [r7, #0]
 800f308:	4618      	mov	r0, r3
 800f30a:	f000 fdb7 	bl	800fe7c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	681b      	ldr	r3, [r3, #0]
 800f312:	4a2a      	ldr	r2, [pc, #168]	; (800f3bc <HAL_TIM_IC_Start_IT+0x294>)
 800f314:	4293      	cmp	r3, r2
 800f316:	d02c      	beq.n	800f372 <HAL_TIM_IC_Start_IT+0x24a>
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f320:	d027      	beq.n	800f372 <HAL_TIM_IC_Start_IT+0x24a>
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	4a26      	ldr	r2, [pc, #152]	; (800f3c0 <HAL_TIM_IC_Start_IT+0x298>)
 800f328:	4293      	cmp	r3, r2
 800f32a:	d022      	beq.n	800f372 <HAL_TIM_IC_Start_IT+0x24a>
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	4a24      	ldr	r2, [pc, #144]	; (800f3c4 <HAL_TIM_IC_Start_IT+0x29c>)
 800f332:	4293      	cmp	r3, r2
 800f334:	d01d      	beq.n	800f372 <HAL_TIM_IC_Start_IT+0x24a>
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	4a23      	ldr	r2, [pc, #140]	; (800f3c8 <HAL_TIM_IC_Start_IT+0x2a0>)
 800f33c:	4293      	cmp	r3, r2
 800f33e:	d018      	beq.n	800f372 <HAL_TIM_IC_Start_IT+0x24a>
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	4a21      	ldr	r2, [pc, #132]	; (800f3cc <HAL_TIM_IC_Start_IT+0x2a4>)
 800f346:	4293      	cmp	r3, r2
 800f348:	d013      	beq.n	800f372 <HAL_TIM_IC_Start_IT+0x24a>
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	681b      	ldr	r3, [r3, #0]
 800f34e:	4a20      	ldr	r2, [pc, #128]	; (800f3d0 <HAL_TIM_IC_Start_IT+0x2a8>)
 800f350:	4293      	cmp	r3, r2
 800f352:	d00e      	beq.n	800f372 <HAL_TIM_IC_Start_IT+0x24a>
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	4a1e      	ldr	r2, [pc, #120]	; (800f3d4 <HAL_TIM_IC_Start_IT+0x2ac>)
 800f35a:	4293      	cmp	r3, r2
 800f35c:	d009      	beq.n	800f372 <HAL_TIM_IC_Start_IT+0x24a>
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	4a1d      	ldr	r2, [pc, #116]	; (800f3d8 <HAL_TIM_IC_Start_IT+0x2b0>)
 800f364:	4293      	cmp	r3, r2
 800f366:	d004      	beq.n	800f372 <HAL_TIM_IC_Start_IT+0x24a>
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	4a1b      	ldr	r2, [pc, #108]	; (800f3dc <HAL_TIM_IC_Start_IT+0x2b4>)
 800f36e:	4293      	cmp	r3, r2
 800f370:	d115      	bne.n	800f39e <HAL_TIM_IC_Start_IT+0x276>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	689a      	ldr	r2, [r3, #8]
 800f378:	4b19      	ldr	r3, [pc, #100]	; (800f3e0 <HAL_TIM_IC_Start_IT+0x2b8>)
 800f37a:	4013      	ands	r3, r2
 800f37c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f37e:	68bb      	ldr	r3, [r7, #8]
 800f380:	2b06      	cmp	r3, #6
 800f382:	d015      	beq.n	800f3b0 <HAL_TIM_IC_Start_IT+0x288>
 800f384:	68bb      	ldr	r3, [r7, #8]
 800f386:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f38a:	d011      	beq.n	800f3b0 <HAL_TIM_IC_Start_IT+0x288>
      {
        __HAL_TIM_ENABLE(htim);
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	681a      	ldr	r2, [r3, #0]
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	f042 0201 	orr.w	r2, r2, #1
 800f39a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f39c:	e008      	b.n	800f3b0 <HAL_TIM_IC_Start_IT+0x288>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	681a      	ldr	r2, [r3, #0]
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	f042 0201 	orr.w	r2, r2, #1
 800f3ac:	601a      	str	r2, [r3, #0]
 800f3ae:	e000      	b.n	800f3b2 <HAL_TIM_IC_Start_IT+0x28a>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f3b0:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800f3b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3b4:	4618      	mov	r0, r3
 800f3b6:	3710      	adds	r7, #16
 800f3b8:	46bd      	mov	sp, r7
 800f3ba:	bd80      	pop	{r7, pc}
 800f3bc:	40010000 	.word	0x40010000
 800f3c0:	40000400 	.word	0x40000400
 800f3c4:	40000800 	.word	0x40000800
 800f3c8:	40000c00 	.word	0x40000c00
 800f3cc:	40010400 	.word	0x40010400
 800f3d0:	40001800 	.word	0x40001800
 800f3d4:	40014000 	.word	0x40014000
 800f3d8:	4000e000 	.word	0x4000e000
 800f3dc:	4000e400 	.word	0x4000e400
 800f3e0:	00010007 	.word	0x00010007

0800f3e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f3e4:	b580      	push	{r7, lr}
 800f3e6:	b082      	sub	sp, #8
 800f3e8:	af00      	add	r7, sp, #0
 800f3ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	691b      	ldr	r3, [r3, #16]
 800f3f2:	f003 0302 	and.w	r3, r3, #2
 800f3f6:	2b02      	cmp	r3, #2
 800f3f8:	d122      	bne.n	800f440 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	681b      	ldr	r3, [r3, #0]
 800f3fe:	68db      	ldr	r3, [r3, #12]
 800f400:	f003 0302 	and.w	r3, r3, #2
 800f404:	2b02      	cmp	r3, #2
 800f406:	d11b      	bne.n	800f440 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	f06f 0202 	mvn.w	r2, #2
 800f410:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	2201      	movs	r2, #1
 800f416:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	699b      	ldr	r3, [r3, #24]
 800f41e:	f003 0303 	and.w	r3, r3, #3
 800f422:	2b00      	cmp	r3, #0
 800f424:	d003      	beq.n	800f42e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f426:	6878      	ldr	r0, [r7, #4]
 800f428:	f7f6 f96e 	bl	8005708 <HAL_TIM_IC_CaptureCallback>
 800f42c:	e005      	b.n	800f43a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f42e:	6878      	ldr	r0, [r7, #4]
 800f430:	f000 fa8c 	bl	800f94c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f434:	6878      	ldr	r0, [r7, #4]
 800f436:	f000 fa93 	bl	800f960 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	2200      	movs	r2, #0
 800f43e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	691b      	ldr	r3, [r3, #16]
 800f446:	f003 0304 	and.w	r3, r3, #4
 800f44a:	2b04      	cmp	r3, #4
 800f44c:	d122      	bne.n	800f494 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	68db      	ldr	r3, [r3, #12]
 800f454:	f003 0304 	and.w	r3, r3, #4
 800f458:	2b04      	cmp	r3, #4
 800f45a:	d11b      	bne.n	800f494 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	f06f 0204 	mvn.w	r2, #4
 800f464:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	2202      	movs	r2, #2
 800f46a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	699b      	ldr	r3, [r3, #24]
 800f472:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f476:	2b00      	cmp	r3, #0
 800f478:	d003      	beq.n	800f482 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f47a:	6878      	ldr	r0, [r7, #4]
 800f47c:	f7f6 f944 	bl	8005708 <HAL_TIM_IC_CaptureCallback>
 800f480:	e005      	b.n	800f48e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f482:	6878      	ldr	r0, [r7, #4]
 800f484:	f000 fa62 	bl	800f94c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f488:	6878      	ldr	r0, [r7, #4]
 800f48a:	f000 fa69 	bl	800f960 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	2200      	movs	r2, #0
 800f492:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	691b      	ldr	r3, [r3, #16]
 800f49a:	f003 0308 	and.w	r3, r3, #8
 800f49e:	2b08      	cmp	r3, #8
 800f4a0:	d122      	bne.n	800f4e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	68db      	ldr	r3, [r3, #12]
 800f4a8:	f003 0308 	and.w	r3, r3, #8
 800f4ac:	2b08      	cmp	r3, #8
 800f4ae:	d11b      	bne.n	800f4e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	681b      	ldr	r3, [r3, #0]
 800f4b4:	f06f 0208 	mvn.w	r2, #8
 800f4b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	2204      	movs	r2, #4
 800f4be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	69db      	ldr	r3, [r3, #28]
 800f4c6:	f003 0303 	and.w	r3, r3, #3
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d003      	beq.n	800f4d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f4ce:	6878      	ldr	r0, [r7, #4]
 800f4d0:	f7f6 f91a 	bl	8005708 <HAL_TIM_IC_CaptureCallback>
 800f4d4:	e005      	b.n	800f4e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f4d6:	6878      	ldr	r0, [r7, #4]
 800f4d8:	f000 fa38 	bl	800f94c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f4dc:	6878      	ldr	r0, [r7, #4]
 800f4de:	f000 fa3f 	bl	800f960 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	2200      	movs	r2, #0
 800f4e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	691b      	ldr	r3, [r3, #16]
 800f4ee:	f003 0310 	and.w	r3, r3, #16
 800f4f2:	2b10      	cmp	r3, #16
 800f4f4:	d122      	bne.n	800f53c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	68db      	ldr	r3, [r3, #12]
 800f4fc:	f003 0310 	and.w	r3, r3, #16
 800f500:	2b10      	cmp	r3, #16
 800f502:	d11b      	bne.n	800f53c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	f06f 0210 	mvn.w	r2, #16
 800f50c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	2208      	movs	r2, #8
 800f512:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	681b      	ldr	r3, [r3, #0]
 800f518:	69db      	ldr	r3, [r3, #28]
 800f51a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d003      	beq.n	800f52a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f522:	6878      	ldr	r0, [r7, #4]
 800f524:	f7f6 f8f0 	bl	8005708 <HAL_TIM_IC_CaptureCallback>
 800f528:	e005      	b.n	800f536 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f52a:	6878      	ldr	r0, [r7, #4]
 800f52c:	f000 fa0e 	bl	800f94c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f530:	6878      	ldr	r0, [r7, #4]
 800f532:	f000 fa15 	bl	800f960 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	2200      	movs	r2, #0
 800f53a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	691b      	ldr	r3, [r3, #16]
 800f542:	f003 0301 	and.w	r3, r3, #1
 800f546:	2b01      	cmp	r3, #1
 800f548:	d10e      	bne.n	800f568 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	68db      	ldr	r3, [r3, #12]
 800f550:	f003 0301 	and.w	r3, r3, #1
 800f554:	2b01      	cmp	r3, #1
 800f556:	d107      	bne.n	800f568 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	f06f 0201 	mvn.w	r2, #1
 800f560:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f562:	6878      	ldr	r0, [r7, #4]
 800f564:	f7f5 fcce 	bl	8004f04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	691b      	ldr	r3, [r3, #16]
 800f56e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f572:	2b80      	cmp	r3, #128	; 0x80
 800f574:	d10e      	bne.n	800f594 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	68db      	ldr	r3, [r3, #12]
 800f57c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f580:	2b80      	cmp	r3, #128	; 0x80
 800f582:	d107      	bne.n	800f594 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f58c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f58e:	6878      	ldr	r0, [r7, #4]
 800f590:	f000 fd40 	bl	8010014 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	681b      	ldr	r3, [r3, #0]
 800f598:	691b      	ldr	r3, [r3, #16]
 800f59a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f59e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f5a2:	d10e      	bne.n	800f5c2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	68db      	ldr	r3, [r3, #12]
 800f5aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f5ae:	2b80      	cmp	r3, #128	; 0x80
 800f5b0:	d107      	bne.n	800f5c2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800f5ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f5bc:	6878      	ldr	r0, [r7, #4]
 800f5be:	f000 fd33 	bl	8010028 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	681b      	ldr	r3, [r3, #0]
 800f5c6:	691b      	ldr	r3, [r3, #16]
 800f5c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f5cc:	2b40      	cmp	r3, #64	; 0x40
 800f5ce:	d10e      	bne.n	800f5ee <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	68db      	ldr	r3, [r3, #12]
 800f5d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f5da:	2b40      	cmp	r3, #64	; 0x40
 800f5dc:	d107      	bne.n	800f5ee <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	681b      	ldr	r3, [r3, #0]
 800f5e2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f5e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f5e8:	6878      	ldr	r0, [r7, #4]
 800f5ea:	f000 f9c3 	bl	800f974 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	691b      	ldr	r3, [r3, #16]
 800f5f4:	f003 0320 	and.w	r3, r3, #32
 800f5f8:	2b20      	cmp	r3, #32
 800f5fa:	d10e      	bne.n	800f61a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	68db      	ldr	r3, [r3, #12]
 800f602:	f003 0320 	and.w	r3, r3, #32
 800f606:	2b20      	cmp	r3, #32
 800f608:	d107      	bne.n	800f61a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	f06f 0220 	mvn.w	r2, #32
 800f612:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f614:	6878      	ldr	r0, [r7, #4]
 800f616:	f000 fcf3 	bl	8010000 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f61a:	bf00      	nop
 800f61c:	3708      	adds	r7, #8
 800f61e:	46bd      	mov	sp, r7
 800f620:	bd80      	pop	{r7, pc}

0800f622 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800f622:	b580      	push	{r7, lr}
 800f624:	b086      	sub	sp, #24
 800f626:	af00      	add	r7, sp, #0
 800f628:	60f8      	str	r0, [r7, #12]
 800f62a:	60b9      	str	r1, [r7, #8]
 800f62c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f62e:	2300      	movs	r3, #0
 800f630:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f632:	68fb      	ldr	r3, [r7, #12]
 800f634:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f638:	2b01      	cmp	r3, #1
 800f63a:	d101      	bne.n	800f640 <HAL_TIM_IC_ConfigChannel+0x1e>
 800f63c:	2302      	movs	r3, #2
 800f63e:	e088      	b.n	800f752 <HAL_TIM_IC_ConfigChannel+0x130>
 800f640:	68fb      	ldr	r3, [r7, #12]
 800f642:	2201      	movs	r2, #1
 800f644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d11b      	bne.n	800f686 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800f652:	68bb      	ldr	r3, [r7, #8]
 800f654:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800f656:	68bb      	ldr	r3, [r7, #8]
 800f658:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800f65a:	68bb      	ldr	r3, [r7, #8]
 800f65c:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800f65e:	f000 fa39 	bl	800fad4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	681b      	ldr	r3, [r3, #0]
 800f666:	699a      	ldr	r2, [r3, #24]
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	f022 020c 	bic.w	r2, r2, #12
 800f670:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800f672:	68fb      	ldr	r3, [r7, #12]
 800f674:	681b      	ldr	r3, [r3, #0]
 800f676:	6999      	ldr	r1, [r3, #24]
 800f678:	68bb      	ldr	r3, [r7, #8]
 800f67a:	689a      	ldr	r2, [r3, #8]
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	430a      	orrs	r2, r1
 800f682:	619a      	str	r2, [r3, #24]
 800f684:	e060      	b.n	800f748 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	2b04      	cmp	r3, #4
 800f68a:	d11c      	bne.n	800f6c6 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800f690:	68bb      	ldr	r3, [r7, #8]
 800f692:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800f694:	68bb      	ldr	r3, [r7, #8]
 800f696:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800f698:	68bb      	ldr	r3, [r7, #8]
 800f69a:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800f69c:	f000 fac9 	bl	800fc32 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	699a      	ldr	r2, [r3, #24]
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	681b      	ldr	r3, [r3, #0]
 800f6aa:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800f6ae:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	681b      	ldr	r3, [r3, #0]
 800f6b4:	6999      	ldr	r1, [r3, #24]
 800f6b6:	68bb      	ldr	r3, [r7, #8]
 800f6b8:	689b      	ldr	r3, [r3, #8]
 800f6ba:	021a      	lsls	r2, r3, #8
 800f6bc:	68fb      	ldr	r3, [r7, #12]
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	430a      	orrs	r2, r1
 800f6c2:	619a      	str	r2, [r3, #24]
 800f6c4:	e040      	b.n	800f748 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	2b08      	cmp	r3, #8
 800f6ca:	d11b      	bne.n	800f704 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800f6cc:	68fb      	ldr	r3, [r7, #12]
 800f6ce:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800f6d0:	68bb      	ldr	r3, [r7, #8]
 800f6d2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800f6d4:	68bb      	ldr	r3, [r7, #8]
 800f6d6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800f6d8:	68bb      	ldr	r3, [r7, #8]
 800f6da:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800f6dc:	f000 fb16 	bl	800fd0c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800f6e0:	68fb      	ldr	r3, [r7, #12]
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	69da      	ldr	r2, [r3, #28]
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	f022 020c 	bic.w	r2, r2, #12
 800f6ee:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800f6f0:	68fb      	ldr	r3, [r7, #12]
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	69d9      	ldr	r1, [r3, #28]
 800f6f6:	68bb      	ldr	r3, [r7, #8]
 800f6f8:	689a      	ldr	r2, [r3, #8]
 800f6fa:	68fb      	ldr	r3, [r7, #12]
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	430a      	orrs	r2, r1
 800f700:	61da      	str	r2, [r3, #28]
 800f702:	e021      	b.n	800f748 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	2b0c      	cmp	r3, #12
 800f708:	d11c      	bne.n	800f744 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800f70a:	68fb      	ldr	r3, [r7, #12]
 800f70c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800f70e:	68bb      	ldr	r3, [r7, #8]
 800f710:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800f712:	68bb      	ldr	r3, [r7, #8]
 800f714:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800f716:	68bb      	ldr	r3, [r7, #8]
 800f718:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800f71a:	f000 fb33 	bl	800fd84 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	681b      	ldr	r3, [r3, #0]
 800f722:	69da      	ldr	r2, [r3, #28]
 800f724:	68fb      	ldr	r3, [r7, #12]
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800f72c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	69d9      	ldr	r1, [r3, #28]
 800f734:	68bb      	ldr	r3, [r7, #8]
 800f736:	689b      	ldr	r3, [r3, #8]
 800f738:	021a      	lsls	r2, r3, #8
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	430a      	orrs	r2, r1
 800f740:	61da      	str	r2, [r3, #28]
 800f742:	e001      	b.n	800f748 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800f744:	2301      	movs	r3, #1
 800f746:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800f748:	68fb      	ldr	r3, [r7, #12]
 800f74a:	2200      	movs	r2, #0
 800f74c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800f750:	7dfb      	ldrb	r3, [r7, #23]
}
 800f752:	4618      	mov	r0, r3
 800f754:	3718      	adds	r7, #24
 800f756:	46bd      	mov	sp, r7
 800f758:	bd80      	pop	{r7, pc}
	...

0800f75c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f75c:	b580      	push	{r7, lr}
 800f75e:	b084      	sub	sp, #16
 800f760:	af00      	add	r7, sp, #0
 800f762:	6078      	str	r0, [r7, #4]
 800f764:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f766:	2300      	movs	r3, #0
 800f768:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f770:	2b01      	cmp	r3, #1
 800f772:	d101      	bne.n	800f778 <HAL_TIM_ConfigClockSource+0x1c>
 800f774:	2302      	movs	r3, #2
 800f776:	e0dc      	b.n	800f932 <HAL_TIM_ConfigClockSource+0x1d6>
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	2201      	movs	r2, #1
 800f77c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	2202      	movs	r2, #2
 800f784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	689b      	ldr	r3, [r3, #8]
 800f78e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f790:	68ba      	ldr	r2, [r7, #8]
 800f792:	4b6a      	ldr	r3, [pc, #424]	; (800f93c <HAL_TIM_ConfigClockSource+0x1e0>)
 800f794:	4013      	ands	r3, r2
 800f796:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f798:	68bb      	ldr	r3, [r7, #8]
 800f79a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f79e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	681b      	ldr	r3, [r3, #0]
 800f7a4:	68ba      	ldr	r2, [r7, #8]
 800f7a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f7a8:	683b      	ldr	r3, [r7, #0]
 800f7aa:	681b      	ldr	r3, [r3, #0]
 800f7ac:	4a64      	ldr	r2, [pc, #400]	; (800f940 <HAL_TIM_ConfigClockSource+0x1e4>)
 800f7ae:	4293      	cmp	r3, r2
 800f7b0:	f000 80a9 	beq.w	800f906 <HAL_TIM_ConfigClockSource+0x1aa>
 800f7b4:	4a62      	ldr	r2, [pc, #392]	; (800f940 <HAL_TIM_ConfigClockSource+0x1e4>)
 800f7b6:	4293      	cmp	r3, r2
 800f7b8:	f200 80ae 	bhi.w	800f918 <HAL_TIM_ConfigClockSource+0x1bc>
 800f7bc:	4a61      	ldr	r2, [pc, #388]	; (800f944 <HAL_TIM_ConfigClockSource+0x1e8>)
 800f7be:	4293      	cmp	r3, r2
 800f7c0:	f000 80a1 	beq.w	800f906 <HAL_TIM_ConfigClockSource+0x1aa>
 800f7c4:	4a5f      	ldr	r2, [pc, #380]	; (800f944 <HAL_TIM_ConfigClockSource+0x1e8>)
 800f7c6:	4293      	cmp	r3, r2
 800f7c8:	f200 80a6 	bhi.w	800f918 <HAL_TIM_ConfigClockSource+0x1bc>
 800f7cc:	4a5e      	ldr	r2, [pc, #376]	; (800f948 <HAL_TIM_ConfigClockSource+0x1ec>)
 800f7ce:	4293      	cmp	r3, r2
 800f7d0:	f000 8099 	beq.w	800f906 <HAL_TIM_ConfigClockSource+0x1aa>
 800f7d4:	4a5c      	ldr	r2, [pc, #368]	; (800f948 <HAL_TIM_ConfigClockSource+0x1ec>)
 800f7d6:	4293      	cmp	r3, r2
 800f7d8:	f200 809e 	bhi.w	800f918 <HAL_TIM_ConfigClockSource+0x1bc>
 800f7dc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800f7e0:	f000 8091 	beq.w	800f906 <HAL_TIM_ConfigClockSource+0x1aa>
 800f7e4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800f7e8:	f200 8096 	bhi.w	800f918 <HAL_TIM_ConfigClockSource+0x1bc>
 800f7ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f7f0:	f000 8089 	beq.w	800f906 <HAL_TIM_ConfigClockSource+0x1aa>
 800f7f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f7f8:	f200 808e 	bhi.w	800f918 <HAL_TIM_ConfigClockSource+0x1bc>
 800f7fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f800:	d03e      	beq.n	800f880 <HAL_TIM_ConfigClockSource+0x124>
 800f802:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f806:	f200 8087 	bhi.w	800f918 <HAL_TIM_ConfigClockSource+0x1bc>
 800f80a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f80e:	f000 8086 	beq.w	800f91e <HAL_TIM_ConfigClockSource+0x1c2>
 800f812:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f816:	d87f      	bhi.n	800f918 <HAL_TIM_ConfigClockSource+0x1bc>
 800f818:	2b70      	cmp	r3, #112	; 0x70
 800f81a:	d01a      	beq.n	800f852 <HAL_TIM_ConfigClockSource+0xf6>
 800f81c:	2b70      	cmp	r3, #112	; 0x70
 800f81e:	d87b      	bhi.n	800f918 <HAL_TIM_ConfigClockSource+0x1bc>
 800f820:	2b60      	cmp	r3, #96	; 0x60
 800f822:	d050      	beq.n	800f8c6 <HAL_TIM_ConfigClockSource+0x16a>
 800f824:	2b60      	cmp	r3, #96	; 0x60
 800f826:	d877      	bhi.n	800f918 <HAL_TIM_ConfigClockSource+0x1bc>
 800f828:	2b50      	cmp	r3, #80	; 0x50
 800f82a:	d03c      	beq.n	800f8a6 <HAL_TIM_ConfigClockSource+0x14a>
 800f82c:	2b50      	cmp	r3, #80	; 0x50
 800f82e:	d873      	bhi.n	800f918 <HAL_TIM_ConfigClockSource+0x1bc>
 800f830:	2b40      	cmp	r3, #64	; 0x40
 800f832:	d058      	beq.n	800f8e6 <HAL_TIM_ConfigClockSource+0x18a>
 800f834:	2b40      	cmp	r3, #64	; 0x40
 800f836:	d86f      	bhi.n	800f918 <HAL_TIM_ConfigClockSource+0x1bc>
 800f838:	2b30      	cmp	r3, #48	; 0x30
 800f83a:	d064      	beq.n	800f906 <HAL_TIM_ConfigClockSource+0x1aa>
 800f83c:	2b30      	cmp	r3, #48	; 0x30
 800f83e:	d86b      	bhi.n	800f918 <HAL_TIM_ConfigClockSource+0x1bc>
 800f840:	2b20      	cmp	r3, #32
 800f842:	d060      	beq.n	800f906 <HAL_TIM_ConfigClockSource+0x1aa>
 800f844:	2b20      	cmp	r3, #32
 800f846:	d867      	bhi.n	800f918 <HAL_TIM_ConfigClockSource+0x1bc>
 800f848:	2b00      	cmp	r3, #0
 800f84a:	d05c      	beq.n	800f906 <HAL_TIM_ConfigClockSource+0x1aa>
 800f84c:	2b10      	cmp	r3, #16
 800f84e:	d05a      	beq.n	800f906 <HAL_TIM_ConfigClockSource+0x1aa>
 800f850:	e062      	b.n	800f918 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f856:	683b      	ldr	r3, [r7, #0]
 800f858:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f85a:	683b      	ldr	r3, [r7, #0]
 800f85c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f85e:	683b      	ldr	r3, [r7, #0]
 800f860:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f862:	f000 faeb 	bl	800fe3c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	689b      	ldr	r3, [r3, #8]
 800f86c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f86e:	68bb      	ldr	r3, [r7, #8]
 800f870:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800f874:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	681b      	ldr	r3, [r3, #0]
 800f87a:	68ba      	ldr	r2, [r7, #8]
 800f87c:	609a      	str	r2, [r3, #8]
      break;
 800f87e:	e04f      	b.n	800f920 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f884:	683b      	ldr	r3, [r7, #0]
 800f886:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f888:	683b      	ldr	r3, [r7, #0]
 800f88a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f88c:	683b      	ldr	r3, [r7, #0]
 800f88e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f890:	f000 fad4 	bl	800fe3c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	689a      	ldr	r2, [r3, #8]
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f8a2:	609a      	str	r2, [r3, #8]
      break;
 800f8a4:	e03c      	b.n	800f920 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f8aa:	683b      	ldr	r3, [r7, #0]
 800f8ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f8ae:	683b      	ldr	r3, [r7, #0]
 800f8b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f8b2:	461a      	mov	r2, r3
 800f8b4:	f000 f98e 	bl	800fbd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	681b      	ldr	r3, [r3, #0]
 800f8bc:	2150      	movs	r1, #80	; 0x50
 800f8be:	4618      	mov	r0, r3
 800f8c0:	f000 fa9e 	bl	800fe00 <TIM_ITRx_SetConfig>
      break;
 800f8c4:	e02c      	b.n	800f920 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f8ca:	683b      	ldr	r3, [r7, #0]
 800f8cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f8ce:	683b      	ldr	r3, [r7, #0]
 800f8d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f8d2:	461a      	mov	r2, r3
 800f8d4:	f000 f9ea 	bl	800fcac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	681b      	ldr	r3, [r3, #0]
 800f8dc:	2160      	movs	r1, #96	; 0x60
 800f8de:	4618      	mov	r0, r3
 800f8e0:	f000 fa8e 	bl	800fe00 <TIM_ITRx_SetConfig>
      break;
 800f8e4:	e01c      	b.n	800f920 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f8ea:	683b      	ldr	r3, [r7, #0]
 800f8ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f8ee:	683b      	ldr	r3, [r7, #0]
 800f8f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f8f2:	461a      	mov	r2, r3
 800f8f4:	f000 f96e 	bl	800fbd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	2140      	movs	r1, #64	; 0x40
 800f8fe:	4618      	mov	r0, r3
 800f900:	f000 fa7e 	bl	800fe00 <TIM_ITRx_SetConfig>
      break;
 800f904:	e00c      	b.n	800f920 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	681a      	ldr	r2, [r3, #0]
 800f90a:	683b      	ldr	r3, [r7, #0]
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	4619      	mov	r1, r3
 800f910:	4610      	mov	r0, r2
 800f912:	f000 fa75 	bl	800fe00 <TIM_ITRx_SetConfig>
      break;
 800f916:	e003      	b.n	800f920 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800f918:	2301      	movs	r3, #1
 800f91a:	73fb      	strb	r3, [r7, #15]
      break;
 800f91c:	e000      	b.n	800f920 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800f91e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	2201      	movs	r2, #1
 800f924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	2200      	movs	r2, #0
 800f92c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800f930:	7bfb      	ldrb	r3, [r7, #15]
}
 800f932:	4618      	mov	r0, r3
 800f934:	3710      	adds	r7, #16
 800f936:	46bd      	mov	sp, r7
 800f938:	bd80      	pop	{r7, pc}
 800f93a:	bf00      	nop
 800f93c:	ffceff88 	.word	0xffceff88
 800f940:	00100040 	.word	0x00100040
 800f944:	00100030 	.word	0x00100030
 800f948:	00100020 	.word	0x00100020

0800f94c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f94c:	b480      	push	{r7}
 800f94e:	b083      	sub	sp, #12
 800f950:	af00      	add	r7, sp, #0
 800f952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f954:	bf00      	nop
 800f956:	370c      	adds	r7, #12
 800f958:	46bd      	mov	sp, r7
 800f95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f95e:	4770      	bx	lr

0800f960 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f960:	b480      	push	{r7}
 800f962:	b083      	sub	sp, #12
 800f964:	af00      	add	r7, sp, #0
 800f966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f968:	bf00      	nop
 800f96a:	370c      	adds	r7, #12
 800f96c:	46bd      	mov	sp, r7
 800f96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f972:	4770      	bx	lr

0800f974 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f974:	b480      	push	{r7}
 800f976:	b083      	sub	sp, #12
 800f978:	af00      	add	r7, sp, #0
 800f97a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f97c:	bf00      	nop
 800f97e:	370c      	adds	r7, #12
 800f980:	46bd      	mov	sp, r7
 800f982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f986:	4770      	bx	lr

0800f988 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f988:	b480      	push	{r7}
 800f98a:	b085      	sub	sp, #20
 800f98c:	af00      	add	r7, sp, #0
 800f98e:	6078      	str	r0, [r7, #4]
 800f990:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	4a44      	ldr	r2, [pc, #272]	; (800faac <TIM_Base_SetConfig+0x124>)
 800f99c:	4293      	cmp	r3, r2
 800f99e:	d013      	beq.n	800f9c8 <TIM_Base_SetConfig+0x40>
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f9a6:	d00f      	beq.n	800f9c8 <TIM_Base_SetConfig+0x40>
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	4a41      	ldr	r2, [pc, #260]	; (800fab0 <TIM_Base_SetConfig+0x128>)
 800f9ac:	4293      	cmp	r3, r2
 800f9ae:	d00b      	beq.n	800f9c8 <TIM_Base_SetConfig+0x40>
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	4a40      	ldr	r2, [pc, #256]	; (800fab4 <TIM_Base_SetConfig+0x12c>)
 800f9b4:	4293      	cmp	r3, r2
 800f9b6:	d007      	beq.n	800f9c8 <TIM_Base_SetConfig+0x40>
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	4a3f      	ldr	r2, [pc, #252]	; (800fab8 <TIM_Base_SetConfig+0x130>)
 800f9bc:	4293      	cmp	r3, r2
 800f9be:	d003      	beq.n	800f9c8 <TIM_Base_SetConfig+0x40>
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	4a3e      	ldr	r2, [pc, #248]	; (800fabc <TIM_Base_SetConfig+0x134>)
 800f9c4:	4293      	cmp	r3, r2
 800f9c6:	d108      	bne.n	800f9da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f9ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f9d0:	683b      	ldr	r3, [r7, #0]
 800f9d2:	685b      	ldr	r3, [r3, #4]
 800f9d4:	68fa      	ldr	r2, [r7, #12]
 800f9d6:	4313      	orrs	r3, r2
 800f9d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	4a33      	ldr	r2, [pc, #204]	; (800faac <TIM_Base_SetConfig+0x124>)
 800f9de:	4293      	cmp	r3, r2
 800f9e0:	d027      	beq.n	800fa32 <TIM_Base_SetConfig+0xaa>
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f9e8:	d023      	beq.n	800fa32 <TIM_Base_SetConfig+0xaa>
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	4a30      	ldr	r2, [pc, #192]	; (800fab0 <TIM_Base_SetConfig+0x128>)
 800f9ee:	4293      	cmp	r3, r2
 800f9f0:	d01f      	beq.n	800fa32 <TIM_Base_SetConfig+0xaa>
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	4a2f      	ldr	r2, [pc, #188]	; (800fab4 <TIM_Base_SetConfig+0x12c>)
 800f9f6:	4293      	cmp	r3, r2
 800f9f8:	d01b      	beq.n	800fa32 <TIM_Base_SetConfig+0xaa>
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	4a2e      	ldr	r2, [pc, #184]	; (800fab8 <TIM_Base_SetConfig+0x130>)
 800f9fe:	4293      	cmp	r3, r2
 800fa00:	d017      	beq.n	800fa32 <TIM_Base_SetConfig+0xaa>
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	4a2d      	ldr	r2, [pc, #180]	; (800fabc <TIM_Base_SetConfig+0x134>)
 800fa06:	4293      	cmp	r3, r2
 800fa08:	d013      	beq.n	800fa32 <TIM_Base_SetConfig+0xaa>
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	4a2c      	ldr	r2, [pc, #176]	; (800fac0 <TIM_Base_SetConfig+0x138>)
 800fa0e:	4293      	cmp	r3, r2
 800fa10:	d00f      	beq.n	800fa32 <TIM_Base_SetConfig+0xaa>
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	4a2b      	ldr	r2, [pc, #172]	; (800fac4 <TIM_Base_SetConfig+0x13c>)
 800fa16:	4293      	cmp	r3, r2
 800fa18:	d00b      	beq.n	800fa32 <TIM_Base_SetConfig+0xaa>
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	4a2a      	ldr	r2, [pc, #168]	; (800fac8 <TIM_Base_SetConfig+0x140>)
 800fa1e:	4293      	cmp	r3, r2
 800fa20:	d007      	beq.n	800fa32 <TIM_Base_SetConfig+0xaa>
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	4a29      	ldr	r2, [pc, #164]	; (800facc <TIM_Base_SetConfig+0x144>)
 800fa26:	4293      	cmp	r3, r2
 800fa28:	d003      	beq.n	800fa32 <TIM_Base_SetConfig+0xaa>
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	4a28      	ldr	r2, [pc, #160]	; (800fad0 <TIM_Base_SetConfig+0x148>)
 800fa2e:	4293      	cmp	r3, r2
 800fa30:	d108      	bne.n	800fa44 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fa38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800fa3a:	683b      	ldr	r3, [r7, #0]
 800fa3c:	68db      	ldr	r3, [r3, #12]
 800fa3e:	68fa      	ldr	r2, [r7, #12]
 800fa40:	4313      	orrs	r3, r2
 800fa42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800fa4a:	683b      	ldr	r3, [r7, #0]
 800fa4c:	695b      	ldr	r3, [r3, #20]
 800fa4e:	4313      	orrs	r3, r2
 800fa50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	68fa      	ldr	r2, [r7, #12]
 800fa56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fa58:	683b      	ldr	r3, [r7, #0]
 800fa5a:	689a      	ldr	r2, [r3, #8]
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fa60:	683b      	ldr	r3, [r7, #0]
 800fa62:	681a      	ldr	r2, [r3, #0]
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	4a10      	ldr	r2, [pc, #64]	; (800faac <TIM_Base_SetConfig+0x124>)
 800fa6c:	4293      	cmp	r3, r2
 800fa6e:	d00f      	beq.n	800fa90 <TIM_Base_SetConfig+0x108>
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	4a12      	ldr	r2, [pc, #72]	; (800fabc <TIM_Base_SetConfig+0x134>)
 800fa74:	4293      	cmp	r3, r2
 800fa76:	d00b      	beq.n	800fa90 <TIM_Base_SetConfig+0x108>
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	4a11      	ldr	r2, [pc, #68]	; (800fac0 <TIM_Base_SetConfig+0x138>)
 800fa7c:	4293      	cmp	r3, r2
 800fa7e:	d007      	beq.n	800fa90 <TIM_Base_SetConfig+0x108>
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	4a10      	ldr	r2, [pc, #64]	; (800fac4 <TIM_Base_SetConfig+0x13c>)
 800fa84:	4293      	cmp	r3, r2
 800fa86:	d003      	beq.n	800fa90 <TIM_Base_SetConfig+0x108>
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	4a0f      	ldr	r2, [pc, #60]	; (800fac8 <TIM_Base_SetConfig+0x140>)
 800fa8c:	4293      	cmp	r3, r2
 800fa8e:	d103      	bne.n	800fa98 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fa90:	683b      	ldr	r3, [r7, #0]
 800fa92:	691a      	ldr	r2, [r3, #16]
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	2201      	movs	r2, #1
 800fa9c:	615a      	str	r2, [r3, #20]
}
 800fa9e:	bf00      	nop
 800faa0:	3714      	adds	r7, #20
 800faa2:	46bd      	mov	sp, r7
 800faa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faa8:	4770      	bx	lr
 800faaa:	bf00      	nop
 800faac:	40010000 	.word	0x40010000
 800fab0:	40000400 	.word	0x40000400
 800fab4:	40000800 	.word	0x40000800
 800fab8:	40000c00 	.word	0x40000c00
 800fabc:	40010400 	.word	0x40010400
 800fac0:	40014000 	.word	0x40014000
 800fac4:	40014400 	.word	0x40014400
 800fac8:	40014800 	.word	0x40014800
 800facc:	4000e000 	.word	0x4000e000
 800fad0:	4000e400 	.word	0x4000e400

0800fad4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800fad4:	b480      	push	{r7}
 800fad6:	b087      	sub	sp, #28
 800fad8:	af00      	add	r7, sp, #0
 800fada:	60f8      	str	r0, [r7, #12]
 800fadc:	60b9      	str	r1, [r7, #8]
 800fade:	607a      	str	r2, [r7, #4]
 800fae0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	6a1b      	ldr	r3, [r3, #32]
 800fae6:	f023 0201 	bic.w	r2, r3, #1
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800faee:	68fb      	ldr	r3, [r7, #12]
 800faf0:	699b      	ldr	r3, [r3, #24]
 800faf2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800faf4:	68fb      	ldr	r3, [r7, #12]
 800faf6:	6a1b      	ldr	r3, [r3, #32]
 800faf8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	4a2c      	ldr	r2, [pc, #176]	; (800fbb0 <TIM_TI1_SetConfig+0xdc>)
 800fafe:	4293      	cmp	r3, r2
 800fb00:	d023      	beq.n	800fb4a <TIM_TI1_SetConfig+0x76>
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fb08:	d01f      	beq.n	800fb4a <TIM_TI1_SetConfig+0x76>
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	4a29      	ldr	r2, [pc, #164]	; (800fbb4 <TIM_TI1_SetConfig+0xe0>)
 800fb0e:	4293      	cmp	r3, r2
 800fb10:	d01b      	beq.n	800fb4a <TIM_TI1_SetConfig+0x76>
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	4a28      	ldr	r2, [pc, #160]	; (800fbb8 <TIM_TI1_SetConfig+0xe4>)
 800fb16:	4293      	cmp	r3, r2
 800fb18:	d017      	beq.n	800fb4a <TIM_TI1_SetConfig+0x76>
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	4a27      	ldr	r2, [pc, #156]	; (800fbbc <TIM_TI1_SetConfig+0xe8>)
 800fb1e:	4293      	cmp	r3, r2
 800fb20:	d013      	beq.n	800fb4a <TIM_TI1_SetConfig+0x76>
 800fb22:	68fb      	ldr	r3, [r7, #12]
 800fb24:	4a26      	ldr	r2, [pc, #152]	; (800fbc0 <TIM_TI1_SetConfig+0xec>)
 800fb26:	4293      	cmp	r3, r2
 800fb28:	d00f      	beq.n	800fb4a <TIM_TI1_SetConfig+0x76>
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	4a25      	ldr	r2, [pc, #148]	; (800fbc4 <TIM_TI1_SetConfig+0xf0>)
 800fb2e:	4293      	cmp	r3, r2
 800fb30:	d00b      	beq.n	800fb4a <TIM_TI1_SetConfig+0x76>
 800fb32:	68fb      	ldr	r3, [r7, #12]
 800fb34:	4a24      	ldr	r2, [pc, #144]	; (800fbc8 <TIM_TI1_SetConfig+0xf4>)
 800fb36:	4293      	cmp	r3, r2
 800fb38:	d007      	beq.n	800fb4a <TIM_TI1_SetConfig+0x76>
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	4a23      	ldr	r2, [pc, #140]	; (800fbcc <TIM_TI1_SetConfig+0xf8>)
 800fb3e:	4293      	cmp	r3, r2
 800fb40:	d003      	beq.n	800fb4a <TIM_TI1_SetConfig+0x76>
 800fb42:	68fb      	ldr	r3, [r7, #12]
 800fb44:	4a22      	ldr	r2, [pc, #136]	; (800fbd0 <TIM_TI1_SetConfig+0xfc>)
 800fb46:	4293      	cmp	r3, r2
 800fb48:	d101      	bne.n	800fb4e <TIM_TI1_SetConfig+0x7a>
 800fb4a:	2301      	movs	r3, #1
 800fb4c:	e000      	b.n	800fb50 <TIM_TI1_SetConfig+0x7c>
 800fb4e:	2300      	movs	r3, #0
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d008      	beq.n	800fb66 <TIM_TI1_SetConfig+0x92>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800fb54:	697b      	ldr	r3, [r7, #20]
 800fb56:	f023 0303 	bic.w	r3, r3, #3
 800fb5a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800fb5c:	697a      	ldr	r2, [r7, #20]
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	4313      	orrs	r3, r2
 800fb62:	617b      	str	r3, [r7, #20]
 800fb64:	e003      	b.n	800fb6e <TIM_TI1_SetConfig+0x9a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800fb66:	697b      	ldr	r3, [r7, #20]
 800fb68:	f043 0301 	orr.w	r3, r3, #1
 800fb6c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fb6e:	697b      	ldr	r3, [r7, #20]
 800fb70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800fb74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800fb76:	683b      	ldr	r3, [r7, #0]
 800fb78:	011b      	lsls	r3, r3, #4
 800fb7a:	b2db      	uxtb	r3, r3
 800fb7c:	697a      	ldr	r2, [r7, #20]
 800fb7e:	4313      	orrs	r3, r2
 800fb80:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fb82:	693b      	ldr	r3, [r7, #16]
 800fb84:	f023 030a 	bic.w	r3, r3, #10
 800fb88:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800fb8a:	68bb      	ldr	r3, [r7, #8]
 800fb8c:	f003 030a 	and.w	r3, r3, #10
 800fb90:	693a      	ldr	r2, [r7, #16]
 800fb92:	4313      	orrs	r3, r2
 800fb94:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fb96:	68fb      	ldr	r3, [r7, #12]
 800fb98:	697a      	ldr	r2, [r7, #20]
 800fb9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fb9c:	68fb      	ldr	r3, [r7, #12]
 800fb9e:	693a      	ldr	r2, [r7, #16]
 800fba0:	621a      	str	r2, [r3, #32]
}
 800fba2:	bf00      	nop
 800fba4:	371c      	adds	r7, #28
 800fba6:	46bd      	mov	sp, r7
 800fba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbac:	4770      	bx	lr
 800fbae:	bf00      	nop
 800fbb0:	40010000 	.word	0x40010000
 800fbb4:	40000400 	.word	0x40000400
 800fbb8:	40000800 	.word	0x40000800
 800fbbc:	40000c00 	.word	0x40000c00
 800fbc0:	40010400 	.word	0x40010400
 800fbc4:	40001800 	.word	0x40001800
 800fbc8:	40014000 	.word	0x40014000
 800fbcc:	4000e000 	.word	0x4000e000
 800fbd0:	4000e400 	.word	0x4000e400

0800fbd4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fbd4:	b480      	push	{r7}
 800fbd6:	b087      	sub	sp, #28
 800fbd8:	af00      	add	r7, sp, #0
 800fbda:	60f8      	str	r0, [r7, #12]
 800fbdc:	60b9      	str	r1, [r7, #8]
 800fbde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800fbe0:	68fb      	ldr	r3, [r7, #12]
 800fbe2:	6a1b      	ldr	r3, [r3, #32]
 800fbe4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fbe6:	68fb      	ldr	r3, [r7, #12]
 800fbe8:	6a1b      	ldr	r3, [r3, #32]
 800fbea:	f023 0201 	bic.w	r2, r3, #1
 800fbee:	68fb      	ldr	r3, [r7, #12]
 800fbf0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fbf2:	68fb      	ldr	r3, [r7, #12]
 800fbf4:	699b      	ldr	r3, [r3, #24]
 800fbf6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fbf8:	693b      	ldr	r3, [r7, #16]
 800fbfa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800fbfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	011b      	lsls	r3, r3, #4
 800fc04:	693a      	ldr	r2, [r7, #16]
 800fc06:	4313      	orrs	r3, r2
 800fc08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fc0a:	697b      	ldr	r3, [r7, #20]
 800fc0c:	f023 030a 	bic.w	r3, r3, #10
 800fc10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800fc12:	697a      	ldr	r2, [r7, #20]
 800fc14:	68bb      	ldr	r3, [r7, #8]
 800fc16:	4313      	orrs	r3, r2
 800fc18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fc1a:	68fb      	ldr	r3, [r7, #12]
 800fc1c:	693a      	ldr	r2, [r7, #16]
 800fc1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	697a      	ldr	r2, [r7, #20]
 800fc24:	621a      	str	r2, [r3, #32]
}
 800fc26:	bf00      	nop
 800fc28:	371c      	adds	r7, #28
 800fc2a:	46bd      	mov	sp, r7
 800fc2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc30:	4770      	bx	lr

0800fc32 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800fc32:	b480      	push	{r7}
 800fc34:	b087      	sub	sp, #28
 800fc36:	af00      	add	r7, sp, #0
 800fc38:	60f8      	str	r0, [r7, #12]
 800fc3a:	60b9      	str	r1, [r7, #8]
 800fc3c:	607a      	str	r2, [r7, #4]
 800fc3e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fc40:	68fb      	ldr	r3, [r7, #12]
 800fc42:	6a1b      	ldr	r3, [r3, #32]
 800fc44:	f023 0210 	bic.w	r2, r3, #16
 800fc48:	68fb      	ldr	r3, [r7, #12]
 800fc4a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	699b      	ldr	r3, [r3, #24]
 800fc50:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	6a1b      	ldr	r3, [r3, #32]
 800fc56:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800fc58:	697b      	ldr	r3, [r7, #20]
 800fc5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fc5e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	021b      	lsls	r3, r3, #8
 800fc64:	697a      	ldr	r2, [r7, #20]
 800fc66:	4313      	orrs	r3, r2
 800fc68:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fc6a:	697b      	ldr	r3, [r7, #20]
 800fc6c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800fc70:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800fc72:	683b      	ldr	r3, [r7, #0]
 800fc74:	031b      	lsls	r3, r3, #12
 800fc76:	b29b      	uxth	r3, r3
 800fc78:	697a      	ldr	r2, [r7, #20]
 800fc7a:	4313      	orrs	r3, r2
 800fc7c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fc7e:	693b      	ldr	r3, [r7, #16]
 800fc80:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800fc84:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800fc86:	68bb      	ldr	r3, [r7, #8]
 800fc88:	011b      	lsls	r3, r3, #4
 800fc8a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800fc8e:	693a      	ldr	r2, [r7, #16]
 800fc90:	4313      	orrs	r3, r2
 800fc92:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800fc94:	68fb      	ldr	r3, [r7, #12]
 800fc96:	697a      	ldr	r2, [r7, #20]
 800fc98:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	693a      	ldr	r2, [r7, #16]
 800fc9e:	621a      	str	r2, [r3, #32]
}
 800fca0:	bf00      	nop
 800fca2:	371c      	adds	r7, #28
 800fca4:	46bd      	mov	sp, r7
 800fca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcaa:	4770      	bx	lr

0800fcac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fcac:	b480      	push	{r7}
 800fcae:	b087      	sub	sp, #28
 800fcb0:	af00      	add	r7, sp, #0
 800fcb2:	60f8      	str	r0, [r7, #12]
 800fcb4:	60b9      	str	r1, [r7, #8]
 800fcb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	6a1b      	ldr	r3, [r3, #32]
 800fcbc:	f023 0210 	bic.w	r2, r3, #16
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	699b      	ldr	r3, [r3, #24]
 800fcc8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	6a1b      	ldr	r3, [r3, #32]
 800fcce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fcd0:	697b      	ldr	r3, [r7, #20]
 800fcd2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800fcd6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	031b      	lsls	r3, r3, #12
 800fcdc:	697a      	ldr	r2, [r7, #20]
 800fcde:	4313      	orrs	r3, r2
 800fce0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fce2:	693b      	ldr	r3, [r7, #16]
 800fce4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800fce8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800fcea:	68bb      	ldr	r3, [r7, #8]
 800fcec:	011b      	lsls	r3, r3, #4
 800fcee:	693a      	ldr	r2, [r7, #16]
 800fcf0:	4313      	orrs	r3, r2
 800fcf2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	697a      	ldr	r2, [r7, #20]
 800fcf8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fcfa:	68fb      	ldr	r3, [r7, #12]
 800fcfc:	693a      	ldr	r2, [r7, #16]
 800fcfe:	621a      	str	r2, [r3, #32]
}
 800fd00:	bf00      	nop
 800fd02:	371c      	adds	r7, #28
 800fd04:	46bd      	mov	sp, r7
 800fd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd0a:	4770      	bx	lr

0800fd0c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800fd0c:	b480      	push	{r7}
 800fd0e:	b087      	sub	sp, #28
 800fd10:	af00      	add	r7, sp, #0
 800fd12:	60f8      	str	r0, [r7, #12]
 800fd14:	60b9      	str	r1, [r7, #8]
 800fd16:	607a      	str	r2, [r7, #4]
 800fd18:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800fd1a:	68fb      	ldr	r3, [r7, #12]
 800fd1c:	6a1b      	ldr	r3, [r3, #32]
 800fd1e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	69db      	ldr	r3, [r3, #28]
 800fd2a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	6a1b      	ldr	r3, [r3, #32]
 800fd30:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800fd32:	697b      	ldr	r3, [r7, #20]
 800fd34:	f023 0303 	bic.w	r3, r3, #3
 800fd38:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800fd3a:	697a      	ldr	r2, [r7, #20]
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	4313      	orrs	r3, r2
 800fd40:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800fd42:	697b      	ldr	r3, [r7, #20]
 800fd44:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800fd48:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800fd4a:	683b      	ldr	r3, [r7, #0]
 800fd4c:	011b      	lsls	r3, r3, #4
 800fd4e:	b2db      	uxtb	r3, r3
 800fd50:	697a      	ldr	r2, [r7, #20]
 800fd52:	4313      	orrs	r3, r2
 800fd54:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800fd56:	693b      	ldr	r3, [r7, #16]
 800fd58:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800fd5c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800fd5e:	68bb      	ldr	r3, [r7, #8]
 800fd60:	021b      	lsls	r3, r3, #8
 800fd62:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800fd66:	693a      	ldr	r2, [r7, #16]
 800fd68:	4313      	orrs	r3, r2
 800fd6a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800fd6c:	68fb      	ldr	r3, [r7, #12]
 800fd6e:	697a      	ldr	r2, [r7, #20]
 800fd70:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800fd72:	68fb      	ldr	r3, [r7, #12]
 800fd74:	693a      	ldr	r2, [r7, #16]
 800fd76:	621a      	str	r2, [r3, #32]
}
 800fd78:	bf00      	nop
 800fd7a:	371c      	adds	r7, #28
 800fd7c:	46bd      	mov	sp, r7
 800fd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd82:	4770      	bx	lr

0800fd84 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800fd84:	b480      	push	{r7}
 800fd86:	b087      	sub	sp, #28
 800fd88:	af00      	add	r7, sp, #0
 800fd8a:	60f8      	str	r0, [r7, #12]
 800fd8c:	60b9      	str	r1, [r7, #8]
 800fd8e:	607a      	str	r2, [r7, #4]
 800fd90:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800fd92:	68fb      	ldr	r3, [r7, #12]
 800fd94:	6a1b      	ldr	r3, [r3, #32]
 800fd96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fd9a:	68fb      	ldr	r3, [r7, #12]
 800fd9c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	69db      	ldr	r3, [r3, #28]
 800fda2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800fda4:	68fb      	ldr	r3, [r7, #12]
 800fda6:	6a1b      	ldr	r3, [r3, #32]
 800fda8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800fdaa:	697b      	ldr	r3, [r7, #20]
 800fdac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fdb0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	021b      	lsls	r3, r3, #8
 800fdb6:	697a      	ldr	r2, [r7, #20]
 800fdb8:	4313      	orrs	r3, r2
 800fdba:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800fdbc:	697b      	ldr	r3, [r7, #20]
 800fdbe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800fdc2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800fdc4:	683b      	ldr	r3, [r7, #0]
 800fdc6:	031b      	lsls	r3, r3, #12
 800fdc8:	b29b      	uxth	r3, r3
 800fdca:	697a      	ldr	r2, [r7, #20]
 800fdcc:	4313      	orrs	r3, r2
 800fdce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800fdd0:	693b      	ldr	r3, [r7, #16]
 800fdd2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800fdd6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800fdd8:	68bb      	ldr	r3, [r7, #8]
 800fdda:	031b      	lsls	r3, r3, #12
 800fddc:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800fde0:	693a      	ldr	r2, [r7, #16]
 800fde2:	4313      	orrs	r3, r2
 800fde4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800fde6:	68fb      	ldr	r3, [r7, #12]
 800fde8:	697a      	ldr	r2, [r7, #20]
 800fdea:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	693a      	ldr	r2, [r7, #16]
 800fdf0:	621a      	str	r2, [r3, #32]
}
 800fdf2:	bf00      	nop
 800fdf4:	371c      	adds	r7, #28
 800fdf6:	46bd      	mov	sp, r7
 800fdf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdfc:	4770      	bx	lr
	...

0800fe00 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800fe00:	b480      	push	{r7}
 800fe02:	b085      	sub	sp, #20
 800fe04:	af00      	add	r7, sp, #0
 800fe06:	6078      	str	r0, [r7, #4]
 800fe08:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	689b      	ldr	r3, [r3, #8]
 800fe0e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800fe10:	68fa      	ldr	r2, [r7, #12]
 800fe12:	4b09      	ldr	r3, [pc, #36]	; (800fe38 <TIM_ITRx_SetConfig+0x38>)
 800fe14:	4013      	ands	r3, r2
 800fe16:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fe18:	683a      	ldr	r2, [r7, #0]
 800fe1a:	68fb      	ldr	r3, [r7, #12]
 800fe1c:	4313      	orrs	r3, r2
 800fe1e:	f043 0307 	orr.w	r3, r3, #7
 800fe22:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	68fa      	ldr	r2, [r7, #12]
 800fe28:	609a      	str	r2, [r3, #8]
}
 800fe2a:	bf00      	nop
 800fe2c:	3714      	adds	r7, #20
 800fe2e:	46bd      	mov	sp, r7
 800fe30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe34:	4770      	bx	lr
 800fe36:	bf00      	nop
 800fe38:	ffcfff8f 	.word	0xffcfff8f

0800fe3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800fe3c:	b480      	push	{r7}
 800fe3e:	b087      	sub	sp, #28
 800fe40:	af00      	add	r7, sp, #0
 800fe42:	60f8      	str	r0, [r7, #12]
 800fe44:	60b9      	str	r1, [r7, #8]
 800fe46:	607a      	str	r2, [r7, #4]
 800fe48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800fe4a:	68fb      	ldr	r3, [r7, #12]
 800fe4c:	689b      	ldr	r3, [r3, #8]
 800fe4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fe50:	697b      	ldr	r3, [r7, #20]
 800fe52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800fe56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fe58:	683b      	ldr	r3, [r7, #0]
 800fe5a:	021a      	lsls	r2, r3, #8
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	431a      	orrs	r2, r3
 800fe60:	68bb      	ldr	r3, [r7, #8]
 800fe62:	4313      	orrs	r3, r2
 800fe64:	697a      	ldr	r2, [r7, #20]
 800fe66:	4313      	orrs	r3, r2
 800fe68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fe6a:	68fb      	ldr	r3, [r7, #12]
 800fe6c:	697a      	ldr	r2, [r7, #20]
 800fe6e:	609a      	str	r2, [r3, #8]
}
 800fe70:	bf00      	nop
 800fe72:	371c      	adds	r7, #28
 800fe74:	46bd      	mov	sp, r7
 800fe76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe7a:	4770      	bx	lr

0800fe7c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800fe7c:	b480      	push	{r7}
 800fe7e:	b087      	sub	sp, #28
 800fe80:	af00      	add	r7, sp, #0
 800fe82:	60f8      	str	r0, [r7, #12]
 800fe84:	60b9      	str	r1, [r7, #8]
 800fe86:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fe88:	68bb      	ldr	r3, [r7, #8]
 800fe8a:	f003 031f 	and.w	r3, r3, #31
 800fe8e:	2201      	movs	r2, #1
 800fe90:	fa02 f303 	lsl.w	r3, r2, r3
 800fe94:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	6a1a      	ldr	r2, [r3, #32]
 800fe9a:	697b      	ldr	r3, [r7, #20]
 800fe9c:	43db      	mvns	r3, r3
 800fe9e:	401a      	ands	r2, r3
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fea4:	68fb      	ldr	r3, [r7, #12]
 800fea6:	6a1a      	ldr	r2, [r3, #32]
 800fea8:	68bb      	ldr	r3, [r7, #8]
 800feaa:	f003 031f 	and.w	r3, r3, #31
 800feae:	6879      	ldr	r1, [r7, #4]
 800feb0:	fa01 f303 	lsl.w	r3, r1, r3
 800feb4:	431a      	orrs	r2, r3
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	621a      	str	r2, [r3, #32]
}
 800feba:	bf00      	nop
 800febc:	371c      	adds	r7, #28
 800febe:	46bd      	mov	sp, r7
 800fec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fec4:	4770      	bx	lr
	...

0800fec8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fec8:	b480      	push	{r7}
 800feca:	b085      	sub	sp, #20
 800fecc:	af00      	add	r7, sp, #0
 800fece:	6078      	str	r0, [r7, #4]
 800fed0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fed8:	2b01      	cmp	r3, #1
 800feda:	d101      	bne.n	800fee0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fedc:	2302      	movs	r3, #2
 800fede:	e077      	b.n	800ffd0 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	2201      	movs	r2, #1
 800fee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	2202      	movs	r2, #2
 800feec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	685b      	ldr	r3, [r3, #4]
 800fef6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	689b      	ldr	r3, [r3, #8]
 800fefe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	4a35      	ldr	r2, [pc, #212]	; (800ffdc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ff06:	4293      	cmp	r3, r2
 800ff08:	d004      	beq.n	800ff14 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	4a34      	ldr	r2, [pc, #208]	; (800ffe0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ff10:	4293      	cmp	r3, r2
 800ff12:	d108      	bne.n	800ff26 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ff14:	68fb      	ldr	r3, [r7, #12]
 800ff16:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800ff1a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ff1c:	683b      	ldr	r3, [r7, #0]
 800ff1e:	685b      	ldr	r3, [r3, #4]
 800ff20:	68fa      	ldr	r2, [r7, #12]
 800ff22:	4313      	orrs	r3, r2
 800ff24:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ff26:	68fb      	ldr	r3, [r7, #12]
 800ff28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ff2c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ff2e:	683b      	ldr	r3, [r7, #0]
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	68fa      	ldr	r2, [r7, #12]
 800ff34:	4313      	orrs	r3, r2
 800ff36:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	681b      	ldr	r3, [r3, #0]
 800ff3c:	68fa      	ldr	r2, [r7, #12]
 800ff3e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	681b      	ldr	r3, [r3, #0]
 800ff44:	4a25      	ldr	r2, [pc, #148]	; (800ffdc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ff46:	4293      	cmp	r3, r2
 800ff48:	d02c      	beq.n	800ffa4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	681b      	ldr	r3, [r3, #0]
 800ff4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ff52:	d027      	beq.n	800ffa4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	4a22      	ldr	r2, [pc, #136]	; (800ffe4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800ff5a:	4293      	cmp	r3, r2
 800ff5c:	d022      	beq.n	800ffa4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	681b      	ldr	r3, [r3, #0]
 800ff62:	4a21      	ldr	r2, [pc, #132]	; (800ffe8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ff64:	4293      	cmp	r3, r2
 800ff66:	d01d      	beq.n	800ffa4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	4a1f      	ldr	r2, [pc, #124]	; (800ffec <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ff6e:	4293      	cmp	r3, r2
 800ff70:	d018      	beq.n	800ffa4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	681b      	ldr	r3, [r3, #0]
 800ff76:	4a1a      	ldr	r2, [pc, #104]	; (800ffe0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ff78:	4293      	cmp	r3, r2
 800ff7a:	d013      	beq.n	800ffa4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	4a1b      	ldr	r2, [pc, #108]	; (800fff0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ff82:	4293      	cmp	r3, r2
 800ff84:	d00e      	beq.n	800ffa4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	4a1a      	ldr	r2, [pc, #104]	; (800fff4 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800ff8c:	4293      	cmp	r3, r2
 800ff8e:	d009      	beq.n	800ffa4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	681b      	ldr	r3, [r3, #0]
 800ff94:	4a18      	ldr	r2, [pc, #96]	; (800fff8 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800ff96:	4293      	cmp	r3, r2
 800ff98:	d004      	beq.n	800ffa4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	4a17      	ldr	r2, [pc, #92]	; (800fffc <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800ffa0:	4293      	cmp	r3, r2
 800ffa2:	d10c      	bne.n	800ffbe <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ffa4:	68bb      	ldr	r3, [r7, #8]
 800ffa6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ffaa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ffac:	683b      	ldr	r3, [r7, #0]
 800ffae:	689b      	ldr	r3, [r3, #8]
 800ffb0:	68ba      	ldr	r2, [r7, #8]
 800ffb2:	4313      	orrs	r3, r2
 800ffb4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	68ba      	ldr	r2, [r7, #8]
 800ffbc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	2201      	movs	r2, #1
 800ffc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	2200      	movs	r2, #0
 800ffca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ffce:	2300      	movs	r3, #0
}
 800ffd0:	4618      	mov	r0, r3
 800ffd2:	3714      	adds	r7, #20
 800ffd4:	46bd      	mov	sp, r7
 800ffd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffda:	4770      	bx	lr
 800ffdc:	40010000 	.word	0x40010000
 800ffe0:	40010400 	.word	0x40010400
 800ffe4:	40000400 	.word	0x40000400
 800ffe8:	40000800 	.word	0x40000800
 800ffec:	40000c00 	.word	0x40000c00
 800fff0:	40001800 	.word	0x40001800
 800fff4:	40014000 	.word	0x40014000
 800fff8:	4000e000 	.word	0x4000e000
 800fffc:	4000e400 	.word	0x4000e400

08010000 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010000:	b480      	push	{r7}
 8010002:	b083      	sub	sp, #12
 8010004:	af00      	add	r7, sp, #0
 8010006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010008:	bf00      	nop
 801000a:	370c      	adds	r7, #12
 801000c:	46bd      	mov	sp, r7
 801000e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010012:	4770      	bx	lr

08010014 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010014:	b480      	push	{r7}
 8010016:	b083      	sub	sp, #12
 8010018:	af00      	add	r7, sp, #0
 801001a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801001c:	bf00      	nop
 801001e:	370c      	adds	r7, #12
 8010020:	46bd      	mov	sp, r7
 8010022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010026:	4770      	bx	lr

08010028 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010028:	b480      	push	{r7}
 801002a:	b083      	sub	sp, #12
 801002c:	af00      	add	r7, sp, #0
 801002e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010030:	bf00      	nop
 8010032:	370c      	adds	r7, #12
 8010034:	46bd      	mov	sp, r7
 8010036:	f85d 7b04 	ldr.w	r7, [sp], #4
 801003a:	4770      	bx	lr

0801003c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801003c:	b580      	push	{r7, lr}
 801003e:	b082      	sub	sp, #8
 8010040:	af00      	add	r7, sp, #0
 8010042:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	2b00      	cmp	r3, #0
 8010048:	d101      	bne.n	801004e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801004a:	2301      	movs	r3, #1
 801004c:	e042      	b.n	80100d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010054:	2b00      	cmp	r3, #0
 8010056:	d106      	bne.n	8010066 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	2200      	movs	r2, #0
 801005c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010060:	6878      	ldr	r0, [r7, #4]
 8010062:	f7f5 fd63 	bl	8005b2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	2224      	movs	r2, #36	; 0x24
 801006a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	681b      	ldr	r3, [r3, #0]
 8010072:	681a      	ldr	r2, [r3, #0]
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	f022 0201 	bic.w	r2, r2, #1
 801007c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801007e:	6878      	ldr	r0, [r7, #4]
 8010080:	f000 f82c 	bl	80100dc <UART_SetConfig>
 8010084:	4603      	mov	r3, r0
 8010086:	2b01      	cmp	r3, #1
 8010088:	d101      	bne.n	801008e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 801008a:	2301      	movs	r3, #1
 801008c:	e022      	b.n	80100d4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010092:	2b00      	cmp	r3, #0
 8010094:	d002      	beq.n	801009c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8010096:	6878      	ldr	r0, [r7, #4]
 8010098:	f000 fe8c 	bl	8010db4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	685a      	ldr	r2, [r3, #4]
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80100aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	681b      	ldr	r3, [r3, #0]
 80100b0:	689a      	ldr	r2, [r3, #8]
 80100b2:	687b      	ldr	r3, [r7, #4]
 80100b4:	681b      	ldr	r3, [r3, #0]
 80100b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80100ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	681b      	ldr	r3, [r3, #0]
 80100c0:	681a      	ldr	r2, [r3, #0]
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	f042 0201 	orr.w	r2, r2, #1
 80100ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80100cc:	6878      	ldr	r0, [r7, #4]
 80100ce:	f000 ff13 	bl	8010ef8 <UART_CheckIdleState>
 80100d2:	4603      	mov	r3, r0
}
 80100d4:	4618      	mov	r0, r3
 80100d6:	3708      	adds	r7, #8
 80100d8:	46bd      	mov	sp, r7
 80100da:	bd80      	pop	{r7, pc}

080100dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80100dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80100e0:	b092      	sub	sp, #72	; 0x48
 80100e2:	af00      	add	r7, sp, #0
 80100e4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80100e6:	2300      	movs	r3, #0
 80100e8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80100ec:	697b      	ldr	r3, [r7, #20]
 80100ee:	689a      	ldr	r2, [r3, #8]
 80100f0:	697b      	ldr	r3, [r7, #20]
 80100f2:	691b      	ldr	r3, [r3, #16]
 80100f4:	431a      	orrs	r2, r3
 80100f6:	697b      	ldr	r3, [r7, #20]
 80100f8:	695b      	ldr	r3, [r3, #20]
 80100fa:	431a      	orrs	r2, r3
 80100fc:	697b      	ldr	r3, [r7, #20]
 80100fe:	69db      	ldr	r3, [r3, #28]
 8010100:	4313      	orrs	r3, r2
 8010102:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010104:	697b      	ldr	r3, [r7, #20]
 8010106:	681b      	ldr	r3, [r3, #0]
 8010108:	681a      	ldr	r2, [r3, #0]
 801010a:	4bbe      	ldr	r3, [pc, #760]	; (8010404 <UART_SetConfig+0x328>)
 801010c:	4013      	ands	r3, r2
 801010e:	697a      	ldr	r2, [r7, #20]
 8010110:	6812      	ldr	r2, [r2, #0]
 8010112:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010114:	430b      	orrs	r3, r1
 8010116:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010118:	697b      	ldr	r3, [r7, #20]
 801011a:	681b      	ldr	r3, [r3, #0]
 801011c:	685b      	ldr	r3, [r3, #4]
 801011e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8010122:	697b      	ldr	r3, [r7, #20]
 8010124:	68da      	ldr	r2, [r3, #12]
 8010126:	697b      	ldr	r3, [r7, #20]
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	430a      	orrs	r2, r1
 801012c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801012e:	697b      	ldr	r3, [r7, #20]
 8010130:	699b      	ldr	r3, [r3, #24]
 8010132:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010134:	697b      	ldr	r3, [r7, #20]
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	4ab3      	ldr	r2, [pc, #716]	; (8010408 <UART_SetConfig+0x32c>)
 801013a:	4293      	cmp	r3, r2
 801013c:	d004      	beq.n	8010148 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801013e:	697b      	ldr	r3, [r7, #20]
 8010140:	6a1b      	ldr	r3, [r3, #32]
 8010142:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010144:	4313      	orrs	r3, r2
 8010146:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010148:	697b      	ldr	r3, [r7, #20]
 801014a:	681b      	ldr	r3, [r3, #0]
 801014c:	689a      	ldr	r2, [r3, #8]
 801014e:	4baf      	ldr	r3, [pc, #700]	; (801040c <UART_SetConfig+0x330>)
 8010150:	4013      	ands	r3, r2
 8010152:	697a      	ldr	r2, [r7, #20]
 8010154:	6812      	ldr	r2, [r2, #0]
 8010156:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010158:	430b      	orrs	r3, r1
 801015a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 801015c:	697b      	ldr	r3, [r7, #20]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010162:	f023 010f 	bic.w	r1, r3, #15
 8010166:	697b      	ldr	r3, [r7, #20]
 8010168:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801016a:	697b      	ldr	r3, [r7, #20]
 801016c:	681b      	ldr	r3, [r3, #0]
 801016e:	430a      	orrs	r2, r1
 8010170:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010172:	697b      	ldr	r3, [r7, #20]
 8010174:	681b      	ldr	r3, [r3, #0]
 8010176:	4aa6      	ldr	r2, [pc, #664]	; (8010410 <UART_SetConfig+0x334>)
 8010178:	4293      	cmp	r3, r2
 801017a:	d177      	bne.n	801026c <UART_SetConfig+0x190>
 801017c:	4ba5      	ldr	r3, [pc, #660]	; (8010414 <UART_SetConfig+0x338>)
 801017e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010180:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010184:	2b28      	cmp	r3, #40	; 0x28
 8010186:	d86d      	bhi.n	8010264 <UART_SetConfig+0x188>
 8010188:	a201      	add	r2, pc, #4	; (adr r2, 8010190 <UART_SetConfig+0xb4>)
 801018a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801018e:	bf00      	nop
 8010190:	08010235 	.word	0x08010235
 8010194:	08010265 	.word	0x08010265
 8010198:	08010265 	.word	0x08010265
 801019c:	08010265 	.word	0x08010265
 80101a0:	08010265 	.word	0x08010265
 80101a4:	08010265 	.word	0x08010265
 80101a8:	08010265 	.word	0x08010265
 80101ac:	08010265 	.word	0x08010265
 80101b0:	0801023d 	.word	0x0801023d
 80101b4:	08010265 	.word	0x08010265
 80101b8:	08010265 	.word	0x08010265
 80101bc:	08010265 	.word	0x08010265
 80101c0:	08010265 	.word	0x08010265
 80101c4:	08010265 	.word	0x08010265
 80101c8:	08010265 	.word	0x08010265
 80101cc:	08010265 	.word	0x08010265
 80101d0:	08010245 	.word	0x08010245
 80101d4:	08010265 	.word	0x08010265
 80101d8:	08010265 	.word	0x08010265
 80101dc:	08010265 	.word	0x08010265
 80101e0:	08010265 	.word	0x08010265
 80101e4:	08010265 	.word	0x08010265
 80101e8:	08010265 	.word	0x08010265
 80101ec:	08010265 	.word	0x08010265
 80101f0:	0801024d 	.word	0x0801024d
 80101f4:	08010265 	.word	0x08010265
 80101f8:	08010265 	.word	0x08010265
 80101fc:	08010265 	.word	0x08010265
 8010200:	08010265 	.word	0x08010265
 8010204:	08010265 	.word	0x08010265
 8010208:	08010265 	.word	0x08010265
 801020c:	08010265 	.word	0x08010265
 8010210:	08010255 	.word	0x08010255
 8010214:	08010265 	.word	0x08010265
 8010218:	08010265 	.word	0x08010265
 801021c:	08010265 	.word	0x08010265
 8010220:	08010265 	.word	0x08010265
 8010224:	08010265 	.word	0x08010265
 8010228:	08010265 	.word	0x08010265
 801022c:	08010265 	.word	0x08010265
 8010230:	0801025d 	.word	0x0801025d
 8010234:	2301      	movs	r3, #1
 8010236:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801023a:	e326      	b.n	801088a <UART_SetConfig+0x7ae>
 801023c:	2304      	movs	r3, #4
 801023e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010242:	e322      	b.n	801088a <UART_SetConfig+0x7ae>
 8010244:	2308      	movs	r3, #8
 8010246:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801024a:	e31e      	b.n	801088a <UART_SetConfig+0x7ae>
 801024c:	2310      	movs	r3, #16
 801024e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010252:	e31a      	b.n	801088a <UART_SetConfig+0x7ae>
 8010254:	2320      	movs	r3, #32
 8010256:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801025a:	e316      	b.n	801088a <UART_SetConfig+0x7ae>
 801025c:	2340      	movs	r3, #64	; 0x40
 801025e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010262:	e312      	b.n	801088a <UART_SetConfig+0x7ae>
 8010264:	2380      	movs	r3, #128	; 0x80
 8010266:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801026a:	e30e      	b.n	801088a <UART_SetConfig+0x7ae>
 801026c:	697b      	ldr	r3, [r7, #20]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	4a69      	ldr	r2, [pc, #420]	; (8010418 <UART_SetConfig+0x33c>)
 8010272:	4293      	cmp	r3, r2
 8010274:	d130      	bne.n	80102d8 <UART_SetConfig+0x1fc>
 8010276:	4b67      	ldr	r3, [pc, #412]	; (8010414 <UART_SetConfig+0x338>)
 8010278:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801027a:	f003 0307 	and.w	r3, r3, #7
 801027e:	2b05      	cmp	r3, #5
 8010280:	d826      	bhi.n	80102d0 <UART_SetConfig+0x1f4>
 8010282:	a201      	add	r2, pc, #4	; (adr r2, 8010288 <UART_SetConfig+0x1ac>)
 8010284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010288:	080102a1 	.word	0x080102a1
 801028c:	080102a9 	.word	0x080102a9
 8010290:	080102b1 	.word	0x080102b1
 8010294:	080102b9 	.word	0x080102b9
 8010298:	080102c1 	.word	0x080102c1
 801029c:	080102c9 	.word	0x080102c9
 80102a0:	2300      	movs	r3, #0
 80102a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80102a6:	e2f0      	b.n	801088a <UART_SetConfig+0x7ae>
 80102a8:	2304      	movs	r3, #4
 80102aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80102ae:	e2ec      	b.n	801088a <UART_SetConfig+0x7ae>
 80102b0:	2308      	movs	r3, #8
 80102b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80102b6:	e2e8      	b.n	801088a <UART_SetConfig+0x7ae>
 80102b8:	2310      	movs	r3, #16
 80102ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80102be:	e2e4      	b.n	801088a <UART_SetConfig+0x7ae>
 80102c0:	2320      	movs	r3, #32
 80102c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80102c6:	e2e0      	b.n	801088a <UART_SetConfig+0x7ae>
 80102c8:	2340      	movs	r3, #64	; 0x40
 80102ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80102ce:	e2dc      	b.n	801088a <UART_SetConfig+0x7ae>
 80102d0:	2380      	movs	r3, #128	; 0x80
 80102d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80102d6:	e2d8      	b.n	801088a <UART_SetConfig+0x7ae>
 80102d8:	697b      	ldr	r3, [r7, #20]
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	4a4f      	ldr	r2, [pc, #316]	; (801041c <UART_SetConfig+0x340>)
 80102de:	4293      	cmp	r3, r2
 80102e0:	d130      	bne.n	8010344 <UART_SetConfig+0x268>
 80102e2:	4b4c      	ldr	r3, [pc, #304]	; (8010414 <UART_SetConfig+0x338>)
 80102e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80102e6:	f003 0307 	and.w	r3, r3, #7
 80102ea:	2b05      	cmp	r3, #5
 80102ec:	d826      	bhi.n	801033c <UART_SetConfig+0x260>
 80102ee:	a201      	add	r2, pc, #4	; (adr r2, 80102f4 <UART_SetConfig+0x218>)
 80102f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80102f4:	0801030d 	.word	0x0801030d
 80102f8:	08010315 	.word	0x08010315
 80102fc:	0801031d 	.word	0x0801031d
 8010300:	08010325 	.word	0x08010325
 8010304:	0801032d 	.word	0x0801032d
 8010308:	08010335 	.word	0x08010335
 801030c:	2300      	movs	r3, #0
 801030e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010312:	e2ba      	b.n	801088a <UART_SetConfig+0x7ae>
 8010314:	2304      	movs	r3, #4
 8010316:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801031a:	e2b6      	b.n	801088a <UART_SetConfig+0x7ae>
 801031c:	2308      	movs	r3, #8
 801031e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010322:	e2b2      	b.n	801088a <UART_SetConfig+0x7ae>
 8010324:	2310      	movs	r3, #16
 8010326:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801032a:	e2ae      	b.n	801088a <UART_SetConfig+0x7ae>
 801032c:	2320      	movs	r3, #32
 801032e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010332:	e2aa      	b.n	801088a <UART_SetConfig+0x7ae>
 8010334:	2340      	movs	r3, #64	; 0x40
 8010336:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801033a:	e2a6      	b.n	801088a <UART_SetConfig+0x7ae>
 801033c:	2380      	movs	r3, #128	; 0x80
 801033e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010342:	e2a2      	b.n	801088a <UART_SetConfig+0x7ae>
 8010344:	697b      	ldr	r3, [r7, #20]
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	4a35      	ldr	r2, [pc, #212]	; (8010420 <UART_SetConfig+0x344>)
 801034a:	4293      	cmp	r3, r2
 801034c:	d130      	bne.n	80103b0 <UART_SetConfig+0x2d4>
 801034e:	4b31      	ldr	r3, [pc, #196]	; (8010414 <UART_SetConfig+0x338>)
 8010350:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010352:	f003 0307 	and.w	r3, r3, #7
 8010356:	2b05      	cmp	r3, #5
 8010358:	d826      	bhi.n	80103a8 <UART_SetConfig+0x2cc>
 801035a:	a201      	add	r2, pc, #4	; (adr r2, 8010360 <UART_SetConfig+0x284>)
 801035c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010360:	08010379 	.word	0x08010379
 8010364:	08010381 	.word	0x08010381
 8010368:	08010389 	.word	0x08010389
 801036c:	08010391 	.word	0x08010391
 8010370:	08010399 	.word	0x08010399
 8010374:	080103a1 	.word	0x080103a1
 8010378:	2300      	movs	r3, #0
 801037a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801037e:	e284      	b.n	801088a <UART_SetConfig+0x7ae>
 8010380:	2304      	movs	r3, #4
 8010382:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010386:	e280      	b.n	801088a <UART_SetConfig+0x7ae>
 8010388:	2308      	movs	r3, #8
 801038a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801038e:	e27c      	b.n	801088a <UART_SetConfig+0x7ae>
 8010390:	2310      	movs	r3, #16
 8010392:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010396:	e278      	b.n	801088a <UART_SetConfig+0x7ae>
 8010398:	2320      	movs	r3, #32
 801039a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801039e:	e274      	b.n	801088a <UART_SetConfig+0x7ae>
 80103a0:	2340      	movs	r3, #64	; 0x40
 80103a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80103a6:	e270      	b.n	801088a <UART_SetConfig+0x7ae>
 80103a8:	2380      	movs	r3, #128	; 0x80
 80103aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80103ae:	e26c      	b.n	801088a <UART_SetConfig+0x7ae>
 80103b0:	697b      	ldr	r3, [r7, #20]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	4a1b      	ldr	r2, [pc, #108]	; (8010424 <UART_SetConfig+0x348>)
 80103b6:	4293      	cmp	r3, r2
 80103b8:	d142      	bne.n	8010440 <UART_SetConfig+0x364>
 80103ba:	4b16      	ldr	r3, [pc, #88]	; (8010414 <UART_SetConfig+0x338>)
 80103bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80103be:	f003 0307 	and.w	r3, r3, #7
 80103c2:	2b05      	cmp	r3, #5
 80103c4:	d838      	bhi.n	8010438 <UART_SetConfig+0x35c>
 80103c6:	a201      	add	r2, pc, #4	; (adr r2, 80103cc <UART_SetConfig+0x2f0>)
 80103c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80103cc:	080103e5 	.word	0x080103e5
 80103d0:	080103ed 	.word	0x080103ed
 80103d4:	080103f5 	.word	0x080103f5
 80103d8:	080103fd 	.word	0x080103fd
 80103dc:	08010429 	.word	0x08010429
 80103e0:	08010431 	.word	0x08010431
 80103e4:	2300      	movs	r3, #0
 80103e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80103ea:	e24e      	b.n	801088a <UART_SetConfig+0x7ae>
 80103ec:	2304      	movs	r3, #4
 80103ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80103f2:	e24a      	b.n	801088a <UART_SetConfig+0x7ae>
 80103f4:	2308      	movs	r3, #8
 80103f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80103fa:	e246      	b.n	801088a <UART_SetConfig+0x7ae>
 80103fc:	2310      	movs	r3, #16
 80103fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010402:	e242      	b.n	801088a <UART_SetConfig+0x7ae>
 8010404:	cfff69f3 	.word	0xcfff69f3
 8010408:	58000c00 	.word	0x58000c00
 801040c:	11fff4ff 	.word	0x11fff4ff
 8010410:	40011000 	.word	0x40011000
 8010414:	58024400 	.word	0x58024400
 8010418:	40004400 	.word	0x40004400
 801041c:	40004800 	.word	0x40004800
 8010420:	40004c00 	.word	0x40004c00
 8010424:	40005000 	.word	0x40005000
 8010428:	2320      	movs	r3, #32
 801042a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801042e:	e22c      	b.n	801088a <UART_SetConfig+0x7ae>
 8010430:	2340      	movs	r3, #64	; 0x40
 8010432:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010436:	e228      	b.n	801088a <UART_SetConfig+0x7ae>
 8010438:	2380      	movs	r3, #128	; 0x80
 801043a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801043e:	e224      	b.n	801088a <UART_SetConfig+0x7ae>
 8010440:	697b      	ldr	r3, [r7, #20]
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	4ab1      	ldr	r2, [pc, #708]	; (801070c <UART_SetConfig+0x630>)
 8010446:	4293      	cmp	r3, r2
 8010448:	d176      	bne.n	8010538 <UART_SetConfig+0x45c>
 801044a:	4bb1      	ldr	r3, [pc, #708]	; (8010710 <UART_SetConfig+0x634>)
 801044c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801044e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010452:	2b28      	cmp	r3, #40	; 0x28
 8010454:	d86c      	bhi.n	8010530 <UART_SetConfig+0x454>
 8010456:	a201      	add	r2, pc, #4	; (adr r2, 801045c <UART_SetConfig+0x380>)
 8010458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801045c:	08010501 	.word	0x08010501
 8010460:	08010531 	.word	0x08010531
 8010464:	08010531 	.word	0x08010531
 8010468:	08010531 	.word	0x08010531
 801046c:	08010531 	.word	0x08010531
 8010470:	08010531 	.word	0x08010531
 8010474:	08010531 	.word	0x08010531
 8010478:	08010531 	.word	0x08010531
 801047c:	08010509 	.word	0x08010509
 8010480:	08010531 	.word	0x08010531
 8010484:	08010531 	.word	0x08010531
 8010488:	08010531 	.word	0x08010531
 801048c:	08010531 	.word	0x08010531
 8010490:	08010531 	.word	0x08010531
 8010494:	08010531 	.word	0x08010531
 8010498:	08010531 	.word	0x08010531
 801049c:	08010511 	.word	0x08010511
 80104a0:	08010531 	.word	0x08010531
 80104a4:	08010531 	.word	0x08010531
 80104a8:	08010531 	.word	0x08010531
 80104ac:	08010531 	.word	0x08010531
 80104b0:	08010531 	.word	0x08010531
 80104b4:	08010531 	.word	0x08010531
 80104b8:	08010531 	.word	0x08010531
 80104bc:	08010519 	.word	0x08010519
 80104c0:	08010531 	.word	0x08010531
 80104c4:	08010531 	.word	0x08010531
 80104c8:	08010531 	.word	0x08010531
 80104cc:	08010531 	.word	0x08010531
 80104d0:	08010531 	.word	0x08010531
 80104d4:	08010531 	.word	0x08010531
 80104d8:	08010531 	.word	0x08010531
 80104dc:	08010521 	.word	0x08010521
 80104e0:	08010531 	.word	0x08010531
 80104e4:	08010531 	.word	0x08010531
 80104e8:	08010531 	.word	0x08010531
 80104ec:	08010531 	.word	0x08010531
 80104f0:	08010531 	.word	0x08010531
 80104f4:	08010531 	.word	0x08010531
 80104f8:	08010531 	.word	0x08010531
 80104fc:	08010529 	.word	0x08010529
 8010500:	2301      	movs	r3, #1
 8010502:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010506:	e1c0      	b.n	801088a <UART_SetConfig+0x7ae>
 8010508:	2304      	movs	r3, #4
 801050a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801050e:	e1bc      	b.n	801088a <UART_SetConfig+0x7ae>
 8010510:	2308      	movs	r3, #8
 8010512:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010516:	e1b8      	b.n	801088a <UART_SetConfig+0x7ae>
 8010518:	2310      	movs	r3, #16
 801051a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801051e:	e1b4      	b.n	801088a <UART_SetConfig+0x7ae>
 8010520:	2320      	movs	r3, #32
 8010522:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010526:	e1b0      	b.n	801088a <UART_SetConfig+0x7ae>
 8010528:	2340      	movs	r3, #64	; 0x40
 801052a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801052e:	e1ac      	b.n	801088a <UART_SetConfig+0x7ae>
 8010530:	2380      	movs	r3, #128	; 0x80
 8010532:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010536:	e1a8      	b.n	801088a <UART_SetConfig+0x7ae>
 8010538:	697b      	ldr	r3, [r7, #20]
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	4a75      	ldr	r2, [pc, #468]	; (8010714 <UART_SetConfig+0x638>)
 801053e:	4293      	cmp	r3, r2
 8010540:	d130      	bne.n	80105a4 <UART_SetConfig+0x4c8>
 8010542:	4b73      	ldr	r3, [pc, #460]	; (8010710 <UART_SetConfig+0x634>)
 8010544:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010546:	f003 0307 	and.w	r3, r3, #7
 801054a:	2b05      	cmp	r3, #5
 801054c:	d826      	bhi.n	801059c <UART_SetConfig+0x4c0>
 801054e:	a201      	add	r2, pc, #4	; (adr r2, 8010554 <UART_SetConfig+0x478>)
 8010550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010554:	0801056d 	.word	0x0801056d
 8010558:	08010575 	.word	0x08010575
 801055c:	0801057d 	.word	0x0801057d
 8010560:	08010585 	.word	0x08010585
 8010564:	0801058d 	.word	0x0801058d
 8010568:	08010595 	.word	0x08010595
 801056c:	2300      	movs	r3, #0
 801056e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010572:	e18a      	b.n	801088a <UART_SetConfig+0x7ae>
 8010574:	2304      	movs	r3, #4
 8010576:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801057a:	e186      	b.n	801088a <UART_SetConfig+0x7ae>
 801057c:	2308      	movs	r3, #8
 801057e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010582:	e182      	b.n	801088a <UART_SetConfig+0x7ae>
 8010584:	2310      	movs	r3, #16
 8010586:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801058a:	e17e      	b.n	801088a <UART_SetConfig+0x7ae>
 801058c:	2320      	movs	r3, #32
 801058e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010592:	e17a      	b.n	801088a <UART_SetConfig+0x7ae>
 8010594:	2340      	movs	r3, #64	; 0x40
 8010596:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801059a:	e176      	b.n	801088a <UART_SetConfig+0x7ae>
 801059c:	2380      	movs	r3, #128	; 0x80
 801059e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80105a2:	e172      	b.n	801088a <UART_SetConfig+0x7ae>
 80105a4:	697b      	ldr	r3, [r7, #20]
 80105a6:	681b      	ldr	r3, [r3, #0]
 80105a8:	4a5b      	ldr	r2, [pc, #364]	; (8010718 <UART_SetConfig+0x63c>)
 80105aa:	4293      	cmp	r3, r2
 80105ac:	d130      	bne.n	8010610 <UART_SetConfig+0x534>
 80105ae:	4b58      	ldr	r3, [pc, #352]	; (8010710 <UART_SetConfig+0x634>)
 80105b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80105b2:	f003 0307 	and.w	r3, r3, #7
 80105b6:	2b05      	cmp	r3, #5
 80105b8:	d826      	bhi.n	8010608 <UART_SetConfig+0x52c>
 80105ba:	a201      	add	r2, pc, #4	; (adr r2, 80105c0 <UART_SetConfig+0x4e4>)
 80105bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105c0:	080105d9 	.word	0x080105d9
 80105c4:	080105e1 	.word	0x080105e1
 80105c8:	080105e9 	.word	0x080105e9
 80105cc:	080105f1 	.word	0x080105f1
 80105d0:	080105f9 	.word	0x080105f9
 80105d4:	08010601 	.word	0x08010601
 80105d8:	2300      	movs	r3, #0
 80105da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80105de:	e154      	b.n	801088a <UART_SetConfig+0x7ae>
 80105e0:	2304      	movs	r3, #4
 80105e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80105e6:	e150      	b.n	801088a <UART_SetConfig+0x7ae>
 80105e8:	2308      	movs	r3, #8
 80105ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80105ee:	e14c      	b.n	801088a <UART_SetConfig+0x7ae>
 80105f0:	2310      	movs	r3, #16
 80105f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80105f6:	e148      	b.n	801088a <UART_SetConfig+0x7ae>
 80105f8:	2320      	movs	r3, #32
 80105fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80105fe:	e144      	b.n	801088a <UART_SetConfig+0x7ae>
 8010600:	2340      	movs	r3, #64	; 0x40
 8010602:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010606:	e140      	b.n	801088a <UART_SetConfig+0x7ae>
 8010608:	2380      	movs	r3, #128	; 0x80
 801060a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801060e:	e13c      	b.n	801088a <UART_SetConfig+0x7ae>
 8010610:	697b      	ldr	r3, [r7, #20]
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	4a41      	ldr	r2, [pc, #260]	; (801071c <UART_SetConfig+0x640>)
 8010616:	4293      	cmp	r3, r2
 8010618:	f040 8082 	bne.w	8010720 <UART_SetConfig+0x644>
 801061c:	4b3c      	ldr	r3, [pc, #240]	; (8010710 <UART_SetConfig+0x634>)
 801061e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010620:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010624:	2b28      	cmp	r3, #40	; 0x28
 8010626:	d86d      	bhi.n	8010704 <UART_SetConfig+0x628>
 8010628:	a201      	add	r2, pc, #4	; (adr r2, 8010630 <UART_SetConfig+0x554>)
 801062a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801062e:	bf00      	nop
 8010630:	080106d5 	.word	0x080106d5
 8010634:	08010705 	.word	0x08010705
 8010638:	08010705 	.word	0x08010705
 801063c:	08010705 	.word	0x08010705
 8010640:	08010705 	.word	0x08010705
 8010644:	08010705 	.word	0x08010705
 8010648:	08010705 	.word	0x08010705
 801064c:	08010705 	.word	0x08010705
 8010650:	080106dd 	.word	0x080106dd
 8010654:	08010705 	.word	0x08010705
 8010658:	08010705 	.word	0x08010705
 801065c:	08010705 	.word	0x08010705
 8010660:	08010705 	.word	0x08010705
 8010664:	08010705 	.word	0x08010705
 8010668:	08010705 	.word	0x08010705
 801066c:	08010705 	.word	0x08010705
 8010670:	080106e5 	.word	0x080106e5
 8010674:	08010705 	.word	0x08010705
 8010678:	08010705 	.word	0x08010705
 801067c:	08010705 	.word	0x08010705
 8010680:	08010705 	.word	0x08010705
 8010684:	08010705 	.word	0x08010705
 8010688:	08010705 	.word	0x08010705
 801068c:	08010705 	.word	0x08010705
 8010690:	080106ed 	.word	0x080106ed
 8010694:	08010705 	.word	0x08010705
 8010698:	08010705 	.word	0x08010705
 801069c:	08010705 	.word	0x08010705
 80106a0:	08010705 	.word	0x08010705
 80106a4:	08010705 	.word	0x08010705
 80106a8:	08010705 	.word	0x08010705
 80106ac:	08010705 	.word	0x08010705
 80106b0:	080106f5 	.word	0x080106f5
 80106b4:	08010705 	.word	0x08010705
 80106b8:	08010705 	.word	0x08010705
 80106bc:	08010705 	.word	0x08010705
 80106c0:	08010705 	.word	0x08010705
 80106c4:	08010705 	.word	0x08010705
 80106c8:	08010705 	.word	0x08010705
 80106cc:	08010705 	.word	0x08010705
 80106d0:	080106fd 	.word	0x080106fd
 80106d4:	2301      	movs	r3, #1
 80106d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80106da:	e0d6      	b.n	801088a <UART_SetConfig+0x7ae>
 80106dc:	2304      	movs	r3, #4
 80106de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80106e2:	e0d2      	b.n	801088a <UART_SetConfig+0x7ae>
 80106e4:	2308      	movs	r3, #8
 80106e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80106ea:	e0ce      	b.n	801088a <UART_SetConfig+0x7ae>
 80106ec:	2310      	movs	r3, #16
 80106ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80106f2:	e0ca      	b.n	801088a <UART_SetConfig+0x7ae>
 80106f4:	2320      	movs	r3, #32
 80106f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80106fa:	e0c6      	b.n	801088a <UART_SetConfig+0x7ae>
 80106fc:	2340      	movs	r3, #64	; 0x40
 80106fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010702:	e0c2      	b.n	801088a <UART_SetConfig+0x7ae>
 8010704:	2380      	movs	r3, #128	; 0x80
 8010706:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801070a:	e0be      	b.n	801088a <UART_SetConfig+0x7ae>
 801070c:	40011400 	.word	0x40011400
 8010710:	58024400 	.word	0x58024400
 8010714:	40007800 	.word	0x40007800
 8010718:	40007c00 	.word	0x40007c00
 801071c:	40011800 	.word	0x40011800
 8010720:	697b      	ldr	r3, [r7, #20]
 8010722:	681b      	ldr	r3, [r3, #0]
 8010724:	4aad      	ldr	r2, [pc, #692]	; (80109dc <UART_SetConfig+0x900>)
 8010726:	4293      	cmp	r3, r2
 8010728:	d176      	bne.n	8010818 <UART_SetConfig+0x73c>
 801072a:	4bad      	ldr	r3, [pc, #692]	; (80109e0 <UART_SetConfig+0x904>)
 801072c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801072e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010732:	2b28      	cmp	r3, #40	; 0x28
 8010734:	d86c      	bhi.n	8010810 <UART_SetConfig+0x734>
 8010736:	a201      	add	r2, pc, #4	; (adr r2, 801073c <UART_SetConfig+0x660>)
 8010738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801073c:	080107e1 	.word	0x080107e1
 8010740:	08010811 	.word	0x08010811
 8010744:	08010811 	.word	0x08010811
 8010748:	08010811 	.word	0x08010811
 801074c:	08010811 	.word	0x08010811
 8010750:	08010811 	.word	0x08010811
 8010754:	08010811 	.word	0x08010811
 8010758:	08010811 	.word	0x08010811
 801075c:	080107e9 	.word	0x080107e9
 8010760:	08010811 	.word	0x08010811
 8010764:	08010811 	.word	0x08010811
 8010768:	08010811 	.word	0x08010811
 801076c:	08010811 	.word	0x08010811
 8010770:	08010811 	.word	0x08010811
 8010774:	08010811 	.word	0x08010811
 8010778:	08010811 	.word	0x08010811
 801077c:	080107f1 	.word	0x080107f1
 8010780:	08010811 	.word	0x08010811
 8010784:	08010811 	.word	0x08010811
 8010788:	08010811 	.word	0x08010811
 801078c:	08010811 	.word	0x08010811
 8010790:	08010811 	.word	0x08010811
 8010794:	08010811 	.word	0x08010811
 8010798:	08010811 	.word	0x08010811
 801079c:	080107f9 	.word	0x080107f9
 80107a0:	08010811 	.word	0x08010811
 80107a4:	08010811 	.word	0x08010811
 80107a8:	08010811 	.word	0x08010811
 80107ac:	08010811 	.word	0x08010811
 80107b0:	08010811 	.word	0x08010811
 80107b4:	08010811 	.word	0x08010811
 80107b8:	08010811 	.word	0x08010811
 80107bc:	08010801 	.word	0x08010801
 80107c0:	08010811 	.word	0x08010811
 80107c4:	08010811 	.word	0x08010811
 80107c8:	08010811 	.word	0x08010811
 80107cc:	08010811 	.word	0x08010811
 80107d0:	08010811 	.word	0x08010811
 80107d4:	08010811 	.word	0x08010811
 80107d8:	08010811 	.word	0x08010811
 80107dc:	08010809 	.word	0x08010809
 80107e0:	2301      	movs	r3, #1
 80107e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80107e6:	e050      	b.n	801088a <UART_SetConfig+0x7ae>
 80107e8:	2304      	movs	r3, #4
 80107ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80107ee:	e04c      	b.n	801088a <UART_SetConfig+0x7ae>
 80107f0:	2308      	movs	r3, #8
 80107f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80107f6:	e048      	b.n	801088a <UART_SetConfig+0x7ae>
 80107f8:	2310      	movs	r3, #16
 80107fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80107fe:	e044      	b.n	801088a <UART_SetConfig+0x7ae>
 8010800:	2320      	movs	r3, #32
 8010802:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010806:	e040      	b.n	801088a <UART_SetConfig+0x7ae>
 8010808:	2340      	movs	r3, #64	; 0x40
 801080a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801080e:	e03c      	b.n	801088a <UART_SetConfig+0x7ae>
 8010810:	2380      	movs	r3, #128	; 0x80
 8010812:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010816:	e038      	b.n	801088a <UART_SetConfig+0x7ae>
 8010818:	697b      	ldr	r3, [r7, #20]
 801081a:	681b      	ldr	r3, [r3, #0]
 801081c:	4a71      	ldr	r2, [pc, #452]	; (80109e4 <UART_SetConfig+0x908>)
 801081e:	4293      	cmp	r3, r2
 8010820:	d130      	bne.n	8010884 <UART_SetConfig+0x7a8>
 8010822:	4b6f      	ldr	r3, [pc, #444]	; (80109e0 <UART_SetConfig+0x904>)
 8010824:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010826:	f003 0307 	and.w	r3, r3, #7
 801082a:	2b05      	cmp	r3, #5
 801082c:	d826      	bhi.n	801087c <UART_SetConfig+0x7a0>
 801082e:	a201      	add	r2, pc, #4	; (adr r2, 8010834 <UART_SetConfig+0x758>)
 8010830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010834:	0801084d 	.word	0x0801084d
 8010838:	08010855 	.word	0x08010855
 801083c:	0801085d 	.word	0x0801085d
 8010840:	08010865 	.word	0x08010865
 8010844:	0801086d 	.word	0x0801086d
 8010848:	08010875 	.word	0x08010875
 801084c:	2302      	movs	r3, #2
 801084e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010852:	e01a      	b.n	801088a <UART_SetConfig+0x7ae>
 8010854:	2304      	movs	r3, #4
 8010856:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801085a:	e016      	b.n	801088a <UART_SetConfig+0x7ae>
 801085c:	2308      	movs	r3, #8
 801085e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010862:	e012      	b.n	801088a <UART_SetConfig+0x7ae>
 8010864:	2310      	movs	r3, #16
 8010866:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801086a:	e00e      	b.n	801088a <UART_SetConfig+0x7ae>
 801086c:	2320      	movs	r3, #32
 801086e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010872:	e00a      	b.n	801088a <UART_SetConfig+0x7ae>
 8010874:	2340      	movs	r3, #64	; 0x40
 8010876:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801087a:	e006      	b.n	801088a <UART_SetConfig+0x7ae>
 801087c:	2380      	movs	r3, #128	; 0x80
 801087e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010882:	e002      	b.n	801088a <UART_SetConfig+0x7ae>
 8010884:	2380      	movs	r3, #128	; 0x80
 8010886:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801088a:	697b      	ldr	r3, [r7, #20]
 801088c:	681b      	ldr	r3, [r3, #0]
 801088e:	4a55      	ldr	r2, [pc, #340]	; (80109e4 <UART_SetConfig+0x908>)
 8010890:	4293      	cmp	r3, r2
 8010892:	f040 80f8 	bne.w	8010a86 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010896:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801089a:	2b20      	cmp	r3, #32
 801089c:	dc46      	bgt.n	801092c <UART_SetConfig+0x850>
 801089e:	2b02      	cmp	r3, #2
 80108a0:	db75      	blt.n	801098e <UART_SetConfig+0x8b2>
 80108a2:	3b02      	subs	r3, #2
 80108a4:	2b1e      	cmp	r3, #30
 80108a6:	d872      	bhi.n	801098e <UART_SetConfig+0x8b2>
 80108a8:	a201      	add	r2, pc, #4	; (adr r2, 80108b0 <UART_SetConfig+0x7d4>)
 80108aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108ae:	bf00      	nop
 80108b0:	08010933 	.word	0x08010933
 80108b4:	0801098f 	.word	0x0801098f
 80108b8:	0801093b 	.word	0x0801093b
 80108bc:	0801098f 	.word	0x0801098f
 80108c0:	0801098f 	.word	0x0801098f
 80108c4:	0801098f 	.word	0x0801098f
 80108c8:	0801094b 	.word	0x0801094b
 80108cc:	0801098f 	.word	0x0801098f
 80108d0:	0801098f 	.word	0x0801098f
 80108d4:	0801098f 	.word	0x0801098f
 80108d8:	0801098f 	.word	0x0801098f
 80108dc:	0801098f 	.word	0x0801098f
 80108e0:	0801098f 	.word	0x0801098f
 80108e4:	0801098f 	.word	0x0801098f
 80108e8:	0801095b 	.word	0x0801095b
 80108ec:	0801098f 	.word	0x0801098f
 80108f0:	0801098f 	.word	0x0801098f
 80108f4:	0801098f 	.word	0x0801098f
 80108f8:	0801098f 	.word	0x0801098f
 80108fc:	0801098f 	.word	0x0801098f
 8010900:	0801098f 	.word	0x0801098f
 8010904:	0801098f 	.word	0x0801098f
 8010908:	0801098f 	.word	0x0801098f
 801090c:	0801098f 	.word	0x0801098f
 8010910:	0801098f 	.word	0x0801098f
 8010914:	0801098f 	.word	0x0801098f
 8010918:	0801098f 	.word	0x0801098f
 801091c:	0801098f 	.word	0x0801098f
 8010920:	0801098f 	.word	0x0801098f
 8010924:	0801098f 	.word	0x0801098f
 8010928:	08010981 	.word	0x08010981
 801092c:	2b40      	cmp	r3, #64	; 0x40
 801092e:	d02a      	beq.n	8010986 <UART_SetConfig+0x8aa>
 8010930:	e02d      	b.n	801098e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8010932:	f7fd fd4f 	bl	800e3d4 <HAL_RCCEx_GetD3PCLK1Freq>
 8010936:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8010938:	e02f      	b.n	801099a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801093a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801093e:	4618      	mov	r0, r3
 8010940:	f7fd fd5e 	bl	800e400 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010946:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010948:	e027      	b.n	801099a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801094a:	f107 0318 	add.w	r3, r7, #24
 801094e:	4618      	mov	r0, r3
 8010950:	f7fd feaa 	bl	800e6a8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010954:	69fb      	ldr	r3, [r7, #28]
 8010956:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010958:	e01f      	b.n	801099a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801095a:	4b21      	ldr	r3, [pc, #132]	; (80109e0 <UART_SetConfig+0x904>)
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	f003 0320 	and.w	r3, r3, #32
 8010962:	2b00      	cmp	r3, #0
 8010964:	d009      	beq.n	801097a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010966:	4b1e      	ldr	r3, [pc, #120]	; (80109e0 <UART_SetConfig+0x904>)
 8010968:	681b      	ldr	r3, [r3, #0]
 801096a:	08db      	lsrs	r3, r3, #3
 801096c:	f003 0303 	and.w	r3, r3, #3
 8010970:	4a1d      	ldr	r2, [pc, #116]	; (80109e8 <UART_SetConfig+0x90c>)
 8010972:	fa22 f303 	lsr.w	r3, r2, r3
 8010976:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010978:	e00f      	b.n	801099a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801097a:	4b1b      	ldr	r3, [pc, #108]	; (80109e8 <UART_SetConfig+0x90c>)
 801097c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801097e:	e00c      	b.n	801099a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010980:	4b1a      	ldr	r3, [pc, #104]	; (80109ec <UART_SetConfig+0x910>)
 8010982:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010984:	e009      	b.n	801099a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010986:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801098a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801098c:	e005      	b.n	801099a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801098e:	2300      	movs	r3, #0
 8010990:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8010992:	2301      	movs	r3, #1
 8010994:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8010998:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801099a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801099c:	2b00      	cmp	r3, #0
 801099e:	f000 81ee 	beq.w	8010d7e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80109a2:	697b      	ldr	r3, [r7, #20]
 80109a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80109a6:	4a12      	ldr	r2, [pc, #72]	; (80109f0 <UART_SetConfig+0x914>)
 80109a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80109ac:	461a      	mov	r2, r3
 80109ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80109b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80109b4:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80109b6:	697b      	ldr	r3, [r7, #20]
 80109b8:	685a      	ldr	r2, [r3, #4]
 80109ba:	4613      	mov	r3, r2
 80109bc:	005b      	lsls	r3, r3, #1
 80109be:	4413      	add	r3, r2
 80109c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80109c2:	429a      	cmp	r2, r3
 80109c4:	d305      	bcc.n	80109d2 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80109c6:	697b      	ldr	r3, [r7, #20]
 80109c8:	685b      	ldr	r3, [r3, #4]
 80109ca:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80109cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80109ce:	429a      	cmp	r2, r3
 80109d0:	d910      	bls.n	80109f4 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80109d2:	2301      	movs	r3, #1
 80109d4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80109d8:	e1d1      	b.n	8010d7e <UART_SetConfig+0xca2>
 80109da:	bf00      	nop
 80109dc:	40011c00 	.word	0x40011c00
 80109e0:	58024400 	.word	0x58024400
 80109e4:	58000c00 	.word	0x58000c00
 80109e8:	03d09000 	.word	0x03d09000
 80109ec:	003d0900 	.word	0x003d0900
 80109f0:	080153f8 	.word	0x080153f8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80109f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80109f6:	2200      	movs	r2, #0
 80109f8:	60bb      	str	r3, [r7, #8]
 80109fa:	60fa      	str	r2, [r7, #12]
 80109fc:	697b      	ldr	r3, [r7, #20]
 80109fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010a00:	4ac0      	ldr	r2, [pc, #768]	; (8010d04 <UART_SetConfig+0xc28>)
 8010a02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010a06:	b29b      	uxth	r3, r3
 8010a08:	2200      	movs	r2, #0
 8010a0a:	603b      	str	r3, [r7, #0]
 8010a0c:	607a      	str	r2, [r7, #4]
 8010a0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010a12:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010a16:	f7ef fc7b 	bl	8000310 <__aeabi_uldivmod>
 8010a1a:	4602      	mov	r2, r0
 8010a1c:	460b      	mov	r3, r1
 8010a1e:	4610      	mov	r0, r2
 8010a20:	4619      	mov	r1, r3
 8010a22:	f04f 0200 	mov.w	r2, #0
 8010a26:	f04f 0300 	mov.w	r3, #0
 8010a2a:	020b      	lsls	r3, r1, #8
 8010a2c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010a30:	0202      	lsls	r2, r0, #8
 8010a32:	6979      	ldr	r1, [r7, #20]
 8010a34:	6849      	ldr	r1, [r1, #4]
 8010a36:	0849      	lsrs	r1, r1, #1
 8010a38:	2000      	movs	r0, #0
 8010a3a:	460c      	mov	r4, r1
 8010a3c:	4605      	mov	r5, r0
 8010a3e:	eb12 0804 	adds.w	r8, r2, r4
 8010a42:	eb43 0905 	adc.w	r9, r3, r5
 8010a46:	697b      	ldr	r3, [r7, #20]
 8010a48:	685b      	ldr	r3, [r3, #4]
 8010a4a:	2200      	movs	r2, #0
 8010a4c:	469a      	mov	sl, r3
 8010a4e:	4693      	mov	fp, r2
 8010a50:	4652      	mov	r2, sl
 8010a52:	465b      	mov	r3, fp
 8010a54:	4640      	mov	r0, r8
 8010a56:	4649      	mov	r1, r9
 8010a58:	f7ef fc5a 	bl	8000310 <__aeabi_uldivmod>
 8010a5c:	4602      	mov	r2, r0
 8010a5e:	460b      	mov	r3, r1
 8010a60:	4613      	mov	r3, r2
 8010a62:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a66:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010a6a:	d308      	bcc.n	8010a7e <UART_SetConfig+0x9a2>
 8010a6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010a72:	d204      	bcs.n	8010a7e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8010a74:	697b      	ldr	r3, [r7, #20]
 8010a76:	681b      	ldr	r3, [r3, #0]
 8010a78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010a7a:	60da      	str	r2, [r3, #12]
 8010a7c:	e17f      	b.n	8010d7e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8010a7e:	2301      	movs	r3, #1
 8010a80:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8010a84:	e17b      	b.n	8010d7e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010a86:	697b      	ldr	r3, [r7, #20]
 8010a88:	69db      	ldr	r3, [r3, #28]
 8010a8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010a8e:	f040 80bd 	bne.w	8010c0c <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8010a92:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8010a96:	2b20      	cmp	r3, #32
 8010a98:	dc48      	bgt.n	8010b2c <UART_SetConfig+0xa50>
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	db7b      	blt.n	8010b96 <UART_SetConfig+0xaba>
 8010a9e:	2b20      	cmp	r3, #32
 8010aa0:	d879      	bhi.n	8010b96 <UART_SetConfig+0xaba>
 8010aa2:	a201      	add	r2, pc, #4	; (adr r2, 8010aa8 <UART_SetConfig+0x9cc>)
 8010aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010aa8:	08010b33 	.word	0x08010b33
 8010aac:	08010b3b 	.word	0x08010b3b
 8010ab0:	08010b97 	.word	0x08010b97
 8010ab4:	08010b97 	.word	0x08010b97
 8010ab8:	08010b43 	.word	0x08010b43
 8010abc:	08010b97 	.word	0x08010b97
 8010ac0:	08010b97 	.word	0x08010b97
 8010ac4:	08010b97 	.word	0x08010b97
 8010ac8:	08010b53 	.word	0x08010b53
 8010acc:	08010b97 	.word	0x08010b97
 8010ad0:	08010b97 	.word	0x08010b97
 8010ad4:	08010b97 	.word	0x08010b97
 8010ad8:	08010b97 	.word	0x08010b97
 8010adc:	08010b97 	.word	0x08010b97
 8010ae0:	08010b97 	.word	0x08010b97
 8010ae4:	08010b97 	.word	0x08010b97
 8010ae8:	08010b63 	.word	0x08010b63
 8010aec:	08010b97 	.word	0x08010b97
 8010af0:	08010b97 	.word	0x08010b97
 8010af4:	08010b97 	.word	0x08010b97
 8010af8:	08010b97 	.word	0x08010b97
 8010afc:	08010b97 	.word	0x08010b97
 8010b00:	08010b97 	.word	0x08010b97
 8010b04:	08010b97 	.word	0x08010b97
 8010b08:	08010b97 	.word	0x08010b97
 8010b0c:	08010b97 	.word	0x08010b97
 8010b10:	08010b97 	.word	0x08010b97
 8010b14:	08010b97 	.word	0x08010b97
 8010b18:	08010b97 	.word	0x08010b97
 8010b1c:	08010b97 	.word	0x08010b97
 8010b20:	08010b97 	.word	0x08010b97
 8010b24:	08010b97 	.word	0x08010b97
 8010b28:	08010b89 	.word	0x08010b89
 8010b2c:	2b40      	cmp	r3, #64	; 0x40
 8010b2e:	d02e      	beq.n	8010b8e <UART_SetConfig+0xab2>
 8010b30:	e031      	b.n	8010b96 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010b32:	f7fb fd6f 	bl	800c614 <HAL_RCC_GetPCLK1Freq>
 8010b36:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8010b38:	e033      	b.n	8010ba2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010b3a:	f7fb fd81 	bl	800c640 <HAL_RCC_GetPCLK2Freq>
 8010b3e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8010b40:	e02f      	b.n	8010ba2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010b42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010b46:	4618      	mov	r0, r3
 8010b48:	f7fd fc5a 	bl	800e400 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010b50:	e027      	b.n	8010ba2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010b52:	f107 0318 	add.w	r3, r7, #24
 8010b56:	4618      	mov	r0, r3
 8010b58:	f7fd fda6 	bl	800e6a8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010b5c:	69fb      	ldr	r3, [r7, #28]
 8010b5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010b60:	e01f      	b.n	8010ba2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010b62:	4b69      	ldr	r3, [pc, #420]	; (8010d08 <UART_SetConfig+0xc2c>)
 8010b64:	681b      	ldr	r3, [r3, #0]
 8010b66:	f003 0320 	and.w	r3, r3, #32
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d009      	beq.n	8010b82 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010b6e:	4b66      	ldr	r3, [pc, #408]	; (8010d08 <UART_SetConfig+0xc2c>)
 8010b70:	681b      	ldr	r3, [r3, #0]
 8010b72:	08db      	lsrs	r3, r3, #3
 8010b74:	f003 0303 	and.w	r3, r3, #3
 8010b78:	4a64      	ldr	r2, [pc, #400]	; (8010d0c <UART_SetConfig+0xc30>)
 8010b7a:	fa22 f303 	lsr.w	r3, r2, r3
 8010b7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010b80:	e00f      	b.n	8010ba2 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8010b82:	4b62      	ldr	r3, [pc, #392]	; (8010d0c <UART_SetConfig+0xc30>)
 8010b84:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010b86:	e00c      	b.n	8010ba2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010b88:	4b61      	ldr	r3, [pc, #388]	; (8010d10 <UART_SetConfig+0xc34>)
 8010b8a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010b8c:	e009      	b.n	8010ba2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010b8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010b92:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010b94:	e005      	b.n	8010ba2 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8010b96:	2300      	movs	r3, #0
 8010b98:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8010b9a:	2301      	movs	r3, #1
 8010b9c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8010ba0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010ba2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	f000 80ea 	beq.w	8010d7e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010baa:	697b      	ldr	r3, [r7, #20]
 8010bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010bae:	4a55      	ldr	r2, [pc, #340]	; (8010d04 <UART_SetConfig+0xc28>)
 8010bb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010bb4:	461a      	mov	r2, r3
 8010bb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010bb8:	fbb3 f3f2 	udiv	r3, r3, r2
 8010bbc:	005a      	lsls	r2, r3, #1
 8010bbe:	697b      	ldr	r3, [r7, #20]
 8010bc0:	685b      	ldr	r3, [r3, #4]
 8010bc2:	085b      	lsrs	r3, r3, #1
 8010bc4:	441a      	add	r2, r3
 8010bc6:	697b      	ldr	r3, [r7, #20]
 8010bc8:	685b      	ldr	r3, [r3, #4]
 8010bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8010bce:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bd2:	2b0f      	cmp	r3, #15
 8010bd4:	d916      	bls.n	8010c04 <UART_SetConfig+0xb28>
 8010bd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010bdc:	d212      	bcs.n	8010c04 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010be0:	b29b      	uxth	r3, r3
 8010be2:	f023 030f 	bic.w	r3, r3, #15
 8010be6:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bea:	085b      	lsrs	r3, r3, #1
 8010bec:	b29b      	uxth	r3, r3
 8010bee:	f003 0307 	and.w	r3, r3, #7
 8010bf2:	b29a      	uxth	r2, r3
 8010bf4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8010bf6:	4313      	orrs	r3, r2
 8010bf8:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8010bfa:	697b      	ldr	r3, [r7, #20]
 8010bfc:	681b      	ldr	r3, [r3, #0]
 8010bfe:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8010c00:	60da      	str	r2, [r3, #12]
 8010c02:	e0bc      	b.n	8010d7e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8010c04:	2301      	movs	r3, #1
 8010c06:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8010c0a:	e0b8      	b.n	8010d7e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010c0c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8010c10:	2b20      	cmp	r3, #32
 8010c12:	dc4b      	bgt.n	8010cac <UART_SetConfig+0xbd0>
 8010c14:	2b00      	cmp	r3, #0
 8010c16:	f2c0 8087 	blt.w	8010d28 <UART_SetConfig+0xc4c>
 8010c1a:	2b20      	cmp	r3, #32
 8010c1c:	f200 8084 	bhi.w	8010d28 <UART_SetConfig+0xc4c>
 8010c20:	a201      	add	r2, pc, #4	; (adr r2, 8010c28 <UART_SetConfig+0xb4c>)
 8010c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c26:	bf00      	nop
 8010c28:	08010cb3 	.word	0x08010cb3
 8010c2c:	08010cbb 	.word	0x08010cbb
 8010c30:	08010d29 	.word	0x08010d29
 8010c34:	08010d29 	.word	0x08010d29
 8010c38:	08010cc3 	.word	0x08010cc3
 8010c3c:	08010d29 	.word	0x08010d29
 8010c40:	08010d29 	.word	0x08010d29
 8010c44:	08010d29 	.word	0x08010d29
 8010c48:	08010cd3 	.word	0x08010cd3
 8010c4c:	08010d29 	.word	0x08010d29
 8010c50:	08010d29 	.word	0x08010d29
 8010c54:	08010d29 	.word	0x08010d29
 8010c58:	08010d29 	.word	0x08010d29
 8010c5c:	08010d29 	.word	0x08010d29
 8010c60:	08010d29 	.word	0x08010d29
 8010c64:	08010d29 	.word	0x08010d29
 8010c68:	08010ce3 	.word	0x08010ce3
 8010c6c:	08010d29 	.word	0x08010d29
 8010c70:	08010d29 	.word	0x08010d29
 8010c74:	08010d29 	.word	0x08010d29
 8010c78:	08010d29 	.word	0x08010d29
 8010c7c:	08010d29 	.word	0x08010d29
 8010c80:	08010d29 	.word	0x08010d29
 8010c84:	08010d29 	.word	0x08010d29
 8010c88:	08010d29 	.word	0x08010d29
 8010c8c:	08010d29 	.word	0x08010d29
 8010c90:	08010d29 	.word	0x08010d29
 8010c94:	08010d29 	.word	0x08010d29
 8010c98:	08010d29 	.word	0x08010d29
 8010c9c:	08010d29 	.word	0x08010d29
 8010ca0:	08010d29 	.word	0x08010d29
 8010ca4:	08010d29 	.word	0x08010d29
 8010ca8:	08010d1b 	.word	0x08010d1b
 8010cac:	2b40      	cmp	r3, #64	; 0x40
 8010cae:	d037      	beq.n	8010d20 <UART_SetConfig+0xc44>
 8010cb0:	e03a      	b.n	8010d28 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010cb2:	f7fb fcaf 	bl	800c614 <HAL_RCC_GetPCLK1Freq>
 8010cb6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8010cb8:	e03c      	b.n	8010d34 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010cba:	f7fb fcc1 	bl	800c640 <HAL_RCC_GetPCLK2Freq>
 8010cbe:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8010cc0:	e038      	b.n	8010d34 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010cc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010cc6:	4618      	mov	r0, r3
 8010cc8:	f7fd fb9a 	bl	800e400 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010cd0:	e030      	b.n	8010d34 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010cd2:	f107 0318 	add.w	r3, r7, #24
 8010cd6:	4618      	mov	r0, r3
 8010cd8:	f7fd fce6 	bl	800e6a8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010cdc:	69fb      	ldr	r3, [r7, #28]
 8010cde:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010ce0:	e028      	b.n	8010d34 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010ce2:	4b09      	ldr	r3, [pc, #36]	; (8010d08 <UART_SetConfig+0xc2c>)
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	f003 0320 	and.w	r3, r3, #32
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d012      	beq.n	8010d14 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010cee:	4b06      	ldr	r3, [pc, #24]	; (8010d08 <UART_SetConfig+0xc2c>)
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	08db      	lsrs	r3, r3, #3
 8010cf4:	f003 0303 	and.w	r3, r3, #3
 8010cf8:	4a04      	ldr	r2, [pc, #16]	; (8010d0c <UART_SetConfig+0xc30>)
 8010cfa:	fa22 f303 	lsr.w	r3, r2, r3
 8010cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010d00:	e018      	b.n	8010d34 <UART_SetConfig+0xc58>
 8010d02:	bf00      	nop
 8010d04:	080153f8 	.word	0x080153f8
 8010d08:	58024400 	.word	0x58024400
 8010d0c:	03d09000 	.word	0x03d09000
 8010d10:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8010d14:	4b24      	ldr	r3, [pc, #144]	; (8010da8 <UART_SetConfig+0xccc>)
 8010d16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010d18:	e00c      	b.n	8010d34 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010d1a:	4b24      	ldr	r3, [pc, #144]	; (8010dac <UART_SetConfig+0xcd0>)
 8010d1c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010d1e:	e009      	b.n	8010d34 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010d20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010d24:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010d26:	e005      	b.n	8010d34 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8010d28:	2300      	movs	r3, #0
 8010d2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8010d2c:	2301      	movs	r3, #1
 8010d2e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8010d32:	bf00      	nop
    }

    if (pclk != 0U)
 8010d34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d021      	beq.n	8010d7e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010d3a:	697b      	ldr	r3, [r7, #20]
 8010d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d3e:	4a1c      	ldr	r2, [pc, #112]	; (8010db0 <UART_SetConfig+0xcd4>)
 8010d40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010d44:	461a      	mov	r2, r3
 8010d46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010d48:	fbb3 f2f2 	udiv	r2, r3, r2
 8010d4c:	697b      	ldr	r3, [r7, #20]
 8010d4e:	685b      	ldr	r3, [r3, #4]
 8010d50:	085b      	lsrs	r3, r3, #1
 8010d52:	441a      	add	r2, r3
 8010d54:	697b      	ldr	r3, [r7, #20]
 8010d56:	685b      	ldr	r3, [r3, #4]
 8010d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8010d5c:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d60:	2b0f      	cmp	r3, #15
 8010d62:	d909      	bls.n	8010d78 <UART_SetConfig+0xc9c>
 8010d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010d6a:	d205      	bcs.n	8010d78 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d6e:	b29a      	uxth	r2, r3
 8010d70:	697b      	ldr	r3, [r7, #20]
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	60da      	str	r2, [r3, #12]
 8010d76:	e002      	b.n	8010d7e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8010d78:	2301      	movs	r3, #1
 8010d7a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010d7e:	697b      	ldr	r3, [r7, #20]
 8010d80:	2201      	movs	r2, #1
 8010d82:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8010d86:	697b      	ldr	r3, [r7, #20]
 8010d88:	2201      	movs	r2, #1
 8010d8a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010d8e:	697b      	ldr	r3, [r7, #20]
 8010d90:	2200      	movs	r2, #0
 8010d92:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8010d94:	697b      	ldr	r3, [r7, #20]
 8010d96:	2200      	movs	r2, #0
 8010d98:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8010d9a:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8010d9e:	4618      	mov	r0, r3
 8010da0:	3748      	adds	r7, #72	; 0x48
 8010da2:	46bd      	mov	sp, r7
 8010da4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010da8:	03d09000 	.word	0x03d09000
 8010dac:	003d0900 	.word	0x003d0900
 8010db0:	080153f8 	.word	0x080153f8

08010db4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010db4:	b480      	push	{r7}
 8010db6:	b083      	sub	sp, #12
 8010db8:	af00      	add	r7, sp, #0
 8010dba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010dc0:	f003 0301 	and.w	r3, r3, #1
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	d00a      	beq.n	8010dde <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	681b      	ldr	r3, [r3, #0]
 8010dcc:	685b      	ldr	r3, [r3, #4]
 8010dce:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8010dd2:	687b      	ldr	r3, [r7, #4]
 8010dd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	681b      	ldr	r3, [r3, #0]
 8010dda:	430a      	orrs	r2, r1
 8010ddc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010de2:	f003 0302 	and.w	r3, r3, #2
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d00a      	beq.n	8010e00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	685b      	ldr	r3, [r3, #4]
 8010df0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	430a      	orrs	r2, r1
 8010dfe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010e04:	f003 0304 	and.w	r3, r3, #4
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d00a      	beq.n	8010e22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	681b      	ldr	r3, [r3, #0]
 8010e10:	685b      	ldr	r3, [r3, #4]
 8010e12:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	681b      	ldr	r3, [r3, #0]
 8010e1e:	430a      	orrs	r2, r1
 8010e20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010e26:	f003 0308 	and.w	r3, r3, #8
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d00a      	beq.n	8010e44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	681b      	ldr	r3, [r3, #0]
 8010e32:	685b      	ldr	r3, [r3, #4]
 8010e34:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8010e38:	687b      	ldr	r3, [r7, #4]
 8010e3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	430a      	orrs	r2, r1
 8010e42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010e48:	f003 0310 	and.w	r3, r3, #16
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	d00a      	beq.n	8010e66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	681b      	ldr	r3, [r3, #0]
 8010e54:	689b      	ldr	r3, [r3, #8]
 8010e56:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	681b      	ldr	r3, [r3, #0]
 8010e62:	430a      	orrs	r2, r1
 8010e64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010e6a:	f003 0320 	and.w	r3, r3, #32
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d00a      	beq.n	8010e88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	689b      	ldr	r3, [r3, #8]
 8010e78:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	681b      	ldr	r3, [r3, #0]
 8010e84:	430a      	orrs	r2, r1
 8010e86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	d01a      	beq.n	8010eca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	681b      	ldr	r3, [r3, #0]
 8010e98:	685b      	ldr	r3, [r3, #4]
 8010e9a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	681b      	ldr	r3, [r3, #0]
 8010ea6:	430a      	orrs	r2, r1
 8010ea8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010eae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010eb2:	d10a      	bne.n	8010eca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	685b      	ldr	r3, [r3, #4]
 8010eba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	430a      	orrs	r2, r1
 8010ec8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	d00a      	beq.n	8010eec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	681b      	ldr	r3, [r3, #0]
 8010eda:	685b      	ldr	r3, [r3, #4]
 8010edc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	430a      	orrs	r2, r1
 8010eea:	605a      	str	r2, [r3, #4]
  }
}
 8010eec:	bf00      	nop
 8010eee:	370c      	adds	r7, #12
 8010ef0:	46bd      	mov	sp, r7
 8010ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ef6:	4770      	bx	lr

08010ef8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010ef8:	b580      	push	{r7, lr}
 8010efa:	b098      	sub	sp, #96	; 0x60
 8010efc:	af02      	add	r7, sp, #8
 8010efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	2200      	movs	r2, #0
 8010f04:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010f08:	f7f4 fef2 	bl	8005cf0 <HAL_GetTick>
 8010f0c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	681b      	ldr	r3, [r3, #0]
 8010f12:	681b      	ldr	r3, [r3, #0]
 8010f14:	f003 0308 	and.w	r3, r3, #8
 8010f18:	2b08      	cmp	r3, #8
 8010f1a:	d12f      	bne.n	8010f7c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010f1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8010f20:	9300      	str	r3, [sp, #0]
 8010f22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010f24:	2200      	movs	r2, #0
 8010f26:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8010f2a:	6878      	ldr	r0, [r7, #4]
 8010f2c:	f000 f88e 	bl	801104c <UART_WaitOnFlagUntilTimeout>
 8010f30:	4603      	mov	r3, r0
 8010f32:	2b00      	cmp	r3, #0
 8010f34:	d022      	beq.n	8010f7c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f3e:	e853 3f00 	ldrex	r3, [r3]
 8010f42:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8010f44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010f46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010f4a:	653b      	str	r3, [r7, #80]	; 0x50
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	681b      	ldr	r3, [r3, #0]
 8010f50:	461a      	mov	r2, r3
 8010f52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010f54:	647b      	str	r3, [r7, #68]	; 0x44
 8010f56:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f58:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8010f5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010f5c:	e841 2300 	strex	r3, r2, [r1]
 8010f60:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8010f62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010f64:	2b00      	cmp	r3, #0
 8010f66:	d1e6      	bne.n	8010f36 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	2220      	movs	r2, #32
 8010f6c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	2200      	movs	r2, #0
 8010f74:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010f78:	2303      	movs	r3, #3
 8010f7a:	e063      	b.n	8011044 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	681b      	ldr	r3, [r3, #0]
 8010f80:	681b      	ldr	r3, [r3, #0]
 8010f82:	f003 0304 	and.w	r3, r3, #4
 8010f86:	2b04      	cmp	r3, #4
 8010f88:	d149      	bne.n	801101e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010f8a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8010f8e:	9300      	str	r3, [sp, #0]
 8010f90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010f92:	2200      	movs	r2, #0
 8010f94:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8010f98:	6878      	ldr	r0, [r7, #4]
 8010f9a:	f000 f857 	bl	801104c <UART_WaitOnFlagUntilTimeout>
 8010f9e:	4603      	mov	r3, r0
 8010fa0:	2b00      	cmp	r3, #0
 8010fa2:	d03c      	beq.n	801101e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	681b      	ldr	r3, [r3, #0]
 8010fa8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fac:	e853 3f00 	ldrex	r3, [r3]
 8010fb0:	623b      	str	r3, [r7, #32]
   return(result);
 8010fb2:	6a3b      	ldr	r3, [r7, #32]
 8010fb4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8010fb8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	681b      	ldr	r3, [r3, #0]
 8010fbe:	461a      	mov	r2, r3
 8010fc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010fc2:	633b      	str	r3, [r7, #48]	; 0x30
 8010fc4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fc6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010fc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010fca:	e841 2300 	strex	r3, r2, [r1]
 8010fce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8010fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010fd2:	2b00      	cmp	r3, #0
 8010fd4:	d1e6      	bne.n	8010fa4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	681b      	ldr	r3, [r3, #0]
 8010fda:	3308      	adds	r3, #8
 8010fdc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fde:	693b      	ldr	r3, [r7, #16]
 8010fe0:	e853 3f00 	ldrex	r3, [r3]
 8010fe4:	60fb      	str	r3, [r7, #12]
   return(result);
 8010fe6:	68fb      	ldr	r3, [r7, #12]
 8010fe8:	f023 0301 	bic.w	r3, r3, #1
 8010fec:	64bb      	str	r3, [r7, #72]	; 0x48
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	3308      	adds	r3, #8
 8010ff4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010ff6:	61fa      	str	r2, [r7, #28]
 8010ff8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ffa:	69b9      	ldr	r1, [r7, #24]
 8010ffc:	69fa      	ldr	r2, [r7, #28]
 8010ffe:	e841 2300 	strex	r3, r2, [r1]
 8011002:	617b      	str	r3, [r7, #20]
   return(result);
 8011004:	697b      	ldr	r3, [r7, #20]
 8011006:	2b00      	cmp	r3, #0
 8011008:	d1e5      	bne.n	8010fd6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	2220      	movs	r2, #32
 801100e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	2200      	movs	r2, #0
 8011016:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801101a:	2303      	movs	r3, #3
 801101c:	e012      	b.n	8011044 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	2220      	movs	r2, #32
 8011022:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	2220      	movs	r2, #32
 801102a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	2200      	movs	r2, #0
 8011032:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	2200      	movs	r2, #0
 8011038:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	2200      	movs	r2, #0
 801103e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011042:	2300      	movs	r3, #0
}
 8011044:	4618      	mov	r0, r3
 8011046:	3758      	adds	r7, #88	; 0x58
 8011048:	46bd      	mov	sp, r7
 801104a:	bd80      	pop	{r7, pc}

0801104c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801104c:	b580      	push	{r7, lr}
 801104e:	b084      	sub	sp, #16
 8011050:	af00      	add	r7, sp, #0
 8011052:	60f8      	str	r0, [r7, #12]
 8011054:	60b9      	str	r1, [r7, #8]
 8011056:	603b      	str	r3, [r7, #0]
 8011058:	4613      	mov	r3, r2
 801105a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801105c:	e049      	b.n	80110f2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801105e:	69bb      	ldr	r3, [r7, #24]
 8011060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011064:	d045      	beq.n	80110f2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011066:	f7f4 fe43 	bl	8005cf0 <HAL_GetTick>
 801106a:	4602      	mov	r2, r0
 801106c:	683b      	ldr	r3, [r7, #0]
 801106e:	1ad3      	subs	r3, r2, r3
 8011070:	69ba      	ldr	r2, [r7, #24]
 8011072:	429a      	cmp	r2, r3
 8011074:	d302      	bcc.n	801107c <UART_WaitOnFlagUntilTimeout+0x30>
 8011076:	69bb      	ldr	r3, [r7, #24]
 8011078:	2b00      	cmp	r3, #0
 801107a:	d101      	bne.n	8011080 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801107c:	2303      	movs	r3, #3
 801107e:	e048      	b.n	8011112 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8011080:	68fb      	ldr	r3, [r7, #12]
 8011082:	681b      	ldr	r3, [r3, #0]
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	f003 0304 	and.w	r3, r3, #4
 801108a:	2b00      	cmp	r3, #0
 801108c:	d031      	beq.n	80110f2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	681b      	ldr	r3, [r3, #0]
 8011092:	69db      	ldr	r3, [r3, #28]
 8011094:	f003 0308 	and.w	r3, r3, #8
 8011098:	2b08      	cmp	r3, #8
 801109a:	d110      	bne.n	80110be <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801109c:	68fb      	ldr	r3, [r7, #12]
 801109e:	681b      	ldr	r3, [r3, #0]
 80110a0:	2208      	movs	r2, #8
 80110a2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80110a4:	68f8      	ldr	r0, [r7, #12]
 80110a6:	f000 f839 	bl	801111c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80110aa:	68fb      	ldr	r3, [r7, #12]
 80110ac:	2208      	movs	r2, #8
 80110ae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80110b2:	68fb      	ldr	r3, [r7, #12]
 80110b4:	2200      	movs	r2, #0
 80110b6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 80110ba:	2301      	movs	r3, #1
 80110bc:	e029      	b.n	8011112 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80110be:	68fb      	ldr	r3, [r7, #12]
 80110c0:	681b      	ldr	r3, [r3, #0]
 80110c2:	69db      	ldr	r3, [r3, #28]
 80110c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80110c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80110cc:	d111      	bne.n	80110f2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80110ce:	68fb      	ldr	r3, [r7, #12]
 80110d0:	681b      	ldr	r3, [r3, #0]
 80110d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80110d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80110d8:	68f8      	ldr	r0, [r7, #12]
 80110da:	f000 f81f 	bl	801111c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80110de:	68fb      	ldr	r3, [r7, #12]
 80110e0:	2220      	movs	r2, #32
 80110e2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80110e6:	68fb      	ldr	r3, [r7, #12]
 80110e8:	2200      	movs	r2, #0
 80110ea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80110ee:	2303      	movs	r3, #3
 80110f0:	e00f      	b.n	8011112 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80110f2:	68fb      	ldr	r3, [r7, #12]
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	69da      	ldr	r2, [r3, #28]
 80110f8:	68bb      	ldr	r3, [r7, #8]
 80110fa:	4013      	ands	r3, r2
 80110fc:	68ba      	ldr	r2, [r7, #8]
 80110fe:	429a      	cmp	r2, r3
 8011100:	bf0c      	ite	eq
 8011102:	2301      	moveq	r3, #1
 8011104:	2300      	movne	r3, #0
 8011106:	b2db      	uxtb	r3, r3
 8011108:	461a      	mov	r2, r3
 801110a:	79fb      	ldrb	r3, [r7, #7]
 801110c:	429a      	cmp	r2, r3
 801110e:	d0a6      	beq.n	801105e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011110:	2300      	movs	r3, #0
}
 8011112:	4618      	mov	r0, r3
 8011114:	3710      	adds	r7, #16
 8011116:	46bd      	mov	sp, r7
 8011118:	bd80      	pop	{r7, pc}
	...

0801111c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801111c:	b480      	push	{r7}
 801111e:	b095      	sub	sp, #84	; 0x54
 8011120:	af00      	add	r7, sp, #0
 8011122:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	681b      	ldr	r3, [r3, #0]
 8011128:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801112a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801112c:	e853 3f00 	ldrex	r3, [r3]
 8011130:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8011132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011134:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011138:	64fb      	str	r3, [r7, #76]	; 0x4c
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	461a      	mov	r2, r3
 8011140:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011142:	643b      	str	r3, [r7, #64]	; 0x40
 8011144:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011146:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011148:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801114a:	e841 2300 	strex	r3, r2, [r1]
 801114e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8011150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011152:	2b00      	cmp	r3, #0
 8011154:	d1e6      	bne.n	8011124 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	681b      	ldr	r3, [r3, #0]
 801115a:	3308      	adds	r3, #8
 801115c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801115e:	6a3b      	ldr	r3, [r7, #32]
 8011160:	e853 3f00 	ldrex	r3, [r3]
 8011164:	61fb      	str	r3, [r7, #28]
   return(result);
 8011166:	69fa      	ldr	r2, [r7, #28]
 8011168:	4b1e      	ldr	r3, [pc, #120]	; (80111e4 <UART_EndRxTransfer+0xc8>)
 801116a:	4013      	ands	r3, r2
 801116c:	64bb      	str	r3, [r7, #72]	; 0x48
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	681b      	ldr	r3, [r3, #0]
 8011172:	3308      	adds	r3, #8
 8011174:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011176:	62fa      	str	r2, [r7, #44]	; 0x2c
 8011178:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801117a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801117c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801117e:	e841 2300 	strex	r3, r2, [r1]
 8011182:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011186:	2b00      	cmp	r3, #0
 8011188:	d1e5      	bne.n	8011156 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801118e:	2b01      	cmp	r3, #1
 8011190:	d118      	bne.n	80111c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011198:	68fb      	ldr	r3, [r7, #12]
 801119a:	e853 3f00 	ldrex	r3, [r3]
 801119e:	60bb      	str	r3, [r7, #8]
   return(result);
 80111a0:	68bb      	ldr	r3, [r7, #8]
 80111a2:	f023 0310 	bic.w	r3, r3, #16
 80111a6:	647b      	str	r3, [r7, #68]	; 0x44
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	461a      	mov	r2, r3
 80111ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80111b0:	61bb      	str	r3, [r7, #24]
 80111b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111b4:	6979      	ldr	r1, [r7, #20]
 80111b6:	69ba      	ldr	r2, [r7, #24]
 80111b8:	e841 2300 	strex	r3, r2, [r1]
 80111bc:	613b      	str	r3, [r7, #16]
   return(result);
 80111be:	693b      	ldr	r3, [r7, #16]
 80111c0:	2b00      	cmp	r3, #0
 80111c2:	d1e6      	bne.n	8011192 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	2220      	movs	r2, #32
 80111c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	2200      	movs	r2, #0
 80111d0:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	2200      	movs	r2, #0
 80111d6:	675a      	str	r2, [r3, #116]	; 0x74
}
 80111d8:	bf00      	nop
 80111da:	3754      	adds	r7, #84	; 0x54
 80111dc:	46bd      	mov	sp, r7
 80111de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111e2:	4770      	bx	lr
 80111e4:	effffffe 	.word	0xeffffffe

080111e8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80111e8:	b480      	push	{r7}
 80111ea:	b085      	sub	sp, #20
 80111ec:	af00      	add	r7, sp, #0
 80111ee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80111f6:	2b01      	cmp	r3, #1
 80111f8:	d101      	bne.n	80111fe <HAL_UARTEx_DisableFifoMode+0x16>
 80111fa:	2302      	movs	r3, #2
 80111fc:	e027      	b.n	801124e <HAL_UARTEx_DisableFifoMode+0x66>
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	2201      	movs	r2, #1
 8011202:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	2224      	movs	r2, #36	; 0x24
 801120a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	681b      	ldr	r3, [r3, #0]
 8011212:	681b      	ldr	r3, [r3, #0]
 8011214:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	681b      	ldr	r3, [r3, #0]
 801121a:	681a      	ldr	r2, [r3, #0]
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	681b      	ldr	r3, [r3, #0]
 8011220:	f022 0201 	bic.w	r2, r2, #1
 8011224:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011226:	68fb      	ldr	r3, [r7, #12]
 8011228:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 801122c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	2200      	movs	r2, #0
 8011232:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	681b      	ldr	r3, [r3, #0]
 8011238:	68fa      	ldr	r2, [r7, #12]
 801123a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	2220      	movs	r2, #32
 8011240:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	2200      	movs	r2, #0
 8011248:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 801124c:	2300      	movs	r3, #0
}
 801124e:	4618      	mov	r0, r3
 8011250:	3714      	adds	r7, #20
 8011252:	46bd      	mov	sp, r7
 8011254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011258:	4770      	bx	lr

0801125a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801125a:	b580      	push	{r7, lr}
 801125c:	b084      	sub	sp, #16
 801125e:	af00      	add	r7, sp, #0
 8011260:	6078      	str	r0, [r7, #4]
 8011262:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 801126a:	2b01      	cmp	r3, #1
 801126c:	d101      	bne.n	8011272 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801126e:	2302      	movs	r3, #2
 8011270:	e02d      	b.n	80112ce <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	2201      	movs	r2, #1
 8011276:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	2224      	movs	r2, #36	; 0x24
 801127e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	681b      	ldr	r3, [r3, #0]
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	681b      	ldr	r3, [r3, #0]
 801128e:	681a      	ldr	r2, [r3, #0]
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	681b      	ldr	r3, [r3, #0]
 8011294:	f022 0201 	bic.w	r2, r2, #1
 8011298:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	681b      	ldr	r3, [r3, #0]
 801129e:	689b      	ldr	r3, [r3, #8]
 80112a0:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	681b      	ldr	r3, [r3, #0]
 80112a8:	683a      	ldr	r2, [r7, #0]
 80112aa:	430a      	orrs	r2, r1
 80112ac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80112ae:	6878      	ldr	r0, [r7, #4]
 80112b0:	f000 f850 	bl	8011354 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	681b      	ldr	r3, [r3, #0]
 80112b8:	68fa      	ldr	r2, [r7, #12]
 80112ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	2220      	movs	r2, #32
 80112c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80112c4:	687b      	ldr	r3, [r7, #4]
 80112c6:	2200      	movs	r2, #0
 80112c8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80112cc:	2300      	movs	r3, #0
}
 80112ce:	4618      	mov	r0, r3
 80112d0:	3710      	adds	r7, #16
 80112d2:	46bd      	mov	sp, r7
 80112d4:	bd80      	pop	{r7, pc}

080112d6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80112d6:	b580      	push	{r7, lr}
 80112d8:	b084      	sub	sp, #16
 80112da:	af00      	add	r7, sp, #0
 80112dc:	6078      	str	r0, [r7, #4]
 80112de:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80112e6:	2b01      	cmp	r3, #1
 80112e8:	d101      	bne.n	80112ee <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80112ea:	2302      	movs	r3, #2
 80112ec:	e02d      	b.n	801134a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	2201      	movs	r2, #1
 80112f2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	2224      	movs	r2, #36	; 0x24
 80112fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	681b      	ldr	r3, [r3, #0]
 8011302:	681b      	ldr	r3, [r3, #0]
 8011304:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	681a      	ldr	r2, [r3, #0]
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	681b      	ldr	r3, [r3, #0]
 8011310:	f022 0201 	bic.w	r2, r2, #1
 8011314:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	681b      	ldr	r3, [r3, #0]
 801131a:	689b      	ldr	r3, [r3, #8]
 801131c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	681b      	ldr	r3, [r3, #0]
 8011324:	683a      	ldr	r2, [r7, #0]
 8011326:	430a      	orrs	r2, r1
 8011328:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801132a:	6878      	ldr	r0, [r7, #4]
 801132c:	f000 f812 	bl	8011354 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	681b      	ldr	r3, [r3, #0]
 8011334:	68fa      	ldr	r2, [r7, #12]
 8011336:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	2220      	movs	r2, #32
 801133c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	2200      	movs	r2, #0
 8011344:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011348:	2300      	movs	r3, #0
}
 801134a:	4618      	mov	r0, r3
 801134c:	3710      	adds	r7, #16
 801134e:	46bd      	mov	sp, r7
 8011350:	bd80      	pop	{r7, pc}
	...

08011354 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011354:	b480      	push	{r7}
 8011356:	b085      	sub	sp, #20
 8011358:	af00      	add	r7, sp, #0
 801135a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011360:	2b00      	cmp	r3, #0
 8011362:	d108      	bne.n	8011376 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	2201      	movs	r2, #1
 8011368:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	2201      	movs	r2, #1
 8011370:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011374:	e031      	b.n	80113da <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011376:	2310      	movs	r3, #16
 8011378:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801137a:	2310      	movs	r3, #16
 801137c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	681b      	ldr	r3, [r3, #0]
 8011382:	689b      	ldr	r3, [r3, #8]
 8011384:	0e5b      	lsrs	r3, r3, #25
 8011386:	b2db      	uxtb	r3, r3
 8011388:	f003 0307 	and.w	r3, r3, #7
 801138c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	681b      	ldr	r3, [r3, #0]
 8011392:	689b      	ldr	r3, [r3, #8]
 8011394:	0f5b      	lsrs	r3, r3, #29
 8011396:	b2db      	uxtb	r3, r3
 8011398:	f003 0307 	and.w	r3, r3, #7
 801139c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801139e:	7bbb      	ldrb	r3, [r7, #14]
 80113a0:	7b3a      	ldrb	r2, [r7, #12]
 80113a2:	4911      	ldr	r1, [pc, #68]	; (80113e8 <UARTEx_SetNbDataToProcess+0x94>)
 80113a4:	5c8a      	ldrb	r2, [r1, r2]
 80113a6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80113aa:	7b3a      	ldrb	r2, [r7, #12]
 80113ac:	490f      	ldr	r1, [pc, #60]	; (80113ec <UARTEx_SetNbDataToProcess+0x98>)
 80113ae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80113b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80113b4:	b29a      	uxth	r2, r3
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80113bc:	7bfb      	ldrb	r3, [r7, #15]
 80113be:	7b7a      	ldrb	r2, [r7, #13]
 80113c0:	4909      	ldr	r1, [pc, #36]	; (80113e8 <UARTEx_SetNbDataToProcess+0x94>)
 80113c2:	5c8a      	ldrb	r2, [r1, r2]
 80113c4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80113c8:	7b7a      	ldrb	r2, [r7, #13]
 80113ca:	4908      	ldr	r1, [pc, #32]	; (80113ec <UARTEx_SetNbDataToProcess+0x98>)
 80113cc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80113ce:	fb93 f3f2 	sdiv	r3, r3, r2
 80113d2:	b29a      	uxth	r2, r3
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80113da:	bf00      	nop
 80113dc:	3714      	adds	r7, #20
 80113de:	46bd      	mov	sp, r7
 80113e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113e4:	4770      	bx	lr
 80113e6:	bf00      	nop
 80113e8:	08015410 	.word	0x08015410
 80113ec:	08015418 	.word	0x08015418

080113f0 <__NVIC_SetPriority>:
{
 80113f0:	b480      	push	{r7}
 80113f2:	b083      	sub	sp, #12
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	4603      	mov	r3, r0
 80113f8:	6039      	str	r1, [r7, #0]
 80113fa:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80113fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8011400:	2b00      	cmp	r3, #0
 8011402:	db0a      	blt.n	801141a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8011404:	683b      	ldr	r3, [r7, #0]
 8011406:	b2da      	uxtb	r2, r3
 8011408:	490c      	ldr	r1, [pc, #48]	; (801143c <__NVIC_SetPriority+0x4c>)
 801140a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801140e:	0112      	lsls	r2, r2, #4
 8011410:	b2d2      	uxtb	r2, r2
 8011412:	440b      	add	r3, r1
 8011414:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8011418:	e00a      	b.n	8011430 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801141a:	683b      	ldr	r3, [r7, #0]
 801141c:	b2da      	uxtb	r2, r3
 801141e:	4908      	ldr	r1, [pc, #32]	; (8011440 <__NVIC_SetPriority+0x50>)
 8011420:	88fb      	ldrh	r3, [r7, #6]
 8011422:	f003 030f 	and.w	r3, r3, #15
 8011426:	3b04      	subs	r3, #4
 8011428:	0112      	lsls	r2, r2, #4
 801142a:	b2d2      	uxtb	r2, r2
 801142c:	440b      	add	r3, r1
 801142e:	761a      	strb	r2, [r3, #24]
}
 8011430:	bf00      	nop
 8011432:	370c      	adds	r7, #12
 8011434:	46bd      	mov	sp, r7
 8011436:	f85d 7b04 	ldr.w	r7, [sp], #4
 801143a:	4770      	bx	lr
 801143c:	e000e100 	.word	0xe000e100
 8011440:	e000ed00 	.word	0xe000ed00

08011444 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8011444:	b580      	push	{r7, lr}
 8011446:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8011448:	4b05      	ldr	r3, [pc, #20]	; (8011460 <SysTick_Handler+0x1c>)
 801144a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 801144c:	f002 fa04 	bl	8013858 <xTaskGetSchedulerState>
 8011450:	4603      	mov	r3, r0
 8011452:	2b01      	cmp	r3, #1
 8011454:	d001      	beq.n	801145a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8011456:	f003 fb6f 	bl	8014b38 <xPortSysTickHandler>
  }
}
 801145a:	bf00      	nop
 801145c:	bd80      	pop	{r7, pc}
 801145e:	bf00      	nop
 8011460:	e000e010 	.word	0xe000e010

08011464 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8011464:	b580      	push	{r7, lr}
 8011466:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8011468:	2100      	movs	r1, #0
 801146a:	f06f 0004 	mvn.w	r0, #4
 801146e:	f7ff ffbf 	bl	80113f0 <__NVIC_SetPriority>
#endif
}
 8011472:	bf00      	nop
 8011474:	bd80      	pop	{r7, pc}
	...

08011478 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8011478:	b480      	push	{r7}
 801147a:	b083      	sub	sp, #12
 801147c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801147e:	f3ef 8305 	mrs	r3, IPSR
 8011482:	603b      	str	r3, [r7, #0]
  return(result);
 8011484:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8011486:	2b00      	cmp	r3, #0
 8011488:	d003      	beq.n	8011492 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 801148a:	f06f 0305 	mvn.w	r3, #5
 801148e:	607b      	str	r3, [r7, #4]
 8011490:	e00c      	b.n	80114ac <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8011492:	4b0a      	ldr	r3, [pc, #40]	; (80114bc <osKernelInitialize+0x44>)
 8011494:	681b      	ldr	r3, [r3, #0]
 8011496:	2b00      	cmp	r3, #0
 8011498:	d105      	bne.n	80114a6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 801149a:	4b08      	ldr	r3, [pc, #32]	; (80114bc <osKernelInitialize+0x44>)
 801149c:	2201      	movs	r2, #1
 801149e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80114a0:	2300      	movs	r3, #0
 80114a2:	607b      	str	r3, [r7, #4]
 80114a4:	e002      	b.n	80114ac <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80114a6:	f04f 33ff 	mov.w	r3, #4294967295
 80114aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80114ac:	687b      	ldr	r3, [r7, #4]
}
 80114ae:	4618      	mov	r0, r3
 80114b0:	370c      	adds	r7, #12
 80114b2:	46bd      	mov	sp, r7
 80114b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114b8:	4770      	bx	lr
 80114ba:	bf00      	nop
 80114bc:	24001394 	.word	0x24001394

080114c0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80114c0:	b580      	push	{r7, lr}
 80114c2:	b082      	sub	sp, #8
 80114c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80114c6:	f3ef 8305 	mrs	r3, IPSR
 80114ca:	603b      	str	r3, [r7, #0]
  return(result);
 80114cc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80114ce:	2b00      	cmp	r3, #0
 80114d0:	d003      	beq.n	80114da <osKernelStart+0x1a>
    stat = osErrorISR;
 80114d2:	f06f 0305 	mvn.w	r3, #5
 80114d6:	607b      	str	r3, [r7, #4]
 80114d8:	e010      	b.n	80114fc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80114da:	4b0b      	ldr	r3, [pc, #44]	; (8011508 <osKernelStart+0x48>)
 80114dc:	681b      	ldr	r3, [r3, #0]
 80114de:	2b01      	cmp	r3, #1
 80114e0:	d109      	bne.n	80114f6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80114e2:	f7ff ffbf 	bl	8011464 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80114e6:	4b08      	ldr	r3, [pc, #32]	; (8011508 <osKernelStart+0x48>)
 80114e8:	2202      	movs	r2, #2
 80114ea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80114ec:	f001 fcb2 	bl	8012e54 <vTaskStartScheduler>
      stat = osOK;
 80114f0:	2300      	movs	r3, #0
 80114f2:	607b      	str	r3, [r7, #4]
 80114f4:	e002      	b.n	80114fc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80114f6:	f04f 33ff 	mov.w	r3, #4294967295
 80114fa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80114fc:	687b      	ldr	r3, [r7, #4]
}
 80114fe:	4618      	mov	r0, r3
 8011500:	3708      	adds	r7, #8
 8011502:	46bd      	mov	sp, r7
 8011504:	bd80      	pop	{r7, pc}
 8011506:	bf00      	nop
 8011508:	24001394 	.word	0x24001394

0801150c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 801150c:	b580      	push	{r7, lr}
 801150e:	b08e      	sub	sp, #56	; 0x38
 8011510:	af04      	add	r7, sp, #16
 8011512:	60f8      	str	r0, [r7, #12]
 8011514:	60b9      	str	r1, [r7, #8]
 8011516:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8011518:	2300      	movs	r3, #0
 801151a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801151c:	f3ef 8305 	mrs	r3, IPSR
 8011520:	617b      	str	r3, [r7, #20]
  return(result);
 8011522:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8011524:	2b00      	cmp	r3, #0
 8011526:	d17e      	bne.n	8011626 <osThreadNew+0x11a>
 8011528:	68fb      	ldr	r3, [r7, #12]
 801152a:	2b00      	cmp	r3, #0
 801152c:	d07b      	beq.n	8011626 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 801152e:	2380      	movs	r3, #128	; 0x80
 8011530:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8011532:	2318      	movs	r3, #24
 8011534:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8011536:	2300      	movs	r3, #0
 8011538:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 801153a:	f04f 33ff 	mov.w	r3, #4294967295
 801153e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	2b00      	cmp	r3, #0
 8011544:	d045      	beq.n	80115d2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	681b      	ldr	r3, [r3, #0]
 801154a:	2b00      	cmp	r3, #0
 801154c:	d002      	beq.n	8011554 <osThreadNew+0x48>
        name = attr->name;
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	699b      	ldr	r3, [r3, #24]
 8011558:	2b00      	cmp	r3, #0
 801155a:	d002      	beq.n	8011562 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	699b      	ldr	r3, [r3, #24]
 8011560:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8011562:	69fb      	ldr	r3, [r7, #28]
 8011564:	2b00      	cmp	r3, #0
 8011566:	d008      	beq.n	801157a <osThreadNew+0x6e>
 8011568:	69fb      	ldr	r3, [r7, #28]
 801156a:	2b38      	cmp	r3, #56	; 0x38
 801156c:	d805      	bhi.n	801157a <osThreadNew+0x6e>
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	685b      	ldr	r3, [r3, #4]
 8011572:	f003 0301 	and.w	r3, r3, #1
 8011576:	2b00      	cmp	r3, #0
 8011578:	d001      	beq.n	801157e <osThreadNew+0x72>
        return (NULL);
 801157a:	2300      	movs	r3, #0
 801157c:	e054      	b.n	8011628 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	695b      	ldr	r3, [r3, #20]
 8011582:	2b00      	cmp	r3, #0
 8011584:	d003      	beq.n	801158e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	695b      	ldr	r3, [r3, #20]
 801158a:	089b      	lsrs	r3, r3, #2
 801158c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	689b      	ldr	r3, [r3, #8]
 8011592:	2b00      	cmp	r3, #0
 8011594:	d00e      	beq.n	80115b4 <osThreadNew+0xa8>
 8011596:	687b      	ldr	r3, [r7, #4]
 8011598:	68db      	ldr	r3, [r3, #12]
 801159a:	2b5f      	cmp	r3, #95	; 0x5f
 801159c:	d90a      	bls.n	80115b4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801159e:	687b      	ldr	r3, [r7, #4]
 80115a0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80115a2:	2b00      	cmp	r3, #0
 80115a4:	d006      	beq.n	80115b4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	695b      	ldr	r3, [r3, #20]
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d002      	beq.n	80115b4 <osThreadNew+0xa8>
        mem = 1;
 80115ae:	2301      	movs	r3, #1
 80115b0:	61bb      	str	r3, [r7, #24]
 80115b2:	e010      	b.n	80115d6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	689b      	ldr	r3, [r3, #8]
 80115b8:	2b00      	cmp	r3, #0
 80115ba:	d10c      	bne.n	80115d6 <osThreadNew+0xca>
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	68db      	ldr	r3, [r3, #12]
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	d108      	bne.n	80115d6 <osThreadNew+0xca>
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	691b      	ldr	r3, [r3, #16]
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	d104      	bne.n	80115d6 <osThreadNew+0xca>
          mem = 0;
 80115cc:	2300      	movs	r3, #0
 80115ce:	61bb      	str	r3, [r7, #24]
 80115d0:	e001      	b.n	80115d6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80115d2:	2300      	movs	r3, #0
 80115d4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80115d6:	69bb      	ldr	r3, [r7, #24]
 80115d8:	2b01      	cmp	r3, #1
 80115da:	d110      	bne.n	80115fe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80115e0:	687a      	ldr	r2, [r7, #4]
 80115e2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80115e4:	9202      	str	r2, [sp, #8]
 80115e6:	9301      	str	r3, [sp, #4]
 80115e8:	69fb      	ldr	r3, [r7, #28]
 80115ea:	9300      	str	r3, [sp, #0]
 80115ec:	68bb      	ldr	r3, [r7, #8]
 80115ee:	6a3a      	ldr	r2, [r7, #32]
 80115f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80115f2:	68f8      	ldr	r0, [r7, #12]
 80115f4:	f001 fa56 	bl	8012aa4 <xTaskCreateStatic>
 80115f8:	4603      	mov	r3, r0
 80115fa:	613b      	str	r3, [r7, #16]
 80115fc:	e013      	b.n	8011626 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80115fe:	69bb      	ldr	r3, [r7, #24]
 8011600:	2b00      	cmp	r3, #0
 8011602:	d110      	bne.n	8011626 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8011604:	6a3b      	ldr	r3, [r7, #32]
 8011606:	b29a      	uxth	r2, r3
 8011608:	f107 0310 	add.w	r3, r7, #16
 801160c:	9301      	str	r3, [sp, #4]
 801160e:	69fb      	ldr	r3, [r7, #28]
 8011610:	9300      	str	r3, [sp, #0]
 8011612:	68bb      	ldr	r3, [r7, #8]
 8011614:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011616:	68f8      	ldr	r0, [r7, #12]
 8011618:	f001 faa1 	bl	8012b5e <xTaskCreate>
 801161c:	4603      	mov	r3, r0
 801161e:	2b01      	cmp	r3, #1
 8011620:	d001      	beq.n	8011626 <osThreadNew+0x11a>
            hTask = NULL;
 8011622:	2300      	movs	r3, #0
 8011624:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8011626:	693b      	ldr	r3, [r7, #16]
}
 8011628:	4618      	mov	r0, r3
 801162a:	3728      	adds	r7, #40	; 0x28
 801162c:	46bd      	mov	sp, r7
 801162e:	bd80      	pop	{r7, pc}

08011630 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8011630:	b580      	push	{r7, lr}
 8011632:	b084      	sub	sp, #16
 8011634:	af00      	add	r7, sp, #0
 8011636:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011638:	f3ef 8305 	mrs	r3, IPSR
 801163c:	60bb      	str	r3, [r7, #8]
  return(result);
 801163e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8011640:	2b00      	cmp	r3, #0
 8011642:	d003      	beq.n	801164c <osDelay+0x1c>
    stat = osErrorISR;
 8011644:	f06f 0305 	mvn.w	r3, #5
 8011648:	60fb      	str	r3, [r7, #12]
 801164a:	e007      	b.n	801165c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 801164c:	2300      	movs	r3, #0
 801164e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	2b00      	cmp	r3, #0
 8011654:	d002      	beq.n	801165c <osDelay+0x2c>
      vTaskDelay(ticks);
 8011656:	6878      	ldr	r0, [r7, #4]
 8011658:	f001 fbc8 	bl	8012dec <vTaskDelay>
    }
  }

  return (stat);
 801165c:	68fb      	ldr	r3, [r7, #12]
}
 801165e:	4618      	mov	r0, r3
 8011660:	3710      	adds	r7, #16
 8011662:	46bd      	mov	sp, r7
 8011664:	bd80      	pop	{r7, pc}
	...

08011668 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8011668:	b480      	push	{r7}
 801166a:	b085      	sub	sp, #20
 801166c:	af00      	add	r7, sp, #0
 801166e:	60f8      	str	r0, [r7, #12]
 8011670:	60b9      	str	r1, [r7, #8]
 8011672:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8011674:	68fb      	ldr	r3, [r7, #12]
 8011676:	4a07      	ldr	r2, [pc, #28]	; (8011694 <vApplicationGetIdleTaskMemory+0x2c>)
 8011678:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801167a:	68bb      	ldr	r3, [r7, #8]
 801167c:	4a06      	ldr	r2, [pc, #24]	; (8011698 <vApplicationGetIdleTaskMemory+0x30>)
 801167e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	2280      	movs	r2, #128	; 0x80
 8011684:	601a      	str	r2, [r3, #0]
}
 8011686:	bf00      	nop
 8011688:	3714      	adds	r7, #20
 801168a:	46bd      	mov	sp, r7
 801168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011690:	4770      	bx	lr
 8011692:	bf00      	nop
 8011694:	24001398 	.word	0x24001398
 8011698:	240013f8 	.word	0x240013f8

0801169c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 801169c:	b480      	push	{r7}
 801169e:	b085      	sub	sp, #20
 80116a0:	af00      	add	r7, sp, #0
 80116a2:	60f8      	str	r0, [r7, #12]
 80116a4:	60b9      	str	r1, [r7, #8]
 80116a6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80116a8:	68fb      	ldr	r3, [r7, #12]
 80116aa:	4a07      	ldr	r2, [pc, #28]	; (80116c8 <vApplicationGetTimerTaskMemory+0x2c>)
 80116ac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80116ae:	68bb      	ldr	r3, [r7, #8]
 80116b0:	4a06      	ldr	r2, [pc, #24]	; (80116cc <vApplicationGetTimerTaskMemory+0x30>)
 80116b2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80116ba:	601a      	str	r2, [r3, #0]
}
 80116bc:	bf00      	nop
 80116be:	3714      	adds	r7, #20
 80116c0:	46bd      	mov	sp, r7
 80116c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116c6:	4770      	bx	lr
 80116c8:	240015f8 	.word	0x240015f8
 80116cc:	24001658 	.word	0x24001658

080116d0 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80116d0:	b580      	push	{r7, lr}
 80116d2:	b082      	sub	sp, #8
 80116d4:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80116d6:	2020      	movs	r0, #32
 80116d8:	f003 fabe 	bl	8014c58 <pvPortMalloc>
 80116dc:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	d00a      	beq.n	80116fa <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	2200      	movs	r2, #0
 80116e8:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	3304      	adds	r3, #4
 80116ee:	4618      	mov	r0, r3
 80116f0:	f000 f9fe 	bl	8011af0 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	2200      	movs	r2, #0
 80116f8:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80116fa:	687b      	ldr	r3, [r7, #4]
	}
 80116fc:	4618      	mov	r0, r3
 80116fe:	3708      	adds	r7, #8
 8011700:	46bd      	mov	sp, r7
 8011702:	bd80      	pop	{r7, pc}

08011704 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8011704:	b580      	push	{r7, lr}
 8011706:	b090      	sub	sp, #64	; 0x40
 8011708:	af00      	add	r7, sp, #0
 801170a:	60f8      	str	r0, [r7, #12]
 801170c:	60b9      	str	r1, [r7, #8]
 801170e:	607a      	str	r2, [r7, #4]
 8011710:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8011712:	68fb      	ldr	r3, [r7, #12]
 8011714:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8011716:	2300      	movs	r3, #0
 8011718:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 801171a:	2300      	movs	r3, #0
 801171c:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 801171e:	68fb      	ldr	r3, [r7, #12]
 8011720:	2b00      	cmp	r3, #0
 8011722:	d10a      	bne.n	801173a <xEventGroupWaitBits+0x36>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8011724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011728:	f383 8811 	msr	BASEPRI, r3
 801172c:	f3bf 8f6f 	isb	sy
 8011730:	f3bf 8f4f 	dsb	sy
 8011734:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8011736:	bf00      	nop
 8011738:	e7fe      	b.n	8011738 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 801173a:	68bb      	ldr	r3, [r7, #8]
 801173c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8011740:	2b00      	cmp	r3, #0
 8011742:	d00a      	beq.n	801175a <xEventGroupWaitBits+0x56>
	__asm volatile
 8011744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011748:	f383 8811 	msr	BASEPRI, r3
 801174c:	f3bf 8f6f 	isb	sy
 8011750:	f3bf 8f4f 	dsb	sy
 8011754:	61fb      	str	r3, [r7, #28]
}
 8011756:	bf00      	nop
 8011758:	e7fe      	b.n	8011758 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 801175a:	68bb      	ldr	r3, [r7, #8]
 801175c:	2b00      	cmp	r3, #0
 801175e:	d10a      	bne.n	8011776 <xEventGroupWaitBits+0x72>
	__asm volatile
 8011760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011764:	f383 8811 	msr	BASEPRI, r3
 8011768:	f3bf 8f6f 	isb	sy
 801176c:	f3bf 8f4f 	dsb	sy
 8011770:	61bb      	str	r3, [r7, #24]
}
 8011772:	bf00      	nop
 8011774:	e7fe      	b.n	8011774 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011776:	f002 f86f 	bl	8013858 <xTaskGetSchedulerState>
 801177a:	4603      	mov	r3, r0
 801177c:	2b00      	cmp	r3, #0
 801177e:	d102      	bne.n	8011786 <xEventGroupWaitBits+0x82>
 8011780:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011782:	2b00      	cmp	r3, #0
 8011784:	d101      	bne.n	801178a <xEventGroupWaitBits+0x86>
 8011786:	2301      	movs	r3, #1
 8011788:	e000      	b.n	801178c <xEventGroupWaitBits+0x88>
 801178a:	2300      	movs	r3, #0
 801178c:	2b00      	cmp	r3, #0
 801178e:	d10a      	bne.n	80117a6 <xEventGroupWaitBits+0xa2>
	__asm volatile
 8011790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011794:	f383 8811 	msr	BASEPRI, r3
 8011798:	f3bf 8f6f 	isb	sy
 801179c:	f3bf 8f4f 	dsb	sy
 80117a0:	617b      	str	r3, [r7, #20]
}
 80117a2:	bf00      	nop
 80117a4:	e7fe      	b.n	80117a4 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 80117a6:	f001 fbbd 	bl	8012f24 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80117aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80117ac:	681b      	ldr	r3, [r3, #0]
 80117ae:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80117b0:	683a      	ldr	r2, [r7, #0]
 80117b2:	68b9      	ldr	r1, [r7, #8]
 80117b4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80117b6:	f000 f964 	bl	8011a82 <prvTestWaitCondition>
 80117ba:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 80117bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117be:	2b00      	cmp	r3, #0
 80117c0:	d00e      	beq.n	80117e0 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80117c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117c4:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80117c6:	2300      	movs	r3, #0
 80117c8:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	2b00      	cmp	r3, #0
 80117ce:	d028      	beq.n	8011822 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80117d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80117d2:	681a      	ldr	r2, [r3, #0]
 80117d4:	68bb      	ldr	r3, [r7, #8]
 80117d6:	43db      	mvns	r3, r3
 80117d8:	401a      	ands	r2, r3
 80117da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80117dc:	601a      	str	r2, [r3, #0]
 80117de:	e020      	b.n	8011822 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80117e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	d104      	bne.n	80117f0 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80117e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117e8:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 80117ea:	2301      	movs	r3, #1
 80117ec:	633b      	str	r3, [r7, #48]	; 0x30
 80117ee:	e018      	b.n	8011822 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	d003      	beq.n	80117fe <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80117f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80117fc:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80117fe:	683b      	ldr	r3, [r7, #0]
 8011800:	2b00      	cmp	r3, #0
 8011802:	d003      	beq.n	801180c <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8011804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011806:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 801180a:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 801180c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801180e:	1d18      	adds	r0, r3, #4
 8011810:	68ba      	ldr	r2, [r7, #8]
 8011812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011814:	4313      	orrs	r3, r2
 8011816:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011818:	4619      	mov	r1, r3
 801181a:	f001 fd95 	bl	8013348 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 801181e:	2300      	movs	r3, #0
 8011820:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8011822:	f001 fb8d 	bl	8012f40 <xTaskResumeAll>
 8011826:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8011828:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801182a:	2b00      	cmp	r3, #0
 801182c:	d031      	beq.n	8011892 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 801182e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011830:	2b00      	cmp	r3, #0
 8011832:	d107      	bne.n	8011844 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 8011834:	4b19      	ldr	r3, [pc, #100]	; (801189c <xEventGroupWaitBits+0x198>)
 8011836:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801183a:	601a      	str	r2, [r3, #0]
 801183c:	f3bf 8f4f 	dsb	sy
 8011840:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8011844:	f002 f97e 	bl	8013b44 <uxTaskResetEventItemValue>
 8011848:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 801184a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801184c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011850:	2b00      	cmp	r3, #0
 8011852:	d11a      	bne.n	801188a <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 8011854:	f003 f8de 	bl	8014a14 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8011858:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801185a:	681b      	ldr	r3, [r3, #0]
 801185c:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 801185e:	683a      	ldr	r2, [r7, #0]
 8011860:	68b9      	ldr	r1, [r7, #8]
 8011862:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8011864:	f000 f90d 	bl	8011a82 <prvTestWaitCondition>
 8011868:	4603      	mov	r3, r0
 801186a:	2b00      	cmp	r3, #0
 801186c:	d009      	beq.n	8011882 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	2b00      	cmp	r3, #0
 8011872:	d006      	beq.n	8011882 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8011874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011876:	681a      	ldr	r2, [r3, #0]
 8011878:	68bb      	ldr	r3, [r7, #8]
 801187a:	43db      	mvns	r3, r3
 801187c:	401a      	ands	r2, r3
 801187e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011880:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8011882:	2301      	movs	r3, #1
 8011884:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8011886:	f003 f8f5 	bl	8014a74 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 801188a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801188c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8011890:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8011892:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8011894:	4618      	mov	r0, r3
 8011896:	3740      	adds	r7, #64	; 0x40
 8011898:	46bd      	mov	sp, r7
 801189a:	bd80      	pop	{r7, pc}
 801189c:	e000ed04 	.word	0xe000ed04

080118a0 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 80118a0:	b580      	push	{r7, lr}
 80118a2:	b086      	sub	sp, #24
 80118a4:	af00      	add	r7, sp, #0
 80118a6:	6078      	str	r0, [r7, #4]
 80118a8:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	2b00      	cmp	r3, #0
 80118b2:	d10a      	bne.n	80118ca <xEventGroupClearBits+0x2a>
	__asm volatile
 80118b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118b8:	f383 8811 	msr	BASEPRI, r3
 80118bc:	f3bf 8f6f 	isb	sy
 80118c0:	f3bf 8f4f 	dsb	sy
 80118c4:	60fb      	str	r3, [r7, #12]
}
 80118c6:	bf00      	nop
 80118c8:	e7fe      	b.n	80118c8 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80118ca:	683b      	ldr	r3, [r7, #0]
 80118cc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d00a      	beq.n	80118ea <xEventGroupClearBits+0x4a>
	__asm volatile
 80118d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118d8:	f383 8811 	msr	BASEPRI, r3
 80118dc:	f3bf 8f6f 	isb	sy
 80118e0:	f3bf 8f4f 	dsb	sy
 80118e4:	60bb      	str	r3, [r7, #8]
}
 80118e6:	bf00      	nop
 80118e8:	e7fe      	b.n	80118e8 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 80118ea:	f003 f893 	bl	8014a14 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 80118ee:	697b      	ldr	r3, [r7, #20]
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80118f4:	697b      	ldr	r3, [r7, #20]
 80118f6:	681a      	ldr	r2, [r3, #0]
 80118f8:	683b      	ldr	r3, [r7, #0]
 80118fa:	43db      	mvns	r3, r3
 80118fc:	401a      	ands	r2, r3
 80118fe:	697b      	ldr	r3, [r7, #20]
 8011900:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8011902:	f003 f8b7 	bl	8014a74 <vPortExitCritical>

	return uxReturn;
 8011906:	693b      	ldr	r3, [r7, #16]
}
 8011908:	4618      	mov	r0, r3
 801190a:	3718      	adds	r7, #24
 801190c:	46bd      	mov	sp, r7
 801190e:	bd80      	pop	{r7, pc}

08011910 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 8011910:	b580      	push	{r7, lr}
 8011912:	b084      	sub	sp, #16
 8011914:	af00      	add	r7, sp, #0
 8011916:	6078      	str	r0, [r7, #4]
 8011918:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 801191a:	2300      	movs	r3, #0
 801191c:	683a      	ldr	r2, [r7, #0]
 801191e:	6879      	ldr	r1, [r7, #4]
 8011920:	4804      	ldr	r0, [pc, #16]	; (8011934 <xEventGroupClearBitsFromISR+0x24>)
 8011922:	f002 ff27 	bl	8014774 <xTimerPendFunctionCallFromISR>
 8011926:	60f8      	str	r0, [r7, #12]

		return xReturn;
 8011928:	68fb      	ldr	r3, [r7, #12]
	}
 801192a:	4618      	mov	r0, r3
 801192c:	3710      	adds	r7, #16
 801192e:	46bd      	mov	sp, r7
 8011930:	bd80      	pop	{r7, pc}
 8011932:	bf00      	nop
 8011934:	08011a69 	.word	0x08011a69

08011938 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8011938:	b580      	push	{r7, lr}
 801193a:	b08e      	sub	sp, #56	; 0x38
 801193c:	af00      	add	r7, sp, #0
 801193e:	6078      	str	r0, [r7, #4]
 8011940:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8011942:	2300      	movs	r3, #0
 8011944:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 801194a:	2300      	movs	r3, #0
 801194c:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 801194e:	687b      	ldr	r3, [r7, #4]
 8011950:	2b00      	cmp	r3, #0
 8011952:	d10a      	bne.n	801196a <xEventGroupSetBits+0x32>
	__asm volatile
 8011954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011958:	f383 8811 	msr	BASEPRI, r3
 801195c:	f3bf 8f6f 	isb	sy
 8011960:	f3bf 8f4f 	dsb	sy
 8011964:	613b      	str	r3, [r7, #16]
}
 8011966:	bf00      	nop
 8011968:	e7fe      	b.n	8011968 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 801196a:	683b      	ldr	r3, [r7, #0]
 801196c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8011970:	2b00      	cmp	r3, #0
 8011972:	d00a      	beq.n	801198a <xEventGroupSetBits+0x52>
	__asm volatile
 8011974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011978:	f383 8811 	msr	BASEPRI, r3
 801197c:	f3bf 8f6f 	isb	sy
 8011980:	f3bf 8f4f 	dsb	sy
 8011984:	60fb      	str	r3, [r7, #12]
}
 8011986:	bf00      	nop
 8011988:	e7fe      	b.n	8011988 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 801198a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801198c:	3304      	adds	r3, #4
 801198e:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011992:	3308      	adds	r3, #8
 8011994:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8011996:	f001 fac5 	bl	8012f24 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 801199a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801199c:	68db      	ldr	r3, [r3, #12]
 801199e:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80119a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119a2:	681a      	ldr	r2, [r3, #0]
 80119a4:	683b      	ldr	r3, [r7, #0]
 80119a6:	431a      	orrs	r2, r3
 80119a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119aa:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80119ac:	e03c      	b.n	8011a28 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 80119ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80119b0:	685b      	ldr	r3, [r3, #4]
 80119b2:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80119b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80119b6:	681b      	ldr	r3, [r3, #0]
 80119b8:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80119ba:	2300      	movs	r3, #0
 80119bc:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80119be:	69bb      	ldr	r3, [r7, #24]
 80119c0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80119c4:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80119c6:	69bb      	ldr	r3, [r7, #24]
 80119c8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80119cc:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80119ce:	697b      	ldr	r3, [r7, #20]
 80119d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d108      	bne.n	80119ea <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80119d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119da:	681a      	ldr	r2, [r3, #0]
 80119dc:	69bb      	ldr	r3, [r7, #24]
 80119de:	4013      	ands	r3, r2
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	d00b      	beq.n	80119fc <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 80119e4:	2301      	movs	r3, #1
 80119e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80119e8:	e008      	b.n	80119fc <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80119ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119ec:	681a      	ldr	r2, [r3, #0]
 80119ee:	69bb      	ldr	r3, [r7, #24]
 80119f0:	4013      	ands	r3, r2
 80119f2:	69ba      	ldr	r2, [r7, #24]
 80119f4:	429a      	cmp	r2, r3
 80119f6:	d101      	bne.n	80119fc <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80119f8:	2301      	movs	r3, #1
 80119fa:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80119fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	d010      	beq.n	8011a24 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8011a02:	697b      	ldr	r3, [r7, #20]
 8011a04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d003      	beq.n	8011a14 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8011a0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011a0e:	69bb      	ldr	r3, [r7, #24]
 8011a10:	4313      	orrs	r3, r2
 8011a12:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8011a14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a16:	681b      	ldr	r3, [r3, #0]
 8011a18:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8011a1c:	4619      	mov	r1, r3
 8011a1e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8011a20:	f001 fd5e 	bl	80134e0 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8011a24:	69fb      	ldr	r3, [r7, #28]
 8011a26:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8011a28:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011a2a:	6a3b      	ldr	r3, [r7, #32]
 8011a2c:	429a      	cmp	r2, r3
 8011a2e:	d1be      	bne.n	80119ae <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8011a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a32:	681a      	ldr	r2, [r3, #0]
 8011a34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a36:	43db      	mvns	r3, r3
 8011a38:	401a      	ands	r2, r3
 8011a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a3c:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8011a3e:	f001 fa7f 	bl	8012f40 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8011a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a44:	681b      	ldr	r3, [r3, #0]
}
 8011a46:	4618      	mov	r0, r3
 8011a48:	3738      	adds	r7, #56	; 0x38
 8011a4a:	46bd      	mov	sp, r7
 8011a4c:	bd80      	pop	{r7, pc}

08011a4e <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8011a4e:	b580      	push	{r7, lr}
 8011a50:	b082      	sub	sp, #8
 8011a52:	af00      	add	r7, sp, #0
 8011a54:	6078      	str	r0, [r7, #4]
 8011a56:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8011a58:	6839      	ldr	r1, [r7, #0]
 8011a5a:	6878      	ldr	r0, [r7, #4]
 8011a5c:	f7ff ff6c 	bl	8011938 <xEventGroupSetBits>
}
 8011a60:	bf00      	nop
 8011a62:	3708      	adds	r7, #8
 8011a64:	46bd      	mov	sp, r7
 8011a66:	bd80      	pop	{r7, pc}

08011a68 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	b082      	sub	sp, #8
 8011a6c:	af00      	add	r7, sp, #0
 8011a6e:	6078      	str	r0, [r7, #4]
 8011a70:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8011a72:	6839      	ldr	r1, [r7, #0]
 8011a74:	6878      	ldr	r0, [r7, #4]
 8011a76:	f7ff ff13 	bl	80118a0 <xEventGroupClearBits>
}
 8011a7a:	bf00      	nop
 8011a7c:	3708      	adds	r7, #8
 8011a7e:	46bd      	mov	sp, r7
 8011a80:	bd80      	pop	{r7, pc}

08011a82 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8011a82:	b480      	push	{r7}
 8011a84:	b087      	sub	sp, #28
 8011a86:	af00      	add	r7, sp, #0
 8011a88:	60f8      	str	r0, [r7, #12]
 8011a8a:	60b9      	str	r1, [r7, #8]
 8011a8c:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8011a8e:	2300      	movs	r3, #0
 8011a90:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	2b00      	cmp	r3, #0
 8011a96:	d107      	bne.n	8011aa8 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8011a98:	68fa      	ldr	r2, [r7, #12]
 8011a9a:	68bb      	ldr	r3, [r7, #8]
 8011a9c:	4013      	ands	r3, r2
 8011a9e:	2b00      	cmp	r3, #0
 8011aa0:	d00a      	beq.n	8011ab8 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8011aa2:	2301      	movs	r3, #1
 8011aa4:	617b      	str	r3, [r7, #20]
 8011aa6:	e007      	b.n	8011ab8 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8011aa8:	68fa      	ldr	r2, [r7, #12]
 8011aaa:	68bb      	ldr	r3, [r7, #8]
 8011aac:	4013      	ands	r3, r2
 8011aae:	68ba      	ldr	r2, [r7, #8]
 8011ab0:	429a      	cmp	r2, r3
 8011ab2:	d101      	bne.n	8011ab8 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8011ab4:	2301      	movs	r3, #1
 8011ab6:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8011ab8:	697b      	ldr	r3, [r7, #20]
}
 8011aba:	4618      	mov	r0, r3
 8011abc:	371c      	adds	r7, #28
 8011abe:	46bd      	mov	sp, r7
 8011ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ac4:	4770      	bx	lr
	...

08011ac8 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8011ac8:	b580      	push	{r7, lr}
 8011aca:	b086      	sub	sp, #24
 8011acc:	af00      	add	r7, sp, #0
 8011ace:	60f8      	str	r0, [r7, #12]
 8011ad0:	60b9      	str	r1, [r7, #8]
 8011ad2:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	68ba      	ldr	r2, [r7, #8]
 8011ad8:	68f9      	ldr	r1, [r7, #12]
 8011ada:	4804      	ldr	r0, [pc, #16]	; (8011aec <xEventGroupSetBitsFromISR+0x24>)
 8011adc:	f002 fe4a 	bl	8014774 <xTimerPendFunctionCallFromISR>
 8011ae0:	6178      	str	r0, [r7, #20]

		return xReturn;
 8011ae2:	697b      	ldr	r3, [r7, #20]
	}
 8011ae4:	4618      	mov	r0, r3
 8011ae6:	3718      	adds	r7, #24
 8011ae8:	46bd      	mov	sp, r7
 8011aea:	bd80      	pop	{r7, pc}
 8011aec:	08011a4f 	.word	0x08011a4f

08011af0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8011af0:	b480      	push	{r7}
 8011af2:	b083      	sub	sp, #12
 8011af4:	af00      	add	r7, sp, #0
 8011af6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	f103 0208 	add.w	r2, r3, #8
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	f04f 32ff 	mov.w	r2, #4294967295
 8011b08:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	f103 0208 	add.w	r2, r3, #8
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011b14:	687b      	ldr	r3, [r7, #4]
 8011b16:	f103 0208 	add.w	r2, r3, #8
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	2200      	movs	r2, #0
 8011b22:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8011b24:	bf00      	nop
 8011b26:	370c      	adds	r7, #12
 8011b28:	46bd      	mov	sp, r7
 8011b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b2e:	4770      	bx	lr

08011b30 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8011b30:	b480      	push	{r7}
 8011b32:	b083      	sub	sp, #12
 8011b34:	af00      	add	r7, sp, #0
 8011b36:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	2200      	movs	r2, #0
 8011b3c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8011b3e:	bf00      	nop
 8011b40:	370c      	adds	r7, #12
 8011b42:	46bd      	mov	sp, r7
 8011b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b48:	4770      	bx	lr

08011b4a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011b4a:	b480      	push	{r7}
 8011b4c:	b085      	sub	sp, #20
 8011b4e:	af00      	add	r7, sp, #0
 8011b50:	6078      	str	r0, [r7, #4]
 8011b52:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	685b      	ldr	r3, [r3, #4]
 8011b58:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8011b5a:	683b      	ldr	r3, [r7, #0]
 8011b5c:	68fa      	ldr	r2, [r7, #12]
 8011b5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011b60:	68fb      	ldr	r3, [r7, #12]
 8011b62:	689a      	ldr	r2, [r3, #8]
 8011b64:	683b      	ldr	r3, [r7, #0]
 8011b66:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8011b68:	68fb      	ldr	r3, [r7, #12]
 8011b6a:	689b      	ldr	r3, [r3, #8]
 8011b6c:	683a      	ldr	r2, [r7, #0]
 8011b6e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011b70:	68fb      	ldr	r3, [r7, #12]
 8011b72:	683a      	ldr	r2, [r7, #0]
 8011b74:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8011b76:	683b      	ldr	r3, [r7, #0]
 8011b78:	687a      	ldr	r2, [r7, #4]
 8011b7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	681b      	ldr	r3, [r3, #0]
 8011b80:	1c5a      	adds	r2, r3, #1
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	601a      	str	r2, [r3, #0]
}
 8011b86:	bf00      	nop
 8011b88:	3714      	adds	r7, #20
 8011b8a:	46bd      	mov	sp, r7
 8011b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b90:	4770      	bx	lr

08011b92 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011b92:	b480      	push	{r7}
 8011b94:	b085      	sub	sp, #20
 8011b96:	af00      	add	r7, sp, #0
 8011b98:	6078      	str	r0, [r7, #4]
 8011b9a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8011b9c:	683b      	ldr	r3, [r7, #0]
 8011b9e:	681b      	ldr	r3, [r3, #0]
 8011ba0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011ba2:	68bb      	ldr	r3, [r7, #8]
 8011ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011ba8:	d103      	bne.n	8011bb2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	691b      	ldr	r3, [r3, #16]
 8011bae:	60fb      	str	r3, [r7, #12]
 8011bb0:	e00c      	b.n	8011bcc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011bb2:	687b      	ldr	r3, [r7, #4]
 8011bb4:	3308      	adds	r3, #8
 8011bb6:	60fb      	str	r3, [r7, #12]
 8011bb8:	e002      	b.n	8011bc0 <vListInsert+0x2e>
 8011bba:	68fb      	ldr	r3, [r7, #12]
 8011bbc:	685b      	ldr	r3, [r3, #4]
 8011bbe:	60fb      	str	r3, [r7, #12]
 8011bc0:	68fb      	ldr	r3, [r7, #12]
 8011bc2:	685b      	ldr	r3, [r3, #4]
 8011bc4:	681b      	ldr	r3, [r3, #0]
 8011bc6:	68ba      	ldr	r2, [r7, #8]
 8011bc8:	429a      	cmp	r2, r3
 8011bca:	d2f6      	bcs.n	8011bba <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011bcc:	68fb      	ldr	r3, [r7, #12]
 8011bce:	685a      	ldr	r2, [r3, #4]
 8011bd0:	683b      	ldr	r3, [r7, #0]
 8011bd2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011bd4:	683b      	ldr	r3, [r7, #0]
 8011bd6:	685b      	ldr	r3, [r3, #4]
 8011bd8:	683a      	ldr	r2, [r7, #0]
 8011bda:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011bdc:	683b      	ldr	r3, [r7, #0]
 8011bde:	68fa      	ldr	r2, [r7, #12]
 8011be0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8011be2:	68fb      	ldr	r3, [r7, #12]
 8011be4:	683a      	ldr	r2, [r7, #0]
 8011be6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8011be8:	683b      	ldr	r3, [r7, #0]
 8011bea:	687a      	ldr	r2, [r7, #4]
 8011bec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	1c5a      	adds	r2, r3, #1
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	601a      	str	r2, [r3, #0]
}
 8011bf8:	bf00      	nop
 8011bfa:	3714      	adds	r7, #20
 8011bfc:	46bd      	mov	sp, r7
 8011bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c02:	4770      	bx	lr

08011c04 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8011c04:	b480      	push	{r7}
 8011c06:	b085      	sub	sp, #20
 8011c08:	af00      	add	r7, sp, #0
 8011c0a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	691b      	ldr	r3, [r3, #16]
 8011c10:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	685b      	ldr	r3, [r3, #4]
 8011c16:	687a      	ldr	r2, [r7, #4]
 8011c18:	6892      	ldr	r2, [r2, #8]
 8011c1a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	689b      	ldr	r3, [r3, #8]
 8011c20:	687a      	ldr	r2, [r7, #4]
 8011c22:	6852      	ldr	r2, [r2, #4]
 8011c24:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8011c26:	68fb      	ldr	r3, [r7, #12]
 8011c28:	685b      	ldr	r3, [r3, #4]
 8011c2a:	687a      	ldr	r2, [r7, #4]
 8011c2c:	429a      	cmp	r2, r3
 8011c2e:	d103      	bne.n	8011c38 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	689a      	ldr	r2, [r3, #8]
 8011c34:	68fb      	ldr	r3, [r7, #12]
 8011c36:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	2200      	movs	r2, #0
 8011c3c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8011c3e:	68fb      	ldr	r3, [r7, #12]
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	1e5a      	subs	r2, r3, #1
 8011c44:	68fb      	ldr	r3, [r7, #12]
 8011c46:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011c48:	68fb      	ldr	r3, [r7, #12]
 8011c4a:	681b      	ldr	r3, [r3, #0]
}
 8011c4c:	4618      	mov	r0, r3
 8011c4e:	3714      	adds	r7, #20
 8011c50:	46bd      	mov	sp, r7
 8011c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c56:	4770      	bx	lr

08011c58 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011c58:	b580      	push	{r7, lr}
 8011c5a:	b084      	sub	sp, #16
 8011c5c:	af00      	add	r7, sp, #0
 8011c5e:	6078      	str	r0, [r7, #4]
 8011c60:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8011c62:	687b      	ldr	r3, [r7, #4]
 8011c64:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011c66:	68fb      	ldr	r3, [r7, #12]
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d10a      	bne.n	8011c82 <xQueueGenericReset+0x2a>
	__asm volatile
 8011c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c70:	f383 8811 	msr	BASEPRI, r3
 8011c74:	f3bf 8f6f 	isb	sy
 8011c78:	f3bf 8f4f 	dsb	sy
 8011c7c:	60bb      	str	r3, [r7, #8]
}
 8011c7e:	bf00      	nop
 8011c80:	e7fe      	b.n	8011c80 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8011c82:	f002 fec7 	bl	8014a14 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011c86:	68fb      	ldr	r3, [r7, #12]
 8011c88:	681a      	ldr	r2, [r3, #0]
 8011c8a:	68fb      	ldr	r3, [r7, #12]
 8011c8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011c8e:	68f9      	ldr	r1, [r7, #12]
 8011c90:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8011c92:	fb01 f303 	mul.w	r3, r1, r3
 8011c96:	441a      	add	r2, r3
 8011c98:	68fb      	ldr	r3, [r7, #12]
 8011c9a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011c9c:	68fb      	ldr	r3, [r7, #12]
 8011c9e:	2200      	movs	r2, #0
 8011ca0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011ca2:	68fb      	ldr	r3, [r7, #12]
 8011ca4:	681a      	ldr	r2, [r3, #0]
 8011ca6:	68fb      	ldr	r3, [r7, #12]
 8011ca8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011caa:	68fb      	ldr	r3, [r7, #12]
 8011cac:	681a      	ldr	r2, [r3, #0]
 8011cae:	68fb      	ldr	r3, [r7, #12]
 8011cb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011cb2:	3b01      	subs	r3, #1
 8011cb4:	68f9      	ldr	r1, [r7, #12]
 8011cb6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8011cb8:	fb01 f303 	mul.w	r3, r1, r3
 8011cbc:	441a      	add	r2, r3
 8011cbe:	68fb      	ldr	r3, [r7, #12]
 8011cc0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011cc2:	68fb      	ldr	r3, [r7, #12]
 8011cc4:	22ff      	movs	r2, #255	; 0xff
 8011cc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8011cca:	68fb      	ldr	r3, [r7, #12]
 8011ccc:	22ff      	movs	r2, #255	; 0xff
 8011cce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8011cd2:	683b      	ldr	r3, [r7, #0]
 8011cd4:	2b00      	cmp	r3, #0
 8011cd6:	d114      	bne.n	8011d02 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011cd8:	68fb      	ldr	r3, [r7, #12]
 8011cda:	691b      	ldr	r3, [r3, #16]
 8011cdc:	2b00      	cmp	r3, #0
 8011cde:	d01a      	beq.n	8011d16 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011ce0:	68fb      	ldr	r3, [r7, #12]
 8011ce2:	3310      	adds	r3, #16
 8011ce4:	4618      	mov	r0, r3
 8011ce6:	f001 fb97 	bl	8013418 <xTaskRemoveFromEventList>
 8011cea:	4603      	mov	r3, r0
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	d012      	beq.n	8011d16 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011cf0:	4b0c      	ldr	r3, [pc, #48]	; (8011d24 <xQueueGenericReset+0xcc>)
 8011cf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011cf6:	601a      	str	r2, [r3, #0]
 8011cf8:	f3bf 8f4f 	dsb	sy
 8011cfc:	f3bf 8f6f 	isb	sy
 8011d00:	e009      	b.n	8011d16 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011d02:	68fb      	ldr	r3, [r7, #12]
 8011d04:	3310      	adds	r3, #16
 8011d06:	4618      	mov	r0, r3
 8011d08:	f7ff fef2 	bl	8011af0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011d0c:	68fb      	ldr	r3, [r7, #12]
 8011d0e:	3324      	adds	r3, #36	; 0x24
 8011d10:	4618      	mov	r0, r3
 8011d12:	f7ff feed 	bl	8011af0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8011d16:	f002 fead 	bl	8014a74 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8011d1a:	2301      	movs	r3, #1
}
 8011d1c:	4618      	mov	r0, r3
 8011d1e:	3710      	adds	r7, #16
 8011d20:	46bd      	mov	sp, r7
 8011d22:	bd80      	pop	{r7, pc}
 8011d24:	e000ed04 	.word	0xe000ed04

08011d28 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8011d28:	b580      	push	{r7, lr}
 8011d2a:	b08e      	sub	sp, #56	; 0x38
 8011d2c:	af02      	add	r7, sp, #8
 8011d2e:	60f8      	str	r0, [r7, #12]
 8011d30:	60b9      	str	r1, [r7, #8]
 8011d32:	607a      	str	r2, [r7, #4]
 8011d34:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011d36:	68fb      	ldr	r3, [r7, #12]
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d10a      	bne.n	8011d52 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8011d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d40:	f383 8811 	msr	BASEPRI, r3
 8011d44:	f3bf 8f6f 	isb	sy
 8011d48:	f3bf 8f4f 	dsb	sy
 8011d4c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8011d4e:	bf00      	nop
 8011d50:	e7fe      	b.n	8011d50 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8011d52:	683b      	ldr	r3, [r7, #0]
 8011d54:	2b00      	cmp	r3, #0
 8011d56:	d10a      	bne.n	8011d6e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8011d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d5c:	f383 8811 	msr	BASEPRI, r3
 8011d60:	f3bf 8f6f 	isb	sy
 8011d64:	f3bf 8f4f 	dsb	sy
 8011d68:	627b      	str	r3, [r7, #36]	; 0x24
}
 8011d6a:	bf00      	nop
 8011d6c:	e7fe      	b.n	8011d6c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	2b00      	cmp	r3, #0
 8011d72:	d002      	beq.n	8011d7a <xQueueGenericCreateStatic+0x52>
 8011d74:	68bb      	ldr	r3, [r7, #8]
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d001      	beq.n	8011d7e <xQueueGenericCreateStatic+0x56>
 8011d7a:	2301      	movs	r3, #1
 8011d7c:	e000      	b.n	8011d80 <xQueueGenericCreateStatic+0x58>
 8011d7e:	2300      	movs	r3, #0
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d10a      	bne.n	8011d9a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8011d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d88:	f383 8811 	msr	BASEPRI, r3
 8011d8c:	f3bf 8f6f 	isb	sy
 8011d90:	f3bf 8f4f 	dsb	sy
 8011d94:	623b      	str	r3, [r7, #32]
}
 8011d96:	bf00      	nop
 8011d98:	e7fe      	b.n	8011d98 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d102      	bne.n	8011da6 <xQueueGenericCreateStatic+0x7e>
 8011da0:	68bb      	ldr	r3, [r7, #8]
 8011da2:	2b00      	cmp	r3, #0
 8011da4:	d101      	bne.n	8011daa <xQueueGenericCreateStatic+0x82>
 8011da6:	2301      	movs	r3, #1
 8011da8:	e000      	b.n	8011dac <xQueueGenericCreateStatic+0x84>
 8011daa:	2300      	movs	r3, #0
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	d10a      	bne.n	8011dc6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8011db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011db4:	f383 8811 	msr	BASEPRI, r3
 8011db8:	f3bf 8f6f 	isb	sy
 8011dbc:	f3bf 8f4f 	dsb	sy
 8011dc0:	61fb      	str	r3, [r7, #28]
}
 8011dc2:	bf00      	nop
 8011dc4:	e7fe      	b.n	8011dc4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8011dc6:	2350      	movs	r3, #80	; 0x50
 8011dc8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8011dca:	697b      	ldr	r3, [r7, #20]
 8011dcc:	2b50      	cmp	r3, #80	; 0x50
 8011dce:	d00a      	beq.n	8011de6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8011dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011dd4:	f383 8811 	msr	BASEPRI, r3
 8011dd8:	f3bf 8f6f 	isb	sy
 8011ddc:	f3bf 8f4f 	dsb	sy
 8011de0:	61bb      	str	r3, [r7, #24]
}
 8011de2:	bf00      	nop
 8011de4:	e7fe      	b.n	8011de4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8011de6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011de8:	683b      	ldr	r3, [r7, #0]
 8011dea:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8011dec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d00d      	beq.n	8011e0e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8011df2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011df4:	2201      	movs	r2, #1
 8011df6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011dfa:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8011dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e00:	9300      	str	r3, [sp, #0]
 8011e02:	4613      	mov	r3, r2
 8011e04:	687a      	ldr	r2, [r7, #4]
 8011e06:	68b9      	ldr	r1, [r7, #8]
 8011e08:	68f8      	ldr	r0, [r7, #12]
 8011e0a:	f000 f83f 	bl	8011e8c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011e0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8011e10:	4618      	mov	r0, r3
 8011e12:	3730      	adds	r7, #48	; 0x30
 8011e14:	46bd      	mov	sp, r7
 8011e16:	bd80      	pop	{r7, pc}

08011e18 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8011e18:	b580      	push	{r7, lr}
 8011e1a:	b08a      	sub	sp, #40	; 0x28
 8011e1c:	af02      	add	r7, sp, #8
 8011e1e:	60f8      	str	r0, [r7, #12]
 8011e20:	60b9      	str	r1, [r7, #8]
 8011e22:	4613      	mov	r3, r2
 8011e24:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011e26:	68fb      	ldr	r3, [r7, #12]
 8011e28:	2b00      	cmp	r3, #0
 8011e2a:	d10a      	bne.n	8011e42 <xQueueGenericCreate+0x2a>
	__asm volatile
 8011e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e30:	f383 8811 	msr	BASEPRI, r3
 8011e34:	f3bf 8f6f 	isb	sy
 8011e38:	f3bf 8f4f 	dsb	sy
 8011e3c:	613b      	str	r3, [r7, #16]
}
 8011e3e:	bf00      	nop
 8011e40:	e7fe      	b.n	8011e40 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011e42:	68fb      	ldr	r3, [r7, #12]
 8011e44:	68ba      	ldr	r2, [r7, #8]
 8011e46:	fb02 f303 	mul.w	r3, r2, r3
 8011e4a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011e4c:	69fb      	ldr	r3, [r7, #28]
 8011e4e:	3350      	adds	r3, #80	; 0x50
 8011e50:	4618      	mov	r0, r3
 8011e52:	f002 ff01 	bl	8014c58 <pvPortMalloc>
 8011e56:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8011e58:	69bb      	ldr	r3, [r7, #24]
 8011e5a:	2b00      	cmp	r3, #0
 8011e5c:	d011      	beq.n	8011e82 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8011e5e:	69bb      	ldr	r3, [r7, #24]
 8011e60:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011e62:	697b      	ldr	r3, [r7, #20]
 8011e64:	3350      	adds	r3, #80	; 0x50
 8011e66:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8011e68:	69bb      	ldr	r3, [r7, #24]
 8011e6a:	2200      	movs	r2, #0
 8011e6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011e70:	79fa      	ldrb	r2, [r7, #7]
 8011e72:	69bb      	ldr	r3, [r7, #24]
 8011e74:	9300      	str	r3, [sp, #0]
 8011e76:	4613      	mov	r3, r2
 8011e78:	697a      	ldr	r2, [r7, #20]
 8011e7a:	68b9      	ldr	r1, [r7, #8]
 8011e7c:	68f8      	ldr	r0, [r7, #12]
 8011e7e:	f000 f805 	bl	8011e8c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011e82:	69bb      	ldr	r3, [r7, #24]
	}
 8011e84:	4618      	mov	r0, r3
 8011e86:	3720      	adds	r7, #32
 8011e88:	46bd      	mov	sp, r7
 8011e8a:	bd80      	pop	{r7, pc}

08011e8c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011e8c:	b580      	push	{r7, lr}
 8011e8e:	b084      	sub	sp, #16
 8011e90:	af00      	add	r7, sp, #0
 8011e92:	60f8      	str	r0, [r7, #12]
 8011e94:	60b9      	str	r1, [r7, #8]
 8011e96:	607a      	str	r2, [r7, #4]
 8011e98:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8011e9a:	68bb      	ldr	r3, [r7, #8]
 8011e9c:	2b00      	cmp	r3, #0
 8011e9e:	d103      	bne.n	8011ea8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011ea0:	69bb      	ldr	r3, [r7, #24]
 8011ea2:	69ba      	ldr	r2, [r7, #24]
 8011ea4:	601a      	str	r2, [r3, #0]
 8011ea6:	e002      	b.n	8011eae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8011ea8:	69bb      	ldr	r3, [r7, #24]
 8011eaa:	687a      	ldr	r2, [r7, #4]
 8011eac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8011eae:	69bb      	ldr	r3, [r7, #24]
 8011eb0:	68fa      	ldr	r2, [r7, #12]
 8011eb2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011eb4:	69bb      	ldr	r3, [r7, #24]
 8011eb6:	68ba      	ldr	r2, [r7, #8]
 8011eb8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8011eba:	2101      	movs	r1, #1
 8011ebc:	69b8      	ldr	r0, [r7, #24]
 8011ebe:	f7ff fecb 	bl	8011c58 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8011ec2:	69bb      	ldr	r3, [r7, #24]
 8011ec4:	78fa      	ldrb	r2, [r7, #3]
 8011ec6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8011eca:	bf00      	nop
 8011ecc:	3710      	adds	r7, #16
 8011ece:	46bd      	mov	sp, r7
 8011ed0:	bd80      	pop	{r7, pc}

08011ed2 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8011ed2:	b580      	push	{r7, lr}
 8011ed4:	b086      	sub	sp, #24
 8011ed6:	af00      	add	r7, sp, #0
 8011ed8:	6078      	str	r0, [r7, #4]
 8011eda:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8011edc:	687b      	ldr	r3, [r7, #4]
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	d10a      	bne.n	8011ef8 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8011ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ee6:	f383 8811 	msr	BASEPRI, r3
 8011eea:	f3bf 8f6f 	isb	sy
 8011eee:	f3bf 8f4f 	dsb	sy
 8011ef2:	613b      	str	r3, [r7, #16]
}
 8011ef4:	bf00      	nop
 8011ef6:	e7fe      	b.n	8011ef6 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8011ef8:	683a      	ldr	r2, [r7, #0]
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	429a      	cmp	r2, r3
 8011efe:	d90a      	bls.n	8011f16 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8011f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f04:	f383 8811 	msr	BASEPRI, r3
 8011f08:	f3bf 8f6f 	isb	sy
 8011f0c:	f3bf 8f4f 	dsb	sy
 8011f10:	60fb      	str	r3, [r7, #12]
}
 8011f12:	bf00      	nop
 8011f14:	e7fe      	b.n	8011f14 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8011f16:	2202      	movs	r2, #2
 8011f18:	2100      	movs	r1, #0
 8011f1a:	6878      	ldr	r0, [r7, #4]
 8011f1c:	f7ff ff7c 	bl	8011e18 <xQueueGenericCreate>
 8011f20:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8011f22:	697b      	ldr	r3, [r7, #20]
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	d002      	beq.n	8011f2e <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8011f28:	697b      	ldr	r3, [r7, #20]
 8011f2a:	683a      	ldr	r2, [r7, #0]
 8011f2c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8011f2e:	697b      	ldr	r3, [r7, #20]
	}
 8011f30:	4618      	mov	r0, r3
 8011f32:	3718      	adds	r7, #24
 8011f34:	46bd      	mov	sp, r7
 8011f36:	bd80      	pop	{r7, pc}

08011f38 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011f38:	b580      	push	{r7, lr}
 8011f3a:	b08e      	sub	sp, #56	; 0x38
 8011f3c:	af00      	add	r7, sp, #0
 8011f3e:	60f8      	str	r0, [r7, #12]
 8011f40:	60b9      	str	r1, [r7, #8]
 8011f42:	607a      	str	r2, [r7, #4]
 8011f44:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011f46:	2300      	movs	r3, #0
 8011f48:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011f4a:	68fb      	ldr	r3, [r7, #12]
 8011f4c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8011f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	d10a      	bne.n	8011f6a <xQueueGenericSend+0x32>
	__asm volatile
 8011f54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f58:	f383 8811 	msr	BASEPRI, r3
 8011f5c:	f3bf 8f6f 	isb	sy
 8011f60:	f3bf 8f4f 	dsb	sy
 8011f64:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8011f66:	bf00      	nop
 8011f68:	e7fe      	b.n	8011f68 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011f6a:	68bb      	ldr	r3, [r7, #8]
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d103      	bne.n	8011f78 <xQueueGenericSend+0x40>
 8011f70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	d101      	bne.n	8011f7c <xQueueGenericSend+0x44>
 8011f78:	2301      	movs	r3, #1
 8011f7a:	e000      	b.n	8011f7e <xQueueGenericSend+0x46>
 8011f7c:	2300      	movs	r3, #0
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d10a      	bne.n	8011f98 <xQueueGenericSend+0x60>
	__asm volatile
 8011f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f86:	f383 8811 	msr	BASEPRI, r3
 8011f8a:	f3bf 8f6f 	isb	sy
 8011f8e:	f3bf 8f4f 	dsb	sy
 8011f92:	627b      	str	r3, [r7, #36]	; 0x24
}
 8011f94:	bf00      	nop
 8011f96:	e7fe      	b.n	8011f96 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011f98:	683b      	ldr	r3, [r7, #0]
 8011f9a:	2b02      	cmp	r3, #2
 8011f9c:	d103      	bne.n	8011fa6 <xQueueGenericSend+0x6e>
 8011f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011fa2:	2b01      	cmp	r3, #1
 8011fa4:	d101      	bne.n	8011faa <xQueueGenericSend+0x72>
 8011fa6:	2301      	movs	r3, #1
 8011fa8:	e000      	b.n	8011fac <xQueueGenericSend+0x74>
 8011faa:	2300      	movs	r3, #0
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d10a      	bne.n	8011fc6 <xQueueGenericSend+0x8e>
	__asm volatile
 8011fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fb4:	f383 8811 	msr	BASEPRI, r3
 8011fb8:	f3bf 8f6f 	isb	sy
 8011fbc:	f3bf 8f4f 	dsb	sy
 8011fc0:	623b      	str	r3, [r7, #32]
}
 8011fc2:	bf00      	nop
 8011fc4:	e7fe      	b.n	8011fc4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011fc6:	f001 fc47 	bl	8013858 <xTaskGetSchedulerState>
 8011fca:	4603      	mov	r3, r0
 8011fcc:	2b00      	cmp	r3, #0
 8011fce:	d102      	bne.n	8011fd6 <xQueueGenericSend+0x9e>
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d101      	bne.n	8011fda <xQueueGenericSend+0xa2>
 8011fd6:	2301      	movs	r3, #1
 8011fd8:	e000      	b.n	8011fdc <xQueueGenericSend+0xa4>
 8011fda:	2300      	movs	r3, #0
 8011fdc:	2b00      	cmp	r3, #0
 8011fde:	d10a      	bne.n	8011ff6 <xQueueGenericSend+0xbe>
	__asm volatile
 8011fe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fe4:	f383 8811 	msr	BASEPRI, r3
 8011fe8:	f3bf 8f6f 	isb	sy
 8011fec:	f3bf 8f4f 	dsb	sy
 8011ff0:	61fb      	str	r3, [r7, #28]
}
 8011ff2:	bf00      	nop
 8011ff4:	e7fe      	b.n	8011ff4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011ff6:	f002 fd0d 	bl	8014a14 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ffc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012000:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012002:	429a      	cmp	r2, r3
 8012004:	d302      	bcc.n	801200c <xQueueGenericSend+0xd4>
 8012006:	683b      	ldr	r3, [r7, #0]
 8012008:	2b02      	cmp	r3, #2
 801200a:	d129      	bne.n	8012060 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801200c:	683a      	ldr	r2, [r7, #0]
 801200e:	68b9      	ldr	r1, [r7, #8]
 8012010:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012012:	f000 fbd9 	bl	80127c8 <prvCopyDataToQueue>
 8012016:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801201a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801201c:	2b00      	cmp	r3, #0
 801201e:	d010      	beq.n	8012042 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012022:	3324      	adds	r3, #36	; 0x24
 8012024:	4618      	mov	r0, r3
 8012026:	f001 f9f7 	bl	8013418 <xTaskRemoveFromEventList>
 801202a:	4603      	mov	r3, r0
 801202c:	2b00      	cmp	r3, #0
 801202e:	d013      	beq.n	8012058 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8012030:	4b3f      	ldr	r3, [pc, #252]	; (8012130 <xQueueGenericSend+0x1f8>)
 8012032:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012036:	601a      	str	r2, [r3, #0]
 8012038:	f3bf 8f4f 	dsb	sy
 801203c:	f3bf 8f6f 	isb	sy
 8012040:	e00a      	b.n	8012058 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8012042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012044:	2b00      	cmp	r3, #0
 8012046:	d007      	beq.n	8012058 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8012048:	4b39      	ldr	r3, [pc, #228]	; (8012130 <xQueueGenericSend+0x1f8>)
 801204a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801204e:	601a      	str	r2, [r3, #0]
 8012050:	f3bf 8f4f 	dsb	sy
 8012054:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8012058:	f002 fd0c 	bl	8014a74 <vPortExitCritical>
				return pdPASS;
 801205c:	2301      	movs	r3, #1
 801205e:	e063      	b.n	8012128 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	2b00      	cmp	r3, #0
 8012064:	d103      	bne.n	801206e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8012066:	f002 fd05 	bl	8014a74 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801206a:	2300      	movs	r3, #0
 801206c:	e05c      	b.n	8012128 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 801206e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012070:	2b00      	cmp	r3, #0
 8012072:	d106      	bne.n	8012082 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012074:	f107 0314 	add.w	r3, r7, #20
 8012078:	4618      	mov	r0, r3
 801207a:	f001 fa93 	bl	80135a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801207e:	2301      	movs	r3, #1
 8012080:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012082:	f002 fcf7 	bl	8014a74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012086:	f000 ff4d 	bl	8012f24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801208a:	f002 fcc3 	bl	8014a14 <vPortEnterCritical>
 801208e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012090:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8012094:	b25b      	sxtb	r3, r3
 8012096:	f1b3 3fff 	cmp.w	r3, #4294967295
 801209a:	d103      	bne.n	80120a4 <xQueueGenericSend+0x16c>
 801209c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801209e:	2200      	movs	r2, #0
 80120a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80120a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80120aa:	b25b      	sxtb	r3, r3
 80120ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120b0:	d103      	bne.n	80120ba <xQueueGenericSend+0x182>
 80120b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120b4:	2200      	movs	r2, #0
 80120b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80120ba:	f002 fcdb 	bl	8014a74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80120be:	1d3a      	adds	r2, r7, #4
 80120c0:	f107 0314 	add.w	r3, r7, #20
 80120c4:	4611      	mov	r1, r2
 80120c6:	4618      	mov	r0, r3
 80120c8:	f001 fa82 	bl	80135d0 <xTaskCheckForTimeOut>
 80120cc:	4603      	mov	r3, r0
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d124      	bne.n	801211c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80120d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80120d4:	f000 fc70 	bl	80129b8 <prvIsQueueFull>
 80120d8:	4603      	mov	r3, r0
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d018      	beq.n	8012110 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80120de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120e0:	3310      	adds	r3, #16
 80120e2:	687a      	ldr	r2, [r7, #4]
 80120e4:	4611      	mov	r1, r2
 80120e6:	4618      	mov	r0, r3
 80120e8:	f001 f90a 	bl	8013300 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80120ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80120ee:	f000 fbfb 	bl	80128e8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80120f2:	f000 ff25 	bl	8012f40 <xTaskResumeAll>
 80120f6:	4603      	mov	r3, r0
 80120f8:	2b00      	cmp	r3, #0
 80120fa:	f47f af7c 	bne.w	8011ff6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80120fe:	4b0c      	ldr	r3, [pc, #48]	; (8012130 <xQueueGenericSend+0x1f8>)
 8012100:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012104:	601a      	str	r2, [r3, #0]
 8012106:	f3bf 8f4f 	dsb	sy
 801210a:	f3bf 8f6f 	isb	sy
 801210e:	e772      	b.n	8011ff6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8012110:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012112:	f000 fbe9 	bl	80128e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012116:	f000 ff13 	bl	8012f40 <xTaskResumeAll>
 801211a:	e76c      	b.n	8011ff6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801211c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801211e:	f000 fbe3 	bl	80128e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012122:	f000 ff0d 	bl	8012f40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8012126:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8012128:	4618      	mov	r0, r3
 801212a:	3738      	adds	r7, #56	; 0x38
 801212c:	46bd      	mov	sp, r7
 801212e:	bd80      	pop	{r7, pc}
 8012130:	e000ed04 	.word	0xe000ed04

08012134 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8012134:	b580      	push	{r7, lr}
 8012136:	b090      	sub	sp, #64	; 0x40
 8012138:	af00      	add	r7, sp, #0
 801213a:	60f8      	str	r0, [r7, #12]
 801213c:	60b9      	str	r1, [r7, #8]
 801213e:	607a      	str	r2, [r7, #4]
 8012140:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012142:	68fb      	ldr	r3, [r7, #12]
 8012144:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8012146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012148:	2b00      	cmp	r3, #0
 801214a:	d10a      	bne.n	8012162 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 801214c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012150:	f383 8811 	msr	BASEPRI, r3
 8012154:	f3bf 8f6f 	isb	sy
 8012158:	f3bf 8f4f 	dsb	sy
 801215c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801215e:	bf00      	nop
 8012160:	e7fe      	b.n	8012160 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012162:	68bb      	ldr	r3, [r7, #8]
 8012164:	2b00      	cmp	r3, #0
 8012166:	d103      	bne.n	8012170 <xQueueGenericSendFromISR+0x3c>
 8012168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801216a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801216c:	2b00      	cmp	r3, #0
 801216e:	d101      	bne.n	8012174 <xQueueGenericSendFromISR+0x40>
 8012170:	2301      	movs	r3, #1
 8012172:	e000      	b.n	8012176 <xQueueGenericSendFromISR+0x42>
 8012174:	2300      	movs	r3, #0
 8012176:	2b00      	cmp	r3, #0
 8012178:	d10a      	bne.n	8012190 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 801217a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801217e:	f383 8811 	msr	BASEPRI, r3
 8012182:	f3bf 8f6f 	isb	sy
 8012186:	f3bf 8f4f 	dsb	sy
 801218a:	627b      	str	r3, [r7, #36]	; 0x24
}
 801218c:	bf00      	nop
 801218e:	e7fe      	b.n	801218e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012190:	683b      	ldr	r3, [r7, #0]
 8012192:	2b02      	cmp	r3, #2
 8012194:	d103      	bne.n	801219e <xQueueGenericSendFromISR+0x6a>
 8012196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012198:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801219a:	2b01      	cmp	r3, #1
 801219c:	d101      	bne.n	80121a2 <xQueueGenericSendFromISR+0x6e>
 801219e:	2301      	movs	r3, #1
 80121a0:	e000      	b.n	80121a4 <xQueueGenericSendFromISR+0x70>
 80121a2:	2300      	movs	r3, #0
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d10a      	bne.n	80121be <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80121a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121ac:	f383 8811 	msr	BASEPRI, r3
 80121b0:	f3bf 8f6f 	isb	sy
 80121b4:	f3bf 8f4f 	dsb	sy
 80121b8:	623b      	str	r3, [r7, #32]
}
 80121ba:	bf00      	nop
 80121bc:	e7fe      	b.n	80121bc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80121be:	f002 fd0b 	bl	8014bd8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80121c2:	f3ef 8211 	mrs	r2, BASEPRI
 80121c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121ca:	f383 8811 	msr	BASEPRI, r3
 80121ce:	f3bf 8f6f 	isb	sy
 80121d2:	f3bf 8f4f 	dsb	sy
 80121d6:	61fa      	str	r2, [r7, #28]
 80121d8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80121da:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80121dc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80121de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80121e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80121e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80121e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80121e6:	429a      	cmp	r2, r3
 80121e8:	d302      	bcc.n	80121f0 <xQueueGenericSendFromISR+0xbc>
 80121ea:	683b      	ldr	r3, [r7, #0]
 80121ec:	2b02      	cmp	r3, #2
 80121ee:	d12f      	bne.n	8012250 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80121f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80121f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80121f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80121fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80121fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80121fe:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8012200:	683a      	ldr	r2, [r7, #0]
 8012202:	68b9      	ldr	r1, [r7, #8]
 8012204:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012206:	f000 fadf 	bl	80127c8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801220a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 801220e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012212:	d112      	bne.n	801223a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012218:	2b00      	cmp	r3, #0
 801221a:	d016      	beq.n	801224a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801221c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801221e:	3324      	adds	r3, #36	; 0x24
 8012220:	4618      	mov	r0, r3
 8012222:	f001 f8f9 	bl	8013418 <xTaskRemoveFromEventList>
 8012226:	4603      	mov	r3, r0
 8012228:	2b00      	cmp	r3, #0
 801222a:	d00e      	beq.n	801224a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	2b00      	cmp	r3, #0
 8012230:	d00b      	beq.n	801224a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	2201      	movs	r2, #1
 8012236:	601a      	str	r2, [r3, #0]
 8012238:	e007      	b.n	801224a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801223a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801223e:	3301      	adds	r3, #1
 8012240:	b2db      	uxtb	r3, r3
 8012242:	b25a      	sxtb	r2, r3
 8012244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012246:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 801224a:	2301      	movs	r3, #1
 801224c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 801224e:	e001      	b.n	8012254 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8012250:	2300      	movs	r3, #0
 8012252:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012254:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012256:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8012258:	697b      	ldr	r3, [r7, #20]
 801225a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801225e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012260:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8012262:	4618      	mov	r0, r3
 8012264:	3740      	adds	r7, #64	; 0x40
 8012266:	46bd      	mov	sp, r7
 8012268:	bd80      	pop	{r7, pc}

0801226a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801226a:	b580      	push	{r7, lr}
 801226c:	b08e      	sub	sp, #56	; 0x38
 801226e:	af00      	add	r7, sp, #0
 8012270:	6078      	str	r0, [r7, #4]
 8012272:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8012278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801227a:	2b00      	cmp	r3, #0
 801227c:	d10a      	bne.n	8012294 <xQueueGiveFromISR+0x2a>
	__asm volatile
 801227e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012282:	f383 8811 	msr	BASEPRI, r3
 8012286:	f3bf 8f6f 	isb	sy
 801228a:	f3bf 8f4f 	dsb	sy
 801228e:	623b      	str	r3, [r7, #32]
}
 8012290:	bf00      	nop
 8012292:	e7fe      	b.n	8012292 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8012294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012298:	2b00      	cmp	r3, #0
 801229a:	d00a      	beq.n	80122b2 <xQueueGiveFromISR+0x48>
	__asm volatile
 801229c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122a0:	f383 8811 	msr	BASEPRI, r3
 80122a4:	f3bf 8f6f 	isb	sy
 80122a8:	f3bf 8f4f 	dsb	sy
 80122ac:	61fb      	str	r3, [r7, #28]
}
 80122ae:	bf00      	nop
 80122b0:	e7fe      	b.n	80122b0 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80122b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122b4:	681b      	ldr	r3, [r3, #0]
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d103      	bne.n	80122c2 <xQueueGiveFromISR+0x58>
 80122ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122bc:	689b      	ldr	r3, [r3, #8]
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d101      	bne.n	80122c6 <xQueueGiveFromISR+0x5c>
 80122c2:	2301      	movs	r3, #1
 80122c4:	e000      	b.n	80122c8 <xQueueGiveFromISR+0x5e>
 80122c6:	2300      	movs	r3, #0
 80122c8:	2b00      	cmp	r3, #0
 80122ca:	d10a      	bne.n	80122e2 <xQueueGiveFromISR+0x78>
	__asm volatile
 80122cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122d0:	f383 8811 	msr	BASEPRI, r3
 80122d4:	f3bf 8f6f 	isb	sy
 80122d8:	f3bf 8f4f 	dsb	sy
 80122dc:	61bb      	str	r3, [r7, #24]
}
 80122de:	bf00      	nop
 80122e0:	e7fe      	b.n	80122e0 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80122e2:	f002 fc79 	bl	8014bd8 <vPortValidateInterruptPriority>
	__asm volatile
 80122e6:	f3ef 8211 	mrs	r2, BASEPRI
 80122ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122ee:	f383 8811 	msr	BASEPRI, r3
 80122f2:	f3bf 8f6f 	isb	sy
 80122f6:	f3bf 8f4f 	dsb	sy
 80122fa:	617a      	str	r2, [r7, #20]
 80122fc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80122fe:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012300:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012306:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8012308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801230a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801230c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801230e:	429a      	cmp	r2, r3
 8012310:	d22b      	bcs.n	801236a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8012312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012314:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012318:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801231c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801231e:	1c5a      	adds	r2, r3, #1
 8012320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012322:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8012324:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012328:	f1b3 3fff 	cmp.w	r3, #4294967295
 801232c:	d112      	bne.n	8012354 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801232e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012332:	2b00      	cmp	r3, #0
 8012334:	d016      	beq.n	8012364 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012338:	3324      	adds	r3, #36	; 0x24
 801233a:	4618      	mov	r0, r3
 801233c:	f001 f86c 	bl	8013418 <xTaskRemoveFromEventList>
 8012340:	4603      	mov	r3, r0
 8012342:	2b00      	cmp	r3, #0
 8012344:	d00e      	beq.n	8012364 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012346:	683b      	ldr	r3, [r7, #0]
 8012348:	2b00      	cmp	r3, #0
 801234a:	d00b      	beq.n	8012364 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801234c:	683b      	ldr	r3, [r7, #0]
 801234e:	2201      	movs	r2, #1
 8012350:	601a      	str	r2, [r3, #0]
 8012352:	e007      	b.n	8012364 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8012354:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012358:	3301      	adds	r3, #1
 801235a:	b2db      	uxtb	r3, r3
 801235c:	b25a      	sxtb	r2, r3
 801235e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012360:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8012364:	2301      	movs	r3, #1
 8012366:	637b      	str	r3, [r7, #52]	; 0x34
 8012368:	e001      	b.n	801236e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801236a:	2300      	movs	r3, #0
 801236c:	637b      	str	r3, [r7, #52]	; 0x34
 801236e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012370:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8012372:	68fb      	ldr	r3, [r7, #12]
 8012374:	f383 8811 	msr	BASEPRI, r3
}
 8012378:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801237a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801237c:	4618      	mov	r0, r3
 801237e:	3738      	adds	r7, #56	; 0x38
 8012380:	46bd      	mov	sp, r7
 8012382:	bd80      	pop	{r7, pc}

08012384 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8012384:	b580      	push	{r7, lr}
 8012386:	b08c      	sub	sp, #48	; 0x30
 8012388:	af00      	add	r7, sp, #0
 801238a:	60f8      	str	r0, [r7, #12]
 801238c:	60b9      	str	r1, [r7, #8]
 801238e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8012390:	2300      	movs	r3, #0
 8012392:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012394:	68fb      	ldr	r3, [r7, #12]
 8012396:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8012398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801239a:	2b00      	cmp	r3, #0
 801239c:	d10a      	bne.n	80123b4 <xQueueReceive+0x30>
	__asm volatile
 801239e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80123a2:	f383 8811 	msr	BASEPRI, r3
 80123a6:	f3bf 8f6f 	isb	sy
 80123aa:	f3bf 8f4f 	dsb	sy
 80123ae:	623b      	str	r3, [r7, #32]
}
 80123b0:	bf00      	nop
 80123b2:	e7fe      	b.n	80123b2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80123b4:	68bb      	ldr	r3, [r7, #8]
 80123b6:	2b00      	cmp	r3, #0
 80123b8:	d103      	bne.n	80123c2 <xQueueReceive+0x3e>
 80123ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80123be:	2b00      	cmp	r3, #0
 80123c0:	d101      	bne.n	80123c6 <xQueueReceive+0x42>
 80123c2:	2301      	movs	r3, #1
 80123c4:	e000      	b.n	80123c8 <xQueueReceive+0x44>
 80123c6:	2300      	movs	r3, #0
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	d10a      	bne.n	80123e2 <xQueueReceive+0x5e>
	__asm volatile
 80123cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80123d0:	f383 8811 	msr	BASEPRI, r3
 80123d4:	f3bf 8f6f 	isb	sy
 80123d8:	f3bf 8f4f 	dsb	sy
 80123dc:	61fb      	str	r3, [r7, #28]
}
 80123de:	bf00      	nop
 80123e0:	e7fe      	b.n	80123e0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80123e2:	f001 fa39 	bl	8013858 <xTaskGetSchedulerState>
 80123e6:	4603      	mov	r3, r0
 80123e8:	2b00      	cmp	r3, #0
 80123ea:	d102      	bne.n	80123f2 <xQueueReceive+0x6e>
 80123ec:	687b      	ldr	r3, [r7, #4]
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	d101      	bne.n	80123f6 <xQueueReceive+0x72>
 80123f2:	2301      	movs	r3, #1
 80123f4:	e000      	b.n	80123f8 <xQueueReceive+0x74>
 80123f6:	2300      	movs	r3, #0
 80123f8:	2b00      	cmp	r3, #0
 80123fa:	d10a      	bne.n	8012412 <xQueueReceive+0x8e>
	__asm volatile
 80123fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012400:	f383 8811 	msr	BASEPRI, r3
 8012404:	f3bf 8f6f 	isb	sy
 8012408:	f3bf 8f4f 	dsb	sy
 801240c:	61bb      	str	r3, [r7, #24]
}
 801240e:	bf00      	nop
 8012410:	e7fe      	b.n	8012410 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012412:	f002 faff 	bl	8014a14 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801241a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801241c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801241e:	2b00      	cmp	r3, #0
 8012420:	d01f      	beq.n	8012462 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012422:	68b9      	ldr	r1, [r7, #8]
 8012424:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012426:	f000 fa39 	bl	801289c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801242a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801242c:	1e5a      	subs	r2, r3, #1
 801242e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012430:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012434:	691b      	ldr	r3, [r3, #16]
 8012436:	2b00      	cmp	r3, #0
 8012438:	d00f      	beq.n	801245a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801243a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801243c:	3310      	adds	r3, #16
 801243e:	4618      	mov	r0, r3
 8012440:	f000 ffea 	bl	8013418 <xTaskRemoveFromEventList>
 8012444:	4603      	mov	r3, r0
 8012446:	2b00      	cmp	r3, #0
 8012448:	d007      	beq.n	801245a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801244a:	4b3d      	ldr	r3, [pc, #244]	; (8012540 <xQueueReceive+0x1bc>)
 801244c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012450:	601a      	str	r2, [r3, #0]
 8012452:	f3bf 8f4f 	dsb	sy
 8012456:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801245a:	f002 fb0b 	bl	8014a74 <vPortExitCritical>
				return pdPASS;
 801245e:	2301      	movs	r3, #1
 8012460:	e069      	b.n	8012536 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	2b00      	cmp	r3, #0
 8012466:	d103      	bne.n	8012470 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8012468:	f002 fb04 	bl	8014a74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801246c:	2300      	movs	r3, #0
 801246e:	e062      	b.n	8012536 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012472:	2b00      	cmp	r3, #0
 8012474:	d106      	bne.n	8012484 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012476:	f107 0310 	add.w	r3, r7, #16
 801247a:	4618      	mov	r0, r3
 801247c:	f001 f892 	bl	80135a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012480:	2301      	movs	r3, #1
 8012482:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012484:	f002 faf6 	bl	8014a74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012488:	f000 fd4c 	bl	8012f24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801248c:	f002 fac2 	bl	8014a14 <vPortEnterCritical>
 8012490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012492:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8012496:	b25b      	sxtb	r3, r3
 8012498:	f1b3 3fff 	cmp.w	r3, #4294967295
 801249c:	d103      	bne.n	80124a6 <xQueueReceive+0x122>
 801249e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80124a0:	2200      	movs	r2, #0
 80124a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80124a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80124a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80124ac:	b25b      	sxtb	r3, r3
 80124ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80124b2:	d103      	bne.n	80124bc <xQueueReceive+0x138>
 80124b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80124b6:	2200      	movs	r2, #0
 80124b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80124bc:	f002 fada 	bl	8014a74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80124c0:	1d3a      	adds	r2, r7, #4
 80124c2:	f107 0310 	add.w	r3, r7, #16
 80124c6:	4611      	mov	r1, r2
 80124c8:	4618      	mov	r0, r3
 80124ca:	f001 f881 	bl	80135d0 <xTaskCheckForTimeOut>
 80124ce:	4603      	mov	r3, r0
 80124d0:	2b00      	cmp	r3, #0
 80124d2:	d123      	bne.n	801251c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80124d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80124d6:	f000 fa59 	bl	801298c <prvIsQueueEmpty>
 80124da:	4603      	mov	r3, r0
 80124dc:	2b00      	cmp	r3, #0
 80124de:	d017      	beq.n	8012510 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80124e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80124e2:	3324      	adds	r3, #36	; 0x24
 80124e4:	687a      	ldr	r2, [r7, #4]
 80124e6:	4611      	mov	r1, r2
 80124e8:	4618      	mov	r0, r3
 80124ea:	f000 ff09 	bl	8013300 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80124ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80124f0:	f000 f9fa 	bl	80128e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80124f4:	f000 fd24 	bl	8012f40 <xTaskResumeAll>
 80124f8:	4603      	mov	r3, r0
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	d189      	bne.n	8012412 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80124fe:	4b10      	ldr	r3, [pc, #64]	; (8012540 <xQueueReceive+0x1bc>)
 8012500:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012504:	601a      	str	r2, [r3, #0]
 8012506:	f3bf 8f4f 	dsb	sy
 801250a:	f3bf 8f6f 	isb	sy
 801250e:	e780      	b.n	8012412 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8012510:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012512:	f000 f9e9 	bl	80128e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012516:	f000 fd13 	bl	8012f40 <xTaskResumeAll>
 801251a:	e77a      	b.n	8012412 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801251c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801251e:	f000 f9e3 	bl	80128e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012522:	f000 fd0d 	bl	8012f40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012526:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012528:	f000 fa30 	bl	801298c <prvIsQueueEmpty>
 801252c:	4603      	mov	r3, r0
 801252e:	2b00      	cmp	r3, #0
 8012530:	f43f af6f 	beq.w	8012412 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8012534:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8012536:	4618      	mov	r0, r3
 8012538:	3730      	adds	r7, #48	; 0x30
 801253a:	46bd      	mov	sp, r7
 801253c:	bd80      	pop	{r7, pc}
 801253e:	bf00      	nop
 8012540:	e000ed04 	.word	0xe000ed04

08012544 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8012544:	b580      	push	{r7, lr}
 8012546:	b08e      	sub	sp, #56	; 0x38
 8012548:	af00      	add	r7, sp, #0
 801254a:	6078      	str	r0, [r7, #4]
 801254c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801254e:	2300      	movs	r3, #0
 8012550:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012552:	687b      	ldr	r3, [r7, #4]
 8012554:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8012556:	2300      	movs	r3, #0
 8012558:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801255a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801255c:	2b00      	cmp	r3, #0
 801255e:	d10a      	bne.n	8012576 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8012560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012564:	f383 8811 	msr	BASEPRI, r3
 8012568:	f3bf 8f6f 	isb	sy
 801256c:	f3bf 8f4f 	dsb	sy
 8012570:	623b      	str	r3, [r7, #32]
}
 8012572:	bf00      	nop
 8012574:	e7fe      	b.n	8012574 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8012576:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801257a:	2b00      	cmp	r3, #0
 801257c:	d00a      	beq.n	8012594 <xQueueSemaphoreTake+0x50>
	__asm volatile
 801257e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012582:	f383 8811 	msr	BASEPRI, r3
 8012586:	f3bf 8f6f 	isb	sy
 801258a:	f3bf 8f4f 	dsb	sy
 801258e:	61fb      	str	r3, [r7, #28]
}
 8012590:	bf00      	nop
 8012592:	e7fe      	b.n	8012592 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012594:	f001 f960 	bl	8013858 <xTaskGetSchedulerState>
 8012598:	4603      	mov	r3, r0
 801259a:	2b00      	cmp	r3, #0
 801259c:	d102      	bne.n	80125a4 <xQueueSemaphoreTake+0x60>
 801259e:	683b      	ldr	r3, [r7, #0]
 80125a0:	2b00      	cmp	r3, #0
 80125a2:	d101      	bne.n	80125a8 <xQueueSemaphoreTake+0x64>
 80125a4:	2301      	movs	r3, #1
 80125a6:	e000      	b.n	80125aa <xQueueSemaphoreTake+0x66>
 80125a8:	2300      	movs	r3, #0
 80125aa:	2b00      	cmp	r3, #0
 80125ac:	d10a      	bne.n	80125c4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80125ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80125b2:	f383 8811 	msr	BASEPRI, r3
 80125b6:	f3bf 8f6f 	isb	sy
 80125ba:	f3bf 8f4f 	dsb	sy
 80125be:	61bb      	str	r3, [r7, #24]
}
 80125c0:	bf00      	nop
 80125c2:	e7fe      	b.n	80125c2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80125c4:	f002 fa26 	bl	8014a14 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80125c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80125cc:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80125ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	d024      	beq.n	801261e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80125d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80125d6:	1e5a      	subs	r2, r3, #1
 80125d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125da:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80125dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125de:	681b      	ldr	r3, [r3, #0]
 80125e0:	2b00      	cmp	r3, #0
 80125e2:	d104      	bne.n	80125ee <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80125e4:	f001 fac6 	bl	8013b74 <pvTaskIncrementMutexHeldCount>
 80125e8:	4602      	mov	r2, r0
 80125ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125ec:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80125ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125f0:	691b      	ldr	r3, [r3, #16]
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	d00f      	beq.n	8012616 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80125f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125f8:	3310      	adds	r3, #16
 80125fa:	4618      	mov	r0, r3
 80125fc:	f000 ff0c 	bl	8013418 <xTaskRemoveFromEventList>
 8012600:	4603      	mov	r3, r0
 8012602:	2b00      	cmp	r3, #0
 8012604:	d007      	beq.n	8012616 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012606:	4b54      	ldr	r3, [pc, #336]	; (8012758 <xQueueSemaphoreTake+0x214>)
 8012608:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801260c:	601a      	str	r2, [r3, #0]
 801260e:	f3bf 8f4f 	dsb	sy
 8012612:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012616:	f002 fa2d 	bl	8014a74 <vPortExitCritical>
				return pdPASS;
 801261a:	2301      	movs	r3, #1
 801261c:	e097      	b.n	801274e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801261e:	683b      	ldr	r3, [r7, #0]
 8012620:	2b00      	cmp	r3, #0
 8012622:	d111      	bne.n	8012648 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8012624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012626:	2b00      	cmp	r3, #0
 8012628:	d00a      	beq.n	8012640 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 801262a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801262e:	f383 8811 	msr	BASEPRI, r3
 8012632:	f3bf 8f6f 	isb	sy
 8012636:	f3bf 8f4f 	dsb	sy
 801263a:	617b      	str	r3, [r7, #20]
}
 801263c:	bf00      	nop
 801263e:	e7fe      	b.n	801263e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8012640:	f002 fa18 	bl	8014a74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012644:	2300      	movs	r3, #0
 8012646:	e082      	b.n	801274e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012648:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801264a:	2b00      	cmp	r3, #0
 801264c:	d106      	bne.n	801265c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801264e:	f107 030c 	add.w	r3, r7, #12
 8012652:	4618      	mov	r0, r3
 8012654:	f000 ffa6 	bl	80135a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012658:	2301      	movs	r3, #1
 801265a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801265c:	f002 fa0a 	bl	8014a74 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012660:	f000 fc60 	bl	8012f24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012664:	f002 f9d6 	bl	8014a14 <vPortEnterCritical>
 8012668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801266a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801266e:	b25b      	sxtb	r3, r3
 8012670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012674:	d103      	bne.n	801267e <xQueueSemaphoreTake+0x13a>
 8012676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012678:	2200      	movs	r2, #0
 801267a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801267e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012680:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012684:	b25b      	sxtb	r3, r3
 8012686:	f1b3 3fff 	cmp.w	r3, #4294967295
 801268a:	d103      	bne.n	8012694 <xQueueSemaphoreTake+0x150>
 801268c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801268e:	2200      	movs	r2, #0
 8012690:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8012694:	f002 f9ee 	bl	8014a74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012698:	463a      	mov	r2, r7
 801269a:	f107 030c 	add.w	r3, r7, #12
 801269e:	4611      	mov	r1, r2
 80126a0:	4618      	mov	r0, r3
 80126a2:	f000 ff95 	bl	80135d0 <xTaskCheckForTimeOut>
 80126a6:	4603      	mov	r3, r0
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	d132      	bne.n	8012712 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80126ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80126ae:	f000 f96d 	bl	801298c <prvIsQueueEmpty>
 80126b2:	4603      	mov	r3, r0
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d026      	beq.n	8012706 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80126b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	2b00      	cmp	r3, #0
 80126be:	d109      	bne.n	80126d4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80126c0:	f002 f9a8 	bl	8014a14 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80126c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126c6:	689b      	ldr	r3, [r3, #8]
 80126c8:	4618      	mov	r0, r3
 80126ca:	f001 f8e3 	bl	8013894 <xTaskPriorityInherit>
 80126ce:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80126d0:	f002 f9d0 	bl	8014a74 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80126d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126d6:	3324      	adds	r3, #36	; 0x24
 80126d8:	683a      	ldr	r2, [r7, #0]
 80126da:	4611      	mov	r1, r2
 80126dc:	4618      	mov	r0, r3
 80126de:	f000 fe0f 	bl	8013300 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80126e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80126e4:	f000 f900 	bl	80128e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80126e8:	f000 fc2a 	bl	8012f40 <xTaskResumeAll>
 80126ec:	4603      	mov	r3, r0
 80126ee:	2b00      	cmp	r3, #0
 80126f0:	f47f af68 	bne.w	80125c4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80126f4:	4b18      	ldr	r3, [pc, #96]	; (8012758 <xQueueSemaphoreTake+0x214>)
 80126f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80126fa:	601a      	str	r2, [r3, #0]
 80126fc:	f3bf 8f4f 	dsb	sy
 8012700:	f3bf 8f6f 	isb	sy
 8012704:	e75e      	b.n	80125c4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8012706:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012708:	f000 f8ee 	bl	80128e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801270c:	f000 fc18 	bl	8012f40 <xTaskResumeAll>
 8012710:	e758      	b.n	80125c4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8012712:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012714:	f000 f8e8 	bl	80128e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012718:	f000 fc12 	bl	8012f40 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801271c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801271e:	f000 f935 	bl	801298c <prvIsQueueEmpty>
 8012722:	4603      	mov	r3, r0
 8012724:	2b00      	cmp	r3, #0
 8012726:	f43f af4d 	beq.w	80125c4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801272a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801272c:	2b00      	cmp	r3, #0
 801272e:	d00d      	beq.n	801274c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8012730:	f002 f970 	bl	8014a14 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8012734:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012736:	f000 f82f 	bl	8012798 <prvGetDisinheritPriorityAfterTimeout>
 801273a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 801273c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801273e:	689b      	ldr	r3, [r3, #8]
 8012740:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012742:	4618      	mov	r0, r3
 8012744:	f001 f97c 	bl	8013a40 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8012748:	f002 f994 	bl	8014a74 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801274c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801274e:	4618      	mov	r0, r3
 8012750:	3738      	adds	r7, #56	; 0x38
 8012752:	46bd      	mov	sp, r7
 8012754:	bd80      	pop	{r7, pc}
 8012756:	bf00      	nop
 8012758:	e000ed04 	.word	0xe000ed04

0801275c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 801275c:	b580      	push	{r7, lr}
 801275e:	b084      	sub	sp, #16
 8012760:	af00      	add	r7, sp, #0
 8012762:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	2b00      	cmp	r3, #0
 8012768:	d10a      	bne.n	8012780 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 801276a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801276e:	f383 8811 	msr	BASEPRI, r3
 8012772:	f3bf 8f6f 	isb	sy
 8012776:	f3bf 8f4f 	dsb	sy
 801277a:	60bb      	str	r3, [r7, #8]
}
 801277c:	bf00      	nop
 801277e:	e7fe      	b.n	801277e <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8012780:	f002 f948 	bl	8014a14 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012788:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 801278a:	f002 f973 	bl	8014a74 <vPortExitCritical>

	return uxReturn;
 801278e:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8012790:	4618      	mov	r0, r3
 8012792:	3710      	adds	r7, #16
 8012794:	46bd      	mov	sp, r7
 8012796:	bd80      	pop	{r7, pc}

08012798 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8012798:	b480      	push	{r7}
 801279a:	b085      	sub	sp, #20
 801279c:	af00      	add	r7, sp, #0
 801279e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	d006      	beq.n	80127b6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80127ac:	681b      	ldr	r3, [r3, #0]
 80127ae:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80127b2:	60fb      	str	r3, [r7, #12]
 80127b4:	e001      	b.n	80127ba <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80127b6:	2300      	movs	r3, #0
 80127b8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80127ba:	68fb      	ldr	r3, [r7, #12]
	}
 80127bc:	4618      	mov	r0, r3
 80127be:	3714      	adds	r7, #20
 80127c0:	46bd      	mov	sp, r7
 80127c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127c6:	4770      	bx	lr

080127c8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80127c8:	b580      	push	{r7, lr}
 80127ca:	b086      	sub	sp, #24
 80127cc:	af00      	add	r7, sp, #0
 80127ce:	60f8      	str	r0, [r7, #12]
 80127d0:	60b9      	str	r1, [r7, #8]
 80127d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80127d4:	2300      	movs	r3, #0
 80127d6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80127dc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80127de:	68fb      	ldr	r3, [r7, #12]
 80127e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	d10d      	bne.n	8012802 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80127e6:	68fb      	ldr	r3, [r7, #12]
 80127e8:	681b      	ldr	r3, [r3, #0]
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	d14d      	bne.n	801288a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80127ee:	68fb      	ldr	r3, [r7, #12]
 80127f0:	689b      	ldr	r3, [r3, #8]
 80127f2:	4618      	mov	r0, r3
 80127f4:	f001 f8b6 	bl	8013964 <xTaskPriorityDisinherit>
 80127f8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80127fa:	68fb      	ldr	r3, [r7, #12]
 80127fc:	2200      	movs	r2, #0
 80127fe:	609a      	str	r2, [r3, #8]
 8012800:	e043      	b.n	801288a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	2b00      	cmp	r3, #0
 8012806:	d119      	bne.n	801283c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012808:	68fb      	ldr	r3, [r7, #12]
 801280a:	6858      	ldr	r0, [r3, #4]
 801280c:	68fb      	ldr	r3, [r7, #12]
 801280e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012810:	461a      	mov	r2, r3
 8012812:	68b9      	ldr	r1, [r7, #8]
 8012814:	f002 fc36 	bl	8015084 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012818:	68fb      	ldr	r3, [r7, #12]
 801281a:	685a      	ldr	r2, [r3, #4]
 801281c:	68fb      	ldr	r3, [r7, #12]
 801281e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012820:	441a      	add	r2, r3
 8012822:	68fb      	ldr	r3, [r7, #12]
 8012824:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012826:	68fb      	ldr	r3, [r7, #12]
 8012828:	685a      	ldr	r2, [r3, #4]
 801282a:	68fb      	ldr	r3, [r7, #12]
 801282c:	689b      	ldr	r3, [r3, #8]
 801282e:	429a      	cmp	r2, r3
 8012830:	d32b      	bcc.n	801288a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8012832:	68fb      	ldr	r3, [r7, #12]
 8012834:	681a      	ldr	r2, [r3, #0]
 8012836:	68fb      	ldr	r3, [r7, #12]
 8012838:	605a      	str	r2, [r3, #4]
 801283a:	e026      	b.n	801288a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801283c:	68fb      	ldr	r3, [r7, #12]
 801283e:	68d8      	ldr	r0, [r3, #12]
 8012840:	68fb      	ldr	r3, [r7, #12]
 8012842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012844:	461a      	mov	r2, r3
 8012846:	68b9      	ldr	r1, [r7, #8]
 8012848:	f002 fc1c 	bl	8015084 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801284c:	68fb      	ldr	r3, [r7, #12]
 801284e:	68da      	ldr	r2, [r3, #12]
 8012850:	68fb      	ldr	r3, [r7, #12]
 8012852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012854:	425b      	negs	r3, r3
 8012856:	441a      	add	r2, r3
 8012858:	68fb      	ldr	r3, [r7, #12]
 801285a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801285c:	68fb      	ldr	r3, [r7, #12]
 801285e:	68da      	ldr	r2, [r3, #12]
 8012860:	68fb      	ldr	r3, [r7, #12]
 8012862:	681b      	ldr	r3, [r3, #0]
 8012864:	429a      	cmp	r2, r3
 8012866:	d207      	bcs.n	8012878 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8012868:	68fb      	ldr	r3, [r7, #12]
 801286a:	689a      	ldr	r2, [r3, #8]
 801286c:	68fb      	ldr	r3, [r7, #12]
 801286e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012870:	425b      	negs	r3, r3
 8012872:	441a      	add	r2, r3
 8012874:	68fb      	ldr	r3, [r7, #12]
 8012876:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8012878:	687b      	ldr	r3, [r7, #4]
 801287a:	2b02      	cmp	r3, #2
 801287c:	d105      	bne.n	801288a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801287e:	693b      	ldr	r3, [r7, #16]
 8012880:	2b00      	cmp	r3, #0
 8012882:	d002      	beq.n	801288a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8012884:	693b      	ldr	r3, [r7, #16]
 8012886:	3b01      	subs	r3, #1
 8012888:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801288a:	693b      	ldr	r3, [r7, #16]
 801288c:	1c5a      	adds	r2, r3, #1
 801288e:	68fb      	ldr	r3, [r7, #12]
 8012890:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8012892:	697b      	ldr	r3, [r7, #20]
}
 8012894:	4618      	mov	r0, r3
 8012896:	3718      	adds	r7, #24
 8012898:	46bd      	mov	sp, r7
 801289a:	bd80      	pop	{r7, pc}

0801289c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801289c:	b580      	push	{r7, lr}
 801289e:	b082      	sub	sp, #8
 80128a0:	af00      	add	r7, sp, #0
 80128a2:	6078      	str	r0, [r7, #4]
 80128a4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d018      	beq.n	80128e0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	68da      	ldr	r2, [r3, #12]
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80128b6:	441a      	add	r2, r3
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	68da      	ldr	r2, [r3, #12]
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	689b      	ldr	r3, [r3, #8]
 80128c4:	429a      	cmp	r2, r3
 80128c6:	d303      	bcc.n	80128d0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	681a      	ldr	r2, [r3, #0]
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	68d9      	ldr	r1, [r3, #12]
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80128d8:	461a      	mov	r2, r3
 80128da:	6838      	ldr	r0, [r7, #0]
 80128dc:	f002 fbd2 	bl	8015084 <memcpy>
	}
}
 80128e0:	bf00      	nop
 80128e2:	3708      	adds	r7, #8
 80128e4:	46bd      	mov	sp, r7
 80128e6:	bd80      	pop	{r7, pc}

080128e8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80128e8:	b580      	push	{r7, lr}
 80128ea:	b084      	sub	sp, #16
 80128ec:	af00      	add	r7, sp, #0
 80128ee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80128f0:	f002 f890 	bl	8014a14 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80128fa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80128fc:	e011      	b.n	8012922 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012902:	2b00      	cmp	r3, #0
 8012904:	d012      	beq.n	801292c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012906:	687b      	ldr	r3, [r7, #4]
 8012908:	3324      	adds	r3, #36	; 0x24
 801290a:	4618      	mov	r0, r3
 801290c:	f000 fd84 	bl	8013418 <xTaskRemoveFromEventList>
 8012910:	4603      	mov	r3, r0
 8012912:	2b00      	cmp	r3, #0
 8012914:	d001      	beq.n	801291a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8012916:	f000 febd 	bl	8013694 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801291a:	7bfb      	ldrb	r3, [r7, #15]
 801291c:	3b01      	subs	r3, #1
 801291e:	b2db      	uxtb	r3, r3
 8012920:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012922:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012926:	2b00      	cmp	r3, #0
 8012928:	dce9      	bgt.n	80128fe <prvUnlockQueue+0x16>
 801292a:	e000      	b.n	801292e <prvUnlockQueue+0x46>
					break;
 801292c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	22ff      	movs	r2, #255	; 0xff
 8012932:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8012936:	f002 f89d 	bl	8014a74 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801293a:	f002 f86b 	bl	8014a14 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8012944:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012946:	e011      	b.n	801296c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	691b      	ldr	r3, [r3, #16]
 801294c:	2b00      	cmp	r3, #0
 801294e:	d012      	beq.n	8012976 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	3310      	adds	r3, #16
 8012954:	4618      	mov	r0, r3
 8012956:	f000 fd5f 	bl	8013418 <xTaskRemoveFromEventList>
 801295a:	4603      	mov	r3, r0
 801295c:	2b00      	cmp	r3, #0
 801295e:	d001      	beq.n	8012964 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8012960:	f000 fe98 	bl	8013694 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8012964:	7bbb      	ldrb	r3, [r7, #14]
 8012966:	3b01      	subs	r3, #1
 8012968:	b2db      	uxtb	r3, r3
 801296a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801296c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012970:	2b00      	cmp	r3, #0
 8012972:	dce9      	bgt.n	8012948 <prvUnlockQueue+0x60>
 8012974:	e000      	b.n	8012978 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8012976:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	22ff      	movs	r2, #255	; 0xff
 801297c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8012980:	f002 f878 	bl	8014a74 <vPortExitCritical>
}
 8012984:	bf00      	nop
 8012986:	3710      	adds	r7, #16
 8012988:	46bd      	mov	sp, r7
 801298a:	bd80      	pop	{r7, pc}

0801298c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 801298c:	b580      	push	{r7, lr}
 801298e:	b084      	sub	sp, #16
 8012990:	af00      	add	r7, sp, #0
 8012992:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012994:	f002 f83e 	bl	8014a14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8012998:	687b      	ldr	r3, [r7, #4]
 801299a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801299c:	2b00      	cmp	r3, #0
 801299e:	d102      	bne.n	80129a6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80129a0:	2301      	movs	r3, #1
 80129a2:	60fb      	str	r3, [r7, #12]
 80129a4:	e001      	b.n	80129aa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80129a6:	2300      	movs	r3, #0
 80129a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80129aa:	f002 f863 	bl	8014a74 <vPortExitCritical>

	return xReturn;
 80129ae:	68fb      	ldr	r3, [r7, #12]
}
 80129b0:	4618      	mov	r0, r3
 80129b2:	3710      	adds	r7, #16
 80129b4:	46bd      	mov	sp, r7
 80129b6:	bd80      	pop	{r7, pc}

080129b8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80129b8:	b580      	push	{r7, lr}
 80129ba:	b084      	sub	sp, #16
 80129bc:	af00      	add	r7, sp, #0
 80129be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80129c0:	f002 f828 	bl	8014a14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80129cc:	429a      	cmp	r2, r3
 80129ce:	d102      	bne.n	80129d6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80129d0:	2301      	movs	r3, #1
 80129d2:	60fb      	str	r3, [r7, #12]
 80129d4:	e001      	b.n	80129da <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80129d6:	2300      	movs	r3, #0
 80129d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80129da:	f002 f84b 	bl	8014a74 <vPortExitCritical>

	return xReturn;
 80129de:	68fb      	ldr	r3, [r7, #12]
}
 80129e0:	4618      	mov	r0, r3
 80129e2:	3710      	adds	r7, #16
 80129e4:	46bd      	mov	sp, r7
 80129e6:	bd80      	pop	{r7, pc}

080129e8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80129e8:	b480      	push	{r7}
 80129ea:	b085      	sub	sp, #20
 80129ec:	af00      	add	r7, sp, #0
 80129ee:	6078      	str	r0, [r7, #4]
 80129f0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80129f2:	2300      	movs	r3, #0
 80129f4:	60fb      	str	r3, [r7, #12]
 80129f6:	e014      	b.n	8012a22 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80129f8:	4a0f      	ldr	r2, [pc, #60]	; (8012a38 <vQueueAddToRegistry+0x50>)
 80129fa:	68fb      	ldr	r3, [r7, #12]
 80129fc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8012a00:	2b00      	cmp	r3, #0
 8012a02:	d10b      	bne.n	8012a1c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8012a04:	490c      	ldr	r1, [pc, #48]	; (8012a38 <vQueueAddToRegistry+0x50>)
 8012a06:	68fb      	ldr	r3, [r7, #12]
 8012a08:	683a      	ldr	r2, [r7, #0]
 8012a0a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8012a0e:	4a0a      	ldr	r2, [pc, #40]	; (8012a38 <vQueueAddToRegistry+0x50>)
 8012a10:	68fb      	ldr	r3, [r7, #12]
 8012a12:	00db      	lsls	r3, r3, #3
 8012a14:	4413      	add	r3, r2
 8012a16:	687a      	ldr	r2, [r7, #4]
 8012a18:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8012a1a:	e006      	b.n	8012a2a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012a1c:	68fb      	ldr	r3, [r7, #12]
 8012a1e:	3301      	adds	r3, #1
 8012a20:	60fb      	str	r3, [r7, #12]
 8012a22:	68fb      	ldr	r3, [r7, #12]
 8012a24:	2b07      	cmp	r3, #7
 8012a26:	d9e7      	bls.n	80129f8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012a28:	bf00      	nop
 8012a2a:	bf00      	nop
 8012a2c:	3714      	adds	r7, #20
 8012a2e:	46bd      	mov	sp, r7
 8012a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a34:	4770      	bx	lr
 8012a36:	bf00      	nop
 8012a38:	24001a58 	.word	0x24001a58

08012a3c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012a3c:	b580      	push	{r7, lr}
 8012a3e:	b086      	sub	sp, #24
 8012a40:	af00      	add	r7, sp, #0
 8012a42:	60f8      	str	r0, [r7, #12]
 8012a44:	60b9      	str	r1, [r7, #8]
 8012a46:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8012a48:	68fb      	ldr	r3, [r7, #12]
 8012a4a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8012a4c:	f001 ffe2 	bl	8014a14 <vPortEnterCritical>
 8012a50:	697b      	ldr	r3, [r7, #20]
 8012a52:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8012a56:	b25b      	sxtb	r3, r3
 8012a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012a5c:	d103      	bne.n	8012a66 <vQueueWaitForMessageRestricted+0x2a>
 8012a5e:	697b      	ldr	r3, [r7, #20]
 8012a60:	2200      	movs	r2, #0
 8012a62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8012a66:	697b      	ldr	r3, [r7, #20]
 8012a68:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012a6c:	b25b      	sxtb	r3, r3
 8012a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012a72:	d103      	bne.n	8012a7c <vQueueWaitForMessageRestricted+0x40>
 8012a74:	697b      	ldr	r3, [r7, #20]
 8012a76:	2200      	movs	r2, #0
 8012a78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8012a7c:	f001 fffa 	bl	8014a74 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8012a80:	697b      	ldr	r3, [r7, #20]
 8012a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012a84:	2b00      	cmp	r3, #0
 8012a86:	d106      	bne.n	8012a96 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8012a88:	697b      	ldr	r3, [r7, #20]
 8012a8a:	3324      	adds	r3, #36	; 0x24
 8012a8c:	687a      	ldr	r2, [r7, #4]
 8012a8e:	68b9      	ldr	r1, [r7, #8]
 8012a90:	4618      	mov	r0, r3
 8012a92:	f000 fc95 	bl	80133c0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8012a96:	6978      	ldr	r0, [r7, #20]
 8012a98:	f7ff ff26 	bl	80128e8 <prvUnlockQueue>
	}
 8012a9c:	bf00      	nop
 8012a9e:	3718      	adds	r7, #24
 8012aa0:	46bd      	mov	sp, r7
 8012aa2:	bd80      	pop	{r7, pc}

08012aa4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8012aa4:	b580      	push	{r7, lr}
 8012aa6:	b08e      	sub	sp, #56	; 0x38
 8012aa8:	af04      	add	r7, sp, #16
 8012aaa:	60f8      	str	r0, [r7, #12]
 8012aac:	60b9      	str	r1, [r7, #8]
 8012aae:	607a      	str	r2, [r7, #4]
 8012ab0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8012ab2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012ab4:	2b00      	cmp	r3, #0
 8012ab6:	d10a      	bne.n	8012ace <xTaskCreateStatic+0x2a>
	__asm volatile
 8012ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012abc:	f383 8811 	msr	BASEPRI, r3
 8012ac0:	f3bf 8f6f 	isb	sy
 8012ac4:	f3bf 8f4f 	dsb	sy
 8012ac8:	623b      	str	r3, [r7, #32]
}
 8012aca:	bf00      	nop
 8012acc:	e7fe      	b.n	8012acc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8012ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ad0:	2b00      	cmp	r3, #0
 8012ad2:	d10a      	bne.n	8012aea <xTaskCreateStatic+0x46>
	__asm volatile
 8012ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ad8:	f383 8811 	msr	BASEPRI, r3
 8012adc:	f3bf 8f6f 	isb	sy
 8012ae0:	f3bf 8f4f 	dsb	sy
 8012ae4:	61fb      	str	r3, [r7, #28]
}
 8012ae6:	bf00      	nop
 8012ae8:	e7fe      	b.n	8012ae8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8012aea:	2360      	movs	r3, #96	; 0x60
 8012aec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8012aee:	693b      	ldr	r3, [r7, #16]
 8012af0:	2b60      	cmp	r3, #96	; 0x60
 8012af2:	d00a      	beq.n	8012b0a <xTaskCreateStatic+0x66>
	__asm volatile
 8012af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012af8:	f383 8811 	msr	BASEPRI, r3
 8012afc:	f3bf 8f6f 	isb	sy
 8012b00:	f3bf 8f4f 	dsb	sy
 8012b04:	61bb      	str	r3, [r7, #24]
}
 8012b06:	bf00      	nop
 8012b08:	e7fe      	b.n	8012b08 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8012b0a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8012b0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	d01e      	beq.n	8012b50 <xTaskCreateStatic+0xac>
 8012b12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012b14:	2b00      	cmp	r3, #0
 8012b16:	d01b      	beq.n	8012b50 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012b18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b1a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8012b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012b20:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b24:	2202      	movs	r2, #2
 8012b26:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8012b2a:	2300      	movs	r3, #0
 8012b2c:	9303      	str	r3, [sp, #12]
 8012b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b30:	9302      	str	r3, [sp, #8]
 8012b32:	f107 0314 	add.w	r3, r7, #20
 8012b36:	9301      	str	r3, [sp, #4]
 8012b38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b3a:	9300      	str	r3, [sp, #0]
 8012b3c:	683b      	ldr	r3, [r7, #0]
 8012b3e:	687a      	ldr	r2, [r7, #4]
 8012b40:	68b9      	ldr	r1, [r7, #8]
 8012b42:	68f8      	ldr	r0, [r7, #12]
 8012b44:	f000 f850 	bl	8012be8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012b48:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012b4a:	f000 f8df 	bl	8012d0c <prvAddNewTaskToReadyList>
 8012b4e:	e001      	b.n	8012b54 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8012b50:	2300      	movs	r3, #0
 8012b52:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8012b54:	697b      	ldr	r3, [r7, #20]
	}
 8012b56:	4618      	mov	r0, r3
 8012b58:	3728      	adds	r7, #40	; 0x28
 8012b5a:	46bd      	mov	sp, r7
 8012b5c:	bd80      	pop	{r7, pc}

08012b5e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012b5e:	b580      	push	{r7, lr}
 8012b60:	b08c      	sub	sp, #48	; 0x30
 8012b62:	af04      	add	r7, sp, #16
 8012b64:	60f8      	str	r0, [r7, #12]
 8012b66:	60b9      	str	r1, [r7, #8]
 8012b68:	603b      	str	r3, [r7, #0]
 8012b6a:	4613      	mov	r3, r2
 8012b6c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012b6e:	88fb      	ldrh	r3, [r7, #6]
 8012b70:	009b      	lsls	r3, r3, #2
 8012b72:	4618      	mov	r0, r3
 8012b74:	f002 f870 	bl	8014c58 <pvPortMalloc>
 8012b78:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8012b7a:	697b      	ldr	r3, [r7, #20]
 8012b7c:	2b00      	cmp	r3, #0
 8012b7e:	d00e      	beq.n	8012b9e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8012b80:	2060      	movs	r0, #96	; 0x60
 8012b82:	f002 f869 	bl	8014c58 <pvPortMalloc>
 8012b86:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8012b88:	69fb      	ldr	r3, [r7, #28]
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	d003      	beq.n	8012b96 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012b8e:	69fb      	ldr	r3, [r7, #28]
 8012b90:	697a      	ldr	r2, [r7, #20]
 8012b92:	631a      	str	r2, [r3, #48]	; 0x30
 8012b94:	e005      	b.n	8012ba2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8012b96:	6978      	ldr	r0, [r7, #20]
 8012b98:	f002 f92a 	bl	8014df0 <vPortFree>
 8012b9c:	e001      	b.n	8012ba2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8012b9e:	2300      	movs	r3, #0
 8012ba0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8012ba2:	69fb      	ldr	r3, [r7, #28]
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d017      	beq.n	8012bd8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8012ba8:	69fb      	ldr	r3, [r7, #28]
 8012baa:	2200      	movs	r2, #0
 8012bac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012bb0:	88fa      	ldrh	r2, [r7, #6]
 8012bb2:	2300      	movs	r3, #0
 8012bb4:	9303      	str	r3, [sp, #12]
 8012bb6:	69fb      	ldr	r3, [r7, #28]
 8012bb8:	9302      	str	r3, [sp, #8]
 8012bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bbc:	9301      	str	r3, [sp, #4]
 8012bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012bc0:	9300      	str	r3, [sp, #0]
 8012bc2:	683b      	ldr	r3, [r7, #0]
 8012bc4:	68b9      	ldr	r1, [r7, #8]
 8012bc6:	68f8      	ldr	r0, [r7, #12]
 8012bc8:	f000 f80e 	bl	8012be8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012bcc:	69f8      	ldr	r0, [r7, #28]
 8012bce:	f000 f89d 	bl	8012d0c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012bd2:	2301      	movs	r3, #1
 8012bd4:	61bb      	str	r3, [r7, #24]
 8012bd6:	e002      	b.n	8012bde <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8012bdc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012bde:	69bb      	ldr	r3, [r7, #24]
	}
 8012be0:	4618      	mov	r0, r3
 8012be2:	3720      	adds	r7, #32
 8012be4:	46bd      	mov	sp, r7
 8012be6:	bd80      	pop	{r7, pc}

08012be8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012be8:	b580      	push	{r7, lr}
 8012bea:	b088      	sub	sp, #32
 8012bec:	af00      	add	r7, sp, #0
 8012bee:	60f8      	str	r0, [r7, #12]
 8012bf0:	60b9      	str	r1, [r7, #8]
 8012bf2:	607a      	str	r2, [r7, #4]
 8012bf4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8012bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bf8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8012bfa:	687b      	ldr	r3, [r7, #4]
 8012bfc:	009b      	lsls	r3, r3, #2
 8012bfe:	461a      	mov	r2, r3
 8012c00:	21a5      	movs	r1, #165	; 0xa5
 8012c02:	f002 fa13 	bl	801502c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012c06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012c0a:	6879      	ldr	r1, [r7, #4]
 8012c0c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8012c10:	440b      	add	r3, r1
 8012c12:	009b      	lsls	r3, r3, #2
 8012c14:	4413      	add	r3, r2
 8012c16:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012c18:	69bb      	ldr	r3, [r7, #24]
 8012c1a:	f023 0307 	bic.w	r3, r3, #7
 8012c1e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012c20:	69bb      	ldr	r3, [r7, #24]
 8012c22:	f003 0307 	and.w	r3, r3, #7
 8012c26:	2b00      	cmp	r3, #0
 8012c28:	d00a      	beq.n	8012c40 <prvInitialiseNewTask+0x58>
	__asm volatile
 8012c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c2e:	f383 8811 	msr	BASEPRI, r3
 8012c32:	f3bf 8f6f 	isb	sy
 8012c36:	f3bf 8f4f 	dsb	sy
 8012c3a:	617b      	str	r3, [r7, #20]
}
 8012c3c:	bf00      	nop
 8012c3e:	e7fe      	b.n	8012c3e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012c40:	68bb      	ldr	r3, [r7, #8]
 8012c42:	2b00      	cmp	r3, #0
 8012c44:	d01f      	beq.n	8012c86 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012c46:	2300      	movs	r3, #0
 8012c48:	61fb      	str	r3, [r7, #28]
 8012c4a:	e012      	b.n	8012c72 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012c4c:	68ba      	ldr	r2, [r7, #8]
 8012c4e:	69fb      	ldr	r3, [r7, #28]
 8012c50:	4413      	add	r3, r2
 8012c52:	7819      	ldrb	r1, [r3, #0]
 8012c54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012c56:	69fb      	ldr	r3, [r7, #28]
 8012c58:	4413      	add	r3, r2
 8012c5a:	3334      	adds	r3, #52	; 0x34
 8012c5c:	460a      	mov	r2, r1
 8012c5e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012c60:	68ba      	ldr	r2, [r7, #8]
 8012c62:	69fb      	ldr	r3, [r7, #28]
 8012c64:	4413      	add	r3, r2
 8012c66:	781b      	ldrb	r3, [r3, #0]
 8012c68:	2b00      	cmp	r3, #0
 8012c6a:	d006      	beq.n	8012c7a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012c6c:	69fb      	ldr	r3, [r7, #28]
 8012c6e:	3301      	adds	r3, #1
 8012c70:	61fb      	str	r3, [r7, #28]
 8012c72:	69fb      	ldr	r3, [r7, #28]
 8012c74:	2b0f      	cmp	r3, #15
 8012c76:	d9e9      	bls.n	8012c4c <prvInitialiseNewTask+0x64>
 8012c78:	e000      	b.n	8012c7c <prvInitialiseNewTask+0x94>
			{
				break;
 8012c7a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8012c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c7e:	2200      	movs	r2, #0
 8012c80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8012c84:	e003      	b.n	8012c8e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8012c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c88:	2200      	movs	r2, #0
 8012c8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8012c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012c90:	2b37      	cmp	r3, #55	; 0x37
 8012c92:	d901      	bls.n	8012c98 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8012c94:	2337      	movs	r3, #55	; 0x37
 8012c96:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012c9c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ca0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012ca2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8012ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ca6:	2200      	movs	r2, #0
 8012ca8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012cac:	3304      	adds	r3, #4
 8012cae:	4618      	mov	r0, r3
 8012cb0:	f7fe ff3e 	bl	8011b30 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012cb6:	3318      	adds	r3, #24
 8012cb8:	4618      	mov	r0, r3
 8012cba:	f7fe ff39 	bl	8011b30 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012cc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012cc2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012cc6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8012cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ccc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012cd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012cd2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8012cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012cd6:	2200      	movs	r2, #0
 8012cd8:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012cdc:	2200      	movs	r2, #0
 8012cde:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ce2:	2200      	movs	r2, #0
 8012ce4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012ce8:	683a      	ldr	r2, [r7, #0]
 8012cea:	68f9      	ldr	r1, [r7, #12]
 8012cec:	69b8      	ldr	r0, [r7, #24]
 8012cee:	f001 fd61 	bl	80147b4 <pxPortInitialiseStack>
 8012cf2:	4602      	mov	r2, r0
 8012cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012cf6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012cfa:	2b00      	cmp	r3, #0
 8012cfc:	d002      	beq.n	8012d04 <prvInitialiseNewTask+0x11c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012d02:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012d04:	bf00      	nop
 8012d06:	3720      	adds	r7, #32
 8012d08:	46bd      	mov	sp, r7
 8012d0a:	bd80      	pop	{r7, pc}

08012d0c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012d0c:	b580      	push	{r7, lr}
 8012d0e:	b082      	sub	sp, #8
 8012d10:	af00      	add	r7, sp, #0
 8012d12:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012d14:	f001 fe7e 	bl	8014a14 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012d18:	4b2d      	ldr	r3, [pc, #180]	; (8012dd0 <prvAddNewTaskToReadyList+0xc4>)
 8012d1a:	681b      	ldr	r3, [r3, #0]
 8012d1c:	3301      	adds	r3, #1
 8012d1e:	4a2c      	ldr	r2, [pc, #176]	; (8012dd0 <prvAddNewTaskToReadyList+0xc4>)
 8012d20:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012d22:	4b2c      	ldr	r3, [pc, #176]	; (8012dd4 <prvAddNewTaskToReadyList+0xc8>)
 8012d24:	681b      	ldr	r3, [r3, #0]
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	d109      	bne.n	8012d3e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8012d2a:	4a2a      	ldr	r2, [pc, #168]	; (8012dd4 <prvAddNewTaskToReadyList+0xc8>)
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012d30:	4b27      	ldr	r3, [pc, #156]	; (8012dd0 <prvAddNewTaskToReadyList+0xc4>)
 8012d32:	681b      	ldr	r3, [r3, #0]
 8012d34:	2b01      	cmp	r3, #1
 8012d36:	d110      	bne.n	8012d5a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012d38:	f000 fcd0 	bl	80136dc <prvInitialiseTaskLists>
 8012d3c:	e00d      	b.n	8012d5a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012d3e:	4b26      	ldr	r3, [pc, #152]	; (8012dd8 <prvAddNewTaskToReadyList+0xcc>)
 8012d40:	681b      	ldr	r3, [r3, #0]
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d109      	bne.n	8012d5a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012d46:	4b23      	ldr	r3, [pc, #140]	; (8012dd4 <prvAddNewTaskToReadyList+0xc8>)
 8012d48:	681b      	ldr	r3, [r3, #0]
 8012d4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d50:	429a      	cmp	r2, r3
 8012d52:	d802      	bhi.n	8012d5a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012d54:	4a1f      	ldr	r2, [pc, #124]	; (8012dd4 <prvAddNewTaskToReadyList+0xc8>)
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8012d5a:	4b20      	ldr	r3, [pc, #128]	; (8012ddc <prvAddNewTaskToReadyList+0xd0>)
 8012d5c:	681b      	ldr	r3, [r3, #0]
 8012d5e:	3301      	adds	r3, #1
 8012d60:	4a1e      	ldr	r2, [pc, #120]	; (8012ddc <prvAddNewTaskToReadyList+0xd0>)
 8012d62:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8012d64:	4b1d      	ldr	r3, [pc, #116]	; (8012ddc <prvAddNewTaskToReadyList+0xd0>)
 8012d66:	681a      	ldr	r2, [r3, #0]
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012d6c:	687b      	ldr	r3, [r7, #4]
 8012d6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012d70:	4b1b      	ldr	r3, [pc, #108]	; (8012de0 <prvAddNewTaskToReadyList+0xd4>)
 8012d72:	681b      	ldr	r3, [r3, #0]
 8012d74:	429a      	cmp	r2, r3
 8012d76:	d903      	bls.n	8012d80 <prvAddNewTaskToReadyList+0x74>
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d7c:	4a18      	ldr	r2, [pc, #96]	; (8012de0 <prvAddNewTaskToReadyList+0xd4>)
 8012d7e:	6013      	str	r3, [r2, #0]
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012d84:	4613      	mov	r3, r2
 8012d86:	009b      	lsls	r3, r3, #2
 8012d88:	4413      	add	r3, r2
 8012d8a:	009b      	lsls	r3, r3, #2
 8012d8c:	4a15      	ldr	r2, [pc, #84]	; (8012de4 <prvAddNewTaskToReadyList+0xd8>)
 8012d8e:	441a      	add	r2, r3
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	3304      	adds	r3, #4
 8012d94:	4619      	mov	r1, r3
 8012d96:	4610      	mov	r0, r2
 8012d98:	f7fe fed7 	bl	8011b4a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012d9c:	f001 fe6a 	bl	8014a74 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012da0:	4b0d      	ldr	r3, [pc, #52]	; (8012dd8 <prvAddNewTaskToReadyList+0xcc>)
 8012da2:	681b      	ldr	r3, [r3, #0]
 8012da4:	2b00      	cmp	r3, #0
 8012da6:	d00e      	beq.n	8012dc6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012da8:	4b0a      	ldr	r3, [pc, #40]	; (8012dd4 <prvAddNewTaskToReadyList+0xc8>)
 8012daa:	681b      	ldr	r3, [r3, #0]
 8012dac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012db2:	429a      	cmp	r2, r3
 8012db4:	d207      	bcs.n	8012dc6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012db6:	4b0c      	ldr	r3, [pc, #48]	; (8012de8 <prvAddNewTaskToReadyList+0xdc>)
 8012db8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012dbc:	601a      	str	r2, [r3, #0]
 8012dbe:	f3bf 8f4f 	dsb	sy
 8012dc2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012dc6:	bf00      	nop
 8012dc8:	3708      	adds	r7, #8
 8012dca:	46bd      	mov	sp, r7
 8012dcc:	bd80      	pop	{r7, pc}
 8012dce:	bf00      	nop
 8012dd0:	24001f6c 	.word	0x24001f6c
 8012dd4:	24001a98 	.word	0x24001a98
 8012dd8:	24001f78 	.word	0x24001f78
 8012ddc:	24001f88 	.word	0x24001f88
 8012de0:	24001f74 	.word	0x24001f74
 8012de4:	24001a9c 	.word	0x24001a9c
 8012de8:	e000ed04 	.word	0xe000ed04

08012dec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012dec:	b580      	push	{r7, lr}
 8012dee:	b084      	sub	sp, #16
 8012df0:	af00      	add	r7, sp, #0
 8012df2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012df4:	2300      	movs	r3, #0
 8012df6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012df8:	687b      	ldr	r3, [r7, #4]
 8012dfa:	2b00      	cmp	r3, #0
 8012dfc:	d017      	beq.n	8012e2e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012dfe:	4b13      	ldr	r3, [pc, #76]	; (8012e4c <vTaskDelay+0x60>)
 8012e00:	681b      	ldr	r3, [r3, #0]
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d00a      	beq.n	8012e1c <vTaskDelay+0x30>
	__asm volatile
 8012e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e0a:	f383 8811 	msr	BASEPRI, r3
 8012e0e:	f3bf 8f6f 	isb	sy
 8012e12:	f3bf 8f4f 	dsb	sy
 8012e16:	60bb      	str	r3, [r7, #8]
}
 8012e18:	bf00      	nop
 8012e1a:	e7fe      	b.n	8012e1a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8012e1c:	f000 f882 	bl	8012f24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012e20:	2100      	movs	r1, #0
 8012e22:	6878      	ldr	r0, [r7, #4]
 8012e24:	f001 f8a8 	bl	8013f78 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8012e28:	f000 f88a 	bl	8012f40 <xTaskResumeAll>
 8012e2c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012e2e:	68fb      	ldr	r3, [r7, #12]
 8012e30:	2b00      	cmp	r3, #0
 8012e32:	d107      	bne.n	8012e44 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8012e34:	4b06      	ldr	r3, [pc, #24]	; (8012e50 <vTaskDelay+0x64>)
 8012e36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012e3a:	601a      	str	r2, [r3, #0]
 8012e3c:	f3bf 8f4f 	dsb	sy
 8012e40:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012e44:	bf00      	nop
 8012e46:	3710      	adds	r7, #16
 8012e48:	46bd      	mov	sp, r7
 8012e4a:	bd80      	pop	{r7, pc}
 8012e4c:	24001f94 	.word	0x24001f94
 8012e50:	e000ed04 	.word	0xe000ed04

08012e54 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012e54:	b580      	push	{r7, lr}
 8012e56:	b08a      	sub	sp, #40	; 0x28
 8012e58:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012e5a:	2300      	movs	r3, #0
 8012e5c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012e5e:	2300      	movs	r3, #0
 8012e60:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8012e62:	463a      	mov	r2, r7
 8012e64:	1d39      	adds	r1, r7, #4
 8012e66:	f107 0308 	add.w	r3, r7, #8
 8012e6a:	4618      	mov	r0, r3
 8012e6c:	f7fe fbfc 	bl	8011668 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012e70:	6839      	ldr	r1, [r7, #0]
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	68ba      	ldr	r2, [r7, #8]
 8012e76:	9202      	str	r2, [sp, #8]
 8012e78:	9301      	str	r3, [sp, #4]
 8012e7a:	2300      	movs	r3, #0
 8012e7c:	9300      	str	r3, [sp, #0]
 8012e7e:	2300      	movs	r3, #0
 8012e80:	460a      	mov	r2, r1
 8012e82:	4922      	ldr	r1, [pc, #136]	; (8012f0c <vTaskStartScheduler+0xb8>)
 8012e84:	4822      	ldr	r0, [pc, #136]	; (8012f10 <vTaskStartScheduler+0xbc>)
 8012e86:	f7ff fe0d 	bl	8012aa4 <xTaskCreateStatic>
 8012e8a:	4603      	mov	r3, r0
 8012e8c:	4a21      	ldr	r2, [pc, #132]	; (8012f14 <vTaskStartScheduler+0xc0>)
 8012e8e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012e90:	4b20      	ldr	r3, [pc, #128]	; (8012f14 <vTaskStartScheduler+0xc0>)
 8012e92:	681b      	ldr	r3, [r3, #0]
 8012e94:	2b00      	cmp	r3, #0
 8012e96:	d002      	beq.n	8012e9e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012e98:	2301      	movs	r3, #1
 8012e9a:	617b      	str	r3, [r7, #20]
 8012e9c:	e001      	b.n	8012ea2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012e9e:	2300      	movs	r3, #0
 8012ea0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8012ea2:	697b      	ldr	r3, [r7, #20]
 8012ea4:	2b01      	cmp	r3, #1
 8012ea6:	d102      	bne.n	8012eae <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8012ea8:	f001 f8ba 	bl	8014020 <xTimerCreateTimerTask>
 8012eac:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012eae:	697b      	ldr	r3, [r7, #20]
 8012eb0:	2b01      	cmp	r3, #1
 8012eb2:	d118      	bne.n	8012ee6 <vTaskStartScheduler+0x92>
	__asm volatile
 8012eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012eb8:	f383 8811 	msr	BASEPRI, r3
 8012ebc:	f3bf 8f6f 	isb	sy
 8012ec0:	f3bf 8f4f 	dsb	sy
 8012ec4:	613b      	str	r3, [r7, #16]
}
 8012ec6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012ec8:	4b13      	ldr	r3, [pc, #76]	; (8012f18 <vTaskStartScheduler+0xc4>)
 8012eca:	f04f 32ff 	mov.w	r2, #4294967295
 8012ece:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012ed0:	4b12      	ldr	r3, [pc, #72]	; (8012f1c <vTaskStartScheduler+0xc8>)
 8012ed2:	2201      	movs	r2, #1
 8012ed4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012ed6:	4b12      	ldr	r3, [pc, #72]	; (8012f20 <vTaskStartScheduler+0xcc>)
 8012ed8:	2200      	movs	r2, #0
 8012eda:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8012edc:	f7f1 ff2e 	bl	8004d3c <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012ee0:	f001 fcf6 	bl	80148d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012ee4:	e00e      	b.n	8012f04 <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012ee6:	697b      	ldr	r3, [r7, #20]
 8012ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012eec:	d10a      	bne.n	8012f04 <vTaskStartScheduler+0xb0>
	__asm volatile
 8012eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ef2:	f383 8811 	msr	BASEPRI, r3
 8012ef6:	f3bf 8f6f 	isb	sy
 8012efa:	f3bf 8f4f 	dsb	sy
 8012efe:	60fb      	str	r3, [r7, #12]
}
 8012f00:	bf00      	nop
 8012f02:	e7fe      	b.n	8012f02 <vTaskStartScheduler+0xae>
}
 8012f04:	bf00      	nop
 8012f06:	3718      	adds	r7, #24
 8012f08:	46bd      	mov	sp, r7
 8012f0a:	bd80      	pop	{r7, pc}
 8012f0c:	0801536c 	.word	0x0801536c
 8012f10:	080136ad 	.word	0x080136ad
 8012f14:	24001f90 	.word	0x24001f90
 8012f18:	24001f8c 	.word	0x24001f8c
 8012f1c:	24001f78 	.word	0x24001f78
 8012f20:	24001f70 	.word	0x24001f70

08012f24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012f24:	b480      	push	{r7}
 8012f26:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012f28:	4b04      	ldr	r3, [pc, #16]	; (8012f3c <vTaskSuspendAll+0x18>)
 8012f2a:	681b      	ldr	r3, [r3, #0]
 8012f2c:	3301      	adds	r3, #1
 8012f2e:	4a03      	ldr	r2, [pc, #12]	; (8012f3c <vTaskSuspendAll+0x18>)
 8012f30:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8012f32:	bf00      	nop
 8012f34:	46bd      	mov	sp, r7
 8012f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f3a:	4770      	bx	lr
 8012f3c:	24001f94 	.word	0x24001f94

08012f40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012f40:	b580      	push	{r7, lr}
 8012f42:	b084      	sub	sp, #16
 8012f44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012f46:	2300      	movs	r3, #0
 8012f48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012f4a:	2300      	movs	r3, #0
 8012f4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012f4e:	4b42      	ldr	r3, [pc, #264]	; (8013058 <xTaskResumeAll+0x118>)
 8012f50:	681b      	ldr	r3, [r3, #0]
 8012f52:	2b00      	cmp	r3, #0
 8012f54:	d10a      	bne.n	8012f6c <xTaskResumeAll+0x2c>
	__asm volatile
 8012f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f5a:	f383 8811 	msr	BASEPRI, r3
 8012f5e:	f3bf 8f6f 	isb	sy
 8012f62:	f3bf 8f4f 	dsb	sy
 8012f66:	603b      	str	r3, [r7, #0]
}
 8012f68:	bf00      	nop
 8012f6a:	e7fe      	b.n	8012f6a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012f6c:	f001 fd52 	bl	8014a14 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012f70:	4b39      	ldr	r3, [pc, #228]	; (8013058 <xTaskResumeAll+0x118>)
 8012f72:	681b      	ldr	r3, [r3, #0]
 8012f74:	3b01      	subs	r3, #1
 8012f76:	4a38      	ldr	r2, [pc, #224]	; (8013058 <xTaskResumeAll+0x118>)
 8012f78:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012f7a:	4b37      	ldr	r3, [pc, #220]	; (8013058 <xTaskResumeAll+0x118>)
 8012f7c:	681b      	ldr	r3, [r3, #0]
 8012f7e:	2b00      	cmp	r3, #0
 8012f80:	d162      	bne.n	8013048 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012f82:	4b36      	ldr	r3, [pc, #216]	; (801305c <xTaskResumeAll+0x11c>)
 8012f84:	681b      	ldr	r3, [r3, #0]
 8012f86:	2b00      	cmp	r3, #0
 8012f88:	d05e      	beq.n	8013048 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012f8a:	e02f      	b.n	8012fec <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012f8c:	4b34      	ldr	r3, [pc, #208]	; (8013060 <xTaskResumeAll+0x120>)
 8012f8e:	68db      	ldr	r3, [r3, #12]
 8012f90:	68db      	ldr	r3, [r3, #12]
 8012f92:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012f94:	68fb      	ldr	r3, [r7, #12]
 8012f96:	3318      	adds	r3, #24
 8012f98:	4618      	mov	r0, r3
 8012f9a:	f7fe fe33 	bl	8011c04 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012f9e:	68fb      	ldr	r3, [r7, #12]
 8012fa0:	3304      	adds	r3, #4
 8012fa2:	4618      	mov	r0, r3
 8012fa4:	f7fe fe2e 	bl	8011c04 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012fa8:	68fb      	ldr	r3, [r7, #12]
 8012faa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012fac:	4b2d      	ldr	r3, [pc, #180]	; (8013064 <xTaskResumeAll+0x124>)
 8012fae:	681b      	ldr	r3, [r3, #0]
 8012fb0:	429a      	cmp	r2, r3
 8012fb2:	d903      	bls.n	8012fbc <xTaskResumeAll+0x7c>
 8012fb4:	68fb      	ldr	r3, [r7, #12]
 8012fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012fb8:	4a2a      	ldr	r2, [pc, #168]	; (8013064 <xTaskResumeAll+0x124>)
 8012fba:	6013      	str	r3, [r2, #0]
 8012fbc:	68fb      	ldr	r3, [r7, #12]
 8012fbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012fc0:	4613      	mov	r3, r2
 8012fc2:	009b      	lsls	r3, r3, #2
 8012fc4:	4413      	add	r3, r2
 8012fc6:	009b      	lsls	r3, r3, #2
 8012fc8:	4a27      	ldr	r2, [pc, #156]	; (8013068 <xTaskResumeAll+0x128>)
 8012fca:	441a      	add	r2, r3
 8012fcc:	68fb      	ldr	r3, [r7, #12]
 8012fce:	3304      	adds	r3, #4
 8012fd0:	4619      	mov	r1, r3
 8012fd2:	4610      	mov	r0, r2
 8012fd4:	f7fe fdb9 	bl	8011b4a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012fd8:	68fb      	ldr	r3, [r7, #12]
 8012fda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012fdc:	4b23      	ldr	r3, [pc, #140]	; (801306c <xTaskResumeAll+0x12c>)
 8012fde:	681b      	ldr	r3, [r3, #0]
 8012fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012fe2:	429a      	cmp	r2, r3
 8012fe4:	d302      	bcc.n	8012fec <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8012fe6:	4b22      	ldr	r3, [pc, #136]	; (8013070 <xTaskResumeAll+0x130>)
 8012fe8:	2201      	movs	r2, #1
 8012fea:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012fec:	4b1c      	ldr	r3, [pc, #112]	; (8013060 <xTaskResumeAll+0x120>)
 8012fee:	681b      	ldr	r3, [r3, #0]
 8012ff0:	2b00      	cmp	r3, #0
 8012ff2:	d1cb      	bne.n	8012f8c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012ff4:	68fb      	ldr	r3, [r7, #12]
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	d001      	beq.n	8012ffe <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012ffa:	f000 fc0d 	bl	8013818 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8012ffe:	4b1d      	ldr	r3, [pc, #116]	; (8013074 <xTaskResumeAll+0x134>)
 8013000:	681b      	ldr	r3, [r3, #0]
 8013002:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	2b00      	cmp	r3, #0
 8013008:	d010      	beq.n	801302c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801300a:	f000 f847 	bl	801309c <xTaskIncrementTick>
 801300e:	4603      	mov	r3, r0
 8013010:	2b00      	cmp	r3, #0
 8013012:	d002      	beq.n	801301a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8013014:	4b16      	ldr	r3, [pc, #88]	; (8013070 <xTaskResumeAll+0x130>)
 8013016:	2201      	movs	r2, #1
 8013018:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801301a:	687b      	ldr	r3, [r7, #4]
 801301c:	3b01      	subs	r3, #1
 801301e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	2b00      	cmp	r3, #0
 8013024:	d1f1      	bne.n	801300a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8013026:	4b13      	ldr	r3, [pc, #76]	; (8013074 <xTaskResumeAll+0x134>)
 8013028:	2200      	movs	r2, #0
 801302a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801302c:	4b10      	ldr	r3, [pc, #64]	; (8013070 <xTaskResumeAll+0x130>)
 801302e:	681b      	ldr	r3, [r3, #0]
 8013030:	2b00      	cmp	r3, #0
 8013032:	d009      	beq.n	8013048 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013034:	2301      	movs	r3, #1
 8013036:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013038:	4b0f      	ldr	r3, [pc, #60]	; (8013078 <xTaskResumeAll+0x138>)
 801303a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801303e:	601a      	str	r2, [r3, #0]
 8013040:	f3bf 8f4f 	dsb	sy
 8013044:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013048:	f001 fd14 	bl	8014a74 <vPortExitCritical>

	return xAlreadyYielded;
 801304c:	68bb      	ldr	r3, [r7, #8]
}
 801304e:	4618      	mov	r0, r3
 8013050:	3710      	adds	r7, #16
 8013052:	46bd      	mov	sp, r7
 8013054:	bd80      	pop	{r7, pc}
 8013056:	bf00      	nop
 8013058:	24001f94 	.word	0x24001f94
 801305c:	24001f6c 	.word	0x24001f6c
 8013060:	24001f2c 	.word	0x24001f2c
 8013064:	24001f74 	.word	0x24001f74
 8013068:	24001a9c 	.word	0x24001a9c
 801306c:	24001a98 	.word	0x24001a98
 8013070:	24001f80 	.word	0x24001f80
 8013074:	24001f7c 	.word	0x24001f7c
 8013078:	e000ed04 	.word	0xe000ed04

0801307c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801307c:	b480      	push	{r7}
 801307e:	b083      	sub	sp, #12
 8013080:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8013082:	4b05      	ldr	r3, [pc, #20]	; (8013098 <xTaskGetTickCount+0x1c>)
 8013084:	681b      	ldr	r3, [r3, #0]
 8013086:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8013088:	687b      	ldr	r3, [r7, #4]
}
 801308a:	4618      	mov	r0, r3
 801308c:	370c      	adds	r7, #12
 801308e:	46bd      	mov	sp, r7
 8013090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013094:	4770      	bx	lr
 8013096:	bf00      	nop
 8013098:	24001f70 	.word	0x24001f70

0801309c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 801309c:	b580      	push	{r7, lr}
 801309e:	b086      	sub	sp, #24
 80130a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80130a2:	2300      	movs	r3, #0
 80130a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80130a6:	4b4f      	ldr	r3, [pc, #316]	; (80131e4 <xTaskIncrementTick+0x148>)
 80130a8:	681b      	ldr	r3, [r3, #0]
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	f040 808f 	bne.w	80131ce <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80130b0:	4b4d      	ldr	r3, [pc, #308]	; (80131e8 <xTaskIncrementTick+0x14c>)
 80130b2:	681b      	ldr	r3, [r3, #0]
 80130b4:	3301      	adds	r3, #1
 80130b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80130b8:	4a4b      	ldr	r2, [pc, #300]	; (80131e8 <xTaskIncrementTick+0x14c>)
 80130ba:	693b      	ldr	r3, [r7, #16]
 80130bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80130be:	693b      	ldr	r3, [r7, #16]
 80130c0:	2b00      	cmp	r3, #0
 80130c2:	d120      	bne.n	8013106 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80130c4:	4b49      	ldr	r3, [pc, #292]	; (80131ec <xTaskIncrementTick+0x150>)
 80130c6:	681b      	ldr	r3, [r3, #0]
 80130c8:	681b      	ldr	r3, [r3, #0]
 80130ca:	2b00      	cmp	r3, #0
 80130cc:	d00a      	beq.n	80130e4 <xTaskIncrementTick+0x48>
	__asm volatile
 80130ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130d2:	f383 8811 	msr	BASEPRI, r3
 80130d6:	f3bf 8f6f 	isb	sy
 80130da:	f3bf 8f4f 	dsb	sy
 80130de:	603b      	str	r3, [r7, #0]
}
 80130e0:	bf00      	nop
 80130e2:	e7fe      	b.n	80130e2 <xTaskIncrementTick+0x46>
 80130e4:	4b41      	ldr	r3, [pc, #260]	; (80131ec <xTaskIncrementTick+0x150>)
 80130e6:	681b      	ldr	r3, [r3, #0]
 80130e8:	60fb      	str	r3, [r7, #12]
 80130ea:	4b41      	ldr	r3, [pc, #260]	; (80131f0 <xTaskIncrementTick+0x154>)
 80130ec:	681b      	ldr	r3, [r3, #0]
 80130ee:	4a3f      	ldr	r2, [pc, #252]	; (80131ec <xTaskIncrementTick+0x150>)
 80130f0:	6013      	str	r3, [r2, #0]
 80130f2:	4a3f      	ldr	r2, [pc, #252]	; (80131f0 <xTaskIncrementTick+0x154>)
 80130f4:	68fb      	ldr	r3, [r7, #12]
 80130f6:	6013      	str	r3, [r2, #0]
 80130f8:	4b3e      	ldr	r3, [pc, #248]	; (80131f4 <xTaskIncrementTick+0x158>)
 80130fa:	681b      	ldr	r3, [r3, #0]
 80130fc:	3301      	adds	r3, #1
 80130fe:	4a3d      	ldr	r2, [pc, #244]	; (80131f4 <xTaskIncrementTick+0x158>)
 8013100:	6013      	str	r3, [r2, #0]
 8013102:	f000 fb89 	bl	8013818 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013106:	4b3c      	ldr	r3, [pc, #240]	; (80131f8 <xTaskIncrementTick+0x15c>)
 8013108:	681b      	ldr	r3, [r3, #0]
 801310a:	693a      	ldr	r2, [r7, #16]
 801310c:	429a      	cmp	r2, r3
 801310e:	d349      	bcc.n	80131a4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013110:	4b36      	ldr	r3, [pc, #216]	; (80131ec <xTaskIncrementTick+0x150>)
 8013112:	681b      	ldr	r3, [r3, #0]
 8013114:	681b      	ldr	r3, [r3, #0]
 8013116:	2b00      	cmp	r3, #0
 8013118:	d104      	bne.n	8013124 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801311a:	4b37      	ldr	r3, [pc, #220]	; (80131f8 <xTaskIncrementTick+0x15c>)
 801311c:	f04f 32ff 	mov.w	r2, #4294967295
 8013120:	601a      	str	r2, [r3, #0]
					break;
 8013122:	e03f      	b.n	80131a4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013124:	4b31      	ldr	r3, [pc, #196]	; (80131ec <xTaskIncrementTick+0x150>)
 8013126:	681b      	ldr	r3, [r3, #0]
 8013128:	68db      	ldr	r3, [r3, #12]
 801312a:	68db      	ldr	r3, [r3, #12]
 801312c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801312e:	68bb      	ldr	r3, [r7, #8]
 8013130:	685b      	ldr	r3, [r3, #4]
 8013132:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013134:	693a      	ldr	r2, [r7, #16]
 8013136:	687b      	ldr	r3, [r7, #4]
 8013138:	429a      	cmp	r2, r3
 801313a:	d203      	bcs.n	8013144 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801313c:	4a2e      	ldr	r2, [pc, #184]	; (80131f8 <xTaskIncrementTick+0x15c>)
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8013142:	e02f      	b.n	80131a4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013144:	68bb      	ldr	r3, [r7, #8]
 8013146:	3304      	adds	r3, #4
 8013148:	4618      	mov	r0, r3
 801314a:	f7fe fd5b 	bl	8011c04 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801314e:	68bb      	ldr	r3, [r7, #8]
 8013150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013152:	2b00      	cmp	r3, #0
 8013154:	d004      	beq.n	8013160 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013156:	68bb      	ldr	r3, [r7, #8]
 8013158:	3318      	adds	r3, #24
 801315a:	4618      	mov	r0, r3
 801315c:	f7fe fd52 	bl	8011c04 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8013160:	68bb      	ldr	r3, [r7, #8]
 8013162:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013164:	4b25      	ldr	r3, [pc, #148]	; (80131fc <xTaskIncrementTick+0x160>)
 8013166:	681b      	ldr	r3, [r3, #0]
 8013168:	429a      	cmp	r2, r3
 801316a:	d903      	bls.n	8013174 <xTaskIncrementTick+0xd8>
 801316c:	68bb      	ldr	r3, [r7, #8]
 801316e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013170:	4a22      	ldr	r2, [pc, #136]	; (80131fc <xTaskIncrementTick+0x160>)
 8013172:	6013      	str	r3, [r2, #0]
 8013174:	68bb      	ldr	r3, [r7, #8]
 8013176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013178:	4613      	mov	r3, r2
 801317a:	009b      	lsls	r3, r3, #2
 801317c:	4413      	add	r3, r2
 801317e:	009b      	lsls	r3, r3, #2
 8013180:	4a1f      	ldr	r2, [pc, #124]	; (8013200 <xTaskIncrementTick+0x164>)
 8013182:	441a      	add	r2, r3
 8013184:	68bb      	ldr	r3, [r7, #8]
 8013186:	3304      	adds	r3, #4
 8013188:	4619      	mov	r1, r3
 801318a:	4610      	mov	r0, r2
 801318c:	f7fe fcdd 	bl	8011b4a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013190:	68bb      	ldr	r3, [r7, #8]
 8013192:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013194:	4b1b      	ldr	r3, [pc, #108]	; (8013204 <xTaskIncrementTick+0x168>)
 8013196:	681b      	ldr	r3, [r3, #0]
 8013198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801319a:	429a      	cmp	r2, r3
 801319c:	d3b8      	bcc.n	8013110 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 801319e:	2301      	movs	r3, #1
 80131a0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80131a2:	e7b5      	b.n	8013110 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80131a4:	4b17      	ldr	r3, [pc, #92]	; (8013204 <xTaskIncrementTick+0x168>)
 80131a6:	681b      	ldr	r3, [r3, #0]
 80131a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80131aa:	4915      	ldr	r1, [pc, #84]	; (8013200 <xTaskIncrementTick+0x164>)
 80131ac:	4613      	mov	r3, r2
 80131ae:	009b      	lsls	r3, r3, #2
 80131b0:	4413      	add	r3, r2
 80131b2:	009b      	lsls	r3, r3, #2
 80131b4:	440b      	add	r3, r1
 80131b6:	681b      	ldr	r3, [r3, #0]
 80131b8:	2b01      	cmp	r3, #1
 80131ba:	d901      	bls.n	80131c0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80131bc:	2301      	movs	r3, #1
 80131be:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80131c0:	4b11      	ldr	r3, [pc, #68]	; (8013208 <xTaskIncrementTick+0x16c>)
 80131c2:	681b      	ldr	r3, [r3, #0]
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	d007      	beq.n	80131d8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80131c8:	2301      	movs	r3, #1
 80131ca:	617b      	str	r3, [r7, #20]
 80131cc:	e004      	b.n	80131d8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80131ce:	4b0f      	ldr	r3, [pc, #60]	; (801320c <xTaskIncrementTick+0x170>)
 80131d0:	681b      	ldr	r3, [r3, #0]
 80131d2:	3301      	adds	r3, #1
 80131d4:	4a0d      	ldr	r2, [pc, #52]	; (801320c <xTaskIncrementTick+0x170>)
 80131d6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80131d8:	697b      	ldr	r3, [r7, #20]
}
 80131da:	4618      	mov	r0, r3
 80131dc:	3718      	adds	r7, #24
 80131de:	46bd      	mov	sp, r7
 80131e0:	bd80      	pop	{r7, pc}
 80131e2:	bf00      	nop
 80131e4:	24001f94 	.word	0x24001f94
 80131e8:	24001f70 	.word	0x24001f70
 80131ec:	24001f24 	.word	0x24001f24
 80131f0:	24001f28 	.word	0x24001f28
 80131f4:	24001f84 	.word	0x24001f84
 80131f8:	24001f8c 	.word	0x24001f8c
 80131fc:	24001f74 	.word	0x24001f74
 8013200:	24001a9c 	.word	0x24001a9c
 8013204:	24001a98 	.word	0x24001a98
 8013208:	24001f80 	.word	0x24001f80
 801320c:	24001f7c 	.word	0x24001f7c

08013210 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013210:	b580      	push	{r7, lr}
 8013212:	b084      	sub	sp, #16
 8013214:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013216:	4b33      	ldr	r3, [pc, #204]	; (80132e4 <vTaskSwitchContext+0xd4>)
 8013218:	681b      	ldr	r3, [r3, #0]
 801321a:	2b00      	cmp	r3, #0
 801321c:	d003      	beq.n	8013226 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801321e:	4b32      	ldr	r3, [pc, #200]	; (80132e8 <vTaskSwitchContext+0xd8>)
 8013220:	2201      	movs	r2, #1
 8013222:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013224:	e05a      	b.n	80132dc <vTaskSwitchContext+0xcc>
		xYieldPending = pdFALSE;
 8013226:	4b30      	ldr	r3, [pc, #192]	; (80132e8 <vTaskSwitchContext+0xd8>)
 8013228:	2200      	movs	r2, #0
 801322a:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 801322c:	f7f1 fd94 	bl	8004d58 <getRunTimeCounterValue>
 8013230:	4603      	mov	r3, r0
 8013232:	4a2e      	ldr	r2, [pc, #184]	; (80132ec <vTaskSwitchContext+0xdc>)
 8013234:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8013236:	4b2d      	ldr	r3, [pc, #180]	; (80132ec <vTaskSwitchContext+0xdc>)
 8013238:	681a      	ldr	r2, [r3, #0]
 801323a:	4b2d      	ldr	r3, [pc, #180]	; (80132f0 <vTaskSwitchContext+0xe0>)
 801323c:	681b      	ldr	r3, [r3, #0]
 801323e:	429a      	cmp	r2, r3
 8013240:	d909      	bls.n	8013256 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8013242:	4b2c      	ldr	r3, [pc, #176]	; (80132f4 <vTaskSwitchContext+0xe4>)
 8013244:	681b      	ldr	r3, [r3, #0]
 8013246:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8013248:	4a28      	ldr	r2, [pc, #160]	; (80132ec <vTaskSwitchContext+0xdc>)
 801324a:	6810      	ldr	r0, [r2, #0]
 801324c:	4a28      	ldr	r2, [pc, #160]	; (80132f0 <vTaskSwitchContext+0xe0>)
 801324e:	6812      	ldr	r2, [r2, #0]
 8013250:	1a82      	subs	r2, r0, r2
 8013252:	440a      	add	r2, r1
 8013254:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 8013256:	4b25      	ldr	r3, [pc, #148]	; (80132ec <vTaskSwitchContext+0xdc>)
 8013258:	681b      	ldr	r3, [r3, #0]
 801325a:	4a25      	ldr	r2, [pc, #148]	; (80132f0 <vTaskSwitchContext+0xe0>)
 801325c:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801325e:	4b26      	ldr	r3, [pc, #152]	; (80132f8 <vTaskSwitchContext+0xe8>)
 8013260:	681b      	ldr	r3, [r3, #0]
 8013262:	60fb      	str	r3, [r7, #12]
 8013264:	e010      	b.n	8013288 <vTaskSwitchContext+0x78>
 8013266:	68fb      	ldr	r3, [r7, #12]
 8013268:	2b00      	cmp	r3, #0
 801326a:	d10a      	bne.n	8013282 <vTaskSwitchContext+0x72>
	__asm volatile
 801326c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013270:	f383 8811 	msr	BASEPRI, r3
 8013274:	f3bf 8f6f 	isb	sy
 8013278:	f3bf 8f4f 	dsb	sy
 801327c:	607b      	str	r3, [r7, #4]
}
 801327e:	bf00      	nop
 8013280:	e7fe      	b.n	8013280 <vTaskSwitchContext+0x70>
 8013282:	68fb      	ldr	r3, [r7, #12]
 8013284:	3b01      	subs	r3, #1
 8013286:	60fb      	str	r3, [r7, #12]
 8013288:	491c      	ldr	r1, [pc, #112]	; (80132fc <vTaskSwitchContext+0xec>)
 801328a:	68fa      	ldr	r2, [r7, #12]
 801328c:	4613      	mov	r3, r2
 801328e:	009b      	lsls	r3, r3, #2
 8013290:	4413      	add	r3, r2
 8013292:	009b      	lsls	r3, r3, #2
 8013294:	440b      	add	r3, r1
 8013296:	681b      	ldr	r3, [r3, #0]
 8013298:	2b00      	cmp	r3, #0
 801329a:	d0e4      	beq.n	8013266 <vTaskSwitchContext+0x56>
 801329c:	68fa      	ldr	r2, [r7, #12]
 801329e:	4613      	mov	r3, r2
 80132a0:	009b      	lsls	r3, r3, #2
 80132a2:	4413      	add	r3, r2
 80132a4:	009b      	lsls	r3, r3, #2
 80132a6:	4a15      	ldr	r2, [pc, #84]	; (80132fc <vTaskSwitchContext+0xec>)
 80132a8:	4413      	add	r3, r2
 80132aa:	60bb      	str	r3, [r7, #8]
 80132ac:	68bb      	ldr	r3, [r7, #8]
 80132ae:	685b      	ldr	r3, [r3, #4]
 80132b0:	685a      	ldr	r2, [r3, #4]
 80132b2:	68bb      	ldr	r3, [r7, #8]
 80132b4:	605a      	str	r2, [r3, #4]
 80132b6:	68bb      	ldr	r3, [r7, #8]
 80132b8:	685a      	ldr	r2, [r3, #4]
 80132ba:	68bb      	ldr	r3, [r7, #8]
 80132bc:	3308      	adds	r3, #8
 80132be:	429a      	cmp	r2, r3
 80132c0:	d104      	bne.n	80132cc <vTaskSwitchContext+0xbc>
 80132c2:	68bb      	ldr	r3, [r7, #8]
 80132c4:	685b      	ldr	r3, [r3, #4]
 80132c6:	685a      	ldr	r2, [r3, #4]
 80132c8:	68bb      	ldr	r3, [r7, #8]
 80132ca:	605a      	str	r2, [r3, #4]
 80132cc:	68bb      	ldr	r3, [r7, #8]
 80132ce:	685b      	ldr	r3, [r3, #4]
 80132d0:	68db      	ldr	r3, [r3, #12]
 80132d2:	4a08      	ldr	r2, [pc, #32]	; (80132f4 <vTaskSwitchContext+0xe4>)
 80132d4:	6013      	str	r3, [r2, #0]
 80132d6:	4a08      	ldr	r2, [pc, #32]	; (80132f8 <vTaskSwitchContext+0xe8>)
 80132d8:	68fb      	ldr	r3, [r7, #12]
 80132da:	6013      	str	r3, [r2, #0]
}
 80132dc:	bf00      	nop
 80132de:	3710      	adds	r7, #16
 80132e0:	46bd      	mov	sp, r7
 80132e2:	bd80      	pop	{r7, pc}
 80132e4:	24001f94 	.word	0x24001f94
 80132e8:	24001f80 	.word	0x24001f80
 80132ec:	24001f9c 	.word	0x24001f9c
 80132f0:	24001f98 	.word	0x24001f98
 80132f4:	24001a98 	.word	0x24001a98
 80132f8:	24001f74 	.word	0x24001f74
 80132fc:	24001a9c 	.word	0x24001a9c

08013300 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8013300:	b580      	push	{r7, lr}
 8013302:	b084      	sub	sp, #16
 8013304:	af00      	add	r7, sp, #0
 8013306:	6078      	str	r0, [r7, #4]
 8013308:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	2b00      	cmp	r3, #0
 801330e:	d10a      	bne.n	8013326 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8013310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013314:	f383 8811 	msr	BASEPRI, r3
 8013318:	f3bf 8f6f 	isb	sy
 801331c:	f3bf 8f4f 	dsb	sy
 8013320:	60fb      	str	r3, [r7, #12]
}
 8013322:	bf00      	nop
 8013324:	e7fe      	b.n	8013324 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013326:	4b07      	ldr	r3, [pc, #28]	; (8013344 <vTaskPlaceOnEventList+0x44>)
 8013328:	681b      	ldr	r3, [r3, #0]
 801332a:	3318      	adds	r3, #24
 801332c:	4619      	mov	r1, r3
 801332e:	6878      	ldr	r0, [r7, #4]
 8013330:	f7fe fc2f 	bl	8011b92 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013334:	2101      	movs	r1, #1
 8013336:	6838      	ldr	r0, [r7, #0]
 8013338:	f000 fe1e 	bl	8013f78 <prvAddCurrentTaskToDelayedList>
}
 801333c:	bf00      	nop
 801333e:	3710      	adds	r7, #16
 8013340:	46bd      	mov	sp, r7
 8013342:	bd80      	pop	{r7, pc}
 8013344:	24001a98 	.word	0x24001a98

08013348 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8013348:	b580      	push	{r7, lr}
 801334a:	b086      	sub	sp, #24
 801334c:	af00      	add	r7, sp, #0
 801334e:	60f8      	str	r0, [r7, #12]
 8013350:	60b9      	str	r1, [r7, #8]
 8013352:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8013354:	68fb      	ldr	r3, [r7, #12]
 8013356:	2b00      	cmp	r3, #0
 8013358:	d10a      	bne.n	8013370 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 801335a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801335e:	f383 8811 	msr	BASEPRI, r3
 8013362:	f3bf 8f6f 	isb	sy
 8013366:	f3bf 8f4f 	dsb	sy
 801336a:	617b      	str	r3, [r7, #20]
}
 801336c:	bf00      	nop
 801336e:	e7fe      	b.n	801336e <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8013370:	4b11      	ldr	r3, [pc, #68]	; (80133b8 <vTaskPlaceOnUnorderedEventList+0x70>)
 8013372:	681b      	ldr	r3, [r3, #0]
 8013374:	2b00      	cmp	r3, #0
 8013376:	d10a      	bne.n	801338e <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8013378:	f04f 0350 	mov.w	r3, #80	; 0x50
 801337c:	f383 8811 	msr	BASEPRI, r3
 8013380:	f3bf 8f6f 	isb	sy
 8013384:	f3bf 8f4f 	dsb	sy
 8013388:	613b      	str	r3, [r7, #16]
}
 801338a:	bf00      	nop
 801338c:	e7fe      	b.n	801338c <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 801338e:	4b0b      	ldr	r3, [pc, #44]	; (80133bc <vTaskPlaceOnUnorderedEventList+0x74>)
 8013390:	681b      	ldr	r3, [r3, #0]
 8013392:	68ba      	ldr	r2, [r7, #8]
 8013394:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8013398:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801339a:	4b08      	ldr	r3, [pc, #32]	; (80133bc <vTaskPlaceOnUnorderedEventList+0x74>)
 801339c:	681b      	ldr	r3, [r3, #0]
 801339e:	3318      	adds	r3, #24
 80133a0:	4619      	mov	r1, r3
 80133a2:	68f8      	ldr	r0, [r7, #12]
 80133a4:	f7fe fbd1 	bl	8011b4a <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80133a8:	2101      	movs	r1, #1
 80133aa:	6878      	ldr	r0, [r7, #4]
 80133ac:	f000 fde4 	bl	8013f78 <prvAddCurrentTaskToDelayedList>
}
 80133b0:	bf00      	nop
 80133b2:	3718      	adds	r7, #24
 80133b4:	46bd      	mov	sp, r7
 80133b6:	bd80      	pop	{r7, pc}
 80133b8:	24001f94 	.word	0x24001f94
 80133bc:	24001a98 	.word	0x24001a98

080133c0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80133c0:	b580      	push	{r7, lr}
 80133c2:	b086      	sub	sp, #24
 80133c4:	af00      	add	r7, sp, #0
 80133c6:	60f8      	str	r0, [r7, #12]
 80133c8:	60b9      	str	r1, [r7, #8]
 80133ca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80133cc:	68fb      	ldr	r3, [r7, #12]
 80133ce:	2b00      	cmp	r3, #0
 80133d0:	d10a      	bne.n	80133e8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80133d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80133d6:	f383 8811 	msr	BASEPRI, r3
 80133da:	f3bf 8f6f 	isb	sy
 80133de:	f3bf 8f4f 	dsb	sy
 80133e2:	617b      	str	r3, [r7, #20]
}
 80133e4:	bf00      	nop
 80133e6:	e7fe      	b.n	80133e6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80133e8:	4b0a      	ldr	r3, [pc, #40]	; (8013414 <vTaskPlaceOnEventListRestricted+0x54>)
 80133ea:	681b      	ldr	r3, [r3, #0]
 80133ec:	3318      	adds	r3, #24
 80133ee:	4619      	mov	r1, r3
 80133f0:	68f8      	ldr	r0, [r7, #12]
 80133f2:	f7fe fbaa 	bl	8011b4a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d002      	beq.n	8013402 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80133fc:	f04f 33ff 	mov.w	r3, #4294967295
 8013400:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8013402:	6879      	ldr	r1, [r7, #4]
 8013404:	68b8      	ldr	r0, [r7, #8]
 8013406:	f000 fdb7 	bl	8013f78 <prvAddCurrentTaskToDelayedList>
	}
 801340a:	bf00      	nop
 801340c:	3718      	adds	r7, #24
 801340e:	46bd      	mov	sp, r7
 8013410:	bd80      	pop	{r7, pc}
 8013412:	bf00      	nop
 8013414:	24001a98 	.word	0x24001a98

08013418 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8013418:	b580      	push	{r7, lr}
 801341a:	b086      	sub	sp, #24
 801341c:	af00      	add	r7, sp, #0
 801341e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	68db      	ldr	r3, [r3, #12]
 8013424:	68db      	ldr	r3, [r3, #12]
 8013426:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8013428:	693b      	ldr	r3, [r7, #16]
 801342a:	2b00      	cmp	r3, #0
 801342c:	d10a      	bne.n	8013444 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 801342e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013432:	f383 8811 	msr	BASEPRI, r3
 8013436:	f3bf 8f6f 	isb	sy
 801343a:	f3bf 8f4f 	dsb	sy
 801343e:	60fb      	str	r3, [r7, #12]
}
 8013440:	bf00      	nop
 8013442:	e7fe      	b.n	8013442 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8013444:	693b      	ldr	r3, [r7, #16]
 8013446:	3318      	adds	r3, #24
 8013448:	4618      	mov	r0, r3
 801344a:	f7fe fbdb 	bl	8011c04 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801344e:	4b1e      	ldr	r3, [pc, #120]	; (80134c8 <xTaskRemoveFromEventList+0xb0>)
 8013450:	681b      	ldr	r3, [r3, #0]
 8013452:	2b00      	cmp	r3, #0
 8013454:	d11d      	bne.n	8013492 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8013456:	693b      	ldr	r3, [r7, #16]
 8013458:	3304      	adds	r3, #4
 801345a:	4618      	mov	r0, r3
 801345c:	f7fe fbd2 	bl	8011c04 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8013460:	693b      	ldr	r3, [r7, #16]
 8013462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013464:	4b19      	ldr	r3, [pc, #100]	; (80134cc <xTaskRemoveFromEventList+0xb4>)
 8013466:	681b      	ldr	r3, [r3, #0]
 8013468:	429a      	cmp	r2, r3
 801346a:	d903      	bls.n	8013474 <xTaskRemoveFromEventList+0x5c>
 801346c:	693b      	ldr	r3, [r7, #16]
 801346e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013470:	4a16      	ldr	r2, [pc, #88]	; (80134cc <xTaskRemoveFromEventList+0xb4>)
 8013472:	6013      	str	r3, [r2, #0]
 8013474:	693b      	ldr	r3, [r7, #16]
 8013476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013478:	4613      	mov	r3, r2
 801347a:	009b      	lsls	r3, r3, #2
 801347c:	4413      	add	r3, r2
 801347e:	009b      	lsls	r3, r3, #2
 8013480:	4a13      	ldr	r2, [pc, #76]	; (80134d0 <xTaskRemoveFromEventList+0xb8>)
 8013482:	441a      	add	r2, r3
 8013484:	693b      	ldr	r3, [r7, #16]
 8013486:	3304      	adds	r3, #4
 8013488:	4619      	mov	r1, r3
 801348a:	4610      	mov	r0, r2
 801348c:	f7fe fb5d 	bl	8011b4a <vListInsertEnd>
 8013490:	e005      	b.n	801349e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8013492:	693b      	ldr	r3, [r7, #16]
 8013494:	3318      	adds	r3, #24
 8013496:	4619      	mov	r1, r3
 8013498:	480e      	ldr	r0, [pc, #56]	; (80134d4 <xTaskRemoveFromEventList+0xbc>)
 801349a:	f7fe fb56 	bl	8011b4a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801349e:	693b      	ldr	r3, [r7, #16]
 80134a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80134a2:	4b0d      	ldr	r3, [pc, #52]	; (80134d8 <xTaskRemoveFromEventList+0xc0>)
 80134a4:	681b      	ldr	r3, [r3, #0]
 80134a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80134a8:	429a      	cmp	r2, r3
 80134aa:	d905      	bls.n	80134b8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80134ac:	2301      	movs	r3, #1
 80134ae:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80134b0:	4b0a      	ldr	r3, [pc, #40]	; (80134dc <xTaskRemoveFromEventList+0xc4>)
 80134b2:	2201      	movs	r2, #1
 80134b4:	601a      	str	r2, [r3, #0]
 80134b6:	e001      	b.n	80134bc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80134b8:	2300      	movs	r3, #0
 80134ba:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80134bc:	697b      	ldr	r3, [r7, #20]
}
 80134be:	4618      	mov	r0, r3
 80134c0:	3718      	adds	r7, #24
 80134c2:	46bd      	mov	sp, r7
 80134c4:	bd80      	pop	{r7, pc}
 80134c6:	bf00      	nop
 80134c8:	24001f94 	.word	0x24001f94
 80134cc:	24001f74 	.word	0x24001f74
 80134d0:	24001a9c 	.word	0x24001a9c
 80134d4:	24001f2c 	.word	0x24001f2c
 80134d8:	24001a98 	.word	0x24001a98
 80134dc:	24001f80 	.word	0x24001f80

080134e0 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80134e0:	b580      	push	{r7, lr}
 80134e2:	b086      	sub	sp, #24
 80134e4:	af00      	add	r7, sp, #0
 80134e6:	6078      	str	r0, [r7, #4]
 80134e8:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80134ea:	4b29      	ldr	r3, [pc, #164]	; (8013590 <vTaskRemoveFromUnorderedEventList+0xb0>)
 80134ec:	681b      	ldr	r3, [r3, #0]
 80134ee:	2b00      	cmp	r3, #0
 80134f0:	d10a      	bne.n	8013508 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 80134f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80134f6:	f383 8811 	msr	BASEPRI, r3
 80134fa:	f3bf 8f6f 	isb	sy
 80134fe:	f3bf 8f4f 	dsb	sy
 8013502:	613b      	str	r3, [r7, #16]
}
 8013504:	bf00      	nop
 8013506:	e7fe      	b.n	8013506 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8013508:	683b      	ldr	r3, [r7, #0]
 801350a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013512:	687b      	ldr	r3, [r7, #4]
 8013514:	68db      	ldr	r3, [r3, #12]
 8013516:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8013518:	697b      	ldr	r3, [r7, #20]
 801351a:	2b00      	cmp	r3, #0
 801351c:	d10a      	bne.n	8013534 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 801351e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013522:	f383 8811 	msr	BASEPRI, r3
 8013526:	f3bf 8f6f 	isb	sy
 801352a:	f3bf 8f4f 	dsb	sy
 801352e:	60fb      	str	r3, [r7, #12]
}
 8013530:	bf00      	nop
 8013532:	e7fe      	b.n	8013532 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8013534:	6878      	ldr	r0, [r7, #4]
 8013536:	f7fe fb65 	bl	8011c04 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801353a:	697b      	ldr	r3, [r7, #20]
 801353c:	3304      	adds	r3, #4
 801353e:	4618      	mov	r0, r3
 8013540:	f7fe fb60 	bl	8011c04 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8013544:	697b      	ldr	r3, [r7, #20]
 8013546:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013548:	4b12      	ldr	r3, [pc, #72]	; (8013594 <vTaskRemoveFromUnorderedEventList+0xb4>)
 801354a:	681b      	ldr	r3, [r3, #0]
 801354c:	429a      	cmp	r2, r3
 801354e:	d903      	bls.n	8013558 <vTaskRemoveFromUnorderedEventList+0x78>
 8013550:	697b      	ldr	r3, [r7, #20]
 8013552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013554:	4a0f      	ldr	r2, [pc, #60]	; (8013594 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8013556:	6013      	str	r3, [r2, #0]
 8013558:	697b      	ldr	r3, [r7, #20]
 801355a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801355c:	4613      	mov	r3, r2
 801355e:	009b      	lsls	r3, r3, #2
 8013560:	4413      	add	r3, r2
 8013562:	009b      	lsls	r3, r3, #2
 8013564:	4a0c      	ldr	r2, [pc, #48]	; (8013598 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8013566:	441a      	add	r2, r3
 8013568:	697b      	ldr	r3, [r7, #20]
 801356a:	3304      	adds	r3, #4
 801356c:	4619      	mov	r1, r3
 801356e:	4610      	mov	r0, r2
 8013570:	f7fe faeb 	bl	8011b4a <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013574:	697b      	ldr	r3, [r7, #20]
 8013576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013578:	4b08      	ldr	r3, [pc, #32]	; (801359c <vTaskRemoveFromUnorderedEventList+0xbc>)
 801357a:	681b      	ldr	r3, [r3, #0]
 801357c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801357e:	429a      	cmp	r2, r3
 8013580:	d902      	bls.n	8013588 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8013582:	4b07      	ldr	r3, [pc, #28]	; (80135a0 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8013584:	2201      	movs	r2, #1
 8013586:	601a      	str	r2, [r3, #0]
	}
}
 8013588:	bf00      	nop
 801358a:	3718      	adds	r7, #24
 801358c:	46bd      	mov	sp, r7
 801358e:	bd80      	pop	{r7, pc}
 8013590:	24001f94 	.word	0x24001f94
 8013594:	24001f74 	.word	0x24001f74
 8013598:	24001a9c 	.word	0x24001a9c
 801359c:	24001a98 	.word	0x24001a98
 80135a0:	24001f80 	.word	0x24001f80

080135a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80135a4:	b480      	push	{r7}
 80135a6:	b083      	sub	sp, #12
 80135a8:	af00      	add	r7, sp, #0
 80135aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80135ac:	4b06      	ldr	r3, [pc, #24]	; (80135c8 <vTaskInternalSetTimeOutState+0x24>)
 80135ae:	681a      	ldr	r2, [r3, #0]
 80135b0:	687b      	ldr	r3, [r7, #4]
 80135b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80135b4:	4b05      	ldr	r3, [pc, #20]	; (80135cc <vTaskInternalSetTimeOutState+0x28>)
 80135b6:	681a      	ldr	r2, [r3, #0]
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	605a      	str	r2, [r3, #4]
}
 80135bc:	bf00      	nop
 80135be:	370c      	adds	r7, #12
 80135c0:	46bd      	mov	sp, r7
 80135c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135c6:	4770      	bx	lr
 80135c8:	24001f84 	.word	0x24001f84
 80135cc:	24001f70 	.word	0x24001f70

080135d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80135d0:	b580      	push	{r7, lr}
 80135d2:	b088      	sub	sp, #32
 80135d4:	af00      	add	r7, sp, #0
 80135d6:	6078      	str	r0, [r7, #4]
 80135d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80135da:	687b      	ldr	r3, [r7, #4]
 80135dc:	2b00      	cmp	r3, #0
 80135de:	d10a      	bne.n	80135f6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80135e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80135e4:	f383 8811 	msr	BASEPRI, r3
 80135e8:	f3bf 8f6f 	isb	sy
 80135ec:	f3bf 8f4f 	dsb	sy
 80135f0:	613b      	str	r3, [r7, #16]
}
 80135f2:	bf00      	nop
 80135f4:	e7fe      	b.n	80135f4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80135f6:	683b      	ldr	r3, [r7, #0]
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	d10a      	bne.n	8013612 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80135fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013600:	f383 8811 	msr	BASEPRI, r3
 8013604:	f3bf 8f6f 	isb	sy
 8013608:	f3bf 8f4f 	dsb	sy
 801360c:	60fb      	str	r3, [r7, #12]
}
 801360e:	bf00      	nop
 8013610:	e7fe      	b.n	8013610 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8013612:	f001 f9ff 	bl	8014a14 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8013616:	4b1d      	ldr	r3, [pc, #116]	; (801368c <xTaskCheckForTimeOut+0xbc>)
 8013618:	681b      	ldr	r3, [r3, #0]
 801361a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	685b      	ldr	r3, [r3, #4]
 8013620:	69ba      	ldr	r2, [r7, #24]
 8013622:	1ad3      	subs	r3, r2, r3
 8013624:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8013626:	683b      	ldr	r3, [r7, #0]
 8013628:	681b      	ldr	r3, [r3, #0]
 801362a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801362e:	d102      	bne.n	8013636 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8013630:	2300      	movs	r3, #0
 8013632:	61fb      	str	r3, [r7, #28]
 8013634:	e023      	b.n	801367e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	681a      	ldr	r2, [r3, #0]
 801363a:	4b15      	ldr	r3, [pc, #84]	; (8013690 <xTaskCheckForTimeOut+0xc0>)
 801363c:	681b      	ldr	r3, [r3, #0]
 801363e:	429a      	cmp	r2, r3
 8013640:	d007      	beq.n	8013652 <xTaskCheckForTimeOut+0x82>
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	685b      	ldr	r3, [r3, #4]
 8013646:	69ba      	ldr	r2, [r7, #24]
 8013648:	429a      	cmp	r2, r3
 801364a:	d302      	bcc.n	8013652 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801364c:	2301      	movs	r3, #1
 801364e:	61fb      	str	r3, [r7, #28]
 8013650:	e015      	b.n	801367e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8013652:	683b      	ldr	r3, [r7, #0]
 8013654:	681b      	ldr	r3, [r3, #0]
 8013656:	697a      	ldr	r2, [r7, #20]
 8013658:	429a      	cmp	r2, r3
 801365a:	d20b      	bcs.n	8013674 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801365c:	683b      	ldr	r3, [r7, #0]
 801365e:	681a      	ldr	r2, [r3, #0]
 8013660:	697b      	ldr	r3, [r7, #20]
 8013662:	1ad2      	subs	r2, r2, r3
 8013664:	683b      	ldr	r3, [r7, #0]
 8013666:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8013668:	6878      	ldr	r0, [r7, #4]
 801366a:	f7ff ff9b 	bl	80135a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801366e:	2300      	movs	r3, #0
 8013670:	61fb      	str	r3, [r7, #28]
 8013672:	e004      	b.n	801367e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8013674:	683b      	ldr	r3, [r7, #0]
 8013676:	2200      	movs	r2, #0
 8013678:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801367a:	2301      	movs	r3, #1
 801367c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801367e:	f001 f9f9 	bl	8014a74 <vPortExitCritical>

	return xReturn;
 8013682:	69fb      	ldr	r3, [r7, #28]
}
 8013684:	4618      	mov	r0, r3
 8013686:	3720      	adds	r7, #32
 8013688:	46bd      	mov	sp, r7
 801368a:	bd80      	pop	{r7, pc}
 801368c:	24001f70 	.word	0x24001f70
 8013690:	24001f84 	.word	0x24001f84

08013694 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8013694:	b480      	push	{r7}
 8013696:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8013698:	4b03      	ldr	r3, [pc, #12]	; (80136a8 <vTaskMissedYield+0x14>)
 801369a:	2201      	movs	r2, #1
 801369c:	601a      	str	r2, [r3, #0]
}
 801369e:	bf00      	nop
 80136a0:	46bd      	mov	sp, r7
 80136a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136a6:	4770      	bx	lr
 80136a8:	24001f80 	.word	0x24001f80

080136ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80136ac:	b580      	push	{r7, lr}
 80136ae:	b082      	sub	sp, #8
 80136b0:	af00      	add	r7, sp, #0
 80136b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80136b4:	f000 f852 	bl	801375c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80136b8:	4b06      	ldr	r3, [pc, #24]	; (80136d4 <prvIdleTask+0x28>)
 80136ba:	681b      	ldr	r3, [r3, #0]
 80136bc:	2b01      	cmp	r3, #1
 80136be:	d9f9      	bls.n	80136b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80136c0:	4b05      	ldr	r3, [pc, #20]	; (80136d8 <prvIdleTask+0x2c>)
 80136c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80136c6:	601a      	str	r2, [r3, #0]
 80136c8:	f3bf 8f4f 	dsb	sy
 80136cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80136d0:	e7f0      	b.n	80136b4 <prvIdleTask+0x8>
 80136d2:	bf00      	nop
 80136d4:	24001a9c 	.word	0x24001a9c
 80136d8:	e000ed04 	.word	0xe000ed04

080136dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80136dc:	b580      	push	{r7, lr}
 80136de:	b082      	sub	sp, #8
 80136e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80136e2:	2300      	movs	r3, #0
 80136e4:	607b      	str	r3, [r7, #4]
 80136e6:	e00c      	b.n	8013702 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80136e8:	687a      	ldr	r2, [r7, #4]
 80136ea:	4613      	mov	r3, r2
 80136ec:	009b      	lsls	r3, r3, #2
 80136ee:	4413      	add	r3, r2
 80136f0:	009b      	lsls	r3, r3, #2
 80136f2:	4a12      	ldr	r2, [pc, #72]	; (801373c <prvInitialiseTaskLists+0x60>)
 80136f4:	4413      	add	r3, r2
 80136f6:	4618      	mov	r0, r3
 80136f8:	f7fe f9fa 	bl	8011af0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80136fc:	687b      	ldr	r3, [r7, #4]
 80136fe:	3301      	adds	r3, #1
 8013700:	607b      	str	r3, [r7, #4]
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	2b37      	cmp	r3, #55	; 0x37
 8013706:	d9ef      	bls.n	80136e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013708:	480d      	ldr	r0, [pc, #52]	; (8013740 <prvInitialiseTaskLists+0x64>)
 801370a:	f7fe f9f1 	bl	8011af0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801370e:	480d      	ldr	r0, [pc, #52]	; (8013744 <prvInitialiseTaskLists+0x68>)
 8013710:	f7fe f9ee 	bl	8011af0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013714:	480c      	ldr	r0, [pc, #48]	; (8013748 <prvInitialiseTaskLists+0x6c>)
 8013716:	f7fe f9eb 	bl	8011af0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801371a:	480c      	ldr	r0, [pc, #48]	; (801374c <prvInitialiseTaskLists+0x70>)
 801371c:	f7fe f9e8 	bl	8011af0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8013720:	480b      	ldr	r0, [pc, #44]	; (8013750 <prvInitialiseTaskLists+0x74>)
 8013722:	f7fe f9e5 	bl	8011af0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013726:	4b0b      	ldr	r3, [pc, #44]	; (8013754 <prvInitialiseTaskLists+0x78>)
 8013728:	4a05      	ldr	r2, [pc, #20]	; (8013740 <prvInitialiseTaskLists+0x64>)
 801372a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801372c:	4b0a      	ldr	r3, [pc, #40]	; (8013758 <prvInitialiseTaskLists+0x7c>)
 801372e:	4a05      	ldr	r2, [pc, #20]	; (8013744 <prvInitialiseTaskLists+0x68>)
 8013730:	601a      	str	r2, [r3, #0]
}
 8013732:	bf00      	nop
 8013734:	3708      	adds	r7, #8
 8013736:	46bd      	mov	sp, r7
 8013738:	bd80      	pop	{r7, pc}
 801373a:	bf00      	nop
 801373c:	24001a9c 	.word	0x24001a9c
 8013740:	24001efc 	.word	0x24001efc
 8013744:	24001f10 	.word	0x24001f10
 8013748:	24001f2c 	.word	0x24001f2c
 801374c:	24001f40 	.word	0x24001f40
 8013750:	24001f58 	.word	0x24001f58
 8013754:	24001f24 	.word	0x24001f24
 8013758:	24001f28 	.word	0x24001f28

0801375c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801375c:	b580      	push	{r7, lr}
 801375e:	b082      	sub	sp, #8
 8013760:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013762:	e019      	b.n	8013798 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8013764:	f001 f956 	bl	8014a14 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013768:	4b10      	ldr	r3, [pc, #64]	; (80137ac <prvCheckTasksWaitingTermination+0x50>)
 801376a:	68db      	ldr	r3, [r3, #12]
 801376c:	68db      	ldr	r3, [r3, #12]
 801376e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013770:	687b      	ldr	r3, [r7, #4]
 8013772:	3304      	adds	r3, #4
 8013774:	4618      	mov	r0, r3
 8013776:	f7fe fa45 	bl	8011c04 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801377a:	4b0d      	ldr	r3, [pc, #52]	; (80137b0 <prvCheckTasksWaitingTermination+0x54>)
 801377c:	681b      	ldr	r3, [r3, #0]
 801377e:	3b01      	subs	r3, #1
 8013780:	4a0b      	ldr	r2, [pc, #44]	; (80137b0 <prvCheckTasksWaitingTermination+0x54>)
 8013782:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8013784:	4b0b      	ldr	r3, [pc, #44]	; (80137b4 <prvCheckTasksWaitingTermination+0x58>)
 8013786:	681b      	ldr	r3, [r3, #0]
 8013788:	3b01      	subs	r3, #1
 801378a:	4a0a      	ldr	r2, [pc, #40]	; (80137b4 <prvCheckTasksWaitingTermination+0x58>)
 801378c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801378e:	f001 f971 	bl	8014a74 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8013792:	6878      	ldr	r0, [r7, #4]
 8013794:	f000 f810 	bl	80137b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013798:	4b06      	ldr	r3, [pc, #24]	; (80137b4 <prvCheckTasksWaitingTermination+0x58>)
 801379a:	681b      	ldr	r3, [r3, #0]
 801379c:	2b00      	cmp	r3, #0
 801379e:	d1e1      	bne.n	8013764 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80137a0:	bf00      	nop
 80137a2:	bf00      	nop
 80137a4:	3708      	adds	r7, #8
 80137a6:	46bd      	mov	sp, r7
 80137a8:	bd80      	pop	{r7, pc}
 80137aa:	bf00      	nop
 80137ac:	24001f40 	.word	0x24001f40
 80137b0:	24001f6c 	.word	0x24001f6c
 80137b4:	24001f54 	.word	0x24001f54

080137b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80137b8:	b580      	push	{r7, lr}
 80137ba:	b084      	sub	sp, #16
 80137bc:	af00      	add	r7, sp, #0
 80137be:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80137c6:	2b00      	cmp	r3, #0
 80137c8:	d108      	bne.n	80137dc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80137ca:	687b      	ldr	r3, [r7, #4]
 80137cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80137ce:	4618      	mov	r0, r3
 80137d0:	f001 fb0e 	bl	8014df0 <vPortFree>
				vPortFree( pxTCB );
 80137d4:	6878      	ldr	r0, [r7, #4]
 80137d6:	f001 fb0b 	bl	8014df0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80137da:	e018      	b.n	801380e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80137e2:	2b01      	cmp	r3, #1
 80137e4:	d103      	bne.n	80137ee <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80137e6:	6878      	ldr	r0, [r7, #4]
 80137e8:	f001 fb02 	bl	8014df0 <vPortFree>
	}
 80137ec:	e00f      	b.n	801380e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80137f4:	2b02      	cmp	r3, #2
 80137f6:	d00a      	beq.n	801380e <prvDeleteTCB+0x56>
	__asm volatile
 80137f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80137fc:	f383 8811 	msr	BASEPRI, r3
 8013800:	f3bf 8f6f 	isb	sy
 8013804:	f3bf 8f4f 	dsb	sy
 8013808:	60fb      	str	r3, [r7, #12]
}
 801380a:	bf00      	nop
 801380c:	e7fe      	b.n	801380c <prvDeleteTCB+0x54>
	}
 801380e:	bf00      	nop
 8013810:	3710      	adds	r7, #16
 8013812:	46bd      	mov	sp, r7
 8013814:	bd80      	pop	{r7, pc}
	...

08013818 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013818:	b480      	push	{r7}
 801381a:	b083      	sub	sp, #12
 801381c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801381e:	4b0c      	ldr	r3, [pc, #48]	; (8013850 <prvResetNextTaskUnblockTime+0x38>)
 8013820:	681b      	ldr	r3, [r3, #0]
 8013822:	681b      	ldr	r3, [r3, #0]
 8013824:	2b00      	cmp	r3, #0
 8013826:	d104      	bne.n	8013832 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013828:	4b0a      	ldr	r3, [pc, #40]	; (8013854 <prvResetNextTaskUnblockTime+0x3c>)
 801382a:	f04f 32ff 	mov.w	r2, #4294967295
 801382e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013830:	e008      	b.n	8013844 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013832:	4b07      	ldr	r3, [pc, #28]	; (8013850 <prvResetNextTaskUnblockTime+0x38>)
 8013834:	681b      	ldr	r3, [r3, #0]
 8013836:	68db      	ldr	r3, [r3, #12]
 8013838:	68db      	ldr	r3, [r3, #12]
 801383a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801383c:	687b      	ldr	r3, [r7, #4]
 801383e:	685b      	ldr	r3, [r3, #4]
 8013840:	4a04      	ldr	r2, [pc, #16]	; (8013854 <prvResetNextTaskUnblockTime+0x3c>)
 8013842:	6013      	str	r3, [r2, #0]
}
 8013844:	bf00      	nop
 8013846:	370c      	adds	r7, #12
 8013848:	46bd      	mov	sp, r7
 801384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801384e:	4770      	bx	lr
 8013850:	24001f24 	.word	0x24001f24
 8013854:	24001f8c 	.word	0x24001f8c

08013858 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8013858:	b480      	push	{r7}
 801385a:	b083      	sub	sp, #12
 801385c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801385e:	4b0b      	ldr	r3, [pc, #44]	; (801388c <xTaskGetSchedulerState+0x34>)
 8013860:	681b      	ldr	r3, [r3, #0]
 8013862:	2b00      	cmp	r3, #0
 8013864:	d102      	bne.n	801386c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8013866:	2301      	movs	r3, #1
 8013868:	607b      	str	r3, [r7, #4]
 801386a:	e008      	b.n	801387e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801386c:	4b08      	ldr	r3, [pc, #32]	; (8013890 <xTaskGetSchedulerState+0x38>)
 801386e:	681b      	ldr	r3, [r3, #0]
 8013870:	2b00      	cmp	r3, #0
 8013872:	d102      	bne.n	801387a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8013874:	2302      	movs	r3, #2
 8013876:	607b      	str	r3, [r7, #4]
 8013878:	e001      	b.n	801387e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801387a:	2300      	movs	r3, #0
 801387c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801387e:	687b      	ldr	r3, [r7, #4]
	}
 8013880:	4618      	mov	r0, r3
 8013882:	370c      	adds	r7, #12
 8013884:	46bd      	mov	sp, r7
 8013886:	f85d 7b04 	ldr.w	r7, [sp], #4
 801388a:	4770      	bx	lr
 801388c:	24001f78 	.word	0x24001f78
 8013890:	24001f94 	.word	0x24001f94

08013894 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8013894:	b580      	push	{r7, lr}
 8013896:	b084      	sub	sp, #16
 8013898:	af00      	add	r7, sp, #0
 801389a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80138a0:	2300      	movs	r3, #0
 80138a2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	d051      	beq.n	801394e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80138aa:	68bb      	ldr	r3, [r7, #8]
 80138ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80138ae:	4b2a      	ldr	r3, [pc, #168]	; (8013958 <xTaskPriorityInherit+0xc4>)
 80138b0:	681b      	ldr	r3, [r3, #0]
 80138b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80138b4:	429a      	cmp	r2, r3
 80138b6:	d241      	bcs.n	801393c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80138b8:	68bb      	ldr	r3, [r7, #8]
 80138ba:	699b      	ldr	r3, [r3, #24]
 80138bc:	2b00      	cmp	r3, #0
 80138be:	db06      	blt.n	80138ce <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80138c0:	4b25      	ldr	r3, [pc, #148]	; (8013958 <xTaskPriorityInherit+0xc4>)
 80138c2:	681b      	ldr	r3, [r3, #0]
 80138c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80138c6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80138ca:	68bb      	ldr	r3, [r7, #8]
 80138cc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80138ce:	68bb      	ldr	r3, [r7, #8]
 80138d0:	6959      	ldr	r1, [r3, #20]
 80138d2:	68bb      	ldr	r3, [r7, #8]
 80138d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80138d6:	4613      	mov	r3, r2
 80138d8:	009b      	lsls	r3, r3, #2
 80138da:	4413      	add	r3, r2
 80138dc:	009b      	lsls	r3, r3, #2
 80138de:	4a1f      	ldr	r2, [pc, #124]	; (801395c <xTaskPriorityInherit+0xc8>)
 80138e0:	4413      	add	r3, r2
 80138e2:	4299      	cmp	r1, r3
 80138e4:	d122      	bne.n	801392c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80138e6:	68bb      	ldr	r3, [r7, #8]
 80138e8:	3304      	adds	r3, #4
 80138ea:	4618      	mov	r0, r3
 80138ec:	f7fe f98a 	bl	8011c04 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80138f0:	4b19      	ldr	r3, [pc, #100]	; (8013958 <xTaskPriorityInherit+0xc4>)
 80138f2:	681b      	ldr	r3, [r3, #0]
 80138f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80138f6:	68bb      	ldr	r3, [r7, #8]
 80138f8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80138fa:	68bb      	ldr	r3, [r7, #8]
 80138fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80138fe:	4b18      	ldr	r3, [pc, #96]	; (8013960 <xTaskPriorityInherit+0xcc>)
 8013900:	681b      	ldr	r3, [r3, #0]
 8013902:	429a      	cmp	r2, r3
 8013904:	d903      	bls.n	801390e <xTaskPriorityInherit+0x7a>
 8013906:	68bb      	ldr	r3, [r7, #8]
 8013908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801390a:	4a15      	ldr	r2, [pc, #84]	; (8013960 <xTaskPriorityInherit+0xcc>)
 801390c:	6013      	str	r3, [r2, #0]
 801390e:	68bb      	ldr	r3, [r7, #8]
 8013910:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013912:	4613      	mov	r3, r2
 8013914:	009b      	lsls	r3, r3, #2
 8013916:	4413      	add	r3, r2
 8013918:	009b      	lsls	r3, r3, #2
 801391a:	4a10      	ldr	r2, [pc, #64]	; (801395c <xTaskPriorityInherit+0xc8>)
 801391c:	441a      	add	r2, r3
 801391e:	68bb      	ldr	r3, [r7, #8]
 8013920:	3304      	adds	r3, #4
 8013922:	4619      	mov	r1, r3
 8013924:	4610      	mov	r0, r2
 8013926:	f7fe f910 	bl	8011b4a <vListInsertEnd>
 801392a:	e004      	b.n	8013936 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801392c:	4b0a      	ldr	r3, [pc, #40]	; (8013958 <xTaskPriorityInherit+0xc4>)
 801392e:	681b      	ldr	r3, [r3, #0]
 8013930:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013932:	68bb      	ldr	r3, [r7, #8]
 8013934:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8013936:	2301      	movs	r3, #1
 8013938:	60fb      	str	r3, [r7, #12]
 801393a:	e008      	b.n	801394e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801393c:	68bb      	ldr	r3, [r7, #8]
 801393e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8013940:	4b05      	ldr	r3, [pc, #20]	; (8013958 <xTaskPriorityInherit+0xc4>)
 8013942:	681b      	ldr	r3, [r3, #0]
 8013944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013946:	429a      	cmp	r2, r3
 8013948:	d201      	bcs.n	801394e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801394a:	2301      	movs	r3, #1
 801394c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801394e:	68fb      	ldr	r3, [r7, #12]
	}
 8013950:	4618      	mov	r0, r3
 8013952:	3710      	adds	r7, #16
 8013954:	46bd      	mov	sp, r7
 8013956:	bd80      	pop	{r7, pc}
 8013958:	24001a98 	.word	0x24001a98
 801395c:	24001a9c 	.word	0x24001a9c
 8013960:	24001f74 	.word	0x24001f74

08013964 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8013964:	b580      	push	{r7, lr}
 8013966:	b086      	sub	sp, #24
 8013968:	af00      	add	r7, sp, #0
 801396a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8013970:	2300      	movs	r3, #0
 8013972:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	2b00      	cmp	r3, #0
 8013978:	d056      	beq.n	8013a28 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801397a:	4b2e      	ldr	r3, [pc, #184]	; (8013a34 <xTaskPriorityDisinherit+0xd0>)
 801397c:	681b      	ldr	r3, [r3, #0]
 801397e:	693a      	ldr	r2, [r7, #16]
 8013980:	429a      	cmp	r2, r3
 8013982:	d00a      	beq.n	801399a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8013984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013988:	f383 8811 	msr	BASEPRI, r3
 801398c:	f3bf 8f6f 	isb	sy
 8013990:	f3bf 8f4f 	dsb	sy
 8013994:	60fb      	str	r3, [r7, #12]
}
 8013996:	bf00      	nop
 8013998:	e7fe      	b.n	8013998 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801399a:	693b      	ldr	r3, [r7, #16]
 801399c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801399e:	2b00      	cmp	r3, #0
 80139a0:	d10a      	bne.n	80139b8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80139a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80139a6:	f383 8811 	msr	BASEPRI, r3
 80139aa:	f3bf 8f6f 	isb	sy
 80139ae:	f3bf 8f4f 	dsb	sy
 80139b2:	60bb      	str	r3, [r7, #8]
}
 80139b4:	bf00      	nop
 80139b6:	e7fe      	b.n	80139b6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80139b8:	693b      	ldr	r3, [r7, #16]
 80139ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80139bc:	1e5a      	subs	r2, r3, #1
 80139be:	693b      	ldr	r3, [r7, #16]
 80139c0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80139c2:	693b      	ldr	r3, [r7, #16]
 80139c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80139c6:	693b      	ldr	r3, [r7, #16]
 80139c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80139ca:	429a      	cmp	r2, r3
 80139cc:	d02c      	beq.n	8013a28 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80139ce:	693b      	ldr	r3, [r7, #16]
 80139d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80139d2:	2b00      	cmp	r3, #0
 80139d4:	d128      	bne.n	8013a28 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80139d6:	693b      	ldr	r3, [r7, #16]
 80139d8:	3304      	adds	r3, #4
 80139da:	4618      	mov	r0, r3
 80139dc:	f7fe f912 	bl	8011c04 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80139e0:	693b      	ldr	r3, [r7, #16]
 80139e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80139e4:	693b      	ldr	r3, [r7, #16]
 80139e6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80139e8:	693b      	ldr	r3, [r7, #16]
 80139ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80139ec:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80139f0:	693b      	ldr	r3, [r7, #16]
 80139f2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80139f4:	693b      	ldr	r3, [r7, #16]
 80139f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80139f8:	4b0f      	ldr	r3, [pc, #60]	; (8013a38 <xTaskPriorityDisinherit+0xd4>)
 80139fa:	681b      	ldr	r3, [r3, #0]
 80139fc:	429a      	cmp	r2, r3
 80139fe:	d903      	bls.n	8013a08 <xTaskPriorityDisinherit+0xa4>
 8013a00:	693b      	ldr	r3, [r7, #16]
 8013a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013a04:	4a0c      	ldr	r2, [pc, #48]	; (8013a38 <xTaskPriorityDisinherit+0xd4>)
 8013a06:	6013      	str	r3, [r2, #0]
 8013a08:	693b      	ldr	r3, [r7, #16]
 8013a0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013a0c:	4613      	mov	r3, r2
 8013a0e:	009b      	lsls	r3, r3, #2
 8013a10:	4413      	add	r3, r2
 8013a12:	009b      	lsls	r3, r3, #2
 8013a14:	4a09      	ldr	r2, [pc, #36]	; (8013a3c <xTaskPriorityDisinherit+0xd8>)
 8013a16:	441a      	add	r2, r3
 8013a18:	693b      	ldr	r3, [r7, #16]
 8013a1a:	3304      	adds	r3, #4
 8013a1c:	4619      	mov	r1, r3
 8013a1e:	4610      	mov	r0, r2
 8013a20:	f7fe f893 	bl	8011b4a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8013a24:	2301      	movs	r3, #1
 8013a26:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013a28:	697b      	ldr	r3, [r7, #20]
	}
 8013a2a:	4618      	mov	r0, r3
 8013a2c:	3718      	adds	r7, #24
 8013a2e:	46bd      	mov	sp, r7
 8013a30:	bd80      	pop	{r7, pc}
 8013a32:	bf00      	nop
 8013a34:	24001a98 	.word	0x24001a98
 8013a38:	24001f74 	.word	0x24001f74
 8013a3c:	24001a9c 	.word	0x24001a9c

08013a40 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8013a40:	b580      	push	{r7, lr}
 8013a42:	b088      	sub	sp, #32
 8013a44:	af00      	add	r7, sp, #0
 8013a46:	6078      	str	r0, [r7, #4]
 8013a48:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8013a4e:	2301      	movs	r3, #1
 8013a50:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013a52:	687b      	ldr	r3, [r7, #4]
 8013a54:	2b00      	cmp	r3, #0
 8013a56:	d06a      	beq.n	8013b2e <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8013a58:	69bb      	ldr	r3, [r7, #24]
 8013a5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013a5c:	2b00      	cmp	r3, #0
 8013a5e:	d10a      	bne.n	8013a76 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8013a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a64:	f383 8811 	msr	BASEPRI, r3
 8013a68:	f3bf 8f6f 	isb	sy
 8013a6c:	f3bf 8f4f 	dsb	sy
 8013a70:	60fb      	str	r3, [r7, #12]
}
 8013a72:	bf00      	nop
 8013a74:	e7fe      	b.n	8013a74 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8013a76:	69bb      	ldr	r3, [r7, #24]
 8013a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013a7a:	683a      	ldr	r2, [r7, #0]
 8013a7c:	429a      	cmp	r2, r3
 8013a7e:	d902      	bls.n	8013a86 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8013a80:	683b      	ldr	r3, [r7, #0]
 8013a82:	61fb      	str	r3, [r7, #28]
 8013a84:	e002      	b.n	8013a8c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8013a86:	69bb      	ldr	r3, [r7, #24]
 8013a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013a8a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8013a8c:	69bb      	ldr	r3, [r7, #24]
 8013a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013a90:	69fa      	ldr	r2, [r7, #28]
 8013a92:	429a      	cmp	r2, r3
 8013a94:	d04b      	beq.n	8013b2e <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8013a96:	69bb      	ldr	r3, [r7, #24]
 8013a98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013a9a:	697a      	ldr	r2, [r7, #20]
 8013a9c:	429a      	cmp	r2, r3
 8013a9e:	d146      	bne.n	8013b2e <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8013aa0:	4b25      	ldr	r3, [pc, #148]	; (8013b38 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8013aa2:	681b      	ldr	r3, [r3, #0]
 8013aa4:	69ba      	ldr	r2, [r7, #24]
 8013aa6:	429a      	cmp	r2, r3
 8013aa8:	d10a      	bne.n	8013ac0 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8013aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013aae:	f383 8811 	msr	BASEPRI, r3
 8013ab2:	f3bf 8f6f 	isb	sy
 8013ab6:	f3bf 8f4f 	dsb	sy
 8013aba:	60bb      	str	r3, [r7, #8]
}
 8013abc:	bf00      	nop
 8013abe:	e7fe      	b.n	8013abe <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8013ac0:	69bb      	ldr	r3, [r7, #24]
 8013ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013ac4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8013ac6:	69bb      	ldr	r3, [r7, #24]
 8013ac8:	69fa      	ldr	r2, [r7, #28]
 8013aca:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8013acc:	69bb      	ldr	r3, [r7, #24]
 8013ace:	699b      	ldr	r3, [r3, #24]
 8013ad0:	2b00      	cmp	r3, #0
 8013ad2:	db04      	blt.n	8013ade <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013ad4:	69fb      	ldr	r3, [r7, #28]
 8013ad6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8013ada:	69bb      	ldr	r3, [r7, #24]
 8013adc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8013ade:	69bb      	ldr	r3, [r7, #24]
 8013ae0:	6959      	ldr	r1, [r3, #20]
 8013ae2:	693a      	ldr	r2, [r7, #16]
 8013ae4:	4613      	mov	r3, r2
 8013ae6:	009b      	lsls	r3, r3, #2
 8013ae8:	4413      	add	r3, r2
 8013aea:	009b      	lsls	r3, r3, #2
 8013aec:	4a13      	ldr	r2, [pc, #76]	; (8013b3c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8013aee:	4413      	add	r3, r2
 8013af0:	4299      	cmp	r1, r3
 8013af2:	d11c      	bne.n	8013b2e <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013af4:	69bb      	ldr	r3, [r7, #24]
 8013af6:	3304      	adds	r3, #4
 8013af8:	4618      	mov	r0, r3
 8013afa:	f7fe f883 	bl	8011c04 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8013afe:	69bb      	ldr	r3, [r7, #24]
 8013b00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013b02:	4b0f      	ldr	r3, [pc, #60]	; (8013b40 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8013b04:	681b      	ldr	r3, [r3, #0]
 8013b06:	429a      	cmp	r2, r3
 8013b08:	d903      	bls.n	8013b12 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8013b0a:	69bb      	ldr	r3, [r7, #24]
 8013b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013b0e:	4a0c      	ldr	r2, [pc, #48]	; (8013b40 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8013b10:	6013      	str	r3, [r2, #0]
 8013b12:	69bb      	ldr	r3, [r7, #24]
 8013b14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013b16:	4613      	mov	r3, r2
 8013b18:	009b      	lsls	r3, r3, #2
 8013b1a:	4413      	add	r3, r2
 8013b1c:	009b      	lsls	r3, r3, #2
 8013b1e:	4a07      	ldr	r2, [pc, #28]	; (8013b3c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8013b20:	441a      	add	r2, r3
 8013b22:	69bb      	ldr	r3, [r7, #24]
 8013b24:	3304      	adds	r3, #4
 8013b26:	4619      	mov	r1, r3
 8013b28:	4610      	mov	r0, r2
 8013b2a:	f7fe f80e 	bl	8011b4a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013b2e:	bf00      	nop
 8013b30:	3720      	adds	r7, #32
 8013b32:	46bd      	mov	sp, r7
 8013b34:	bd80      	pop	{r7, pc}
 8013b36:	bf00      	nop
 8013b38:	24001a98 	.word	0x24001a98
 8013b3c:	24001a9c 	.word	0x24001a9c
 8013b40:	24001f74 	.word	0x24001f74

08013b44 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8013b44:	b480      	push	{r7}
 8013b46:	b083      	sub	sp, #12
 8013b48:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8013b4a:	4b09      	ldr	r3, [pc, #36]	; (8013b70 <uxTaskResetEventItemValue+0x2c>)
 8013b4c:	681b      	ldr	r3, [r3, #0]
 8013b4e:	699b      	ldr	r3, [r3, #24]
 8013b50:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013b52:	4b07      	ldr	r3, [pc, #28]	; (8013b70 <uxTaskResetEventItemValue+0x2c>)
 8013b54:	681b      	ldr	r3, [r3, #0]
 8013b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013b58:	4b05      	ldr	r3, [pc, #20]	; (8013b70 <uxTaskResetEventItemValue+0x2c>)
 8013b5a:	681b      	ldr	r3, [r3, #0]
 8013b5c:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8013b60:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8013b62:	687b      	ldr	r3, [r7, #4]
}
 8013b64:	4618      	mov	r0, r3
 8013b66:	370c      	adds	r7, #12
 8013b68:	46bd      	mov	sp, r7
 8013b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b6e:	4770      	bx	lr
 8013b70:	24001a98 	.word	0x24001a98

08013b74 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8013b74:	b480      	push	{r7}
 8013b76:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8013b78:	4b07      	ldr	r3, [pc, #28]	; (8013b98 <pvTaskIncrementMutexHeldCount+0x24>)
 8013b7a:	681b      	ldr	r3, [r3, #0]
 8013b7c:	2b00      	cmp	r3, #0
 8013b7e:	d004      	beq.n	8013b8a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8013b80:	4b05      	ldr	r3, [pc, #20]	; (8013b98 <pvTaskIncrementMutexHeldCount+0x24>)
 8013b82:	681b      	ldr	r3, [r3, #0]
 8013b84:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013b86:	3201      	adds	r2, #1
 8013b88:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8013b8a:	4b03      	ldr	r3, [pc, #12]	; (8013b98 <pvTaskIncrementMutexHeldCount+0x24>)
 8013b8c:	681b      	ldr	r3, [r3, #0]
	}
 8013b8e:	4618      	mov	r0, r3
 8013b90:	46bd      	mov	sp, r7
 8013b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b96:	4770      	bx	lr
 8013b98:	24001a98 	.word	0x24001a98

08013b9c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8013b9c:	b580      	push	{r7, lr}
 8013b9e:	b086      	sub	sp, #24
 8013ba0:	af00      	add	r7, sp, #0
 8013ba2:	60f8      	str	r0, [r7, #12]
 8013ba4:	60b9      	str	r1, [r7, #8]
 8013ba6:	607a      	str	r2, [r7, #4]
 8013ba8:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8013baa:	f000 ff33 	bl	8014a14 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8013bae:	4b26      	ldr	r3, [pc, #152]	; (8013c48 <xTaskNotifyWait+0xac>)
 8013bb0:	681b      	ldr	r3, [r3, #0]
 8013bb2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8013bb6:	b2db      	uxtb	r3, r3
 8013bb8:	2b02      	cmp	r3, #2
 8013bba:	d01a      	beq.n	8013bf2 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8013bbc:	4b22      	ldr	r3, [pc, #136]	; (8013c48 <xTaskNotifyWait+0xac>)
 8013bbe:	681b      	ldr	r3, [r3, #0]
 8013bc0:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8013bc2:	68fa      	ldr	r2, [r7, #12]
 8013bc4:	43d2      	mvns	r2, r2
 8013bc6:	400a      	ands	r2, r1
 8013bc8:	659a      	str	r2, [r3, #88]	; 0x58

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8013bca:	4b1f      	ldr	r3, [pc, #124]	; (8013c48 <xTaskNotifyWait+0xac>)
 8013bcc:	681b      	ldr	r3, [r3, #0]
 8013bce:	2201      	movs	r2, #1
 8013bd0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

				if( xTicksToWait > ( TickType_t ) 0 )
 8013bd4:	683b      	ldr	r3, [r7, #0]
 8013bd6:	2b00      	cmp	r3, #0
 8013bd8:	d00b      	beq.n	8013bf2 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013bda:	2101      	movs	r1, #1
 8013bdc:	6838      	ldr	r0, [r7, #0]
 8013bde:	f000 f9cb 	bl	8013f78 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8013be2:	4b1a      	ldr	r3, [pc, #104]	; (8013c4c <xTaskNotifyWait+0xb0>)
 8013be4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013be8:	601a      	str	r2, [r3, #0]
 8013bea:	f3bf 8f4f 	dsb	sy
 8013bee:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8013bf2:	f000 ff3f 	bl	8014a74 <vPortExitCritical>

		taskENTER_CRITICAL();
 8013bf6:	f000 ff0d 	bl	8014a14 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8013bfa:	687b      	ldr	r3, [r7, #4]
 8013bfc:	2b00      	cmp	r3, #0
 8013bfe:	d004      	beq.n	8013c0a <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8013c00:	4b11      	ldr	r3, [pc, #68]	; (8013c48 <xTaskNotifyWait+0xac>)
 8013c02:	681b      	ldr	r3, [r3, #0]
 8013c04:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013c06:	687b      	ldr	r3, [r7, #4]
 8013c08:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8013c0a:	4b0f      	ldr	r3, [pc, #60]	; (8013c48 <xTaskNotifyWait+0xac>)
 8013c0c:	681b      	ldr	r3, [r3, #0]
 8013c0e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8013c12:	b2db      	uxtb	r3, r3
 8013c14:	2b02      	cmp	r3, #2
 8013c16:	d002      	beq.n	8013c1e <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8013c18:	2300      	movs	r3, #0
 8013c1a:	617b      	str	r3, [r7, #20]
 8013c1c:	e008      	b.n	8013c30 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8013c1e:	4b0a      	ldr	r3, [pc, #40]	; (8013c48 <xTaskNotifyWait+0xac>)
 8013c20:	681b      	ldr	r3, [r3, #0]
 8013c22:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8013c24:	68ba      	ldr	r2, [r7, #8]
 8013c26:	43d2      	mvns	r2, r2
 8013c28:	400a      	ands	r2, r1
 8013c2a:	659a      	str	r2, [r3, #88]	; 0x58
				xReturn = pdTRUE;
 8013c2c:	2301      	movs	r3, #1
 8013c2e:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8013c30:	4b05      	ldr	r3, [pc, #20]	; (8013c48 <xTaskNotifyWait+0xac>)
 8013c32:	681b      	ldr	r3, [r3, #0]
 8013c34:	2200      	movs	r2, #0
 8013c36:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
		}
		taskEXIT_CRITICAL();
 8013c3a:	f000 ff1b 	bl	8014a74 <vPortExitCritical>

		return xReturn;
 8013c3e:	697b      	ldr	r3, [r7, #20]
	}
 8013c40:	4618      	mov	r0, r3
 8013c42:	3718      	adds	r7, #24
 8013c44:	46bd      	mov	sp, r7
 8013c46:	bd80      	pop	{r7, pc}
 8013c48:	24001a98 	.word	0x24001a98
 8013c4c:	e000ed04 	.word	0xe000ed04

08013c50 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8013c50:	b580      	push	{r7, lr}
 8013c52:	b08a      	sub	sp, #40	; 0x28
 8013c54:	af00      	add	r7, sp, #0
 8013c56:	60f8      	str	r0, [r7, #12]
 8013c58:	60b9      	str	r1, [r7, #8]
 8013c5a:	603b      	str	r3, [r7, #0]
 8013c5c:	4613      	mov	r3, r2
 8013c5e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8013c60:	2301      	movs	r3, #1
 8013c62:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8013c64:	68fb      	ldr	r3, [r7, #12]
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	d10a      	bne.n	8013c80 <xTaskGenericNotify+0x30>
	__asm volatile
 8013c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c6e:	f383 8811 	msr	BASEPRI, r3
 8013c72:	f3bf 8f6f 	isb	sy
 8013c76:	f3bf 8f4f 	dsb	sy
 8013c7a:	61bb      	str	r3, [r7, #24]
}
 8013c7c:	bf00      	nop
 8013c7e:	e7fe      	b.n	8013c7e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8013c80:	68fb      	ldr	r3, [r7, #12]
 8013c82:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8013c84:	f000 fec6 	bl	8014a14 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8013c88:	683b      	ldr	r3, [r7, #0]
 8013c8a:	2b00      	cmp	r3, #0
 8013c8c:	d003      	beq.n	8013c96 <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8013c8e:	6a3b      	ldr	r3, [r7, #32]
 8013c90:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013c92:	683b      	ldr	r3, [r7, #0]
 8013c94:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8013c96:	6a3b      	ldr	r3, [r7, #32]
 8013c98:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8013c9c:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8013c9e:	6a3b      	ldr	r3, [r7, #32]
 8013ca0:	2202      	movs	r2, #2
 8013ca2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

			switch( eAction )
 8013ca6:	79fb      	ldrb	r3, [r7, #7]
 8013ca8:	2b04      	cmp	r3, #4
 8013caa:	d828      	bhi.n	8013cfe <xTaskGenericNotify+0xae>
 8013cac:	a201      	add	r2, pc, #4	; (adr r2, 8013cb4 <xTaskGenericNotify+0x64>)
 8013cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013cb2:	bf00      	nop
 8013cb4:	08013d1f 	.word	0x08013d1f
 8013cb8:	08013cc9 	.word	0x08013cc9
 8013cbc:	08013cd7 	.word	0x08013cd7
 8013cc0:	08013ce3 	.word	0x08013ce3
 8013cc4:	08013ceb 	.word	0x08013ceb
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8013cc8:	6a3b      	ldr	r3, [r7, #32]
 8013cca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013ccc:	68bb      	ldr	r3, [r7, #8]
 8013cce:	431a      	orrs	r2, r3
 8013cd0:	6a3b      	ldr	r3, [r7, #32]
 8013cd2:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 8013cd4:	e026      	b.n	8013d24 <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8013cd6:	6a3b      	ldr	r3, [r7, #32]
 8013cd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013cda:	1c5a      	adds	r2, r3, #1
 8013cdc:	6a3b      	ldr	r3, [r7, #32]
 8013cde:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 8013ce0:	e020      	b.n	8013d24 <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8013ce2:	6a3b      	ldr	r3, [r7, #32]
 8013ce4:	68ba      	ldr	r2, [r7, #8]
 8013ce6:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 8013ce8:	e01c      	b.n	8013d24 <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8013cea:	7ffb      	ldrb	r3, [r7, #31]
 8013cec:	2b02      	cmp	r3, #2
 8013cee:	d003      	beq.n	8013cf8 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8013cf0:	6a3b      	ldr	r3, [r7, #32]
 8013cf2:	68ba      	ldr	r2, [r7, #8]
 8013cf4:	659a      	str	r2, [r3, #88]	; 0x58
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8013cf6:	e015      	b.n	8013d24 <xTaskGenericNotify+0xd4>
						xReturn = pdFAIL;
 8013cf8:	2300      	movs	r3, #0
 8013cfa:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8013cfc:	e012      	b.n	8013d24 <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8013cfe:	6a3b      	ldr	r3, [r7, #32]
 8013d00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013d06:	d00c      	beq.n	8013d22 <xTaskGenericNotify+0xd2>
	__asm volatile
 8013d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d0c:	f383 8811 	msr	BASEPRI, r3
 8013d10:	f3bf 8f6f 	isb	sy
 8013d14:	f3bf 8f4f 	dsb	sy
 8013d18:	617b      	str	r3, [r7, #20]
}
 8013d1a:	bf00      	nop
 8013d1c:	e7fe      	b.n	8013d1c <xTaskGenericNotify+0xcc>
					break;
 8013d1e:	bf00      	nop
 8013d20:	e000      	b.n	8013d24 <xTaskGenericNotify+0xd4>

					break;
 8013d22:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8013d24:	7ffb      	ldrb	r3, [r7, #31]
 8013d26:	2b01      	cmp	r3, #1
 8013d28:	d13a      	bne.n	8013da0 <xTaskGenericNotify+0x150>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013d2a:	6a3b      	ldr	r3, [r7, #32]
 8013d2c:	3304      	adds	r3, #4
 8013d2e:	4618      	mov	r0, r3
 8013d30:	f7fd ff68 	bl	8011c04 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8013d34:	6a3b      	ldr	r3, [r7, #32]
 8013d36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013d38:	4b1d      	ldr	r3, [pc, #116]	; (8013db0 <xTaskGenericNotify+0x160>)
 8013d3a:	681b      	ldr	r3, [r3, #0]
 8013d3c:	429a      	cmp	r2, r3
 8013d3e:	d903      	bls.n	8013d48 <xTaskGenericNotify+0xf8>
 8013d40:	6a3b      	ldr	r3, [r7, #32]
 8013d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013d44:	4a1a      	ldr	r2, [pc, #104]	; (8013db0 <xTaskGenericNotify+0x160>)
 8013d46:	6013      	str	r3, [r2, #0]
 8013d48:	6a3b      	ldr	r3, [r7, #32]
 8013d4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013d4c:	4613      	mov	r3, r2
 8013d4e:	009b      	lsls	r3, r3, #2
 8013d50:	4413      	add	r3, r2
 8013d52:	009b      	lsls	r3, r3, #2
 8013d54:	4a17      	ldr	r2, [pc, #92]	; (8013db4 <xTaskGenericNotify+0x164>)
 8013d56:	441a      	add	r2, r3
 8013d58:	6a3b      	ldr	r3, [r7, #32]
 8013d5a:	3304      	adds	r3, #4
 8013d5c:	4619      	mov	r1, r3
 8013d5e:	4610      	mov	r0, r2
 8013d60:	f7fd fef3 	bl	8011b4a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8013d64:	6a3b      	ldr	r3, [r7, #32]
 8013d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013d68:	2b00      	cmp	r3, #0
 8013d6a:	d00a      	beq.n	8013d82 <xTaskGenericNotify+0x132>
	__asm volatile
 8013d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d70:	f383 8811 	msr	BASEPRI, r3
 8013d74:	f3bf 8f6f 	isb	sy
 8013d78:	f3bf 8f4f 	dsb	sy
 8013d7c:	613b      	str	r3, [r7, #16]
}
 8013d7e:	bf00      	nop
 8013d80:	e7fe      	b.n	8013d80 <xTaskGenericNotify+0x130>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013d82:	6a3b      	ldr	r3, [r7, #32]
 8013d84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013d86:	4b0c      	ldr	r3, [pc, #48]	; (8013db8 <xTaskGenericNotify+0x168>)
 8013d88:	681b      	ldr	r3, [r3, #0]
 8013d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013d8c:	429a      	cmp	r2, r3
 8013d8e:	d907      	bls.n	8013da0 <xTaskGenericNotify+0x150>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8013d90:	4b0a      	ldr	r3, [pc, #40]	; (8013dbc <xTaskGenericNotify+0x16c>)
 8013d92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013d96:	601a      	str	r2, [r3, #0]
 8013d98:	f3bf 8f4f 	dsb	sy
 8013d9c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8013da0:	f000 fe68 	bl	8014a74 <vPortExitCritical>

		return xReturn;
 8013da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8013da6:	4618      	mov	r0, r3
 8013da8:	3728      	adds	r7, #40	; 0x28
 8013daa:	46bd      	mov	sp, r7
 8013dac:	bd80      	pop	{r7, pc}
 8013dae:	bf00      	nop
 8013db0:	24001f74 	.word	0x24001f74
 8013db4:	24001a9c 	.word	0x24001a9c
 8013db8:	24001a98 	.word	0x24001a98
 8013dbc:	e000ed04 	.word	0xe000ed04

08013dc0 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8013dc0:	b580      	push	{r7, lr}
 8013dc2:	b08e      	sub	sp, #56	; 0x38
 8013dc4:	af00      	add	r7, sp, #0
 8013dc6:	60f8      	str	r0, [r7, #12]
 8013dc8:	60b9      	str	r1, [r7, #8]
 8013dca:	603b      	str	r3, [r7, #0]
 8013dcc:	4613      	mov	r3, r2
 8013dce:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8013dd0:	2301      	movs	r3, #1
 8013dd2:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8013dd4:	68fb      	ldr	r3, [r7, #12]
 8013dd6:	2b00      	cmp	r3, #0
 8013dd8:	d10a      	bne.n	8013df0 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 8013dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013dde:	f383 8811 	msr	BASEPRI, r3
 8013de2:	f3bf 8f6f 	isb	sy
 8013de6:	f3bf 8f4f 	dsb	sy
 8013dea:	627b      	str	r3, [r7, #36]	; 0x24
}
 8013dec:	bf00      	nop
 8013dee:	e7fe      	b.n	8013dee <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013df0:	f000 fef2 	bl	8014bd8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8013df4:	68fb      	ldr	r3, [r7, #12]
 8013df6:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8013df8:	f3ef 8211 	mrs	r2, BASEPRI
 8013dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e00:	f383 8811 	msr	BASEPRI, r3
 8013e04:	f3bf 8f6f 	isb	sy
 8013e08:	f3bf 8f4f 	dsb	sy
 8013e0c:	623a      	str	r2, [r7, #32]
 8013e0e:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8013e10:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013e12:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8013e14:	683b      	ldr	r3, [r7, #0]
 8013e16:	2b00      	cmp	r3, #0
 8013e18:	d003      	beq.n	8013e22 <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8013e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e1c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013e1e:	683b      	ldr	r3, [r7, #0]
 8013e20:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8013e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e24:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8013e28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8013e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e2e:	2202      	movs	r2, #2
 8013e30:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

			switch( eAction )
 8013e34:	79fb      	ldrb	r3, [r7, #7]
 8013e36:	2b04      	cmp	r3, #4
 8013e38:	d828      	bhi.n	8013e8c <xTaskGenericNotifyFromISR+0xcc>
 8013e3a:	a201      	add	r2, pc, #4	; (adr r2, 8013e40 <xTaskGenericNotifyFromISR+0x80>)
 8013e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013e40:	08013ead 	.word	0x08013ead
 8013e44:	08013e55 	.word	0x08013e55
 8013e48:	08013e63 	.word	0x08013e63
 8013e4c:	08013e6f 	.word	0x08013e6f
 8013e50:	08013e77 	.word	0x08013e77
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8013e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e56:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013e58:	68bb      	ldr	r3, [r7, #8]
 8013e5a:	431a      	orrs	r2, r3
 8013e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e5e:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 8013e60:	e027      	b.n	8013eb2 <xTaskGenericNotifyFromISR+0xf2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8013e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013e66:	1c5a      	adds	r2, r3, #1
 8013e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e6a:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 8013e6c:	e021      	b.n	8013eb2 <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8013e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e70:	68ba      	ldr	r2, [r7, #8]
 8013e72:	659a      	str	r2, [r3, #88]	; 0x58
					break;
 8013e74:	e01d      	b.n	8013eb2 <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8013e76:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8013e7a:	2b02      	cmp	r3, #2
 8013e7c:	d003      	beq.n	8013e86 <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8013e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e80:	68ba      	ldr	r2, [r7, #8]
 8013e82:	659a      	str	r2, [r3, #88]	; 0x58
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8013e84:	e015      	b.n	8013eb2 <xTaskGenericNotifyFromISR+0xf2>
						xReturn = pdFAIL;
 8013e86:	2300      	movs	r3, #0
 8013e88:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8013e8a:	e012      	b.n	8013eb2 <xTaskGenericNotifyFromISR+0xf2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8013e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013e94:	d00c      	beq.n	8013eb0 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 8013e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e9a:	f383 8811 	msr	BASEPRI, r3
 8013e9e:	f3bf 8f6f 	isb	sy
 8013ea2:	f3bf 8f4f 	dsb	sy
 8013ea6:	61bb      	str	r3, [r7, #24]
}
 8013ea8:	bf00      	nop
 8013eaa:	e7fe      	b.n	8013eaa <xTaskGenericNotifyFromISR+0xea>
					break;
 8013eac:	bf00      	nop
 8013eae:	e000      	b.n	8013eb2 <xTaskGenericNotifyFromISR+0xf2>
					break;
 8013eb0:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8013eb2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8013eb6:	2b01      	cmp	r3, #1
 8013eb8:	d146      	bne.n	8013f48 <xTaskGenericNotifyFromISR+0x188>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8013eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013ebe:	2b00      	cmp	r3, #0
 8013ec0:	d00a      	beq.n	8013ed8 <xTaskGenericNotifyFromISR+0x118>
	__asm volatile
 8013ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ec6:	f383 8811 	msr	BASEPRI, r3
 8013eca:	f3bf 8f6f 	isb	sy
 8013ece:	f3bf 8f4f 	dsb	sy
 8013ed2:	617b      	str	r3, [r7, #20]
}
 8013ed4:	bf00      	nop
 8013ed6:	e7fe      	b.n	8013ed6 <xTaskGenericNotifyFromISR+0x116>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013ed8:	4b21      	ldr	r3, [pc, #132]	; (8013f60 <xTaskGenericNotifyFromISR+0x1a0>)
 8013eda:	681b      	ldr	r3, [r3, #0]
 8013edc:	2b00      	cmp	r3, #0
 8013ede:	d11d      	bne.n	8013f1c <xTaskGenericNotifyFromISR+0x15c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ee2:	3304      	adds	r3, #4
 8013ee4:	4618      	mov	r0, r3
 8013ee6:	f7fd fe8d 	bl	8011c04 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8013eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013eec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013eee:	4b1d      	ldr	r3, [pc, #116]	; (8013f64 <xTaskGenericNotifyFromISR+0x1a4>)
 8013ef0:	681b      	ldr	r3, [r3, #0]
 8013ef2:	429a      	cmp	r2, r3
 8013ef4:	d903      	bls.n	8013efe <xTaskGenericNotifyFromISR+0x13e>
 8013ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013efa:	4a1a      	ldr	r2, [pc, #104]	; (8013f64 <xTaskGenericNotifyFromISR+0x1a4>)
 8013efc:	6013      	str	r3, [r2, #0]
 8013efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013f02:	4613      	mov	r3, r2
 8013f04:	009b      	lsls	r3, r3, #2
 8013f06:	4413      	add	r3, r2
 8013f08:	009b      	lsls	r3, r3, #2
 8013f0a:	4a17      	ldr	r2, [pc, #92]	; (8013f68 <xTaskGenericNotifyFromISR+0x1a8>)
 8013f0c:	441a      	add	r2, r3
 8013f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f10:	3304      	adds	r3, #4
 8013f12:	4619      	mov	r1, r3
 8013f14:	4610      	mov	r0, r2
 8013f16:	f7fd fe18 	bl	8011b4a <vListInsertEnd>
 8013f1a:	e005      	b.n	8013f28 <xTaskGenericNotifyFromISR+0x168>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8013f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f1e:	3318      	adds	r3, #24
 8013f20:	4619      	mov	r1, r3
 8013f22:	4812      	ldr	r0, [pc, #72]	; (8013f6c <xTaskGenericNotifyFromISR+0x1ac>)
 8013f24:	f7fd fe11 	bl	8011b4a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013f2c:	4b10      	ldr	r3, [pc, #64]	; (8013f70 <xTaskGenericNotifyFromISR+0x1b0>)
 8013f2e:	681b      	ldr	r3, [r3, #0]
 8013f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013f32:	429a      	cmp	r2, r3
 8013f34:	d908      	bls.n	8013f48 <xTaskGenericNotifyFromISR+0x188>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8013f36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013f38:	2b00      	cmp	r3, #0
 8013f3a:	d002      	beq.n	8013f42 <xTaskGenericNotifyFromISR+0x182>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8013f3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013f3e:	2201      	movs	r2, #1
 8013f40:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8013f42:	4b0c      	ldr	r3, [pc, #48]	; (8013f74 <xTaskGenericNotifyFromISR+0x1b4>)
 8013f44:	2201      	movs	r2, #1
 8013f46:	601a      	str	r2, [r3, #0]
 8013f48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f4a:	613b      	str	r3, [r7, #16]
	__asm volatile
 8013f4c:	693b      	ldr	r3, [r7, #16]
 8013f4e:	f383 8811 	msr	BASEPRI, r3
}
 8013f52:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8013f54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8013f56:	4618      	mov	r0, r3
 8013f58:	3738      	adds	r7, #56	; 0x38
 8013f5a:	46bd      	mov	sp, r7
 8013f5c:	bd80      	pop	{r7, pc}
 8013f5e:	bf00      	nop
 8013f60:	24001f94 	.word	0x24001f94
 8013f64:	24001f74 	.word	0x24001f74
 8013f68:	24001a9c 	.word	0x24001a9c
 8013f6c:	24001f2c 	.word	0x24001f2c
 8013f70:	24001a98 	.word	0x24001a98
 8013f74:	24001f80 	.word	0x24001f80

08013f78 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8013f78:	b580      	push	{r7, lr}
 8013f7a:	b084      	sub	sp, #16
 8013f7c:	af00      	add	r7, sp, #0
 8013f7e:	6078      	str	r0, [r7, #4]
 8013f80:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8013f82:	4b21      	ldr	r3, [pc, #132]	; (8014008 <prvAddCurrentTaskToDelayedList+0x90>)
 8013f84:	681b      	ldr	r3, [r3, #0]
 8013f86:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013f88:	4b20      	ldr	r3, [pc, #128]	; (801400c <prvAddCurrentTaskToDelayedList+0x94>)
 8013f8a:	681b      	ldr	r3, [r3, #0]
 8013f8c:	3304      	adds	r3, #4
 8013f8e:	4618      	mov	r0, r3
 8013f90:	f7fd fe38 	bl	8011c04 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8013f94:	687b      	ldr	r3, [r7, #4]
 8013f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013f9a:	d10a      	bne.n	8013fb2 <prvAddCurrentTaskToDelayedList+0x3a>
 8013f9c:	683b      	ldr	r3, [r7, #0]
 8013f9e:	2b00      	cmp	r3, #0
 8013fa0:	d007      	beq.n	8013fb2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013fa2:	4b1a      	ldr	r3, [pc, #104]	; (801400c <prvAddCurrentTaskToDelayedList+0x94>)
 8013fa4:	681b      	ldr	r3, [r3, #0]
 8013fa6:	3304      	adds	r3, #4
 8013fa8:	4619      	mov	r1, r3
 8013faa:	4819      	ldr	r0, [pc, #100]	; (8014010 <prvAddCurrentTaskToDelayedList+0x98>)
 8013fac:	f7fd fdcd 	bl	8011b4a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8013fb0:	e026      	b.n	8014000 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8013fb2:	68fa      	ldr	r2, [r7, #12]
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	4413      	add	r3, r2
 8013fb8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013fba:	4b14      	ldr	r3, [pc, #80]	; (801400c <prvAddCurrentTaskToDelayedList+0x94>)
 8013fbc:	681b      	ldr	r3, [r3, #0]
 8013fbe:	68ba      	ldr	r2, [r7, #8]
 8013fc0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8013fc2:	68ba      	ldr	r2, [r7, #8]
 8013fc4:	68fb      	ldr	r3, [r7, #12]
 8013fc6:	429a      	cmp	r2, r3
 8013fc8:	d209      	bcs.n	8013fde <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013fca:	4b12      	ldr	r3, [pc, #72]	; (8014014 <prvAddCurrentTaskToDelayedList+0x9c>)
 8013fcc:	681a      	ldr	r2, [r3, #0]
 8013fce:	4b0f      	ldr	r3, [pc, #60]	; (801400c <prvAddCurrentTaskToDelayedList+0x94>)
 8013fd0:	681b      	ldr	r3, [r3, #0]
 8013fd2:	3304      	adds	r3, #4
 8013fd4:	4619      	mov	r1, r3
 8013fd6:	4610      	mov	r0, r2
 8013fd8:	f7fd fddb 	bl	8011b92 <vListInsert>
}
 8013fdc:	e010      	b.n	8014000 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013fde:	4b0e      	ldr	r3, [pc, #56]	; (8014018 <prvAddCurrentTaskToDelayedList+0xa0>)
 8013fe0:	681a      	ldr	r2, [r3, #0]
 8013fe2:	4b0a      	ldr	r3, [pc, #40]	; (801400c <prvAddCurrentTaskToDelayedList+0x94>)
 8013fe4:	681b      	ldr	r3, [r3, #0]
 8013fe6:	3304      	adds	r3, #4
 8013fe8:	4619      	mov	r1, r3
 8013fea:	4610      	mov	r0, r2
 8013fec:	f7fd fdd1 	bl	8011b92 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013ff0:	4b0a      	ldr	r3, [pc, #40]	; (801401c <prvAddCurrentTaskToDelayedList+0xa4>)
 8013ff2:	681b      	ldr	r3, [r3, #0]
 8013ff4:	68ba      	ldr	r2, [r7, #8]
 8013ff6:	429a      	cmp	r2, r3
 8013ff8:	d202      	bcs.n	8014000 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8013ffa:	4a08      	ldr	r2, [pc, #32]	; (801401c <prvAddCurrentTaskToDelayedList+0xa4>)
 8013ffc:	68bb      	ldr	r3, [r7, #8]
 8013ffe:	6013      	str	r3, [r2, #0]
}
 8014000:	bf00      	nop
 8014002:	3710      	adds	r7, #16
 8014004:	46bd      	mov	sp, r7
 8014006:	bd80      	pop	{r7, pc}
 8014008:	24001f70 	.word	0x24001f70
 801400c:	24001a98 	.word	0x24001a98
 8014010:	24001f58 	.word	0x24001f58
 8014014:	24001f28 	.word	0x24001f28
 8014018:	24001f24 	.word	0x24001f24
 801401c:	24001f8c 	.word	0x24001f8c

08014020 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8014020:	b580      	push	{r7, lr}
 8014022:	b08a      	sub	sp, #40	; 0x28
 8014024:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8014026:	2300      	movs	r3, #0
 8014028:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801402a:	f000 fb63 	bl	80146f4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801402e:	4b1c      	ldr	r3, [pc, #112]	; (80140a0 <xTimerCreateTimerTask+0x80>)
 8014030:	681b      	ldr	r3, [r3, #0]
 8014032:	2b00      	cmp	r3, #0
 8014034:	d021      	beq.n	801407a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8014036:	2300      	movs	r3, #0
 8014038:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801403a:	2300      	movs	r3, #0
 801403c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801403e:	1d3a      	adds	r2, r7, #4
 8014040:	f107 0108 	add.w	r1, r7, #8
 8014044:	f107 030c 	add.w	r3, r7, #12
 8014048:	4618      	mov	r0, r3
 801404a:	f7fd fb27 	bl	801169c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801404e:	6879      	ldr	r1, [r7, #4]
 8014050:	68bb      	ldr	r3, [r7, #8]
 8014052:	68fa      	ldr	r2, [r7, #12]
 8014054:	9202      	str	r2, [sp, #8]
 8014056:	9301      	str	r3, [sp, #4]
 8014058:	2302      	movs	r3, #2
 801405a:	9300      	str	r3, [sp, #0]
 801405c:	2300      	movs	r3, #0
 801405e:	460a      	mov	r2, r1
 8014060:	4910      	ldr	r1, [pc, #64]	; (80140a4 <xTimerCreateTimerTask+0x84>)
 8014062:	4811      	ldr	r0, [pc, #68]	; (80140a8 <xTimerCreateTimerTask+0x88>)
 8014064:	f7fe fd1e 	bl	8012aa4 <xTaskCreateStatic>
 8014068:	4603      	mov	r3, r0
 801406a:	4a10      	ldr	r2, [pc, #64]	; (80140ac <xTimerCreateTimerTask+0x8c>)
 801406c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801406e:	4b0f      	ldr	r3, [pc, #60]	; (80140ac <xTimerCreateTimerTask+0x8c>)
 8014070:	681b      	ldr	r3, [r3, #0]
 8014072:	2b00      	cmp	r3, #0
 8014074:	d001      	beq.n	801407a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8014076:	2301      	movs	r3, #1
 8014078:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801407a:	697b      	ldr	r3, [r7, #20]
 801407c:	2b00      	cmp	r3, #0
 801407e:	d10a      	bne.n	8014096 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8014080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014084:	f383 8811 	msr	BASEPRI, r3
 8014088:	f3bf 8f6f 	isb	sy
 801408c:	f3bf 8f4f 	dsb	sy
 8014090:	613b      	str	r3, [r7, #16]
}
 8014092:	bf00      	nop
 8014094:	e7fe      	b.n	8014094 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8014096:	697b      	ldr	r3, [r7, #20]
}
 8014098:	4618      	mov	r0, r3
 801409a:	3718      	adds	r7, #24
 801409c:	46bd      	mov	sp, r7
 801409e:	bd80      	pop	{r7, pc}
 80140a0:	24001fd0 	.word	0x24001fd0
 80140a4:	0801539c 	.word	0x0801539c
 80140a8:	0801429d 	.word	0x0801429d
 80140ac:	24001fd4 	.word	0x24001fd4

080140b0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80140b0:	b580      	push	{r7, lr}
 80140b2:	b088      	sub	sp, #32
 80140b4:	af02      	add	r7, sp, #8
 80140b6:	60f8      	str	r0, [r7, #12]
 80140b8:	60b9      	str	r1, [r7, #8]
 80140ba:	607a      	str	r2, [r7, #4]
 80140bc:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80140be:	202c      	movs	r0, #44	; 0x2c
 80140c0:	f000 fdca 	bl	8014c58 <pvPortMalloc>
 80140c4:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 80140c6:	697b      	ldr	r3, [r7, #20]
 80140c8:	2b00      	cmp	r3, #0
 80140ca:	d00d      	beq.n	80140e8 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 80140cc:	697b      	ldr	r3, [r7, #20]
 80140ce:	2200      	movs	r2, #0
 80140d0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80140d4:	697b      	ldr	r3, [r7, #20]
 80140d6:	9301      	str	r3, [sp, #4]
 80140d8:	6a3b      	ldr	r3, [r7, #32]
 80140da:	9300      	str	r3, [sp, #0]
 80140dc:	683b      	ldr	r3, [r7, #0]
 80140de:	687a      	ldr	r2, [r7, #4]
 80140e0:	68b9      	ldr	r1, [r7, #8]
 80140e2:	68f8      	ldr	r0, [r7, #12]
 80140e4:	f000 f805 	bl	80140f2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80140e8:	697b      	ldr	r3, [r7, #20]
	}
 80140ea:	4618      	mov	r0, r3
 80140ec:	3718      	adds	r7, #24
 80140ee:	46bd      	mov	sp, r7
 80140f0:	bd80      	pop	{r7, pc}

080140f2 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 80140f2:	b580      	push	{r7, lr}
 80140f4:	b086      	sub	sp, #24
 80140f6:	af00      	add	r7, sp, #0
 80140f8:	60f8      	str	r0, [r7, #12]
 80140fa:	60b9      	str	r1, [r7, #8]
 80140fc:	607a      	str	r2, [r7, #4]
 80140fe:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8014100:	68bb      	ldr	r3, [r7, #8]
 8014102:	2b00      	cmp	r3, #0
 8014104:	d10a      	bne.n	801411c <prvInitialiseNewTimer+0x2a>
	__asm volatile
 8014106:	f04f 0350 	mov.w	r3, #80	; 0x50
 801410a:	f383 8811 	msr	BASEPRI, r3
 801410e:	f3bf 8f6f 	isb	sy
 8014112:	f3bf 8f4f 	dsb	sy
 8014116:	617b      	str	r3, [r7, #20]
}
 8014118:	bf00      	nop
 801411a:	e7fe      	b.n	801411a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 801411c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801411e:	2b00      	cmp	r3, #0
 8014120:	d01e      	beq.n	8014160 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8014122:	f000 fae7 	bl	80146f4 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8014126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014128:	68fa      	ldr	r2, [r7, #12]
 801412a:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 801412c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801412e:	68ba      	ldr	r2, [r7, #8]
 8014130:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8014132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014134:	683a      	ldr	r2, [r7, #0]
 8014136:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8014138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801413a:	6a3a      	ldr	r2, [r7, #32]
 801413c:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 801413e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014140:	3304      	adds	r3, #4
 8014142:	4618      	mov	r0, r3
 8014144:	f7fd fcf4 	bl	8011b30 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8014148:	687b      	ldr	r3, [r7, #4]
 801414a:	2b00      	cmp	r3, #0
 801414c:	d008      	beq.n	8014160 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 801414e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014150:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014154:	f043 0304 	orr.w	r3, r3, #4
 8014158:	b2da      	uxtb	r2, r3
 801415a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801415c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8014160:	bf00      	nop
 8014162:	3718      	adds	r7, #24
 8014164:	46bd      	mov	sp, r7
 8014166:	bd80      	pop	{r7, pc}

08014168 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8014168:	b580      	push	{r7, lr}
 801416a:	b08a      	sub	sp, #40	; 0x28
 801416c:	af00      	add	r7, sp, #0
 801416e:	60f8      	str	r0, [r7, #12]
 8014170:	60b9      	str	r1, [r7, #8]
 8014172:	607a      	str	r2, [r7, #4]
 8014174:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8014176:	2300      	movs	r3, #0
 8014178:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801417a:	68fb      	ldr	r3, [r7, #12]
 801417c:	2b00      	cmp	r3, #0
 801417e:	d10a      	bne.n	8014196 <xTimerGenericCommand+0x2e>
	__asm volatile
 8014180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014184:	f383 8811 	msr	BASEPRI, r3
 8014188:	f3bf 8f6f 	isb	sy
 801418c:	f3bf 8f4f 	dsb	sy
 8014190:	623b      	str	r3, [r7, #32]
}
 8014192:	bf00      	nop
 8014194:	e7fe      	b.n	8014194 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8014196:	4b1a      	ldr	r3, [pc, #104]	; (8014200 <xTimerGenericCommand+0x98>)
 8014198:	681b      	ldr	r3, [r3, #0]
 801419a:	2b00      	cmp	r3, #0
 801419c:	d02a      	beq.n	80141f4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 801419e:	68bb      	ldr	r3, [r7, #8]
 80141a0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80141a2:	687b      	ldr	r3, [r7, #4]
 80141a4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80141a6:	68fb      	ldr	r3, [r7, #12]
 80141a8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80141aa:	68bb      	ldr	r3, [r7, #8]
 80141ac:	2b05      	cmp	r3, #5
 80141ae:	dc18      	bgt.n	80141e2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80141b0:	f7ff fb52 	bl	8013858 <xTaskGetSchedulerState>
 80141b4:	4603      	mov	r3, r0
 80141b6:	2b02      	cmp	r3, #2
 80141b8:	d109      	bne.n	80141ce <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80141ba:	4b11      	ldr	r3, [pc, #68]	; (8014200 <xTimerGenericCommand+0x98>)
 80141bc:	6818      	ldr	r0, [r3, #0]
 80141be:	f107 0110 	add.w	r1, r7, #16
 80141c2:	2300      	movs	r3, #0
 80141c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80141c6:	f7fd feb7 	bl	8011f38 <xQueueGenericSend>
 80141ca:	6278      	str	r0, [r7, #36]	; 0x24
 80141cc:	e012      	b.n	80141f4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80141ce:	4b0c      	ldr	r3, [pc, #48]	; (8014200 <xTimerGenericCommand+0x98>)
 80141d0:	6818      	ldr	r0, [r3, #0]
 80141d2:	f107 0110 	add.w	r1, r7, #16
 80141d6:	2300      	movs	r3, #0
 80141d8:	2200      	movs	r2, #0
 80141da:	f7fd fead 	bl	8011f38 <xQueueGenericSend>
 80141de:	6278      	str	r0, [r7, #36]	; 0x24
 80141e0:	e008      	b.n	80141f4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80141e2:	4b07      	ldr	r3, [pc, #28]	; (8014200 <xTimerGenericCommand+0x98>)
 80141e4:	6818      	ldr	r0, [r3, #0]
 80141e6:	f107 0110 	add.w	r1, r7, #16
 80141ea:	2300      	movs	r3, #0
 80141ec:	683a      	ldr	r2, [r7, #0]
 80141ee:	f7fd ffa1 	bl	8012134 <xQueueGenericSendFromISR>
 80141f2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80141f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80141f6:	4618      	mov	r0, r3
 80141f8:	3728      	adds	r7, #40	; 0x28
 80141fa:	46bd      	mov	sp, r7
 80141fc:	bd80      	pop	{r7, pc}
 80141fe:	bf00      	nop
 8014200:	24001fd0 	.word	0x24001fd0

08014204 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8014204:	b580      	push	{r7, lr}
 8014206:	b088      	sub	sp, #32
 8014208:	af02      	add	r7, sp, #8
 801420a:	6078      	str	r0, [r7, #4]
 801420c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801420e:	4b22      	ldr	r3, [pc, #136]	; (8014298 <prvProcessExpiredTimer+0x94>)
 8014210:	681b      	ldr	r3, [r3, #0]
 8014212:	68db      	ldr	r3, [r3, #12]
 8014214:	68db      	ldr	r3, [r3, #12]
 8014216:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8014218:	697b      	ldr	r3, [r7, #20]
 801421a:	3304      	adds	r3, #4
 801421c:	4618      	mov	r0, r3
 801421e:	f7fd fcf1 	bl	8011c04 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8014222:	697b      	ldr	r3, [r7, #20]
 8014224:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014228:	f003 0304 	and.w	r3, r3, #4
 801422c:	2b00      	cmp	r3, #0
 801422e:	d022      	beq.n	8014276 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8014230:	697b      	ldr	r3, [r7, #20]
 8014232:	699a      	ldr	r2, [r3, #24]
 8014234:	687b      	ldr	r3, [r7, #4]
 8014236:	18d1      	adds	r1, r2, r3
 8014238:	687b      	ldr	r3, [r7, #4]
 801423a:	683a      	ldr	r2, [r7, #0]
 801423c:	6978      	ldr	r0, [r7, #20]
 801423e:	f000 f8d1 	bl	80143e4 <prvInsertTimerInActiveList>
 8014242:	4603      	mov	r3, r0
 8014244:	2b00      	cmp	r3, #0
 8014246:	d01f      	beq.n	8014288 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8014248:	2300      	movs	r3, #0
 801424a:	9300      	str	r3, [sp, #0]
 801424c:	2300      	movs	r3, #0
 801424e:	687a      	ldr	r2, [r7, #4]
 8014250:	2100      	movs	r1, #0
 8014252:	6978      	ldr	r0, [r7, #20]
 8014254:	f7ff ff88 	bl	8014168 <xTimerGenericCommand>
 8014258:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801425a:	693b      	ldr	r3, [r7, #16]
 801425c:	2b00      	cmp	r3, #0
 801425e:	d113      	bne.n	8014288 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8014260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014264:	f383 8811 	msr	BASEPRI, r3
 8014268:	f3bf 8f6f 	isb	sy
 801426c:	f3bf 8f4f 	dsb	sy
 8014270:	60fb      	str	r3, [r7, #12]
}
 8014272:	bf00      	nop
 8014274:	e7fe      	b.n	8014274 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014276:	697b      	ldr	r3, [r7, #20]
 8014278:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801427c:	f023 0301 	bic.w	r3, r3, #1
 8014280:	b2da      	uxtb	r2, r3
 8014282:	697b      	ldr	r3, [r7, #20]
 8014284:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014288:	697b      	ldr	r3, [r7, #20]
 801428a:	6a1b      	ldr	r3, [r3, #32]
 801428c:	6978      	ldr	r0, [r7, #20]
 801428e:	4798      	blx	r3
}
 8014290:	bf00      	nop
 8014292:	3718      	adds	r7, #24
 8014294:	46bd      	mov	sp, r7
 8014296:	bd80      	pop	{r7, pc}
 8014298:	24001fc8 	.word	0x24001fc8

0801429c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 801429c:	b580      	push	{r7, lr}
 801429e:	b084      	sub	sp, #16
 80142a0:	af00      	add	r7, sp, #0
 80142a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80142a4:	f107 0308 	add.w	r3, r7, #8
 80142a8:	4618      	mov	r0, r3
 80142aa:	f000 f857 	bl	801435c <prvGetNextExpireTime>
 80142ae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80142b0:	68bb      	ldr	r3, [r7, #8]
 80142b2:	4619      	mov	r1, r3
 80142b4:	68f8      	ldr	r0, [r7, #12]
 80142b6:	f000 f803 	bl	80142c0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80142ba:	f000 f8d5 	bl	8014468 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80142be:	e7f1      	b.n	80142a4 <prvTimerTask+0x8>

080142c0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80142c0:	b580      	push	{r7, lr}
 80142c2:	b084      	sub	sp, #16
 80142c4:	af00      	add	r7, sp, #0
 80142c6:	6078      	str	r0, [r7, #4]
 80142c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80142ca:	f7fe fe2b 	bl	8012f24 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80142ce:	f107 0308 	add.w	r3, r7, #8
 80142d2:	4618      	mov	r0, r3
 80142d4:	f000 f866 	bl	80143a4 <prvSampleTimeNow>
 80142d8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80142da:	68bb      	ldr	r3, [r7, #8]
 80142dc:	2b00      	cmp	r3, #0
 80142de:	d130      	bne.n	8014342 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80142e0:	683b      	ldr	r3, [r7, #0]
 80142e2:	2b00      	cmp	r3, #0
 80142e4:	d10a      	bne.n	80142fc <prvProcessTimerOrBlockTask+0x3c>
 80142e6:	687a      	ldr	r2, [r7, #4]
 80142e8:	68fb      	ldr	r3, [r7, #12]
 80142ea:	429a      	cmp	r2, r3
 80142ec:	d806      	bhi.n	80142fc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80142ee:	f7fe fe27 	bl	8012f40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80142f2:	68f9      	ldr	r1, [r7, #12]
 80142f4:	6878      	ldr	r0, [r7, #4]
 80142f6:	f7ff ff85 	bl	8014204 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80142fa:	e024      	b.n	8014346 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80142fc:	683b      	ldr	r3, [r7, #0]
 80142fe:	2b00      	cmp	r3, #0
 8014300:	d008      	beq.n	8014314 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8014302:	4b13      	ldr	r3, [pc, #76]	; (8014350 <prvProcessTimerOrBlockTask+0x90>)
 8014304:	681b      	ldr	r3, [r3, #0]
 8014306:	681b      	ldr	r3, [r3, #0]
 8014308:	2b00      	cmp	r3, #0
 801430a:	d101      	bne.n	8014310 <prvProcessTimerOrBlockTask+0x50>
 801430c:	2301      	movs	r3, #1
 801430e:	e000      	b.n	8014312 <prvProcessTimerOrBlockTask+0x52>
 8014310:	2300      	movs	r3, #0
 8014312:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8014314:	4b0f      	ldr	r3, [pc, #60]	; (8014354 <prvProcessTimerOrBlockTask+0x94>)
 8014316:	6818      	ldr	r0, [r3, #0]
 8014318:	687a      	ldr	r2, [r7, #4]
 801431a:	68fb      	ldr	r3, [r7, #12]
 801431c:	1ad3      	subs	r3, r2, r3
 801431e:	683a      	ldr	r2, [r7, #0]
 8014320:	4619      	mov	r1, r3
 8014322:	f7fe fb8b 	bl	8012a3c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8014326:	f7fe fe0b 	bl	8012f40 <xTaskResumeAll>
 801432a:	4603      	mov	r3, r0
 801432c:	2b00      	cmp	r3, #0
 801432e:	d10a      	bne.n	8014346 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8014330:	4b09      	ldr	r3, [pc, #36]	; (8014358 <prvProcessTimerOrBlockTask+0x98>)
 8014332:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014336:	601a      	str	r2, [r3, #0]
 8014338:	f3bf 8f4f 	dsb	sy
 801433c:	f3bf 8f6f 	isb	sy
}
 8014340:	e001      	b.n	8014346 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8014342:	f7fe fdfd 	bl	8012f40 <xTaskResumeAll>
}
 8014346:	bf00      	nop
 8014348:	3710      	adds	r7, #16
 801434a:	46bd      	mov	sp, r7
 801434c:	bd80      	pop	{r7, pc}
 801434e:	bf00      	nop
 8014350:	24001fcc 	.word	0x24001fcc
 8014354:	24001fd0 	.word	0x24001fd0
 8014358:	e000ed04 	.word	0xe000ed04

0801435c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 801435c:	b480      	push	{r7}
 801435e:	b085      	sub	sp, #20
 8014360:	af00      	add	r7, sp, #0
 8014362:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8014364:	4b0e      	ldr	r3, [pc, #56]	; (80143a0 <prvGetNextExpireTime+0x44>)
 8014366:	681b      	ldr	r3, [r3, #0]
 8014368:	681b      	ldr	r3, [r3, #0]
 801436a:	2b00      	cmp	r3, #0
 801436c:	d101      	bne.n	8014372 <prvGetNextExpireTime+0x16>
 801436e:	2201      	movs	r2, #1
 8014370:	e000      	b.n	8014374 <prvGetNextExpireTime+0x18>
 8014372:	2200      	movs	r2, #0
 8014374:	687b      	ldr	r3, [r7, #4]
 8014376:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	681b      	ldr	r3, [r3, #0]
 801437c:	2b00      	cmp	r3, #0
 801437e:	d105      	bne.n	801438c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8014380:	4b07      	ldr	r3, [pc, #28]	; (80143a0 <prvGetNextExpireTime+0x44>)
 8014382:	681b      	ldr	r3, [r3, #0]
 8014384:	68db      	ldr	r3, [r3, #12]
 8014386:	681b      	ldr	r3, [r3, #0]
 8014388:	60fb      	str	r3, [r7, #12]
 801438a:	e001      	b.n	8014390 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 801438c:	2300      	movs	r3, #0
 801438e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8014390:	68fb      	ldr	r3, [r7, #12]
}
 8014392:	4618      	mov	r0, r3
 8014394:	3714      	adds	r7, #20
 8014396:	46bd      	mov	sp, r7
 8014398:	f85d 7b04 	ldr.w	r7, [sp], #4
 801439c:	4770      	bx	lr
 801439e:	bf00      	nop
 80143a0:	24001fc8 	.word	0x24001fc8

080143a4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80143a4:	b580      	push	{r7, lr}
 80143a6:	b084      	sub	sp, #16
 80143a8:	af00      	add	r7, sp, #0
 80143aa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80143ac:	f7fe fe66 	bl	801307c <xTaskGetTickCount>
 80143b0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80143b2:	4b0b      	ldr	r3, [pc, #44]	; (80143e0 <prvSampleTimeNow+0x3c>)
 80143b4:	681b      	ldr	r3, [r3, #0]
 80143b6:	68fa      	ldr	r2, [r7, #12]
 80143b8:	429a      	cmp	r2, r3
 80143ba:	d205      	bcs.n	80143c8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80143bc:	f000 f936 	bl	801462c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80143c0:	687b      	ldr	r3, [r7, #4]
 80143c2:	2201      	movs	r2, #1
 80143c4:	601a      	str	r2, [r3, #0]
 80143c6:	e002      	b.n	80143ce <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80143c8:	687b      	ldr	r3, [r7, #4]
 80143ca:	2200      	movs	r2, #0
 80143cc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80143ce:	4a04      	ldr	r2, [pc, #16]	; (80143e0 <prvSampleTimeNow+0x3c>)
 80143d0:	68fb      	ldr	r3, [r7, #12]
 80143d2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80143d4:	68fb      	ldr	r3, [r7, #12]
}
 80143d6:	4618      	mov	r0, r3
 80143d8:	3710      	adds	r7, #16
 80143da:	46bd      	mov	sp, r7
 80143dc:	bd80      	pop	{r7, pc}
 80143de:	bf00      	nop
 80143e0:	24001fd8 	.word	0x24001fd8

080143e4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80143e4:	b580      	push	{r7, lr}
 80143e6:	b086      	sub	sp, #24
 80143e8:	af00      	add	r7, sp, #0
 80143ea:	60f8      	str	r0, [r7, #12]
 80143ec:	60b9      	str	r1, [r7, #8]
 80143ee:	607a      	str	r2, [r7, #4]
 80143f0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80143f2:	2300      	movs	r3, #0
 80143f4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80143f6:	68fb      	ldr	r3, [r7, #12]
 80143f8:	68ba      	ldr	r2, [r7, #8]
 80143fa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80143fc:	68fb      	ldr	r3, [r7, #12]
 80143fe:	68fa      	ldr	r2, [r7, #12]
 8014400:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8014402:	68ba      	ldr	r2, [r7, #8]
 8014404:	687b      	ldr	r3, [r7, #4]
 8014406:	429a      	cmp	r2, r3
 8014408:	d812      	bhi.n	8014430 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801440a:	687a      	ldr	r2, [r7, #4]
 801440c:	683b      	ldr	r3, [r7, #0]
 801440e:	1ad2      	subs	r2, r2, r3
 8014410:	68fb      	ldr	r3, [r7, #12]
 8014412:	699b      	ldr	r3, [r3, #24]
 8014414:	429a      	cmp	r2, r3
 8014416:	d302      	bcc.n	801441e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8014418:	2301      	movs	r3, #1
 801441a:	617b      	str	r3, [r7, #20]
 801441c:	e01b      	b.n	8014456 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801441e:	4b10      	ldr	r3, [pc, #64]	; (8014460 <prvInsertTimerInActiveList+0x7c>)
 8014420:	681a      	ldr	r2, [r3, #0]
 8014422:	68fb      	ldr	r3, [r7, #12]
 8014424:	3304      	adds	r3, #4
 8014426:	4619      	mov	r1, r3
 8014428:	4610      	mov	r0, r2
 801442a:	f7fd fbb2 	bl	8011b92 <vListInsert>
 801442e:	e012      	b.n	8014456 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8014430:	687a      	ldr	r2, [r7, #4]
 8014432:	683b      	ldr	r3, [r7, #0]
 8014434:	429a      	cmp	r2, r3
 8014436:	d206      	bcs.n	8014446 <prvInsertTimerInActiveList+0x62>
 8014438:	68ba      	ldr	r2, [r7, #8]
 801443a:	683b      	ldr	r3, [r7, #0]
 801443c:	429a      	cmp	r2, r3
 801443e:	d302      	bcc.n	8014446 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8014440:	2301      	movs	r3, #1
 8014442:	617b      	str	r3, [r7, #20]
 8014444:	e007      	b.n	8014456 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8014446:	4b07      	ldr	r3, [pc, #28]	; (8014464 <prvInsertTimerInActiveList+0x80>)
 8014448:	681a      	ldr	r2, [r3, #0]
 801444a:	68fb      	ldr	r3, [r7, #12]
 801444c:	3304      	adds	r3, #4
 801444e:	4619      	mov	r1, r3
 8014450:	4610      	mov	r0, r2
 8014452:	f7fd fb9e 	bl	8011b92 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8014456:	697b      	ldr	r3, [r7, #20]
}
 8014458:	4618      	mov	r0, r3
 801445a:	3718      	adds	r7, #24
 801445c:	46bd      	mov	sp, r7
 801445e:	bd80      	pop	{r7, pc}
 8014460:	24001fcc 	.word	0x24001fcc
 8014464:	24001fc8 	.word	0x24001fc8

08014468 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8014468:	b580      	push	{r7, lr}
 801446a:	b08e      	sub	sp, #56	; 0x38
 801446c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801446e:	e0ca      	b.n	8014606 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8014470:	687b      	ldr	r3, [r7, #4]
 8014472:	2b00      	cmp	r3, #0
 8014474:	da18      	bge.n	80144a8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8014476:	1d3b      	adds	r3, r7, #4
 8014478:	3304      	adds	r3, #4
 801447a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 801447c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801447e:	2b00      	cmp	r3, #0
 8014480:	d10a      	bne.n	8014498 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8014482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014486:	f383 8811 	msr	BASEPRI, r3
 801448a:	f3bf 8f6f 	isb	sy
 801448e:	f3bf 8f4f 	dsb	sy
 8014492:	61fb      	str	r3, [r7, #28]
}
 8014494:	bf00      	nop
 8014496:	e7fe      	b.n	8014496 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8014498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801449a:	681b      	ldr	r3, [r3, #0]
 801449c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801449e:	6850      	ldr	r0, [r2, #4]
 80144a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80144a2:	6892      	ldr	r2, [r2, #8]
 80144a4:	4611      	mov	r1, r2
 80144a6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80144a8:	687b      	ldr	r3, [r7, #4]
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	f2c0 80ab 	blt.w	8014606 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80144b0:	68fb      	ldr	r3, [r7, #12]
 80144b2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80144b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144b6:	695b      	ldr	r3, [r3, #20]
 80144b8:	2b00      	cmp	r3, #0
 80144ba:	d004      	beq.n	80144c6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80144bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144be:	3304      	adds	r3, #4
 80144c0:	4618      	mov	r0, r3
 80144c2:	f7fd fb9f 	bl	8011c04 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80144c6:	463b      	mov	r3, r7
 80144c8:	4618      	mov	r0, r3
 80144ca:	f7ff ff6b 	bl	80143a4 <prvSampleTimeNow>
 80144ce:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80144d0:	687b      	ldr	r3, [r7, #4]
 80144d2:	2b09      	cmp	r3, #9
 80144d4:	f200 8096 	bhi.w	8014604 <prvProcessReceivedCommands+0x19c>
 80144d8:	a201      	add	r2, pc, #4	; (adr r2, 80144e0 <prvProcessReceivedCommands+0x78>)
 80144da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80144de:	bf00      	nop
 80144e0:	08014509 	.word	0x08014509
 80144e4:	08014509 	.word	0x08014509
 80144e8:	08014509 	.word	0x08014509
 80144ec:	0801457d 	.word	0x0801457d
 80144f0:	08014591 	.word	0x08014591
 80144f4:	080145db 	.word	0x080145db
 80144f8:	08014509 	.word	0x08014509
 80144fc:	08014509 	.word	0x08014509
 8014500:	0801457d 	.word	0x0801457d
 8014504:	08014591 	.word	0x08014591
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801450a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801450e:	f043 0301 	orr.w	r3, r3, #1
 8014512:	b2da      	uxtb	r2, r3
 8014514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014516:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801451a:	68ba      	ldr	r2, [r7, #8]
 801451c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801451e:	699b      	ldr	r3, [r3, #24]
 8014520:	18d1      	adds	r1, r2, r3
 8014522:	68bb      	ldr	r3, [r7, #8]
 8014524:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014526:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014528:	f7ff ff5c 	bl	80143e4 <prvInsertTimerInActiveList>
 801452c:	4603      	mov	r3, r0
 801452e:	2b00      	cmp	r3, #0
 8014530:	d069      	beq.n	8014606 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014534:	6a1b      	ldr	r3, [r3, #32]
 8014536:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014538:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801453a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801453c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014540:	f003 0304 	and.w	r3, r3, #4
 8014544:	2b00      	cmp	r3, #0
 8014546:	d05e      	beq.n	8014606 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8014548:	68ba      	ldr	r2, [r7, #8]
 801454a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801454c:	699b      	ldr	r3, [r3, #24]
 801454e:	441a      	add	r2, r3
 8014550:	2300      	movs	r3, #0
 8014552:	9300      	str	r3, [sp, #0]
 8014554:	2300      	movs	r3, #0
 8014556:	2100      	movs	r1, #0
 8014558:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801455a:	f7ff fe05 	bl	8014168 <xTimerGenericCommand>
 801455e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8014560:	6a3b      	ldr	r3, [r7, #32]
 8014562:	2b00      	cmp	r3, #0
 8014564:	d14f      	bne.n	8014606 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8014566:	f04f 0350 	mov.w	r3, #80	; 0x50
 801456a:	f383 8811 	msr	BASEPRI, r3
 801456e:	f3bf 8f6f 	isb	sy
 8014572:	f3bf 8f4f 	dsb	sy
 8014576:	61bb      	str	r3, [r7, #24]
}
 8014578:	bf00      	nop
 801457a:	e7fe      	b.n	801457a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801457c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801457e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014582:	f023 0301 	bic.w	r3, r3, #1
 8014586:	b2da      	uxtb	r2, r3
 8014588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801458a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 801458e:	e03a      	b.n	8014606 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014592:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014596:	f043 0301 	orr.w	r3, r3, #1
 801459a:	b2da      	uxtb	r2, r3
 801459c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801459e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80145a2:	68ba      	ldr	r2, [r7, #8]
 80145a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80145a6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80145a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80145aa:	699b      	ldr	r3, [r3, #24]
 80145ac:	2b00      	cmp	r3, #0
 80145ae:	d10a      	bne.n	80145c6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80145b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80145b4:	f383 8811 	msr	BASEPRI, r3
 80145b8:	f3bf 8f6f 	isb	sy
 80145bc:	f3bf 8f4f 	dsb	sy
 80145c0:	617b      	str	r3, [r7, #20]
}
 80145c2:	bf00      	nop
 80145c4:	e7fe      	b.n	80145c4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80145c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80145c8:	699a      	ldr	r2, [r3, #24]
 80145ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80145cc:	18d1      	adds	r1, r2, r3
 80145ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80145d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80145d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80145d4:	f7ff ff06 	bl	80143e4 <prvInsertTimerInActiveList>
					break;
 80145d8:	e015      	b.n	8014606 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80145da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80145dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80145e0:	f003 0302 	and.w	r3, r3, #2
 80145e4:	2b00      	cmp	r3, #0
 80145e6:	d103      	bne.n	80145f0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80145e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80145ea:	f000 fc01 	bl	8014df0 <vPortFree>
 80145ee:	e00a      	b.n	8014606 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80145f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80145f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80145f6:	f023 0301 	bic.w	r3, r3, #1
 80145fa:	b2da      	uxtb	r2, r3
 80145fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80145fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8014602:	e000      	b.n	8014606 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8014604:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8014606:	4b08      	ldr	r3, [pc, #32]	; (8014628 <prvProcessReceivedCommands+0x1c0>)
 8014608:	681b      	ldr	r3, [r3, #0]
 801460a:	1d39      	adds	r1, r7, #4
 801460c:	2200      	movs	r2, #0
 801460e:	4618      	mov	r0, r3
 8014610:	f7fd feb8 	bl	8012384 <xQueueReceive>
 8014614:	4603      	mov	r3, r0
 8014616:	2b00      	cmp	r3, #0
 8014618:	f47f af2a 	bne.w	8014470 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 801461c:	bf00      	nop
 801461e:	bf00      	nop
 8014620:	3730      	adds	r7, #48	; 0x30
 8014622:	46bd      	mov	sp, r7
 8014624:	bd80      	pop	{r7, pc}
 8014626:	bf00      	nop
 8014628:	24001fd0 	.word	0x24001fd0

0801462c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 801462c:	b580      	push	{r7, lr}
 801462e:	b088      	sub	sp, #32
 8014630:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8014632:	e048      	b.n	80146c6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8014634:	4b2d      	ldr	r3, [pc, #180]	; (80146ec <prvSwitchTimerLists+0xc0>)
 8014636:	681b      	ldr	r3, [r3, #0]
 8014638:	68db      	ldr	r3, [r3, #12]
 801463a:	681b      	ldr	r3, [r3, #0]
 801463c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801463e:	4b2b      	ldr	r3, [pc, #172]	; (80146ec <prvSwitchTimerLists+0xc0>)
 8014640:	681b      	ldr	r3, [r3, #0]
 8014642:	68db      	ldr	r3, [r3, #12]
 8014644:	68db      	ldr	r3, [r3, #12]
 8014646:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8014648:	68fb      	ldr	r3, [r7, #12]
 801464a:	3304      	adds	r3, #4
 801464c:	4618      	mov	r0, r3
 801464e:	f7fd fad9 	bl	8011c04 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014652:	68fb      	ldr	r3, [r7, #12]
 8014654:	6a1b      	ldr	r3, [r3, #32]
 8014656:	68f8      	ldr	r0, [r7, #12]
 8014658:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801465a:	68fb      	ldr	r3, [r7, #12]
 801465c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014660:	f003 0304 	and.w	r3, r3, #4
 8014664:	2b00      	cmp	r3, #0
 8014666:	d02e      	beq.n	80146c6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8014668:	68fb      	ldr	r3, [r7, #12]
 801466a:	699b      	ldr	r3, [r3, #24]
 801466c:	693a      	ldr	r2, [r7, #16]
 801466e:	4413      	add	r3, r2
 8014670:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8014672:	68ba      	ldr	r2, [r7, #8]
 8014674:	693b      	ldr	r3, [r7, #16]
 8014676:	429a      	cmp	r2, r3
 8014678:	d90e      	bls.n	8014698 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801467a:	68fb      	ldr	r3, [r7, #12]
 801467c:	68ba      	ldr	r2, [r7, #8]
 801467e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8014680:	68fb      	ldr	r3, [r7, #12]
 8014682:	68fa      	ldr	r2, [r7, #12]
 8014684:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8014686:	4b19      	ldr	r3, [pc, #100]	; (80146ec <prvSwitchTimerLists+0xc0>)
 8014688:	681a      	ldr	r2, [r3, #0]
 801468a:	68fb      	ldr	r3, [r7, #12]
 801468c:	3304      	adds	r3, #4
 801468e:	4619      	mov	r1, r3
 8014690:	4610      	mov	r0, r2
 8014692:	f7fd fa7e 	bl	8011b92 <vListInsert>
 8014696:	e016      	b.n	80146c6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8014698:	2300      	movs	r3, #0
 801469a:	9300      	str	r3, [sp, #0]
 801469c:	2300      	movs	r3, #0
 801469e:	693a      	ldr	r2, [r7, #16]
 80146a0:	2100      	movs	r1, #0
 80146a2:	68f8      	ldr	r0, [r7, #12]
 80146a4:	f7ff fd60 	bl	8014168 <xTimerGenericCommand>
 80146a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80146aa:	687b      	ldr	r3, [r7, #4]
 80146ac:	2b00      	cmp	r3, #0
 80146ae:	d10a      	bne.n	80146c6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80146b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80146b4:	f383 8811 	msr	BASEPRI, r3
 80146b8:	f3bf 8f6f 	isb	sy
 80146bc:	f3bf 8f4f 	dsb	sy
 80146c0:	603b      	str	r3, [r7, #0]
}
 80146c2:	bf00      	nop
 80146c4:	e7fe      	b.n	80146c4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80146c6:	4b09      	ldr	r3, [pc, #36]	; (80146ec <prvSwitchTimerLists+0xc0>)
 80146c8:	681b      	ldr	r3, [r3, #0]
 80146ca:	681b      	ldr	r3, [r3, #0]
 80146cc:	2b00      	cmp	r3, #0
 80146ce:	d1b1      	bne.n	8014634 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80146d0:	4b06      	ldr	r3, [pc, #24]	; (80146ec <prvSwitchTimerLists+0xc0>)
 80146d2:	681b      	ldr	r3, [r3, #0]
 80146d4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80146d6:	4b06      	ldr	r3, [pc, #24]	; (80146f0 <prvSwitchTimerLists+0xc4>)
 80146d8:	681b      	ldr	r3, [r3, #0]
 80146da:	4a04      	ldr	r2, [pc, #16]	; (80146ec <prvSwitchTimerLists+0xc0>)
 80146dc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80146de:	4a04      	ldr	r2, [pc, #16]	; (80146f0 <prvSwitchTimerLists+0xc4>)
 80146e0:	697b      	ldr	r3, [r7, #20]
 80146e2:	6013      	str	r3, [r2, #0]
}
 80146e4:	bf00      	nop
 80146e6:	3718      	adds	r7, #24
 80146e8:	46bd      	mov	sp, r7
 80146ea:	bd80      	pop	{r7, pc}
 80146ec:	24001fc8 	.word	0x24001fc8
 80146f0:	24001fcc 	.word	0x24001fcc

080146f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80146f4:	b580      	push	{r7, lr}
 80146f6:	b082      	sub	sp, #8
 80146f8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80146fa:	f000 f98b 	bl	8014a14 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80146fe:	4b15      	ldr	r3, [pc, #84]	; (8014754 <prvCheckForValidListAndQueue+0x60>)
 8014700:	681b      	ldr	r3, [r3, #0]
 8014702:	2b00      	cmp	r3, #0
 8014704:	d120      	bne.n	8014748 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8014706:	4814      	ldr	r0, [pc, #80]	; (8014758 <prvCheckForValidListAndQueue+0x64>)
 8014708:	f7fd f9f2 	bl	8011af0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 801470c:	4813      	ldr	r0, [pc, #76]	; (801475c <prvCheckForValidListAndQueue+0x68>)
 801470e:	f7fd f9ef 	bl	8011af0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8014712:	4b13      	ldr	r3, [pc, #76]	; (8014760 <prvCheckForValidListAndQueue+0x6c>)
 8014714:	4a10      	ldr	r2, [pc, #64]	; (8014758 <prvCheckForValidListAndQueue+0x64>)
 8014716:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8014718:	4b12      	ldr	r3, [pc, #72]	; (8014764 <prvCheckForValidListAndQueue+0x70>)
 801471a:	4a10      	ldr	r2, [pc, #64]	; (801475c <prvCheckForValidListAndQueue+0x68>)
 801471c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801471e:	2300      	movs	r3, #0
 8014720:	9300      	str	r3, [sp, #0]
 8014722:	4b11      	ldr	r3, [pc, #68]	; (8014768 <prvCheckForValidListAndQueue+0x74>)
 8014724:	4a11      	ldr	r2, [pc, #68]	; (801476c <prvCheckForValidListAndQueue+0x78>)
 8014726:	2110      	movs	r1, #16
 8014728:	200a      	movs	r0, #10
 801472a:	f7fd fafd 	bl	8011d28 <xQueueGenericCreateStatic>
 801472e:	4603      	mov	r3, r0
 8014730:	4a08      	ldr	r2, [pc, #32]	; (8014754 <prvCheckForValidListAndQueue+0x60>)
 8014732:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8014734:	4b07      	ldr	r3, [pc, #28]	; (8014754 <prvCheckForValidListAndQueue+0x60>)
 8014736:	681b      	ldr	r3, [r3, #0]
 8014738:	2b00      	cmp	r3, #0
 801473a:	d005      	beq.n	8014748 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 801473c:	4b05      	ldr	r3, [pc, #20]	; (8014754 <prvCheckForValidListAndQueue+0x60>)
 801473e:	681b      	ldr	r3, [r3, #0]
 8014740:	490b      	ldr	r1, [pc, #44]	; (8014770 <prvCheckForValidListAndQueue+0x7c>)
 8014742:	4618      	mov	r0, r3
 8014744:	f7fe f950 	bl	80129e8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8014748:	f000 f994 	bl	8014a74 <vPortExitCritical>
}
 801474c:	bf00      	nop
 801474e:	46bd      	mov	sp, r7
 8014750:	bd80      	pop	{r7, pc}
 8014752:	bf00      	nop
 8014754:	24001fd0 	.word	0x24001fd0
 8014758:	24001fa0 	.word	0x24001fa0
 801475c:	24001fb4 	.word	0x24001fb4
 8014760:	24001fc8 	.word	0x24001fc8
 8014764:	24001fcc 	.word	0x24001fcc
 8014768:	2400207c 	.word	0x2400207c
 801476c:	24001fdc 	.word	0x24001fdc
 8014770:	080153a4 	.word	0x080153a4

08014774 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8014774:	b580      	push	{r7, lr}
 8014776:	b08a      	sub	sp, #40	; 0x28
 8014778:	af00      	add	r7, sp, #0
 801477a:	60f8      	str	r0, [r7, #12]
 801477c:	60b9      	str	r1, [r7, #8]
 801477e:	607a      	str	r2, [r7, #4]
 8014780:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8014782:	f06f 0301 	mvn.w	r3, #1
 8014786:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8014788:	68fb      	ldr	r3, [r7, #12]
 801478a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 801478c:	68bb      	ldr	r3, [r7, #8]
 801478e:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8014790:	687b      	ldr	r3, [r7, #4]
 8014792:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8014794:	4b06      	ldr	r3, [pc, #24]	; (80147b0 <xTimerPendFunctionCallFromISR+0x3c>)
 8014796:	6818      	ldr	r0, [r3, #0]
 8014798:	f107 0114 	add.w	r1, r7, #20
 801479c:	2300      	movs	r3, #0
 801479e:	683a      	ldr	r2, [r7, #0]
 80147a0:	f7fd fcc8 	bl	8012134 <xQueueGenericSendFromISR>
 80147a4:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 80147a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80147a8:	4618      	mov	r0, r3
 80147aa:	3728      	adds	r7, #40	; 0x28
 80147ac:	46bd      	mov	sp, r7
 80147ae:	bd80      	pop	{r7, pc}
 80147b0:	24001fd0 	.word	0x24001fd0

080147b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80147b4:	b480      	push	{r7}
 80147b6:	b085      	sub	sp, #20
 80147b8:	af00      	add	r7, sp, #0
 80147ba:	60f8      	str	r0, [r7, #12]
 80147bc:	60b9      	str	r1, [r7, #8]
 80147be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80147c0:	68fb      	ldr	r3, [r7, #12]
 80147c2:	3b04      	subs	r3, #4
 80147c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80147c6:	68fb      	ldr	r3, [r7, #12]
 80147c8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80147cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80147ce:	68fb      	ldr	r3, [r7, #12]
 80147d0:	3b04      	subs	r3, #4
 80147d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80147d4:	68bb      	ldr	r3, [r7, #8]
 80147d6:	f023 0201 	bic.w	r2, r3, #1
 80147da:	68fb      	ldr	r3, [r7, #12]
 80147dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80147de:	68fb      	ldr	r3, [r7, #12]
 80147e0:	3b04      	subs	r3, #4
 80147e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80147e4:	4a0c      	ldr	r2, [pc, #48]	; (8014818 <pxPortInitialiseStack+0x64>)
 80147e6:	68fb      	ldr	r3, [r7, #12]
 80147e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80147ea:	68fb      	ldr	r3, [r7, #12]
 80147ec:	3b14      	subs	r3, #20
 80147ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80147f0:	687a      	ldr	r2, [r7, #4]
 80147f2:	68fb      	ldr	r3, [r7, #12]
 80147f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80147f6:	68fb      	ldr	r3, [r7, #12]
 80147f8:	3b04      	subs	r3, #4
 80147fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80147fc:	68fb      	ldr	r3, [r7, #12]
 80147fe:	f06f 0202 	mvn.w	r2, #2
 8014802:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8014804:	68fb      	ldr	r3, [r7, #12]
 8014806:	3b20      	subs	r3, #32
 8014808:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801480a:	68fb      	ldr	r3, [r7, #12]
}
 801480c:	4618      	mov	r0, r3
 801480e:	3714      	adds	r7, #20
 8014810:	46bd      	mov	sp, r7
 8014812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014816:	4770      	bx	lr
 8014818:	0801481d 	.word	0x0801481d

0801481c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801481c:	b480      	push	{r7}
 801481e:	b085      	sub	sp, #20
 8014820:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8014822:	2300      	movs	r3, #0
 8014824:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8014826:	4b12      	ldr	r3, [pc, #72]	; (8014870 <prvTaskExitError+0x54>)
 8014828:	681b      	ldr	r3, [r3, #0]
 801482a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801482e:	d00a      	beq.n	8014846 <prvTaskExitError+0x2a>
	__asm volatile
 8014830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014834:	f383 8811 	msr	BASEPRI, r3
 8014838:	f3bf 8f6f 	isb	sy
 801483c:	f3bf 8f4f 	dsb	sy
 8014840:	60fb      	str	r3, [r7, #12]
}
 8014842:	bf00      	nop
 8014844:	e7fe      	b.n	8014844 <prvTaskExitError+0x28>
	__asm volatile
 8014846:	f04f 0350 	mov.w	r3, #80	; 0x50
 801484a:	f383 8811 	msr	BASEPRI, r3
 801484e:	f3bf 8f6f 	isb	sy
 8014852:	f3bf 8f4f 	dsb	sy
 8014856:	60bb      	str	r3, [r7, #8]
}
 8014858:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801485a:	bf00      	nop
 801485c:	687b      	ldr	r3, [r7, #4]
 801485e:	2b00      	cmp	r3, #0
 8014860:	d0fc      	beq.n	801485c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8014862:	bf00      	nop
 8014864:	bf00      	nop
 8014866:	3714      	adds	r7, #20
 8014868:	46bd      	mov	sp, r7
 801486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801486e:	4770      	bx	lr
 8014870:	24000838 	.word	0x24000838
	...

08014880 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8014880:	4b07      	ldr	r3, [pc, #28]	; (80148a0 <pxCurrentTCBConst2>)
 8014882:	6819      	ldr	r1, [r3, #0]
 8014884:	6808      	ldr	r0, [r1, #0]
 8014886:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801488a:	f380 8809 	msr	PSP, r0
 801488e:	f3bf 8f6f 	isb	sy
 8014892:	f04f 0000 	mov.w	r0, #0
 8014896:	f380 8811 	msr	BASEPRI, r0
 801489a:	4770      	bx	lr
 801489c:	f3af 8000 	nop.w

080148a0 <pxCurrentTCBConst2>:
 80148a0:	24001a98 	.word	0x24001a98
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80148a4:	bf00      	nop
 80148a6:	bf00      	nop

080148a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80148a8:	4808      	ldr	r0, [pc, #32]	; (80148cc <prvPortStartFirstTask+0x24>)
 80148aa:	6800      	ldr	r0, [r0, #0]
 80148ac:	6800      	ldr	r0, [r0, #0]
 80148ae:	f380 8808 	msr	MSP, r0
 80148b2:	f04f 0000 	mov.w	r0, #0
 80148b6:	f380 8814 	msr	CONTROL, r0
 80148ba:	b662      	cpsie	i
 80148bc:	b661      	cpsie	f
 80148be:	f3bf 8f4f 	dsb	sy
 80148c2:	f3bf 8f6f 	isb	sy
 80148c6:	df00      	svc	0
 80148c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80148ca:	bf00      	nop
 80148cc:	e000ed08 	.word	0xe000ed08

080148d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80148d0:	b580      	push	{r7, lr}
 80148d2:	b086      	sub	sp, #24
 80148d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80148d6:	4b46      	ldr	r3, [pc, #280]	; (80149f0 <xPortStartScheduler+0x120>)
 80148d8:	681b      	ldr	r3, [r3, #0]
 80148da:	4a46      	ldr	r2, [pc, #280]	; (80149f4 <xPortStartScheduler+0x124>)
 80148dc:	4293      	cmp	r3, r2
 80148de:	d10a      	bne.n	80148f6 <xPortStartScheduler+0x26>
	__asm volatile
 80148e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80148e4:	f383 8811 	msr	BASEPRI, r3
 80148e8:	f3bf 8f6f 	isb	sy
 80148ec:	f3bf 8f4f 	dsb	sy
 80148f0:	613b      	str	r3, [r7, #16]
}
 80148f2:	bf00      	nop
 80148f4:	e7fe      	b.n	80148f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80148f6:	4b3e      	ldr	r3, [pc, #248]	; (80149f0 <xPortStartScheduler+0x120>)
 80148f8:	681b      	ldr	r3, [r3, #0]
 80148fa:	4a3f      	ldr	r2, [pc, #252]	; (80149f8 <xPortStartScheduler+0x128>)
 80148fc:	4293      	cmp	r3, r2
 80148fe:	d10a      	bne.n	8014916 <xPortStartScheduler+0x46>
	__asm volatile
 8014900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014904:	f383 8811 	msr	BASEPRI, r3
 8014908:	f3bf 8f6f 	isb	sy
 801490c:	f3bf 8f4f 	dsb	sy
 8014910:	60fb      	str	r3, [r7, #12]
}
 8014912:	bf00      	nop
 8014914:	e7fe      	b.n	8014914 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8014916:	4b39      	ldr	r3, [pc, #228]	; (80149fc <xPortStartScheduler+0x12c>)
 8014918:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801491a:	697b      	ldr	r3, [r7, #20]
 801491c:	781b      	ldrb	r3, [r3, #0]
 801491e:	b2db      	uxtb	r3, r3
 8014920:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014922:	697b      	ldr	r3, [r7, #20]
 8014924:	22ff      	movs	r2, #255	; 0xff
 8014926:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014928:	697b      	ldr	r3, [r7, #20]
 801492a:	781b      	ldrb	r3, [r3, #0]
 801492c:	b2db      	uxtb	r3, r3
 801492e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014930:	78fb      	ldrb	r3, [r7, #3]
 8014932:	b2db      	uxtb	r3, r3
 8014934:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8014938:	b2da      	uxtb	r2, r3
 801493a:	4b31      	ldr	r3, [pc, #196]	; (8014a00 <xPortStartScheduler+0x130>)
 801493c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801493e:	4b31      	ldr	r3, [pc, #196]	; (8014a04 <xPortStartScheduler+0x134>)
 8014940:	2207      	movs	r2, #7
 8014942:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014944:	e009      	b.n	801495a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8014946:	4b2f      	ldr	r3, [pc, #188]	; (8014a04 <xPortStartScheduler+0x134>)
 8014948:	681b      	ldr	r3, [r3, #0]
 801494a:	3b01      	subs	r3, #1
 801494c:	4a2d      	ldr	r2, [pc, #180]	; (8014a04 <xPortStartScheduler+0x134>)
 801494e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8014950:	78fb      	ldrb	r3, [r7, #3]
 8014952:	b2db      	uxtb	r3, r3
 8014954:	005b      	lsls	r3, r3, #1
 8014956:	b2db      	uxtb	r3, r3
 8014958:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801495a:	78fb      	ldrb	r3, [r7, #3]
 801495c:	b2db      	uxtb	r3, r3
 801495e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014962:	2b80      	cmp	r3, #128	; 0x80
 8014964:	d0ef      	beq.n	8014946 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8014966:	4b27      	ldr	r3, [pc, #156]	; (8014a04 <xPortStartScheduler+0x134>)
 8014968:	681b      	ldr	r3, [r3, #0]
 801496a:	f1c3 0307 	rsb	r3, r3, #7
 801496e:	2b04      	cmp	r3, #4
 8014970:	d00a      	beq.n	8014988 <xPortStartScheduler+0xb8>
	__asm volatile
 8014972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014976:	f383 8811 	msr	BASEPRI, r3
 801497a:	f3bf 8f6f 	isb	sy
 801497e:	f3bf 8f4f 	dsb	sy
 8014982:	60bb      	str	r3, [r7, #8]
}
 8014984:	bf00      	nop
 8014986:	e7fe      	b.n	8014986 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8014988:	4b1e      	ldr	r3, [pc, #120]	; (8014a04 <xPortStartScheduler+0x134>)
 801498a:	681b      	ldr	r3, [r3, #0]
 801498c:	021b      	lsls	r3, r3, #8
 801498e:	4a1d      	ldr	r2, [pc, #116]	; (8014a04 <xPortStartScheduler+0x134>)
 8014990:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8014992:	4b1c      	ldr	r3, [pc, #112]	; (8014a04 <xPortStartScheduler+0x134>)
 8014994:	681b      	ldr	r3, [r3, #0]
 8014996:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801499a:	4a1a      	ldr	r2, [pc, #104]	; (8014a04 <xPortStartScheduler+0x134>)
 801499c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801499e:	687b      	ldr	r3, [r7, #4]
 80149a0:	b2da      	uxtb	r2, r3
 80149a2:	697b      	ldr	r3, [r7, #20]
 80149a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80149a6:	4b18      	ldr	r3, [pc, #96]	; (8014a08 <xPortStartScheduler+0x138>)
 80149a8:	681b      	ldr	r3, [r3, #0]
 80149aa:	4a17      	ldr	r2, [pc, #92]	; (8014a08 <xPortStartScheduler+0x138>)
 80149ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80149b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80149b2:	4b15      	ldr	r3, [pc, #84]	; (8014a08 <xPortStartScheduler+0x138>)
 80149b4:	681b      	ldr	r3, [r3, #0]
 80149b6:	4a14      	ldr	r2, [pc, #80]	; (8014a08 <xPortStartScheduler+0x138>)
 80149b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80149bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80149be:	f000 f8dd 	bl	8014b7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80149c2:	4b12      	ldr	r3, [pc, #72]	; (8014a0c <xPortStartScheduler+0x13c>)
 80149c4:	2200      	movs	r2, #0
 80149c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80149c8:	f000 f8fc 	bl	8014bc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80149cc:	4b10      	ldr	r3, [pc, #64]	; (8014a10 <xPortStartScheduler+0x140>)
 80149ce:	681b      	ldr	r3, [r3, #0]
 80149d0:	4a0f      	ldr	r2, [pc, #60]	; (8014a10 <xPortStartScheduler+0x140>)
 80149d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80149d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80149d8:	f7ff ff66 	bl	80148a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80149dc:	f7fe fc18 	bl	8013210 <vTaskSwitchContext>
	prvTaskExitError();
 80149e0:	f7ff ff1c 	bl	801481c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80149e4:	2300      	movs	r3, #0
}
 80149e6:	4618      	mov	r0, r3
 80149e8:	3718      	adds	r7, #24
 80149ea:	46bd      	mov	sp, r7
 80149ec:	bd80      	pop	{r7, pc}
 80149ee:	bf00      	nop
 80149f0:	e000ed00 	.word	0xe000ed00
 80149f4:	410fc271 	.word	0x410fc271
 80149f8:	410fc270 	.word	0x410fc270
 80149fc:	e000e400 	.word	0xe000e400
 8014a00:	240020cc 	.word	0x240020cc
 8014a04:	240020d0 	.word	0x240020d0
 8014a08:	e000ed20 	.word	0xe000ed20
 8014a0c:	24000838 	.word	0x24000838
 8014a10:	e000ef34 	.word	0xe000ef34

08014a14 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8014a14:	b480      	push	{r7}
 8014a16:	b083      	sub	sp, #12
 8014a18:	af00      	add	r7, sp, #0
	__asm volatile
 8014a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a1e:	f383 8811 	msr	BASEPRI, r3
 8014a22:	f3bf 8f6f 	isb	sy
 8014a26:	f3bf 8f4f 	dsb	sy
 8014a2a:	607b      	str	r3, [r7, #4]
}
 8014a2c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8014a2e:	4b0f      	ldr	r3, [pc, #60]	; (8014a6c <vPortEnterCritical+0x58>)
 8014a30:	681b      	ldr	r3, [r3, #0]
 8014a32:	3301      	adds	r3, #1
 8014a34:	4a0d      	ldr	r2, [pc, #52]	; (8014a6c <vPortEnterCritical+0x58>)
 8014a36:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8014a38:	4b0c      	ldr	r3, [pc, #48]	; (8014a6c <vPortEnterCritical+0x58>)
 8014a3a:	681b      	ldr	r3, [r3, #0]
 8014a3c:	2b01      	cmp	r3, #1
 8014a3e:	d10f      	bne.n	8014a60 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8014a40:	4b0b      	ldr	r3, [pc, #44]	; (8014a70 <vPortEnterCritical+0x5c>)
 8014a42:	681b      	ldr	r3, [r3, #0]
 8014a44:	b2db      	uxtb	r3, r3
 8014a46:	2b00      	cmp	r3, #0
 8014a48:	d00a      	beq.n	8014a60 <vPortEnterCritical+0x4c>
	__asm volatile
 8014a4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a4e:	f383 8811 	msr	BASEPRI, r3
 8014a52:	f3bf 8f6f 	isb	sy
 8014a56:	f3bf 8f4f 	dsb	sy
 8014a5a:	603b      	str	r3, [r7, #0]
}
 8014a5c:	bf00      	nop
 8014a5e:	e7fe      	b.n	8014a5e <vPortEnterCritical+0x4a>
	}
}
 8014a60:	bf00      	nop
 8014a62:	370c      	adds	r7, #12
 8014a64:	46bd      	mov	sp, r7
 8014a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a6a:	4770      	bx	lr
 8014a6c:	24000838 	.word	0x24000838
 8014a70:	e000ed04 	.word	0xe000ed04

08014a74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8014a74:	b480      	push	{r7}
 8014a76:	b083      	sub	sp, #12
 8014a78:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8014a7a:	4b12      	ldr	r3, [pc, #72]	; (8014ac4 <vPortExitCritical+0x50>)
 8014a7c:	681b      	ldr	r3, [r3, #0]
 8014a7e:	2b00      	cmp	r3, #0
 8014a80:	d10a      	bne.n	8014a98 <vPortExitCritical+0x24>
	__asm volatile
 8014a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a86:	f383 8811 	msr	BASEPRI, r3
 8014a8a:	f3bf 8f6f 	isb	sy
 8014a8e:	f3bf 8f4f 	dsb	sy
 8014a92:	607b      	str	r3, [r7, #4]
}
 8014a94:	bf00      	nop
 8014a96:	e7fe      	b.n	8014a96 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8014a98:	4b0a      	ldr	r3, [pc, #40]	; (8014ac4 <vPortExitCritical+0x50>)
 8014a9a:	681b      	ldr	r3, [r3, #0]
 8014a9c:	3b01      	subs	r3, #1
 8014a9e:	4a09      	ldr	r2, [pc, #36]	; (8014ac4 <vPortExitCritical+0x50>)
 8014aa0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8014aa2:	4b08      	ldr	r3, [pc, #32]	; (8014ac4 <vPortExitCritical+0x50>)
 8014aa4:	681b      	ldr	r3, [r3, #0]
 8014aa6:	2b00      	cmp	r3, #0
 8014aa8:	d105      	bne.n	8014ab6 <vPortExitCritical+0x42>
 8014aaa:	2300      	movs	r3, #0
 8014aac:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014aae:	683b      	ldr	r3, [r7, #0]
 8014ab0:	f383 8811 	msr	BASEPRI, r3
}
 8014ab4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8014ab6:	bf00      	nop
 8014ab8:	370c      	adds	r7, #12
 8014aba:	46bd      	mov	sp, r7
 8014abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ac0:	4770      	bx	lr
 8014ac2:	bf00      	nop
 8014ac4:	24000838 	.word	0x24000838
	...

08014ad0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8014ad0:	f3ef 8009 	mrs	r0, PSP
 8014ad4:	f3bf 8f6f 	isb	sy
 8014ad8:	4b15      	ldr	r3, [pc, #84]	; (8014b30 <pxCurrentTCBConst>)
 8014ada:	681a      	ldr	r2, [r3, #0]
 8014adc:	f01e 0f10 	tst.w	lr, #16
 8014ae0:	bf08      	it	eq
 8014ae2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8014ae6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014aea:	6010      	str	r0, [r2, #0]
 8014aec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014af0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8014af4:	f380 8811 	msr	BASEPRI, r0
 8014af8:	f3bf 8f4f 	dsb	sy
 8014afc:	f3bf 8f6f 	isb	sy
 8014b00:	f7fe fb86 	bl	8013210 <vTaskSwitchContext>
 8014b04:	f04f 0000 	mov.w	r0, #0
 8014b08:	f380 8811 	msr	BASEPRI, r0
 8014b0c:	bc09      	pop	{r0, r3}
 8014b0e:	6819      	ldr	r1, [r3, #0]
 8014b10:	6808      	ldr	r0, [r1, #0]
 8014b12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b16:	f01e 0f10 	tst.w	lr, #16
 8014b1a:	bf08      	it	eq
 8014b1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014b20:	f380 8809 	msr	PSP, r0
 8014b24:	f3bf 8f6f 	isb	sy
 8014b28:	4770      	bx	lr
 8014b2a:	bf00      	nop
 8014b2c:	f3af 8000 	nop.w

08014b30 <pxCurrentTCBConst>:
 8014b30:	24001a98 	.word	0x24001a98
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014b34:	bf00      	nop
 8014b36:	bf00      	nop

08014b38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014b38:	b580      	push	{r7, lr}
 8014b3a:	b082      	sub	sp, #8
 8014b3c:	af00      	add	r7, sp, #0
	__asm volatile
 8014b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b42:	f383 8811 	msr	BASEPRI, r3
 8014b46:	f3bf 8f6f 	isb	sy
 8014b4a:	f3bf 8f4f 	dsb	sy
 8014b4e:	607b      	str	r3, [r7, #4]
}
 8014b50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8014b52:	f7fe faa3 	bl	801309c <xTaskIncrementTick>
 8014b56:	4603      	mov	r3, r0
 8014b58:	2b00      	cmp	r3, #0
 8014b5a:	d003      	beq.n	8014b64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8014b5c:	4b06      	ldr	r3, [pc, #24]	; (8014b78 <xPortSysTickHandler+0x40>)
 8014b5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014b62:	601a      	str	r2, [r3, #0]
 8014b64:	2300      	movs	r3, #0
 8014b66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014b68:	683b      	ldr	r3, [r7, #0]
 8014b6a:	f383 8811 	msr	BASEPRI, r3
}
 8014b6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8014b70:	bf00      	nop
 8014b72:	3708      	adds	r7, #8
 8014b74:	46bd      	mov	sp, r7
 8014b76:	bd80      	pop	{r7, pc}
 8014b78:	e000ed04 	.word	0xe000ed04

08014b7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8014b7c:	b480      	push	{r7}
 8014b7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014b80:	4b0b      	ldr	r3, [pc, #44]	; (8014bb0 <vPortSetupTimerInterrupt+0x34>)
 8014b82:	2200      	movs	r2, #0
 8014b84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8014b86:	4b0b      	ldr	r3, [pc, #44]	; (8014bb4 <vPortSetupTimerInterrupt+0x38>)
 8014b88:	2200      	movs	r2, #0
 8014b8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8014b8c:	4b0a      	ldr	r3, [pc, #40]	; (8014bb8 <vPortSetupTimerInterrupt+0x3c>)
 8014b8e:	681b      	ldr	r3, [r3, #0]
 8014b90:	4a0a      	ldr	r2, [pc, #40]	; (8014bbc <vPortSetupTimerInterrupt+0x40>)
 8014b92:	fba2 2303 	umull	r2, r3, r2, r3
 8014b96:	099b      	lsrs	r3, r3, #6
 8014b98:	4a09      	ldr	r2, [pc, #36]	; (8014bc0 <vPortSetupTimerInterrupt+0x44>)
 8014b9a:	3b01      	subs	r3, #1
 8014b9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8014b9e:	4b04      	ldr	r3, [pc, #16]	; (8014bb0 <vPortSetupTimerInterrupt+0x34>)
 8014ba0:	2207      	movs	r2, #7
 8014ba2:	601a      	str	r2, [r3, #0]
}
 8014ba4:	bf00      	nop
 8014ba6:	46bd      	mov	sp, r7
 8014ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bac:	4770      	bx	lr
 8014bae:	bf00      	nop
 8014bb0:	e000e010 	.word	0xe000e010
 8014bb4:	e000e018 	.word	0xe000e018
 8014bb8:	24000828 	.word	0x24000828
 8014bbc:	10624dd3 	.word	0x10624dd3
 8014bc0:	e000e014 	.word	0xe000e014

08014bc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8014bc4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8014bd4 <vPortEnableVFP+0x10>
 8014bc8:	6801      	ldr	r1, [r0, #0]
 8014bca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8014bce:	6001      	str	r1, [r0, #0]
 8014bd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8014bd2:	bf00      	nop
 8014bd4:	e000ed88 	.word	0xe000ed88

08014bd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8014bd8:	b480      	push	{r7}
 8014bda:	b085      	sub	sp, #20
 8014bdc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8014bde:	f3ef 8305 	mrs	r3, IPSR
 8014be2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8014be4:	68fb      	ldr	r3, [r7, #12]
 8014be6:	2b0f      	cmp	r3, #15
 8014be8:	d914      	bls.n	8014c14 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8014bea:	4a17      	ldr	r2, [pc, #92]	; (8014c48 <vPortValidateInterruptPriority+0x70>)
 8014bec:	68fb      	ldr	r3, [r7, #12]
 8014bee:	4413      	add	r3, r2
 8014bf0:	781b      	ldrb	r3, [r3, #0]
 8014bf2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8014bf4:	4b15      	ldr	r3, [pc, #84]	; (8014c4c <vPortValidateInterruptPriority+0x74>)
 8014bf6:	781b      	ldrb	r3, [r3, #0]
 8014bf8:	7afa      	ldrb	r2, [r7, #11]
 8014bfa:	429a      	cmp	r2, r3
 8014bfc:	d20a      	bcs.n	8014c14 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8014bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c02:	f383 8811 	msr	BASEPRI, r3
 8014c06:	f3bf 8f6f 	isb	sy
 8014c0a:	f3bf 8f4f 	dsb	sy
 8014c0e:	607b      	str	r3, [r7, #4]
}
 8014c10:	bf00      	nop
 8014c12:	e7fe      	b.n	8014c12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8014c14:	4b0e      	ldr	r3, [pc, #56]	; (8014c50 <vPortValidateInterruptPriority+0x78>)
 8014c16:	681b      	ldr	r3, [r3, #0]
 8014c18:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8014c1c:	4b0d      	ldr	r3, [pc, #52]	; (8014c54 <vPortValidateInterruptPriority+0x7c>)
 8014c1e:	681b      	ldr	r3, [r3, #0]
 8014c20:	429a      	cmp	r2, r3
 8014c22:	d90a      	bls.n	8014c3a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8014c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c28:	f383 8811 	msr	BASEPRI, r3
 8014c2c:	f3bf 8f6f 	isb	sy
 8014c30:	f3bf 8f4f 	dsb	sy
 8014c34:	603b      	str	r3, [r7, #0]
}
 8014c36:	bf00      	nop
 8014c38:	e7fe      	b.n	8014c38 <vPortValidateInterruptPriority+0x60>
	}
 8014c3a:	bf00      	nop
 8014c3c:	3714      	adds	r7, #20
 8014c3e:	46bd      	mov	sp, r7
 8014c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c44:	4770      	bx	lr
 8014c46:	bf00      	nop
 8014c48:	e000e3f0 	.word	0xe000e3f0
 8014c4c:	240020cc 	.word	0x240020cc
 8014c50:	e000ed0c 	.word	0xe000ed0c
 8014c54:	240020d0 	.word	0x240020d0

08014c58 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8014c58:	b580      	push	{r7, lr}
 8014c5a:	b08a      	sub	sp, #40	; 0x28
 8014c5c:	af00      	add	r7, sp, #0
 8014c5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8014c60:	2300      	movs	r3, #0
 8014c62:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8014c64:	f7fe f95e 	bl	8012f24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8014c68:	4b5b      	ldr	r3, [pc, #364]	; (8014dd8 <pvPortMalloc+0x180>)
 8014c6a:	681b      	ldr	r3, [r3, #0]
 8014c6c:	2b00      	cmp	r3, #0
 8014c6e:	d101      	bne.n	8014c74 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8014c70:	f000 f920 	bl	8014eb4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8014c74:	4b59      	ldr	r3, [pc, #356]	; (8014ddc <pvPortMalloc+0x184>)
 8014c76:	681a      	ldr	r2, [r3, #0]
 8014c78:	687b      	ldr	r3, [r7, #4]
 8014c7a:	4013      	ands	r3, r2
 8014c7c:	2b00      	cmp	r3, #0
 8014c7e:	f040 8093 	bne.w	8014da8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8014c82:	687b      	ldr	r3, [r7, #4]
 8014c84:	2b00      	cmp	r3, #0
 8014c86:	d01d      	beq.n	8014cc4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8014c88:	2208      	movs	r2, #8
 8014c8a:	687b      	ldr	r3, [r7, #4]
 8014c8c:	4413      	add	r3, r2
 8014c8e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8014c90:	687b      	ldr	r3, [r7, #4]
 8014c92:	f003 0307 	and.w	r3, r3, #7
 8014c96:	2b00      	cmp	r3, #0
 8014c98:	d014      	beq.n	8014cc4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8014c9a:	687b      	ldr	r3, [r7, #4]
 8014c9c:	f023 0307 	bic.w	r3, r3, #7
 8014ca0:	3308      	adds	r3, #8
 8014ca2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014ca4:	687b      	ldr	r3, [r7, #4]
 8014ca6:	f003 0307 	and.w	r3, r3, #7
 8014caa:	2b00      	cmp	r3, #0
 8014cac:	d00a      	beq.n	8014cc4 <pvPortMalloc+0x6c>
	__asm volatile
 8014cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014cb2:	f383 8811 	msr	BASEPRI, r3
 8014cb6:	f3bf 8f6f 	isb	sy
 8014cba:	f3bf 8f4f 	dsb	sy
 8014cbe:	617b      	str	r3, [r7, #20]
}
 8014cc0:	bf00      	nop
 8014cc2:	e7fe      	b.n	8014cc2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8014cc4:	687b      	ldr	r3, [r7, #4]
 8014cc6:	2b00      	cmp	r3, #0
 8014cc8:	d06e      	beq.n	8014da8 <pvPortMalloc+0x150>
 8014cca:	4b45      	ldr	r3, [pc, #276]	; (8014de0 <pvPortMalloc+0x188>)
 8014ccc:	681b      	ldr	r3, [r3, #0]
 8014cce:	687a      	ldr	r2, [r7, #4]
 8014cd0:	429a      	cmp	r2, r3
 8014cd2:	d869      	bhi.n	8014da8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8014cd4:	4b43      	ldr	r3, [pc, #268]	; (8014de4 <pvPortMalloc+0x18c>)
 8014cd6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8014cd8:	4b42      	ldr	r3, [pc, #264]	; (8014de4 <pvPortMalloc+0x18c>)
 8014cda:	681b      	ldr	r3, [r3, #0]
 8014cdc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014cde:	e004      	b.n	8014cea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8014ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ce2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8014ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ce6:	681b      	ldr	r3, [r3, #0]
 8014ce8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014cec:	685b      	ldr	r3, [r3, #4]
 8014cee:	687a      	ldr	r2, [r7, #4]
 8014cf0:	429a      	cmp	r2, r3
 8014cf2:	d903      	bls.n	8014cfc <pvPortMalloc+0xa4>
 8014cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014cf6:	681b      	ldr	r3, [r3, #0]
 8014cf8:	2b00      	cmp	r3, #0
 8014cfa:	d1f1      	bne.n	8014ce0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8014cfc:	4b36      	ldr	r3, [pc, #216]	; (8014dd8 <pvPortMalloc+0x180>)
 8014cfe:	681b      	ldr	r3, [r3, #0]
 8014d00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014d02:	429a      	cmp	r2, r3
 8014d04:	d050      	beq.n	8014da8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8014d06:	6a3b      	ldr	r3, [r7, #32]
 8014d08:	681b      	ldr	r3, [r3, #0]
 8014d0a:	2208      	movs	r2, #8
 8014d0c:	4413      	add	r3, r2
 8014d0e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8014d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d12:	681a      	ldr	r2, [r3, #0]
 8014d14:	6a3b      	ldr	r3, [r7, #32]
 8014d16:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8014d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d1a:	685a      	ldr	r2, [r3, #4]
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	1ad2      	subs	r2, r2, r3
 8014d20:	2308      	movs	r3, #8
 8014d22:	005b      	lsls	r3, r3, #1
 8014d24:	429a      	cmp	r2, r3
 8014d26:	d91f      	bls.n	8014d68 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8014d28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014d2a:	687b      	ldr	r3, [r7, #4]
 8014d2c:	4413      	add	r3, r2
 8014d2e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014d30:	69bb      	ldr	r3, [r7, #24]
 8014d32:	f003 0307 	and.w	r3, r3, #7
 8014d36:	2b00      	cmp	r3, #0
 8014d38:	d00a      	beq.n	8014d50 <pvPortMalloc+0xf8>
	__asm volatile
 8014d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d3e:	f383 8811 	msr	BASEPRI, r3
 8014d42:	f3bf 8f6f 	isb	sy
 8014d46:	f3bf 8f4f 	dsb	sy
 8014d4a:	613b      	str	r3, [r7, #16]
}
 8014d4c:	bf00      	nop
 8014d4e:	e7fe      	b.n	8014d4e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8014d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d52:	685a      	ldr	r2, [r3, #4]
 8014d54:	687b      	ldr	r3, [r7, #4]
 8014d56:	1ad2      	subs	r2, r2, r3
 8014d58:	69bb      	ldr	r3, [r7, #24]
 8014d5a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8014d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d5e:	687a      	ldr	r2, [r7, #4]
 8014d60:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8014d62:	69b8      	ldr	r0, [r7, #24]
 8014d64:	f000 f908 	bl	8014f78 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8014d68:	4b1d      	ldr	r3, [pc, #116]	; (8014de0 <pvPortMalloc+0x188>)
 8014d6a:	681a      	ldr	r2, [r3, #0]
 8014d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d6e:	685b      	ldr	r3, [r3, #4]
 8014d70:	1ad3      	subs	r3, r2, r3
 8014d72:	4a1b      	ldr	r2, [pc, #108]	; (8014de0 <pvPortMalloc+0x188>)
 8014d74:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8014d76:	4b1a      	ldr	r3, [pc, #104]	; (8014de0 <pvPortMalloc+0x188>)
 8014d78:	681a      	ldr	r2, [r3, #0]
 8014d7a:	4b1b      	ldr	r3, [pc, #108]	; (8014de8 <pvPortMalloc+0x190>)
 8014d7c:	681b      	ldr	r3, [r3, #0]
 8014d7e:	429a      	cmp	r2, r3
 8014d80:	d203      	bcs.n	8014d8a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8014d82:	4b17      	ldr	r3, [pc, #92]	; (8014de0 <pvPortMalloc+0x188>)
 8014d84:	681b      	ldr	r3, [r3, #0]
 8014d86:	4a18      	ldr	r2, [pc, #96]	; (8014de8 <pvPortMalloc+0x190>)
 8014d88:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8014d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d8c:	685a      	ldr	r2, [r3, #4]
 8014d8e:	4b13      	ldr	r3, [pc, #76]	; (8014ddc <pvPortMalloc+0x184>)
 8014d90:	681b      	ldr	r3, [r3, #0]
 8014d92:	431a      	orrs	r2, r3
 8014d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d96:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8014d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d9a:	2200      	movs	r2, #0
 8014d9c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8014d9e:	4b13      	ldr	r3, [pc, #76]	; (8014dec <pvPortMalloc+0x194>)
 8014da0:	681b      	ldr	r3, [r3, #0]
 8014da2:	3301      	adds	r3, #1
 8014da4:	4a11      	ldr	r2, [pc, #68]	; (8014dec <pvPortMalloc+0x194>)
 8014da6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8014da8:	f7fe f8ca 	bl	8012f40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8014dac:	69fb      	ldr	r3, [r7, #28]
 8014dae:	f003 0307 	and.w	r3, r3, #7
 8014db2:	2b00      	cmp	r3, #0
 8014db4:	d00a      	beq.n	8014dcc <pvPortMalloc+0x174>
	__asm volatile
 8014db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014dba:	f383 8811 	msr	BASEPRI, r3
 8014dbe:	f3bf 8f6f 	isb	sy
 8014dc2:	f3bf 8f4f 	dsb	sy
 8014dc6:	60fb      	str	r3, [r7, #12]
}
 8014dc8:	bf00      	nop
 8014dca:	e7fe      	b.n	8014dca <pvPortMalloc+0x172>
	return pvReturn;
 8014dcc:	69fb      	ldr	r3, [r7, #28]
}
 8014dce:	4618      	mov	r0, r3
 8014dd0:	3728      	adds	r7, #40	; 0x28
 8014dd2:	46bd      	mov	sp, r7
 8014dd4:	bd80      	pop	{r7, pc}
 8014dd6:	bf00      	nop
 8014dd8:	24005cdc 	.word	0x24005cdc
 8014ddc:	24005cf0 	.word	0x24005cf0
 8014de0:	24005ce0 	.word	0x24005ce0
 8014de4:	24005cd4 	.word	0x24005cd4
 8014de8:	24005ce4 	.word	0x24005ce4
 8014dec:	24005ce8 	.word	0x24005ce8

08014df0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014df0:	b580      	push	{r7, lr}
 8014df2:	b086      	sub	sp, #24
 8014df4:	af00      	add	r7, sp, #0
 8014df6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8014dfc:	687b      	ldr	r3, [r7, #4]
 8014dfe:	2b00      	cmp	r3, #0
 8014e00:	d04d      	beq.n	8014e9e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8014e02:	2308      	movs	r3, #8
 8014e04:	425b      	negs	r3, r3
 8014e06:	697a      	ldr	r2, [r7, #20]
 8014e08:	4413      	add	r3, r2
 8014e0a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8014e0c:	697b      	ldr	r3, [r7, #20]
 8014e0e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8014e10:	693b      	ldr	r3, [r7, #16]
 8014e12:	685a      	ldr	r2, [r3, #4]
 8014e14:	4b24      	ldr	r3, [pc, #144]	; (8014ea8 <vPortFree+0xb8>)
 8014e16:	681b      	ldr	r3, [r3, #0]
 8014e18:	4013      	ands	r3, r2
 8014e1a:	2b00      	cmp	r3, #0
 8014e1c:	d10a      	bne.n	8014e34 <vPortFree+0x44>
	__asm volatile
 8014e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e22:	f383 8811 	msr	BASEPRI, r3
 8014e26:	f3bf 8f6f 	isb	sy
 8014e2a:	f3bf 8f4f 	dsb	sy
 8014e2e:	60fb      	str	r3, [r7, #12]
}
 8014e30:	bf00      	nop
 8014e32:	e7fe      	b.n	8014e32 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8014e34:	693b      	ldr	r3, [r7, #16]
 8014e36:	681b      	ldr	r3, [r3, #0]
 8014e38:	2b00      	cmp	r3, #0
 8014e3a:	d00a      	beq.n	8014e52 <vPortFree+0x62>
	__asm volatile
 8014e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e40:	f383 8811 	msr	BASEPRI, r3
 8014e44:	f3bf 8f6f 	isb	sy
 8014e48:	f3bf 8f4f 	dsb	sy
 8014e4c:	60bb      	str	r3, [r7, #8]
}
 8014e4e:	bf00      	nop
 8014e50:	e7fe      	b.n	8014e50 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8014e52:	693b      	ldr	r3, [r7, #16]
 8014e54:	685a      	ldr	r2, [r3, #4]
 8014e56:	4b14      	ldr	r3, [pc, #80]	; (8014ea8 <vPortFree+0xb8>)
 8014e58:	681b      	ldr	r3, [r3, #0]
 8014e5a:	4013      	ands	r3, r2
 8014e5c:	2b00      	cmp	r3, #0
 8014e5e:	d01e      	beq.n	8014e9e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8014e60:	693b      	ldr	r3, [r7, #16]
 8014e62:	681b      	ldr	r3, [r3, #0]
 8014e64:	2b00      	cmp	r3, #0
 8014e66:	d11a      	bne.n	8014e9e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014e68:	693b      	ldr	r3, [r7, #16]
 8014e6a:	685a      	ldr	r2, [r3, #4]
 8014e6c:	4b0e      	ldr	r3, [pc, #56]	; (8014ea8 <vPortFree+0xb8>)
 8014e6e:	681b      	ldr	r3, [r3, #0]
 8014e70:	43db      	mvns	r3, r3
 8014e72:	401a      	ands	r2, r3
 8014e74:	693b      	ldr	r3, [r7, #16]
 8014e76:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014e78:	f7fe f854 	bl	8012f24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8014e7c:	693b      	ldr	r3, [r7, #16]
 8014e7e:	685a      	ldr	r2, [r3, #4]
 8014e80:	4b0a      	ldr	r3, [pc, #40]	; (8014eac <vPortFree+0xbc>)
 8014e82:	681b      	ldr	r3, [r3, #0]
 8014e84:	4413      	add	r3, r2
 8014e86:	4a09      	ldr	r2, [pc, #36]	; (8014eac <vPortFree+0xbc>)
 8014e88:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8014e8a:	6938      	ldr	r0, [r7, #16]
 8014e8c:	f000 f874 	bl	8014f78 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8014e90:	4b07      	ldr	r3, [pc, #28]	; (8014eb0 <vPortFree+0xc0>)
 8014e92:	681b      	ldr	r3, [r3, #0]
 8014e94:	3301      	adds	r3, #1
 8014e96:	4a06      	ldr	r2, [pc, #24]	; (8014eb0 <vPortFree+0xc0>)
 8014e98:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8014e9a:	f7fe f851 	bl	8012f40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8014e9e:	bf00      	nop
 8014ea0:	3718      	adds	r7, #24
 8014ea2:	46bd      	mov	sp, r7
 8014ea4:	bd80      	pop	{r7, pc}
 8014ea6:	bf00      	nop
 8014ea8:	24005cf0 	.word	0x24005cf0
 8014eac:	24005ce0 	.word	0x24005ce0
 8014eb0:	24005cec 	.word	0x24005cec

08014eb4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8014eb4:	b480      	push	{r7}
 8014eb6:	b085      	sub	sp, #20
 8014eb8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8014eba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8014ebe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8014ec0:	4b27      	ldr	r3, [pc, #156]	; (8014f60 <prvHeapInit+0xac>)
 8014ec2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8014ec4:	68fb      	ldr	r3, [r7, #12]
 8014ec6:	f003 0307 	and.w	r3, r3, #7
 8014eca:	2b00      	cmp	r3, #0
 8014ecc:	d00c      	beq.n	8014ee8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8014ece:	68fb      	ldr	r3, [r7, #12]
 8014ed0:	3307      	adds	r3, #7
 8014ed2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014ed4:	68fb      	ldr	r3, [r7, #12]
 8014ed6:	f023 0307 	bic.w	r3, r3, #7
 8014eda:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8014edc:	68ba      	ldr	r2, [r7, #8]
 8014ede:	68fb      	ldr	r3, [r7, #12]
 8014ee0:	1ad3      	subs	r3, r2, r3
 8014ee2:	4a1f      	ldr	r2, [pc, #124]	; (8014f60 <prvHeapInit+0xac>)
 8014ee4:	4413      	add	r3, r2
 8014ee6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014ee8:	68fb      	ldr	r3, [r7, #12]
 8014eea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8014eec:	4a1d      	ldr	r2, [pc, #116]	; (8014f64 <prvHeapInit+0xb0>)
 8014eee:	687b      	ldr	r3, [r7, #4]
 8014ef0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8014ef2:	4b1c      	ldr	r3, [pc, #112]	; (8014f64 <prvHeapInit+0xb0>)
 8014ef4:	2200      	movs	r2, #0
 8014ef6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	68ba      	ldr	r2, [r7, #8]
 8014efc:	4413      	add	r3, r2
 8014efe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8014f00:	2208      	movs	r2, #8
 8014f02:	68fb      	ldr	r3, [r7, #12]
 8014f04:	1a9b      	subs	r3, r3, r2
 8014f06:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014f08:	68fb      	ldr	r3, [r7, #12]
 8014f0a:	f023 0307 	bic.w	r3, r3, #7
 8014f0e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8014f10:	68fb      	ldr	r3, [r7, #12]
 8014f12:	4a15      	ldr	r2, [pc, #84]	; (8014f68 <prvHeapInit+0xb4>)
 8014f14:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8014f16:	4b14      	ldr	r3, [pc, #80]	; (8014f68 <prvHeapInit+0xb4>)
 8014f18:	681b      	ldr	r3, [r3, #0]
 8014f1a:	2200      	movs	r2, #0
 8014f1c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8014f1e:	4b12      	ldr	r3, [pc, #72]	; (8014f68 <prvHeapInit+0xb4>)
 8014f20:	681b      	ldr	r3, [r3, #0]
 8014f22:	2200      	movs	r2, #0
 8014f24:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8014f26:	687b      	ldr	r3, [r7, #4]
 8014f28:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8014f2a:	683b      	ldr	r3, [r7, #0]
 8014f2c:	68fa      	ldr	r2, [r7, #12]
 8014f2e:	1ad2      	subs	r2, r2, r3
 8014f30:	683b      	ldr	r3, [r7, #0]
 8014f32:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8014f34:	4b0c      	ldr	r3, [pc, #48]	; (8014f68 <prvHeapInit+0xb4>)
 8014f36:	681a      	ldr	r2, [r3, #0]
 8014f38:	683b      	ldr	r3, [r7, #0]
 8014f3a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014f3c:	683b      	ldr	r3, [r7, #0]
 8014f3e:	685b      	ldr	r3, [r3, #4]
 8014f40:	4a0a      	ldr	r2, [pc, #40]	; (8014f6c <prvHeapInit+0xb8>)
 8014f42:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014f44:	683b      	ldr	r3, [r7, #0]
 8014f46:	685b      	ldr	r3, [r3, #4]
 8014f48:	4a09      	ldr	r2, [pc, #36]	; (8014f70 <prvHeapInit+0xbc>)
 8014f4a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014f4c:	4b09      	ldr	r3, [pc, #36]	; (8014f74 <prvHeapInit+0xc0>)
 8014f4e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8014f52:	601a      	str	r2, [r3, #0]
}
 8014f54:	bf00      	nop
 8014f56:	3714      	adds	r7, #20
 8014f58:	46bd      	mov	sp, r7
 8014f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f5e:	4770      	bx	lr
 8014f60:	240020d4 	.word	0x240020d4
 8014f64:	24005cd4 	.word	0x24005cd4
 8014f68:	24005cdc 	.word	0x24005cdc
 8014f6c:	24005ce4 	.word	0x24005ce4
 8014f70:	24005ce0 	.word	0x24005ce0
 8014f74:	24005cf0 	.word	0x24005cf0

08014f78 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014f78:	b480      	push	{r7}
 8014f7a:	b085      	sub	sp, #20
 8014f7c:	af00      	add	r7, sp, #0
 8014f7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014f80:	4b28      	ldr	r3, [pc, #160]	; (8015024 <prvInsertBlockIntoFreeList+0xac>)
 8014f82:	60fb      	str	r3, [r7, #12]
 8014f84:	e002      	b.n	8014f8c <prvInsertBlockIntoFreeList+0x14>
 8014f86:	68fb      	ldr	r3, [r7, #12]
 8014f88:	681b      	ldr	r3, [r3, #0]
 8014f8a:	60fb      	str	r3, [r7, #12]
 8014f8c:	68fb      	ldr	r3, [r7, #12]
 8014f8e:	681b      	ldr	r3, [r3, #0]
 8014f90:	687a      	ldr	r2, [r7, #4]
 8014f92:	429a      	cmp	r2, r3
 8014f94:	d8f7      	bhi.n	8014f86 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8014f96:	68fb      	ldr	r3, [r7, #12]
 8014f98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8014f9a:	68fb      	ldr	r3, [r7, #12]
 8014f9c:	685b      	ldr	r3, [r3, #4]
 8014f9e:	68ba      	ldr	r2, [r7, #8]
 8014fa0:	4413      	add	r3, r2
 8014fa2:	687a      	ldr	r2, [r7, #4]
 8014fa4:	429a      	cmp	r2, r3
 8014fa6:	d108      	bne.n	8014fba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014fa8:	68fb      	ldr	r3, [r7, #12]
 8014faa:	685a      	ldr	r2, [r3, #4]
 8014fac:	687b      	ldr	r3, [r7, #4]
 8014fae:	685b      	ldr	r3, [r3, #4]
 8014fb0:	441a      	add	r2, r3
 8014fb2:	68fb      	ldr	r3, [r7, #12]
 8014fb4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8014fb6:	68fb      	ldr	r3, [r7, #12]
 8014fb8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8014fba:	687b      	ldr	r3, [r7, #4]
 8014fbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8014fbe:	687b      	ldr	r3, [r7, #4]
 8014fc0:	685b      	ldr	r3, [r3, #4]
 8014fc2:	68ba      	ldr	r2, [r7, #8]
 8014fc4:	441a      	add	r2, r3
 8014fc6:	68fb      	ldr	r3, [r7, #12]
 8014fc8:	681b      	ldr	r3, [r3, #0]
 8014fca:	429a      	cmp	r2, r3
 8014fcc:	d118      	bne.n	8015000 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8014fce:	68fb      	ldr	r3, [r7, #12]
 8014fd0:	681a      	ldr	r2, [r3, #0]
 8014fd2:	4b15      	ldr	r3, [pc, #84]	; (8015028 <prvInsertBlockIntoFreeList+0xb0>)
 8014fd4:	681b      	ldr	r3, [r3, #0]
 8014fd6:	429a      	cmp	r2, r3
 8014fd8:	d00d      	beq.n	8014ff6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8014fda:	687b      	ldr	r3, [r7, #4]
 8014fdc:	685a      	ldr	r2, [r3, #4]
 8014fde:	68fb      	ldr	r3, [r7, #12]
 8014fe0:	681b      	ldr	r3, [r3, #0]
 8014fe2:	685b      	ldr	r3, [r3, #4]
 8014fe4:	441a      	add	r2, r3
 8014fe6:	687b      	ldr	r3, [r7, #4]
 8014fe8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8014fea:	68fb      	ldr	r3, [r7, #12]
 8014fec:	681b      	ldr	r3, [r3, #0]
 8014fee:	681a      	ldr	r2, [r3, #0]
 8014ff0:	687b      	ldr	r3, [r7, #4]
 8014ff2:	601a      	str	r2, [r3, #0]
 8014ff4:	e008      	b.n	8015008 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014ff6:	4b0c      	ldr	r3, [pc, #48]	; (8015028 <prvInsertBlockIntoFreeList+0xb0>)
 8014ff8:	681a      	ldr	r2, [r3, #0]
 8014ffa:	687b      	ldr	r3, [r7, #4]
 8014ffc:	601a      	str	r2, [r3, #0]
 8014ffe:	e003      	b.n	8015008 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8015000:	68fb      	ldr	r3, [r7, #12]
 8015002:	681a      	ldr	r2, [r3, #0]
 8015004:	687b      	ldr	r3, [r7, #4]
 8015006:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8015008:	68fa      	ldr	r2, [r7, #12]
 801500a:	687b      	ldr	r3, [r7, #4]
 801500c:	429a      	cmp	r2, r3
 801500e:	d002      	beq.n	8015016 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8015010:	68fb      	ldr	r3, [r7, #12]
 8015012:	687a      	ldr	r2, [r7, #4]
 8015014:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015016:	bf00      	nop
 8015018:	3714      	adds	r7, #20
 801501a:	46bd      	mov	sp, r7
 801501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015020:	4770      	bx	lr
 8015022:	bf00      	nop
 8015024:	24005cd4 	.word	0x24005cd4
 8015028:	24005cdc 	.word	0x24005cdc

0801502c <memset>:
 801502c:	4402      	add	r2, r0
 801502e:	4603      	mov	r3, r0
 8015030:	4293      	cmp	r3, r2
 8015032:	d100      	bne.n	8015036 <memset+0xa>
 8015034:	4770      	bx	lr
 8015036:	f803 1b01 	strb.w	r1, [r3], #1
 801503a:	e7f9      	b.n	8015030 <memset+0x4>

0801503c <__libc_init_array>:
 801503c:	b570      	push	{r4, r5, r6, lr}
 801503e:	4d0d      	ldr	r5, [pc, #52]	; (8015074 <__libc_init_array+0x38>)
 8015040:	4c0d      	ldr	r4, [pc, #52]	; (8015078 <__libc_init_array+0x3c>)
 8015042:	1b64      	subs	r4, r4, r5
 8015044:	10a4      	asrs	r4, r4, #2
 8015046:	2600      	movs	r6, #0
 8015048:	42a6      	cmp	r6, r4
 801504a:	d109      	bne.n	8015060 <__libc_init_array+0x24>
 801504c:	4d0b      	ldr	r5, [pc, #44]	; (801507c <__libc_init_array+0x40>)
 801504e:	4c0c      	ldr	r4, [pc, #48]	; (8015080 <__libc_init_array+0x44>)
 8015050:	f000 f886 	bl	8015160 <_init>
 8015054:	1b64      	subs	r4, r4, r5
 8015056:	10a4      	asrs	r4, r4, #2
 8015058:	2600      	movs	r6, #0
 801505a:	42a6      	cmp	r6, r4
 801505c:	d105      	bne.n	801506a <__libc_init_array+0x2e>
 801505e:	bd70      	pop	{r4, r5, r6, pc}
 8015060:	f855 3b04 	ldr.w	r3, [r5], #4
 8015064:	4798      	blx	r3
 8015066:	3601      	adds	r6, #1
 8015068:	e7ee      	b.n	8015048 <__libc_init_array+0xc>
 801506a:	f855 3b04 	ldr.w	r3, [r5], #4
 801506e:	4798      	blx	r3
 8015070:	3601      	adds	r6, #1
 8015072:	e7f2      	b.n	801505a <__libc_init_array+0x1e>
 8015074:	08015428 	.word	0x08015428
 8015078:	08015428 	.word	0x08015428
 801507c:	08015428 	.word	0x08015428
 8015080:	0801542c 	.word	0x0801542c

08015084 <memcpy>:
 8015084:	440a      	add	r2, r1
 8015086:	4291      	cmp	r1, r2
 8015088:	f100 33ff 	add.w	r3, r0, #4294967295
 801508c:	d100      	bne.n	8015090 <memcpy+0xc>
 801508e:	4770      	bx	lr
 8015090:	b510      	push	{r4, lr}
 8015092:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015096:	f803 4f01 	strb.w	r4, [r3, #1]!
 801509a:	4291      	cmp	r1, r2
 801509c:	d1f9      	bne.n	8015092 <memcpy+0xe>
 801509e:	bd10      	pop	{r4, pc}

080150a0 <fmax>:
 80150a0:	b508      	push	{r3, lr}
 80150a2:	ed2d 8b04 	vpush	{d8-d9}
 80150a6:	eeb0 8b40 	vmov.f64	d8, d0
 80150aa:	eeb0 9b41 	vmov.f64	d9, d1
 80150ae:	f000 f82d 	bl	801510c <__fpclassifyd>
 80150b2:	b148      	cbz	r0, 80150c8 <fmax+0x28>
 80150b4:	eeb0 0b49 	vmov.f64	d0, d9
 80150b8:	f000 f828 	bl	801510c <__fpclassifyd>
 80150bc:	b130      	cbz	r0, 80150cc <fmax+0x2c>
 80150be:	eeb4 8bc9 	vcmpe.f64	d8, d9
 80150c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150c6:	dc01      	bgt.n	80150cc <fmax+0x2c>
 80150c8:	eeb0 8b49 	vmov.f64	d8, d9
 80150cc:	eeb0 0b48 	vmov.f64	d0, d8
 80150d0:	ecbd 8b04 	vpop	{d8-d9}
 80150d4:	bd08      	pop	{r3, pc}

080150d6 <fmin>:
 80150d6:	b508      	push	{r3, lr}
 80150d8:	ed2d 8b04 	vpush	{d8-d9}
 80150dc:	eeb0 8b40 	vmov.f64	d8, d0
 80150e0:	eeb0 9b41 	vmov.f64	d9, d1
 80150e4:	f000 f812 	bl	801510c <__fpclassifyd>
 80150e8:	b148      	cbz	r0, 80150fe <fmin+0x28>
 80150ea:	eeb0 0b49 	vmov.f64	d0, d9
 80150ee:	f000 f80d 	bl	801510c <__fpclassifyd>
 80150f2:	b130      	cbz	r0, 8015102 <fmin+0x2c>
 80150f4:	eeb4 8bc9 	vcmpe.f64	d8, d9
 80150f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150fc:	d401      	bmi.n	8015102 <fmin+0x2c>
 80150fe:	eeb0 8b49 	vmov.f64	d8, d9
 8015102:	eeb0 0b48 	vmov.f64	d0, d8
 8015106:	ecbd 8b04 	vpop	{d8-d9}
 801510a:	bd08      	pop	{r3, pc}

0801510c <__fpclassifyd>:
 801510c:	ec51 0b10 	vmov	r0, r1, d0
 8015110:	b510      	push	{r4, lr}
 8015112:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 8015116:	460b      	mov	r3, r1
 8015118:	d019      	beq.n	801514e <__fpclassifyd+0x42>
 801511a:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 801511e:	490e      	ldr	r1, [pc, #56]	; (8015158 <__fpclassifyd+0x4c>)
 8015120:	428a      	cmp	r2, r1
 8015122:	d90e      	bls.n	8015142 <__fpclassifyd+0x36>
 8015124:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 8015128:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 801512c:	428a      	cmp	r2, r1
 801512e:	d908      	bls.n	8015142 <__fpclassifyd+0x36>
 8015130:	4a0a      	ldr	r2, [pc, #40]	; (801515c <__fpclassifyd+0x50>)
 8015132:	4213      	tst	r3, r2
 8015134:	d007      	beq.n	8015146 <__fpclassifyd+0x3a>
 8015136:	4294      	cmp	r4, r2
 8015138:	d107      	bne.n	801514a <__fpclassifyd+0x3e>
 801513a:	fab0 f080 	clz	r0, r0
 801513e:	0940      	lsrs	r0, r0, #5
 8015140:	bd10      	pop	{r4, pc}
 8015142:	2004      	movs	r0, #4
 8015144:	e7fc      	b.n	8015140 <__fpclassifyd+0x34>
 8015146:	2003      	movs	r0, #3
 8015148:	e7fa      	b.n	8015140 <__fpclassifyd+0x34>
 801514a:	2000      	movs	r0, #0
 801514c:	e7f8      	b.n	8015140 <__fpclassifyd+0x34>
 801514e:	2800      	cmp	r0, #0
 8015150:	d1ee      	bne.n	8015130 <__fpclassifyd+0x24>
 8015152:	2002      	movs	r0, #2
 8015154:	e7f4      	b.n	8015140 <__fpclassifyd+0x34>
 8015156:	bf00      	nop
 8015158:	7fdfffff 	.word	0x7fdfffff
 801515c:	7ff00000 	.word	0x7ff00000

08015160 <_init>:
 8015160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015162:	bf00      	nop
 8015164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015166:	bc08      	pop	{r3}
 8015168:	469e      	mov	lr, r3
 801516a:	4770      	bx	lr

0801516c <_fini>:
 801516c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801516e:	bf00      	nop
 8015170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015172:	bc08      	pop	{r3}
 8015174:	469e      	mov	lr, r3
 8015176:	4770      	bx	lr
