
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032963                       # Number of seconds simulated
sim_ticks                                 32962992231                       # Number of ticks simulated
final_tick                               604465915350                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  57905                       # Simulator instruction rate (inst/s)
host_op_rate                                    75375                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 836260                       # Simulator tick rate (ticks/s)
host_mem_usage                               16900140                       # Number of bytes of host memory used
host_seconds                                 39417.14                       # Real time elapsed on the host
sim_insts                                  2282441651                       # Number of instructions simulated
sim_ops                                    2971083316                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1577088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       347136                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1928832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       515840                       # Number of bytes written to this memory
system.physmem.bytes_written::total            515840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12321                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2712                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15069                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4030                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4030                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        62130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     47844200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        77663                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10531083                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                58515076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        62130                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        77663                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             139793                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15649065                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15649065                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15649065                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        62130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     47844200                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        77663                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10531083                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               74164141                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                79047944                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28427928                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24857715                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1800961                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14182917                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13671086                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044541                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56593                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33519289                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158190040                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28427928                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15715627                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32564980                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8845730                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3875781                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16523778                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715048                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76994578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44429598     57.70%     57.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614906      2.10%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2953195      3.84%     63.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2767476      3.59%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4554801      5.92%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4745881      6.16%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127203      1.46%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847406      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13954112     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76994578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359629                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.001191                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34569859                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3751797                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31517592                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125999                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7029321                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3092388                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177000615                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1374                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7029321                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36021095                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1337266                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       424771                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30178102                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2004014                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172346415                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690544                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       802119                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228831864                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784456838                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784456838                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79935581                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20328                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9935                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5377991                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26508533                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762077                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96768                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2039424                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163116132                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19857                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137650714                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181726                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48962368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134501468                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76994578                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.787797                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840133                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26646430     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14330847     18.61%     53.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12584792     16.35%     69.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7670434      9.96%     79.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8013719     10.41%     89.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4726773      6.14%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2082145      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       558134      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381304      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76994578                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541913     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175590     21.47%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100185     12.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107976975     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085502      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23690711     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4887605      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137650714                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.741357                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817688                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005940                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353295416                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212098778                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133159083                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138468402                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338725                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7578459                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          823                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          421                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408719                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7029321                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         765068                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        56411                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163135992                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189613                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26508533                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762077                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9935                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30274                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          224                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          421                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957908                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061996                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2019904                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135079979                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22769101                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2570731                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27538956                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20415040                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4769855                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.708836                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133308606                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133159083                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81829213                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199718898                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.684536                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409722                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49524985                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805718                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69965257                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623829                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.319102                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32152428     45.95%     45.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846886     21.22%     67.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8303813     11.87%     79.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814990      4.02%     83.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2695511      3.85%     86.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1127722      1.61%     88.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3012072      4.31%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875659      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4136176      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69965257                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4136176                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228965655                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333308292                       # The number of ROB writes
system.switch_cpus0.timesIdled                  28235                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2053366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.790479                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.790479                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.265055                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.265055                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624830950                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174556161                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182413422                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                79047944                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29777900                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24298843                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1986712                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12554600                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11754417                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3080128                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87409                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30853336                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             161841395                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29777900                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14834545                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35091126                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10360656                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4479684                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15020336                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       765052                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     78781597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.540082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.338652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43690471     55.46%     55.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2866354      3.64%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4325610      5.49%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2988097      3.79%     68.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2097494      2.66%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2053926      2.61%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1231716      1.56%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2643483      3.36%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16884446     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     78781597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376707                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.047383                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31731861                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4696760                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33504219                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       491736                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8357008                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5013726                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          517                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193804234                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2397                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8357008                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33504184                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         464600                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1671829                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32187418                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2596547                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188028497                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1088031                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       881981                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    263619291                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    875239103                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    875239103                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162498516                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101120768                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33834                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16186                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7719811                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17265033                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8831626                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       110389                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2550016                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         175299354                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140097600                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       279018                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58368698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178549556                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     78781597                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778304                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.919006                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28091666     35.66%     35.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15819082     20.08%     55.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11343043     14.40%     70.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7559484      9.60%     79.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7661245      9.72%     89.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3680604      4.67%     94.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3263581      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       618642      0.79%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       744250      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     78781597                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         762052     70.95%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            10      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        151731     14.13%     85.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160230     14.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117162292     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1773958      1.27%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16121      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13777919      9.83%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7367310      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140097600                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.772312                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1074023                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007666                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    360329838                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    233700811                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136223943                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141171623                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       440351                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6690220                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         5637                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          459                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2112876                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8357008                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         239583                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        46393                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    175331660                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       610023                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17265033                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8831626                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16184                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         39396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          459                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1208358                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1082530                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2290888                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137524074                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12881126                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2573526                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20067245                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19544712                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7186119                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.739755                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136283137                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136223943                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88252940                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        250644084                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723308                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352105                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94508008                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116491248                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58840598                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32241                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2002476                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     70424589                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.654127                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177734                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26851171     38.13%     38.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20201688     28.69%     66.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7641270     10.85%     77.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4280752      6.08%     83.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3609708      5.13%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1616599      2.30%     91.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1542172      2.19%     93.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1059927      1.51%     94.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3621302      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     70424589                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94508008                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116491248                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17293563                       # Number of memory references committed
system.switch_cpus1.commit.loads             10574813                       # Number of loads committed
system.switch_cpus1.commit.membars              16120                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16895577                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104872638                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2406974                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3621302                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           242135133                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          359026124                       # The number of ROB writes
system.switch_cpus1.timesIdled                  16019                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 266347                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94508008                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116491248                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94508008                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836415                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836415                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.195578                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.195578                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       617700783                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189407324                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      178196291                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32242                       # number of misc regfile writes
system.l20.replacements                         12337                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          252307                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28721                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.784757                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          829.472391                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.126424                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6018.198764                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9522.202420                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.050627                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000862                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.367322                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.581189                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37236                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37236                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           11487                       # number of Writeback hits
system.l20.Writeback_hits::total                11487                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37236                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37236                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37236                       # number of overall hits
system.l20.overall_hits::total                  37236                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12321                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12337                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12321                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12337                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12321                       # number of overall misses
system.l20.overall_misses::total                12337                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2205862                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1235973993                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1238179855                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2205862                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1235973993                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1238179855                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2205862                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1235973993                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1238179855                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49557                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49573                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        11487                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            11487                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49557                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49573                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49557                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49573                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.248623                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.248865                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.248623                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248865                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.248623                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248865                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 137866.375000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100314.421963                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100363.123531                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 137866.375000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100314.421963                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100363.123531                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 137866.375000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100314.421963                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100363.123531                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2015                       # number of writebacks
system.l20.writebacks::total                     2015                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12321                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12337                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12321                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12337                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12321                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12337                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2085322                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1143462468                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1145547790                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2085322                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1143462468                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1145547790                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2085322                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1143462468                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1145547790                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.248623                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.248865                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.248623                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248865                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.248623                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248865                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 130332.625000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92805.979060                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92854.647807                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 130332.625000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92805.979060                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92854.647807                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 130332.625000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92805.979060                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92854.647807                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2732                       # number of replacements
system.l21.tagsinuse                     16383.895469                       # Cycle average of tags in use
system.l21.total_refs                          386353                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19116                       # Sample count of references to valid blocks.
system.l21.avg_refs                         20.210975                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1289.839820                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    17.770916                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1301.760248                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             9.816012                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13764.708472                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.078726                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001085                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.079453                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000599                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.840131                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999994                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        28652                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  28652                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9413                       # number of Writeback hits
system.l21.Writeback_hits::total                 9413                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    1                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.data        28653                       # number of demand (read+write) hits
system.l21.demand_hits::total                   28653                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        28653                       # number of overall hits
system.l21.overall_hits::total                  28653                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2695                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2715                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           17                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 17                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2712                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2732                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2712                       # number of overall misses
system.l21.overall_misses::total                 2732                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1765349                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    279812045                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      281577394                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1408225                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1408225                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1765349                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    281220270                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       282985619                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1765349                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    281220270                       # number of overall miss cycles
system.l21.overall_miss_latency::total      282985619                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           20                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        31347                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              31367                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9413                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9413                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           20                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        31365                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               31385                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           20                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        31365                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              31385                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.085973                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.086556                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.944444                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.944444                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.086466                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.087048                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.086466                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.087048                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 88267.450000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 103826.361781                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 103711.747330                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 82836.764706                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 82836.764706                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 88267.450000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 103694.789823                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 103581.851757                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 88267.450000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 103694.789823                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 103581.851757                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2015                       # number of writebacks
system.l21.writebacks::total                     2015                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2695                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2715                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           17                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            17                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2712                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2732                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2712                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2732                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1609986                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    259124003                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    260733989                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1276450                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1276450                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1609986                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    260400453                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    262010439                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1609986                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    260400453                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    262010439                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.085973                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.086556                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.944444                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.086466                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.087048                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.086466                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.087048                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 80499.300000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 96149.908349                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 96034.618416                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 75085.294118                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 75085.294118                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 80499.300000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 96017.866150                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 95904.260249                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 80499.300000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 96017.866150                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 95904.260249                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.903669                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016555873                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872110.263352                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.903669                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025487                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870038                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16523759                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16523759                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16523759                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16523759                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16523759                       # number of overall hits
system.cpu0.icache.overall_hits::total       16523759                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2957011                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2957011                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2957011                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2957011                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2957011                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2957011                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16523778                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16523778                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16523778                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16523778                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16523778                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16523778                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 155632.157895                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 155632.157895                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 155632.157895                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 155632.157895                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 155632.157895                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 155632.157895                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2222139                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2222139                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2222139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2222139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2222139                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2222139                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 138883.687500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 138883.687500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 138883.687500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 138883.687500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 138883.687500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 138883.687500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49557                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246457771                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49813                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4947.659667                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.041613                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.958387                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824381                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175619                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20675005                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20675005                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25008497                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25008497                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25008497                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25008497                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151661                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151661                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       151661                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        151661                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       151661                       # number of overall misses
system.cpu0.dcache.overall_misses::total       151661                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9223438968                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9223438968                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9223438968                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9223438968                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9223438968                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9223438968                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20826666                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20826666                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25160158                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25160158                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25160158                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25160158                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007282                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007282                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006028                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006028                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006028                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006028                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 60816.155557                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60816.155557                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 60816.155557                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60816.155557                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 60816.155557                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60816.155557                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11487                       # number of writebacks
system.cpu0.dcache.writebacks::total            11487                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102104                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102104                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102104                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102104                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102104                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102104                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49557                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49557                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49557                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49557                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49557                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49557                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1504190284                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1504190284                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1504190284                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1504190284                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1504190284                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1504190284                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30352.730876                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30352.730876                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30352.730876                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30352.730876                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30352.730876                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30352.730876                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.770912                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1102961599                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2366870.384120                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.770912                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.028479                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743223                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15020312                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15020312                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15020312                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15020312                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15020312                       # number of overall hits
system.cpu1.icache.overall_hits::total       15020312                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           24                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.cpu1.icache.overall_misses::total           24                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2282916                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2282916                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2282916                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2282916                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2282916                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2282916                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15020336                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15020336                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15020336                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15020336                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15020336                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15020336                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 95121.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 95121.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 95121.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 95121.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 95121.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 95121.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1785534                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1785534                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1785534                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1785534                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1785534                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1785534                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89276.700000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 89276.700000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 89276.700000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 89276.700000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 89276.700000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 89276.700000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 31365                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               176113491                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 31621                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5569.510484                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.911129                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.088871                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901997                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098003                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9809442                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9809442                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6686102                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6686102                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16157                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16157                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16121                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16121                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16495544                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16495544                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16495544                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16495544                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        63147                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        63147                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          136                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          136                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        63283                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         63283                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        63283                       # number of overall misses
system.cpu1.dcache.overall_misses::total        63283                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1760334505                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1760334505                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     11693407                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     11693407                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1772027912                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1772027912                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1772027912                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1772027912                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9872589                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9872589                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6686238                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6686238                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16121                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16121                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16558827                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16558827                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16558827                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16558827                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006396                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006396                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000020                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000020                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003822                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003822                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003822                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003822                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27876.771739                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27876.771739                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85980.933824                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85980.933824                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28001.642021                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28001.642021                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28001.642021                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28001.642021                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9413                       # number of writebacks
system.cpu1.dcache.writebacks::total             9413                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        31800                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        31800                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          118                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        31918                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        31918                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        31918                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        31918                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        31347                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        31347                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        31365                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        31365                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        31365                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        31365                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    507681033                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    507681033                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1430930                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1430930                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    509111963                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    509111963                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    509111963                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    509111963                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001894                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001894                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001894                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001894                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16195.522155                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16195.522155                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 79496.111111                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79496.111111                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16231.849609                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16231.849609                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16231.849609                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16231.849609                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
