<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: skl.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">skl.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">namespace </span>optkit::intel::skl{</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;    <span class="keyword">enum</span> skl : uint64_t {</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        UNHALTED_CORE_CYCLES = 0x3c, <span class="comment">// Count core clock cycles whenever the clock signal on the specific core is running (not halted)</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        UNHALTED_REFERENCE_CYCLES = 0x0300, <span class="comment">// Unhalted reference cycles</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        INSTRUCTION_RETIRED = 0xc0, <span class="comment">// Number of instructions at retirement</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        INSTRUCTIONS_RETIRED = 0xc0, <span class="comment">// This is an alias for INSTRUCTION_RETIRED</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        BRANCH_INSTRUCTIONS_RETIRED = 0xc4, <span class="comment">// Count branch instructions at retirement. Specifically</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        MISPREDICTED_BRANCH_RETIRED = 0xc5, <span class="comment">// Count mispredicted branch instructions at retirement. Specifically</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        BACLEARS = 0xe6, <span class="comment">// Branch re-steered</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        BACLEARS__MASK__SKL_BACLEARS__ANY = 0x0100, <span class="comment">// Number of front-end re-steers due to BPU misprediction</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        BR_INST_RETIRED = 0xc4, <span class="comment">// Branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        BR_INST_RETIRED__MASK__SKL_BR_INST_RETIRED__CONDITIONAL = 0x100, <span class="comment">// Counts all taken and not taken macro conditional branch instructions</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        BR_INST_RETIRED__MASK__SKL_BR_INST_RETIRED__COND = 0x100, <span class="comment">// Counts all taken and not taken macro conditional branch instructions</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        BR_INST_RETIRED__MASK__SKL_BR_INST_RETIRED__NEAR_CALL = 0x200, <span class="comment">// Counts all macro direct and indirect near calls</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        BR_INST_RETIRED__MASK__SKL_BR_INST_RETIRED__ALL_BRANCHES = 0x0, <span class="comment">// Counts all taken and not taken macro branches including far branches (architectural event)</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        BR_INST_RETIRED__MASK__SKL_BR_INST_RETIRED__NEAR_RETURN = 0x800, <span class="comment">// Counts the number of near ret instructions retired</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        BR_INST_RETIRED__MASK__SKL_BR_INST_RETIRED__NOT_TAKEN = 0x1000, <span class="comment">// Counts all not taken macro branch instructions retired</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        BR_INST_RETIRED__MASK__SKL_BR_INST_RETIRED__NEAR_TAKEN = 0x2000, <span class="comment">// Counts the number of near branch taken instructions retired</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        BR_INST_RETIRED__MASK__SKL_BR_INST_RETIRED__FAR_BRANCH = 0x4000, <span class="comment">// Counts the number of far branch instructions retired</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        BR_MISP_RETIRED = 0xc5, <span class="comment">// Mispredicted retired branches (Precise Event)</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        BR_MISP_RETIRED__MASK__SKL_BR_MISP_RETIRED__CONDITIONAL = 0x100, <span class="comment">// All mispredicted macro conditional branch instructions</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        BR_MISP_RETIRED__MASK__SKL_BR_MISP_RETIRED__COND = 0x100, <span class="comment">// All mispredicted macro conditional branch instructions</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        BR_MISP_RETIRED__MASK__SKL_BR_MISP_RETIRED__ALL_BRANCHES = 0x0, <span class="comment">// All mispredicted macro branches (architectural event)</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        BR_MISP_RETIRED__MASK__SKL_BR_MISP_RETIRED__NEAR_TAKEN = 0x2000, <span class="comment">// Number of near branch instructions retired that were mispredicted and taken</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        BR_MISP_RETIRED__MASK__SKL_BR_MISP_RETIRED__NEAR_CALL = 0x200, <span class="comment">// Counts both taken and not taken retired mispredicted direct and indirect near calls</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        BR_MISP_RETIRED__MASK__SKL_BR_MISP_RETIRED__RET = 0x0800ull, <span class="comment">// This event counts the number of mispredicted ret instructions retired.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        BR_MISP_RETIRED__MASK__SKL_BR_MISP_RETIRED__NEAR_RETURN = 0x0800ull, <span class="comment">// This event counts the number of mispredicted ret instructions retired.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        BR_MISP_EXEC = 0x89, <span class="comment">// Speculative mispredicted branches</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        BR_MISP_EXEC__MASK__SKL_BR_MISP_EXEC__INDIRECT = 0xe400, <span class="comment">// Speculative mispredicted indirect branches</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        BR_MISP_EXEC__MASK__SKL_BR_MISP_EXEC__ALL_BRANCHES = 0xff00, <span class="comment">// Speculative and retired mispredicted macro conditional branches</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        CPU_CLK_THREAD_UNHALTED = 0x3c, <span class="comment">// Count core clock cycles whenever the clock signal on the specific core is running (not halted)</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        CPU_CLK_THREAD_UNHALTED__MASK__SKL_CPU_CLK_THREAD_UNHALTED__REF_XCLK = 0x100, <span class="comment">// Count Xclk pulses (100Mhz) when the core is unhalted</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        CPU_CLK_THREAD_UNHALTED__MASK__SKL_CPU_CLK_THREAD_UNHALTED__REF_XCLK_ANY = 0x100 | INTEL_X86_MOD_ANY, <span class="comment">// Count Xclk pulses (100Mhz) when the at least one thread on the physical core is unhalted</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        CPU_CLK_THREAD_UNHALTED__MASK__SKL_CPU_CLK_THREAD_UNHALTED__REF_P = 0x100, <span class="comment">// Cycles when the core is unhalted (count at 100 Mhz)</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        CPU_CLK_THREAD_UNHALTED__MASK__SKL_CPU_CLK_THREAD_UNHALTED__THREAD_P = 0x000, <span class="comment">// Cycles when thread is not halted</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        CPU_CLK_THREAD_UNHALTED__MASK__SKL_CPU_CLK_THREAD_UNHALTED__ONE_THREAD_ACTIVE = 0x200, <span class="comment">// Counts Xclk (100Mhz) pulses when this thread is unhalted and the other thread is halted</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        CPU_CLK_THREAD_UNHALTED__MASK__SKL_CPU_CLK_THREAD_UNHALTED__RING0_TRANS = 0x000 | INTEL_X86_MOD_EDGE | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Counts when the current privilege level transitions from ring 1</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        CPU_CLK_UNHALTED = 0x3c, <span class="comment">// Count core clock cycles whenever the clock signal on the specific core is running (not halted)</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        CYCLE_ACTIVITY = 0xa3, <span class="comment">// Stalled cycles</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        CYCLE_ACTIVITY__MASK__SKL_CYCLE_ACTIVITY__CYCLES_L2_MISS = 0x0100 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with pending L2 miss demand loads outstanding</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        CYCLE_ACTIVITY__MASK__SKL_CYCLE_ACTIVITY__CYCLES_L2_PENDING = 0x0100 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with pending L2 miss demand loads outstanding</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        CYCLE_ACTIVITY__MASK__SKL_CYCLE_ACTIVITY__CYCLES_L3_MISS = 0x0200 | (0x2 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with L3 cache miss demand loads outstanding</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        CYCLE_ACTIVITY__MASK__SKL_CYCLE_ACTIVITY__CYCLES_LDM_PENDING = 0x0200 | (0x2 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with L3 cache miss demand loads outstanding</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        CYCLE_ACTIVITY__MASK__SKL_CYCLE_ACTIVITY__CYCLES_L1D_MISS = 0x0800 | (0x8 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with pending L1D load cache misses</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        CYCLE_ACTIVITY__MASK__SKL_CYCLE_ACTIVITY__CYCLES_L1D_PENDING = 0x0800 | (0x8 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with pending L1D load cache misses</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        CYCLE_ACTIVITY__MASK__SKL_CYCLE_ACTIVITY__CYCLES_MEM_ANY = 0x1000 | (0x10 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles when memory subsystem has at least one outstanding load</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        CYCLE_ACTIVITY__MASK__SKL_CYCLE_ACTIVITY__STALLS_L1D_MISS = 0x0c00 | (0xc &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Execution stalls while at least one L1D demand load cache miss is outstanding</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        CYCLE_ACTIVITY__MASK__SKL_CYCLE_ACTIVITY__STALLS_L2_MISS = 0x0500 | (0x5 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Execution stalls while at least one L2 demand load is outstanding</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        CYCLE_ACTIVITY__MASK__SKL_CYCLE_ACTIVITY__STALLS_L3_MISS = 0x0600 | (0x6 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Execution stalls while at least one L3 demand load is outstanding</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        CYCLE_ACTIVITY__MASK__SKL_CYCLE_ACTIVITY__STALLS_MEM_ANY = 0x1400 | (20 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Execution stalls while at least one demand load is outstanding in the memory subsystem</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        CYCLE_ACTIVITY__MASK__SKL_CYCLE_ACTIVITY__STALLS_TOTAL = 0x0400 | (0x4 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Total execution stalls in cycles</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        DTLB_LOAD_MISSES = 0x8, <span class="comment">// Data TLB load misses</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        DTLB_LOAD_MISSES__MASK__SKL_DTLB_LOAD_MISSES__MISS_CAUSES_A_WALK = 0x100, <span class="comment">// Misses in all DTLB levels that cause page walks</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        DTLB_LOAD_MISSES__MASK__SKL_DTLB_LOAD_MISSES__WALK_COMPLETED = 0xe00, <span class="comment">// Number of misses in all TLB levels causing a page walk of any page size that completes</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        DTLB_LOAD_MISSES__MASK__SKL_DTLB_LOAD_MISSES__WALK_COMPLETED_4K = 0x200, <span class="comment">// Number of misses in all TLB levels causing a page walk of 4KB page size that completes</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        DTLB_LOAD_MISSES__MASK__SKL_DTLB_LOAD_MISSES__WALK_COMPLETED_2M_4M = 0x400, <span class="comment">// Number of misses in all TLB levels causing a page walk of 2MB/4MB page size that completes</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        DTLB_LOAD_MISSES__MASK__SKL_DTLB_LOAD_MISSES__WALK_COMPLETED_1G = 0x800, <span class="comment">// Number of misses in all TLB levels causing a page walk of 1GB page size that completes</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        DTLB_LOAD_MISSES__MASK__SKL_DTLB_LOAD_MISSES__WALK_ACTIVE = 0x1000 | (0x1 &lt;&lt;  INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with at least one hardware walker active for a load</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        DTLB_LOAD_MISSES__MASK__SKL_DTLB_LOAD_MISSES__WALK_DURATION = 0x1000, <span class="comment">// Cycles when hardware page walker is busy with page walks</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        DTLB_LOAD_MISSES__MASK__SKL_DTLB_LOAD_MISSES__WALK_PENDING = 0x1000, <span class="comment">// Cycles when hardware page walker is busy with page walks</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        DTLB_LOAD_MISSES__MASK__SKL_DTLB_LOAD_MISSES__STLB_HIT = 0x2000, <span class="comment">// Number of cache load STLB hits. No page walk</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        DTLB_STORE_MISSES = 0x49, <span class="comment">// Data TLB store misses</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        DTLB_STORE_MISSES__MASK__SKL_DTLB_LOAD_MISSES__MISS_CAUSES_A_WALK = 0x100, <span class="comment">// Misses in all DTLB levels that cause page walks</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        DTLB_STORE_MISSES__MASK__SKL_DTLB_LOAD_MISSES__WALK_COMPLETED = 0xe00, <span class="comment">// Number of misses in all TLB levels causing a page walk of any page size that completes</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        DTLB_STORE_MISSES__MASK__SKL_DTLB_LOAD_MISSES__WALK_COMPLETED_4K = 0x200, <span class="comment">// Number of misses in all TLB levels causing a page walk of 4KB page size that completes</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        DTLB_STORE_MISSES__MASK__SKL_DTLB_LOAD_MISSES__WALK_COMPLETED_2M_4M = 0x400, <span class="comment">// Number of misses in all TLB levels causing a page walk of 2MB/4MB page size that completes</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        DTLB_STORE_MISSES__MASK__SKL_DTLB_LOAD_MISSES__WALK_COMPLETED_1G = 0x800, <span class="comment">// Number of misses in all TLB levels causing a page walk of 1GB page size that completes</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        DTLB_STORE_MISSES__MASK__SKL_DTLB_LOAD_MISSES__WALK_ACTIVE = 0x1000 | (0x1 &lt;&lt;  INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with at least one hardware walker active for a load</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        DTLB_STORE_MISSES__MASK__SKL_DTLB_LOAD_MISSES__WALK_DURATION = 0x1000, <span class="comment">// Cycles when hardware page walker is busy with page walks</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        DTLB_STORE_MISSES__MASK__SKL_DTLB_LOAD_MISSES__WALK_PENDING = 0x1000, <span class="comment">// Cycles when hardware page walker is busy with page walks</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        DTLB_STORE_MISSES__MASK__SKL_DTLB_LOAD_MISSES__STLB_HIT = 0x2000, <span class="comment">// Number of cache load STLB hits. No page walk</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        FP_ASSIST = 0xca, <span class="comment">// X87 floating-point assists</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        FP_ASSIST__MASK__SKL_FP_ASSIST__ANY = 0x1e00 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with any input/output SEE or FP assists</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        HLE_RETIRED = 0xc8, <span class="comment">// HLE execution (Precise Event)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        HLE_RETIRED__MASK__SKL_HLE_RETIRED__START = 0x100, <span class="comment">// Number of times an HLE execution started</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        HLE_RETIRED__MASK__SKL_HLE_RETIRED__COMMIT = 0x200, <span class="comment">// Number of times an HLE execution successfully committed</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        HLE_RETIRED__MASK__SKL_HLE_RETIRED__ABORTED = 0x400, <span class="comment">// Number of times an HLE execution aborted due to any reasons (multiple categories may count as one) (Precise Event)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        HLE_RETIRED__MASK__SKL_HLE_RETIRED__ABORTED_MEM = 0x800, <span class="comment">// Number of times an HLE execution aborted due to various memory events</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        HLE_RETIRED__MASK__SKL_HLE_RETIRED__ABORTED_TMR = 0x1000, <span class="comment">// Number of times an HLE execution aborted due to hardware timer expiration</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        HLE_RETIRED__MASK__SKL_HLE_RETIRED__ABORTED_UNFRIENDLY = 0x2000, <span class="comment">// Number of times an HLE execution aborted due to HLE-unfriendly instructions and certain events such as AD-assists</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        HLE_RETIRED__MASK__SKL_HLE_RETIRED__ABORTED_MEMTYPE = 0x4000, <span class="comment">// Number of times an HLE execution aborted due to incompatible memory type</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        HLE_RETIRED__MASK__SKL_HLE_RETIRED__ABORTED_EVENTS = 0x8000, <span class="comment">// Number of times an HLE execution aborted due to none of the other 4 reasons (e.g.</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        ICACHE_16B = 0x80, <span class="comment">// Instruction Cache</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        ICACHE_16B__MASK__SKL_ICACHE_16B__IFDATA_STALL = 0x400, <span class="comment">// Cycles where a code fetch is stalled due to L1 instruction cache miss</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        ICACHE_64B = 0x83, <span class="comment">// Instruction Cache</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        ICACHE_64B__MASK__SKL_ICACHE_64B__IFTAG_HIT = 0x100, <span class="comment">// Number of instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        ICACHE_64B__MASK__SKL_ICACHE_64B__IFTAG_MISS = 0x200, <span class="comment">// Number of instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        ICACHE_64B__MASK__SKL_ICACHE_64B__IFTAG_STALL = 0x400, <span class="comment">// Cycles where a code fetch is stalled due to L1 instruction cache tag miss</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        IDQ = 0x79, <span class="comment">// IDQ operations</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        IDQ__MASK__SKL_IDQ__MITE_UOPS = 0x400, <span class="comment">// Number of uops delivered to Instruction Decode Queue (IDQ) from MITE path</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        IDQ__MASK__SKL_IDQ__DSB_UOPS = 0x800, <span class="comment">// Number of uops delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        IDQ__MASK__SKL_IDQ__MS_DSB_UOPS = 0x1000, <span class="comment">// Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        IDQ__MASK__SKL_IDQ__MS_MITE_UOPS = 0x2000, <span class="comment">// Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        IDQ__MASK__SKL_IDQ__MS_UOPS = 0x3000, <span class="comment">// Number of Uops were delivered into Instruction Decode Queue (IDQ) from MS</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        IDQ__MASK__SKL_IDQ__MS_UOPS_CYCLES = 0x3000 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles that Uops were delivered into Instruction Decode Queue (IDQ) when MS_Busy</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        IDQ__MASK__SKL_IDQ__MS_SWITCHES = 0x3000 | INTEL_X86_MOD_EDGE | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        IDQ__MASK__SKL_IDQ__MITE_UOPS_CYCLES = 0x400 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        IDQ__MASK__SKL_IDQ__DSB_UOPS_CYCLES = 0x800 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        IDQ__MASK__SKL_IDQ__MS_DSB_UOPS_CYCLES = 0x1000 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        IDQ__MASK__SKL_IDQ__MS_DSB_OCCUR = 0x1000 | INTEL_X86_MOD_EDGE | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequencer (MS) is busy</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        IDQ__MASK__SKL_IDQ__ALL_DSB_CYCLES_4_UOPS = 0x1800 | (4 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles Decode Stream Buffer (DSB) is delivering 4 Uops</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        IDQ__MASK__SKL_IDQ__ALL_DSB_CYCLES_ANY_UOPS = 0x1800 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles Decode Stream Buffer (DSB) is delivering any Uop</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        IDQ__MASK__SKL_IDQ__ALL_MITE_CYCLES_4_UOPS = 0x2400 | (4 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles MITE is delivering 4 Uops</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        IDQ__MASK__SKL_IDQ__ALL_MITE_CYCLES_ANY_UOPS = 0x2400 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles MITE is delivering any Uop</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        IDQ__MASK__SKL_IDQ__ALL_MITE_UOPS = 0x3c00, <span class="comment">// Number of uops delivered to Instruction Decode Queue (IDQ) from any path</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        IDQ_UOPS_NOT_DELIVERED = 0x9c, <span class="comment">// Uops not delivered</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        IDQ_UOPS_NOT_DELIVERED__MASK__SKL_IDQ_UOPS_NOT_DELIVERED__CORE = 0x100, <span class="comment">// Count number of non-delivered uops to Resource Allocation Table (RAT)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        IDQ_UOPS_NOT_DELIVERED__MASK__SKL_IDQ_UOPS_NOT_DELIVERED__CYCLES_0_UOPS_DELIV_CORE = 0x100 | (4 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of uops not delivered to Resource Allocation Table (RAT) per thread when backend is not stalled</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        IDQ_UOPS_NOT_DELIVERED__MASK__SKL_IDQ_UOPS_NOT_DELIVERED__CYCLES_FE_WAS_OK = 0x100 | INTEL_X86_MOD_INV | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Count cycles front-end (FE) delivered 4 uops or Resource Allocation Table (RAT) was stalling front-end</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        IDQ_UOPS_NOT_DELIVERED__MASK__SKL_IDQ_UOPS_NOT_DELIVERED__CYCLES_LE_1_UOPS_DELIV_CORE = 0x100 | (3 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Count cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend is not stalled</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        IDQ_UOPS_NOT_DELIVERED__MASK__SKL_IDQ_UOPS_NOT_DELIVERED__CYCLES_LE_2_UOPS_DELIV_CORE = 0x100 | (2 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Count cycles with less than 2 uops delivered by the front-end</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        IDQ_UOPS_NOT_DELIVERED__MASK__SKL_IDQ_UOPS_NOT_DELIVERED__CYCLES_LE_3_UOPS_DELIV_CORE = 0x100 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Count cycles with less then 3 uops delivered by the front-end</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        INST_RETIRED = 0xc0, <span class="comment">// Number of instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        INST_RETIRED__MASK__SKL_INST_RETIRED__ANY_P = 0x000, <span class="comment">// Number of instructions retired. General Counter - architectural event</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        INST_RETIRED__MASK__SKL_INST_RETIRED__ALL = 0x100, <span class="comment">// Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution (Precise Event)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        INST_RETIRED__MASK__SKL_INST_RETIRED__TOTAL_CYCLES = 0x100 | INTEL_X86_MOD_INV | (10 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles using always true condition</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        INST_RETIRED__MASK__SKL_INST_RETIRED__PREC_DIST = 0x100, <span class="comment">// Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution (Precise event)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        INT_MISC = 0xd, <span class="comment">// Miscellaneous interruptions</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        INT_MISC__MASK__SKL_INT_MISC__RECOVERY_CYCLES = 0x100, <span class="comment">// Cycles waiting for the checkpoints in Resource Allocation Table (RAT) to be recovered after Nuke due to all other cases except JEClear (e.g. whenever a ucode assist is needed like SSE exception</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        INT_MISC__MASK__SKL_INT_MISC__RECOVERY_CYCLES_ANY = 0x100 | INTEL_X86_MOD_ANY, <span class="comment">// Core cycles the allocator was stalled due to recovery from earlier clear event for any thread running on the physical core (e.g. misprediction or memory nuke)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        INT_MISC__MASK__SKL_INT_MISC__RECOVERY_STALLS_COUNT = 0x100 | INTEL_X86_MOD_EDGE | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of occurrences waiting for Machine Clears</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        INT_MISC__MASK__SKL_INT_MISC__CLEAR_RESTEER_CYCLES = 0x8000, <span class="comment">// Number of cycles the issue-stage is waiting for front-end to fetch from resteered path following branch misprediction or machine clear events</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        ITLB = 0xae, <span class="comment">// Instruction TLB</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        ITLB__MASK__SKL_ITLB__ITLB_FLUSH = 0x100, <span class="comment">// Flushing of the Instruction TLB (ITLB) pages independent of page size</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        ITLB_MISSES = 0x85, <span class="comment">// Instruction TLB misses</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        ITLB_MISSES__MASK__SKL_ITLB_MISSES__MISS_CAUSES_A_WALK = 0x100, <span class="comment">// Misses in all DTLB levels that cause page walks</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        ITLB_MISSES__MASK__SKL_ITLB_MISSES__WALK_COMPLETED = 0xe00, <span class="comment">// Number of misses in all TLB levels causing a page walk of any page size that completes</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        ITLB_MISSES__MASK__SKL_ITLB_MISSES__WALK_COMPLETED_4K = 0x200, <span class="comment">// Number of misses in all TLB levels causing a page walk of 4KB page size that completes</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        ITLB_MISSES__MASK__SKL_ITLB_MISSES__WALK_COMPLETED_2M_4M = 0x400, <span class="comment">// Number of misses in all TLB levels causing a page walk of 2MB/4MB page size that completes</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        ITLB_MISSES__MASK__SKL_ITLB_MISSES__WALK_COMPLETED_1G = 0x800, <span class="comment">// Number of misses in all TLB levels causing a page walk of 1GB page size that completes</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        ITLB_MISSES__MASK__SKL_ITLB_MISSES__WALK_DURATION = 0x1000, <span class="comment">// Cycles when PMH is busy with page walks</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        ITLB_MISSES__MASK__SKL_ITLB_MISSES__WALK_PENDING = 0x1000, <span class="comment">// Cycles when PMH is busy with page walks</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        ITLB_MISSES__MASK__SKL_ITLB_MISSES__WALK_ACTIVE = 0x1000 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles when at least one page walker is busy with a page walk request. EPT page walks are excluded</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        ITLB_MISSES__MASK__SKL_ITLB_MISSES__STLB_HIT = 0x2000, <span class="comment">// Number of cache load STLB hits. No page walk</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        L1D = 0x51, <span class="comment">// L1D cache</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        L1D__MASK__SKL_L1D__REPLACEMENT = 0x100, <span class="comment">// L1D Data line replacements</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        L1D_PEND_MISS = 0x48, <span class="comment">// L1D pending misses</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        L1D_PEND_MISS__MASK__SKL_L1D_PEND_MISS__PENDING = 0x100, <span class="comment">// L1D misses outstanding duration in core cycles</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        L1D_PEND_MISS__MASK__SKL_L1D_PEND_MISS__FB_FULL = 0x200, <span class="comment">// Number of times a request needed a fill buffer (FB) entry but there was no entry available for it. That is the FB unavailability was dominant reason for blocking the request. A request includes cacheable/uncacheable demands load</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        L1D_PEND_MISS__MASK__SKL_L1D_PEND_MISS__PENDING_CYCLES = 0x100 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with L1D misses outstanding</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        L1D_PEND_MISS__MASK__SKL_L1D_PEND_MISS__PENDING_CYCLES_ANY = 0x100 | (1 &lt;&lt; INTEL_X86_CMASK_BIT) | INTEL_X86_MOD_ANY, <span class="comment">// Cycles with L1D load misses outstanding from any thread</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        L1D_PEND_MISS__MASK__SKL_L1D_PEND_MISS__OCCURRENCES = 0x100 | INTEL_X86_MOD_EDGE | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number L1D miss outstanding</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        L1D_PEND_MISS__MASK__SKL_L1D_PEND_MISS__EDGE = 0x100 | INTEL_X86_MOD_EDGE | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number L1D miss outstanding</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        L2_LINES_IN = 0xf1, <span class="comment">// L2 lines allocated</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        L2_LINES_IN__MASK__SKL_L2_LINES_IN__ALL = 0x1f00, <span class="comment">// L2 cache lines filling L2</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        L2_LINES_IN__MASK__SKL_L2_LINES_IN__ANY = 0x1f00, <span class="comment">// L2 cache lines filling L2</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        L2_LINES_OUT = 0xf2, <span class="comment">// L2 lines evicted</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        L2_LINES_OUT__MASK__SKL_L2_LINES_OUT__NON_SILENT = 0x200, <span class="comment">// Counts the number of lines that are evicted by L2 cache when triggered by an L2 cache fill. Those lines can be either in modified state or clean state. Modified lines may either be written back to L3 or directly written to memory and not allocated in L3.  Clean lines may either be allocated in L3 or dropped</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        L2_LINES_OUT__MASK__SKL_L2_LINES_OUT__USELESS_HWPREF = 0x400, <span class="comment">// Counts the number of lines that have been hardware prefetched but not used and now evicted by L2 cache</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        L2_LINES_OUT__MASK__SKL_L2_LINES_OUT__USELESS_HWPF = 0x400, <span class="comment">// Counts the number of lines that have been hardware prefetched but not used and now evicted by L2 cache</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        L2_LINES_OUT__MASK__SKL_L2_LINES_OUT__SILENT = 0x100, <span class="comment">// Counts the number of lines that are silently dropped by L2 cache when triggered by an L2 cache fill. These lines are typically in Shared state. This is a per-core event.</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        L2_RQSTS = 0x24, <span class="comment">// L2 requests</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        L2_RQSTS__MASK__SKL_L2_RQSTS__DEMAND_DATA_RD_MISS = 0x2100, <span class="comment">// Demand Data Read requests that miss L2 cache</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        L2_RQSTS__MASK__SKL_L2_RQSTS__DEMAND_DATA_RD_HIT = 0xc100, <span class="comment">// Demand Data Read requests</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        L2_RQSTS__MASK__SKL_L2_RQSTS__DEMAND_RFO_MISS = 0x2200, <span class="comment">// RFO requests that miss L2 cache</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        L2_RQSTS__MASK__SKL_L2_RQSTS__RFO_MISS = 0x2200, <span class="comment">// RFO requests that miss L2 cache</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        L2_RQSTS__MASK__SKL_L2_RQSTS__DEMAND_RFO_HIT = 0xc200, <span class="comment">// RFO requests that hit L2 cache</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        L2_RQSTS__MASK__SKL_L2_RQSTS__RFO_HIT = 0x4200, <span class="comment">// RFO requests that hit L2 cache</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        L2_RQSTS__MASK__SKL_L2_RQSTS__CODE_RD_MISS = 0x2400, <span class="comment">// L2 cache misses when fetching instructions</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        L2_RQSTS__MASK__SKL_L2_RQSTS__ALL_DEMAND_MISS = 0x2700, <span class="comment">// All demand requests that miss the L2 cache</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        L2_RQSTS__MASK__SKL_L2_RQSTS__CODE_RD_HIT = 0xc400, <span class="comment">// L2 cache hits when fetching instructions</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        L2_RQSTS__MASK__SKL_L2_RQSTS__MISS = 0x3f00, <span class="comment">// All requests that miss the L2 cache</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        L2_RQSTS__MASK__SKL_L2_RQSTS__PF_MISS = 0x3800, <span class="comment">// Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that miss L2 cache</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        L2_RQSTS__MASK__SKL_L2_RQSTS__PF_HIT = 0xd800, <span class="comment">// Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that hit L2 cache</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        L2_RQSTS__MASK__SKL_L2_RQSTS__ALL_DEMAND_DATA_RD = 0xe100, <span class="comment">// Any data read request to L2 cache</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        L2_RQSTS__MASK__SKL_L2_RQSTS__ALL_RFO = 0xe200, <span class="comment">// Any data RFO request to L2 cache</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        L2_RQSTS__MASK__SKL_L2_RQSTS__ALL_CODE_RD = 0xe400, <span class="comment">// Any code read request to L2 cache</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        L2_RQSTS__MASK__SKL_L2_RQSTS__ALL_DEMAND_REFERENCES = 0xe700, <span class="comment">// All demand requests to L2 cache</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        L2_RQSTS__MASK__SKL_L2_RQSTS__ALL_PF = 0xf800, <span class="comment">// Any L2 HW prefetch request to L2 cache</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        L2_RQSTS__MASK__SKL_L2_RQSTS__REFERENCES = 0xff00, <span class="comment">// All requests to L2 cache</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        L2_TRANS = 0xf0, <span class="comment">// L2 transactions</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        L2_TRANS__MASK__SKL_L2_TRANS__L2_WB = 0x4000, <span class="comment">// L2 writebacks that access L2 cache</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        LD_BLOCKS = 0x3, <span class="comment">// Blocking loads</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        LD_BLOCKS__MASK__SKL_LD_BLOCKS__STORE_FORWARD = 0x200, <span class="comment">// Counts the number of loads blocked by overlapping with store buffer entries that cannot be forwarded</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        LD_BLOCKS__MASK__SKL_LD_BLOCKS__NO_SR = 0x800, <span class="comment">// number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        LD_BLOCKS_PARTIAL = 0x7, <span class="comment">// Partial load blocks</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        LD_BLOCKS_PARTIAL__MASK__SKL_LD_BLOCKS_PARTIAL__ADDRESS_ALIAS = 0x100, <span class="comment">// False dependencies in MOB due to partial compare on address</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        LOAD_HIT_PRE = 0x4c, <span class="comment">// Load dispatches</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        LOAD_HIT_PRE__MASK__SKL_LOAD_HIT_PRE__SW_PF = 0x100, <span class="comment">// Demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        LOCK_CYCLES = 0x63, <span class="comment">// Locked cycles in L1D and L2</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        LOCK_CYCLES__MASK__SKL_LOCK_CYCLES__CACHE_LOCK_DURATION = 0x200, <span class="comment">// cycles that the L1D is locked</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        LONGEST_LAT_CACHE = 0x2e, <span class="comment">// L3 cache</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        LONGEST_LAT_CACHE__MASK__SKL_LONGEST_LAT_CACHE__MISS = 0x4100, <span class="comment">// Core-originated cacheable demand requests missed LLC - architectural event</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        LONGEST_LAT_CACHE__MASK__SKL_LONGEST_LAT_CACHE__REFERENCE = 0x4f00, <span class="comment">// Core-originated cacheable demand requests that refer to LLC - architectural event</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        MACHINE_CLEARS = 0xc3, <span class="comment">// Machine clear asserted</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        MACHINE_CLEARS__MASK__SKL_MACHINE_CLEARS__COUNT = 0x100| (1 &lt;&lt; INTEL_X86_CMASK_BIT) | (1 &lt;&lt; INTEL_X86_EDGE_BIT), <span class="comment">// Number of machine clears (Nukes) of any type</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        MACHINE_CLEARS__MASK__SKL_MACHINE_CLEARS__MEMORY_ORDERING = 0x200, <span class="comment">// Number of Memory Ordering Machine Clears detected</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        MACHINE_CLEARS__MASK__SKL_MACHINE_CLEARS__SMC = 0x400, <span class="comment">// Number of Self-modifying code (SMC) Machine Clears detected</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        MEM_LOAD_L3_HIT_RETIRED = 0xd2, <span class="comment">// L3 hit load uops retired (Precise Event)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        MEM_LOAD_L3_HIT_RETIRED__MASK__SKL_MEM_LOAD_L3_HIT_RETIRED__XSNP_MISS = 0x100, <span class="comment">// Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        MEM_LOAD_L3_HIT_RETIRED__MASK__SKL_MEM_LOAD_L3_HIT_RETIRED__XSNP_HIT = 0x200, <span class="comment">// Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        MEM_LOAD_L3_HIT_RETIRED__MASK__SKL_MEM_LOAD_L3_HIT_RETIRED__XSNP_HITM = 0x400, <span class="comment">// Load had HitM Response from a core on same socket (shared L3). (Non PEBS</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        MEM_LOAD_L3_HIT_RETIRED__MASK__SKL_MEM_LOAD_L3_HIT_RETIRED__XSNP_NONE = 0x800, <span class="comment">// Retired load uops which data sources were hits in L3 without snoops required</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        MEM_LOAD_UOPS_L3_HIT_RETIRED = 0xd2, <span class="comment">// L3 hit load uops retired (Precise Event)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        MEM_LOAD_UOPS_L3_HIT_RETIRED__MASK__SKL_MEM_LOAD_L3_HIT_RETIRED__XSNP_MISS = 0x100, <span class="comment">// Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        MEM_LOAD_UOPS_L3_HIT_RETIRED__MASK__SKL_MEM_LOAD_L3_HIT_RETIRED__XSNP_HIT = 0x200, <span class="comment">// Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        MEM_LOAD_UOPS_L3_HIT_RETIRED__MASK__SKL_MEM_LOAD_L3_HIT_RETIRED__XSNP_HITM = 0x400, <span class="comment">// Load had HitM Response from a core on same socket (shared L3). (Non PEBS</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        MEM_LOAD_UOPS_L3_HIT_RETIRED__MASK__SKL_MEM_LOAD_L3_HIT_RETIRED__XSNP_NONE = 0x800, <span class="comment">// Retired load uops which data sources were hits in L3 without snoops required</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        MEM_LOAD_UOPS_LLC_HIT_RETIRED = 0xd2, <span class="comment">// L3 hit load uops retired (Precise Event)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        MEM_LOAD_UOPS_LLC_HIT_RETIRED__MASK__SKL_MEM_LOAD_L3_HIT_RETIRED__XSNP_MISS = 0x100, <span class="comment">// Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        MEM_LOAD_UOPS_LLC_HIT_RETIRED__MASK__SKL_MEM_LOAD_L3_HIT_RETIRED__XSNP_HIT = 0x200, <span class="comment">// Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        MEM_LOAD_UOPS_LLC_HIT_RETIRED__MASK__SKL_MEM_LOAD_L3_HIT_RETIRED__XSNP_HITM = 0x400, <span class="comment">// Load had HitM Response from a core on same socket (shared L3). (Non PEBS</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        MEM_LOAD_UOPS_LLC_HIT_RETIRED__MASK__SKL_MEM_LOAD_L3_HIT_RETIRED__XSNP_NONE = 0x800, <span class="comment">// Retired load uops which data sources were hits in L3 without snoops required</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        MEM_LOAD_L3_MISS_RETIRED = 0xd3, <span class="comment">// L3 miss load uops retired (Precise Event)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        MEM_LOAD_L3_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__LOCAL_DRAM = 0x100, <span class="comment">// Retired load instructions which data sources missed L3 but serviced from local dram</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        MEM_LOAD_L3_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_DRAM = 0x200, <span class="comment">// Retired load instructions which data sources missed L3 but serviced from remote dram</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        MEM_LOAD_L3_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_HITM = 0x400, <span class="comment">// Retired load instructions whose data sources was remote HITM</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        MEM_LOAD_L3_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_FWD = 0x800, <span class="comment">// Retired load instructions whose data sources was forwarded from a remote cache</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        MEM_LOAD_L3_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_DRAM = 0x200, <span class="comment">// Retired load instructions which data sources missed L3 but serviced from remote dram</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        MEM_LOAD_L3_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_HITM = 0x400, <span class="comment">// Retired load instructions whose data sources was remote HITM</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        MEM_LOAD_L3_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_FWD = 0x800, <span class="comment">// Retired load instructions whose data sources was forwarded from a remote cache</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        MEM_LOAD_L3_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_PMM = 0x1000, <span class="comment">// Retired load instructions with remote persistent memory as the data source which missed all caches</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        MEM_LOAD_UOPS_L3_MISS_RETIRED = 0xd3, <span class="comment">// L3 miss load uops retired (Precise Event)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        MEM_LOAD_UOPS_L3_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__LOCAL_DRAM = 0x100, <span class="comment">// Retired load instructions which data sources missed L3 but serviced from local dram</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        MEM_LOAD_UOPS_L3_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_DRAM = 0x200, <span class="comment">// Retired load instructions which data sources missed L3 but serviced from remote dram</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        MEM_LOAD_UOPS_L3_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_HITM = 0x400, <span class="comment">// Retired load instructions whose data sources was remote HITM</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        MEM_LOAD_UOPS_L3_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_FWD = 0x800, <span class="comment">// Retired load instructions whose data sources was forwarded from a remote cache</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        MEM_LOAD_UOPS_L3_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_DRAM = 0x200, <span class="comment">// Retired load instructions which data sources missed L3 but serviced from remote dram</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        MEM_LOAD_UOPS_L3_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_HITM = 0x400, <span class="comment">// Retired load instructions whose data sources was remote HITM</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        MEM_LOAD_UOPS_L3_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_FWD = 0x800, <span class="comment">// Retired load instructions whose data sources was forwarded from a remote cache</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        MEM_LOAD_UOPS_L3_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_PMM = 0x1000, <span class="comment">// Retired load instructions with remote persistent memory as the data source which missed all caches</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        MEM_LOAD_UOPS_LLC_MISS_RETIRED = 0xd3, <span class="comment">// L3 miss load uops retired (Precise Event)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        MEM_LOAD_UOPS_LLC_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__LOCAL_DRAM = 0x100, <span class="comment">// Retired load instructions which data sources missed L3 but serviced from local dram</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        MEM_LOAD_UOPS_LLC_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_DRAM = 0x200, <span class="comment">// Retired load instructions which data sources missed L3 but serviced from remote dram</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        MEM_LOAD_UOPS_LLC_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_HITM = 0x400, <span class="comment">// Retired load instructions whose data sources was remote HITM</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        MEM_LOAD_UOPS_LLC_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_FWD = 0x800, <span class="comment">// Retired load instructions whose data sources was forwarded from a remote cache</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        MEM_LOAD_UOPS_LLC_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_DRAM = 0x200, <span class="comment">// Retired load instructions which data sources missed L3 but serviced from remote dram</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        MEM_LOAD_UOPS_LLC_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_HITM = 0x400, <span class="comment">// Retired load instructions whose data sources was remote HITM</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        MEM_LOAD_UOPS_LLC_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_FWD = 0x800, <span class="comment">// Retired load instructions whose data sources was forwarded from a remote cache</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        MEM_LOAD_UOPS_LLC_MISS_RETIRED__MASK__SKL_MEM_LOAD_L3_MISS_RETIRED__REMOTE_PMM = 0x1000, <span class="comment">// Retired load instructions with remote persistent memory as the data source which missed all caches</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        MEM_LOAD_RETIRED = 0xd1, <span class="comment">// Retired load uops (Precise Event)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        MEM_LOAD_RETIRED__MASK__SKL_MEM_LOAD_RETIRED__L1_HIT = 0x100, <span class="comment">// Retired load uops with L1 cache hits as data source</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        MEM_LOAD_RETIRED__MASK__SKL_MEM_LOAD_RETIRED__L2_HIT = 0x200, <span class="comment">// Retired load uops with L2 cache hits as data source</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        MEM_LOAD_RETIRED__MASK__SKL_MEM_LOAD_RETIRED__L3_HIT = 0x400, <span class="comment">// Retired load uops with L3 cache hits as data source</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        MEM_LOAD_RETIRED__MASK__SKL_MEM_LOAD_RETIRED__L1_MISS = 0x800, <span class="comment">// Retired load uops which missed the L1D</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        MEM_LOAD_RETIRED__MASK__SKL_MEM_LOAD_RETIRED__L2_MISS = 0x1000, <span class="comment">// Retired load uops which missed the L2. Unknown data source excluded</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        MEM_LOAD_RETIRED__MASK__SKL_MEM_LOAD_RETIRED__L3_MISS = 0x2000, <span class="comment">// Retired load uops which missed the L3</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        MEM_LOAD_RETIRED__MASK__SKL_MEM_LOAD_RETIRED__HIT_LFB = 0x4000, <span class="comment">// Retired load uops which missed L1 but hit line fill buffer (LFB)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        MEM_LOAD_RETIRED__MASK__SKL_MEM_LOAD_RETIRED__FB_HIT = 0x4000, <span class="comment">// Retired load uops which missed L1 but hit line fill buffer (LFB)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        MEM_LOAD_RETIRED__MASK__SKL_MEM_LOAD_RETIRED__LOCAL_PMM = 0x8000, <span class="comment">// Retired load instructions with local persistent memory as the data source where the request missed all the caches</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        MEM_LOAD_UOPS_RETIRED = 0xd1, <span class="comment">// Retired load uops (Precise Event)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__SKL_MEM_LOAD_RETIRED__L1_HIT = 0x100, <span class="comment">// Retired load uops with L1 cache hits as data source</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__SKL_MEM_LOAD_RETIRED__L2_HIT = 0x200, <span class="comment">// Retired load uops with L2 cache hits as data source</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__SKL_MEM_LOAD_RETIRED__L3_HIT = 0x400, <span class="comment">// Retired load uops with L3 cache hits as data source</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__SKL_MEM_LOAD_RETIRED__L1_MISS = 0x800, <span class="comment">// Retired load uops which missed the L1D</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__SKL_MEM_LOAD_RETIRED__L2_MISS = 0x1000, <span class="comment">// Retired load uops which missed the L2. Unknown data source excluded</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__SKL_MEM_LOAD_RETIRED__L3_MISS = 0x2000, <span class="comment">// Retired load uops which missed the L3</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__SKL_MEM_LOAD_RETIRED__HIT_LFB = 0x4000, <span class="comment">// Retired load uops which missed L1 but hit line fill buffer (LFB)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__SKL_MEM_LOAD_RETIRED__FB_HIT = 0x4000, <span class="comment">// Retired load uops which missed L1 but hit line fill buffer (LFB)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__SKL_MEM_LOAD_RETIRED__LOCAL_PMM = 0x8000, <span class="comment">// Retired load instructions with local persistent memory as the data source where the request missed all the caches</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        MEM_TRANS_RETIRED = 0xcd, <span class="comment">// Memory transactions retired (Precise Event)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        MEM_TRANS_RETIRED__MASK__SKL_MEM_TRANS_RETIRED__LOAD_LATENCY = 0x100, <span class="comment">// Memory load instructions retired above programmed clocks</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        MEM_TRANS_RETIRED__MASK__SKL_MEM_TRANS_RETIRED__LATENCY_ABOVE_THRESHOLD = 0x100, <span class="comment">// Memory load instructions retired above programmed clocks</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        MEM_INST_RETIRED = 0xd0, <span class="comment">// Memory instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        MEM_INST_RETIRED__MASK__SKL_MEM_INST_RETIRED__STLB_MISS_LOADS = 0x1100, <span class="comment">// Load uops with true STLB miss retired to architected path</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        MEM_INST_RETIRED__MASK__SKL_MEM_INST_RETIRED__STLB_MISS_STORES = 0x1200, <span class="comment">// Store uops with true STLB miss retired to architected path</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        MEM_INST_RETIRED__MASK__SKL_MEM_INST_RETIRED__LOCK_LOADS = 0x2100, <span class="comment">// Load uops with locked access retired</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        MEM_INST_RETIRED__MASK__SKL_MEM_INST_RETIRED__SPLIT_LOADS = 0x4100, <span class="comment">// Line-splitted load uops retired</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        MEM_INST_RETIRED__MASK__SKL_MEM_INST_RETIRED__SPLIT_STORES = 0x4200, <span class="comment">// Line-splitted store uops retired</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        MEM_INST_RETIRED__MASK__SKL_MEM_INST_RETIRED__ALL_LOADS = 0x8100, <span class="comment">// All load uops retired</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        MEM_INST_RETIRED__MASK__SKL_MEM_INST_RETIRED__ALL_STORES = 0x8200, <span class="comment">// All store uops retired</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        MEM_INST_RETIRED__MASK__SKL_MEM_INST_RETIRED__ANY = 0x8300, <span class="comment">// All retired memory instructions</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        MEM_UOPS_RETIRED = 0xd0, <span class="comment">// Memory instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        MEM_UOPS_RETIRED__MASK__SKL_MEM_INST_RETIRED__STLB_MISS_LOADS = 0x1100, <span class="comment">// Load uops with true STLB miss retired to architected path</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        MEM_UOPS_RETIRED__MASK__SKL_MEM_INST_RETIRED__STLB_MISS_STORES = 0x1200, <span class="comment">// Store uops with true STLB miss retired to architected path</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        MEM_UOPS_RETIRED__MASK__SKL_MEM_INST_RETIRED__LOCK_LOADS = 0x2100, <span class="comment">// Load uops with locked access retired</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        MEM_UOPS_RETIRED__MASK__SKL_MEM_INST_RETIRED__SPLIT_LOADS = 0x4100, <span class="comment">// Line-splitted load uops retired</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        MEM_UOPS_RETIRED__MASK__SKL_MEM_INST_RETIRED__SPLIT_STORES = 0x4200, <span class="comment">// Line-splitted store uops retired</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        MEM_UOPS_RETIRED__MASK__SKL_MEM_INST_RETIRED__ALL_LOADS = 0x8100, <span class="comment">// All load uops retired</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        MEM_UOPS_RETIRED__MASK__SKL_MEM_INST_RETIRED__ALL_STORES = 0x8200, <span class="comment">// All store uops retired</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        MEM_UOPS_RETIRED__MASK__SKL_MEM_INST_RETIRED__ANY = 0x8300, <span class="comment">// All retired memory instructions</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        MISALIGN_MEM_REF = 0x5, <span class="comment">// Misaligned memory references</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        MISALIGN_MEM_REF__MASK__SKL_MISALIGN_MEM_REF__LOADS = 0x100, <span class="comment">// Speculative cache-line split load uops dispatched to the L1D</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        MISALIGN_MEM_REF__MASK__SKL_MISALIGN_MEM_REF__STORES = 0x200, <span class="comment">// Speculative cache-line split store-address uops dispatched to L1D</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        MOVE_ELIMINATION = 0x58, <span class="comment">// Move Elimination</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        MOVE_ELIMINATION__MASK__SKL_MOVE_ELIMINATION__INT_ELIMINATED = 0x100, <span class="comment">// Number of integer Move Elimination candidate uops that were eliminated</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        MOVE_ELIMINATION__MASK__SKL_MOVE_ELIMINATION__SIMD_ELIMINATED = 0x200, <span class="comment">// Number of SIMD Move Elimination candidate uops that were eliminated</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        MOVE_ELIMINATION__MASK__SKL_MOVE_ELIMINATION__INT_NOT_ELIMINATED = 0x400, <span class="comment">// Number of integer Move Elimination candidate uops that were not eliminated</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        MOVE_ELIMINATION__MASK__SKL_MOVE_ELIMINATION__SIMD_NOT_ELIMINATED = 0x800, <span class="comment">// Number of SIMD Move Elimination candidate uops that were not eliminated</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        OFFCORE_REQUESTS = 0xb0, <span class="comment">// Demand Data Read requests sent to uncore</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        OFFCORE_REQUESTS__MASK__SKL_OFFCORE_REQUESTS__DEMAND_DATA_RD = 0x100, <span class="comment">// Demand data read requests sent to uncore (use with HT off only)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        OFFCORE_REQUESTS__MASK__SKL_OFFCORE_REQUESTS__DEMAND_CODE_RD = 0x200, <span class="comment">// Demand code read requests sent to uncore (use with HT off only)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        OFFCORE_REQUESTS__MASK__SKL_OFFCORE_REQUESTS__DEMAND_RFO = 0x400, <span class="comment">// Demand RFOs requests sent to uncore (use with HT off only)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        OFFCORE_REQUESTS__MASK__SKL_OFFCORE_REQUESTS__ALL_DATA_RD = 0x800, <span class="comment">// Data read requests sent to uncore (use with HT off only)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        OFFCORE_REQUESTS__MASK__SKL_OFFCORE_REQUESTS__ALL_REQUESTS = 0x8000, <span class="comment">// Number of memory transactions that reached the superqueue (SQ)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        OFFCORE_REQUESTS__MASK__SKL_OFFCORE_REQUESTS__L3_MISS_DEMAND_DATA_RD = 0x1000, <span class="comment">// Number of demand data read requests which missed the L3 cache</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        OTHER_ASSISTS = 0xc1, <span class="comment">// Software assist</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        OTHER_ASSISTS__MASK__SKL_OTHER_ASSISTS__ANY = 0x3f00, <span class="comment">// Number of times a microcode assist is invoked by HW other than FP-assist. Examples include AD (page Access Dirty) and AVX* related assists</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        RESOURCE_STALLS = 0xa2, <span class="comment">// Cycles Allocation is stalled due to Resource Related reason</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        RESOURCE_STALLS__MASK__SKL_RESOURCE_STALLS__ANY = 0x100, <span class="comment">// Cycles Allocation is stalled due to Resource Related reason</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        RESOURCE_STALLS__MASK__SKL_RESOURCE_STALLS__ALL = 0x100, <span class="comment">// Cycles Allocation is stalled due to Resource Related reason</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        RESOURCE_STALLS__MASK__SKL_RESOURCE_STALLS__RS = 0x400, <span class="comment">// Stall cycles caused by absence of eligible entries in Reservation Station (RS)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        RESOURCE_STALLS__MASK__SKL_RESOURCE_STALLS__SB = 0x800, <span class="comment">// Cycles Allocator is stalled due to Store Buffer full (not including draining from synch)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        RESOURCE_STALLS__MASK__SKL_RESOURCE_STALLS__ROB = 0x1000, <span class="comment">// ROB full stall cycles</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        ROB_MISC_EVENTS = 0xcc, <span class="comment">// ROB miscellaneous events</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        ROB_MISC_EVENTS__MASK__SKL_ROB_MISC_EVENTS__LBR_INSERTS = 0x2000, <span class="comment">// Count each time an new Last Branch Record (LBR) is inserted</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        ROB_MISC_EVENTS__MASK__SKL_ROB_MISC_EVENTS__PAUSE_INST = 0x4000, <span class="comment">// Count number of retired PAUSE instructions (that do not end up with a VMEXIT to the VMM; TSX aborted instructions may be counted). This event is not supported on first SKL and KBL processors</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        RS_EVENTS = 0x5e, <span class="comment">// Reservation Station</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        RS_EVENTS__MASK__SKL_RS_EVENTS__EMPTY_CYCLES = 0x100, <span class="comment">// Cycles the Reservation Station (RS) is empty for this thread</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        RS_EVENTS__MASK__SKL_RS_EVENTS__EMPTY_END = 0x100 | INTEL_X86_MOD_INV |  (1 &lt;&lt; INTEL_X86_CMASK_BIT) | INTEL_X86_MOD_EDGE, <span class="comment">// Number of times the reservation station (RS) was empty</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        RTM_RETIRED = 0xc9, <span class="comment">// Restricted Transaction Memory execution (Precise Event)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        RTM_RETIRED__MASK__SKL_RTM_RETIRED__START = 0x100, <span class="comment">// Number of times an RTM execution started</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        RTM_RETIRED__MASK__SKL_RTM_RETIRED__COMMIT = 0x200, <span class="comment">// Number of times an RTM execution successfully committed</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        RTM_RETIRED__MASK__SKL_RTM_RETIRED__ABORTED = 0x400, <span class="comment">// Number of times an RTM execution aborted due to any reasons (multiple categories may count as one) (Precise Event)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        RTM_RETIRED__MASK__SKL_RTM_RETIRED__ABORTED_MEM = 0x800, <span class="comment">// Number of times an RTM execution aborted due to various memory events</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        RTM_RETIRED__MASK__SKL_RTM_RETIRED__ABORTED_TMR = 0x1000, <span class="comment">// Number of times an RTM execution aborted due to uncommon conditions</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        RTM_RETIRED__MASK__SKL_RTM_RETIRED__ABORTED_UNFRIENDLY = 0x2000, <span class="comment">// Number of times an RTM execution aborted due to RTM-unfriendly instructions</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        RTM_RETIRED__MASK__SKL_RTM_RETIRED__ABORTED_MEMTYPE = 0x4000, <span class="comment">// Number of times an RTM execution aborted due to incompatible memory type</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        RTM_RETIRED__MASK__SKL_RTM_RETIRED__ABORTED_EVENTS = 0x8000, <span class="comment">// Number of times an RTM execution aborted due to none of the other 4 reasons (e.g.</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        TLB_FLUSH = 0xbd, <span class="comment">// TLB flushes</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        TLB_FLUSH__MASK__SKL_TLB_FLUSH__DTLB_THREAD = 0x100, <span class="comment">// Count number of DTLB flushes of thread-specific entries</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        TLB_FLUSH__MASK__SKL_TLB_FLUSH__STLB_ANY = 0x2000, <span class="comment">// Count number of any STLB flushes</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        UOPS_EXECUTED = 0xb1, <span class="comment">// Uops executed</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        UOPS_EXECUTED__MASK__SKL_UOPS_EXECUTED__THREAD = 0x100, <span class="comment">// Number of uops executed per thread in each cycle</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        UOPS_EXECUTED__MASK__SKL_UOPS_EXECUTED__THREAD_CYCLES_GE_1 = 0x100 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles with at least 1 uop is executed per thread</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        UOPS_EXECUTED__MASK__SKL_UOPS_EXECUTED__THREAD_CYCLES_GE_2 = 0x100 | (0x2 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles with at least 2 uops are executed per thread</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        UOPS_EXECUTED__MASK__SKL_UOPS_EXECUTED__THREAD_CYCLES_GE_3 = 0x100 | (0x3 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles with at least 3 uops are executed per thread</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        UOPS_EXECUTED__MASK__SKL_UOPS_EXECUTED__THREAD_CYCLES_GE_4 = 0x100 | (0x4 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles with at least 4 uops are executed per thread</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        UOPS_EXECUTED__MASK__SKL_UOPS_EXECUTED__CORE = 0x200, <span class="comment">// Number of uops executed from any thread in each cycle</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        UOPS_EXECUTED__MASK__SKL_UOPS_EXECUTED__CORE_CYCLES_GE_1 = 0x200 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles with at least 1 uop is executed for any thread</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        UOPS_EXECUTED__MASK__SKL_UOPS_EXECUTED__CORE_CYCLES_GE_2 = 0x200 | (0x2 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles with at least 2 uops are executed for any thread</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        UOPS_EXECUTED__MASK__SKL_UOPS_EXECUTED__CORE_CYCLES_GE_3 = 0x200 | (0x3 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles with at least 3 uops are executed for any thread</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        UOPS_EXECUTED__MASK__SKL_UOPS_EXECUTED__CORE_CYCLES_GE_4 = 0x200 | (0x4 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles with at least 4 uops are executed for any thread</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        UOPS_EXECUTED__MASK__SKL_UOPS_EXECUTED__STALL_CYCLES = 0x100 | INTEL_X86_MOD_INV | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles with no uops executed by thread</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        UOPS_EXECUTED__MASK__SKL_UOPS_EXECUTED__CORE_CYCLES_NONE = 0x200 | INTEL_X86_MOD_INV | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles with no uops executed from any thread</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        UOPS_EXECUTED__MASK__SKL_UOPS_EXECUTED__X87 = 0x1000, <span class="comment">// Number of x87 uops executed per thread</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        LSD = 0xa8, <span class="comment">// Loop stream detector</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        LSD__MASK__SKL_LSD__UOPS = 0x100, <span class="comment">// Number of uops delivered by the Loop Stream Detector (LSD)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        LSD__MASK__SKL_LSD__CYCLES_4_UOPS = 0x100| (0x4 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles the LSD delivered 4 uops which did not come from the decoder</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        LSD__MASK__SKL_LSD__CYCLES_ACTIVE = 0x100| (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles the LSD delivered uops which did not come from the decoder</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        UOPS_DISPATCHED_PORT = 0xa1, <span class="comment">// Uops dispatched to specific ports</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_0 = 0x100, <span class="comment">// Cycles which a Uop is executed on port 0</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_1 = 0x200, <span class="comment">// Cycles which a Uop is executed on port 1</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_2 = 0x400, <span class="comment">// Cycles which a Uop is executed on port 2</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_3 = 0x800, <span class="comment">// Cycles which a Uop is executed on port 3</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_4 = 0x1000, <span class="comment">// Cycles which a Uop is executed on port 4</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_5 = 0x2000, <span class="comment">// Cycles which a Uop is executed on port 5</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_6 = 0x4000, <span class="comment">// Cycles which a Uop is executed on port 6</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_7 = 0x8000, <span class="comment">// Cycles which a Uop is executed on port 7</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_0_CORE = 0x100 | INTEL_X86_MOD_ANY, <span class="comment">// tbd</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_1_CORE = 0x200 | INTEL_X86_MOD_ANY, <span class="comment">// tbd</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_2_CORE = 0x400 | INTEL_X86_MOD_ANY, <span class="comment">// tbd</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_3_CORE = 0x800 | INTEL_X86_MOD_ANY, <span class="comment">// tbd</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_4_CORE = 0x1000 | INTEL_X86_MOD_ANY, <span class="comment">// tbd</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_5_CORE = 0x2000 | INTEL_X86_MOD_ANY, <span class="comment">// tbd</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_6_CORE = 0x4000 | INTEL_X86_MOD_ANY, <span class="comment">// tbd</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_7_CORE = 0x8000 | INTEL_X86_MOD_ANY, <span class="comment">// tbd</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        UOPS_DISPATCHED = 0xa1, <span class="comment">// Uops dispatched to specific ports</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        UOPS_DISPATCHED__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_0 = 0x100, <span class="comment">// Cycles which a Uop is executed on port 0</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        UOPS_DISPATCHED__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_1 = 0x200, <span class="comment">// Cycles which a Uop is executed on port 1</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        UOPS_DISPATCHED__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_2 = 0x400, <span class="comment">// Cycles which a Uop is executed on port 2</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        UOPS_DISPATCHED__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_3 = 0x800, <span class="comment">// Cycles which a Uop is executed on port 3</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        UOPS_DISPATCHED__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_4 = 0x1000, <span class="comment">// Cycles which a Uop is executed on port 4</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        UOPS_DISPATCHED__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_5 = 0x2000, <span class="comment">// Cycles which a Uop is executed on port 5</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        UOPS_DISPATCHED__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_6 = 0x4000, <span class="comment">// Cycles which a Uop is executed on port 6</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        UOPS_DISPATCHED__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_7 = 0x8000, <span class="comment">// Cycles which a Uop is executed on port 7</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        UOPS_DISPATCHED__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_0_CORE = 0x100 | INTEL_X86_MOD_ANY, <span class="comment">// tbd</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        UOPS_DISPATCHED__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_1_CORE = 0x200 | INTEL_X86_MOD_ANY, <span class="comment">// tbd</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        UOPS_DISPATCHED__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_2_CORE = 0x400 | INTEL_X86_MOD_ANY, <span class="comment">// tbd</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        UOPS_DISPATCHED__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_3_CORE = 0x800 | INTEL_X86_MOD_ANY, <span class="comment">// tbd</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        UOPS_DISPATCHED__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_4_CORE = 0x1000 | INTEL_X86_MOD_ANY, <span class="comment">// tbd</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        UOPS_DISPATCHED__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_5_CORE = 0x2000 | INTEL_X86_MOD_ANY, <span class="comment">// tbd</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        UOPS_DISPATCHED__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_6_CORE = 0x4000 | INTEL_X86_MOD_ANY, <span class="comment">// tbd</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        UOPS_DISPATCHED__MASK__SKL_UOPS_DISPATCHED_PORT__PORT_7_CORE = 0x8000 | INTEL_X86_MOD_ANY, <span class="comment">// tbd</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        UOPS_ISSUED = 0xe, <span class="comment">// Uops issued</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        UOPS_ISSUED__MASK__SKL_UOPS_ISSUED__ANY = 0x100, <span class="comment">// Number of Uops issued by the Resource Allocation Table (RAT) to the Reservation Station (RS)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        UOPS_ISSUED__MASK__SKL_UOPS_ISSUED__ALL = 0x100, <span class="comment">// Number of Uops issued by the Resource Allocation Table (RAT) to the Reservation Station (RS)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        UOPS_ISSUED__MASK__SKL_UOPS_ISSUED__VECTOR_WIDTH_MISMATCH = 0x200, <span class="comment">// Number of blend uops issued by the Resource Allocation table (RAT) to the Reservation Station (RS) in order to preserve upper bits of vector registers</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        UOPS_ISSUED__MASK__SKL_UOPS_ISSUED__FLAGS_MERGE = 0x1000, <span class="comment">// Number of flags-merge uops being allocated. Such uops adds delay</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        UOPS_ISSUED__MASK__SKL_UOPS_ISSUED__SLOW_LEA = 0x2000, <span class="comment">// Number of slow LEA or similar uops allocated. Such uop has 3 sources regardless if result of LEA instruction or not</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        UOPS_ISSUED__MASK__SKL_UOPS_ISSUED__SINGLE_MUL = 0x4000, <span class="comment">// Number of Multiply packed/scalar single precision uops allocated</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        UOPS_ISSUED__MASK__SKL_UOPS_ISSUED__STALL_CYCLES = 0x100 | INTEL_X86_MOD_INV | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Counts the number of cycles no uops issued by this thread</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        UOPS_ISSUED__MASK__SKL_UOPS_ISSUED__CORE_STALL_CYCLES = 0x100 | INTEL_X86_MOD_ANY | INTEL_X86_MOD_INV | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Counts the number of cycles no uops issued on this core</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        ARITH = 0x14, <span class="comment">// Arithmetic uop</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        ARITH__MASK__SKL_ARITH__DIVIDER_ACTIVE = 0x100 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles when divider is busy executing divide or square root operations on integers or floating-points</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        ARITH__MASK__SKL_ARITH__FPU_DIV_ACTIVE = 0x100 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles when divider is busy executing divide or square root operations on integers or floating-points</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        UOPS_RETIRED = 0xc2, <span class="comment">// Uops retired (Precise Event)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        UOPS_RETIRED__MASK__SKL_UOPS_RETIRED__ALL = 0x100, <span class="comment">// All uops that actually retired</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        UOPS_RETIRED__MASK__SKL_UOPS_RETIRED__ANY = 0x100, <span class="comment">// All uops that actually retired</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        UOPS_RETIRED__MASK__SKL_UOPS_RETIRED__RETIRE_SLOTS = 0x200, <span class="comment">// number of retirement slots used non PEBS</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        UOPS_RETIRED__MASK__SKL_UOPS_RETIRED__STALL_CYCLES = 0x100 | INTEL_X86_MOD_INV | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles no executable uops retired (Precise Event)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        UOPS_RETIRED__MASK__SKL_UOPS_RETIRED__TOTAL_CYCLES = 0x100 | INTEL_X86_MOD_INV | (10 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles using always true condition applied to PEBS uops retired event</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        UOPS_RETIRED__MASK__SKL_UOPS_RETIRED__CORE_STALL_CYCLES = 0x100 | INTEL_X86_MOD_INV | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles no executable uops retired on core (Precise Event)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        UOPS_RETIRED__MASK__SKL_UOPS_RETIRED__STALL_OCCURRENCES = 0x100 | INTEL_X86_MOD_INV | INTEL_X86_MOD_EDGE| (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of transitions from stalled to unstalled execution (Precise Event)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        TX_MEM = 0x54, <span class="comment">// Transactional memory aborts</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        TX_MEM__MASK__SKL_TX_MEM__ABORT_CONFLICT = 0x100, <span class="comment">// Number of times a transactional abort was signaled due to data conflict on a transactionally accessed address</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        TX_MEM__MASK__SKL_TX_MEM__ABORT_CAPACITY = 0x200, <span class="comment">// Number of times a transactional abort was signaled due to data capacity limitation</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        TX_MEM__MASK__SKL_TX_MEM__ABORT_HLE_STORE_TO_ELIDED_LOCK = 0x400, <span class="comment">// Number of times a HLE transactional execution aborted due to a non xrelease prefixed instruction writing to an elided lock in the elision buffer</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        TX_MEM__MASK__SKL_TX_MEM__ABORT_HLE_ELISION_BUFFER_NOT_EMPTY = 0x800, <span class="comment">// Number of times a HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        TX_MEM__MASK__SKL_TX_MEM__ABORT_HLE_ELISION_BUFFER_MISMATCH = 0x1000, <span class="comment">// Number of times a HLE transaction execution aborted due to xrelease lock not satisfying the address and value requirements in the elision buffer</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        TX_MEM__MASK__SKL_TX_MEM__ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT = 0x2000, <span class="comment">// Number of times a HLE transaction execution aborted due to an unsupported read alignment from the elision buffer</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        TX_MEM__MASK__SKL_TX_MEM__ABORT_HLE_ELISION_BUFFER_FULL = 0x4000, <span class="comment">// Number of times a HLE clock could not be elided due to ElisionBufferAvailable being zero</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        TX_EXEC = 0x5d, <span class="comment">// Transactional execution</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        TX_EXEC__MASK__SKL_TX_EXEC__MISC1 = 0x100, <span class="comment">// Number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        TX_EXEC__MASK__SKL_TX_EXEC__MISC2 = 0x200, <span class="comment">// Number of times a class of instructions that may cause a transactional abort was executed inside a transactional region</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        TX_EXEC__MASK__SKL_TX_EXEC__MISC3 = 0x400, <span class="comment">// Number of times an instruction execution caused the supported nest count to be exceeded</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        TX_EXEC__MASK__SKL_TX_EXEC__MISC4 = 0x800, <span class="comment">// Number of times an instruction a xbegin instruction was executed inside HLE transactional region</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        TX_EXEC__MASK__SKL_TX_EXEC__MISC5 = 0x1000, <span class="comment">// Number of times an instruction with HLE xacquire prefix was executed inside a RTM transactional region</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING = 0x60, <span class="comment">// Outstanding offcore requests</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SKL_OFFCORE_REQUESTS_OUTSTANDING__ALL_DATA_RD_CYCLES = 0x800 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with cacheable data read transactions in the superQ (use with HT off only)</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SKL_OFFCORE_REQUESTS_OUTSTANDING__DEMAND_CODE_RD_CYCLES = 0x200 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with demand code reads transactions in the superQ (use with HT off only)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SKL_OFFCORE_REQUESTS_OUTSTANDING__CYCLES_WITH_DEMAND_CODE_RD = 0x200 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with demand code reads transactions in the superQ (use with HT off only)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SKL_OFFCORE_REQUESTS_OUTSTANDING__DEMAND_DATA_RD_CYCLES = 0x100 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with demand data read transactions in the superQ (use with HT off only)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SKL_OFFCORE_REQUESTS_OUTSTANDING__CYCLES_WITH_DEMAND_DATA_RD = 0x100 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with demand data read transactions in the superQ (use with HT off only)</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SKL_OFFCORE_REQUESTS_OUTSTANDING__ALL_DATA_RD = 0x800, <span class="comment">// Cacheable data read transactions in the superQ every cycle (use with HT off only)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SKL_OFFCORE_REQUESTS_OUTSTANDING__DEMAND_CODE_RD = 0x200, <span class="comment">// Code read transactions in the superQ every cycle (use with HT off only)</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SKL_OFFCORE_REQUESTS_OUTSTANDING__DEMAND_DATA_RD = 0x100, <span class="comment">// Demand data read transactions in the superQ every cycle (use with HT off only)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SKL_OFFCORE_REQUESTS_OUTSTANDING__DEMAND_DATA_RD_GE_6 = 0x100 | (6 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with at lesat 6 offcore outstanding demand data read requests in the uncore queue</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SKL_OFFCORE_REQUESTS_OUTSTANDING__DEMAND_RFO = 0x400, <span class="comment">// Outstanding RFO (store) transactions in the superQ every cycle (use with HT off only)</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SKL_OFFCORE_REQUESTS_OUTSTANDING__DEMAND_RFO_CYCLES = 0x400 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with outstanding RFO (store) transactions in the superQ (use with HT off only)</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SKL_OFFCORE_REQUESTS_OUTSTANDING__CYCLES_WITH_DEMAND_RFO = 0x400 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with outstanding RFO (store) transactions in the superQ (use with HT off only)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SKL_OFFCORE_REQUESTS_OUTSTANDING__L3_MISS_DEMAND_DATA_RD = 0x1000, <span class="comment">// Number of offcore outstanding demand data read requests missing the L3 cache every cycle</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SKL_OFFCORE_REQUESTS_OUTSTANDING__L3_MISS_DEMAND_DATA_RD_GE_6 = 0x1000 | (0x6 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles in which at least 6 demand data read requests missing the L3</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SKL_OFFCORE_REQUESTS_OUTSTANDING__CYCLES_WITH_L3_MISS_DEMAND_DATA_RD = 0x1000 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with at least 1 Demand Data Read requests who miss L3 cache in the superQ</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        ILD_STALL = 0x87, <span class="comment">// Instruction Length Decoder stalls</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        ILD_STALL__MASK__SKL_ILD_STALL__LCP = 0x100, <span class="comment">// Stall caused by changing prefix length of the instruction</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        DSB2MITE_SWITCHES = 0xab, <span class="comment">// Number of DSB to MITE switches</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        DSB2MITE_SWITCHES__MASK__SKL_DSB2MITE_SWITCHES__PENALTY_CYCLES = 0x0200, <span class="comment">// Number of DSB to MITE switch true penalty cycles</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        EPT = 0x4f, <span class="comment">// Extended page table</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        EPT__MASK__SKL_EPT__WALK_DURATION = 0x1000, <span class="comment">// Cycles for an extended page table walk of any type</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        EPT__MASK__SKL_EPT__WALK_PENDING = 0x1000, <span class="comment">// Cycles for an extended page table walk of any type</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        FP_ARITH = 0xc7, <span class="comment">// Floating-point instructions retired</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        FP_ARITH__MASK__SKL_FP_ARITH__SCALAR_DOUBLE = 0x0100, <span class="comment">// Number of scalar double precision floating-point arithmetic instructions (multiply by 1 to get flops)</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        FP_ARITH__MASK__SKL_FP_ARITH__SCALAR_SINGLE = 0x0200, <span class="comment">// Number of scalar single precision floating-point arithmetic instructions (multiply by 1 to get flops)</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        FP_ARITH__MASK__SKL_FP_ARITH__128B_PACKED_DOUBLE = 0x0400, <span class="comment">// Number of scalar 128-bit packed double precision floating-point arithmetic instructions (multiply by 2 to get flops)</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        FP_ARITH__MASK__SKL_FP_ARITH__128B_PACKED_SINGLE = 0x0800, <span class="comment">// Number of scalar 128-bit packed single precision floating-point arithmetic instructions (multiply by 4 to get flops)</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        FP_ARITH__MASK__SKL_FP_ARITH__256B_PACKED_DOUBLE = 0x1000, <span class="comment">// Number of scalar 256-bit packed double precision floating-point arithmetic instructions (multiply by 4 to get flops)</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        FP_ARITH__MASK__SKL_FP_ARITH__256B_PACKED_SINGLE = 0x2000, <span class="comment">// Number of scalar 256-bit packed single precision floating-point arithmetic instructions (multiply by 8 to get flops)</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        FP_ARITH__MASK__SKL_FP_ARITH__512B_PACKED_DOUBLE = 0x4000, <span class="comment">// Number of scalar 512-bit packed double precision floating-point arithmetic instructions (multiply by 8 to get flops)</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        FP_ARITH__MASK__SKL_FP_ARITH__512B_PACKED_SINGLE = 0x8000, <span class="comment">// Number of scalar 512-bit packed single precision floating-point arithmetic instructions (multiply by 16 to get flops)</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        FP_ARITH_INST_RETIRED = 0xc7, <span class="comment">// Floating-point instructions retired</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        FP_ARITH_INST_RETIRED__MASK__SKL_FP_ARITH__SCALAR_DOUBLE = 0x0100, <span class="comment">// Number of scalar double precision floating-point arithmetic instructions (multiply by 1 to get flops)</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        FP_ARITH_INST_RETIRED__MASK__SKL_FP_ARITH__SCALAR_SINGLE = 0x0200, <span class="comment">// Number of scalar single precision floating-point arithmetic instructions (multiply by 1 to get flops)</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        FP_ARITH_INST_RETIRED__MASK__SKL_FP_ARITH__128B_PACKED_DOUBLE = 0x0400, <span class="comment">// Number of scalar 128-bit packed double precision floating-point arithmetic instructions (multiply by 2 to get flops)</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        FP_ARITH_INST_RETIRED__MASK__SKL_FP_ARITH__128B_PACKED_SINGLE = 0x0800, <span class="comment">// Number of scalar 128-bit packed single precision floating-point arithmetic instructions (multiply by 4 to get flops)</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        FP_ARITH_INST_RETIRED__MASK__SKL_FP_ARITH__256B_PACKED_DOUBLE = 0x1000, <span class="comment">// Number of scalar 256-bit packed double precision floating-point arithmetic instructions (multiply by 4 to get flops)</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        FP_ARITH_INST_RETIRED__MASK__SKL_FP_ARITH__256B_PACKED_SINGLE = 0x2000, <span class="comment">// Number of scalar 256-bit packed single precision floating-point arithmetic instructions (multiply by 8 to get flops)</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        FP_ARITH_INST_RETIRED__MASK__SKL_FP_ARITH__512B_PACKED_DOUBLE = 0x4000, <span class="comment">// Number of scalar 512-bit packed double precision floating-point arithmetic instructions (multiply by 8 to get flops)</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        FP_ARITH_INST_RETIRED__MASK__SKL_FP_ARITH__512B_PACKED_SINGLE = 0x8000, <span class="comment">// Number of scalar 512-bit packed single precision floating-point arithmetic instructions (multiply by 16 to get flops)</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        EXE_ACTIVITY = 0xa6, <span class="comment">// Execution activity</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        EXE_ACTIVITY__MASK__SKL_EXE_ACTIVITY__1_PORTS_UTIL = 0x0200, <span class="comment">// Cycles with 1 uop executing across all ports and Reservation Station is not empty</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        EXE_ACTIVITY__MASK__SKL_EXE_ACTIVITY__2_PORTS_UTIL = 0x0400, <span class="comment">// Cycles with 2 uops executing across all ports and Reservation Station is not empty</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        EXE_ACTIVITY__MASK__SKL_EXE_ACTIVITY__3_PORTS_UTIL = 0x0800, <span class="comment">// Cycles with 3 uops executing across all ports and Reservation Station is not empty</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        EXE_ACTIVITY__MASK__SKL_EXE_ACTIVITY__4_PORTS_UTIL = 0x1000, <span class="comment">// Cycles with 4 uops executing across all ports and Reservation Station is not empty</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        EXE_ACTIVITY__MASK__SKL_EXE_ACTIVITY__BOUND_ON_STORES = 0x4000, <span class="comment">// Cycles where the store buffer is full and no outstanding load</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        EXE_ACTIVITY__MASK__SKL_EXE_ACTIVITY__EXE_BOUND_0_PORTS = 0x0100, <span class="comment">// Cycles where no uop is executed and the Reservation Station was not empty</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        FRONTEND_RETIRED = 0x1c6, <span class="comment">// Precise Front-End activity</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        FRONTEND_RETIRED__MASK__SKL_FRONTEND_RETIRED__DSB_MISS = 0x11 &lt;&lt; 8, <span class="comment">// Retired instructions experiencing a critical decode stream buffer (DSB) miss. A critical DSB miss can cause stalls in the backend</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        FRONTEND_RETIRED__MASK__SKL_FRONTEND_RETIRED__ANY_DSB_MISS = 0x1 &lt;&lt; 8, <span class="comment">// Retired Instructions experiencing a decode stream buffer (DSB) miss.</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        FRONTEND_RETIRED__MASK__SKL_FRONTEND_RETIRED__ITLB_MISS = 0x14 &lt;&lt; 8, <span class="comment">// Retired instructions experiencing ITLB true miss</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        FRONTEND_RETIRED__MASK__SKL_FRONTEND_RETIRED__L1I_MISS = 0x12 &lt;&lt; 8, <span class="comment">// Retired instructions experiencing L1I cache true miss</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        FRONTEND_RETIRED__MASK__SKL_FRONTEND_RETIRED__L2_MISS = 0x13 &lt;&lt; 8, <span class="comment">// Retired instructions experiencing instruction L2 cache true miss</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        FRONTEND_RETIRED__MASK__SKL_FRONTEND_RETIRED__STLB_MISS = 0x15 &lt;&lt; 8, <span class="comment">// Retired instructions experiencing STLB (2nd level TLB) true miss</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        FRONTEND_RETIRED__MASK__SKL_FRONTEND_RETIRED__IDQ_4_BUBBLES = (4 &lt;&lt; 20 | 0x6) &lt;&lt; 8, <span class="comment">// Retired instructions after an interval where the front-end did not deliver any uops (4 bubbles) for a period determined by the fe_thres modifier and which was not interrupted by a back-end stall</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        FRONTEND_RETIRED__MASK__SKL_FRONTEND_RETIRED__IDQ_3_BUBBLES = (3 &lt;&lt; 20 | 0x6) &lt;&lt; 8, <span class="comment">// Counts instructions retired after an interval where the front-end did not deliver more than 1 uop (3 bubbles) for a period determined by the fe_thres modifier and which was not interrupted by a back-end stall</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        FRONTEND_RETIRED__MASK__SKL_FRONTEND_RETIRED__IDQ_2_BUBBLES = (2 &lt;&lt; 20 | 0x6) &lt;&lt; 8, <span class="comment">// Counts instructions retired after an interval where the front-end did not deliver more than 2 uops (2 bubbles) for a period determined by the fe_thres modifier and which was not interrupted by a back-end stall</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        FRONTEND_RETIRED__MASK__SKL_FRONTEND_RETIRED__IDQ_1_BUBBLE = (1 &lt;&lt; 20 | 0x6) &lt;&lt; 8, <span class="comment">// Counts instructions retired after an interval where the front-end did not deliver more than 3 uops (1 bubble) for a period determined by the fe_thres modifier and which was not interrupted by a back-end stall</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        HW_INTERRUPTS = 0xcb, <span class="comment">// Number of hardware interrupts received by the processor</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        HW_INTERRUPTS__MASK__SKL_HW_INTERRUPTS__RECEIVED = 0x100, <span class="comment">// Number of hardware interrupts received by the processor</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        SQ_MISC = 0xf4, <span class="comment">// SuperQueue miscellaneous</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        SQ_MISC__MASK__SKL_SQ_MISC__SPLIT_LOCK = 0x1000, <span class="comment">// Number of split locks in the super queue (SQ)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        MEM_LOAD_MISC_RETIRED = 0xd4, <span class="comment">// Load retired miscellaneous</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        MEM_LOAD_MISC_RETIRED__MASK__SKL_MEM_LOAD_MISC_RETIRED__UC = 0x400, <span class="comment">// Number of uncached load retired</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        IDI_MISC = 0xfe, <span class="comment">// Miscellaneous</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        IDI_MISC__MASK__SKL_IDI_MISC__WB_UPGRADE = 0x200, <span class="comment">// Counts number of cache lines that are allocated and written back to L3 with the intention that they are more likely to be reused shortly</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        IDI_MISC__MASK__SKL_IDI_MISC__WB_DOWNGRADE = 0x400, <span class="comment">// Counts number of cache lines that are dropped and not written back to L3 as they are deemed to be less likely to be reused shortly</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        IDI_MISC__MASK__SKL_IDI_MISC__WB_UPGRADE = 0x200, <span class="comment">// Counts number of cache lines that are allocated and written back to L3 with the intention that they are more likely to be reused shortly</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        IDI_MISC__MASK__SKL_IDI_MISC__WB_DOWNGRADE = 0x400, <span class="comment">// Counts number of cache lines that are dropped and not written back to L3 as they are deemed to be less likely to be reused shortly</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        CORE_POWER = 0x28, <span class="comment">// Power power cycles</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        CORE_POWER__MASK__SKL_CORE_POWER__LVL0_TURBO_LICENSE = 0x700, <span class="comment">// Number of core cycles where the core was running in a manner where Turbo may be clipped to the Non-AVX turbo schedule.</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        CORE_POWER__MASK__SKL_CORE_POWER__LVL1_TURBO_LICENSE = 0x1800, <span class="comment">// Number of core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule.</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        CORE_POWER__MASK__SKL_CORE_POWER__LVL2_TURBO_LICENSE = 0x2000, <span class="comment">// Number of core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        CORE_POWER__MASK__SKL_CORE_POWER__THROTTLE = 0x4000, <span class="comment">// Number of core cycles where the core was throttled due to a pending power level request.</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        CORE_POWER__MASK__SKL_CORE_POWER__LVL0_TURBO_LICENSE = 0x700, <span class="comment">// Number of core cycles where the core was running in a manner where Turbo may be clipped to the Non-AVX turbo schedule.</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        CORE_POWER__MASK__SKL_CORE_POWER__LVL1_TURBO_LICENSE = 0x1800, <span class="comment">// Number of core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule.</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        CORE_POWER__MASK__SKL_CORE_POWER__LVL2_TURBO_LICENSE = 0x2000, <span class="comment">// Number of core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        CORE_POWER__MASK__SKL_CORE_POWER__THROTTLE = 0x4000, <span class="comment">// Number of core cycles where the core was throttled due to a pending power level request.</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        SW_PREFETCH = 0x32, <span class="comment">// Software prefetches</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        SW_PREFETCH__MASK__SKL_SW_PREFETCH__NTA = 0x100, <span class="comment">// Number of prefetch.nta instructions executed</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        SW_PREFETCH__MASK__SKL_SW_PREFETCH__T0 = 0x200, <span class="comment">// Number of prefetch.t0 instructions executed</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        SW_PREFETCH__MASK__SKL_SW_PREFETCH__T1_T2 = 0x400, <span class="comment">// Number prefetch.t1 or prefetch.t2 instructions executed</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        SW_PREFETCH__MASK__SKL_SW_PREFETCH__PREFETCHW = 0x800, <span class="comment">// Number prefetch.w instructions executed</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        SW_PREFETCH_ACCESS = 0x32, <span class="comment">// Software prefetches</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        SW_PREFETCH_ACCESS__MASK__SKL_SW_PREFETCH__NTA = 0x100, <span class="comment">// Number of prefetch.nta instructions executed</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        SW_PREFETCH_ACCESS__MASK__SKL_SW_PREFETCH__T0 = 0x200, <span class="comment">// Number of prefetch.t0 instructions executed</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        SW_PREFETCH_ACCESS__MASK__SKL_SW_PREFETCH__T1_T2 = 0x400, <span class="comment">// Number prefetch.t1 or prefetch.t2 instructions executed</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        SW_PREFETCH_ACCESS__MASK__SKL_SW_PREFETCH__PREFETCHW = 0x800, <span class="comment">// Number prefetch.w instructions executed</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        CORE_SNOOP_RESPONSE = 0xef, <span class="comment">// Aggregated core snoops</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        CORE_SNOOP_RESPONSE__MASK__SKL_CORE_SNOOP_RESPONSE__RSP_IHITI = 0x100, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        CORE_SNOOP_RESPONSE__MASK__SKL_CORE_SNOOP_RESPONSE__RSP_IHITFSE = 0x200, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        CORE_SNOOP_RESPONSE__MASK__SKL_CORE_SNOOP_RESPONSE__RSP_SHITFSE = 0x400, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        CORE_SNOOP_RESPONSE__MASK__SKL_CORE_SNOOP_RESPONSE__RSP_SFWDM = 0x800, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        CORE_SNOOP_RESPONSE__MASK__SKL_CORE_SNOOP_RESPONSE__RSP_IFWDM = 0x1000, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        CORE_SNOOP_RESPONSE__MASK__SKL_CORE_SNOOP_RESPONSE__RSP_IFWDFE = 0x2000, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        CORE_SNOOP_RESPONSE__MASK__SKL_CORE_SNOOP_RESPONSE__RSP_SFWDFE = 0x4000, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        PARTIAL_RAT_STALLS = 0x59, <span class="comment">// RAT stalls</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        PARTIAL_RAT_STALLS__MASK__SKL_PARTIAL_RAT_STALLS__SCOREBOARD = 0x100, <span class="comment">// Count core cycles where the pipeline is stalled due to serialization operations</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        OFFCORE_REQUESTS_BUFFER = 0xb2, <span class="comment">// Offcore requests buffer</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        OFFCORE_REQUESTS_BUFFER__MASK__SKL_OFFCORE_REQUESTS_BUFFER__SQ_FULL = 0x100, <span class="comment">// Number of requests for which the offcore buffer (SQ) is full</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        OFFCORE_RESPONSE_0 = 0x1b7, <span class="comment">// Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop)</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__DMND_DATA_RD = 1ULL &lt;&lt; (0 + 8), <span class="comment">// Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__DMND_RFO = 1ULL &lt;&lt; (1 + 8), <span class="comment">// Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__DMND_CODE_RD = 1ULL &lt;&lt; (2 + 8), <span class="comment">// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__PF_L2_DATA_RD = 1ULL &lt;&lt; (4 + 8), <span class="comment">// Request: number of data prefetch requests to L2</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__PF_L2_RFO = 1ULL &lt;&lt; (5 + 8), <span class="comment">// Request: number of RFO prefetch requests to L2</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__PF_L3_DATA_RD = 1ULL &lt;&lt; (7 + 8), <span class="comment">// Request: number of data prefetch requests for loads that end up in L3</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__PF_L3_RFO = 1ULL &lt;&lt; (8 + 8), <span class="comment">// Request: number of RFO prefetch requests that end up in L3</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__PF_L1D_AND_SW = 1ULL &lt;&lt; (10 + 8), <span class="comment">// Request: number of L1 data cache hardware prefetch requests and software prefetch requests</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__PF_L2_DATA_RD = 1ULL &lt;&lt; (4 + 8), <span class="comment">// Request: number of data prefetch requests to L2</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__PF_L2_RFO = 1ULL &lt;&lt; (5 + 8), <span class="comment">// Request: number of RFO prefetch requests to L2</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__PF_L3_DATA_RD = 1ULL &lt;&lt; (7 + 8), <span class="comment">// Request: number of data prefetch requests for loads that end up in L3</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__PF_L3_RFO = 1ULL &lt;&lt; (8 + 8), <span class="comment">// Request: number of RFO prefetch requests that end up in L3</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__PF_L1D_AND_SW = 1ULL &lt;&lt; (10 + 8), <span class="comment">// Request: number of L1 data cache hardware prefetch requests and software prefetch requests</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__OTHER = 1ULL &lt;&lt; (15+8), <span class="comment">// Request: counts one of the following transaction types</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__ANY_REQUEST = 0x1800700, <span class="comment">// Request: combination of all request umasks</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__ANY_REQUEST = 0x85b700, <span class="comment">// Request: combination of all request umasks</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__ANY_DATA_RD = 0x1049100, <span class="comment">// Request: combination of DMND_DATA_RD | PF_L2_DATA_RD | PF_L3_DATA_RD | PF_L1D_AND_SW</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__ANY_DATA = 0x105b300, <span class="comment">// Request: combination of ANY_DATA_RD | PF_L2_RFO | PF_L3_RFO | DMND_RFO</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__ANY_DATA_PF = 0x1049000, <span class="comment">// Request: combination of PF_L2_DATA_RD | PF_L3_DATA_RD | PF_L1D_AND_SW</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__ANY_RFO = 0x1012200, <span class="comment">// Request: combination of DMND_RFO | PF_L2_RFO | PF_L3_RFO</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__ANY_REQUEST = 0x85b700, <span class="comment">// Request: combination of all request umasks</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__ANY_DATA_RD = 0x1049100, <span class="comment">// Request: combination of DMND_DATA_RD | PF_L2_DATA_RD | PF_L3_DATA_RD | PF_L1D_AND_SW</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__ANY_DATA = 0x105b300, <span class="comment">// Request: combination of ANY_DATA_RD | PF_L2_RFO | PF_L3_RFO | DMND_RFO</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__ANY_DATA_PF = 0x1049000, <span class="comment">// Request: combination of PF_L2_DATA_RD | PF_L3_DATA_RD | PF_L1D_AND_SW</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__ANY_RFO = 0x1012200, <span class="comment">// Request: combination of DMND_RFO | PF_L2_RFO | PF_L3_RFO</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__ANY_RESPONSE = 1ULL &lt;&lt; (16+8), <span class="comment">// Response: count any response type</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__SUPPLIER_NONE = 1ULL &lt;&lt; (17+8), <span class="comment">// Supplier: counts number of times supplier information is not available</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__NO_SUPP = 1ULL &lt;&lt; (17+8), <span class="comment">// Supplier: counts number of times supplier information is not available</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__L3_HITM = 1ULL &lt;&lt; (18+8), <span class="comment">// Supplier: counts L3 hits in M-state (initial lookup)</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__L3_HITE = 1ULL &lt;&lt; (19+8), <span class="comment">// Supplier: counts L3 hits in E-state</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__L3_HITS = 1ULL &lt;&lt; (20+8), <span class="comment">// Supplier: counts L3 hits in S-state</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__L3_HITF = 1ULL &lt;&lt; (21+8), <span class="comment">// Supplier: counts L3 hits in F-state</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__L3_HITF = 1ULL &lt;&lt; (21+8), <span class="comment">// Supplier: counts L3 hits in F-state</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__L3_HITMES = 0x3ULL &lt;&lt; (18+8), <span class="comment">// Supplier: counts L3 hits in any state (M</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__L3_HIT = 0x3ULL &lt;&lt; (18+8), <span class="comment">// Alias for L3_HITMES</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__L3_HITMESF = 0xfULL &lt;&lt; (18+8), <span class="comment">// Supplier: counts L3 hits in any state (M</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__L3_HIT = 0xfULL &lt;&lt; (18+8), <span class="comment">// Alias for L3_HITMES</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__L3_HITMESF = 0xfULL &lt;&lt; (18+8), <span class="comment">// Supplier: counts L3 hits in any state (M</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__L3_HIT = 0xfULL &lt;&lt; (18+8), <span class="comment">// Alias for L3_HITMES</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__L4_HIT_LOCAL_L4 = 0x1ULL &lt;&lt; (22+8), <span class="comment">// Supplier: L4 local hit</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__L3_MISS_LOCAL = 1ULL &lt;&lt; (26+8), <span class="comment">// Supplier: counts L3 misses to local DRAM</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__L3_MISS_REMOTE_HOP1_DRAM = 1ULL &lt;&lt; (28+8), <span class="comment">// Supplier: counts L3 misses to remote DRAM with 1 hop</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__L3_MISS = 0x1ULL &lt;&lt; (26+8), <span class="comment">// Supplier: counts L3 misses</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__L3_MISS = 0xfULL &lt;&lt; (26+8), <span class="comment">// Supplier: counts L3 misses (local or remote)</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__L3_MISS = 0x1ULL &lt;&lt; (26+8), <span class="comment">// Supplier: counts L3 misses (local or remote)</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__SPL_HIT = 0x1ULL &lt;&lt; (30+8), <span class="comment">// Snoop: counts L3 supplier hit</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__SNP_NONE = 1ULL &lt;&lt; (31+8), <span class="comment">// Snoop: counts number of times no snoop-related information is available</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__SNP_NOT_NEEDED = 1ULL &lt;&lt; (32+8), <span class="comment">// Snoop: counts the number of times no snoop was needed to satisfy the request</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__SNP_MISS = 1ULL &lt;&lt; (33+8), <span class="comment">// Snoop: counts number of times a snoop was needed and it missed all snooped caches</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__SNP_HIT_NO_FWD = 1ULL &lt;&lt; (34+8), <span class="comment">// Snoop: counts number of times a snoop was needed and it hit in at leas one snooped cache</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__SNP_HIT_WITH_FWD = 1ULL &lt;&lt; (35+8), <span class="comment">// Snoop: counts number of times a snoop was needed and data was forwarded from a remote socket</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__SNP_HITM = 1ULL &lt;&lt; (36+8), <span class="comment">// Snoop: counts number of times a snoop was needed and it hitM-ed in local or remote cache</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__SNP_NON_DRAM = 1ULL &lt;&lt; (37+8), <span class="comment">// Snoop:  counts number of times target was a non-DRAM system address. This includes MMIO transactions</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        OFFCORE_RESPONSE_0__MASK__SKL_OFFCORE_RESPONSE__SNP_ANY = 0x7fULL &lt;&lt; (31+8), <span class="comment">// Snoop: any snoop reason</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        OFFCORE_RESPONSE_1 = 0x1bb, <span class="comment">// Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop)</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__DMND_DATA_RD = 1ULL &lt;&lt; (0 + 8), <span class="comment">// Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__DMND_RFO = 1ULL &lt;&lt; (1 + 8), <span class="comment">// Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__DMND_CODE_RD = 1ULL &lt;&lt; (2 + 8), <span class="comment">// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__PF_L2_DATA_RD = 1ULL &lt;&lt; (4 + 8), <span class="comment">// Request: number of data prefetch requests to L2</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__PF_L2_RFO = 1ULL &lt;&lt; (5 + 8), <span class="comment">// Request: number of RFO prefetch requests to L2</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__PF_L3_DATA_RD = 1ULL &lt;&lt; (7 + 8), <span class="comment">// Request: number of data prefetch requests for loads that end up in L3</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__PF_L3_RFO = 1ULL &lt;&lt; (8 + 8), <span class="comment">// Request: number of RFO prefetch requests that end up in L3</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__PF_L1D_AND_SW = 1ULL &lt;&lt; (10 + 8), <span class="comment">// Request: number of L1 data cache hardware prefetch requests and software prefetch requests</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__PF_L2_DATA_RD = 1ULL &lt;&lt; (4 + 8), <span class="comment">// Request: number of data prefetch requests to L2</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__PF_L2_RFO = 1ULL &lt;&lt; (5 + 8), <span class="comment">// Request: number of RFO prefetch requests to L2</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__PF_L3_DATA_RD = 1ULL &lt;&lt; (7 + 8), <span class="comment">// Request: number of data prefetch requests for loads that end up in L3</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__PF_L3_RFO = 1ULL &lt;&lt; (8 + 8), <span class="comment">// Request: number of RFO prefetch requests that end up in L3</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__PF_L1D_AND_SW = 1ULL &lt;&lt; (10 + 8), <span class="comment">// Request: number of L1 data cache hardware prefetch requests and software prefetch requests</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__OTHER = 1ULL &lt;&lt; (15+8), <span class="comment">// Request: counts one of the following transaction types</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__ANY_REQUEST = 0x1800700, <span class="comment">// Request: combination of all request umasks</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__ANY_REQUEST = 0x85b700, <span class="comment">// Request: combination of all request umasks</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__ANY_DATA_RD = 0x1049100, <span class="comment">// Request: combination of DMND_DATA_RD | PF_L2_DATA_RD | PF_L3_DATA_RD | PF_L1D_AND_SW</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__ANY_DATA = 0x105b300, <span class="comment">// Request: combination of ANY_DATA_RD | PF_L2_RFO | PF_L3_RFO | DMND_RFO</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__ANY_DATA_PF = 0x1049000, <span class="comment">// Request: combination of PF_L2_DATA_RD | PF_L3_DATA_RD | PF_L1D_AND_SW</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__ANY_RFO = 0x1012200, <span class="comment">// Request: combination of DMND_RFO | PF_L2_RFO | PF_L3_RFO</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__ANY_REQUEST = 0x85b700, <span class="comment">// Request: combination of all request umasks</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__ANY_DATA_RD = 0x1049100, <span class="comment">// Request: combination of DMND_DATA_RD | PF_L2_DATA_RD | PF_L3_DATA_RD | PF_L1D_AND_SW</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__ANY_DATA = 0x105b300, <span class="comment">// Request: combination of ANY_DATA_RD | PF_L2_RFO | PF_L3_RFO | DMND_RFO</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__ANY_DATA_PF = 0x1049000, <span class="comment">// Request: combination of PF_L2_DATA_RD | PF_L3_DATA_RD | PF_L1D_AND_SW</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__ANY_RFO = 0x1012200, <span class="comment">// Request: combination of DMND_RFO | PF_L2_RFO | PF_L3_RFO</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__ANY_RESPONSE = 1ULL &lt;&lt; (16+8), <span class="comment">// Response: count any response type</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__SUPPLIER_NONE = 1ULL &lt;&lt; (17+8), <span class="comment">// Supplier: counts number of times supplier information is not available</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__NO_SUPP = 1ULL &lt;&lt; (17+8), <span class="comment">// Supplier: counts number of times supplier information is not available</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__L3_HITM = 1ULL &lt;&lt; (18+8), <span class="comment">// Supplier: counts L3 hits in M-state (initial lookup)</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__L3_HITE = 1ULL &lt;&lt; (19+8), <span class="comment">// Supplier: counts L3 hits in E-state</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__L3_HITS = 1ULL &lt;&lt; (20+8), <span class="comment">// Supplier: counts L3 hits in S-state</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__L3_HITF = 1ULL &lt;&lt; (21+8), <span class="comment">// Supplier: counts L3 hits in F-state</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__L3_HITF = 1ULL &lt;&lt; (21+8), <span class="comment">// Supplier: counts L3 hits in F-state</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__L3_HITMES = 0x3ULL &lt;&lt; (18+8), <span class="comment">// Supplier: counts L3 hits in any state (M</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__L3_HIT = 0x3ULL &lt;&lt; (18+8), <span class="comment">// Alias for L3_HITMES</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__L3_HITMESF = 0xfULL &lt;&lt; (18+8), <span class="comment">// Supplier: counts L3 hits in any state (M</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__L3_HIT = 0xfULL &lt;&lt; (18+8), <span class="comment">// Alias for L3_HITMES</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__L3_HITMESF = 0xfULL &lt;&lt; (18+8), <span class="comment">// Supplier: counts L3 hits in any state (M</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__L3_HIT = 0xfULL &lt;&lt; (18+8), <span class="comment">// Alias for L3_HITMES</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__L4_HIT_LOCAL_L4 = 0x1ULL &lt;&lt; (22+8), <span class="comment">// Supplier: L4 local hit</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__L3_MISS_LOCAL = 1ULL &lt;&lt; (26+8), <span class="comment">// Supplier: counts L3 misses to local DRAM</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__L3_MISS_REMOTE_HOP1_DRAM = 1ULL &lt;&lt; (28+8), <span class="comment">// Supplier: counts L3 misses to remote DRAM with 1 hop</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__L3_MISS = 0x1ULL &lt;&lt; (26+8), <span class="comment">// Supplier: counts L3 misses</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__L3_MISS = 0xfULL &lt;&lt; (26+8), <span class="comment">// Supplier: counts L3 misses (local or remote)</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__L3_MISS = 0x1ULL &lt;&lt; (26+8), <span class="comment">// Supplier: counts L3 misses (local or remote)</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__SPL_HIT = 0x1ULL &lt;&lt; (30+8), <span class="comment">// Snoop: counts L3 supplier hit</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__SNP_NONE = 1ULL &lt;&lt; (31+8), <span class="comment">// Snoop: counts number of times no snoop-related information is available</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__SNP_NOT_NEEDED = 1ULL &lt;&lt; (32+8), <span class="comment">// Snoop: counts the number of times no snoop was needed to satisfy the request</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__SNP_MISS = 1ULL &lt;&lt; (33+8), <span class="comment">// Snoop: counts number of times a snoop was needed and it missed all snooped caches</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__SNP_HIT_NO_FWD = 1ULL &lt;&lt; (34+8), <span class="comment">// Snoop: counts number of times a snoop was needed and it hit in at leas one snooped cache</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__SNP_HIT_WITH_FWD = 1ULL &lt;&lt; (35+8), <span class="comment">// Snoop: counts number of times a snoop was needed and data was forwarded from a remote socket</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__SNP_HITM = 1ULL &lt;&lt; (36+8), <span class="comment">// Snoop: counts number of times a snoop was needed and it hitM-ed in local or remote cache</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__SNP_NON_DRAM = 1ULL &lt;&lt; (37+8), <span class="comment">// Snoop:  counts number of times target was a non-DRAM system address. This includes MMIO transactions</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;        OFFCORE_RESPONSE_1__MASK__SKL_OFFCORE_RESPONSE__SNP_ANY = 0x7fULL &lt;&lt; (31+8), <span class="comment">// Snoop: any snoop reason</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;        </div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    };</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;};</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160; </div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="keyword">namespace </span>skl = optkit::intel::skl;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
