m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/sandro/Documents/Hardware/Quartus/CPU-Interrupts/MIPS-CPU-Verilog
valtdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1744566998
!i10b 1
!s100 GMHnjI4ilNjB=K=DgLX8_0
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ij@U1X5bRCOX=jG?m7MCWN3
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1744559212
8./lpddr2_sim/lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv
F./lpddr2_sim/lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv
!i122 103
L0 19 2388
Z6 OV;L;2020.1;71
r1
!s85 0
31
Z7 !s108 1744566998.000000
!s107 ./lpddr2_sim/lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv|
!i113 1
Z8 o-sv -work work
Z9 tCvgOpt 0
valtera_avalon_mm_bridge
Z10 !s110 1744567172
!i10b 1
!s100 VVhoYRARNV56bD=CSg3k60
R3
IaXN7bk:[_lLD9[mCeG?fC1
R4
R0
R5
8./lpddr2/altera_avalon_mm_bridge.v
F./lpddr2/altera_avalon_mm_bridge.v
!i122 210
L0 25 276
R6
r1
!s85 0
31
Z11 !s108 1744567172.000000
!s107 ./lpddr2/altera_avalon_mm_bridge.v|
!s90 -work|work|./lpddr2/altera_avalon_mm_bridge.v|
!i113 1
Z12 o-work work
R9
valtera_avalon_sc_fifo
Z13 !s110 1744567173
!i10b 1
!s100 o<4[h9[aF_<eG3j;6n1=<2
R3
IPHfX6TIi:ehB>I]?g>HB81
R4
R0
R5
8./lpddr2/altera_avalon_sc_fifo.v
F./lpddr2/altera_avalon_sc_fifo.v
!i122 224
L0 21 895
R6
r1
!s85 0
31
Z14 !s108 1744567173.000000
!s107 ./lpddr2/altera_avalon_sc_fifo.v|
!s90 -work|work|./lpddr2/altera_avalon_sc_fifo.v|
!i113 1
R12
R9
valtera_avalon_st_pipeline_base
R13
!i10b 1
!s100 Z;Oe1P`>0e?LFYzdc9MSh2
R3
II0UJo=I3@jjJ[9DWIgRf=3
R4
R0
R5
8./lpddr2/altera_avalon_st_pipeline_base.v
F./lpddr2/altera_avalon_st_pipeline_base.v
!i122 220
L0 22 118
R6
r1
!s85 0
31
R14
!s107 ./lpddr2/altera_avalon_st_pipeline_base.v|
!s90 -work|work|./lpddr2/altera_avalon_st_pipeline_base.v|
!i113 1
R12
R9
valtera_mem_if_dll_cyclonev
R1
Z15 !s110 1744567000
!i10b 1
!s100 S3YfgCNRMzZD=_k6LLUA52
R3
IF44D0a`H57RU1V6oX<:A82
R4
S1
R0
R5
8./lpddr2/altera_mem_if_dll_cyclonev.sv
F./lpddr2/altera_mem_if_dll_cyclonev.sv
!i122 160
L0 23 60
R6
r1
!s85 0
31
Z16 !s108 1744567000.000000
!s107 ./lpddr2/altera_mem_if_dll_cyclonev.sv|
!s90 -sv|-work|work|./lpddr2/altera_mem_if_dll_cyclonev.sv|
!i113 1
R8
R9
valtera_mem_if_hard_memory_controller_top_cyclonev
R1
R2
!i10b 1
!s100 H4W`KU?[TcJDT9dcoodN<3
R3
Iz^2QYRQ6FaD4Pf7CnS3I_1
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv
F./lpddr2_sim/lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv
!i122 119
L0 18 1872
R6
r1
!s85 0
31
R7
!s107 ./lpddr2_sim/lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv|
!i113 1
R8
R9
valtera_mem_if_oct_cyclonev
R1
Z17 !s110 1744566999
!i10b 1
!s100 _M9h8Xc=o<OHX7o=:U@801
R3
I_lfPdMR5R2^_A8C:75`Ti1
R4
S1
R0
R5
8./lpddr2/altera_mem_if_oct_cyclonev.sv
F./lpddr2/altera_mem_if_oct_cyclonev.sv
!i122 144
L0 23 82
R6
r1
!s85 0
31
Z18 !s108 1744566999.000000
!s107 ./lpddr2/altera_mem_if_oct_cyclonev.sv|
!s90 -sv|-work|work|./lpddr2/altera_mem_if_oct_cyclonev.sv|
!i113 1
R8
R9
valtera_mem_if_sequencer_cpu_cv_sim_cpu_inst
Z19 !s110 1744567171
!i10b 1
!s100 _0`HX=8c_BPMAzzM4N1[C1
R3
IN`J77[GEKEem<O7hMQJYR3
R4
R0
R5
Z20 8./lpddr2_sim/lpddr2/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v
Z21 F./lpddr2_sim/lpddr2/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v
!i122 185
L0 160 2459
R6
r1
!s85 0
31
Z22 !s108 1744567171.000000
Z23 !s107 ./lpddr2_sim/lpddr2/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v|
Z24 !s90 -work|work|./lpddr2_sim/lpddr2/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v|
!i113 1
R12
R9
valtera_mem_if_sequencer_cpu_cv_sim_cpu_inst_register_bank_a_module
R19
!i10b 1
!s100 PAJe9FBnz^:>KDbC2F7=m1
R3
I4>I<0JY>M4Uf_m^GTf?Zg2
R4
R0
R5
R20
R21
!i122 185
Z25 L0 34 53
R6
r1
!s85 0
31
R22
R23
R24
!i113 1
R12
R9
valtera_mem_if_sequencer_cpu_cv_sim_cpu_inst_register_bank_b_module
R19
!i10b 1
!s100 XnE`Dme^i<Li?a1509X_V0
R3
IciW40CaTbH4dY86Zn<P^l2
R4
R0
R5
R20
R21
!i122 185
L0 97 53
R6
r1
!s85 0
31
R22
R23
R24
!i113 1
R12
R9
valtera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench
R19
!i10b 1
!s100 dm=5>>4>c486]oFcM8KIb0
R3
I5ZjikdOk?1fKKMnJ1fjb`1
R4
R0
R5
8./lpddr2_sim/lpddr2/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v
F./lpddr2_sim/lpddr2/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v
!i122 172
Z26 L0 34 684
R6
r1
!s85 0
31
R22
!s107 ./lpddr2_sim/lpddr2/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v|
!s90 -work|work|./lpddr2_sim/lpddr2/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v|
!i113 1
R12
R9
valtera_mem_if_sequencer_cpu_cv_synth_cpu_inst
R13
!i10b 1
!s100 _X8VA8=EWNA?e3RCOR=Bd0
R3
IY_PUDfFATjKWECc5PVAW[3
R4
R0
R5
Z27 8./lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v
Z28 F./lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v
!i122 219
L0 159 2457
R6
r1
!s85 0
31
R14
Z29 !s107 ./lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v|
Z30 !s90 -work|work|./lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v|
!i113 1
R12
R9
valtera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module
R13
!i10b 1
!s100 <gzQV1EAZjkZ?_Vf]eb?g2
R3
IdTh?dLK_XZFJOfWR2=M@X1
R4
R0
R5
R27
R28
!i122 219
R25
R6
r1
!s85 0
31
R14
R29
R30
!i113 1
R12
R9
valtera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module
R13
!i10b 1
!s100 ?=aAzA376n@SWo=PcL;@90
R3
I^^G3EBiZnac?^@c@8]Q_c0
R4
R0
R5
R27
R28
!i122 219
L0 97 52
R6
r1
!s85 0
31
R14
R29
R30
!i113 1
R12
R9
valtera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench
R10
!i10b 1
!s100 oLcLb;?NKU?lh1Y8]9V]z1
R3
IYZ[cOQ>U3c:6Y3cQ_[5_?1
R4
R0
R5
8./lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v
F./lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v
!i122 214
R26
R6
r1
!s85 0
31
R11
!s107 ./lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v|
!s90 -work|work|./lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v|
!i113 1
R12
R9
valtera_mem_if_sequencer_mem_no_ifdef_params
R1
R17
!i10b 1
!s100 l90UHlc3nPjmiAJiTNNfz3
R3
I4UnMnGfGK`2SSiYN9EX[h1
R4
S1
R0
R5
8./lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv
F./lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv
!i122 143
L0 23 76
R6
r1
!s85 0
31
R18
!s107 ./lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv|
!s90 -sv|-work|work|./lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv|
!i113 1
R8
R9
valtera_mem_if_sequencer_rst
R1
R2
!i10b 1
!s100 4J[JhdJW9ajlBQND5NciX3
R3
IgHi];:TNglNiFnmK11YjE0
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/altera_mem_if_sequencer_rst.sv
F./lpddr2_sim/lpddr2/altera_mem_if_sequencer_rst.sv
!i122 113
L0 18 99
R6
r1
!s85 0
31
R7
!s107 ./lpddr2_sim/lpddr2/altera_mem_if_sequencer_rst.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/altera_mem_if_sequencer_rst.sv|
!i113 1
R8
R9
valtera_mem_if_simple_avalon_mm_bridge
R1
R2
!i10b 1
!s100 To7_YlLGGiM3N;Mo`A1QY3
R3
Ic23PnMdhGLB^nTC<aReo23
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv
F./lpddr2_sim/lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv
!i122 105
L0 18 105
R6
r1
!s85 0
31
R7
!s107 ./lpddr2_sim/lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv|
!i113 1
R8
R9
valtera_merlin_arb_adder
R1
R2
!i10b 1
!s100 i`gEcf6CXTclhiOMi9mRD2
R3
II3P5iMfZ4R]]a8L^fCOYd0
R4
S1
R0
R5
Z31 8./lpddr2_sim/lpddr2/altera_merlin_arbitrator.sv
Z32 F./lpddr2_sim/lpddr2/altera_merlin_arbitrator.sv
!i122 116
L0 228 45
R6
r1
!s85 0
31
R7
Z33 !s107 ./lpddr2_sim/lpddr2/altera_merlin_arbitrator.sv|
Z34 !s90 -sv|-work|work|./lpddr2_sim/lpddr2/altera_merlin_arbitrator.sv|
!i113 1
R8
R9
valtera_merlin_arbitrator
R1
R2
!i10b 1
!s100 ]2njmcIAE=WRz[E876GaK3
R3
ICNNaN<05XWib=<z9kdo:13
R4
S1
R0
R5
R31
R32
!i122 116
L0 103 121
R6
r1
!s85 0
31
R7
R33
R34
!i113 1
R8
R9
valtera_merlin_burst_uncompressor
R1
R2
!i10b 1
!s100 f5?g@0D[3mRE6h_kkF_Tg3
R3
I;NY1ET2V9ToK8PIlG?G<Z1
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/altera_merlin_burst_uncompressor.sv
F./lpddr2_sim/lpddr2/altera_merlin_burst_uncompressor.sv
!i122 109
L0 40 256
R6
r1
!s85 0
31
R7
!s107 ./lpddr2_sim/lpddr2/altera_merlin_burst_uncompressor.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/altera_merlin_burst_uncompressor.sv|
!i113 1
R8
R9
valtera_merlin_master_agent
R1
R2
!i10b 1
!s100 0Oa@3`81E13?iQ<2;9MB33
R3
IA9h;Ra<i@NDmNh^fCFRJ32
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/altera_merlin_master_agent.sv
F./lpddr2_sim/lpddr2/altera_merlin_master_agent.sv
!i122 102
L0 28 276
R6
r1
!s85 0
31
R7
!s107 ./lpddr2_sim/lpddr2/altera_merlin_master_agent.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/altera_merlin_master_agent.sv|
!i113 1
R8
R9
valtera_merlin_master_translator
R1
R13
!i10b 1
!s100 fR3Ff6Pe4h_lQXBchi=m63
R3
IgfaF60Pm1=J0^[8=BgDeW3
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/altera_merlin_master_translator.sv
F./lpddr2_sim/lpddr2/altera_merlin_master_translator.sv
!i122 235
L0 32 525
R6
r1
!s85 0
31
R14
!s107 ./lpddr2_sim/lpddr2/altera_merlin_master_translator.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/altera_merlin_master_translator.sv|
!i113 1
R8
R9
valtera_merlin_reorder_memory
R1
R15
!i10b 1
!s100 UIBmFXK^2SdQzH?MP7g7l2
R3
I@`MRPe<`cEoj<>Eo2oYm`3
R4
S1
R0
R5
Z35 8./lpddr2/altera_merlin_reorder_memory.sv
Z36 F./lpddr2/altera_merlin_reorder_memory.sv
!i122 155
L0 28 155
R6
r1
!s85 0
31
R16
Z37 !s107 ./lpddr2/altera_merlin_reorder_memory.sv|
Z38 !s90 -sv|-work|work|./lpddr2/altera_merlin_reorder_memory.sv|
!i113 1
R8
R9
valtera_merlin_slave_agent
R1
R2
!i10b 1
!s100 ik7ACS8g5]^IS7Xe5iU]P3
R3
II@RJ4S:TDHOE:CHgNdnMZ1
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/altera_merlin_slave_agent.sv
F./lpddr2_sim/lpddr2/altera_merlin_slave_agent.sv
!i122 108
L0 34 588
R6
r1
!s85 0
31
R7
!s107 ./lpddr2_sim/lpddr2/altera_merlin_slave_agent.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/altera_merlin_slave_agent.sv|
!i113 1
R8
R9
valtera_merlin_slave_translator
R1
R17
!i10b 1
!s100 n?8_4jLIz<NL:?<dYjeFI3
R3
I^=;fakRNDzcRk[FgYVK:O2
R4
S1
R0
R5
8./lpddr2/altera_merlin_slave_translator.sv
F./lpddr2/altera_merlin_slave_translator.sv
!i122 146
L0 35 448
R6
r1
!s85 0
31
R18
!s107 ./lpddr2/altera_merlin_slave_translator.sv|
!s90 -sv|-work|work|./lpddr2/altera_merlin_slave_translator.sv|
!i113 1
R8
R9
valtera_merlin_traffic_limiter
R1
R17
!i10b 1
!s100 R2T8B8b[`U3`SfLSTAoZg3
R3
I[VlhWW05`gHZ;k>mF[6=z0
R4
S1
R0
R5
8./lpddr2/altera_merlin_traffic_limiter.sv
F./lpddr2/altera_merlin_traffic_limiter.sv
!i122 153
L0 49 737
R6
r1
!s85 0
31
R18
!s107 ./lpddr2/altera_merlin_traffic_limiter.sv|
!s90 -sv|-work|work|./lpddr2/altera_merlin_traffic_limiter.sv|
!i113 1
R8
R9
valu
R10
!i10b 1
!s100 LIL?NiV>_A8=QZ:7bBCIO1
R3
IHKF_4STLJV:V9M2TZj9k82
R4
R0
R5
8./hdl/parts/execute/alu.v
F./hdl/parts/execute/alu.v
!i122 202
Z39 L0 1 36
R6
r1
!s85 0
31
R11
!s107 ./hdl/parts/execute/alu.v|
!s90 -work|work|./hdl/parts/execute/alu.v|
!i113 1
R12
R9
valu_decoder_bridge
R10
!i10b 1
!s100 VZe>]leg88KlGa>LLTnXH3
R3
IaMVZQFiQKBXz@G>N5@Y0]3
R4
R0
R5
8./hdl/parts/execute/alu_decoder_bridge.v
F./hdl/parts/execute/alu_decoder_bridge.v
!i122 203
Z40 L0 1 28
R6
r1
!s85 0
31
R11
!s107 ./hdl/parts/execute/alu_decoder_bridge.v|
!s90 -work|work|./hdl/parts/execute/alu_decoder_bridge.v|
!i113 1
R12
R9
vau
R10
!i10b 1
!s100 U<ADX3m2Rd6gK<YDelzIK3
R3
IPS9<WaCFgB2diQMHVH[FX2
R4
R0
R5
8./hdl/parts/execute/au.v
F./hdl/parts/execute/au.v
!i122 200
L0 1 23
R6
r1
!s85 0
31
R11
!s107 ./hdl/parts/execute/au.v|
!s90 -work|work|./hdl/parts/execute/au.v|
!i113 1
R12
R9
vbce
R10
!i10b 1
!s100 l<Y8:iEQMKb^@T0:bdCd52
R3
I1;8MhRbilX76ijomz`79M3
R4
R0
R5
8./hdl/parts/decode/bce.v
F./hdl/parts/decode/bce.v
!i122 206
L0 2 17
R6
r1
!s85 0
31
R11
!s107 ./hdl/parts/decode/bce.v|
!s90 -work|work|./hdl/parts/decode/bce.v|
!i113 1
R12
R9
vclock_control
Z41 !s110 1744567170
!i10b 1
!s100 NTbnZF5S:6N^g`R9LA6J62
R3
ILa?e6AE4BG]>a8eO]@7hX2
R4
R0
R5
Z42 8./clock_control/greybox/clock_control.v
Z43 F./clock_control/greybox/clock_control.v
!i122 164
L0 32 34
R6
r1
!s85 0
31
Z44 !s108 1744567170.000000
Z45 !s107 ./clock_control/greybox/clock_control.v|
Z46 !s90 -work|work|./clock_control/greybox/clock_control.v|
!i113 1
R12
R9
vclock_control_altclkctrl_0
R41
!i10b 1
!s100 GGW`GWfLXkmMCI^JnOman2
R3
IdPR0JC[AHn<Vaa^OLL4m=3
R4
R0
R5
Z47 8./clock_control/synthesis/submodules/clock_control_altclkctrl_0.v
Z48 F./clock_control/synthesis/submodules/clock_control_altclkctrl_0.v
!i122 162
L0 80 33
R6
r1
!s85 0
31
R44
Z49 !s107 ./clock_control/synthesis/submodules/clock_control_altclkctrl_0.v|
Z50 !s90 -work|work|./clock_control/synthesis/submodules/clock_control_altclkctrl_0.v|
!i113 1
R12
R9
vclock_control_altclkctrl_0_sub
R41
!i10b 1
!s100 O0[K?l[<e:zIA]KWVAAdk0
R3
I24^j3CA0lnR2@Cj3oMzO>3
R4
R0
R5
R47
R48
!i122 162
L0 29 34
R6
r1
!s85 0
31
R44
R49
R50
!i113 1
R12
R9
vclock_control_clock_control_altclkctrl_0
R41
!i10b 1
!s100 c=zzTK08UB`NccRnEiZ5z0
R3
Iz]zkZ43Rnl5>U@e=WWTU<3
R4
R0
R5
R42
R43
!i122 164
L0 67 25
R6
r1
!s85 0
31
R44
R45
R46
!i113 1
R12
R9
vclock_control_clock_control_altclkctrl_0_sub
R41
!i10b 1
!s100 RY?:[J6;[1Umj9U9RZl^91
R3
IDYB40dk::UhiT4YQfIJMT0
R4
R0
R5
R42
R43
!i122 164
L0 93 31
R6
r1
!s85 0
31
R44
R45
R46
!i113 1
R12
R9
vclock_div
R1
R17
!i10b 1
!s100 aCR1jT7bUZh9BJ<493O:92
R3
I2jYVV^EbBk=[][Dj?eHSd2
R4
S1
R0
R5
8./hdl/utility/clock_div.sv
F./hdl/utility/clock_div.sv
!i122 131
L0 7 11
R6
r1
!s85 0
31
R18
!s107 ./hdl/utility/clock_div.sv|
!s90 -sv|-work|work|./hdl/utility/clock_div.sv|
!i113 1
R8
R9
vdecode_master
R10
!i10b 1
!s100 Rih1^R5]dJo:Yf`EdiOQn2
R3
IodUm5l4nCF=`MVD4Gzdl_3
R4
R0
w1744561083
8./hdl/parts/decode/decode_master.v
F./hdl/parts/decode/decode_master.v
!i122 207
L0 1 29
R6
r1
!s85 0
31
R11
!s107 ./hdl/parts/decode/decode_master.v|
!s90 -work|work|./hdl/parts/decode/decode_master.v|
!i113 1
R12
R9
vdecoder_concat
R1
R17
!i10b 1
!s100 7mocV^]J2m8gZl5;Eb_4M3
R3
ID<SD2HjE`:oCbeGFBGk4e2
R4
S1
R0
w1744561047
8./hdl/interfaces/decoder_concat.sv
F./hdl/interfaces/decoder_concat.sv
!i122 134
Z51 L0 1 22
R6
r1
!s85 0
31
R18
!s107 ./hdl/interfaces/decoder_concat.sv|
!s90 -sv|-work|work|./hdl/interfaces/decoder_concat.sv|
!i113 1
R8
R9
vdecoder_deconcat
R1
R17
!i10b 1
!s100 ^`IbHh7an>c9Qg5omoAa93
R3
IDd?]VUN<6T`Sff4UNLGGW1
R4
S1
R0
w1744561052
8./hdl/interfaces/decoder_deconcat.sv
F./hdl/interfaces/decoder_deconcat.sv
!i122 133
R51
R6
r1
!s85 0
31
R18
!s107 ./hdl/interfaces/decoder_deconcat.sv|
!s90 -sv|-work|work|./hdl/interfaces/decoder_deconcat.sv|
!i113 1
R8
R9
vdelay
R1
R17
!i10b 1
!s100 kf=KSDQmJ=>mGFjJ_`S3I2
R3
I[91I6k4zB_Ea7JXJQ8WLM2
R4
S1
R0
R5
8./hdl/utility/delay.sv
F./hdl/utility/delay.sv
!i122 130
L0 1 17
R6
r1
!s85 0
31
R18
!s107 ./hdl/utility/delay.sv|
!s90 -sv|-work|work|./hdl/utility/delay.sv|
!i113 1
R8
R9
vexecute_master
R10
!i10b 1
!s100 ajh[E@LP<E69M@J;ANHKL3
R3
ITF]6hHc6gB_=YKa]a4aTA3
R4
R0
w1744561211
8./hdl/parts/execute/execute_master.v
F./hdl/parts/execute/execute_master.v
!i122 201
L0 1 54
R6
r1
!s85 0
31
R11
!s107 ./hdl/parts/execute/execute_master.v|
!s90 -work|work|./hdl/parts/execute/execute_master.v|
!i113 1
R12
R9
vff1
R10
!i10b 1
!s100 n2GPQ8mc08Z[NGZ4gm@XA0
R3
IAS]VBTfPo:k;RD`z4m>aj2
R4
R0
R5
8./hdl/interrupts/ff1.v
F./hdl/interrupts/ff1.v
!i122 196
Z52 L0 1 19
R6
r1
!s85 0
31
R11
!s107 ./hdl/interrupts/ff1.v|
!s90 -work|work|./hdl/interrupts/ff1.v|
!i113 1
R12
R9
vff1_tb
R10
!i10b 1
!s100 ^NV7fdMQ_?J5`KcXAFG0?0
R3
I@06fW9F6TI?88g4Q:bRZV1
R4
R0
R5
8./hdl/interrupts/ff1_tb.v
F./hdl/interrupts/ff1_tb.v
!i122 195
R51
R6
r1
!s85 0
31
R11
!s107 ./hdl/interrupts/ff1_tb.v|
!s90 -work|work|./hdl/interrupts/ff1_tb.v|
!i113 1
R12
R9
vgpr
R1
R2
!i10b 1
!s100 ]I`D5E:Q^JZR:0InBdaoE0
R3
I1>mQ@YnkFHb7=7a>NK]Rk0
R4
S1
R0
w1744560976
8./hdl/parts/writeback/gpr.sv
F./hdl/parts/writeback/gpr.sv
!i122 122
R39
R6
r1
!s85 0
31
R7
!s107 ./hdl/parts/writeback/gpr.sv|
!s90 -sv|-work|work|./hdl/parts/writeback/gpr.sv|
!i113 1
R8
R9
vhex_display
R1
R17
!i10b 1
!s100 VliLDoAJgeDT5z:jDAeSG3
R3
I9EzdC9@nES3W8SbQjN:PF0
R4
S1
R0
R5
8./hdl/utility/hex_display.sv
F./hdl/utility/hex_display.sv
!i122 128
L0 1 44
R6
r1
!s85 0
31
R18
!s107 ./hdl/utility/hex_display.sv|
!s90 -sv|-work|work|./hdl/utility/hex_display.sv|
!i113 1
R8
R9
vinterrupt_controller
R10
!i10b 1
!s100 Nz1?kQOS6G70XBUf<D=TJ2
R3
INIWTX5j6efkU4PPIHPR2f0
R4
R0
R5
8./hdl/interrupts/interrupt_controller.v
F./hdl/interrupts/interrupt_controller.v
!i122 194
L0 1 25
R6
r1
!s85 0
31
R11
!s107 ./hdl/interrupts/interrupt_controller.v|
!s90 -work|work|./hdl/interrupts/interrupt_controller.v|
!i113 1
R12
R9
vinterrupt_controller_tb
R10
!i10b 1
!s100 ;eZ33^:iD3jcQcCa763283
R3
ID]oFeazI_<;Bg2b3nU<L;3
R4
R0
R5
8./hdl/interrupts/interrupt_controller_tb.v
F./hdl/interrupts/interrupt_controller_tb.v
!i122 192
L0 1 53
R6
r1
!s85 0
31
R11
!s107 ./hdl/interrupts/interrupt_controller_tb.v|
!s90 -work|work|./hdl/interrupts/interrupt_controller_tb.v|
!i113 1
R12
R9
vlpddr2
R10
!i10b 1
!s100 NH88lQEV>AZkXT4Tc?L2P2
R3
IQl1?kMi[?aEWiholhDRg<2
R4
R0
R5
8./lpddr2.v
F./lpddr2.v
!i122 208
L0 8 99
R6
r1
!s85 0
31
R11
!s107 ./lpddr2.v|
!s90 -work|work|./lpddr2.v|
!i113 1
R12
R9
vlpddr2_0002
R13
!i10b 1
!s100 6aaYS>]?^TkH2alOcf9Nm0
R3
IN^1F0o_QMAX@[81ZiGzEV3
R4
R0
R5
8./lpddr2/lpddr2_0002.v
F./lpddr2/lpddr2_0002.v
!i122 231
L0 9 853
R6
r1
!s85 0
31
R14
!s107 ./lpddr2/lpddr2_0002.v|
!s90 -work|work|./lpddr2/lpddr2_0002.v|
!i113 1
R12
R9
vlpddr2_memory
R1
R2
!i10b 1
!s100 l]V6mGEk>[HUlWl`]9BL[3
R3
I1U<GBnJ<O:6:I;XT?kRQA1
R4
S1
R0
R5
8./hdl/parts/memory/lpddr2_memory.sv
F./hdl/parts/memory/lpddr2_memory.sv
!i122 124
L0 1 106
R6
r1
!s85 0
31
R7
!s107 ./hdl/parts/memory/lpddr2_memory.sv|
!s90 -sv|-work|work|./hdl/parts/memory/lpddr2_memory.sv|
!i113 1
R8
R9
vlpddr2_p0
R1
R2
!i10b 1
!s100 6hI;hhAR0TiF^Aa=VMPe>3
R3
IDdc3jbShcfOHdT:aA>Ee@2
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/lpddr2_p0.sv
F./lpddr2_sim/lpddr2/lpddr2_p0.sv
!i122 104
L0 18 543
R6
r1
!s85 0
31
R7
!s107 ./lpddr2_sim/lpddr2/lpddr2_p0.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/lpddr2_p0.sv|
!i113 1
R8
R9
vlpddr2_p0_acv_hard_addr_cmd_pads
R13
!i10b 1
!s100 ]8PNAXXWhD:>1TKATG6NJ2
R3
IXW5Jgn2ne6ogZzdlAOmSn0
R4
R0
R5
8./lpddr2/lpddr2_p0_acv_hard_addr_cmd_pads.v
F./lpddr2/lpddr2_p0_acv_hard_addr_cmd_pads.v
!i122 226
L0 17 326
R6
r1
!s85 0
31
R14
!s107 ./lpddr2/lpddr2_p0_acv_hard_addr_cmd_pads.v|
!s90 -work|work|./lpddr2/lpddr2_p0_acv_hard_addr_cmd_pads.v|
!i113 1
R12
R9
vlpddr2_p0_acv_hard_io_pads
R13
!i10b 1
!s100 abH04O2TTYKVko^onLTY63
R3
IMTPH4>6Zi8?3zGNzig[2W1
R4
R0
R5
8./lpddr2/lpddr2_p0_acv_hard_io_pads.v
F./lpddr2/lpddr2_p0_acv_hard_io_pads.v
!i122 228
L0 17 313
R6
r1
!s85 0
31
R14
!s107 ./lpddr2/lpddr2_p0_acv_hard_io_pads.v|
!s90 -work|work|./lpddr2/lpddr2_p0_acv_hard_io_pads.v|
!i113 1
R12
R9
vlpddr2_p0_acv_hard_memphy
R13
!i10b 1
!s100 4G^g:LEYU2Hj=>fF4:BP51
R3
IFeABzCaO11J6TjUc_Ob<n1
R4
R0
R5
8./lpddr2/lpddr2_p0_acv_hard_memphy.v
F./lpddr2/lpddr2_p0_acv_hard_memphy.v
!i122 225
L0 21 794
R6
r1
!s85 0
31
R14
!s107 ./lpddr2/lpddr2_p0_acv_hard_memphy.v|
!s90 -work|work|./lpddr2/lpddr2_p0_acv_hard_memphy.v|
!i113 1
R12
R9
vlpddr2_p0_acv_ldc
R10
!i10b 1
!s100 d=ZKJz@1BK_3hbhQmhG;e3
R3
IKmjKjjGJ5HBM1^l>B^15U3
R4
R0
R5
8./lpddr2/lpddr2_p0_acv_ldc.v
F./lpddr2/lpddr2_p0_acv_ldc.v
!i122 215
L0 17 104
R6
r1
!s85 0
31
R11
!s107 ./lpddr2/lpddr2_p0_acv_ldc.v|
!s90 -work|work|./lpddr2/lpddr2_p0_acv_ldc.v|
!i113 1
R12
R9
vlpddr2_p0_altdqdqs
R13
!i10b 1
!s100 W^GN`@0;9T;23MFj`1`]@2
R3
Ik7b>JidBOZKQGA^8OU5EW0
R4
R0
R5
8./lpddr2/lpddr2_p0_altdqdqs.v
F./lpddr2/lpddr2_p0_altdqdqs.v
!i122 229
L0 17 182
R6
r1
!s85 0
31
R14
!s107 ./lpddr2/lpddr2_p0_altdqdqs.v|
!s90 -work|work|./lpddr2/lpddr2_p0_altdqdqs.v|
!i113 1
R12
R9
vlpddr2_p0_clock_pair_generator
R10
!i10b 1
!s100 NUSzkS_hz@1UK48Q:RWbS2
R3
IR4Bon8:65cP?1i<5eKN?Q1
R4
R0
R5
8./lpddr2/lpddr2_p0_clock_pair_generator.v
F./lpddr2/lpddr2_p0_clock_pair_generator.v
!i122 217
L0 29 100
R6
r1
!s85 0
31
R11
!s107 ./lpddr2/lpddr2_p0_clock_pair_generator.v|
!s90 -work|work|./lpddr2/lpddr2_p0_clock_pair_generator.v|
!i113 1
R12
R9
vlpddr2_p0_generic_ddio
R13
!i10b 1
!s100 6TCD1TIXUmYnEE=:Mc2^`1
R3
IX_hnTPfS[bazEzcgTBJ@e0
R4
R0
R5
8./lpddr2/lpddr2_p0_generic_ddio.v
F./lpddr2/lpddr2_p0_generic_ddio.v
!i122 230
L0 17 73
R6
r1
!s85 0
31
R14
!s107 ./lpddr2/lpddr2_p0_generic_ddio.v|
!s90 -work|work|./lpddr2/lpddr2_p0_generic_ddio.v|
!i113 1
R12
R9
vlpddr2_p0_iss_probe
R13
!i10b 1
!s100 gc@DmcZdT2df;_h0HM^J73
R3
IembmNn_S33W`?X?a99IT61
R4
R0
R5
8./lpddr2/lpddr2_p0_iss_probe.v
F./lpddr2/lpddr2_p0_iss_probe.v
!i122 223
L0 17 44
R6
r1
!s85 0
31
R14
!s107 ./lpddr2/lpddr2_p0_iss_probe.v|
!s90 -work|work|./lpddr2/lpddr2_p0_iss_probe.v|
!i113 1
R12
R9
vlpddr2_p0_phy_csr
R1
R2
!i10b 1
!s100 _1Qf[ebBYW72Jh9cEXo2d1
R3
I;ki=M9iD`QnREAK4ZfiFY2
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/lpddr2_p0_phy_csr.sv
F./lpddr2_sim/lpddr2/lpddr2_p0_phy_csr.sv
!i122 120
L0 31 197
R6
r1
!s85 0
31
R7
!s107 ./lpddr2_sim/lpddr2/lpddr2_p0_phy_csr.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/lpddr2_p0_phy_csr.sv|
!i113 1
R8
R9
vlpddr2_p0_reset
R10
!i10b 1
!s100 kgo1YiY;10Kn`PDBAoAPJ2
R3
IINlVJ61hn[f213eBDz`a82
R4
R0
R5
8./lpddr2/lpddr2_p0_reset.v
F./lpddr2/lpddr2_p0_reset.v
!i122 213
L0 18 140
R6
r1
!s85 0
31
R11
!s107 ./lpddr2/lpddr2_p0_reset.v|
!s90 -work|work|./lpddr2/lpddr2_p0_reset.v|
!i113 1
R12
R9
vlpddr2_p0_reset_sync
R13
!i10b 1
!s100 5W]V45l56@4Fen9G@LPBl2
R3
I037=DlL6=?^ddQIWg8e631
R4
R0
R5
8./lpddr2/lpddr2_p0_reset_sync.v
F./lpddr2/lpddr2_p0_reset_sync.v
!i122 232
L0 17 46
R6
r1
!s85 0
31
R14
!s107 ./lpddr2/lpddr2_p0_reset_sync.v|
!s90 -work|work|./lpddr2/lpddr2_p0_reset_sync.v|
!i113 1
R12
R9
vlpddr2_pll0
R1
R2
!i10b 1
!s100 YiHTck<Jjnafj61WTUkG61
R3
IF98?ljG<nG_S74eSZIenE2
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/lpddr2_pll0.sv
F./lpddr2_sim/lpddr2/lpddr2_pll0.sv
!i122 107
L0 23 437
R6
r1
!s85 0
31
R7
!s107 ./lpddr2_sim/lpddr2/lpddr2_pll0.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/lpddr2_pll0.sv|
!i113 1
R8
R9
vlpddr2_s0
R10
!i10b 1
!s100 Ak>nS^ULZ<[63P]lA40mO1
R3
IB;^WbJeSaT>c3Y>3cZM=U1
R4
R0
R5
8./lpddr2/lpddr2_s0.v
F./lpddr2/lpddr2_s0.v
!i122 209
L0 9 402
R6
r1
!s85 0
31
R11
!s107 ./lpddr2/lpddr2_s0.v|
!s90 -work|work|./lpddr2/lpddr2_s0.v|
!i113 1
R12
R9
vlpddr2_s0_irq_mapper
R1
R15
!i10b 1
!s100 i9Sa^gjVbQ3D6I>JR;8SW3
R3
IeP=PBN2?n3^De?glW09::0
R4
S1
R0
R5
8./lpddr2/lpddr2_s0_irq_mapper.sv
F./lpddr2/lpddr2_s0_irq_mapper.sv
!i122 156
L0 31 26
R6
r1
!s85 0
31
R16
!s107 ./lpddr2/lpddr2_s0_irq_mapper.sv|
!s90 -sv|-work|work|./lpddr2/lpddr2_s0_irq_mapper.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0
R10
!i10b 1
!s100 GJ97nKFTOB?ihlS_O59`91
R3
IA77h0QJI>4H3U84nM[2AN1
R4
R0
R5
8./lpddr2/lpddr2_s0_mm_interconnect_0.v
F./lpddr2/lpddr2_s0_mm_interconnect_0.v
!i122 216
L0 9 2130
R6
r1
!s85 0
31
R11
!s107 ./lpddr2/lpddr2_s0_mm_interconnect_0.v|
!s90 -work|work|./lpddr2/lpddr2_s0_mm_interconnect_0.v|
!i113 1
R12
R9
vlpddr2_s0_mm_interconnect_0_avalon_st_adapter
R13
!i10b 1
!s100 Ak4?VWY_@nfL3gEX^DTQ70
R3
IdlTcW0TmV]o;n@4nVlC`P1
R4
R0
R5
8./lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v
F./lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v
!i122 221
L0 9 194
R6
r1
!s85 0
31
R14
!s107 ./lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v|
!s90 -work|work|./lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R12
R9
vlpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R1
R17
!i10b 1
!s100 A<:ll<dYJ;a[c8N1^TAam3
R3
I<SR9YWVGG:dU[ToQ?QV`f2
R4
S1
R0
R5
8./lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
F./lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
!i122 152
L0 66 41
R6
r1
!s85 0
31
R18
!s107 ./lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -sv|-work|work|./lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_cmd_demux
R1
R2
!i10b 1
!s100 =k5^T3MKiFGa>Knm06^L21
R3
IEmAIh>L@z]iGWoT7L]CZU3
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux.sv
F./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux.sv
!i122 110
L0 43 102
R6
r1
!s85 0
31
R7
!s107 ./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_cmd_demux_001
R1
R17
!i10b 1
!s100 14oSMF`[5co9Jj6gZ4=UL3
R3
IWJMcZ4kA;1dl3OZ=BC7oL2
R4
S1
R0
R5
8./lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv
F./lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv
!i122 148
Z53 L0 43 72
R6
r1
!s85 0
31
R18
!s107 ./lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv|
!s90 -sv|-work|work|./lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_cmd_demux_002
R1
R13
!i10b 1
!s100 @:F2LCSECWNa7h<fUALFb1
R3
ISWanCLC4M:zP[U:EadJJc1
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv
F./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv
!i122 236
Z54 L0 43 57
R6
r1
!s85 0
31
R14
!s107 ./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_cmd_mux
R1
R17
!i10b 1
!s100 7bSV3NQ?L6IH19zF7lZg80
R3
ILWL=i1FUa2=1VA:iQXW5;0
R4
S1
R0
R5
8./lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux.sv
F./lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux.sv
!i122 141
L0 51 314
R6
r1
!s85 0
31
R18
!s107 ./lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux.sv|
!s90 -sv|-work|work|./lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_cmd_mux_003
R1
R2
!i10b 1
!s100 LoT5dKFTC0Y3d1k7ZkjT42
R3
I;7[1lTkfBYF^zk4S<66Oe3
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv
F./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv
!i122 118
Z55 L0 51 44
R6
r1
!s85 0
31
R7
!s107 ./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_router
R1
R2
!i10b 1
!s100 DV=Fm5WG=3F78aLkFQ9UG3
R3
IS];FTMKDMP9kkYg16`mQ<1
R4
S1
R0
R5
Z56 8./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_router.sv
Z57 F./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_router.sv
!i122 114
L0 84 156
R6
r1
!s85 0
31
R7
Z58 !s107 ./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_router.sv|
Z59 !s90 -sv|-work|work|./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_router.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_router_001
R1
R15
!i10b 1
!s100 YLeDHY<4@@lz@7Kj?WX:Z3
R3
ICgLL3QL^?1NiHND]e3MHT3
R4
S1
R0
R5
Z60 8./lpddr2/lpddr2_s0_mm_interconnect_0_router_001.sv
Z61 F./lpddr2/lpddr2_s0_mm_interconnect_0_router_001.sv
!i122 158
Z62 L0 84 142
R6
r1
!s85 0
31
R16
Z63 !s107 ./lpddr2/lpddr2_s0_mm_interconnect_0_router_001.sv|
Z64 !s90 -sv|-work|work|./lpddr2/lpddr2_s0_mm_interconnect_0_router_001.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_router_001_default_decode
R1
R15
!i10b 1
!s100 N6EdKDfQBD8lg8`jWGCHD3
R3
I=@LR`a@l:gah@k]`2lfU[2
R4
S1
R0
R5
R60
R61
!i122 158
Z65 L0 45 37
R6
r1
!s85 0
31
R16
R63
R64
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_router_002
R1
R17
!i10b 1
!s100 7S@6c>mZNUh_X^A1QdT9D1
R3
IUQD:Q?0TVVYQd6e3<@>6=0
R4
S1
R0
R5
Z66 8./lpddr2/lpddr2_s0_mm_interconnect_0_router_002.sv
Z67 F./lpddr2/lpddr2_s0_mm_interconnect_0_router_002.sv
!i122 145
L0 84 131
R6
r1
!s85 0
31
R18
Z68 !s107 ./lpddr2/lpddr2_s0_mm_interconnect_0_router_002.sv|
Z69 !s90 -sv|-work|work|./lpddr2/lpddr2_s0_mm_interconnect_0_router_002.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_router_002_default_decode
R1
R17
!i10b 1
!s100 kck8;C:a8zlH:c>9gZVm`0
R3
I6=CSIJ?Jl3D?BQX:CGj`H0
R4
S1
R0
R5
R66
R67
!i122 145
R65
R6
r1
!s85 0
31
R18
R68
R69
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_router_003
R1
R2
!i10b 1
!s100 H8;;FliJ_jZjei[hSo9[F1
R3
I7O[Y733MULNE`LjV3^=210
R4
S1
R0
R5
Z70 8./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_router_003.sv
Z71 F./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_router_003.sv
!i122 117
L0 84 134
R6
r1
!s85 0
31
R7
Z72 !s107 ./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_router_003.sv|
Z73 !s90 -sv|-work|work|./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_router_003.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_router_003_default_decode
R1
R2
!i10b 1
!s100 NS>e`MTi>E^XQmRi78czH2
R3
IhD;XN4bfAi;QBmXHG4Og03
R4
S1
R0
R5
R70
R71
!i122 117
R65
R6
r1
!s85 0
31
R7
R72
R73
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_router_005
R1
R17
!i10b 1
!s100 oBIXmT1dQVabE=iiZ<a4N1
R3
I`5URCaAS^7j1gd>DHE3493
R4
S1
R0
R5
Z74 8./lpddr2/lpddr2_s0_mm_interconnect_0_router_005.sv
Z75 F./lpddr2/lpddr2_s0_mm_interconnect_0_router_005.sv
!i122 140
L0 84 139
R6
r1
!s85 0
31
R18
Z76 !s107 ./lpddr2/lpddr2_s0_mm_interconnect_0_router_005.sv|
Z77 !s90 -sv|-work|work|./lpddr2/lpddr2_s0_mm_interconnect_0_router_005.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_router_005_default_decode
R1
R17
!i10b 1
!s100 aI:[3mX;6CE7GJEBzg1gk2
R3
Ik2Wo>WLjAcS1oCTkfbGlJ3
R4
S1
R0
R5
R74
R75
!i122 140
R65
R6
r1
!s85 0
31
R18
R76
R77
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_router_006
R1
R15
!i10b 1
!s100 Ca@T[O0SSlk6JJ0RjGTT@1
R3
I2ZGUhM:ZD<oCc:d[`M]Fl0
R4
S1
R0
R5
Z78 8./lpddr2/lpddr2_s0_mm_interconnect_0_router_006.sv
Z79 F./lpddr2/lpddr2_s0_mm_interconnect_0_router_006.sv
!i122 154
Z80 L0 84 130
R6
r1
!s85 0
31
R16
Z81 !s107 ./lpddr2/lpddr2_s0_mm_interconnect_0_router_006.sv|
Z82 !s90 -sv|-work|work|./lpddr2/lpddr2_s0_mm_interconnect_0_router_006.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_router_006_default_decode
R1
R15
!i10b 1
!s100 dK4U0kHEBjFQ;Iob?H93D1
R3
I0[?=oK5jkOnB`5PbcUB=53
R4
S1
R0
R5
R78
R79
!i122 154
R65
R6
r1
!s85 0
31
R16
R81
R82
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_router_default_decode
R1
R2
!i10b 1
!s100 R[<d9h@RzjQ0Lm_EXl?KS2
R3
IjC<<jDRHDfEl>E?S<K>1`1
R4
S1
R0
R5
R56
R57
!i122 114
R65
R6
r1
!s85 0
31
R7
R58
R59
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_rsp_mux
R1
R17
!i10b 1
!s100 lbGkO_98eUhLeo6<B30I^1
R3
IM@P[f=aPkX7<M?LT6RfLJ2
R4
S1
R0
R5
8./lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux.sv
F./lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux.sv
!i122 147
L0 51 333
R6
r1
!s85 0
31
R18
!s107 ./lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux.sv|
!s90 -sv|-work|work|./lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_rsp_mux_001
R1
R17
!i10b 1
!s100 3WXEjmDETFH][_0:ImofW3
R3
Io`zE1BZSEh:;=zK69e6EC1
R4
S1
R0
R5
8./lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv
F./lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv
!i122 151
Z83 L0 51 293
R6
r1
!s85 0
31
R18
!s107 ./lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv|
!s90 -sv|-work|work|./lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_0_rsp_mux_002
R1
R2
!i10b 1
!s100 N9>`Ga<7G4DoIbNK6V=_80
R3
IF4W7ZN@b;UiVf=]UF]KXW1
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv
F./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv
!i122 111
R55
R6
r1
!s85 0
31
R7
!s107 ./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_1
R10
!i10b 1
!s100 3?EMXAi3hFJR9Rf:@Q7lL1
R3
IhZPUW=m3ORn7n4W`7eOd_0
R4
R0
R5
8./lpddr2/lpddr2_s0_mm_interconnect_1.v
F./lpddr2/lpddr2_s0_mm_interconnect_1.v
!i122 211
L0 9 973
R6
r1
!s85 0
31
R11
!s107 ./lpddr2/lpddr2_s0_mm_interconnect_1.v|
!s90 -work|work|./lpddr2/lpddr2_s0_mm_interconnect_1.v|
!i113 1
R12
R9
vlpddr2_s0_mm_interconnect_1_cmd_demux
R1
R17
!i10b 1
!s100 f9Qn_Lb;iABMm3jC?iA`n0
R3
Ik`VCVkM]GJ7HO==nFcl5^3
R4
S1
R0
R5
8./lpddr2/lpddr2_s0_mm_interconnect_1_cmd_demux.sv
F./lpddr2/lpddr2_s0_mm_interconnect_1_cmd_demux.sv
!i122 149
R53
R6
r1
!s85 0
31
R18
!s107 ./lpddr2/lpddr2_s0_mm_interconnect_1_cmd_demux.sv|
!s90 -sv|-work|work|./lpddr2/lpddr2_s0_mm_interconnect_1_cmd_demux.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_1_cmd_mux
R1
R17
!i10b 1
!s100 Z;l@S8NYhF_[3oj7V4K]@3
R3
ITST4lQ@lY9PWa7iiAPgSb3
R4
S1
R0
R5
8./lpddr2/lpddr2_s0_mm_interconnect_1_cmd_mux.sv
F./lpddr2/lpddr2_s0_mm_interconnect_1_cmd_mux.sv
!i122 142
R55
R6
r1
!s85 0
31
R18
!s107 ./lpddr2/lpddr2_s0_mm_interconnect_1_cmd_mux.sv|
!s90 -sv|-work|work|./lpddr2/lpddr2_s0_mm_interconnect_1_cmd_mux.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_1_router
R1
R15
!i10b 1
!s100 9A^9C>J07hWOZ`GR@YGa62
R3
IgMPi5ZL4QcMGLZzj_QSDD0
R4
S1
R0
R5
Z84 8./lpddr2/lpddr2_s0_mm_interconnect_1_router.sv
Z85 F./lpddr2/lpddr2_s0_mm_interconnect_1_router.sv
!i122 157
R62
R6
r1
!s85 0
31
R16
Z86 !s107 ./lpddr2/lpddr2_s0_mm_interconnect_1_router.sv|
Z87 !s90 -sv|-work|work|./lpddr2/lpddr2_s0_mm_interconnect_1_router.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_1_router_001
R1
R17
!i10b 1
!s100 ZL53dI@FEBbUfz@ReQ?B:3
R3
II]Xg1BJg0HM2dA9X@_6hN2
R4
S1
R0
R5
Z88 8./lpddr2/lpddr2_s0_mm_interconnect_1_router_001.sv
Z89 F./lpddr2/lpddr2_s0_mm_interconnect_1_router_001.sv
!i122 150
R80
R6
r1
!s85 0
31
R18
Z90 !s107 ./lpddr2/lpddr2_s0_mm_interconnect_1_router_001.sv|
Z91 !s90 -sv|-work|work|./lpddr2/lpddr2_s0_mm_interconnect_1_router_001.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_1_router_001_default_decode
R1
R17
!i10b 1
!s100 V6EIOhb6iZOj15gBj4DCh3
R3
IVG921PnXa9B>U`AX?PFNJ3
R4
S1
R0
R5
R88
R89
!i122 150
R65
R6
r1
!s85 0
31
R18
R90
R91
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_1_router_default_decode
R1
R15
!i10b 1
!s100 l`SElOPP?Sc:PjzhTVQmf1
R3
I7^[<Ne<dhh7Ua6<KdRPj@3
R4
S1
R0
R5
R84
R85
!i122 157
R65
R6
r1
!s85 0
31
R16
R86
R87
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_1_rsp_demux
R1
R13
!i10b 1
!s100 <X`>W`Sa_bP:V8`0SNlYY1
R3
IW``SCgVH`lZI[nTOdkiGG3
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_1_rsp_demux.sv
F./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_1_rsp_demux.sv
!i122 234
R54
R6
r1
!s85 0
31
R14
!s107 ./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_1_rsp_demux.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_1_rsp_demux.sv|
!i113 1
R8
R9
vlpddr2_s0_mm_interconnect_1_rsp_mux
R1
R2
!i10b 1
!s100 zAF5I:SNozYRfUaL?eRm51
R3
I3`BiiU;kf?ae5V`i@1Cb^3
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_1_rsp_mux.sv
F./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_1_rsp_mux.sv
!i122 106
R83
R6
r1
!s85 0
31
R7
!s107 ./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_1_rsp_mux.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/lpddr2_s0_mm_interconnect_1_rsp_mux.sv|
!i113 1
R8
R9
vmain_interrupt
R19
!i10b 1
!s100 Xb3TcjoLndY;GBo<cL8_z2
R3
I;zkkVKmSI133zXE?^:0eO2
R4
R0
Z92 w1744566650
8./hdl/interrupts/main_interrupt.v
F./hdl/interrupts/main_interrupt.v
!i122 191
L0 1 111
R6
r1
!s85 0
31
R22
!s107 ./hdl/interrupts/main_interrupt.v|
!s90 -work|work|./hdl/interrupts/main_interrupt.v|
!i113 1
R12
R9
vmain_interrupt_tb
R10
!i10b 1
!s100 fNJJAhz80:11CUZUV]1QJ0
R3
Ibk_T1QD4Xg0i?dh@h51741
R4
R0
w1744565143
8./hdl/interrupts/main_interrupt_tb.v
F./hdl/interrupts/main_interrupt_tb.v
!i122 198
L0 1 91
R6
r1
!s85 0
31
R11
!s107 ./hdl/interrupts/main_interrupt_tb.v|
!s90 -work|work|./hdl/interrupts/main_interrupt_tb.v|
!i113 1
R12
R9
vmaster
R1
Z93 !s110 1747932086
!i10b 1
!s100 j9BKVDj?VLILMfo@87R[V2
R3
IRn1ZB]T>^`?890E@88PaF2
R4
S1
Z94 d/home/sandro/Documents/Hardware/Quartus/CPU-Thesis
w1747920303
8hdl/master.sv
Fhdl/master.sv
!i122 238
L0 1 230
R6
r1
!s85 0
31
Z95 !s108 1747932086.000000
!s107 hdl/master_tb.sv|hdl/master.sv|
Z96 !s90 -work|work|hdl/master.sv|hdl/master_tb.sv|
!i113 1
R12
R9
vmaster_tb
R1
R93
!i10b 1
!s100 I?1?;hYXd>BzX9<:7zjef3
R3
IDS:zckhLVGCnLM<Gj4TXA0
R4
S1
R94
w1747920310
8hdl/master_tb.sv
Fhdl/master_tb.sv
!i122 238
L0 1 48
R6
r1
!s85 0
31
R95
Z97 !s107 hdl/master_tb.sv|hdl/master.sv|
R96
!i113 1
R12
R9
vmemory_master
R1
R2
!i10b 1
!s100 5AFDXV]mA`^=E5g];_8C^3
R3
IRLnbQ@4>`>F8MlX93Io6O3
R4
S1
R0
R5
8./hdl/parts/memory/memory_master.sv
F./hdl/parts/memory/memory_master.sv
!i122 125
L0 1 51
R6
r1
!s85 0
31
R7
!s107 ./hdl/parts/memory/memory_master.sv|
!s90 -sv|-work|work|./hdl/parts/memory/memory_master.sv|
!i113 1
R8
R9
vmemory_master_mock
R1
R17
!i10b 1
!s100 B]M98_Q>U6a=D9Aj=D4TB3
R3
IYdM@V`j1H;]2nNmIFN<El0
R4
S1
R0
w1744563357
8./hdl/parts/memory/memory_master_mock.sv
F./hdl/parts/memory/memory_master_mock.sv
!i122 126
L0 1 72
R6
r1
!s85 0
31
R7
!s107 ./hdl/parts/memory/memory_master_mock.sv|
!s90 -sv|-work|work|./hdl/parts/memory/memory_master_mock.sv|
!i113 1
R8
R9
vmemory_model
R1
R17
!i10b 1
!s100 QPMO0oLBYh:gQzRonkR?V0
R3
If2@4DXIe91O3L:WooKB=D3
R4
S1
R0
R5
8./hdl/master_tb.sv
F./hdl/master_tb.sv
!i122 127
L0 47 26
R6
r1
!s85 0
31
R18
!s107 ./hdl/master_tb.sv|
!s90 -sv|-work|work|./hdl/master_tb.sv|
!i113 1
R8
R9
vmemory_pointer_controller
R1
R15
!i10b 1
!s100 VL6:PNE@M@fzE1z:XLmzc2
R3
In>SCN4M8LccNEGS9ECU<T1
R4
S1
R0
R5
R35
R36
!i122 155
L0 185 112
R6
r1
!s85 0
31
R16
R37
R38
!i113 1
R8
R9
vnext_pc_calc
R10
!i10b 1
!s100 TZDc<8a18Ma8mPcNcMd;l1
R3
I@h@RoA]h7i7ObJ=f`jCo=2
R4
R0
w1744561090
8./hdl/parts/decode/next_pc_calc.v
F./hdl/parts/decode/next_pc_calc.v
!i122 205
L0 1 42
R6
r1
!s85 0
31
R11
!s107 ./hdl/parts/decode/next_pc_calc.v|
!s90 -work|work|./hdl/parts/decode/next_pc_calc.v|
!i113 1
R12
R9
vpp_or
R10
!i10b 1
!s100 Gz4HHQVKo:dzoechFzckA0
R3
II;bjR7Dak`MA2MXLgC:D[1
R4
R0
R5
8./hdl/interrupts/pp_or.v
F./hdl/interrupts/pp_or.v
!i122 193
R40
R6
r1
!s85 0
31
R11
!s107 ./hdl/interrupts/pp_or.v|
!s90 -work|work|./hdl/interrupts/pp_or.v|
!i113 1
R12
R9
vpp_or_tb
R19
!i10b 1
!s100 Q3m]3Kb?:Vzl2n55i:Nfo2
R3
Ij77MW`?AjS1H337kmzZ8o2
R4
R0
R5
8./hdl/interrupts/pp_or_tb.v
F./hdl/interrupts/pp_or_tb.v
!i122 190
R51
R6
r1
!s85 0
31
R22
!s107 ./hdl/interrupts/pp_or_tb.v|
!s90 -work|work|./hdl/interrupts/pp_or_tb.v|
!i113 1
R12
R9
vsequencer_reg_file
R1
R2
!i10b 1
!s100 RS5Tb:NRYUCzV90D4BBzi1
R3
I@lz0O2an2`?Ri6=n:[@9g0
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/sequencer_reg_file.sv
F./lpddr2_sim/lpddr2/sequencer_reg_file.sv
!i122 121
L0 37 224
R6
r1
!s85 0
31
R7
!s107 ./lpddr2_sim/lpddr2/sequencer_reg_file.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/sequencer_reg_file.sv|
!i113 1
R8
R9
vsequencer_scc_acv_phase_decode
R13
!i10b 1
!s100 ;>eLOH8``>:iV]A@j;z;L3
R3
IDHGbm^Zk21QQJJ7?JMKFl0
R4
R0
R5
8./lpddr2/sequencer_scc_acv_phase_decode.v
F./lpddr2/sequencer_scc_acv_phase_decode.v
!i122 218
L0 17 116
R6
r1
!s85 0
31
R11
!s107 ./lpddr2/sequencer_scc_acv_phase_decode.v|
!s90 -work|work|./lpddr2/sequencer_scc_acv_phase_decode.v|
!i113 1
R12
R9
vsequencer_scc_acv_wrapper
R1
R17
!i10b 1
!s100 ?T>CLcdT;LQ3<WSfLojn=1
R3
I>82cQXBRY<`oVP]l1^?X82
R4
S1
R0
R5
8./lpddr2/sequencer_scc_acv_wrapper.sv
F./lpddr2/sequencer_scc_acv_wrapper.sv
!i122 139
L0 18 129
R6
r1
!s85 0
31
R18
!s107 ./lpddr2/sequencer_scc_acv_wrapper.sv|
!s90 -sv|-work|work|./lpddr2/sequencer_scc_acv_wrapper.sv|
!i113 1
R8
R9
vsequencer_scc_mgr
R1
R15
!i10b 1
!s100 1hh@ZFAMfk:ezAz9B1e5b3
R3
IJWgkUI<Y4i9Ka8=]a?gae2
R4
S1
R0
R5
8./lpddr2/sequencer_scc_mgr.sv
F./lpddr2/sequencer_scc_mgr.sv
!i122 159
L0 29 1031
R6
r1
!s85 0
31
R16
!s107 ./lpddr2/sequencer_scc_mgr.sv|
!s90 -sv|-work|work|./lpddr2/sequencer_scc_mgr.sv|
!i113 1
R8
R9
vsequencer_scc_reg_file
R13
!i10b 1
!s100 >=<Wo1VnAMRSVSX8Oa_N40
R3
I[U3l5lKIi=Uj[2b>;<<d90
R4
R0
R5
8./lpddr2/sequencer_scc_reg_file.v
F./lpddr2/sequencer_scc_reg_file.v
!i122 222
L0 17 65
R6
r1
!s85 0
31
R14
!s107 ./lpddr2/sequencer_scc_reg_file.v|
!s90 -work|work|./lpddr2/sequencer_scc_reg_file.v|
!i113 1
R12
R9
vsequencer_scc_siii_phase_decode
R10
!i10b 1
!s100 _QnWQ7Ue1KPR6::i<0=G52
R3
I`jL3P@TmPnF@z`flOPXVn3
R4
R0
R5
8./lpddr2/sequencer_scc_siii_phase_decode.v
F./lpddr2/sequencer_scc_siii_phase_decode.v
!i122 212
L0 17 458
R6
r1
!s85 0
31
R11
!s107 ./lpddr2/sequencer_scc_siii_phase_decode.v|
!s90 -work|work|./lpddr2/sequencer_scc_siii_phase_decode.v|
!i113 1
R12
R9
vsequencer_scc_siii_wrapper
R1
R2
!i10b 1
!s100 @<SacHX]Odl`Vl:G^ziN]1
R3
IaabcRz4cZDdbLNKWldSNQ2
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/sequencer_scc_siii_wrapper.sv
F./lpddr2_sim/lpddr2/sequencer_scc_siii_wrapper.sv
!i122 112
L0 17 117
R6
r1
!s85 0
31
R7
!s107 ./lpddr2_sim/lpddr2/sequencer_scc_siii_wrapper.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/sequencer_scc_siii_wrapper.sv|
!i113 1
R8
R9
vsequencer_scc_sv_phase_decode
R13
!i10b 1
!s100 483RhzAdLGcdU=i7z4WaW1
R3
I9Ie<^_Hd?@cF<jUWSKJXj2
R4
R0
R5
8./lpddr2/sequencer_scc_sv_phase_decode.v
F./lpddr2/sequencer_scc_sv_phase_decode.v
!i122 227
L0 17 162
R6
r1
!s85 0
31
R14
!s107 ./lpddr2/sequencer_scc_sv_phase_decode.v|
!s90 -work|work|./lpddr2/sequencer_scc_sv_phase_decode.v|
!i113 1
R12
R9
vsequencer_scc_sv_wrapper
R1
R13
!i10b 1
!s100 A<YQL6SidNj@`b0Z:XLFm0
R3
Imj5:R01COKG`UBYmZbGPo2
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/sequencer_scc_sv_wrapper.sv
F./lpddr2_sim/lpddr2/sequencer_scc_sv_wrapper.sv
!i122 237
L0 17 203
R6
r1
!s85 0
31
R14
!s107 ./lpddr2_sim/lpddr2/sequencer_scc_sv_wrapper.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/sequencer_scc_sv_wrapper.sv|
!i113 1
R8
R9
vsequencer_trk_mgr
R1
R2
!i10b 1
!s100 DcVkZ<k0kOIg5ZoS;ViE93
R3
Ii@5[MFc7HaLWbXH7hEeO]2
R4
S1
R0
R5
8./lpddr2_sim/lpddr2/sequencer_trk_mgr.sv
F./lpddr2_sim/lpddr2/sequencer_trk_mgr.sv
!i122 115
L0 30 987
R6
r1
!s85 0
31
R7
!s107 ./lpddr2_sim/lpddr2/sequencer_trk_mgr.sv|
!s90 -sv|-work|work|./lpddr2_sim/lpddr2/sequencer_trk_mgr.sv|
!i113 1
R8
R9
vshifter
R10
!i10b 1
!s100 hhZUl`<Q7;CWWf;1i@@CF3
R3
IlMO<?SX1h9cNAEj>a^^mL1
R4
R0
R5
8./hdl/parts/execute/shifter.v
F./hdl/parts/execute/shifter.v
!i122 204
L0 1 12
R6
r1
!s85 0
31
R11
!s107 ./hdl/parts/execute/shifter.v|
!s90 -work|work|./hdl/parts/execute/shifter.v|
!i113 1
R12
R9
vsplitter
R1
R17
!i10b 1
!s100 l4kDWDh6S=f2]z^]hdF2O3
R3
I59Z;R;bRMP14ZMnZMJeAe3
R4
S1
R0
R5
8./hdl/utility/splitter.sv
F./hdl/utility/splitter.sv
!i122 129
L0 3 19
R6
r1
!s85 0
31
R18
!s107 ./hdl/utility/splitter.sv|
!s90 -sv|-work|work|./hdl/utility/splitter.sv|
!i113 1
R8
R9
vspr
R10
!i10b 1
!s100 bCMeAOe8<SYMlPTcTeIY11
R3
I?zBQf7a8f8fLJN<i`k<l62
R4
R0
R92
8./hdl/interrupts/spr.v
F./hdl/interrupts/spr.v
!i122 197
L0 1 64
R6
r1
!s85 0
31
R11
!s107 ./hdl/interrupts/spr.v|
!s90 -work|work|./hdl/interrupts/spr.v|
!i113 1
R12
R9
vspr_tb
R10
!i10b 1
!s100 J3ADAIF?HNM@[]1EdjV[B0
R3
ImoLUJSWL[dmGDiJ2hXDP;2
R4
R0
R92
8./hdl/interrupts/spr_tb.v
F./hdl/interrupts/spr_tb.v
!i122 199
L0 1 112
R6
r1
!s85 0
31
R11
!s107 ./hdl/interrupts/spr_tb.v|
!s90 -work|work|./hdl/interrupts/spr_tb.v|
!i113 1
R12
R9
vsram
R13
!i10b 1
!s100 WeYfX:0GnA`CeKkVPZe8k3
R3
ID=?284oS5;zIooWb;JzS`2
R4
R0
R5
8./sram.v
F./sram.v
!i122 233
L0 40 66
R6
r1
!s85 0
31
R14
!s107 ./sram.v|
!s90 -work|work|./sram.v|
!i113 1
R12
R9
vwriteback_master
R1
R2
!i10b 1
!s100 a8]G]L2Ezk=4>aWmSNk732
R3
I8`FLdWfOXMXHLA^5eMJ;21
R4
S1
R0
R5
8./hdl/parts/writeback/writeback_master.sv
F./hdl/parts/writeback/writeback_master.sv
!i122 123
R52
R6
r1
!s85 0
31
R7
!s107 ./hdl/parts/writeback/writeback_master.sv|
!s90 -sv|-work|work|./hdl/parts/writeback/writeback_master.sv|
!i113 1
R8
R9
