<stg><name>SpMV</name>


<trans_list>

<trans id="990" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="1" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="23" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="45" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="67" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="89" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="111" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="133" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="133" to="155">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="155" to="156">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="155" to="177">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="177" to="178">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="177" to="199">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="199" to="200">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="199" to="221">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="237" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:0 %output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r

]]></Node>
<StgValue><ssdm name="output_r_read"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %vector_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vector

]]></Node>
<StgValue><ssdm name="vector_read"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:2 %numOfRows_read = read i5 @_ssdm_op_Read.s_axilite.i5, i5 %numOfRows

]]></Node>
<StgValue><ssdm name="numOfRows_read"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %rowPointers_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %rowPointers

]]></Node>
<StgValue><ssdm name="rowPointers_read"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %columnIndexes_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %columnIndexes

]]></Node>
<StgValue><ssdm name="columnIndexes_read"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %values_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %values

]]></Node>
<StgValue><ssdm name="values_read"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %sum_27_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_27_loc"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %sum_24_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_24_loc"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %sum_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_21_loc"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %sum_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_18_loc"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %sum_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_15_loc"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %sum_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_12_loc"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %sum_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_9_loc"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %sum_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_6_loc"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %sum_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_3_loc"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %sum_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_loc"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:16 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 100, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 100, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 11, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 10, void @empty_5, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 10, void @empty_6, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %values, void @empty_7, i32 4294967295, i32 4294967295, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %values, void @empty_12, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %columnIndexes, void @empty_7, i32 4294967295, i32 4294967295, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %columnIndexes, void @empty_12, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rowPointers, void @empty_7, i32 4294967295, i32 4294967295, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rowPointers, void @empty_12, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %numOfRows

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %numOfRows, void @empty_7, i32 4294967295, i32 4294967295, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %numOfRows, void @empty_12, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vector, void @empty_7, i32 4294967295, i32 4294967295, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vector, void @empty_12, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_7, i32 4294967295, i32 4294967295, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_12, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_9, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:41 %icmp_ln35 = icmp_eq  i5 %numOfRows_read, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:42 %br_ln35 = br i1 %icmp_ln35, void %spmv_loop_internal, void %for.inc19

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal:0 %trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %rowPointers_read, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal:1 %sext_ln37 = sext i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal:2 %gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln37

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
spmv_loop_internal:3 %gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal:6 %empty = add i64 %rowPointers_read, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal:7 %p_cast = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal:8 %p_cast_cast = sext i63 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal:9 %gmem2_addr_1 = getelementptr i16 %gmem2, i64 %p_cast_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="288" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
spmv_loop_internal:3 %gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
spmv_loop_internal:10 %gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="290" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
spmv_loop_internal:3 %gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
spmv_loop_internal:10 %gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="292" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
spmv_loop_internal:3 %gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
spmv_loop_internal:10 %gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="294" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
spmv_loop_internal:3 %gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
spmv_loop_internal:10 %gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="296" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
spmv_loop_internal:3 %gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
spmv_loop_internal:10 %gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="298" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
spmv_loop_internal:3 %gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
spmv_loop_internal:10 %gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="300" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
spmv_loop_internal:3 %gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
spmv_loop_internal:10 %gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="302" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
spmv_loop_internal:4 %gmem2_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal:5 %j = trunc i16 %gmem2_addr_read

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
spmv_loop_internal:10 %gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="305" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
spmv_loop_internal:11 %gmem2_addr_1_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_1

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_read"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal:12 %empty_38 = trunc i16 %gmem2_addr_1_read

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal:13 %zext_ln37 = zext i9 %j

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal:14 %zext_ln37_1 = zext i9 %j

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
spmv_loop_internal:15 %icmp_ln37 = icmp_ugt  i9 %j, i9 %empty_38

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal:16 %select_ln37_2 = select i1 %icmp_ln37, i9 %j, i9 %empty_38

]]></Node>
<StgValue><ssdm name="select_ln37_2"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal:17 %zext_ln37_3 = zext i9 %select_ln37_2

]]></Node>
<StgValue><ssdm name="zext_ln37_3"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal:18 %sub_ln37 = sub i10 %zext_ln37_3, i10 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="sub_ln37"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="10">
<![CDATA[
spmv_loop_internal:19 %trunc_ln37 = trunc i10 %sub_ln37

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal:20 %icmp_ln37_1 = icmp_sgt  i10 %sub_ln37, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_1"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal:21 %select_ln37_1 = select i1 %icmp_ln37_1, i9 %trunc_ln37, i9 0

]]></Node>
<StgValue><ssdm name="select_ln37_1"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
spmv_loop_internal:23 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="11">
<![CDATA[
spmv_loop_internal:24 %zext_ln37_7 = zext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln37_7"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal:25 %add_ln37 = add i64 %zext_ln37_7, i64 %values_read

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal:26 %trunc_ln37_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_2"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal:30 %add_ln37_1 = add i64 %zext_ln37, i64 %columnIndexes_read

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal:22 %zext_ln37_5 = zext i9 %select_ln37_1

]]></Node>
<StgValue><ssdm name="zext_ln37_5"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="62">
<![CDATA[
spmv_loop_internal:27 %sext_ln37_1 = sext i62 %trunc_ln37_2

]]></Node>
<StgValue><ssdm name="sext_ln37_1"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
spmv_loop_internal:28 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln37_1

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
spmv_loop_internal:29 %empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
spmv_loop_internal:31 %gmem1_addr = getelementptr i8 %gmem1, i64 %add_ln37_1

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
spmv_loop_internal:32 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="327" st_id="14" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
spmv_loop_internal:29 %empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
spmv_loop_internal:32 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="329" st_id="15" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
spmv_loop_internal:29 %empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
spmv_loop_internal:32 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="331" st_id="16" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
spmv_loop_internal:29 %empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
spmv_loop_internal:32 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="333" st_id="17" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
spmv_loop_internal:29 %empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
spmv_loop_internal:32 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="335" st_id="18" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
spmv_loop_internal:29 %empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
spmv_loop_internal:32 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="337" st_id="19" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
spmv_loop_internal:29 %empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
spmv_loop_internal:32 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="339" st_id="20" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
spmv_loop_internal:29 %empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
spmv_loop_internal:32 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="341" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
spmv_loop_internal:33 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal, i9 %j, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_38, i62 %trunc_ln37_2, i64 %add_ln37_1, i64 %vector_read, i32 %sum_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="342" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
spmv_loop_internal:33 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal, i9 %j, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_38, i62 %trunc_ln37_2, i64 %add_ln37_1, i64 %vector_read, i32 %sum_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="343" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
spmv_loop_internal:34 %sum_loc_load = load i32 %sum_loc

]]></Node>
<StgValue><ssdm name="sum_loc_load"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
spmv_loop_internal:35 %br_ln0 = br void %for.inc19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc19:0 %sum_1 = phi i32 %sum_loc_load, void %spmv_loop_internal, i32 0, void %entry

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc19:1 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %numOfRows_read, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc19:2 %icmp_ln35_1 = icmp_eq  i4 %tmp, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln35_1"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc19:3 %br_ln35 = br i1 %icmp_ln35_1, void %spmv_loop_internal.1, void %for.inc19.1

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.1:0 %add_ln37_2 = add i64 %rowPointers_read, i64 2

]]></Node>
<StgValue><ssdm name="add_ln37_2"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.1:1 %trunc_ln37_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln37_2, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_3"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal.1:2 %sext_ln37_2 = sext i63 %trunc_ln37_3

]]></Node>
<StgValue><ssdm name="sext_ln37_2"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal.1:3 %gmem2_addr_2 = getelementptr i16 %gmem2, i64 %sext_ln37_2

]]></Node>
<StgValue><ssdm name="gmem2_addr_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="353" st_id="24" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:4 %gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.1:7 %empty_41 = add i64 %rowPointers_read, i64 4

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.1:8 %p_cast2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_41, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal.1:9 %p_cast2_cast = sext i63 %p_cast2

]]></Node>
<StgValue><ssdm name="p_cast2_cast"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal.1:10 %gmem2_addr_3 = getelementptr i16 %gmem2, i64 %p_cast2_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="358" st_id="25" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:4 %gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
spmv_loop_internal.1:11 %gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="360" st_id="26" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:4 %gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="361" st_id="26" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
spmv_loop_internal.1:11 %gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="362" st_id="27" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:4 %gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="363" st_id="27" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
spmv_loop_internal.1:11 %gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="364" st_id="28" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:4 %gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="365" st_id="28" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
spmv_loop_internal.1:11 %gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="366" st_id="29" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:4 %gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="367" st_id="29" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
spmv_loop_internal.1:11 %gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="368" st_id="30" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:4 %gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="369" st_id="30" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
spmv_loop_internal.1:11 %gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="370" st_id="31" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:4 %gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="371" st_id="31" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
spmv_loop_internal.1:11 %gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="372" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.1:5 %gmem2_addr_2_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_2

]]></Node>
<StgValue><ssdm name="gmem2_addr_2_read"/></StgValue>
</operation>

<operation id="373" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal.1:6 %j_8 = trunc i16 %gmem2_addr_2_read

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="374" st_id="32" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
spmv_loop_internal.1:11 %gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="375" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
spmv_loop_internal.1:12 %gmem2_addr_3_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_3

]]></Node>
<StgValue><ssdm name="gmem2_addr_3_read"/></StgValue>
</operation>

<operation id="376" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal.1:13 %empty_42 = trunc i16 %gmem2_addr_3_read

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="377" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal.1:14 %zext_ln37_2 = zext i9 %j_8

]]></Node>
<StgValue><ssdm name="zext_ln37_2"/></StgValue>
</operation>

<operation id="378" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal.1:15 %zext_ln37_9 = zext i9 %j_8

]]></Node>
<StgValue><ssdm name="zext_ln37_9"/></StgValue>
</operation>

<operation id="379" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
spmv_loop_internal.1:16 %icmp_ln37_2 = icmp_ugt  i9 %j_8, i9 %empty_42

]]></Node>
<StgValue><ssdm name="icmp_ln37_2"/></StgValue>
</operation>

<operation id="380" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal.1:17 %select_ln37 = select i1 %icmp_ln37_2, i9 %j_8, i9 %empty_42

]]></Node>
<StgValue><ssdm name="select_ln37"/></StgValue>
</operation>

<operation id="381" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal.1:18 %zext_ln37_11 = zext i9 %select_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37_11"/></StgValue>
</operation>

<operation id="382" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal.1:19 %sub_ln37_1 = sub i10 %zext_ln37_11, i10 %zext_ln37_9

]]></Node>
<StgValue><ssdm name="sub_ln37_1"/></StgValue>
</operation>

<operation id="383" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="10">
<![CDATA[
spmv_loop_internal.1:20 %trunc_ln37_4 = trunc i10 %sub_ln37_1

]]></Node>
<StgValue><ssdm name="trunc_ln37_4"/></StgValue>
</operation>

<operation id="384" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal.1:21 %icmp_ln37_3 = icmp_sgt  i10 %sub_ln37_1, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_3"/></StgValue>
</operation>

<operation id="385" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal.1:22 %select_ln37_3 = select i1 %icmp_ln37_3, i9 %trunc_ln37_4, i9 0

]]></Node>
<StgValue><ssdm name="select_ln37_3"/></StgValue>
</operation>

<operation id="386" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
spmv_loop_internal.1:24 %shl_ln37_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j_8, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln37_1"/></StgValue>
</operation>

<operation id="387" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="11">
<![CDATA[
spmv_loop_internal.1:25 %zext_ln37_15 = zext i11 %shl_ln37_1

]]></Node>
<StgValue><ssdm name="zext_ln37_15"/></StgValue>
</operation>

<operation id="388" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.1:26 %add_ln37_3 = add i64 %zext_ln37_15, i64 %values_read

]]></Node>
<StgValue><ssdm name="add_ln37_3"/></StgValue>
</operation>

<operation id="389" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.1:27 %trunc_ln37_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_5"/></StgValue>
</operation>

<operation id="390" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.1:31 %add_ln37_4 = add i64 %zext_ln37_2, i64 %columnIndexes_read

]]></Node>
<StgValue><ssdm name="add_ln37_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="391" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal.1:23 %zext_ln37_13 = zext i9 %select_ln37_3

]]></Node>
<StgValue><ssdm name="zext_ln37_13"/></StgValue>
</operation>

<operation id="392" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="62">
<![CDATA[
spmv_loop_internal.1:28 %sext_ln37_3 = sext i62 %trunc_ln37_5

]]></Node>
<StgValue><ssdm name="sext_ln37_3"/></StgValue>
</operation>

<operation id="393" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
spmv_loop_internal.1:29 %gmem0_addr_1 = getelementptr i32 %gmem0, i64 %sext_ln37_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_1"/></StgValue>
</operation>

<operation id="394" st_id="35" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:30 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="395" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
spmv_loop_internal.1:32 %gmem1_addr_1 = getelementptr i8 %gmem1, i64 %add_ln37_4

]]></Node>
<StgValue><ssdm name="gmem1_addr_1"/></StgValue>
</operation>

<operation id="396" st_id="35" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:33 %empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_1, i64 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="397" st_id="36" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:30 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="398" st_id="36" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:33 %empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_1, i64 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="399" st_id="37" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:30 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="400" st_id="37" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:33 %empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_1, i64 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="401" st_id="38" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:30 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="402" st_id="38" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:33 %empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_1, i64 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="403" st_id="39" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:30 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="404" st_id="39" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:33 %empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_1, i64 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="405" st_id="40" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:30 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="406" st_id="40" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:33 %empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_1, i64 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="407" st_id="41" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:30 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="408" st_id="41" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:33 %empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_1, i64 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="409" st_id="42" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:30 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="410" st_id="42" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
spmv_loop_internal.1:33 %empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_1, i64 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="411" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
spmv_loop_internal.1:34 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal1, i9 %j_8, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_42, i62 %trunc_ln37_5, i64 %add_ln37_4, i64 %vector_read, i32 %sum_3_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="412" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
spmv_loop_internal.1:34 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal1, i9 %j_8, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_42, i62 %trunc_ln37_5, i64 %add_ln37_4, i64 %vector_read, i32 %sum_3_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="413" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
spmv_loop_internal.1:35 %sum_3_loc_load = load i32 %sum_3_loc

]]></Node>
<StgValue><ssdm name="sum_3_loc_load"/></StgValue>
</operation>

<operation id="414" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
spmv_loop_internal.1:36 %br_ln0 = br void %for.inc19.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="415" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc19.1:0 %sum_5 = phi i32 %sum_3_loc_load, void %spmv_loop_internal.1, i32 0, void %for.inc19

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="416" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc19.1:1 %icmp_ln35_2 = icmp_ugt  i5 %numOfRows_read, i5 2

]]></Node>
<StgValue><ssdm name="icmp_ln35_2"/></StgValue>
</operation>

<operation id="417" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc19.1:2 %br_ln35 = br i1 %icmp_ln35_2, void %for.inc19.2, void %spmv_loop_internal.2

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="418" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
<literal name="icmp_ln35_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.2:0 %add_ln37_5 = add i64 %rowPointers_read, i64 4

]]></Node>
<StgValue><ssdm name="add_ln37_5"/></StgValue>
</operation>

<operation id="419" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
<literal name="icmp_ln35_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.2:1 %trunc_ln37_6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln37_5, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_6"/></StgValue>
</operation>

<operation id="420" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
<literal name="icmp_ln35_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal.2:2 %sext_ln37_4 = sext i63 %trunc_ln37_6

]]></Node>
<StgValue><ssdm name="sext_ln37_4"/></StgValue>
</operation>

<operation id="421" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
<literal name="icmp_ln35_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal.2:3 %gmem2_addr_4 = getelementptr i16 %gmem2, i64 %sext_ln37_4

]]></Node>
<StgValue><ssdm name="gmem2_addr_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="422" st_id="46" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:4 %gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="423" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.2:7 %empty_45 = add i64 %rowPointers_read, i64 6

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="424" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.2:8 %p_cast4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_45, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="425" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal.2:9 %p_cast4_cast = sext i63 %p_cast4

]]></Node>
<StgValue><ssdm name="p_cast4_cast"/></StgValue>
</operation>

<operation id="426" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal.2:10 %gmem2_addr_5 = getelementptr i16 %gmem2, i64 %p_cast4_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="427" st_id="47" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:4 %gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="428" st_id="47" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
spmv_loop_internal.2:11 %gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="429" st_id="48" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:4 %gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="430" st_id="48" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
spmv_loop_internal.2:11 %gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="431" st_id="49" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:4 %gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="432" st_id="49" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
spmv_loop_internal.2:11 %gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="433" st_id="50" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:4 %gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="434" st_id="50" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
spmv_loop_internal.2:11 %gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="435" st_id="51" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:4 %gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="436" st_id="51" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
spmv_loop_internal.2:11 %gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="437" st_id="52" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:4 %gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="438" st_id="52" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
spmv_loop_internal.2:11 %gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="439" st_id="53" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:4 %gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="440" st_id="53" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
spmv_loop_internal.2:11 %gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="441" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.2:5 %gmem2_addr_4_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_4

]]></Node>
<StgValue><ssdm name="gmem2_addr_4_read"/></StgValue>
</operation>

<operation id="442" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal.2:6 %j_9 = trunc i16 %gmem2_addr_4_read

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="443" st_id="54" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
spmv_loop_internal.2:11 %gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="444" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
spmv_loop_internal.2:12 %gmem2_addr_5_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_5

]]></Node>
<StgValue><ssdm name="gmem2_addr_5_read"/></StgValue>
</operation>

<operation id="445" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal.2:13 %empty_46 = trunc i16 %gmem2_addr_5_read

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="446" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal.2:14 %zext_ln37_4 = zext i9 %j_9

]]></Node>
<StgValue><ssdm name="zext_ln37_4"/></StgValue>
</operation>

<operation id="447" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal.2:15 %zext_ln37_17 = zext i9 %j_9

]]></Node>
<StgValue><ssdm name="zext_ln37_17"/></StgValue>
</operation>

<operation id="448" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
spmv_loop_internal.2:16 %icmp_ln37_4 = icmp_ugt  i9 %j_9, i9 %empty_46

]]></Node>
<StgValue><ssdm name="icmp_ln37_4"/></StgValue>
</operation>

<operation id="449" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal.2:17 %select_ln37_4 = select i1 %icmp_ln37_4, i9 %j_9, i9 %empty_46

]]></Node>
<StgValue><ssdm name="select_ln37_4"/></StgValue>
</operation>

<operation id="450" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal.2:18 %zext_ln37_19 = zext i9 %select_ln37_4

]]></Node>
<StgValue><ssdm name="zext_ln37_19"/></StgValue>
</operation>

<operation id="451" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal.2:19 %sub_ln37_2 = sub i10 %zext_ln37_19, i10 %zext_ln37_17

]]></Node>
<StgValue><ssdm name="sub_ln37_2"/></StgValue>
</operation>

<operation id="452" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="10">
<![CDATA[
spmv_loop_internal.2:20 %trunc_ln37_12 = trunc i10 %sub_ln37_2

]]></Node>
<StgValue><ssdm name="trunc_ln37_12"/></StgValue>
</operation>

<operation id="453" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal.2:21 %icmp_ln37_5 = icmp_sgt  i10 %sub_ln37_2, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_5"/></StgValue>
</operation>

<operation id="454" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal.2:22 %select_ln37_5 = select i1 %icmp_ln37_5, i9 %trunc_ln37_12, i9 0

]]></Node>
<StgValue><ssdm name="select_ln37_5"/></StgValue>
</operation>

<operation id="455" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
spmv_loop_internal.2:24 %shl_ln37_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j_9, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln37_2"/></StgValue>
</operation>

<operation id="456" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="11">
<![CDATA[
spmv_loop_internal.2:25 %zext_ln37_21 = zext i11 %shl_ln37_2

]]></Node>
<StgValue><ssdm name="zext_ln37_21"/></StgValue>
</operation>

<operation id="457" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.2:26 %add_ln37_6 = add i64 %zext_ln37_21, i64 %values_read

]]></Node>
<StgValue><ssdm name="add_ln37_6"/></StgValue>
</operation>

<operation id="458" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.2:27 %trunc_ln37_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_6, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_8"/></StgValue>
</operation>

<operation id="459" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.2:31 %add_ln37_7 = add i64 %zext_ln37_4, i64 %columnIndexes_read

]]></Node>
<StgValue><ssdm name="add_ln37_7"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="460" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal.2:23 %zext_ln37_20 = zext i9 %select_ln37_5

]]></Node>
<StgValue><ssdm name="zext_ln37_20"/></StgValue>
</operation>

<operation id="461" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="62">
<![CDATA[
spmv_loop_internal.2:28 %sext_ln37_5 = sext i62 %trunc_ln37_8

]]></Node>
<StgValue><ssdm name="sext_ln37_5"/></StgValue>
</operation>

<operation id="462" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
spmv_loop_internal.2:29 %gmem0_addr_2 = getelementptr i32 %gmem0, i64 %sext_ln37_5

]]></Node>
<StgValue><ssdm name="gmem0_addr_2"/></StgValue>
</operation>

<operation id="463" st_id="57" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:30 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 %zext_ln37_20

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="464" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
spmv_loop_internal.2:32 %gmem1_addr_2 = getelementptr i8 %gmem1, i64 %add_ln37_7

]]></Node>
<StgValue><ssdm name="gmem1_addr_2"/></StgValue>
</operation>

<operation id="465" st_id="57" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:33 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_2, i64 %zext_ln37_20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="466" st_id="58" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:30 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 %zext_ln37_20

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="467" st_id="58" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:33 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_2, i64 %zext_ln37_20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="468" st_id="59" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:30 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 %zext_ln37_20

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="469" st_id="59" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:33 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_2, i64 %zext_ln37_20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="470" st_id="60" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:30 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 %zext_ln37_20

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="471" st_id="60" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:33 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_2, i64 %zext_ln37_20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="472" st_id="61" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:30 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 %zext_ln37_20

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="473" st_id="61" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:33 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_2, i64 %zext_ln37_20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="474" st_id="62" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:30 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 %zext_ln37_20

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="475" st_id="62" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:33 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_2, i64 %zext_ln37_20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="476" st_id="63" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:30 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 %zext_ln37_20

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="477" st_id="63" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:33 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_2, i64 %zext_ln37_20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="478" st_id="64" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:30 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 %zext_ln37_20

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="479" st_id="64" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
spmv_loop_internal.2:33 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_2, i64 %zext_ln37_20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="480" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
spmv_loop_internal.2:34 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal2, i9 %j_9, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_46, i62 %trunc_ln37_8, i64 %add_ln37_7, i64 %vector_read, i32 %sum_6_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="481" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
spmv_loop_internal.2:34 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal2, i9 %j_9, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_46, i62 %trunc_ln37_8, i64 %add_ln37_7, i64 %vector_read, i32 %sum_6_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="482" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
spmv_loop_internal.2:35 %sum_6_loc_load = load i32 %sum_6_loc

]]></Node>
<StgValue><ssdm name="sum_6_loc_load"/></StgValue>
</operation>

<operation id="483" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
spmv_loop_internal.2:36 %br_ln0 = br void %for.inc19.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="484" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc19.2:0 %sum_8 = phi i32 %sum_6_loc_load, void %spmv_loop_internal.2, i32 0, void %for.inc19.1

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="485" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc19.2:1 %tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %numOfRows_read, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="486" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc19.2:2 %icmp_ln35_3 = icmp_eq  i3 %tmp_1, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln35_3"/></StgValue>
</operation>

<operation id="487" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc19.2:3 %br_ln35 = br i1 %icmp_ln35_3, void %spmv_loop_internal.3, void %for.inc19.3

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="488" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="1"/>
<literal name="icmp_ln35_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.3:0 %add_ln37_8 = add i64 %rowPointers_read, i64 6

]]></Node>
<StgValue><ssdm name="add_ln37_8"/></StgValue>
</operation>

<operation id="489" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="1"/>
<literal name="icmp_ln35_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.3:1 %trunc_ln37_9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln37_8, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_9"/></StgValue>
</operation>

<operation id="490" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="1"/>
<literal name="icmp_ln35_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal.3:2 %sext_ln37_6 = sext i63 %trunc_ln37_9

]]></Node>
<StgValue><ssdm name="sext_ln37_6"/></StgValue>
</operation>

<operation id="491" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="1"/>
<literal name="icmp_ln35_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal.3:3 %gmem2_addr_6 = getelementptr i16 %gmem2, i64 %sext_ln37_6

]]></Node>
<StgValue><ssdm name="gmem2_addr_6"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="492" st_id="68" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:4 %gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>

<operation id="493" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.3:7 %empty_49 = add i64 %rowPointers_read, i64 8

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="494" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.3:8 %p_cast6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_49, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="495" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal.3:9 %p_cast6_cast = sext i63 %p_cast6

]]></Node>
<StgValue><ssdm name="p_cast6_cast"/></StgValue>
</operation>

<operation id="496" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal.3:10 %gmem2_addr_7 = getelementptr i16 %gmem2, i64 %p_cast6_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr_7"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="497" st_id="69" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:4 %gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>

<operation id="498" st_id="69" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
spmv_loop_internal.3:11 %gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_7_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="499" st_id="70" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:4 %gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>

<operation id="500" st_id="70" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
spmv_loop_internal.3:11 %gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_7_req"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="501" st_id="71" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:4 %gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>

<operation id="502" st_id="71" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
spmv_loop_internal.3:11 %gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_7_req"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="503" st_id="72" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:4 %gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>

<operation id="504" st_id="72" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
spmv_loop_internal.3:11 %gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_7_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="505" st_id="73" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:4 %gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>

<operation id="506" st_id="73" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
spmv_loop_internal.3:11 %gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_7_req"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="507" st_id="74" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:4 %gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>

<operation id="508" st_id="74" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
spmv_loop_internal.3:11 %gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_7_req"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="509" st_id="75" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:4 %gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>

<operation id="510" st_id="75" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
spmv_loop_internal.3:11 %gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_7_req"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="511" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.3:5 %gmem2_addr_6_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_6

]]></Node>
<StgValue><ssdm name="gmem2_addr_6_read"/></StgValue>
</operation>

<operation id="512" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal.3:6 %j_10 = trunc i16 %gmem2_addr_6_read

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="513" st_id="76" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
spmv_loop_internal.3:11 %gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_7_req"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="514" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
spmv_loop_internal.3:12 %gmem2_addr_7_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_7

]]></Node>
<StgValue><ssdm name="gmem2_addr_7_read"/></StgValue>
</operation>

<operation id="515" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal.3:13 %empty_50 = trunc i16 %gmem2_addr_7_read

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="516" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal.3:14 %zext_ln37_6 = zext i9 %j_10

]]></Node>
<StgValue><ssdm name="zext_ln37_6"/></StgValue>
</operation>

<operation id="517" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal.3:15 %zext_ln37_22 = zext i9 %j_10

]]></Node>
<StgValue><ssdm name="zext_ln37_22"/></StgValue>
</operation>

<operation id="518" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
spmv_loop_internal.3:16 %icmp_ln37_6 = icmp_ugt  i9 %j_10, i9 %empty_50

]]></Node>
<StgValue><ssdm name="icmp_ln37_6"/></StgValue>
</operation>

<operation id="519" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal.3:17 %select_ln37_6 = select i1 %icmp_ln37_6, i9 %j_10, i9 %empty_50

]]></Node>
<StgValue><ssdm name="select_ln37_6"/></StgValue>
</operation>

<operation id="520" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal.3:18 %zext_ln37_23 = zext i9 %select_ln37_6

]]></Node>
<StgValue><ssdm name="zext_ln37_23"/></StgValue>
</operation>

<operation id="521" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal.3:19 %sub_ln37_3 = sub i10 %zext_ln37_23, i10 %zext_ln37_22

]]></Node>
<StgValue><ssdm name="sub_ln37_3"/></StgValue>
</operation>

<operation id="522" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="10">
<![CDATA[
spmv_loop_internal.3:20 %trunc_ln37_18 = trunc i10 %sub_ln37_3

]]></Node>
<StgValue><ssdm name="trunc_ln37_18"/></StgValue>
</operation>

<operation id="523" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal.3:21 %icmp_ln37_7 = icmp_sgt  i10 %sub_ln37_3, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_7"/></StgValue>
</operation>

<operation id="524" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal.3:22 %select_ln37_7 = select i1 %icmp_ln37_7, i9 %trunc_ln37_18, i9 0

]]></Node>
<StgValue><ssdm name="select_ln37_7"/></StgValue>
</operation>

<operation id="525" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
spmv_loop_internal.3:24 %shl_ln37_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j_10, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln37_3"/></StgValue>
</operation>

<operation id="526" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="11">
<![CDATA[
spmv_loop_internal.3:25 %zext_ln37_25 = zext i11 %shl_ln37_3

]]></Node>
<StgValue><ssdm name="zext_ln37_25"/></StgValue>
</operation>

<operation id="527" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.3:26 %add_ln37_9 = add i64 %zext_ln37_25, i64 %values_read

]]></Node>
<StgValue><ssdm name="add_ln37_9"/></StgValue>
</operation>

<operation id="528" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.3:27 %trunc_ln37_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_9, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_s"/></StgValue>
</operation>

<operation id="529" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.3:31 %add_ln37_10 = add i64 %zext_ln37_6, i64 %columnIndexes_read

]]></Node>
<StgValue><ssdm name="add_ln37_10"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="530" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal.3:23 %zext_ln37_24 = zext i9 %select_ln37_7

]]></Node>
<StgValue><ssdm name="zext_ln37_24"/></StgValue>
</operation>

<operation id="531" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="62">
<![CDATA[
spmv_loop_internal.3:28 %sext_ln37_7 = sext i62 %trunc_ln37_s

]]></Node>
<StgValue><ssdm name="sext_ln37_7"/></StgValue>
</operation>

<operation id="532" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
spmv_loop_internal.3:29 %gmem0_addr_3 = getelementptr i32 %gmem0, i64 %sext_ln37_7

]]></Node>
<StgValue><ssdm name="gmem0_addr_3"/></StgValue>
</operation>

<operation id="533" st_id="79" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:30 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_3, i64 %zext_ln37_24

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="534" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
spmv_loop_internal.3:32 %gmem1_addr_3 = getelementptr i8 %gmem1, i64 %add_ln37_10

]]></Node>
<StgValue><ssdm name="gmem1_addr_3"/></StgValue>
</operation>

<operation id="535" st_id="79" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:33 %empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_3, i64 %zext_ln37_24

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="536" st_id="80" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:30 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_3, i64 %zext_ln37_24

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="537" st_id="80" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:33 %empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_3, i64 %zext_ln37_24

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="538" st_id="81" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:30 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_3, i64 %zext_ln37_24

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="539" st_id="81" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:33 %empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_3, i64 %zext_ln37_24

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="540" st_id="82" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:30 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_3, i64 %zext_ln37_24

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="541" st_id="82" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:33 %empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_3, i64 %zext_ln37_24

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="542" st_id="83" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:30 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_3, i64 %zext_ln37_24

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="543" st_id="83" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:33 %empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_3, i64 %zext_ln37_24

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="544" st_id="84" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:30 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_3, i64 %zext_ln37_24

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="545" st_id="84" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:33 %empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_3, i64 %zext_ln37_24

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="546" st_id="85" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:30 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_3, i64 %zext_ln37_24

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="547" st_id="85" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:33 %empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_3, i64 %zext_ln37_24

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="548" st_id="86" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:30 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_3, i64 %zext_ln37_24

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="549" st_id="86" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
spmv_loop_internal.3:33 %empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_3, i64 %zext_ln37_24

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="550" st_id="87" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
spmv_loop_internal.3:34 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal3, i9 %j_10, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_50, i62 %trunc_ln37_s, i64 %add_ln37_10, i64 %vector_read, i32 %sum_9_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="551" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
spmv_loop_internal.3:34 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal3, i9 %j_10, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_50, i62 %trunc_ln37_s, i64 %add_ln37_10, i64 %vector_read, i32 %sum_9_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="552" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
spmv_loop_internal.3:35 %sum_9_loc_load = load i32 %sum_9_loc

]]></Node>
<StgValue><ssdm name="sum_9_loc_load"/></StgValue>
</operation>

<operation id="553" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
spmv_loop_internal.3:36 %br_ln0 = br void %for.inc19.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="554" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc19.3:0 %sum = phi i32 %sum_9_loc_load, void %spmv_loop_internal.3, i32 0, void %for.inc19.2

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="555" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc19.3:1 %icmp_ln35_4 = icmp_ugt  i5 %numOfRows_read, i5 4

]]></Node>
<StgValue><ssdm name="icmp_ln35_4"/></StgValue>
</operation>

<operation id="556" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc19.3:2 %br_ln35 = br i1 %icmp_ln35_4, void %for.inc19.4, void %spmv_loop_internal.4

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="557" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_3" val="0"/>
<literal name="icmp_ln35_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.4:0 %add_ln37_11 = add i64 %rowPointers_read, i64 8

]]></Node>
<StgValue><ssdm name="add_ln37_11"/></StgValue>
</operation>

<operation id="558" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_3" val="0"/>
<literal name="icmp_ln35_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.4:1 %trunc_ln37_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln37_11, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_1"/></StgValue>
</operation>

<operation id="559" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_3" val="0"/>
<literal name="icmp_ln35_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal.4:2 %sext_ln37_8 = sext i63 %trunc_ln37_1

]]></Node>
<StgValue><ssdm name="sext_ln37_8"/></StgValue>
</operation>

<operation id="560" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_3" val="0"/>
<literal name="icmp_ln35_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal.4:3 %gmem2_addr_8 = getelementptr i16 %gmem2, i64 %sext_ln37_8

]]></Node>
<StgValue><ssdm name="gmem2_addr_8"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="561" st_id="90" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:4 %gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_8_req"/></StgValue>
</operation>

<operation id="562" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.4:7 %empty_53 = add i64 %rowPointers_read, i64 10

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="563" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.4:8 %p_cast8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_53, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="564" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal.4:9 %p_cast8_cast = sext i63 %p_cast8

]]></Node>
<StgValue><ssdm name="p_cast8_cast"/></StgValue>
</operation>

<operation id="565" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal.4:10 %gmem2_addr_9 = getelementptr i16 %gmem2, i64 %p_cast8_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr_9"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="566" st_id="91" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:4 %gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_8_req"/></StgValue>
</operation>

<operation id="567" st_id="91" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
spmv_loop_internal.4:11 %gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_9_req"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="568" st_id="92" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:4 %gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_8_req"/></StgValue>
</operation>

<operation id="569" st_id="92" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
spmv_loop_internal.4:11 %gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_9_req"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="570" st_id="93" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:4 %gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_8_req"/></StgValue>
</operation>

<operation id="571" st_id="93" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
spmv_loop_internal.4:11 %gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_9_req"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="572" st_id="94" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:4 %gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_8_req"/></StgValue>
</operation>

<operation id="573" st_id="94" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
spmv_loop_internal.4:11 %gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_9_req"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="574" st_id="95" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:4 %gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_8_req"/></StgValue>
</operation>

<operation id="575" st_id="95" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
spmv_loop_internal.4:11 %gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_9_req"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="576" st_id="96" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:4 %gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_8_req"/></StgValue>
</operation>

<operation id="577" st_id="96" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
spmv_loop_internal.4:11 %gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_9_req"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="578" st_id="97" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:4 %gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_8_req"/></StgValue>
</operation>

<operation id="579" st_id="97" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
spmv_loop_internal.4:11 %gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_9_req"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="580" st_id="98" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.4:5 %gmem2_addr_8_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_8

]]></Node>
<StgValue><ssdm name="gmem2_addr_8_read"/></StgValue>
</operation>

<operation id="581" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal.4:6 %j_11 = trunc i16 %gmem2_addr_8_read

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="582" st_id="98" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
spmv_loop_internal.4:11 %gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_9_req"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="583" st_id="99" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
spmv_loop_internal.4:12 %gmem2_addr_9_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_9

]]></Node>
<StgValue><ssdm name="gmem2_addr_9_read"/></StgValue>
</operation>

<operation id="584" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal.4:13 %empty_54 = trunc i16 %gmem2_addr_9_read

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="585" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal.4:14 %zext_ln37_8 = zext i9 %j_11

]]></Node>
<StgValue><ssdm name="zext_ln37_8"/></StgValue>
</operation>

<operation id="586" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal.4:15 %zext_ln37_26 = zext i9 %j_11

]]></Node>
<StgValue><ssdm name="zext_ln37_26"/></StgValue>
</operation>

<operation id="587" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
spmv_loop_internal.4:16 %icmp_ln37_8 = icmp_ugt  i9 %j_11, i9 %empty_54

]]></Node>
<StgValue><ssdm name="icmp_ln37_8"/></StgValue>
</operation>

<operation id="588" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal.4:17 %select_ln37_8 = select i1 %icmp_ln37_8, i9 %j_11, i9 %empty_54

]]></Node>
<StgValue><ssdm name="select_ln37_8"/></StgValue>
</operation>

<operation id="589" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal.4:18 %zext_ln37_27 = zext i9 %select_ln37_8

]]></Node>
<StgValue><ssdm name="zext_ln37_27"/></StgValue>
</operation>

<operation id="590" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal.4:19 %sub_ln37_4 = sub i10 %zext_ln37_27, i10 %zext_ln37_26

]]></Node>
<StgValue><ssdm name="sub_ln37_4"/></StgValue>
</operation>

<operation id="591" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="10">
<![CDATA[
spmv_loop_internal.4:20 %trunc_ln37_24 = trunc i10 %sub_ln37_4

]]></Node>
<StgValue><ssdm name="trunc_ln37_24"/></StgValue>
</operation>

<operation id="592" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal.4:21 %icmp_ln37_9 = icmp_sgt  i10 %sub_ln37_4, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_9"/></StgValue>
</operation>

<operation id="593" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal.4:22 %select_ln37_9 = select i1 %icmp_ln37_9, i9 %trunc_ln37_24, i9 0

]]></Node>
<StgValue><ssdm name="select_ln37_9"/></StgValue>
</operation>

<operation id="594" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
spmv_loop_internal.4:24 %shl_ln37_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j_11, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln37_4"/></StgValue>
</operation>

<operation id="595" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="11">
<![CDATA[
spmv_loop_internal.4:25 %zext_ln37_29 = zext i11 %shl_ln37_4

]]></Node>
<StgValue><ssdm name="zext_ln37_29"/></StgValue>
</operation>

<operation id="596" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.4:26 %add_ln37_12 = add i64 %zext_ln37_29, i64 %values_read

]]></Node>
<StgValue><ssdm name="add_ln37_12"/></StgValue>
</operation>

<operation id="597" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.4:27 %trunc_ln37_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_12, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_7"/></StgValue>
</operation>

<operation id="598" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.4:31 %add_ln37_13 = add i64 %zext_ln37_8, i64 %columnIndexes_read

]]></Node>
<StgValue><ssdm name="add_ln37_13"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="599" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal.4:23 %zext_ln37_28 = zext i9 %select_ln37_9

]]></Node>
<StgValue><ssdm name="zext_ln37_28"/></StgValue>
</operation>

<operation id="600" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="62">
<![CDATA[
spmv_loop_internal.4:28 %sext_ln37_9 = sext i62 %trunc_ln37_7

]]></Node>
<StgValue><ssdm name="sext_ln37_9"/></StgValue>
</operation>

<operation id="601" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
spmv_loop_internal.4:29 %gmem0_addr_4 = getelementptr i32 %gmem0, i64 %sext_ln37_9

]]></Node>
<StgValue><ssdm name="gmem0_addr_4"/></StgValue>
</operation>

<operation id="602" st_id="101" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:30 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_4, i64 %zext_ln37_28

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="603" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
spmv_loop_internal.4:32 %gmem1_addr_4 = getelementptr i8 %gmem1, i64 %add_ln37_13

]]></Node>
<StgValue><ssdm name="gmem1_addr_4"/></StgValue>
</operation>

<operation id="604" st_id="101" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:33 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_4, i64 %zext_ln37_28

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="605" st_id="102" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:30 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_4, i64 %zext_ln37_28

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="606" st_id="102" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:33 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_4, i64 %zext_ln37_28

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="607" st_id="103" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:30 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_4, i64 %zext_ln37_28

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="608" st_id="103" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:33 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_4, i64 %zext_ln37_28

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="609" st_id="104" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:30 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_4, i64 %zext_ln37_28

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="610" st_id="104" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:33 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_4, i64 %zext_ln37_28

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="611" st_id="105" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:30 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_4, i64 %zext_ln37_28

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="612" st_id="105" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:33 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_4, i64 %zext_ln37_28

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="613" st_id="106" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:30 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_4, i64 %zext_ln37_28

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="614" st_id="106" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:33 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_4, i64 %zext_ln37_28

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="615" st_id="107" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:30 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_4, i64 %zext_ln37_28

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="616" st_id="107" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:33 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_4, i64 %zext_ln37_28

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="617" st_id="108" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:30 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_4, i64 %zext_ln37_28

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="618" st_id="108" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
spmv_loop_internal.4:33 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_4, i64 %zext_ln37_28

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="619" st_id="109" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
spmv_loop_internal.4:34 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal4, i9 %j_11, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_54, i62 %trunc_ln37_7, i64 %add_ln37_13, i64 %vector_read, i32 %sum_12_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="620" st_id="110" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
spmv_loop_internal.4:34 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal4, i9 %j_11, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_54, i62 %trunc_ln37_7, i64 %add_ln37_13, i64 %vector_read, i32 %sum_12_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="621" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
spmv_loop_internal.4:35 %sum_12_loc_load = load i32 %sum_12_loc

]]></Node>
<StgValue><ssdm name="sum_12_loc_load"/></StgValue>
</operation>

<operation id="622" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
spmv_loop_internal.4:36 %br_ln0 = br void %for.inc19.4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="623" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc19.4:0 %sum_9 = phi i32 %sum_12_loc_load, void %spmv_loop_internal.4, i32 0, void %for.inc19.3

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="624" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc19.4:1 %icmp_ln35_5 = icmp_ugt  i5 %numOfRows_read, i5 5

]]></Node>
<StgValue><ssdm name="icmp_ln35_5"/></StgValue>
</operation>

<operation id="625" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc19.4:2 %br_ln35 = br i1 %icmp_ln35_5, void %for.inc19.5, void %spmv_loop_internal.5

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="626" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_4" val="1"/>
<literal name="icmp_ln35_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.5:0 %add_ln37_14 = add i64 %rowPointers_read, i64 10

]]></Node>
<StgValue><ssdm name="add_ln37_14"/></StgValue>
</operation>

<operation id="627" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_4" val="1"/>
<literal name="icmp_ln35_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.5:1 %trunc_ln37_10 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln37_14, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_10"/></StgValue>
</operation>

<operation id="628" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_4" val="1"/>
<literal name="icmp_ln35_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal.5:2 %sext_ln37_10 = sext i63 %trunc_ln37_10

]]></Node>
<StgValue><ssdm name="sext_ln37_10"/></StgValue>
</operation>

<operation id="629" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_4" val="1"/>
<literal name="icmp_ln35_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal.5:3 %gmem2_addr_10 = getelementptr i16 %gmem2, i64 %sext_ln37_10

]]></Node>
<StgValue><ssdm name="gmem2_addr_10"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="630" st_id="112" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:4 %gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_10_req"/></StgValue>
</operation>

<operation id="631" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.5:7 %empty_57 = add i64 %rowPointers_read, i64 12

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="632" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.5:8 %p_cast1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_57, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="633" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal.5:9 %p_cast10_cast = sext i63 %p_cast1

]]></Node>
<StgValue><ssdm name="p_cast10_cast"/></StgValue>
</operation>

<operation id="634" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal.5:10 %gmem2_addr_11 = getelementptr i16 %gmem2, i64 %p_cast10_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr_11"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="635" st_id="113" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:4 %gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_10_req"/></StgValue>
</operation>

<operation id="636" st_id="113" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
spmv_loop_internal.5:11 %gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_11_req"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="637" st_id="114" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:4 %gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_10_req"/></StgValue>
</operation>

<operation id="638" st_id="114" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
spmv_loop_internal.5:11 %gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_11_req"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="639" st_id="115" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:4 %gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_10_req"/></StgValue>
</operation>

<operation id="640" st_id="115" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
spmv_loop_internal.5:11 %gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_11_req"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="641" st_id="116" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:4 %gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_10_req"/></StgValue>
</operation>

<operation id="642" st_id="116" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
spmv_loop_internal.5:11 %gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_11_req"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="643" st_id="117" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:4 %gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_10_req"/></StgValue>
</operation>

<operation id="644" st_id="117" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
spmv_loop_internal.5:11 %gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_11_req"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="645" st_id="118" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:4 %gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_10_req"/></StgValue>
</operation>

<operation id="646" st_id="118" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
spmv_loop_internal.5:11 %gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_11_req"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="647" st_id="119" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:4 %gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_10_req"/></StgValue>
</operation>

<operation id="648" st_id="119" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
spmv_loop_internal.5:11 %gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_11_req"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="649" st_id="120" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
spmv_loop_internal.5:5 %gmem2_addr_10_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_10

]]></Node>
<StgValue><ssdm name="gmem2_addr_10_read"/></StgValue>
</operation>

<operation id="650" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal.5:6 %j_12 = trunc i16 %gmem2_addr_10_read

]]></Node>
<StgValue><ssdm name="j_12"/></StgValue>
</operation>

<operation id="651" st_id="120" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
spmv_loop_internal.5:11 %gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_11_req"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="652" st_id="121" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
spmv_loop_internal.5:12 %gmem2_addr_11_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_11

]]></Node>
<StgValue><ssdm name="gmem2_addr_11_read"/></StgValue>
</operation>

<operation id="653" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal.5:13 %empty_58 = trunc i16 %gmem2_addr_11_read

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="654" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal.5:14 %zext_ln37_10 = zext i9 %j_12

]]></Node>
<StgValue><ssdm name="zext_ln37_10"/></StgValue>
</operation>

<operation id="655" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal.5:15 %zext_ln37_30 = zext i9 %j_12

]]></Node>
<StgValue><ssdm name="zext_ln37_30"/></StgValue>
</operation>

<operation id="656" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
spmv_loop_internal.5:16 %icmp_ln37_10 = icmp_ugt  i9 %j_12, i9 %empty_58

]]></Node>
<StgValue><ssdm name="icmp_ln37_10"/></StgValue>
</operation>

<operation id="657" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal.5:17 %select_ln37_10 = select i1 %icmp_ln37_10, i9 %j_12, i9 %empty_58

]]></Node>
<StgValue><ssdm name="select_ln37_10"/></StgValue>
</operation>

<operation id="658" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal.5:18 %zext_ln37_31 = zext i9 %select_ln37_10

]]></Node>
<StgValue><ssdm name="zext_ln37_31"/></StgValue>
</operation>

<operation id="659" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal.5:19 %sub_ln37_5 = sub i10 %zext_ln37_31, i10 %zext_ln37_30

]]></Node>
<StgValue><ssdm name="sub_ln37_5"/></StgValue>
</operation>

<operation id="660" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="10">
<![CDATA[
spmv_loop_internal.5:20 %trunc_ln37_29 = trunc i10 %sub_ln37_5

]]></Node>
<StgValue><ssdm name="trunc_ln37_29"/></StgValue>
</operation>

<operation id="661" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal.5:21 %icmp_ln37_11 = icmp_sgt  i10 %sub_ln37_5, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_11"/></StgValue>
</operation>

<operation id="662" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal.5:22 %select_ln37_11 = select i1 %icmp_ln37_11, i9 %trunc_ln37_29, i9 0

]]></Node>
<StgValue><ssdm name="select_ln37_11"/></StgValue>
</operation>

<operation id="663" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
spmv_loop_internal.5:24 %shl_ln37_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j_12, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln37_5"/></StgValue>
</operation>

<operation id="664" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="11">
<![CDATA[
spmv_loop_internal.5:25 %zext_ln37_33 = zext i11 %shl_ln37_5

]]></Node>
<StgValue><ssdm name="zext_ln37_33"/></StgValue>
</operation>

<operation id="665" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.5:26 %add_ln37_15 = add i64 %zext_ln37_33, i64 %values_read

]]></Node>
<StgValue><ssdm name="add_ln37_15"/></StgValue>
</operation>

<operation id="666" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.5:27 %trunc_ln37_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_15, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_11"/></StgValue>
</operation>

<operation id="667" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.5:31 %add_ln37_16 = add i64 %zext_ln37_10, i64 %columnIndexes_read

]]></Node>
<StgValue><ssdm name="add_ln37_16"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="668" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal.5:23 %zext_ln37_32 = zext i9 %select_ln37_11

]]></Node>
<StgValue><ssdm name="zext_ln37_32"/></StgValue>
</operation>

<operation id="669" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="62">
<![CDATA[
spmv_loop_internal.5:28 %sext_ln37_11 = sext i62 %trunc_ln37_11

]]></Node>
<StgValue><ssdm name="sext_ln37_11"/></StgValue>
</operation>

<operation id="670" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
spmv_loop_internal.5:29 %gmem0_addr_5 = getelementptr i32 %gmem0, i64 %sext_ln37_11

]]></Node>
<StgValue><ssdm name="gmem0_addr_5"/></StgValue>
</operation>

<operation id="671" st_id="123" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:30 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_5, i64 %zext_ln37_32

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="672" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
spmv_loop_internal.5:32 %gmem1_addr_5 = getelementptr i8 %gmem1, i64 %add_ln37_16

]]></Node>
<StgValue><ssdm name="gmem1_addr_5"/></StgValue>
</operation>

<operation id="673" st_id="123" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:33 %empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_5, i64 %zext_ln37_32

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="674" st_id="124" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:30 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_5, i64 %zext_ln37_32

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="675" st_id="124" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:33 %empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_5, i64 %zext_ln37_32

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="676" st_id="125" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:30 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_5, i64 %zext_ln37_32

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="677" st_id="125" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:33 %empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_5, i64 %zext_ln37_32

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="678" st_id="126" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:30 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_5, i64 %zext_ln37_32

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="679" st_id="126" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:33 %empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_5, i64 %zext_ln37_32

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="680" st_id="127" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:30 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_5, i64 %zext_ln37_32

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="681" st_id="127" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:33 %empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_5, i64 %zext_ln37_32

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="682" st_id="128" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:30 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_5, i64 %zext_ln37_32

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="683" st_id="128" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:33 %empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_5, i64 %zext_ln37_32

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="684" st_id="129" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:30 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_5, i64 %zext_ln37_32

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="685" st_id="129" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:33 %empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_5, i64 %zext_ln37_32

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="686" st_id="130" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:30 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_5, i64 %zext_ln37_32

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="687" st_id="130" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
spmv_loop_internal.5:33 %empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_5, i64 %zext_ln37_32

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="688" st_id="131" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
spmv_loop_internal.5:34 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal5, i9 %j_12, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_58, i62 %trunc_ln37_11, i64 %add_ln37_16, i64 %vector_read, i32 %sum_15_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="689" st_id="132" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
spmv_loop_internal.5:34 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal5, i9 %j_12, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_58, i62 %trunc_ln37_11, i64 %add_ln37_16, i64 %vector_read, i32 %sum_15_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="690" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
spmv_loop_internal.5:35 %sum_15_loc_load = load i32 %sum_15_loc

]]></Node>
<StgValue><ssdm name="sum_15_loc_load"/></StgValue>
</operation>

<operation id="691" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
spmv_loop_internal.5:36 %br_ln0 = br void %for.inc19.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="692" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc19.5:0 %sum_10 = phi i32 %sum_15_loc_load, void %spmv_loop_internal.5, i32 0, void %for.inc19.4

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="693" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc19.5:1 %icmp_ln35_6 = icmp_ugt  i5 %numOfRows_read, i5 6

]]></Node>
<StgValue><ssdm name="icmp_ln35_6"/></StgValue>
</operation>

<operation id="694" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc19.5:2 %br_ln35 = br i1 %icmp_ln35_6, void %for.inc19.6, void %spmv_loop_internal.6

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="695" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_5" val="1"/>
<literal name="icmp_ln35_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.6:0 %add_ln37_17 = add i64 %rowPointers_read, i64 12

]]></Node>
<StgValue><ssdm name="add_ln37_17"/></StgValue>
</operation>

<operation id="696" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_5" val="1"/>
<literal name="icmp_ln35_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.6:1 %trunc_ln37_13 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln37_17, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_13"/></StgValue>
</operation>

<operation id="697" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_5" val="1"/>
<literal name="icmp_ln35_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal.6:2 %sext_ln37_12 = sext i63 %trunc_ln37_13

]]></Node>
<StgValue><ssdm name="sext_ln37_12"/></StgValue>
</operation>

<operation id="698" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_5" val="1"/>
<literal name="icmp_ln35_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal.6:3 %gmem2_addr_12 = getelementptr i16 %gmem2, i64 %sext_ln37_12

]]></Node>
<StgValue><ssdm name="gmem2_addr_12"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="699" st_id="134" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:4 %gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_12_req"/></StgValue>
</operation>

<operation id="700" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.6:7 %empty_61 = add i64 %rowPointers_read, i64 14

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="701" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.6:8 %p_cast3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_61, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="702" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal.6:9 %p_cast12_cast = sext i63 %p_cast3

]]></Node>
<StgValue><ssdm name="p_cast12_cast"/></StgValue>
</operation>

<operation id="703" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal.6:10 %gmem2_addr_13 = getelementptr i16 %gmem2, i64 %p_cast12_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr_13"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="704" st_id="135" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:4 %gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_12_req"/></StgValue>
</operation>

<operation id="705" st_id="135" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
spmv_loop_internal.6:11 %gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_13_req"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="706" st_id="136" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:4 %gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_12_req"/></StgValue>
</operation>

<operation id="707" st_id="136" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
spmv_loop_internal.6:11 %gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_13_req"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="708" st_id="137" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:4 %gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_12_req"/></StgValue>
</operation>

<operation id="709" st_id="137" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
spmv_loop_internal.6:11 %gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_13_req"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="710" st_id="138" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:4 %gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_12_req"/></StgValue>
</operation>

<operation id="711" st_id="138" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
spmv_loop_internal.6:11 %gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_13_req"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="712" st_id="139" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:4 %gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_12_req"/></StgValue>
</operation>

<operation id="713" st_id="139" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
spmv_loop_internal.6:11 %gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_13_req"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="714" st_id="140" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:4 %gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_12_req"/></StgValue>
</operation>

<operation id="715" st_id="140" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
spmv_loop_internal.6:11 %gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_13_req"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="716" st_id="141" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:4 %gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_12_req"/></StgValue>
</operation>

<operation id="717" st_id="141" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
spmv_loop_internal.6:11 %gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_13_req"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="718" st_id="142" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
spmv_loop_internal.6:5 %gmem2_addr_12_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_12

]]></Node>
<StgValue><ssdm name="gmem2_addr_12_read"/></StgValue>
</operation>

<operation id="719" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal.6:6 %j_13 = trunc i16 %gmem2_addr_12_read

]]></Node>
<StgValue><ssdm name="j_13"/></StgValue>
</operation>

<operation id="720" st_id="142" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
spmv_loop_internal.6:11 %gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_13_req"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="721" st_id="143" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
spmv_loop_internal.6:12 %gmem2_addr_13_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_13

]]></Node>
<StgValue><ssdm name="gmem2_addr_13_read"/></StgValue>
</operation>

<operation id="722" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal.6:13 %empty_62 = trunc i16 %gmem2_addr_13_read

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="723" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal.6:14 %zext_ln37_12 = zext i9 %j_13

]]></Node>
<StgValue><ssdm name="zext_ln37_12"/></StgValue>
</operation>

<operation id="724" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal.6:15 %zext_ln37_34 = zext i9 %j_13

]]></Node>
<StgValue><ssdm name="zext_ln37_34"/></StgValue>
</operation>

<operation id="725" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
spmv_loop_internal.6:16 %icmp_ln37_12 = icmp_ugt  i9 %j_13, i9 %empty_62

]]></Node>
<StgValue><ssdm name="icmp_ln37_12"/></StgValue>
</operation>

<operation id="726" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal.6:17 %select_ln37_12 = select i1 %icmp_ln37_12, i9 %j_13, i9 %empty_62

]]></Node>
<StgValue><ssdm name="select_ln37_12"/></StgValue>
</operation>

<operation id="727" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal.6:18 %zext_ln37_35 = zext i9 %select_ln37_12

]]></Node>
<StgValue><ssdm name="zext_ln37_35"/></StgValue>
</operation>

<operation id="728" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal.6:19 %sub_ln37_6 = sub i10 %zext_ln37_35, i10 %zext_ln37_34

]]></Node>
<StgValue><ssdm name="sub_ln37_6"/></StgValue>
</operation>

<operation id="729" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="10">
<![CDATA[
spmv_loop_internal.6:20 %trunc_ln37_31 = trunc i10 %sub_ln37_6

]]></Node>
<StgValue><ssdm name="trunc_ln37_31"/></StgValue>
</operation>

<operation id="730" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal.6:21 %icmp_ln37_13 = icmp_sgt  i10 %sub_ln37_6, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_13"/></StgValue>
</operation>

<operation id="731" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal.6:22 %select_ln37_13 = select i1 %icmp_ln37_13, i9 %trunc_ln37_31, i9 0

]]></Node>
<StgValue><ssdm name="select_ln37_13"/></StgValue>
</operation>

<operation id="732" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
spmv_loop_internal.6:24 %shl_ln37_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j_13, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln37_6"/></StgValue>
</operation>

<operation id="733" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="11">
<![CDATA[
spmv_loop_internal.6:25 %zext_ln37_37 = zext i11 %shl_ln37_6

]]></Node>
<StgValue><ssdm name="zext_ln37_37"/></StgValue>
</operation>

<operation id="734" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.6:26 %add_ln37_18 = add i64 %zext_ln37_37, i64 %values_read

]]></Node>
<StgValue><ssdm name="add_ln37_18"/></StgValue>
</operation>

<operation id="735" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.6:27 %trunc_ln37_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_18, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_14"/></StgValue>
</operation>

<operation id="736" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.6:31 %add_ln37_19 = add i64 %zext_ln37_12, i64 %columnIndexes_read

]]></Node>
<StgValue><ssdm name="add_ln37_19"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="737" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal.6:23 %zext_ln37_36 = zext i9 %select_ln37_13

]]></Node>
<StgValue><ssdm name="zext_ln37_36"/></StgValue>
</operation>

<operation id="738" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="62">
<![CDATA[
spmv_loop_internal.6:28 %sext_ln37_13 = sext i62 %trunc_ln37_14

]]></Node>
<StgValue><ssdm name="sext_ln37_13"/></StgValue>
</operation>

<operation id="739" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
spmv_loop_internal.6:29 %gmem0_addr_6 = getelementptr i32 %gmem0, i64 %sext_ln37_13

]]></Node>
<StgValue><ssdm name="gmem0_addr_6"/></StgValue>
</operation>

<operation id="740" st_id="145" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:30 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_6, i64 %zext_ln37_36

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="741" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
spmv_loop_internal.6:32 %gmem1_addr_6 = getelementptr i8 %gmem1, i64 %add_ln37_19

]]></Node>
<StgValue><ssdm name="gmem1_addr_6"/></StgValue>
</operation>

<operation id="742" st_id="145" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:33 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_6, i64 %zext_ln37_36

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="743" st_id="146" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:30 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_6, i64 %zext_ln37_36

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="744" st_id="146" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:33 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_6, i64 %zext_ln37_36

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="745" st_id="147" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:30 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_6, i64 %zext_ln37_36

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="746" st_id="147" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:33 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_6, i64 %zext_ln37_36

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="747" st_id="148" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:30 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_6, i64 %zext_ln37_36

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="748" st_id="148" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:33 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_6, i64 %zext_ln37_36

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="749" st_id="149" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:30 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_6, i64 %zext_ln37_36

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="750" st_id="149" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:33 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_6, i64 %zext_ln37_36

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="751" st_id="150" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:30 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_6, i64 %zext_ln37_36

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="752" st_id="150" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:33 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_6, i64 %zext_ln37_36

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="753" st_id="151" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:30 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_6, i64 %zext_ln37_36

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="754" st_id="151" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:33 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_6, i64 %zext_ln37_36

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="755" st_id="152" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:30 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_6, i64 %zext_ln37_36

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="756" st_id="152" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
spmv_loop_internal.6:33 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_6, i64 %zext_ln37_36

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="757" st_id="153" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
spmv_loop_internal.6:34 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal6, i9 %j_13, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_62, i62 %trunc_ln37_14, i64 %add_ln37_19, i64 %vector_read, i32 %sum_18_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="758" st_id="154" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
spmv_loop_internal.6:34 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal6, i9 %j_13, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_62, i62 %trunc_ln37_14, i64 %add_ln37_19, i64 %vector_read, i32 %sum_18_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="759" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
spmv_loop_internal.6:35 %sum_18_loc_load = load i32 %sum_18_loc

]]></Node>
<StgValue><ssdm name="sum_18_loc_load"/></StgValue>
</operation>

<operation id="760" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
spmv_loop_internal.6:36 %br_ln0 = br void %for.inc19.6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="761" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc19.6:0 %sum_11 = phi i32 %sum_18_loc_load, void %spmv_loop_internal.6, i32 0, void %for.inc19.5

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="762" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc19.6:1 %tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %numOfRows_read, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="763" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc19.6:2 %icmp_ln35_7 = icmp_eq  i2 %tmp_2, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln35_7"/></StgValue>
</operation>

<operation id="764" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc19.6:3 %br_ln35 = br i1 %icmp_ln35_7, void %spmv_loop_internal.7, void %for.inc19.7

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="765" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_6" val="1"/>
<literal name="icmp_ln35_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.7:0 %add_ln37_20 = add i64 %rowPointers_read, i64 14

]]></Node>
<StgValue><ssdm name="add_ln37_20"/></StgValue>
</operation>

<operation id="766" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_6" val="1"/>
<literal name="icmp_ln35_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.7:1 %trunc_ln37_15 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln37_20, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_15"/></StgValue>
</operation>

<operation id="767" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_6" val="1"/>
<literal name="icmp_ln35_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal.7:2 %sext_ln37_14 = sext i63 %trunc_ln37_15

]]></Node>
<StgValue><ssdm name="sext_ln37_14"/></StgValue>
</operation>

<operation id="768" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_6" val="1"/>
<literal name="icmp_ln35_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal.7:3 %gmem2_addr_14 = getelementptr i16 %gmem2, i64 %sext_ln37_14

]]></Node>
<StgValue><ssdm name="gmem2_addr_14"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="769" st_id="156" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:4 %gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_14_req"/></StgValue>
</operation>

<operation id="770" st_id="156" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.7:7 %empty_65 = add i64 %rowPointers_read, i64 16

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="771" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.7:8 %p_cast5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_65, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="772" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal.7:9 %p_cast14_cast = sext i63 %p_cast5

]]></Node>
<StgValue><ssdm name="p_cast14_cast"/></StgValue>
</operation>

<operation id="773" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal.7:10 %gmem2_addr_15 = getelementptr i16 %gmem2, i64 %p_cast14_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr_15"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="774" st_id="157" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:4 %gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_14_req"/></StgValue>
</operation>

<operation id="775" st_id="157" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
spmv_loop_internal.7:11 %gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_15_req"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="776" st_id="158" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:4 %gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_14_req"/></StgValue>
</operation>

<operation id="777" st_id="158" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
spmv_loop_internal.7:11 %gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_15_req"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="778" st_id="159" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:4 %gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_14_req"/></StgValue>
</operation>

<operation id="779" st_id="159" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
spmv_loop_internal.7:11 %gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_15_req"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="780" st_id="160" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:4 %gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_14_req"/></StgValue>
</operation>

<operation id="781" st_id="160" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
spmv_loop_internal.7:11 %gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_15_req"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="782" st_id="161" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:4 %gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_14_req"/></StgValue>
</operation>

<operation id="783" st_id="161" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
spmv_loop_internal.7:11 %gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_15_req"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="784" st_id="162" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:4 %gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_14_req"/></StgValue>
</operation>

<operation id="785" st_id="162" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
spmv_loop_internal.7:11 %gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_15_req"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="786" st_id="163" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:4 %gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_14_req"/></StgValue>
</operation>

<operation id="787" st_id="163" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
spmv_loop_internal.7:11 %gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_15_req"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="788" st_id="164" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
spmv_loop_internal.7:5 %gmem2_addr_14_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_14

]]></Node>
<StgValue><ssdm name="gmem2_addr_14_read"/></StgValue>
</operation>

<operation id="789" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal.7:6 %j_14 = trunc i16 %gmem2_addr_14_read

]]></Node>
<StgValue><ssdm name="j_14"/></StgValue>
</operation>

<operation id="790" st_id="164" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
spmv_loop_internal.7:11 %gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_15_req"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="791" st_id="165" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
spmv_loop_internal.7:12 %gmem2_addr_15_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_15

]]></Node>
<StgValue><ssdm name="gmem2_addr_15_read"/></StgValue>
</operation>

<operation id="792" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal.7:13 %empty_66 = trunc i16 %gmem2_addr_15_read

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="793" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal.7:14 %zext_ln37_14 = zext i9 %j_14

]]></Node>
<StgValue><ssdm name="zext_ln37_14"/></StgValue>
</operation>

<operation id="794" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal.7:15 %zext_ln37_38 = zext i9 %j_14

]]></Node>
<StgValue><ssdm name="zext_ln37_38"/></StgValue>
</operation>

<operation id="795" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
spmv_loop_internal.7:16 %icmp_ln37_14 = icmp_ugt  i9 %j_14, i9 %empty_66

]]></Node>
<StgValue><ssdm name="icmp_ln37_14"/></StgValue>
</operation>

<operation id="796" st_id="166" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal.7:17 %select_ln37_14 = select i1 %icmp_ln37_14, i9 %j_14, i9 %empty_66

]]></Node>
<StgValue><ssdm name="select_ln37_14"/></StgValue>
</operation>

<operation id="797" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal.7:18 %zext_ln37_39 = zext i9 %select_ln37_14

]]></Node>
<StgValue><ssdm name="zext_ln37_39"/></StgValue>
</operation>

<operation id="798" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal.7:19 %sub_ln37_7 = sub i10 %zext_ln37_39, i10 %zext_ln37_38

]]></Node>
<StgValue><ssdm name="sub_ln37_7"/></StgValue>
</operation>

<operation id="799" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="10">
<![CDATA[
spmv_loop_internal.7:20 %trunc_ln37_33 = trunc i10 %sub_ln37_7

]]></Node>
<StgValue><ssdm name="trunc_ln37_33"/></StgValue>
</operation>

<operation id="800" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal.7:21 %icmp_ln37_15 = icmp_sgt  i10 %sub_ln37_7, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_15"/></StgValue>
</operation>

<operation id="801" st_id="166" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal.7:22 %select_ln37_15 = select i1 %icmp_ln37_15, i9 %trunc_ln37_33, i9 0

]]></Node>
<StgValue><ssdm name="select_ln37_15"/></StgValue>
</operation>

<operation id="802" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
spmv_loop_internal.7:24 %shl_ln37_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j_14, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln37_7"/></StgValue>
</operation>

<operation id="803" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="11">
<![CDATA[
spmv_loop_internal.7:25 %zext_ln37_41 = zext i11 %shl_ln37_7

]]></Node>
<StgValue><ssdm name="zext_ln37_41"/></StgValue>
</operation>

<operation id="804" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.7:26 %add_ln37_21 = add i64 %zext_ln37_41, i64 %values_read

]]></Node>
<StgValue><ssdm name="add_ln37_21"/></StgValue>
</operation>

<operation id="805" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.7:27 %trunc_ln37_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_21, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_16"/></StgValue>
</operation>

<operation id="806" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.7:31 %add_ln37_22 = add i64 %zext_ln37_14, i64 %columnIndexes_read

]]></Node>
<StgValue><ssdm name="add_ln37_22"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="807" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal.7:23 %zext_ln37_40 = zext i9 %select_ln37_15

]]></Node>
<StgValue><ssdm name="zext_ln37_40"/></StgValue>
</operation>

<operation id="808" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="62">
<![CDATA[
spmv_loop_internal.7:28 %sext_ln37_15 = sext i62 %trunc_ln37_16

]]></Node>
<StgValue><ssdm name="sext_ln37_15"/></StgValue>
</operation>

<operation id="809" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
spmv_loop_internal.7:29 %gmem0_addr_7 = getelementptr i32 %gmem0, i64 %sext_ln37_15

]]></Node>
<StgValue><ssdm name="gmem0_addr_7"/></StgValue>
</operation>

<operation id="810" st_id="167" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:30 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_7, i64 %zext_ln37_40

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="811" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
spmv_loop_internal.7:32 %gmem1_addr_7 = getelementptr i8 %gmem1, i64 %add_ln37_22

]]></Node>
<StgValue><ssdm name="gmem1_addr_7"/></StgValue>
</operation>

<operation id="812" st_id="167" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:33 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_7, i64 %zext_ln37_40

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="813" st_id="168" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:30 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_7, i64 %zext_ln37_40

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="814" st_id="168" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:33 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_7, i64 %zext_ln37_40

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="815" st_id="169" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:30 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_7, i64 %zext_ln37_40

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="816" st_id="169" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:33 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_7, i64 %zext_ln37_40

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="817" st_id="170" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:30 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_7, i64 %zext_ln37_40

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="818" st_id="170" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:33 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_7, i64 %zext_ln37_40

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="819" st_id="171" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:30 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_7, i64 %zext_ln37_40

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="820" st_id="171" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:33 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_7, i64 %zext_ln37_40

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="821" st_id="172" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:30 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_7, i64 %zext_ln37_40

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="822" st_id="172" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:33 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_7, i64 %zext_ln37_40

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="823" st_id="173" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:30 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_7, i64 %zext_ln37_40

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="824" st_id="173" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:33 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_7, i64 %zext_ln37_40

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="825" st_id="174" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:30 %empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_7, i64 %zext_ln37_40

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="826" st_id="174" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
spmv_loop_internal.7:33 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_7, i64 %zext_ln37_40

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="827" st_id="175" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0">
<![CDATA[
spmv_loop_internal.7:34 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal7, i9 %j_14, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_66, i62 %trunc_ln37_16, i64 %add_ln37_22, i64 %vector_read, i32 %sum_21_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="828" st_id="176" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0">
<![CDATA[
spmv_loop_internal.7:34 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal7, i9 %j_14, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_66, i62 %trunc_ln37_16, i64 %add_ln37_22, i64 %vector_read, i32 %sum_21_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="829" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
spmv_loop_internal.7:35 %sum_21_loc_load = load i32 %sum_21_loc

]]></Node>
<StgValue><ssdm name="sum_21_loc_load"/></StgValue>
</operation>

<operation id="830" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
spmv_loop_internal.7:36 %br_ln0 = br void %for.inc19.7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="831" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc19.7:0 %sum_12 = phi i32 %sum_21_loc_load, void %spmv_loop_internal.7, i32 0, void %for.inc19.6

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="832" st_id="177" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc19.7:1 %icmp_ln35_8 = icmp_ugt  i5 %numOfRows_read, i5 8

]]></Node>
<StgValue><ssdm name="icmp_ln35_8"/></StgValue>
</operation>

<operation id="833" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc19.7:2 %br_ln35 = br i1 %icmp_ln35_8, void %for.inc19.8, void %spmv_loop_internal.8

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="834" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_7" val="0"/>
<literal name="icmp_ln35_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.8:0 %add_ln37_23 = add i64 %rowPointers_read, i64 16

]]></Node>
<StgValue><ssdm name="add_ln37_23"/></StgValue>
</operation>

<operation id="835" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_7" val="0"/>
<literal name="icmp_ln35_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.8:1 %trunc_ln37_17 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln37_23, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_17"/></StgValue>
</operation>

<operation id="836" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_7" val="0"/>
<literal name="icmp_ln35_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal.8:2 %sext_ln37_16 = sext i63 %trunc_ln37_17

]]></Node>
<StgValue><ssdm name="sext_ln37_16"/></StgValue>
</operation>

<operation id="837" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_7" val="0"/>
<literal name="icmp_ln35_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal.8:3 %gmem2_addr_16 = getelementptr i16 %gmem2, i64 %sext_ln37_16

]]></Node>
<StgValue><ssdm name="gmem2_addr_16"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="838" st_id="178" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:4 %gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_16_req"/></StgValue>
</operation>

<operation id="839" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.8:7 %empty_69 = add i64 %rowPointers_read, i64 18

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="840" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.8:8 %p_cast7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_69, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="841" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal.8:9 %p_cast16_cast = sext i63 %p_cast7

]]></Node>
<StgValue><ssdm name="p_cast16_cast"/></StgValue>
</operation>

<operation id="842" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal.8:10 %gmem2_addr_17 = getelementptr i16 %gmem2, i64 %p_cast16_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr_17"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="843" st_id="179" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:4 %gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_16_req"/></StgValue>
</operation>

<operation id="844" st_id="179" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
spmv_loop_internal.8:11 %gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_17_req"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="845" st_id="180" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:4 %gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_16_req"/></StgValue>
</operation>

<operation id="846" st_id="180" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
spmv_loop_internal.8:11 %gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_17_req"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="847" st_id="181" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:4 %gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_16_req"/></StgValue>
</operation>

<operation id="848" st_id="181" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
spmv_loop_internal.8:11 %gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_17_req"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="849" st_id="182" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:4 %gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_16_req"/></StgValue>
</operation>

<operation id="850" st_id="182" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
spmv_loop_internal.8:11 %gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_17_req"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="851" st_id="183" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:4 %gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_16_req"/></StgValue>
</operation>

<operation id="852" st_id="183" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
spmv_loop_internal.8:11 %gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_17_req"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="853" st_id="184" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:4 %gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_16_req"/></StgValue>
</operation>

<operation id="854" st_id="184" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
spmv_loop_internal.8:11 %gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_17_req"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="855" st_id="185" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:4 %gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_16_req"/></StgValue>
</operation>

<operation id="856" st_id="185" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
spmv_loop_internal.8:11 %gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_17_req"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="857" st_id="186" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
spmv_loop_internal.8:5 %gmem2_addr_16_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_16

]]></Node>
<StgValue><ssdm name="gmem2_addr_16_read"/></StgValue>
</operation>

<operation id="858" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal.8:6 %j_15 = trunc i16 %gmem2_addr_16_read

]]></Node>
<StgValue><ssdm name="j_15"/></StgValue>
</operation>

<operation id="859" st_id="186" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
spmv_loop_internal.8:11 %gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_17_req"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="860" st_id="187" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
spmv_loop_internal.8:12 %gmem2_addr_17_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_17

]]></Node>
<StgValue><ssdm name="gmem2_addr_17_read"/></StgValue>
</operation>

<operation id="861" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal.8:13 %empty_70 = trunc i16 %gmem2_addr_17_read

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="862" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal.8:14 %zext_ln37_16 = zext i9 %j_15

]]></Node>
<StgValue><ssdm name="zext_ln37_16"/></StgValue>
</operation>

<operation id="863" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal.8:15 %zext_ln37_42 = zext i9 %j_15

]]></Node>
<StgValue><ssdm name="zext_ln37_42"/></StgValue>
</operation>

<operation id="864" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
spmv_loop_internal.8:16 %icmp_ln37_16 = icmp_ugt  i9 %j_15, i9 %empty_70

]]></Node>
<StgValue><ssdm name="icmp_ln37_16"/></StgValue>
</operation>

<operation id="865" st_id="188" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal.8:17 %select_ln37_16 = select i1 %icmp_ln37_16, i9 %j_15, i9 %empty_70

]]></Node>
<StgValue><ssdm name="select_ln37_16"/></StgValue>
</operation>

<operation id="866" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal.8:18 %zext_ln37_43 = zext i9 %select_ln37_16

]]></Node>
<StgValue><ssdm name="zext_ln37_43"/></StgValue>
</operation>

<operation id="867" st_id="188" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal.8:19 %sub_ln37_8 = sub i10 %zext_ln37_43, i10 %zext_ln37_42

]]></Node>
<StgValue><ssdm name="sub_ln37_8"/></StgValue>
</operation>

<operation id="868" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="10">
<![CDATA[
spmv_loop_internal.8:20 %trunc_ln37_35 = trunc i10 %sub_ln37_8

]]></Node>
<StgValue><ssdm name="trunc_ln37_35"/></StgValue>
</operation>

<operation id="869" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal.8:21 %icmp_ln37_17 = icmp_sgt  i10 %sub_ln37_8, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_17"/></StgValue>
</operation>

<operation id="870" st_id="188" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal.8:22 %select_ln37_17 = select i1 %icmp_ln37_17, i9 %trunc_ln37_35, i9 0

]]></Node>
<StgValue><ssdm name="select_ln37_17"/></StgValue>
</operation>

<operation id="871" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
spmv_loop_internal.8:24 %shl_ln37_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j_15, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln37_8"/></StgValue>
</operation>

<operation id="872" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="11">
<![CDATA[
spmv_loop_internal.8:25 %zext_ln37_45 = zext i11 %shl_ln37_8

]]></Node>
<StgValue><ssdm name="zext_ln37_45"/></StgValue>
</operation>

<operation id="873" st_id="188" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.8:26 %add_ln37_24 = add i64 %zext_ln37_45, i64 %values_read

]]></Node>
<StgValue><ssdm name="add_ln37_24"/></StgValue>
</operation>

<operation id="874" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.8:27 %trunc_ln37_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_24, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_19"/></StgValue>
</operation>

<operation id="875" st_id="188" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.8:31 %add_ln37_25 = add i64 %zext_ln37_16, i64 %columnIndexes_read

]]></Node>
<StgValue><ssdm name="add_ln37_25"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="876" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal.8:23 %zext_ln37_44 = zext i9 %select_ln37_17

]]></Node>
<StgValue><ssdm name="zext_ln37_44"/></StgValue>
</operation>

<operation id="877" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="62">
<![CDATA[
spmv_loop_internal.8:28 %sext_ln37_17 = sext i62 %trunc_ln37_19

]]></Node>
<StgValue><ssdm name="sext_ln37_17"/></StgValue>
</operation>

<operation id="878" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
spmv_loop_internal.8:29 %gmem0_addr_8 = getelementptr i32 %gmem0, i64 %sext_ln37_17

]]></Node>
<StgValue><ssdm name="gmem0_addr_8"/></StgValue>
</operation>

<operation id="879" st_id="189" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:30 %empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_8, i64 %zext_ln37_44

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="880" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
spmv_loop_internal.8:32 %gmem1_addr_8 = getelementptr i8 %gmem1, i64 %add_ln37_25

]]></Node>
<StgValue><ssdm name="gmem1_addr_8"/></StgValue>
</operation>

<operation id="881" st_id="189" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:33 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_8, i64 %zext_ln37_44

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="882" st_id="190" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:30 %empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_8, i64 %zext_ln37_44

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="883" st_id="190" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:33 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_8, i64 %zext_ln37_44

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="884" st_id="191" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:30 %empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_8, i64 %zext_ln37_44

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="885" st_id="191" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:33 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_8, i64 %zext_ln37_44

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="886" st_id="192" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:30 %empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_8, i64 %zext_ln37_44

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="887" st_id="192" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:33 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_8, i64 %zext_ln37_44

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="888" st_id="193" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:30 %empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_8, i64 %zext_ln37_44

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="889" st_id="193" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:33 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_8, i64 %zext_ln37_44

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="890" st_id="194" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:30 %empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_8, i64 %zext_ln37_44

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="891" st_id="194" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:33 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_8, i64 %zext_ln37_44

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="892" st_id="195" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:30 %empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_8, i64 %zext_ln37_44

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="893" st_id="195" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:33 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_8, i64 %zext_ln37_44

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="894" st_id="196" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:30 %empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_8, i64 %zext_ln37_44

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="895" st_id="196" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
spmv_loop_internal.8:33 %empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_8, i64 %zext_ln37_44

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="896" st_id="197" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0">
<![CDATA[
spmv_loop_internal.8:34 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal8, i9 %j_15, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_70, i62 %trunc_ln37_19, i64 %add_ln37_25, i64 %vector_read, i32 %sum_24_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="897" st_id="198" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0">
<![CDATA[
spmv_loop_internal.8:34 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal8, i9 %j_15, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_70, i62 %trunc_ln37_19, i64 %add_ln37_25, i64 %vector_read, i32 %sum_24_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="898" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
spmv_loop_internal.8:35 %sum_24_loc_load = load i32 %sum_24_loc

]]></Node>
<StgValue><ssdm name="sum_24_loc_load"/></StgValue>
</operation>

<operation id="899" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
spmv_loop_internal.8:36 %br_ln0 = br void %for.inc19.8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="900" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc19.8:0 %sum_13 = phi i32 %sum_24_loc_load, void %spmv_loop_internal.8, i32 0, void %for.inc19.7

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="901" st_id="199" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc19.8:1 %icmp_ln35_9 = icmp_ugt  i5 %numOfRows_read, i5 9

]]></Node>
<StgValue><ssdm name="icmp_ln35_9"/></StgValue>
</operation>

<operation id="902" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc19.8:2 %br_ln35 = br i1 %icmp_ln35_9, void %for.inc19.9, void %spmv_loop_internal.9

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="903" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_8" val="1"/>
<literal name="icmp_ln35_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.9:0 %add_ln37_26 = add i64 %rowPointers_read, i64 18

]]></Node>
<StgValue><ssdm name="add_ln37_26"/></StgValue>
</operation>

<operation id="904" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_8" val="1"/>
<literal name="icmp_ln35_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.9:1 %trunc_ln37_20 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln37_26, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_20"/></StgValue>
</operation>

<operation id="905" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_8" val="1"/>
<literal name="icmp_ln35_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal.9:2 %sext_ln37_18 = sext i63 %trunc_ln37_20

]]></Node>
<StgValue><ssdm name="sext_ln37_18"/></StgValue>
</operation>

<operation id="906" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_8" val="1"/>
<literal name="icmp_ln35_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal.9:3 %gmem2_addr_18 = getelementptr i16 %gmem2, i64 %sext_ln37_18

]]></Node>
<StgValue><ssdm name="gmem2_addr_18"/></StgValue>
</operation>

<operation id="907" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_8" val="1"/>
<literal name="icmp_ln35_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.9:7 %empty_73 = add i64 %rowPointers_read, i64 20

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="908" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_8" val="1"/>
<literal name="icmp_ln35_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.9:8 %p_cast9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_73, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="909" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_8" val="1"/>
<literal name="icmp_ln35_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="63">
<![CDATA[
spmv_loop_internal.9:9 %p_cast18_cast = sext i63 %p_cast9

]]></Node>
<StgValue><ssdm name="p_cast18_cast"/></StgValue>
</operation>

<operation id="910" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_8" val="1"/>
<literal name="icmp_ln35_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
spmv_loop_internal.9:10 %gmem2_addr_19 = getelementptr i16 %gmem2, i64 %p_cast18_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr_19"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="911" st_id="200" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:4 %gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_18_req"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="912" st_id="201" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:4 %gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_18_req"/></StgValue>
</operation>

<operation id="913" st_id="201" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
spmv_loop_internal.9:11 %gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_19_req"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="914" st_id="202" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:4 %gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_18_req"/></StgValue>
</operation>

<operation id="915" st_id="202" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
spmv_loop_internal.9:11 %gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_19_req"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="916" st_id="203" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:4 %gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_18_req"/></StgValue>
</operation>

<operation id="917" st_id="203" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
spmv_loop_internal.9:11 %gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_19_req"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="918" st_id="204" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:4 %gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_18_req"/></StgValue>
</operation>

<operation id="919" st_id="204" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
spmv_loop_internal.9:11 %gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_19_req"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="920" st_id="205" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:4 %gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_18_req"/></StgValue>
</operation>

<operation id="921" st_id="205" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
spmv_loop_internal.9:11 %gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_19_req"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="922" st_id="206" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:4 %gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_18_req"/></StgValue>
</operation>

<operation id="923" st_id="206" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
spmv_loop_internal.9:11 %gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_19_req"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="924" st_id="207" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:4 %gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_18_req"/></StgValue>
</operation>

<operation id="925" st_id="207" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
spmv_loop_internal.9:11 %gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_19_req"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="926" st_id="208" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
spmv_loop_internal.9:5 %gmem2_addr_18_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_18

]]></Node>
<StgValue><ssdm name="gmem2_addr_18_read"/></StgValue>
</operation>

<operation id="927" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal.9:6 %j_16 = trunc i16 %gmem2_addr_18_read

]]></Node>
<StgValue><ssdm name="j_16"/></StgValue>
</operation>

<operation id="928" st_id="208" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
spmv_loop_internal.9:11 %gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_load_19_req"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="929" st_id="209" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0">
<![CDATA[
spmv_loop_internal.9:12 %gmem2_addr_19_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_19

]]></Node>
<StgValue><ssdm name="gmem2_addr_19_read"/></StgValue>
</operation>

<operation id="930" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="16">
<![CDATA[
spmv_loop_internal.9:13 %empty_74 = trunc i16 %gmem2_addr_19_read

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="931" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
spmv_loop_internal.9:24 %shl_ln37_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j_16, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln37_9"/></StgValue>
</operation>

<operation id="932" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="11">
<![CDATA[
spmv_loop_internal.9:25 %zext_ln37_49 = zext i11 %shl_ln37_9

]]></Node>
<StgValue><ssdm name="zext_ln37_49"/></StgValue>
</operation>

<operation id="933" st_id="209" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.9:26 %add_ln37_27 = add i64 %zext_ln37_49, i64 %values_read

]]></Node>
<StgValue><ssdm name="add_ln37_27"/></StgValue>
</operation>

<operation id="934" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
spmv_loop_internal.9:27 %trunc_ln37_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_27, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_21"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="935" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal.9:14 %zext_ln37_18 = zext i9 %j_16

]]></Node>
<StgValue><ssdm name="zext_ln37_18"/></StgValue>
</operation>

<operation id="936" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal.9:15 %zext_ln37_46 = zext i9 %j_16

]]></Node>
<StgValue><ssdm name="zext_ln37_46"/></StgValue>
</operation>

<operation id="937" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
spmv_loop_internal.9:16 %icmp_ln37_18 = icmp_ugt  i9 %j_16, i9 %empty_74

]]></Node>
<StgValue><ssdm name="icmp_ln37_18"/></StgValue>
</operation>

<operation id="938" st_id="210" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal.9:17 %select_ln37_18 = select i1 %icmp_ln37_18, i9 %j_16, i9 %empty_74

]]></Node>
<StgValue><ssdm name="select_ln37_18"/></StgValue>
</operation>

<operation id="939" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="9">
<![CDATA[
spmv_loop_internal.9:18 %zext_ln37_47 = zext i9 %select_ln37_18

]]></Node>
<StgValue><ssdm name="zext_ln37_47"/></StgValue>
</operation>

<operation id="940" st_id="210" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal.9:19 %sub_ln37_9 = sub i10 %zext_ln37_47, i10 %zext_ln37_46

]]></Node>
<StgValue><ssdm name="sub_ln37_9"/></StgValue>
</operation>

<operation id="941" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="9" op_0_bw="10">
<![CDATA[
spmv_loop_internal.9:20 %trunc_ln37_37 = trunc i10 %sub_ln37_9

]]></Node>
<StgValue><ssdm name="trunc_ln37_37"/></StgValue>
</operation>

<operation id="942" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
spmv_loop_internal.9:21 %icmp_ln37_19 = icmp_sgt  i10 %sub_ln37_9, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_19"/></StgValue>
</operation>

<operation id="943" st_id="210" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
spmv_loop_internal.9:22 %select_ln37_19 = select i1 %icmp_ln37_19, i9 %trunc_ln37_37, i9 0

]]></Node>
<StgValue><ssdm name="select_ln37_19"/></StgValue>
</operation>

<operation id="944" st_id="210" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
spmv_loop_internal.9:31 %add_ln37_28 = add i64 %zext_ln37_18, i64 %columnIndexes_read

]]></Node>
<StgValue><ssdm name="add_ln37_28"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="945" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="9">
<![CDATA[
spmv_loop_internal.9:23 %zext_ln37_48 = zext i9 %select_ln37_19

]]></Node>
<StgValue><ssdm name="zext_ln37_48"/></StgValue>
</operation>

<operation id="946" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="62">
<![CDATA[
spmv_loop_internal.9:28 %sext_ln37_19 = sext i62 %trunc_ln37_21

]]></Node>
<StgValue><ssdm name="sext_ln37_19"/></StgValue>
</operation>

<operation id="947" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
spmv_loop_internal.9:29 %gmem0_addr_9 = getelementptr i32 %gmem0, i64 %sext_ln37_19

]]></Node>
<StgValue><ssdm name="gmem0_addr_9"/></StgValue>
</operation>

<operation id="948" st_id="211" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:30 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_9, i64 %zext_ln37_48

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="949" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
spmv_loop_internal.9:32 %gmem1_addr_9 = getelementptr i8 %gmem1, i64 %add_ln37_28

]]></Node>
<StgValue><ssdm name="gmem1_addr_9"/></StgValue>
</operation>

<operation id="950" st_id="211" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:33 %empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_9, i64 %zext_ln37_48

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="951" st_id="212" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:30 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_9, i64 %zext_ln37_48

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="952" st_id="212" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:33 %empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_9, i64 %zext_ln37_48

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="953" st_id="213" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:30 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_9, i64 %zext_ln37_48

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="954" st_id="213" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:33 %empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_9, i64 %zext_ln37_48

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="955" st_id="214" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:30 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_9, i64 %zext_ln37_48

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="956" st_id="214" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:33 %empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_9, i64 %zext_ln37_48

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="957" st_id="215" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:30 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_9, i64 %zext_ln37_48

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="958" st_id="215" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:33 %empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_9, i64 %zext_ln37_48

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="959" st_id="216" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:30 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_9, i64 %zext_ln37_48

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="960" st_id="216" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:33 %empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_9, i64 %zext_ln37_48

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="961" st_id="217" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:30 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_9, i64 %zext_ln37_48

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="962" st_id="217" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:33 %empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_9, i64 %zext_ln37_48

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="963" st_id="218" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:30 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_9, i64 %zext_ln37_48

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="964" st_id="218" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
spmv_loop_internal.9:33 %empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_9, i64 %zext_ln37_48

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="965" st_id="219" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0">
<![CDATA[
spmv_loop_internal.9:34 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal9, i9 %j_16, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_74, i62 %trunc_ln37_21, i64 %add_ln37_28, i64 %vector_read, i32 %sum_27_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="966" st_id="220" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="9" op_6_bw="62" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0">
<![CDATA[
spmv_loop_internal.9:34 %call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal9, i9 %j_16, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_74, i62 %trunc_ln37_21, i64 %add_ln37_28, i64 %vector_read, i32 %sum_27_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="967" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
spmv_loop_internal.9:35 %sum_27_loc_load = load i32 %sum_27_loc

]]></Node>
<StgValue><ssdm name="sum_27_loc_load"/></StgValue>
</operation>

<operation id="968" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
spmv_loop_internal.9:36 %br_ln0 = br void %for.inc19.9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="969" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc19.9:1 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_r_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="970" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="62">
<![CDATA[
for.inc19.9:2 %sext_ln52 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln52"/></StgValue>
</operation>

<operation id="971" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc19.9:3 %gmem4_addr = getelementptr i32 %gmem4, i64 %sext_ln52

]]></Node>
<StgValue><ssdm name="gmem4_addr"/></StgValue>
</operation>

<operation id="972" st_id="221" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc19.9:4 %empty_77 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem4_addr, i64 10

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="973" st_id="222" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc19.9:5 %write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="974" st_id="223" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc19.9:6 %write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum_5, i4 15

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="975" st_id="224" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc19.9:7 %write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum_8, i4 15

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="976" st_id="225" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc19.9:8 %write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum, i4 15

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="977" st_id="226" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc19.9:9 %write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum_9, i4 15

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="978" st_id="227" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc19.9:10 %write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum_10, i4 15

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="979" st_id="228" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc19.9:11 %write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum_11, i4 15

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="980" st_id="229" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc19.9:12 %write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum_12, i4 15

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="981" st_id="230" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc19.9:13 %write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum_13, i4 15

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="982" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc19.9:0 %sum_14 = phi i32 %sum_27_loc_load, void %spmv_loop_internal.9, i32 0, void %for.inc19.8

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="983" st_id="231" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc19.9:14 %write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum_14, i4 15

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="984" st_id="232" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc19.9:15 %empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="985" st_id="233" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc19.9:15 %empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="986" st_id="234" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc19.9:15 %empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="987" st_id="235" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc19.9:15 %empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="988" st_id="236" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc19.9:15 %empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="989" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0">
<![CDATA[
for.inc19.9:16 %ret_ln54 = ret

]]></Node>
<StgValue><ssdm name="ret_ln54"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
