Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: Lab8_top_sch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab8_top_sch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab8_top_sch"
Output Format                      : NGC
Target Device                      : xc7a100t-1-fgg676

---- Source Options
Top Module Name                    : Lab8_top_sch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/bcd_to_7seg.vhd" into library work
Parsing entity <bcd2_7seg>.
Parsing architecture <Behavioral> of entity <bcd2_7seg>.
Parsing VHDL file "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/Seg7Driver.vhd" into library work
Parsing entity <Seg7Driver>.
Parsing architecture <BasedOnLab5> of entity <seg7driver>.
Parsing VHDL file "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/led_8x16_driver.vhd" into library work
Parsing entity <led_8x16_driver>.
Parsing architecture <Behavioral> of entity <led_8x16_driver>.
Parsing VHDL file "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/Lab8_top_sch.vhd" into library work
Parsing entity <Lab8_top_sch>.
Parsing architecture <SingleFSM> of entity <lab8_top_sch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Lab8_top_sch> (architecture <SingleFSM>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/Lab8_top_sch.vhd" Line 155: Assignment to clk_next_check ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/Lab8_top_sch.vhd" Line 214: rhit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/Lab8_top_sch.vhd" Line 220: addr_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/Lab8_top_sch.vhd" Line 223: lhit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/Lab8_top_sch.vhd" Line 230: lhit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/Lab8_top_sch.vhd" Line 233: game_pulse should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/Lab8_top_sch.vhd" Line 240: rw should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/Lab8_top_sch.vhd" Line 249: addr_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/Lab8_top_sch.vhd" Line 252: rhit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/Lab8_top_sch.vhd" Line 259: rhit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/Lab8_top_sch.vhd" Line 262: game_pulse should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/Lab8_top_sch.vhd" Line 269: lw should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/Lab8_top_sch.vhd" Line 333: shift should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/Lab8_top_sch.vhd" Line 386: Assignment to overwritten_addr_next ignored, since the identifier is never used

Elaborating entity <Seg7Driver> (architecture <BasedOnLab5>) from library <work>.

Elaborating entity <bcd2_7seg> (architecture <Behavioral>) from library <work>.

Elaborating entity <led_8x16_driver> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab8_top_sch>.
    Related source file is "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/Lab8_top_sch.vhd".
    Found 26-bit register for signal <clk_reg>.
    Found 4-bit register for signal <p1_score_reg>.
    Found 4-bit register for signal <p2_score_reg>.
    Found 4-bit register for signal <control_state_reg>.
    Found 3-bit register for signal <ball_state_reg>.
    Found 4-bit register for signal <addr_reg>.
    Found 3-bit register for signal <select_f_reg>.
    Found finite state machine <FSM_0> for signal <ball_state_reg>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | extout<8> (rising_edge)                        |
    | Reset              | R (positive)                                   |
    | Reset type         | synchronous                                    |
    | Reset State        | init_b1                                        |
    | Power Up State     | init_b1                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <select_f_reg[2]_GND_5_o_add_6_OUT> created at line 1241.
    Found 26-bit adder for signal <clk_reg[25]_GND_5_o_add_15_OUT> created at line 1241.
    Found 4-bit adder for signal <p1_score_reg[3]_GND_5_o_add_23_OUT> created at line 1241.
    Found 4-bit adder for signal <p2_score_reg[3]_GND_5_o_add_25_OUT> created at line 1241.
    Found 4-bit adder for signal <addr_reg[3]_GND_5_o_add_70_OUT> created at line 1241.
    Found 26-bit subtractor for signal <GND_5_o_GND_5_o_sub_18_OUT<25:0>> created at line 1308.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_70_OUT<3:0>> created at line 1308.
    Found 8x26-bit Read Only RAM for signal <m>
    Found 8x1-bit Read Only RAM for signal <p2_pt>
    Found 16x3-bit Read Only RAM for signal <_n0213>
    Found 8x2-bit Read Only RAM for signal <_n0248>
WARNING:Xst:737 - Found 1-bit latch for signal <control_state_next<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <control_state_next<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <control_state_next<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <control_state_next<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 26-bit comparator equal for signal <game_pulse> created at line 163
    Summary:
	inferred   4 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred   1 Comparator(s).
	inferred  35 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Lab8_top_sch> synthesized.

Synthesizing Unit <Seg7Driver>.
    Related source file is "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/Seg7Driver.vhd".
    Found 1-bit register for signal <t_reg>.
    Found 13-bit register for signal <cnt_reg>.
    Found 13-bit adder for signal <cnt_reg[12]_GND_10_o_add_2_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Seg7Driver> synthesized.

Synthesizing Unit <bcd2_7seg>.
    Related source file is "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/bcd_to_7seg.vhd".
    Found 16x8-bit Read Only RAM for signal <cath_out>
    Summary:
	inferred   1 RAM(s).
Unit <bcd2_7seg> synthesized.

Synthesizing Unit <led_8x16_driver>.
    Related source file is "/home/wwu/nicholas.zimmerman/Documents/Lab8_1/Lab8_Pong/led_8x16_driver.vhd".
    Found 16x8-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 1-bit register for signal <clk_10k>.
    Found 7-bit register for signal <led_addr>.
    Found 12-bit register for signal <r_reg1>.
    Found 12-bit adder for signal <r_next1> created at line 1241.
    Found 7-bit adder for signal <led_next> created at line 1241.
    Found 1-bit 8-to-1 multiplexer for signal <led_data> created at line 136.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <led_8x16_driver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x3-bit single-port Read Only RAM                    : 1
 16x8-bit dual-port RAM                                : 1
 16x8-bit single-port Read Only RAM                    : 1
 8x1-bit single-port Read Only RAM                     : 1
 8x2-bit single-port Read Only RAM                     : 1
 8x26-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 9
 12-bit adder                                          : 1
 13-bit adder                                          : 1
 26-bit adder                                          : 1
 26-bit subtractor                                     : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 2
 4-bit addsub                                          : 1
 7-bit adder                                           : 1
# Registers                                            : 11
 1-bit register                                        : 2
 12-bit register                                       : 1
 13-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 4
 7-bit register                                        : 1
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 1
 26-bit comparator equal                               : 1
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 35
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Lab8_top_sch>.
The following registers are absorbed into counter <addr_reg>: 1 register on signal <addr_reg>.
The following registers are absorbed into counter <clk_reg>: 1 register on signal <clk_reg>.
The following registers are absorbed into counter <p2_score_reg>: 1 register on signal <p2_score_reg>.
The following registers are absorbed into counter <p1_score_reg>: 1 register on signal <p1_score_reg>.
The following registers are absorbed into counter <select_f_reg>: 1 register on signal <select_f_reg>.
INFO:Xst:3231 - The small RAM <Mram__n0248> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <control_state_reg<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_p2_pt> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(control_state_reg<3>,control_state_reg<1:0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <p2_pt>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0213> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <control_state_reg> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_m> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 26-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <select_f_reg>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <m>             |          |
    -----------------------------------------------------------------------
Unit <Lab8_top_sch> synthesized (advanced).

Synthesizing (advanced) Unit <Seg7Driver>.
The following registers are absorbed into counter <cnt_reg>: 1 register on signal <cnt_reg>.
Unit <Seg7Driver> synthesized (advanced).

Synthesizing (advanced) Unit <bcd2_7seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cath_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <cath_out>      |          |
    -----------------------------------------------------------------------
Unit <bcd2_7seg> synthesized (advanced).

Synthesizing (advanced) Unit <led_8x16_driver>.
The following registers are absorbed into counter <r_reg1>: 1 register on signal <r_reg1>.
The following registers are absorbed into counter <led_addr>: 1 register on signal <led_addr>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <wrt_addr>      |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <led_addr<6:3>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <led_8x16_driver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x3-bit single-port distributed Read Only RAM        : 1
 16x8-bit dual-port distributed RAM                    : 1
 16x8-bit single-port distributed Read Only RAM        : 1
 8x1-bit single-port distributed Read Only RAM         : 1
 8x2-bit single-port distributed Read Only RAM         : 1
 8x26-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 26-bit subtractor                                     : 1
# Counters                                             : 8
 12-bit up counter                                     : 1
 13-bit up counter                                     : 1
 26-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
 4-bit updown counter                                  : 1
 7-bit up counter                                      : 1
# Registers                                            : 6
 Flip-Flops                                            : 6
# Comparators                                          : 1
 26-bit comparator equal                               : 1
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 35
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <ball_state_reg[1:5]> with one-hot encoding.
------------------------
 State      | Encoding
------------------------
 init_b1    | 00001
 init_b2    | 00010
 holdball   | 00100
 removeball | 01000
 addball    | 10000
------------------------

Optimizing unit <Lab8_top_sch> ...

Optimizing unit <led_8x16_driver> ...
WARNING:Xst:1710 - FF/Latch <Seg7Driver_1/cnt_reg_12> (without init value) has a constant value of 0 in block <Lab8_top_sch>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Seg7Driver_1/cnt_reg_0> in Unit <Lab8_top_sch> is equivalent to the following FF/Latch, which will be removed : <dotMatrixDriver/r_reg1_0> 
INFO:Xst:2261 - The FF/Latch <Seg7Driver_1/cnt_reg_1> in Unit <Lab8_top_sch> is equivalent to the following FF/Latch, which will be removed : <dotMatrixDriver/r_reg1_1> 
INFO:Xst:2261 - The FF/Latch <Seg7Driver_1/cnt_reg_2> in Unit <Lab8_top_sch> is equivalent to the following FF/Latch, which will be removed : <dotMatrixDriver/r_reg1_2> 
INFO:Xst:2261 - The FF/Latch <Seg7Driver_1/cnt_reg_3> in Unit <Lab8_top_sch> is equivalent to the following FF/Latch, which will be removed : <dotMatrixDriver/r_reg1_3> 
INFO:Xst:2261 - The FF/Latch <Seg7Driver_1/cnt_reg_4> in Unit <Lab8_top_sch> is equivalent to the following FF/Latch, which will be removed : <dotMatrixDriver/r_reg1_4> 
INFO:Xst:2261 - The FF/Latch <Seg7Driver_1/cnt_reg_5> in Unit <Lab8_top_sch> is equivalent to the following FF/Latch, which will be removed : <dotMatrixDriver/r_reg1_5> 
INFO:Xst:2261 - The FF/Latch <Seg7Driver_1/cnt_reg_6> in Unit <Lab8_top_sch> is equivalent to the following FF/Latch, which will be removed : <dotMatrixDriver/r_reg1_6> 
INFO:Xst:2261 - The FF/Latch <Seg7Driver_1/cnt_reg_10> in Unit <Lab8_top_sch> is equivalent to the following FF/Latch, which will be removed : <dotMatrixDriver/r_reg1_10> 
INFO:Xst:2261 - The FF/Latch <Seg7Driver_1/cnt_reg_7> in Unit <Lab8_top_sch> is equivalent to the following FF/Latch, which will be removed : <dotMatrixDriver/r_reg1_7> 
INFO:Xst:2261 - The FF/Latch <Seg7Driver_1/cnt_reg_11> in Unit <Lab8_top_sch> is equivalent to the following FF/Latch, which will be removed : <dotMatrixDriver/r_reg1_11> 
INFO:Xst:2261 - The FF/Latch <Seg7Driver_1/cnt_reg_8> in Unit <Lab8_top_sch> is equivalent to the following FF/Latch, which will be removed : <dotMatrixDriver/r_reg1_8> 
INFO:Xst:2261 - The FF/Latch <Seg7Driver_1/cnt_reg_9> in Unit <Lab8_top_sch> is equivalent to the following FF/Latch, which will be removed : <dotMatrixDriver/r_reg1_9> 
INFO:Xst:2261 - The FF/Latch <Seg7Driver_1/t_reg> in Unit <Lab8_top_sch> is equivalent to the following FF/Latch, which will be removed : <dotMatrixDriver/clk_10k> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab8_top_sch, actual ratio is 0.
FlipFlop select_f_reg_0 has been replicated 3 time(s)
FlipFlop select_f_reg_1 has been replicated 3 time(s)
FlipFlop select_f_reg_2 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lab8_top_sch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 277
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 36
#      LUT2                        : 11
#      LUT3                        : 33
#      LUT4                        : 10
#      LUT5                        : 9
#      LUT6                        : 29
#      MUXCY                       : 71
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 82
#      FDE                         : 5
#      FDR                         : 53
#      FDRE                        : 19
#      FDS                         : 1
#      LD                          : 4
# RAMS                             : 3
#      RAM32M                      : 1
#      RAM32X1D                    : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 49
#      IBUF                        : 4
#      OBUF                        : 45

Device utilization summary:
---------------------------

Selected Device : 7a100tfgg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:              82  out of  126800     0%  
 Number of Slice LUTs:                  146  out of  63400     0%  
    Number used as Logic:               138  out of  63400     0%  
    Number used as Memory:                8  out of  19000     0%  
       Number used as RAM:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    157
   Number with an unused Flip Flop:      75  out of    157    47%  
   Number with an unused LUT:            11  out of    157     7%  
   Number of fully used LUT-FF pairs:    71  out of    157    45%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          53
 Number of bonded IOBs:                  49  out of    300    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
Mram__n02132(Mram__n021321:O)      | NONE(*)(control_state_next_2)| 4     |
mclk                               | IBUF+BUFG                    | 74    |
Seg7Driver_1/t_reg                 | BUFG                         | 7     |
-----------------------------------+------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.273ns (Maximum Frequency: 189.658MHz)
   Minimum input arrival time before clock: 2.090ns
   Maximum output required time after clock: 4.779ns
   Maximum combinational path delay: 0.414ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 5.273ns (frequency: 189.658MHz)
  Total number of paths / destination ports: 29041 / 148
-------------------------------------------------------------------------
Delay:               5.273ns (Levels of Logic = 26)
  Source:            select_f_reg_2_1 (FF)
  Destination:       clk_reg_0 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: select_f_reg_2_1 to clk_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.478   0.716  select_f_reg_2_1 (select_f_reg_2_1)
     LUT3:I0->O            1   0.124   0.000  Mram_m12 (Mram_m)
     MUXCY:S->O            1   0.472   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<0> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<1> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<2> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<3> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<4> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<5> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<6> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<7> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<8> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<9> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<10> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<11> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<12> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<13> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<14> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<15> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<16> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<17> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<18> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<19> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<20> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<20>)
     XORCY:CI->O           1   0.510   0.716  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_xor<21> (GND_5_o_GND_5_o_sub_18_OUT<21>)
     LUT6:I3->O            1   0.124   0.000  Mcompar_game_pulse_lut<7> (Mcompar_game_pulse_lut<7>)
     MUXCY:S->O            1   0.472   0.000  Mcompar_game_pulse_cy<7> (Mcompar_game_pulse_cy<7>)
     MUXCY:CI->O          36   0.029   0.552  Mcompar_game_pulse_cy<8> (tek1_1_OBUF)
     FDR:R                     0.494          clk_reg_0
    ----------------------------------------
    Total                      5.273ns (3.288ns logic, 1.984ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Seg7Driver_1/t_reg'
  Clock period: 2.861ns (frequency: 349.528MHz)
  Total number of paths / destination ports: 77 / 14
-------------------------------------------------------------------------
Delay:               2.861ns (Levels of Logic = 2)
  Source:            dotMatrixDriver/led_addr_0 (FF)
  Destination:       dotMatrixDriver/led_addr_6 (FF)
  Source Clock:      Seg7Driver_1/t_reg rising
  Destination Clock: Seg7Driver_1/t_reg rising

  Data Path: dotMatrixDriver/led_addr_0 to dotMatrixDriver/led_addr_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.478   0.775  dotMatrixDriver/led_addr_0 (dotMatrixDriver/led_addr_0)
     LUT3:I0->O            2   0.124   0.427  dotMatrixDriver/Result<3>111 (dotMatrixDriver/Result<3>1_bdd0)
     LUT5:I4->O            7   0.124   0.439  dotMatrixDriver/led_addr[6]_PWR_14_o_equal_8_o1 (dotMatrixDriver/led_addr[6]_PWR_14_o_equal_8_o)
     FDR:R                     0.494          dotMatrixDriver/led_addr_0
    ----------------------------------------
    Total                      2.861ns (1.220ns logic, 1.641ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Mram__n02132'
  Total number of paths / destination ports: 9 / 4
-------------------------------------------------------------------------
Offset:              2.090ns (Levels of Logic = 4)
  Source:            btn3 (PAD)
  Destination:       control_state_next_2 (LATCH)
  Destination Clock: Mram__n02132 falling

  Data Path: btn3 to control_state_next_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.749  btn3_IBUF (btn3_IBUF)
     LUT5:I2->O            1   0.124   0.421  Mmux_control_state_reg[3]_X_5_o_Mux_47_o11 (Mmux_control_state_reg[3]_X_5_o_Mux_47_o1)
     LUT6:I5->O            1   0.124   0.536  Mmux_control_state_reg[3]_X_5_o_Mux_47_o13 (Mmux_control_state_reg[3]_X_5_o_Mux_47_o11)
     LUT2:I0->O            1   0.124   0.000  Mmux_control_state_reg[3]_X_5_o_Mux_47_o15 (control_state_reg[3]_X_5_o_Mux_47_o)
     LD:D                      0.011          control_state_next_2
    ----------------------------------------
    Total                      2.090ns (0.384ns logic, 1.706ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              1.591ns (Levels of Logic = 2)
  Source:            btn2 (PAD)
  Destination:       control_state_reg_0 (FF)
  Destination Clock: mclk rising

  Data Path: btn2 to control_state_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.399  btn2_IBUF (btn2_IBUF)
     INV:I->O             28   0.146   0.551  R1_INV_0 (R)
     FDR:R                     0.494          control_state_reg_0
    ----------------------------------------
    Total                      1.591ns (0.641ns logic, 0.950ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 3139 / 25
-------------------------------------------------------------------------
Offset:              4.779ns (Levels of Logic = 27)
  Source:            select_f_reg_2_1 (FF)
  Destination:       tek4<1> (PAD)
  Source Clock:      mclk rising

  Data Path: select_f_reg_2_1 to tek4<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.478   0.716  select_f_reg_2_1 (select_f_reg_2_1)
     LUT3:I0->O            1   0.124   0.000  Mram_m12 (Mram_m)
     MUXCY:S->O            1   0.472   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<0> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<1> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<2> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<3> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<4> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<5> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<6> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<7> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<8> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<9> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<10> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<11> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<12> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<13> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<14> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<15> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<16> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<17> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<18> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<19> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<20> (Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_cy<20>)
     XORCY:CI->O           1   0.510   0.716  Msub_GND_5_o_GND_5_o_sub_18_OUT<25:0>_xor<21> (GND_5_o_GND_5_o_sub_18_OUT<21>)
     LUT6:I3->O            1   0.124   0.000  Mcompar_game_pulse_lut<7> (Mcompar_game_pulse_lut<7>)
     MUXCY:S->O            1   0.472   0.000  Mcompar_game_pulse_cy<7> (Mcompar_game_pulse_cy<7>)
     MUXCY:CI->O          36   0.029   0.552  Mcompar_game_pulse_cy<8> (tek1_1_OBUF)
     OBUF:I->O                 0.000          tek4_1_OBUF (tek4<1>)
    ----------------------------------------
    Total                      4.779ns (2.794ns logic, 1.984ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Seg7Driver_1/t_reg'
  Total number of paths / destination ports: 44 / 8
-------------------------------------------------------------------------
Offset:              2.955ns (Levels of Logic = 4)
  Source:            dotMatrixDriver/led_addr_3 (FF)
  Destination:       extout<0> (PAD)
  Source Clock:      Seg7Driver_1/t_reg rising

  Data Path: dotMatrixDriver/led_addr_3 to extout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.478   0.465  dotMatrixDriver/led_addr_3 (dotMatrixDriver/led_addr_3)
     RAM32M:ADDRA0->DOA1    1   0.345   0.776  dotMatrixDriver/Mram_RAM1 (dotMatrixDriver/_n0032<1>)
     LUT6:I2->O            1   0.124   0.000  dotMatrixDriver/Mmux_led_data_3 (dotMatrixDriver/Mmux_led_data_3)
     MUXF7:I1->O           1   0.368   0.399  dotMatrixDriver/Mmux_led_data_2_f7 (extout_0_OBUF)
     OBUF:I->O                 0.000          extout_0_OBUF (extout<0>)
    ----------------------------------------
    Total                      2.955ns (1.315ns logic, 1.640ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               0.414ns (Levels of Logic = 2)
  Source:            mclk (PAD)
  Destination:       extout<8> (PAD)

  Data Path: mclk to extout<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.413  mclk_IBUF (tek5_OBUF)
     OBUF:I->O                 0.000          extout_8_OBUF (extout<8>)
    ----------------------------------------
    Total                      0.414ns (0.001ns logic, 0.413ns route)
                                       (0.2% logic, 99.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Mram__n02132
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |         |         |    6.256|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Seg7Driver_1/t_reg
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
Seg7Driver_1/t_reg|    2.861|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
Mram__n02132      |         |    1.054|         |         |
Seg7Driver_1/t_reg|    0.975|         |         |         |
mclk              |    5.273|         |         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.93 secs
 
--> 


Total memory usage is 510604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :   20 (   0 filtered)

