From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
From: Matt Borgerson <contact@mborgerson.com>
Date: Thu, 2 Feb 2023 23:00:53 -0700
Subject: [PATCH] 4952: Add Power ISA e200 embedded core variant

---
 .../Processors/PowerPC/certification.manifest |  1 +
 .../PowerPC/data/languages/PowerPC.opinion    |  6 ++++--
 .../PowerPC/data/languages/ppc.ldefs          | 15 ++++++++++++++
 .../data/languages/ppc_32_e200.slaspec        | 20 +++++++++++++++++++
 4 files changed, 40 insertions(+), 2 deletions(-)
 create mode 100644 Ghidra/Processors/PowerPC/data/languages/ppc_32_e200.slaspec

diff --git a/Ghidra/Processors/PowerPC/certification.manifest b/Ghidra/Processors/PowerPC/certification.manifest
index 7734824f8..6251a52e5 100644
--- a/Ghidra/Processors/PowerPC/certification.manifest
+++ b/Ghidra/Processors/PowerPC/certification.manifest
@@ -25,6 +25,7 @@ data/languages/ppc_32_4xx_le.slaspec||GHIDRA||||END|
 data/languages/ppc_32_be.cspec||GHIDRA||||END|
 data/languages/ppc_32_be.slaspec||GHIDRA||||END|
 data/languages/ppc_32_be_Mac.cspec||GHIDRA||||END|
+data/languages/ppc_32_e200.slaspec||GHIDRA||||END|
 data/languages/ppc_32_e500_be.cspec||GHIDRA||||END|
 data/languages/ppc_32_e500_be.slaspec||GHIDRA||||END|
 data/languages/ppc_32_e500_le.cspec||GHIDRA||||END|
diff --git a/Ghidra/Processors/PowerPC/data/languages/PowerPC.opinion b/Ghidra/Processors/PowerPC/data/languages/PowerPC.opinion
index c422f7ce2..263c1f323 100644
--- a/Ghidra/Processors/PowerPC/data/languages/PowerPC.opinion
+++ b/Ghidra/Processors/PowerPC/data/languages/PowerPC.opinion
@@ -12,8 +12,10 @@
         <constraint primary="497"   processor="PowerPC" endian="little" size="32" />
     </constraint>
     <constraint loader="Executable and Linking Format (ELF)" compilerSpecID="default">
-        <constraint primary="20"   processor="PowerPC"                  size="32" />
-        <constraint primary="21"   processor="PowerPC"                  size="64" />
+        <constraint primary="20" processor="PowerPC" size="32">
+            <constraint secondary="0x80000000" endian="big" variant="e200" />
+        </constraint>
+        <constraint primary="21" processor="PowerPC" size="64" />
     </constraint>
     <constraint loader="Preferred Executable Format (PEF)" compilerSpecID="default">
         <constraint primary="pwpc" processor="PowerPC" endian="big" size="32" />
diff --git a/Ghidra/Processors/PowerPC/data/languages/ppc.ldefs b/Ghidra/Processors/PowerPC/data/languages/ppc.ldefs
index 47444ba2d..e78d7fa6e 100644
--- a/Ghidra/Processors/PowerPC/data/languages/ppc.ldefs
+++ b/Ghidra/Processors/PowerPC/data/languages/ppc.ldefs
@@ -128,6 +128,21 @@
 	<external_name tool="IDA-PRO" name="ppcl"/>
     <external_name tool="DWARF.register.mapping.file" name="ppc.dwarf"/>
   </language>
+  <language processor="PowerPC"
+            endian="big"
+            size="32"
+            variant="e200"
+            version="1.5"
+            slafile="ppc_32_e200.sla"
+            processorspec="ppc_32.pspec"
+            manualindexfile="../manuals/PowerPC.idx"
+            id="PowerPC:BE:32:VLE-e200">
+    <description>Power ISA Embedded e200 32-bit big endian w/VLE</description>
+    <compiler name="default" spec="ppc_32_be.cspec" id="default"/>
+    <external_name tool="gnu" name="powerpc:e200"/>
+    <external_name tool="IDA-PRO" name="ppc"/>
+    <external_name tool="DWARF.register.mapping.file" name="ppc.dwarf"/>
+  </language>
   <language processor="PowerPC"
             endian="big"
             size="32"
diff --git a/Ghidra/Processors/PowerPC/data/languages/ppc_32_e200.slaspec b/Ghidra/Processors/PowerPC/data/languages/ppc_32_e200.slaspec
new file mode 100644
index 000000000..cb3f59d4e
--- /dev/null
+++ b/Ghidra/Processors/PowerPC/data/languages/ppc_32_e200.slaspec
@@ -0,0 +1,20 @@
+# SLA specification file for the Power ISA Embedded e200 32-bit big endian core w/VLE
+
+@define ENDIAN "big"
+
+# FIXME: See note below
+# @define IS_ISA "1"
+
+@define REGISTER_SIZE "4"
+
+@define EATRUNC "ea"
+
+@include "ppc_common.sinc"
+@include "ppc_vle.sinc"
+
+# FIXME: Define IS_ISA above to bring in SPE_APU.sinc, but requires fixing
+@include "evx.sinc"
+@include "SPEF_SCR.sinc"
+
+# FIXME: Fix size restrictions
+# @include "SPE_EFV.sinc"
-- 
2.43.0

