array const_arr3[4] : w32 -> w8 = [0 0 0 0]
array model_version[4] : w32 -> w8 = symbolic
array stdin-stat[144] : w32 -> w8 = symbolic
array sym_int[4] : w32 -> w8 = symbolic
array sym_int_1[4] : w32 -> w8 = symbolic
array sym_int_2[4] : w32 -> w8 = symbolic
array sym_int_3[4] : w32 -> w8 = symbolic
array sym_int_5[4] : w32 -> w8 = symbolic
(query [(Eq false
             (Eq 0
                 (And w64 (ReadLSB w64 8 stdin-stat)
                          2147483647)))
         (Eq 0
             (And w64 (ReadLSB w64 56 stdin-stat)
                      18446744073709486080))
         (Eq 1
             (ReadLSB w32 0 model_version))
         (Eq 8
             (Mul w64 4
                      (SExt w64 (Add w32 2
                                         (Add w32 N0:(Add w32 N1:(Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int)))
                                                              N2:(Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int_1))))
                                                  N2)))))
         (Eq false (Slt 0 N1))
         (Eq false (Slt 0 N0))
         (Slt 0
              (Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int_2))))
         (Eq false
             (Ult N3:(Mul w64 4
                              (SExt w64 (Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int_3)))))
                  5))
         (Eq false
             (Ult (Add w64 24 N3) 1))
         (Ult N4:(Add w64 64 N3) 1)
         (Eq false
             (Ult N5:(Mul w64 8
                              (SExt w64 (ReadLSB w32 N6:(Extract w32 0 N4) U0:[3=(Extract w8 24 N7:(Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int_5)))),
                                                                               2=(Extract w8 16 N7),
                                                                               1=(Extract w8 8 N7),
                                                                               0=(Extract w8 0 N7)] @ const_arr3)))
                  9))
         (Eq false
             (Ult (Add w64 464 N5) 9))
         (Eq false
             (Ult (Add w64 480 N5) 3))
         (Eq false
             (Ult (Add w64 1408 N5) 9))
         (Eq false
             (Ult (Add w64 196848 N5) 1))
         (Eq false
             (Ult (Add w64 198568 N5) 1))
         (Eq false
             (Ult (Add w64 315200 N5) 17))
         (Eq false
             (Ult (Add w64 705552 N5) 62))
         (Eq false
             (Ult (Add w64 707408 N5) 26))
         (Eq false
             (Ult (Add w64 712544 N5) 33))
         (Eq false
             (Ult (Add w64 719392 N5) 17))
         (Eq false
             (Ult (Add w64 719552 N5) 14))
         (Eq false
             (Ult (Add w64 719616 N5) 13))
         (Eq false
             (Ult (Add w64 719776 N5) 13))
         (Eq false
             (Ult (Add w64 720160 N5) 11))
         (Eq false
             (Ult (Add w64 720224 N5) 11))
         (Eq false
             (Ult (Add w64 720320 N5) 13))
         (Eq false
             (Ult (Add w64 720448 N5) 10))
         (Eq false
             (Ult (Add w64 720960 N5) 25))
         (Eq false
             (Ult (Add w64 721024 N5) 11))
         (Eq false
             (Ult (Add w64 721088 N5) 14))
         (Eq false
             (Ult (Add w64 721152 N5) 10))
         (Eq false
             (Ult (Add w64 721280 N5) 10))
         (Eq false
             (Ult (Add w64 721344 N5) 11))
         (Eq false
             (Ult (Add w64 721440 N5) 17))
         (Eq false
             (Ult (Add w64 721504 N5) 11))
         (Eq false
             (Ult (Add w64 721952 N5) 24))
         (Eq false
             (Ult (Add w64 722176 N5) 10))
         (Eq false
             (Ult (Add w64 747712 N5) 3313))
         (Eq false
             (Ult (Add w64 756320 N5) 30))
         (Eq false
             (Ult (Add w64 758960 N5) 32))
         (Eq false
             (Ult (Add w64 760304 N5) 38))
         (Eq false
             (Ult (Add w64 760496 N5) 41))
         (Eq false
             (Ult (Add w64 761840 N5) 37))
         (Eq false
             (Ult (Add w64 762032 N5) 36))
         (Eq false
             (Ult (Add w64 762224 N5) 39))
         (Eq false
             (Ult (Add w64 762416 N5) 38))
         (Eq false
             (Ult (Add w64 762608 N5) 36))
         (Eq false
             (Ult (Add w64 762800 N5) 36))
         (Eq false
             (Ult (Add w64 762992 N5) 35))
         (Eq false
             (Ult (Add w64 763184 N5) 34))
         (Eq false
             (Ult (Add w64 763808 N5) 26))
         (Eq false
             (Ult (Add w64 774080 N5) 58))
         (Eq false
             (Ult (Add w64 774320 N5) 65))
         (Eq false
             (Ult (Add w64 774800 N5) 70))
         (Eq false
             (Ult (Add w64 776640 N5) 58))
         (Eq false
             (Ult (Add w64 781136 N5) 26))
         (Eq false
             (Ult (Add w64 781616 N5) 31))
         (Eq false
             (Ult (Add w64 782240 N5) 34))
         (Eq false
             (Ult (Add w64 782720 N5) 27))
         (Eq false
             (Ult (Add w64 782912 N5) 41))
         (Eq false
             (Ult (Add w64 783536 N5) 37))
         (Eq false
             (Ult (Add w64 783728 N5) 40))
         (Eq false
             (Ult (Add w64 783920 N5) 39))
         (Eq false
             (Ult (Add w64 785120 N5) 33))
         (Eq false
             (Ult (Add w64 788864 N5) 25))
         (Eq false
             (Ult (Add w64 789472 N5) 24))
         (Eq false
             (Ult (Add w64 789760 N5) 10))
         (Eq false
             (Ult (Add w64 789824 N5) 11))
         (Eq false
             (Ult (Add w64 790272 N5) 21))
         (Eq false
             (Ult (Add w64 790656 N5) 11))
         (Eq false
             (Ult (Add w64 790720 N5) 10))
         (Eq false
             (Ult (Add w64 790784 N5) 25))
         (Eq false
             (Ult (Add w64 791104 N5) 15))
         (Eq false
             (Ult (Add w64 791200 N5) 11))
         (Eq false
             (Ult (Add w64 791296 N5) 23))
         (Eq false
             (Ult (Add w64 791392 N5) 25))
         (Eq false
             (Ult (Add w64 791648 N5) 11))
         (Eq false
             (Ult (Add w64 791712 N5) 17))
         (Eq false
             (Ult (Add w64 792224 N5) 13))
         (Eq false
             (Ult (Add w64 850224 N5) 39))
         (Eq false
             (Ult (Add w64 850752 N5) 40))
         (Eq false
             (Ult (Add w64 850800 N5) 35))
         (Eq false
             (Ult (Add w64 851136 N5) 27))
         (Eq false
             (Ult (Add w64 852480 N5) 41))
         (Eq false
             (Ult (Add w64 854064 N5) 36))
         (Eq false
             (Ult (Add w64 864432 N5) 58))
         (Eq false
             (Ult (Add w64 865072 N5) 68))
         (Eq false
             (Ult (Add w64 868432 N5) 71))
         (Eq false
             (Ult (Add w64 878112 N5) 13))
         (Eq false
             (Ult (Add w64 878432 N5) 25))
         (Eq false
             (Ult (Add w64 878496 N5) 24))
         (Eq false
             (Ult (Add w64 878560 N5) 15))
         (Eq false
             (Ult (Add w64 878592 N5) 13))
         (Eq false
             (Ult (Add w64 878656 N5) 24))
         (Eq false
             (Ult (Add w64 878752 N5) 13))
         (Eq false
             (Ult (Add w64 923200 N5) 48))
         (Eq false
             (Ult (Add w64 923264 N5) 44))
         (Eq false
             (Ult (Add w64 923328 N5) 53))
         (Eq false
             (Ult (Add w64 923392 N5) 48))
         (Eq false
             (Ult (Add w64 923584 N5) 47))
         (Eq false
             (Ult (Add w64 923648 N5) 43))
         (Eq false
             (Ult (Add w64 923776 N5) 54))
         (Eq false
             (Ult (Add w64 924352 N5) 52))
         (Eq false
             (Ult (Add w64 926080 N5) 46))
         (Eq false
             (Ult (Add w64 926144 N5) 56))
         (Eq false
             (Ult (Add w64 926208 N5) 53))
         (Eq false
             (Ult (Add w64 926272 N5) 46))
         (Eq false
             (Ult (Add w64 926336 N5) 47))
         (Eq false
             (Ult (Add w64 926464 N5) 50))
         (Eq false
             (Ult (Add w64 926528 N5) 50))
         (Eq false
             (Ult (Add w64 926656 N5) 49))
         (Eq false
             (Ult (Add w64 926720 N5) 50))
         (Eq false
             (Ult (Add w64 926848 N5) 42))
         (Eq false
             (Ult (Add w64 961064 N5) 1))
         (Eq false
             (Ult (Add w64 961072 N5) 1))
         (Eq false
             (Ult (Add w64 961200 N5) 1))
         (Eq false
             (Ult (Add w64 961384 N5) 1))
         (Eq false
             (Ult (Add w64 961400 N5) 1))
         (Eq false
             (Ult (Add w64 961416 N5) 1))
         (Eq false
             (Ult (Add w64 961432 N5) 1))
         (Eq false
             (Ult (Add w64 961448 N5) 1))
         (Eq false
             (Ult (Add w64 961464 N5) 1))
         (Eq false
             (Ult (Add w64 961496 N5) 1))
         (Eq false
             (Ult (Add w64 962168 N5) 1))
         (Eq false
             (Ult (Add w64 962176 N5) 1))
         (Eq false
             (Ult (Add w64 962184 N5) 1))
         (Eq false
             (Ult (Add w64 962192 N5) 1))
         (Eq false
             (Ult (Add w64 962200 N5) 1))
         (Eq false
             (Ult (Add w64 962232 N5) 1))
         (Eq false
             (Ult (Add w64 962248 N5) 1))
         (Eq false
             (Ult (Add w64 962280 N5) 1))
         (Eq false
             (Ult (Add w64 962288 N5) 1))
         (Eq false
             (Ult (Add w64 962296 N5) 1))
         (Eq false
             (Ult (Add w64 962304 N5) 1))
         (Eq false
             (Ult (Add w64 962360 N5) 1))
         (Eq false
             (Ult (Add w64 962440 N5) 1))
         (Eq false
             (Ult (Add w64 962448 N5) 1))
         (Eq false
             (Ult (Add w64 962456 N5) 1))
         (Eq false
             (Ult (Add w64 962464 N5) 1))
         (Eq false
             (Ult (Add w64 962472 N5) 1))
         (Eq false
             (Ult (Add w64 962488 N5) 1))
         (Eq false
             (Ult (Add w64 962496 N5) 1))
         (Eq false
             (Ult (Add w64 962512 N5) 1))
         (Eq false
             (Ult (Add w64 962520 N5) 1))
         (Eq false
             (Ult (Add w64 962528 N5) 1))
         (Eq false
             (Ult (Add w64 962536 N5) 1))
         (Eq false
             (Ult (Add w64 962544 N5) 1))
         (Eq false
             (Ult (Add w64 962552 N5) 1))
         (Eq false
             (Ult (Add w64 962576 N5) 1))
         (Eq false
             (Ult (Add w64 962584 N5) 1))
         (Eq false
             (Ult (Add w64 962592 N5) 1))
         (Eq false
             (Ult (Add w64 962728 N5) 1))
         (Eq false
             (Ult (Add w64 962736 N5) 1))
         (Eq false
             (Ult (Add w64 962752 N5) 1))
         (Eq false
             (Ult (Add w64 962760 N5) 1))
         (Eq false
             (Ult (Add w64 962768 N5) 1))
         (Eq false
             (Ult (Add w64 962776 N5) 1))
         (Eq false
             (Ult (Add w64 962784 N5) 1))
         (Eq false
             (Ult (Add w64 962800 N5) 1))
         (Eq false
             (Ult (Add w64 965304 N5) 1))
         (Eq false
             (Ult (Add w64 965336 N5) 1))
         (Eq false
             (Ult (Add w64 4898432 N5) 7))
         (Eq false
             (Ult (Add w64 4898448 N5) 9))
         (Eq false
             (Ult (Add w64 4898464 N5) 8))
         (Eq false
             (Ult (Add w64 4898480 N5) 5))
         (Eq false
             (Ult (Add w64 4898496 N5) 9))
         (Eq false
             (Ult (Add w64 4898512 N5) 9))
         (Eq false
             (Ult (Add w64 4898528 N5) 2))
         (Eq false
             (Ult (Add w64 4898544 N5) 5))
         (Eq false
             (Ult (Add w64 4898560 N5) 7))
         (Eq false
             (Ult (Add w64 4898576 N5) 2))
         (Eq false
             (Ult (Add w64 4898592 N5) 7))
         (Eq false
             (Ult (Add w64 4898608 N5) 6))
         (Eq false
             (Ult (Add w64 4898624 N5) 8))
         (Eq false
             (Ult (Add w64 4898640 N5) 7))
         (Eq false
             (Ult (Add w64 4898656 N5) 5))
         (Eq false
             (Ult (Add w64 4898672 N5) 8))
         (Eq false
             (Ult (Add w64 4898688 N5) 4))
         (Eq false
             (Ult (Add w64 4898704 N5) 4))
         (Eq false
             (Ult (Add w64 4898720 N5) 3))
         (Eq false
             (Ult (Add w64 4898736 N5) 2))
         (Eq false
             (Ult (Add w64 4898752 N5) 3))
         (Eq false
             (Ult (Add w64 4898768 N5) 7))
         (Eq false
             (Ult (Add w64 4898784 N5) 7))
         (Eq false
             (Ult (Add w64 4898800 N5) 6))
         (Eq false
             (Ult (Add w64 4898816 N5) 2))
         (Eq false
             (Ult (Add w64 4898832 N5) 2))
         (Eq false
             (Ult (Add w64 4898848 N5) 7))
         (Eq false
             (Ult (Add w64 4898864 N5) 5))
         (Eq false
             (Ult (Add w64 4898880 N5) 6))
         (Eq false
             (Ult (Add w64 4898896 N5) 9))
         (Eq false
             (Ult (Add w64 4898912 N5) 2))
         (Eq false
             (Ult (Add w64 4898928 N5) 3))
         (Eq false
             (Ult (Add w64 4898944 N5) 4))
         (Eq false
             (Ult (Add w64 4898960 N5) 4))
         (Eq false
             (Ult (Add w64 4898976 N5) 5))
         (Eq false
             (Ult (Add w64 4898992 N5) 2))
         (Eq false
             (Ult (Add w64 4899008 N5) 3))
         (Eq false
             (Ult (Add w64 4899024 N5) 5))
         (Eq false
             (Ult (Add w64 4899040 N5) 6))
         (Eq false
             (Ult (Add w64 4899056 N5) 4))
         (Eq false
             (Ult (Add w64 4899072 N5) 5))
         (Eq false
             (Ult (Add w64 4899088 N5) 4))
         (Eq false
             (Ult (Add w64 4899104 N5) 5))
         (Eq false
             (Ult (Add w64 4899120 N5) 3))
         (Eq false
             (Ult (Add w64 4899136 N5) 4))
         (Eq false
             (Ult (Add w64 4899152 N5) 2))
         (Eq false
             (Ult (Add w64 4899168 N5) 3))
         (Eq false
             (Ult (Add w64 4899184 N5) 5))
         (Eq false
             (Ult (Add w64 4899200 N5) 3))
         (Eq false
             (Ult (Add w64 4899232 N5) 7))
         (Eq false
             (Ult (Add w64 4899264 N5) 8))
         (Eq false
             (Ult (Add w64 4899296 N5) 5))
         (Eq false
             (Ult (Add w64 4899328 N5) 4))
         (Eq false
             (Ult (Add w64 6786800 N5) 97))
         (Eq false
             (Ult (Add w64 6787024 N5) 97))
         (Eq false
             (Ult (Add w64 6787360 N5) 95))
         (Eq false
             (Ult (Add w64 6858976 N5) 10))
         (Eq false
             (Ult (Add w64 6859072 N5) 13))
         (Eq false
             (Ult (Add w64 6859136 N5) 10))
         (Eq false
             (Ult (Add w64 6859168 N5) 21))
         (Eq false
             (Ult (Add w64 6859200 N5) 13))
         (Eq false
             (Ult (Add w64 6859296 N5) 25))
         (Eq false
             (Ult (Add w64 6859328 N5) 11))
         (Eq false
             (Ult (Add w64 8153280 N5) 255897))
         (Eq false
             (Ult (Add w64 9351168 N5) 126))
         (Eq false
             (Ult (Add w64 10207424 N5) 957))
         (Eq false
             (Ult (Add w64 11411392 N5) 761))
         (Eq false
             (Ult (Add w64 11412928 N5) 761))
         (Eq false
             (Ult (Add w64 11844544 N5) 761))
         (Ult (Add w64 12483520 N5) 201)]
        false)
