// Seed: 3271563140
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri0 id_4,
    input tri id_5,
    input supply1 id_6,
    input tri id_7,
    output uwire id_8,
    input tri1 id_9,
    input tri id_10,
    output wor id_11
);
  localparam id_13 = 1;
  tri1 id_14 = -1'b0;
  assign id_8 = 1;
  assign id_8 = id_9;
endmodule
module module_1 #(
    parameter id_3 = 32'd96,
    parameter id_7 = 32'd25
) (
    input supply0 id_0,
    output tri id_1,
    input tri id_2,
    input wor _id_3
);
  parameter id_5 = -1;
  wire id_6;
  wire _id_7;
  logic [7:0] id_8;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_2 = 0;
  assign id_6 = 1'd0;
  wire id_9;
  assign id_8[-1 : id_3] = -1'b0;
  logic [1 : id_7] id_10;
  ;
endmodule
