var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[3.26175, 1.86931, 1.53436, 2.64349, 0], "total":[24632, 43129, 181, 0, 82], "name":"Kernel System", "max_resources":[1405440, 2810880, 6847, 3960, 70272], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[13132, 20030, 112, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[2338, 4125, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 1 global load and 1 global store."}, {"type":"brief", "text":"For 1 global load and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"streaming_iamax", "compute_units":1, "type":"function", "total_percent":[1.38677, 0.768443, 0.672494, 0.978531, 0], "total_kernel_resources":[9160, 18903, 67, 0, 82], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'g_max_index\' (iamax.cl:27)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"iamax.cl", "line":27}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'g_max_value\' (iamax.cl:28)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"iamax.cl", "line":28}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (iamax.cl:30)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"iamax.cl", "line":30}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"streaming_iamax.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 165, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 131, 0, 0, 0]}, {"name":"iamax.cl:30", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"iamax.cl", "line":30}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 9, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"iamax.cl:25", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"iamax.cl", "line":25}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"iamax.cl:30", "type":"resource", "data":[84, 1, 0, 0, 0], "debug":[[{"filename":"iamax.cl", "line":30}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"streaming_iamax.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[804, 6528, 21, 0, 24], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[804, 6496, 21, 0, 24]}, {"name":"iamax.cl:46", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"iamax.cl", "line":46}]]}]}, {"name":"Feedback", "type":"resource", "data":[91, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"iamax.cl:27", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"iamax.cl", "line":27}]]}, {"name":"iamax.cl:28", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"iamax.cl", "line":28}]]}, {"name":"iamax.cl:30", "type":"resource", "data":[49, 9, 0, 0, 0], "debug":[[{"filename":"iamax.cl", "line":30}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[76, 120, 4, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"iamax.cl:30", "type":"resource", "data":[105, 0, 0, 0, 0], "debug":[[{"filename":"iamax.cl", "line":30}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"iamax.cl:38", "type":"resource", "data":[925, 6873, 28, 0, 52], "debug":[[{"filename":"iamax.cl", "line":38}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[925, 6873, 28, 0, 52], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"iamax.cl:39", "type":"resource", "data":[4570, 1349, 0, 0, 0], "debug":[[{"filename":"iamax.cl", "line":39}]], "children":[{"name":"32-bit Floating-point Compare", "type":"resource", "count":32, "data":[3424, 256, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":62, "data":[1114, 1061, 0, 0, 0]}], "replace_name":"true"}, {"name":"iamax.cl:46", "type":"resource", "data":[160, 8, 0, 0, 0], "debug":[[{"filename":"iamax.cl", "line":46}]], "children":[{"name":"32-bit Floating-point Compare", "type":"resource", "count":1, "data":[108, 8, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[52, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"streaming_iamax.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[5, 44, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 44, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[58, 105, 3, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"iamax.cl:53", "type":"resource", "data":[697, 1967, 10, 0, 0], "debug":[[{"filename":"iamax.cl", "line":53}]], "children":[{"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[382, 385, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[289, 1582, 10, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[13132,20030,112,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[2338,4125,0,0,0],"details":[{"text":"Global interconnect for 1 global load and 1 global store.","type":"text"},{"text":"For 1 global load and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[235,243,8,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'g_max_index\' (iamax.cl:27)","type":"resource"},{"data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'g_max_value\' (iamax.cl:28)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (iamax.cl:30)","type":"resource"},{"children":[{"count":3,"data":[809,6671,21,0,24],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[809,6671,21,0,24],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"iamax.cl","line":30}]],"name":"State","type":"resource"},{"count":2,"data":[35,1,0,0,0],"debug":[[{"filename":"iamax.cl","line":30}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"iamax.cl","line":30}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"iamax.cl","line":30}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"iamax.cl","line":30}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"iamax.cl","line":30}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"iamax.cl","line":30}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"iamax.cl","line":30}]],"name":"33-bit Select","type":"resource"}],"data":[189,35,0,0,0],"debug":[[{"filename":"iamax.cl","line":30}]],"name":"iamax.cl:30","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"iamax.cl","line":25}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,0,0],"debug":[[{"filename":"iamax.cl","line":25}]],"name":"iamax.cl:25","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"iamax.cl","line":46}]],"name":"State","type":"resource"},{"count":1,"data":[108,8,0,0,0],"debug":[[{"filename":"iamax.cl","line":46}]],"name":"32-bit Floating-point Compare","type":"resource"},{"count":2,"data":[52,0,0,0,0],"debug":[[{"filename":"iamax.cl","line":46}]],"name":"32-bit Select","type":"resource"}],"data":[160,40,0,0,0],"debug":[[{"filename":"iamax.cl","line":46}]],"name":"iamax.cl:46","type":"resource"},{"children":[{"count":1,"data":[925,6873,28,0,52],"debug":[[{"filename":"iamax.cl","line":38}]],"name":"Load","type":"resource"}],"data":[925,6873,28,0,52],"debug":[[{"filename":"iamax.cl","line":38}]],"name":"iamax.cl:38","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[3424,256,0,0,0],"debug":[[{"filename":"iamax.cl","line":39}]],"name":"32-bit Floating-point Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"iamax.cl","line":39}]],"name":"32-bit Or","type":"resource"},{"count":62,"data":[1114,1061,0,0,0],"debug":[[{"filename":"iamax.cl","line":39}]],"name":"32-bit Select","type":"resource"}],"data":[4570,1349,0,0,0],"debug":[[{"filename":"iamax.cl","line":39}]],"name":"iamax.cl:39","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[382,385,0,0,0],"debug":[[{"filename":"iamax.cl","line":53}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"iamax.cl","line":53}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[289,1582,10,0,0],"debug":[[{"filename":"iamax.cl","line":53}]],"name":"Store","type":"resource"}],"data":[697,1967,10,0,0],"debug":[[{"filename":"iamax.cl","line":53}]],"name":"iamax.cl:53","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9160,18903,67,0,82],"debug":[[{"filename":"iamax.cl","line":27}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"streaming_iamax","total_kernel_resources":[9160,18903,67,0,82],"total_percent":[1.38677,0.768443,0.672494,0.978531,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[11500,23099,69,0,82],"debug_enabled":"true","max_resources":[1405440,2810880,6847,3960,70272],"name":"Kernel System","total":[24632,43129,181,0,82],"total_percent":[3.26175,1.86931,1.53436,2.64349,0],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"streaming_iamax", "children":[{"type":"bb", "id":3, "name":"streaming_iamax.B0", "details":[{"type":"table", "Latency":"36"}]}, {"type":"bb", "id":4, "name":"streaming_iamax.B1", "children":[{"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"iamax.cl", "line":38}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"39", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Loop Input", "debug":[[{"filename":"iamax.cl", "line":30}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"9"}]}, {"type":"inst", "id":9, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"679", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"679", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":5, "name":"streaming_iamax.B2", "children":[{"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"iamax.cl", "line":53}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"44", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":11, "name":"End", "details":[{"type":"table", "Start Cycle":"45", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"45"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":12, "name":"HBM1", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":3, "to":8}, {"from":6, "to":9}, {"from":9, "to":10}, {"from":7, "to":11}, {"from":8, "to":6}, {"from":10, "to":7}, {"from":7, "to":12}, {"from":12, "to":6}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: streaming_iamax", "data":["", "", ""], "debug":[[{"filename":"iamax.cl", "line":19}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: streaming_iamax.B1"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"streaming_iamax.B1", "data":["Yes", "~1", "8"], "debug":[[{"filename":"iamax.cl", "line":30}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"iamax.cl", "line":"38"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"iamax.cl", "line":36}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"streaming_iamax.B0":{"name":"streaming_iamax.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":36, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "streaming_iamax.B1":{"name":"streaming_iamax.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":679, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"iamax.cl", "line":"30"}]}]}}, "streaming_iamax.B2":{"name":"streaming_iamax.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":45, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"streaming_iamax":{"debug":[{"filename":"iamax.cl", "line":19}], "loop_hierachy":{"streaming_iamax__no_loop":["streaming_iamax.B0", "streaming_iamax.B2"], "streaming_iamax.B1":["streaming_iamax.B1"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"streaming_iamax", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"iamax.cl", "line":19}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"streaming_iamax", "data":[9160, 18903, 67, 0, 82], "debug":[[{"filename":"iamax.cl", "line":19}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[2338, 4125, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[13132, 20030, 112, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[24632, 43129, 181, 0, 82], "data_percent":[1.75262, 1.53436, 2.64349, 0]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1405440, 2810880, 6847, 3960, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["iamax"],"name":"Project Name"},{"data":["Stratix 10, 1SM21BHU2F53E2VGS1, s10mx_ref:s10mx_hbm_es"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":[""],"name":"Quartus Version"},{"data":["aoc -rtl iamax.cl"],"name":"Command"},{"data":["Tue Sep 29 18:31:19 2020"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"iamax.cl","line":19}]],"details":["Compiler Warning: iamax.cl:19: declaring global arguments \'VECTOR_X\' and \'OUT\' with no \'restrict\' may lead to low performance for kernel \'streaming_iamax\'"],"name":"iamax.cl:19: declaring global arguments \'VECTOR_X\' and \'OUT\' with no \'restrict\' may lead to low performance for kernel \'streaming_iamax\'"}]}';
var quartusJSON='{"quartusFitClockSummary":{"children":[{"details":[{"text":"This section contains a summary of the area and f<sub>MAX</sub> data generated by compiling the kernels through Quartus. \\nTo generate the data, run a Quartus compile on the project created for this design. \\nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}],"name":"Run Quartus compile to populate this section. See details for more information."}],"name":"Quartus Fit Summary"}}';
var fileJSON=[{"path":"/home/angelica/exm_MX/iamax/iamax.cl", "name":"iamax.cl", "has_active_debug_locs":false, "absName":"/home/angelica/exm_MX/iamax/iamax.cl", "content":"/**\012    FBLAS: BLAS implementation for Intel FPGA\012    Copyright (c) 2019 ETH-Zurich. All rights reserved.\012    See LICENSE for license information.\012    IAMAX finds the index of the first element having maximum absolute value\012    Data is received from the input stream CHANNEL_VECTOR_X.\012    Data elements must be streamed with a padding equal to W\012    (padding data must be set to zero).\012    Result is streamed in an output channel at the end of the computation\012    in a channel CHANNEL_OUT\012	modifications: angelicadg@unizar.es\012	Channels and verifications are removed\012*/\012#define W 32		    //width\012\012//namings\012#define KERNEL_NAME streaming_iamax\012\012__kernel void KERNEL_NAME(\012				__global __attribute((buffer_location(\"HBM1\"))) const float* VECTOR_X,\012				__global __attribute((buffer_location(\"HBM1\"))) float* OUT,\012				int N)\012{\012\012    const int outer_loop_limit=1+(int)((N-1)/W); //ceiling\012    float x[W];\012    int g_max_index=0;\012    float g_max_value=0;\012\012        for(int i=0; i<outer_loop_limit; i++)\012        {\012            int max_index;\012            float max_value=0;\012\012            #pragma unroll\012            for(int j=0; j < W ;j++)\012            {\012                 x[j]=VECTOR_X[i*W + j];\012                 if(fabs(x[j])>max_value)\012                 {\012                     max_index=i*W+j;\012                     max_value=fabs(x[j]);\012                 }\012            }\012\012            if(max_value>g_max_value)\012            {\012                g_max_index=max_index;\012                g_max_value=max_value;\012            }\012\012        }\012    OUT[0]=g_max_index;\012\012}\012"}];